.comment from next-pnr
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000001011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000001011000000000
000000000000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000001100000000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
001000000000000001000000000101111010001100111100000000
100000000000000000100000000000011000110011000000000000
000000000000000000000000000111001001001100111100000000
000000000000000000000000000000101010110011000000000000
000000000000000001000110000111001001001100110100000000
000000000000000000100000000000101000110011001000000000
000000000000000000000000001001001110000010000010000101
000000000000000000000000001101011111000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000111100000000101100000010110100100000000
110000000000000000000000000000100000010110100000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 1
000000000010000001000000000011000001000000001000000000
000000000000000000100000000000101011000000000000000000
000000000000000111000000000111101000001100111000000000
000000000000000000100000000000001110110011000000000000
000000000000000111000011100001101001001100111000000000
000010000000010000100100000000001111110011000000000000
000000000000000000000011100101001000001100111000000000
000000000000000000000100000000001100110011000000000000
000000000000000101100110110111101000001100111000000000
000000100000000000000010100000001110110011000000000000
000000000000000001000010010011101001001100111000000000
000000000000000000100110100000101101110011000000000000
000000000000001001000000000011101000001100111000000000
000000000000000101100000000000001101110011000000000000
000000000000001001000110100101001000001100111000000000
000000000000000101100000000000101000110011000000000000

.logic_tile 7 1
000000000000001101100110110101001010111000100100000001
000000000000001101000010100000011001111000100000000000
001000000000000101100110111001000001100000010100000001
100000000000001111000010100101001110110110110000000000
000000000010001101000010101101011000111101010100000000
000000000000001101100110111101010000010100000000000000
000000000000001101000010100101000000111001110100000001
000000000000000101100110110101001000100000010000000001
000000000000000000000000001001100000101001010110000000
000000000000000000000000000101001000011001100000000000
000000000000000000000000000111000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000110000000000111001101101010101001010100000000
000000000000000000000100001001100000101010100000000010
010000000000000000000000000101000000101001010100000000
010000000000000001000000001001101010100110010000000010

.ramb_tile 8 1
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000110000000000001000000001000000000
000000000000000000000000000000001100000000000000001000
001000000000000000000000000111011100001100111100000000
100000000000000000000000000000001100110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000101101110011000000000000
000000000001000111100000000111001000001100110100000000
000000000000000000000000000000001001110011001000000000
000000000000000001100000010000000001001111000100000000
000000000000000000000010000000001100001111000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001000000001001001100000010000001000000
000000000000000000000000000011101101000000000010000001
010000000000000000000000000000000000000000000000000000
110000001110000000000010000000000000000000000000000000

.logic_tile 10 1
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000110000000000000000000000001000000001000000000
000000000000000000000000000000001111000000000000001000
001000000000001000000000000111011110001100111100000000
100000000000000111000000000000111100110011000000000000
000000000000000000000110010101001000001100111100000000
000000000000000000000010000000101111110011000000000000
000000000000000000000000001101001000001100110100000000
000000000000000000000000001011100000110011001000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001101001100000010000010000000
000000000000000000000000001111101011000000000001000110
010000000000000000000110000000011110000011110100000000
010000000000000000000000000000010000000011110000000000

.logic_tile 12 1
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000010000001
001000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000010000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000010000000
000000000000001000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000100000000
010000000000000000000000001101000000000010000010000000

.logic_tile 13 1
000000000001000000000000000000011010000100000100000000
000000000000100000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
010000000000000000000011100000000001001111000000000000
110000000000000000000000000000001110001111000000000000
000000000000000000000000000111000000010110100000000000
000000000000001101000000000000100000010110100000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001110001111000000000000
000000000000100000000010100000001110000011110000000000
000000000000000101000010100000010000000011110000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000011110000000000000000000000000000
010000000000000000000000000111100000000000000100000000
010000000000000000000000000000100000000001000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001000000000000111000000000000000100000000
000000000000000111000000000000000000000001000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000011110000010000000000000000000000

.logic_tile 15 1
000000000000000000000110110000001000110000000000000000
000000000000001101000010000000011100110000000000000000
001000000000000000000000011001001000000110000000000001
100000000000000000000010101111011110001101000000000000
010000000000000000000111111101011100010111100000000000
110000000000000000000110101101101111000111010000000000
000000000000000000000110100111100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000010100011101011111001010000000000
000000000000001101000110111011011001110100010000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000010101001001100111001010000000000
000000000000000001000100001101111100111000100000000000
000000000000000111100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000010000000000000000001000000000
000000000000000000000011010000001101000000000000001000
001000000000001011100000000101100000000000001000000000
100000000000000001100000000000001100000000000000000000
010000000000000000000110010101001001001100111100000000
010000000000000000000010000000101010110011000000000000
000000000000000011100000000101001001001100111100000000
000000000000000000100000000000101000110011000000000000
000000000000000101100000011001101000001100110100000000
000000000000000000000010100001000000110011001000000000
000000000000001000000000000000000000001111000000000000
000000000000000101000000000000001011001111000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
110000000000000000000000000101000000010110100000000000
010000000000000000000000000000100000010110100000000000

.logic_tile 17 1
000000000000000000000110000011111101101001010010000000
000000000000000000000010011111101010101101010000000001
001000000000000000000000000111101100001100110100000000
100000000000000000000000000011110000110011000000000000
010000000000000000000000000000001000000100000100000000
010000000000000000000000000000010000000000000000000000
000000000000001101000000000000001100000011110000000000
000000000000000101100000000000010000000011110000000000
000000000000000001100000010011100000000000000000000000
000000000000000000000010000000100000000001000000000000
000000000000000101100010000000000001001111000000000000
000000000000000000000100000000001010001111000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000010000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000110000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
001000000000001000000000000000000000000000001000000000
100000000000000111000000000000001001000000000000000000
010000000000000000000111000000001000001100110100000000
110000000000000000000100001011000000110011000000000000
000000000000000000000000000000000001001100110100000000
000000000000000000000000001001001100110011000000000000
000000000000000000000000011001011100101000000000000000
000000000000000000000010001011100000000000000000000000
000000000000000001100000000000000001001111000100000000
000000000000000000000010110000001100001111000000000000
000000000001000000000000000001011100100000000000000000
000000000000100000000000000000101101100000000010000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 19 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000010001100000000000001000000000
000000000000000000000010000000000000000000000000001000
001000000000000001100000000111011110001100111100000000
100000000000000000000000000000001110110011000000000000
000000000001010000000000000111001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000011100000000000001000001100110100000000
000000000000000000000000001011001110110011001000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000100000000
000000000000000000000000000000001000001111000000000000
000000000000000001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000001100000001001001110000010000000000000
110000000000000000000000000001101101000000000010000011

.logic_tile 2 2
000000000000000000000010101001100001100000010101000000
000000000000000000000100001101001110111001110000000000
001000000000000101000010100101101100101000000101000000
100000000000000111100100001101110000111110100000000000
000000000000000000000000001011001000111101010100000000
000000000000000000000010111101110000101000000000000010
000000000000000000000110101000000000010110100000000000
000000000000001101000010111011000000101001010000000000
000000000000100000000110111000011011110100010101000000
000000000000000000000010101101001100111000100000000000
000000000000001000000010111111111010101001010100000000
000000000000000101000110101001110000101010100000000000
000000000000000000000000001000011011110100010100000100
000000000000000000000010111101011101111000100000000000
010000000000000101100110100000000000001111000000000000
010000000000000000000000000000001111001111000000000000

.logic_tile 3 2
000000000000000101100111100001000000000000001000000000
000000000000000000000010110000101010000000000000000000
000000000000001101100110100101101000001100111000000000
000000000000000101000010110000101000110011000010000000
000000000000101111000110110101001000001100111000000000
000000000001000101000010100000101001110011000000000000
000000000000000111000010110001101001001100111000000000
000000000000000000000110100000001001110011000000000000
000000000000000000000000000101001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000001000000000000101101001001100111000000000
000000000000001011000000000000001011110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000011101001001100111000000000
000000000000000111000000000000001110110011000000000000

.logic_tile 4 2
000000000000000001000000000000000000000000100100000000
000000000000000000000010110000001100000000000000000000
001000000000001001100000010000011000000011110000000000
100000000000000001000010000000010000000011110000100000
010000000000000000000011100000000000010110100000000001
110000000000001101000000001001000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000001111000000000000000000000001000000000000
000000000001000000000000000001100000101001010000000000
000000000000000000000000000101000000000000000000000000
000000000000001000000000000101001110101000000000000000
000000000000000001000000000000000000101000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001000001111000000100000

.logic_tile 5 2
000000000000000000000010100001100000000000001000000000
000000000000010000000110110000001101000000000000000000
000000000000000101000010100001001001001100111000000000
000000000000000000100110110000101011110011000000000000
000000000000000000000000000111101001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000101100010010011101000001100111000000000
000000000000000000000010100000101101110011000000000000
000000000000000000000010010001001001001100111000000000
000000000000000000000110100000101010110011000000000000
000000000000000000000000010111001000001100111000000000
000000000000000000000010100000101111110011000000000000
000001000000000000000110100001101001001100111000000000
000000000000000000000010110000101110110011000000000000
000000000000000101100000010101101001001100111000000000
000000000000001101000011010000101111110011000000000000

.logic_tile 6 2
000000000000000101100000000001101001001100111000000000
000000000000000000000000000000001111110011000000010000
001001000000000001100010100000001000111100001000000000
100010100000001101100110110000000000111100000000000000
000000000000000101000000000001000000101001010101000000
000000000000000000100000000101001101011001100000100100
000000000000001000000110111011011000101000000100000000
000000000000000101000010101101110000111110100000100000
000000000000000000000000010000000001001111000000000000
000000001011000000000011000000001110001111000000000010
000000000000000111000000001101101100101001010100000000
000000000000000001000000001001110000010101010000000000
000000000000000000000000000101100001100000010100000000
000000000000000000000000001011001000111001110000000100
110000000000000011100010101000000000010110100000000000
010000000000000000100000000011000000101001010000000000

.logic_tile 7 2
000000001010000101000010100101000000000000001000000000
000000000000000101000110110000001011000000000000000000
000000000000000101000010100001001000001100111000000000
000000000000101101000010110000001001110011000000000000
000000000000001011100010100001101000001100111000000000
000000000000001111100010100000101010110011000000000000
000000000000000101000110100101101000001100111000000000
000000000000000101100010100000101000110011000000000000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000001001110011000000000010
000000000000000000000000000001101001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000101001001001100111000000000
000000000000000000000000000000101001110011000000000000
000000000000100000000000000101101001001100111000000000
000000000001010000000000000000001000110011000000000000

.ramt_tile 8 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000010100001010000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000100000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 9 2
000001000000000000000010100000000000000000000000000000
000010000001000000000100000000000000000000000000000000
001000000000000101000000000001100001100000010100000000
100000000000001101100000000101001110111001110000000001
000000000000001101000000000101001111111001000100000000
000000000000001111100010110000111010111001000000000000
000000000000000111100010100111111011101000110100000000
000000000000000000000100000000001000101000110000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000011010110001010100000001
000000000000000011000000001001001101110010100000000000
000000000000000101100000011101000001100000010100000000
000000000000000000000010101101001111110110110000000000
110000000000001101100110100111001010101100010100000001
010000000000000101000000000000001010101100010000000011

.logic_tile 10 2
000000000000000000000010110011100001000000001000000000
000000000000000111000110100000101011000000000000000000
000000000000000101000000010001001000001100111000000000
000000000000000000100010100000101001110011000000000000
000000000000000101100110100001001001001100111000000000
000000000010000000000010110000101010110011000000000000
000000000000100101100110100101001001001100111000000000
000000000001000000000000000000001000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000001000000000010100000001011110011000000000000
000000000000000000000010100011001000001100111000000000
000000000000000000000000000000101001110011000000000000
000000000000000000000000000001101001001100111000000000
000000000000100000000000000000001001110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000001011110011000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000100000000000000000000000000000000000000000

.logic_tile 12 2
000000000001011000000110000000000001000000001000000000
000000000000000111000100000000001101000000000000001000
000001000000000001100000010000011100001100111000000000
000000000000000000100010010000011111110011000000000000
000000000000000000000000010111001000001100111000000000
000000000000000000000010010000000000110011000000000000
000000000000000000000000000001101000001100111000000000
000100000000010000000000000000100000110011000000000000
000010000000000000000000000101001000001100111000000000
000000000000010000000000000000100000110011000000000000
000000000000000000000000010000001000001100111000000000
000000000000000000000010100000001001110011000000000000
001000000110001000000000010001101000001100111000000000
000000000000000101000010100000000000110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000000000001

.logic_tile 13 2
000000000000000101100000001000000000010110100000000000
000000000000000101000000001011000000101001010000000000
001000000000000000000000000000011110000100000100000000
100000000000000101000000000000010000000000000000000000
000000000000000000000000000000011110000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000110000001011000010111100000000000
000000000000000000000000000111001000001111100000000000
000010100000000001100000001000000000000000000100000000
000001000000000101000000001101000000000010000000000000
000000000000001000000000010000011100000100000100000000
000000000010000001000010100000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000101000000000011000000101001010000000000
110000000000000111100111000000000000000000000100000000
110000000000000000100110100011000000000010000000000010

.logic_tile 14 2
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000010000000000000000000011110000100000100000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000000101100000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000101100000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000010000000011100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000101000000000010000000000000000000000000000
000000000001000101000010100000000000000000000000000000

.logic_tile 15 2
000000000000000001100010110101101011000001000000000000
000000000000000000000010101111011011101001010000000000
001000000000001000000000010000000001000000100100000000
100000000000000001000010100000001011000000000000000000
000000000000000000000011100000000001000000100100000001
000000000000000000000010110000001110000000000000000000
000000000000000001000110010001011001010111100000000000
000000000000000101100010001001111111001011100000000000
000001000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
010000000000000001100000010000011000000010100000000000
110000000000000000000010011001010000000001010000000000

.logic_tile 16 2
000010100000000000000111100000000000000000100100000000
000000000000000000000100000000001010000000000000000000
001000000000001000000110000000000001000000100100000000
100000000000001011000000000000001001000000000000000000
000000000000001001100000010000001000000100000100000000
000000000000000001000010000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000011100000100000100000000
000000000000000001000010000000010000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
010000100000000000000000000000000000000000000100000000
010001000000000000000000001101000000000010000000000000

.logic_tile 17 2
000000000000000000000010100001000000000000001000000000
000000000000000000000010000000100000000000000000001000
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000101000000000011100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000001100110000111001000111100001000000001
000000000000000000100100000000000000111100000000000000
000000000000000111100000000000001000000011000000000000
000000000000000000100000000000001001000011000000000001
000000000000000000000110000101000000010110100000000000
000000000000000000000000000000000000010110100000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000001100000000000000100000010
100000000000000001000010100000100000000001000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000101100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 19 2
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000001111000100000000
010000000000000000000000000000001101001111000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 2
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000011110000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
000000000010000000000000000000011001110001010100000000
000000000000000111000000000111011101110010100000000000
001000000000000000000111100101100000010110100000000000
100000000000000000000100000000100000010110100011000000
000000000000000111000000000111011010101000000000000000
000000000000001101100000000000000000101000000000000000
000000000000000000000010100011001111101100010100000000
000000000000001101000100000000001001101100010000000001
000000000000001000000010000000001100110000000101000101
000000000000000001000100000000011000110000000000000000
000000000000000000000000010000000000001111000010000000
000000000000000000000011010000001010001111000000000000
000000000000001111000000000001100000010110100000000110
000000000000001011100000000000100000010110100011000011
000000000000000000000000000101000000100000010000000000
000000000000000000000000000000001110100000010000000000

.logic_tile 2 3
000000001100000111100010100001000001000000001000000000
000000000000000101000110100000001111000000000000000000
000000000000000001000110100101001000001100111000000000
000000000000000101100000000000001001110011000010000000
000000000001000101000000010011101000001100111000000000
000000000000000000000010100000001001110011000000000000
000000000000000101000000000001101000001100111000000000
000000000000000000000010100000001011110011000000000000
000000000000100001000000000001101000001100111000000000
000000000001011101100000000000001000110011000000000000
000000000000000001000000000011001001001100111000000000
000000000000001001100000000000001011110011000000000000
000010000000000000000000000001101001001100111000000000
000001000000000000000000000000101010110011000000000000
000000000000000000000010100011101000001100111000000000
000000000000000000000100000000001100110011000000000000

.logic_tile 3 3
000000000000000000000000010011001001001100111000000000
000000000000000000000011100000101100110011000000010100
001000001100000101000010100000001000111100001000000000
100000000000001101100100000000000000111100000000000100
000000000000000000000000000000000000001111000000000000
000000001110000000000000000000001001001111000000000000
000000000000001011100000001111100001101001010100000001
000000000000000111100000001001101010011001100000000000
000000000011010000010111001111111010101001010100000001
000000000000100000000000000001000000010101010010000000
000000000000001011100000001000011111110100010100000000
000000000000001011000000000101001000111000100000000001
000000000010000000010010100000011100000011110000000000
000000000000000000000100000000000000000011110000000000
010000000000000101000010100000001110000011110000000000
110000000000000101000000000000010000000011110000000000

.logic_tile 4 3
000000001000000000000011100001011110110100010100000000
000000000000000000000000000000111011110100010000000000
001000000000001000000000010000011010111001000100000000
100000000000000001000011010111011001110110000000000000
000000000000001000000110000101000000100000010000000000
000000000000000001000000000000001111100000010000000000
000000000000000000000110000000001110111000100100000000
000000000000000000000000001001001110110100010000000000
000000101100000000000000000101000000101001010000000000
000001000000010101000000000011000000000000000000000000
000000000000000001000000000000011000000011110000000000
000000000000000000000000000000000000000011110010000000
000001000000000001100010100000001110000011110000000100
000010100000001011000011100000010000000011110000000000
000000001110000000000000001000011000101000110100000000
000000000000000000000011100011011110010100110000000000

.logic_tile 5 3
000000000000101101000000000011101000001100111000000000
000000000001010101100010100000101101110011000000010000
001000000000000101000000000000001000111100001000000000
100000000000000000000000000000000000111100000000000000
000000000000000000000010100111101110111000100100000000
000000000000000000000000000000011001111000100010000000
000000000000000111100000001111100001111001110100000000
000000000000001101100000000011001000010000100010000000
000000000000000000000000001000000000010110100000000000
000000000000000000000010101111000000101001010000000000
000000000000000101100010101001000000101001010000000000
000000000000000000000000000101000000000000000000000000
000000001010000000000110110000011110110001010110000000
000000000000000000000010101101001111110010100000000000
010000000000000001000110000001000000101001010000000000
110000000000000001000000000001000000000000000000000000

.logic_tile 6 3
000000000000000011100110110001000001000000001000000000
000000000000000000100010100000001010000000000000000000
000000000000001101000111100001001001001100111000000000
000000000000100101000010110000101101110011000000000000
000001000000100111000010100101101000001100111000000000
000010100001010000000010110000101101110011000000000000
000000000000000101000000010101001000001100111000000000
000000000000000000100010100000001111110011000000000000
000000000000000000000000010001001000001100111000000000
000000000000000000000011100000101110110011000000000000
000000000000000000000011100101001001001100111000000000
000000000000100000000100000000101001110011000000000000
000001000000100111100000000001101001001100111000000000
000000000000010000000010000000001000110011000000000000
000001000000000000000000000001101000001100111000000000
000000100000000000000000000000101011110011000000000000

.logic_tile 7 3
000000000000001000000000000011101000001100111000000000
000000001110000111000000000000101000110011000000010000
001000000000000000000010000000001000111100001000000000
100000000000001101000100000000000000111100000000000000
000000001000000101000000000101000000010110100000000000
000000000000001101100010110000100000010110100000000000
000000000000000001000000000001100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000001001100000000000000000010110100000000000
000000000000011001000000000101000000101001010000000000
000000000000000000000110000011000001101001010100000000
000000000000000000000000000111001001011001100000100000
000000000001111001100000000101000000010110100000000000
000000000000010001100000000000000000010110100000000000
010000000000000000000000000000001111101100010100000000
110000000000000000000000000011001001011100100000000000

.ramb_tile 8 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000111000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 3
000000000110000000000010100001100001000000001000000000
000000000000000000000100000000101100000000000000000000
000000000000000101000010100011001000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000101000010100001101000001100111000000000
000000000000000011000010100000001100110011000000000000
000000000000000000000000000101001001001100111000000000
000000001000000000000010100000001100110011000000000000
000000000000000000000000000011101000001100111000000000
000000000000000101000000000000001011110011000000000000
000000000000000101000000000011001000001100111000000000
000001000000000101000000000000001010110011000000000000
000000000000000000000000000101101001001100111000000000
000000000000000000000000000000101110110011000010000000
000000000000000101000010100111101000001100111000000000
000000000000000000000000000000101001110011000000000000

.logic_tile 10 3
000001000000100000000111100111101001001100111000000000
000000000001000000000000000000001011110011000000010000
001000000000000000000010100000001000111100001000000000
100000000000000000000100000000000000111100000000000000
000000000001000111100000000000011000000011110000000000
000000000000111101000000000000010000000011110000000000
000000000000001101000010100000000000001111000000000000
000001000000000111100100000000001010001111000000000000
000000000000000000000000010000000000000000100000000000
000000000000000000000010110000001111000000000000000000
000000000000000000000000000101100000010110100000000000
000000000000001111000000000000000000010110100000000000
000000000000000000000110010101101000011001100100000000
000000100001000000000110011011011010011010010000000010
110000000000000000000000000000000000000000000000000000
010000000010001101000000001111000000000010000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
001000000000001000000111100000001000000011110000000000
100000000000000011000000000000010000000011110010000000
000000000000000000000000000111111111101100010101000000
000000000000000000000000000000101000101100010000000000
000000000000000111100000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000001011111001000101110100000100
000000000000000000000000000001111100011100010000000100
010000000000001000000000010000011100000011110000000000
110000000000100111000010010000000000000011110000000000

.logic_tile 12 3
000000000000000001100000000000001000001100111000000000
000000000000000000100011100000001010110011000000010101
001000000001010000000111100000001000001100111000000000
100000000000100000000000000000001010110011000010000000
010000000000000101000010100000001000001100111000000000
010000000000001101100100000000001011110011000000100100
000000000000000000000000000000001001001100111000000000
000000001110000000000000000000001001110011000000100001
000000001000000000000000000000001001001100111000000000
000000000000000000000000000000001101110011000010000000
000000000001010000000010100000001001001100111000000000
000000000000100000000110110000001101110011000010000100
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001110110011000000000010
000000000000000101000000000000000000000000100100000000
000000000000000000100000000000001000000000000000000000

.logic_tile 13 3
000000000000000101000010100111111001111001010000000000
000000000000000000100000001111011011110100010000000000
001000000000000000000010101011101010111001010000000000
100000000000000000000100000011111000110100010000000000
110001000000000101000010101001011110010000100000000000
010110100000000000100110000101111100100000110000000000
000000000000000001110110101101011111010111100000000000
000100000000000000000000000111001001000111010000000000
000000000000001000000110000000000001100000010000000000
000000000000000001000111101101001101010000100000000000
000000000000000001100000010101111110010111100000000000
000000000000000000100010011111111101001011100000000000
000000000000000000000110010000001111000011000000000000
000000000000000000000110010000011111000011000000000000
000000000000001001100110010000000000000000000100000000
000000000000001001100010001101000000000010000000000000

.logic_tile 14 3
000000000000000000000110100000000000000000100100000000
000000000000000000000100000000001010000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000001000011110000000000000000000000000000
110000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001001000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000001000000010100001100000000000000100000000
000000001000000101000100000000000000000001000000000000
001000000000001001100000010000000000000000000000000000
100000000000001011000010100000000000000000000000000000
000000000000000000000000001101001000010110100000000000
000000000000000000000010111001111000001111110000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000011100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000101000000000000000000000000100100000000
000000001110000000000010100000001001000000000000000000
001000000000000000000010100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
110000000000000101000000000111101101101000010000000000
110000000000000101100000000101001111111100110000000000
000000000000000001100010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100101000000000001000000000000000100000000
000000000001000000000000000000000000000001000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000010001001111110000110100000000000
000000000000000000000000000101101010001111110000000000
000000000000001000000110000000000000000000000100000000
000000000000000001000000000101000000000010000000000000

.logic_tile 17 3
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
001000000000000000000000001101101011010111100000000000
100000000000000000000010111101101110000111010000000000
010000000000000101000011111101001010001100000000000000
110000000000001101100010101111011110011100000000000000
000000000000000101000110100000000000000000000000000000
000000000000000000100010110000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000001000000000010000000000000000000000000000
000000000000001001000010010000000000000000000000000000
000000000000000001100000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000000000001001100110011101111001111001010000000000
000000000000000001100010000111011111111000100000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
000000001010000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 19 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
000000000000000001100000011000000001100000010000000000
000000000000000000000011110101001000010000100000000000
001000000000000000000000000001000000000000000100000000
100000000000001101000000000000100000000001000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000001000000000000011100000000000000100000000
000000000000000111000000000000000000000001000000000000
000000000000001000000011000000001110000100000100000000
000000000000000111000011100000010000000000000000000000
000000000000000000000000000001100000101001010001000000
000000000000000000000000000001000000000000000000000000

.logic_tile 2 4
000000000000000101000010000001001000001100111000000000
000000000000011101100011100000001000110011000000010000
001000001100000000000110000000001000111100001000000000
100000000000000000000011100000000000111100000000000000
000000000000000000000000000111100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000001000000011111011100000101001010000000000
000000000000000001000110101101000000000000000000000000
000001000010000000000000001001000001101001010100000000
000010100000000000000000001101101001100110010000000000
000000000000000000000000001101111000101001010100000100
000000000000001101000000001001110000010101010000000000
000001000000000000000000000101100001101001010100000000
000000000000000000000000001001001001100110010000000000
000000000000011000000000011001101000111101010100000000
000000000000101011000010001111110000010100000000000000

.logic_tile 3 4
000000100100100000000010110001000001000000001000000000
000000000000000000000110100000101101000000000000000000
000000000000000101000000000101101001001100111000000000
000000000000001101000010110000101101110011000000000000
000001000010000000000010100101001000001100111000000000
000000000000000000000010110000101101110011000000000000
000000000000000000000010110001001001001100111000000000
000000000000000101000110010000101010110011000000000000
000000000010000000000000010001101001001100111000000000
000000000000000000000011010000001111110011000000000000
000000000000100101000010110001101001001100111000000000
000000000000000000100011010000101100110011000000000000
000000000000001000000000000111001000001100111000000000
000000000000001011000000000000001011110011000000000000
000000000000000000000010100001101001001100111000000000
000000000000000000000100000000001011110011000000000000

.logic_tile 4 4
000001000000000000000000010011000000000000001000000000
000000000000000000000011010000101111000000000000000000
000000000000001000000011100111101001001100111000000000
000000000000001011000100000000101100110011000000000000
000010000000000000000000000001101000001100111000000000
000000000000010000000000000000101101110011000000000000
000000000000001000000000010001101000001100111000000000
000000000000000111000011100000001111110011000000100000
000001100010000000000010100101101001001100111000000000
000001000000000000000110110000101110110011000000000000
000000001100000011100111000011101001001100111000000000
000000000000001101100010110000101010110011000000000000
000001000000000000000111010111101000001100111000000000
000000000000000000000011010000001001110011000000000000
000000000000001001100010100011101001001100111000000000
000000000000001011100100000000001101110011000000000000

.logic_tile 5 4
000000100000000000000011100001000000000000000100000000
000001000100000000000000000000100000000001000000000000
001000000000000000000000000000000000000000000100000000
100000000000000000000000000011000000000010000000000000
010001000000000000000111110111100000000000000100000000
110000000000000000000110000000000000000001000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000001111000000000000000000000000000100000000
000000000000001001000000000111000000000010000000000000
000000000000000000000011100011000000100000010000000000
000000000000000000000000000000001011100000010000000010
000000000000000001000000000011100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000111010000001101110000000000000000
000000000000000001000110000000001111110000000000100000

.logic_tile 6 4
000000000000010000000000000011101001001100111000000000
000000000001100000000000000000101011110011000000010000
001000000000001101100000000000001000111100001000000000
100000000000001011000000000000000000111100000000000000
000000001100000001100000001000000000010110100000000000
000000000000000000000011111101000000101001010000000000
000000000000000001100110100000000001001111000000000000
000000000000000000000000000000001000001111000000000010
000000000001011000000000001101011101001101100100000100
000000000000101001000000000101101000100100110000000000
000000000000000001100110000000000001001111000000000000
000000000000000000100000000000001100001111000000000000
000011000000001001100000000111001010101000110100000000
000011000000000001100000000000011100101000110000000100
110000000000000001000000000101001110111101010100000000
110000000001010000100000001101000000101000000000000000

.logic_tile 7 4
000000000000000000000010100101000000101001010000100000
000000000000000000000111101111000000000000000000000000
001000000000000000000000000001101110101000000000100000
100000000000001101000000000000010000101000000000000000
000000000000100000000000000101000000101001010000100000
000000000000011101000010111111100000000000000000000000
000000000000000111100011100000001000000011110010000001
000000000000000000100100000000010000000011110000100001
000000000110000000000000000001000000100000010000000000
000000000000000000000000000000101111100000010000100000
000000000000000000000000000001011010101000000110000001
000000000000000000000000000000100000101000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000011011110000000100000001
000000000000000001000000000000011110110000000011100000

.ramt_tile 8 4
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000001001100010110101101000001100111000000000
000000000000001001100110010000001001110011000000010000
001000000000001000000000000000001000111100001000000000
100000000000101111000000000000000000111100000000000000
000000000000001000000000000000000001001111000010100001
000000000000000001000000000000001111001111000000000001
000000000000001000000011100001011010101001010100000000
000000000000000001000000000101010000101010100000000001
000000000000000001100000000001001101101100010100000000
000000000000000000000000000000001011101100010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000001000000011110000000001
000000000000000000000000000000010000000011110000000000
010000000000000000000011100000000000000000000000000000
010000000000000000000100000000000000000000000000000000

.logic_tile 10 4
000000000000000101000000001000000000100000010000000000
000000000000000000100000000111001011010000100000000000
001000000000000101000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
000000000001011000000010100000000000000000000000000000
000000000001111011000100000000000000000000000000000000
000000000000000011100010110000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000001001100001000000000000000011001110000000000000000
000110000000000111000000000000001110110000000000000000
000000000000100000000000000111100000100000010000000000
000000000000000000000000000000001000100000010000000000
000001000000100000000010100101101010000001100100000000
000010100001000000000100000011101111111110010010000010
010000100000000111000000000101111110101000000000000000
110000000000000000100000000000100000101000000000000000

.logic_tile 11 4
000001001010000000000000010000000000000000001000000000
000000100000000000000011110000001001000000000000001000
001000000000001000000000000000001001001100111100000000
100000000000001111000000000000011101110011000010000000
010000000000000000000111100000001001001100111100000000
110000000000000000000110100000001000110011000000100100
000000000000001000000000010000001001001100111100000010
000000000000000001000011110000001011110011000000000000
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000000000110011000000000100
000000000001010000000110000000001000001100110100000100
000000000000100000000100000000001011110011000000000000
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000001000000000000000000001001111000000000000
000000000000001001000000000000001010001111000000000000

.logic_tile 12 4
000001000000000101100000000111100000010110100000000000
000010000000000000000000000000000000010110100000000000
001000000000000000000000000000000000010110100000000000
100000000010000000000000001011000000101001010000000000
000000000000000000000000010000000001000000100100000000
000000000001010000000010000000001010000000000000000000
000000000000000111100000000000000000001111000000000000
000000000000000000000000000000001000001111000000000000
000001000000000000000010100011100000000000000100000000
000010001110000000000000000000000000000001000000000000
000000000000001001100000000000000000000000000100000000
000000000110000001000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010000000000111000000000000011100000100000100000000
110000000000100101100000000000000000000000000000000010

.logic_tile 13 4
000000001000000000000010100101101000010110100000000000
000000000000000000000010100101011001000100000000000000
001000000000001101100000000001100000000000000100000000
100000000000000101000000000000000000000001000000000000
010000000000000101000111110000000000000000000000000000
110000000000000000000110100000000000000000000000000000
000000000000000001100110101000000000000000000100000000
000000000000000101000000000001000000000010000000000000
000000000000000000000000000000001010000100000100000000
000010100000001111000000000000010000000000000000000000
000000000001010000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000001000000000000111000001000110000000000000
000000000000001001000000000000001010000110000000000000
000000000000000000000000000101100000000000000100000000
000000001000000000000000000000100000000001000000000000

.logic_tile 14 4
000000000000000000000000000101100000000000000100100000
000000000000000000000000000000000000000001000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000101000111100000000000000000000000000000
110000000000000000100100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100001010000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000000000000000000000000101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000001100000101000000000000000000000000000000000000
001000000000000101000000000000000001001111000000000000
100000000000000000000000000000001101001111000000000000
110000000000000000000000000000011000000100000100000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110100000001100000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000101100110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000111000000010110100000000000
000000000000000000000000000000000000010110100000000000

.logic_tile 16 4
000000000000000000000110011001101010101000010000000000
000000000000000000000011111101001101111100110000000000
001000000000001101000111000000001000000100000100000000
100000000000000111000110100000010000000000000000000000
110000000000010000000000010000011000000100000100000000
110000000000100101000010010000010000000000000000000000
000000000001000000000110000000000000100000010000000000
000000000000000000000000001111001010010000100000000000
000000000000001000000000010001001011010110100010000001
000000000000000001000010000011111001000000100000000000
000000000000000000000000000111100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000101100010110000000000001111000000000000
000000000000000000000010000000001110001111000000000000
000000000000000101100000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000001111011000110100000000000
000000000000000101000010110001011110001111110000000000
001000000000000101000000000011000000000000000100000000
100000000000000000100000000000000000000001000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000010000000001000000000000000000000000000000000000000
000001000000000101000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000110100111100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 18 4
000000000001000000000000001000000000000000000100000000
000000000000100000000000000111000000000010000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000001000000
000000000000000101000000010000000001000000100100000000
000000000000000000100010000000001011000000000000000000
000000000000011000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000100000000000000000000000000000000000000100000000
000001000000000111000000001111000000000010000001000000
000000000000000000000000010000000000000000100100000000
000000000000000000000010000000001100000000000000000000
110000000000000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 19 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 5
000000000100001111000000011011011110101000000100000000
000000000000000001100010000011000000111110100000000000
001000000000000000000000010011100000101001010100000000
100000000000000000000011110001101100100110010000000000
000000000000000001100000000011000001111001110100000000
000000000000000000000000000001001001010000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000011011100111000100100000000
000000000000000000100000000000011110111000100000100000
000000000000000000000010010000000000000000000000000000
000000000000000111000010000000000000000000000000000000
000000000000000001000000000001001100110001010100000000
000000000000000000000000000000001001110001010000000000
000000000000001000000000000101011000111101010100000000
000000000000000011000000000011010000101000000000100000

.logic_tile 2 5
000001000000000000000000000101000000010110100000000000
000010100000000101000000000000000000010110100000000010
001000000000001101000000000101001100111001000100000000
100000000000000101100000000000011011111001000000000010
000001000000000101000011110111100001100000010000000000
000000000000001101000111010000101000100000010000000010
000000000000000111000000000101000000010110100000100100
000000000000001101000000000000100000010110100011000011
000000000000000000000000000000001010101000110100000000
000000000110000001000010000011011000010100110000000010
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001010001111000000000000
000001000001010000000000001000000001100000010000000001
000000100000000000000000001111001000010000100000000010
010000000000000000000010101000000000010110100000000000
110000000000000000000110110001000000101001010000000000

.logic_tile 3 5
000000000000001101000010110001001001001100111000000000
000000000000000011000110010000101110110011000000010000
001000000000000000000000010000001000111100001000000000
100000000000000000000010010000000000111100000000000000
000000000000001001100010100000001100110100010100000000
000000000000000001100010100001011011111000100000100000
000000100000000111100000000001001010110100010110000000
000001000000000000000010100000001000110100010000000000
000000000010001001100010000000001010111000100100000000
000000000000000101000000000001001100110100010000000000
000000000001000000000000000001001110111101010100000000
000000000000000000000000000011000000010100000000000000
000000000000000101100000000000011011111000100100000000
000000000000000000000000000001011001110100010010000000
010000000000000001100000000001001000110100010100000000
110000001010000000000000000000011011110100010000000010

.logic_tile 4 5
000001000000000111100110000101101001001100111000000000
000000000000000000000000000000001010110011000000010000
001000000000001000000000000000001000111100001000000000
100000000000000001000000000000000000111100000000000000
000000000010000111100000001001001010110000000100000000
000000000000000000000010110001111010111111000000000000
000000000000000101100000000011100001011001100000000000
000000000000000111000000000000001110011001100000000000
000000000000000000000110100011011100101101000000000000
000000000000000000000000000000111111101101000000000000
000000000000000000000010001000000000011001100000000000
000000000000001001000100001011001101100110010000000000
000001000010000000000010110001001111101110000100000001
000000000000000000000010001111011110111000100000000000
000000000000101001100000001000000000010110100000000000
000000000001000101000010111111000000101001010000000000

.logic_tile 5 5
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000000000000000000001110001100111000000000
000000000000000000000000000000011110110011000000000001
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000010100000000101000110110011001000001100111000000000
000000000000000000000010100000100000110011000000000000
000000000000000000000010100111101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000010100011101000001100111000000000
000000000000000101000000000000100000110011000000000000
000000000000000101000000000000001000001100111000000000
000000000000000101000000000000001100110011000000000000

.logic_tile 6 5
000001000000000101000000000001100000100000010000100000
000010000001010000100000000000001110100000010000000000
001000000000000111000000010000000000000000000100000000
100000000000001101000010001111000000000010000000000000
010000000110000000000110000000001110000011110000000000
110000000110000000000100000000010000000011110000000000
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000000000000011110000000000
000000001010000000000000001001100000101001010000000000
000000000000000101000000001001000000000000000000100000
000000000000000000000110001000000001100000010000000001
000000000000000000000000001011001000010000100000100000
000000100000000001100000000000000001001111000100000000
000001000000000000000010100000001000001111000000000000
000000000000000000000000000000000000001111000100000000
000000000000000000000000000000001000001111000000000000

.logic_tile 7 5
000000000000000000000000000011100000010110100100000000
000000000000001101000000000000100000010110100000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010001000010000000000010100000000000000000100100000000
110000100000000000000000000000001000000000000000000000
000000000000000000000000000000001100000011110100000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000000000001001111000100000000
000000001100001101000000000000001110001111000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.ramb_tile 8 5
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001110000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000001000000000000000000100000000
100000000000000000000000000111000000000010000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000010000000000000000011110110000000000000000
000000000000000000000000000000011100110000000000000010
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001111000000000000000000000000000000000000

.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000100100000000
100000000000000000000000000000001010000000000000000000
110000001110101000000000000000000000000000000000000000
010000000000010111000000000000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000001000000000000000000000000000000001000000000000
000000000000000111000000010000000000000000000000000000
000000000000011111000010011011000000000010000000000000
000000000000000000000000000111100000000000000100000000
000000001000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000100000000
000000000000000000000100000011000000000010000000000000

.logic_tile 11 5
000001000000000000000000000000000001000000001000000000
000000100000000000000000000000001001000000000000001000
001000000000001111100011110000011001001100111100000000
100000000000001011000011010000011001110011000000000011
110000001100000000000000000000001001001100111100000001
110000100000000111000000000000001000110011000000000011
000000000001010000000000000000001000001100111100000000
000000000000000000000011100000001010110011000000000001
000000000000000000000000000101101000001100111100000001
000000000000000000000000000000100000110011000000000001
000000000000000000000000000000001001001100110100000001
000000000000000000000000000000001000110011000000000000
000000000000000000000111101000000000010110100100000000
000000000000000000000100001001000000101001010000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000011110000000000000000000000000000
000000001000001000000000000000000000000000000000000000
000000000000001011000010110000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000000000000000000001101000000101001010000000000
000010000000000000000000000101000000000000000000000000
000000100001000000000000000000000000000000100100000000
000001000000100000000000000000001110000000000000000010
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000111000000000000000000010110100000000000
110000000110000000100000001101000000101001010000100000

.logic_tile 13 5
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000000000000000000000000011000011010010000000001
100000000000000101000010101101001010100101100000000000
110000000000000000000000011001011110000011110000000000
110000000000000101000011010101010000111100000000100001
000000000000000101000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000100
000000000000000111100000000000001100000011110100000100
000000000000000000100000000000000000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000011101101001010000011110000000000
000000000000000000000100000001010000101001010000000000
000000000000000000000000010001111000000001010000000000
000000000000000000000010001101011010000011000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000001000000100100000001
100000000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000001111010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000101000000000000000000000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000000001100000010000001101001100111000000000
000000000000000000100010010000011000110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000101000010100001101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010000001001001100111000000000
000000000000000000000010100000001011110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000000000110100000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000001000000000000111001000001100111000000000
000000000000000101000000000000100000110011000000000100

.logic_tile 16 5
000000000000000000000000011001111001010000110000000000
000000000000100000000010101011101000000000110000000000
001000000000000001100110011000000000000000000100000001
100000000000001101000010011101000000000010000000000100
110000000000000101100110100011100000010110100000000000
010000000000000000000000000000000000010110100000000000
000000000000000000000000010111000000010110100000000000
000000000000000000000011100000000000010110100000000000
000000000000000101000000010000000001001111000000000000
000000000000000000000010100000001001001111000000000000
000000000000000101100000010001001011000110100000000000
000000000000000000000010000011111111001111110000000000
000000000000000001100010100000001100000011000000000000
000000000000000101000000000000001001000011000000000000
000000000000000000000000001101001110010111100000000000
000000000000000000000010100011011110001111100000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000001000000100000000000
110000000000000000000000000000001101000000000000000000
000000000000000000000000000011100000000000000000000000
000000000000000000000000000000100000000001000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000011010000001110000000000000000000
000000000000001000000111000000000000000000000000000000
000000000000000101000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000010100000001000000100000100000000
000000000000000000000000000000010000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000110000000
000000000000000000000000000000100000000001000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 19 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 5
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000010000000000000000000000000000000000
100000000110001001000000000000000000000000000000000000
010001000000000000000011100000000000000000000000000000
110010100000000000000100000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000001000000100100000000
000000000001010000000000000000001000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 2 6
000000000000000000000000001000000001100000010000000000
000000000000000000000011100011001101010000100000000010
001000000000000000000000001000001010111000100100000000
100000000000001101000000001111011111110100010000000010
000000000000000000000110000000011110101000110100000000
000000000100000000000010111001011111010100110000000000
000000000000000000000010100111101111101100010100000000
000000000000000000000100000000111111101100010000000000
000000000000100000000000011000000000100000010000000001
000000000001000000000010001101001101010000100000000000
000000000000001000000000000011000000100000010000000001
000000000000001001000010110000101011100000010000000000
000000000000000000000011110000000001100000010010000000
000000000000000000000011001011001000010000100000100000
000000000000000000000010010000000000000000000000000000
000000000000000000000011010000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
001000000000000000000000000000000001100000010000000000
100000000000001101000000001101001011010000100000000010
000001000000000000000010110111111100011000110100000000
000010100000000000000010100111111011001110010010000001
000000000000000101000010100000011000101000000000000000
000000000000000000100110111101000000010100000000000010
000000000000000001100000000000000000010110100000000000
000000000000000000000000000001000000101001010000100000
000000000000000000000110000000011010000011110000000000
000000000000000000000000000000010000000011110000100000
000000000000000001100000000000001011110000000000000000
000000000000000000000000000000011010110000000000000010
110000000000000111000000010000000000001111000000000000
110000000000000000000011010000001100001111000000100000

.logic_tile 4 6
000001000000000111000000000011111111110010100100000000
000010100000000000000000000000001111110010100000000000
001000000000001001100000000011100001101001010100000000
100000000000001001100000000111001110011001100000000000
000000000000001001100000010101111110101010010100000000
000000000000001011000011100101101111010110010000000000
000000000000000111000000011000000000011001100000000000
000000000000000101000010000001001100100110010000000000
000000000000100101000000000001001010101000000100000100
000000000001010000000000000000000000101000000000000110
000000000000001101100000000111011010111000100110000001
000000000000000101000010100000001011111000100000000000
000000000011011111000110001101100001010110100000000000
000000001110000001000000000001001101001111000000000000
000000000000000000000110100000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.logic_tile 5 6
000000000000000101000000000000001000001100110000000000
000000000000000000100010100111000000110011000000010000
001000000000001101000000000000011011101101000000000000
100000000000001011100010100001001011011110000000000000
000000000000000001100000001101000000010110100000000000
000000000000000000000010111001101010001111000000000000
000000000000000101000010111111101000010110100000000000
000000000000000000000010101111110000000011110000000000
000000000000001000000000001000001010100101100000000000
000000000000000001000000001001011010011010010000000000
000000000000000000000000000000011011100101100000000000
000000000000000000000000001111011000011010010000000000
000000000000000101100000010000000001011001100000000000
000000000001000000000010001001001111100110010000000000
010000000000000000000011111011011010101101000100000000
010000000000000000000010100001011111100001110000000000

.logic_tile 6 6
000000000000000000000000000101111010000011110000000000
000000000000000000000010011011100000111100000000000000
001000000000000111000000010111111100010110100000000000
100000000000001111000011011111110000000011110000000000
000000001010001101000010100101011001101000110100000000
000000000000000111100110000000101011101000110001100010
000000000000000000000111000000001010000011110000000000
000000000000001101000110000000000000000011110000000000
000000100001010001100000000111100000001111000000000000
000001000000110000100010100111001001110000110000000000
000000000000000000000110111001100001001111000000000000
000000000000000000000010101011101111110000110000000000
000000001010000101100000000101001100111000010000000000
000000000000000000000010000000001011111000010000100000
010000000000000000000010100111111100111100000000000000
010000000000000101000010101111110000000011110000000000

.logic_tile 7 6
000000000000000001100000000011111001011010010000000000
000000000000000000000000000000101010011010010000000000
000000000000000101000000001011001010111100000000000000
000000000000001101100000000011110000010110100000000000
000000001000000000000010100011100000001111000000000000
000000000000000000000100001011001011110000110000000000
000000000000000001100110000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000010000000000000000010110000000000000000000000000000
000000000000000011100111000111011000000111100000000000
000000000000000001100000000000001000000111100000000000
000000000000000011100000001101100001010110100000000000
000010100000000000100000000011101011001111000000000000
000000000000000000000000001101100001110000110000000000
000000000000000000000000000001001101010110100000000000

.ramt_tile 8 6
000000000000100000000000000000000000000000
000000100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001100000000000000000000000000000000
000010100000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000111100000000000000000000000001000000000
000000000000000000100000000000001011000000000000001000
001000000000000000000000010000001010001100111110000001
100000000000000000000011100000011000110011000000000001
110000000000000000000111100000001001001100111110000001
010000000000000000000100000000001010110011000000000000
000000000000000111100111100001101000001100111100000000
000000000000000000100000000000100000110011000000000001
000000001010000000000000010000001000001100111100000000
000000000000000111000011000000001100110011000010000000
000000000000000000000000000101101000001100110100000000
000000000000000000000000000000100000110011000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 6
000000000000000000000000010111000000000000001000000000
000000000000000000000011110000100000000000000000001000
001000000000000000000000000111001100001100111100000000
100000000000000000000000000000110000110011000000000000
010000000000000000000000000011001000001100111100000000
010000000000000000000000000000100000110011000000000001
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001111110011000000000001
000000000000000111000111100000001000001100111100000000
000000000000001111000111100000001100110011000001000000
000000000000000000000000000000001000001100110100000000
000000000000000000000000000000001100110011000001000000
000000000000000000000111100111000000010110100100000000
000000001100000000000011100000100000010110100010000010
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000100000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000010101000000011100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001011000000000000101000000000000000100000000
000000000000001001000000000000000000000001000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000010000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000110000011101100000010100000000000
000000000000000000000100000000010000000010100000000000
001000000001001101100110001000000001000110000000000000
100000000100001001000100001001001010001001000000000000
110000000000000000000000000000011000000100000100000000
110000000000000000000000000000000000000000000000000000
000000000000010111000000001011111000000110100000000000
000000000000100101000000000011001101000011100000000000
000010000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000011001100000010111100000100000010000000000
000000001000000111000010010000001001100000010000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010100001010101100000001101111101000110100000000100
000001000000100000000000000101011001000011100000000000

.logic_tile 13 6
000000000000001000000000000000000001000110000000000000
000000000000000001000000001101001010001001000000000000
001000000000010000000000000000000000000000000000000000
100000000010000000000000000000000000000000000000000000
110000000000000000000010111101011010111100000000000001
110000000000000000000010101011100000000011110000000001
000000000000001001100000001001011100010100100000000000
000000000000001111000000000101011011010000000000000000
000000000000001000000000000101011011011110000000000000
000000000000001001000000000000101101011110000000000000
000000000000000000000000010000011100000100000100000000
000000000000001111000010000000000000000000000000000000
000000000000000000000011000000000000000000000100000000
000000000000000000000100000011000000000010000000000000
000010000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000001001100001110000110000100000
100000000000000111000000000101001011001111000000100000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000010000000
000000000000001000000000010000001000000100000100000000
000000000000000111000011110000010000000000000010000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000010001000000000000000000000000000000000000
110000000110100000000000000000000000000000000000000000

.logic_tile 15 6
000000000110000101000000000001101000001100111000000000
000000000000000000100000000000000000110011000000010000
001000000000000101000000000000001000001100111000000000
100000000000000000100010110000001000110011000000000001
000000000000000111000010100000001001001100111000000000
000000000000001101100100000000001001110011000000000001
000000000000000001000000000000001000001100111010000000
000000000000000000100000000000001010110011000001000000
000000001100000000000000000011101000001100111000000000
000000000000000000000000000000100000110011000001000000
000000000000000000000011000101001000001100111000000000
000000000000000000000000000000100000110011000000000100
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001111110011000000000100
010000000000000000000010000101000000000000000100000000
110000000000000000000100000000000000000001000000100000

.logic_tile 16 6
000000000000000000000110001101101010010110100000000001
000000000000000000000011101111101110000000100000000000
001000000000000000000000001011111110010111100000000000
100000000000000000000000000011001001001011100000000000
010000000000000000000000010000000001000000100100000000
010000000100000101000011110000001011000000000000000000
000000000000000000000111010000000000000000100100000000
000000000000000000000110000000001011000000000000000000
000000000000000000000110011011001001111001010000000000
000000000000000000010110000011111101111000100000000000
000000000000001001100000010000000001000000100100000000
000000000000001001100010100000001110000000000000000000
000000000000000001100000000000011110110000000000000000
000000000000000000000000000000011101110000000000000000
000001000000000001100110011011011111101000010000000000
000000000000001111000010011111101100111100110000000000

.logic_tile 17 6
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
001000000100000000000000001000000000000000000100000000
100000000000000000000000000111000000000010000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000001000000010000000001100000100000100000000
000000000000000101000000000000010000000000000000000000
000000000000001000000110100000000000000000000000000000
000000000000010101000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000110000000001100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000000000000001000110000011100000000000000100000000
110000000000000000000000000000000000000001000000000000

.logic_tile 19 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 6
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 6
000000000000000010
000011110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000010100000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000011100000000000000100000000
000000000100000000000000000000000000000001000000100000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000001000000000000000000000000001110000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000001111010111000100000000000
000000000000000001000000000000011100111000100010000000
001000000000000101000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
110100000000000101000000000111000000000000000100000000
010000000000000001100000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000010001000000000010000001010000011110100000000
000000000000001011000010110000000000000011110000000000
000010100000000000000000000000001010000100000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000001000000010110100100000000
000000000000000000000000000000000000010110100000000000

.logic_tile 3 7
000010000000000101000000010111000000101001010000000000
000000001010000000100010001111100000000000000000000010
001000000000000000000000000000000000010110100000100001
100000000000000000000000000001000000101001010010000010
110000000000000000000000000000011100000100000100000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000011110100000000
000000000000000000000000000000010000000011110000000000
000000000000000000000011110000001100000011110100000000
000000000000000000000011010000010000000011110000000000
000000000000000001000000000000000001001111000100000000
000000000000000000100000000000001111001111000000000000
000000000000000000000110011000000000000000000100000000
000000000110000000000010010111000000000010000000000000
000000000000000001000110110001000000100000010000000000
000000000000000000100111000000101111100000010000000010

.logic_tile 4 7
000000000000000000000010100000000000000000000000000000
000000000000001101000100000000000000000000000000000000
001000000000000001100011100000011110110000000100000001
100000000000000000000100000000001100110000000011000000
000000000000001000000000001011111000110100010100000000
000000000110000111000000000101011000010001110000100000
000000000000000111000011100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000010100101000000001001111110111101010100000000
000000000000000111100000001111000000101000000000100000
000000000000000111000000000111101100111101010100000000
000000000000000000000000001001100000010100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000011100000011011110100010000000000
000000000000001011000100000101011010111000100000000100

.logic_tile 5 7
000000000100001111000011100001011001111000010000000000
000000001110000001100100000000001001111000010000000000
001000000000000011100000000001100001110000110000100000
100000000000000000100010110001101000001111000000000000
000001000000000001000000011000001000100101100000100000
000000000000001101000011100111011000011010010000000000
000000000000001011100110001111011010110000000110000000
000000000000000001000010100101111011111111000000000000
000001000000000000000010001000001100010101010000000000
000000000000000000000000001011010000101010100000000000
000000000000000000000000000001011110110100100000000000
000000000000000000000010010000001001110100100000100000
000000000110001000000110101111001010111100000000000000
000000000000001011000000001111000000000011110000100000
000001000000000001000011101101011010110000000100000000
000000100000000000000000001101001011111111000000000000

.logic_tile 6 7
100000000110000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000010011111000110000000000000000
100000000000000000000010000011111101001111110010000001
010000000000100000000111100011111110010110100000000000
110001000001000000000100001011100000000011110000000000
000000000000000000000000000000001100101000000000000000
000000000000000001000011100001000000010100000000000000
000000000000001101100010111011001101111000010000000000
000000000000001011000010101001101101110000000000000000
000000000000000001100010101000000000000000000100000001
000000000000000000000010100101000000000010000000000000
000000000000000000000000000101100000000000000110000000
000000000000000000000000000000100000000001000000100000
000000000000001000000000000000000001001111000000000000
000000000000000001000000000000001100001111000000000000

.logic_tile 7 7
000000000100000000000000010000000000000000001000000000
000000000001001101000011110000001000000000000000001000
000000000000000101000011000001011010001100111000000000
000000000000000000100000000000100000110011000000000000
000001000000100101000111100000001001001100111000000000
000000001000010000100110110000001011110011000000000000
000000000000000011100110100101001000001100111000000000
000000000000000000100000000000000000110011000000000000
000000000001010000000000000001101000001100111000000000
000000000110100000000000000000000000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001110011000000000000

.ramb_tile 8 7
000000000000000000000000000000000000000000
000010100100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 7
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001010100000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
110000001100000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000111100000000111011010110001100100000000
000000000000000000000000001111101011001110010010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001011001111000001000000
000000001000000000000011100000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 7
000000001010000000000111010001000000000000001000000000
000000000000000000000011010000100000000000000000001000
001000000001010000000000000101001010001100111110000000
100000000000000111000000000000010000110011000000000000
110000000000100111100111000101101000001100111110000000
010000000000010000100000000000000000110011000000000000
000001000000000111100000000001101000001100111110000000
000010100110000001000000000000000000110011000000000001
000000000000000000000000010000001001001100111100000000
000000000000000000000011100000001010110011000000000010
000001000000000000000000000001001000001100110100000010
000010100000000000000000000000100000110011000000000001
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 7
000000001010001011100011000011011000000100000000000000
000000000001001111000100000111101011010110000000000100
001000000000000111000000001111001010000000110000000001
100000000000001111000000000001011110110000000000000000
000000000110100000000110000001101100001100000000000010
000000000000010000000100001101001110110000000000000000
000000001100000000000000000011000000010110100000000000
000000000000000000000000000001100000000000000000000000
000001000000000001000110010111101111101001100100000000
000010100000000000100010010001111000101010010010000000
000000000000000000000000001101001110000011110000000000
000000000000000000000000000001100000101001010000000000
000000000000000001100000010001000000000000000000000000
000000000000000111100011100000100000000001000000000000
000010000000000000000000010000000000000000000000000000
000000001010000000000011110000000000000000000000000000

.logic_tile 12 7
000000001010000000000111101101011010001100000000000000
000000000000000101000100000101011010110000000000000000
001100000000011011100010100000000000000000100110000000
100000000100000111100000000000001101000000000010000000
000000000000001101000111001111001010001000010000000000
000000000000001011000111100101101010100001000000000000
000010000000000111000000000000000000000000000100000000
000000000100000111000010000011000000000010000000000000
000000000000000111000110000101111001001001000000000010
000010100000000000100011011101011110000011000000000001
000000000000000000000000000000000001000110000000000000
000000000000000000000000001101001000001001000000000000
000000000000000000000111100111001000001000010000000000
000000000000000001000011011011011000010010000000000000
010000000000000001100000000001001110001100000000000001
010000000000000000000000001001011110110000000000000000

.logic_tile 13 7
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000100000000101000000010000000000000000000000000000
100000000000000101000011010000000000000000000000000000
010000000000000000000111100000000001000000100100000000
110000000000000000000100000000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000001001111001000000110000000100
000000001000000111100000000001011100110000000000000000
000000000000000000000000001111111001001000010000000000
000000000000000000000000001001101000100001000000000000
000000000000000000000000000000000000000000100100000000
000001000000100000000010110000001001000000000010000000

.logic_tile 14 7
000001000000001011100000010000000000000110000000000000
000010000000001001100010100001001001001001000000000000
000000000000000111000110100101001100000011110000000000
000000000000000000000000000001110000101001010000000000
000000000000000111100011100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010100000000000000000001000000001000110000000000000
000001000000000000000010001011001000001001000000000000
000000000000001000000110010001001100000000110000000000
000000000000000001000011101101011101000001010000000000
000000000000010000000110100001001001011010010000000100
000000000100000000000000000000011110011010010000000000
000000000000000000000000000000000000100000010000000000
000000000000000000000000001001001000010000100000000000
000000000000101000000000001101001101000000110000000000
000000000001010101000000001001001011000010100000000000

.logic_tile 15 7
000000000000001000000000000000011000000011110000000000
000000000000001001000000000000010000000011110000000000
001000000000000000000010000000011100000011110000000000
100000000000000000000100000000010000000011110000000000
010000000000000000000111100101111110100101100010000000
110000000000000000000110010000111000100101100000000000
000000000000000000000000010000000001001111000000000000
000000000000001001000011000000001010001111000000000000
000000000001110001000000000101111110000011110000000000
000000001100110000000000000001110000010110100000000000
000000000000000000000110001000000000010110100000000000
000000000000100000000010111011000000101001010000000000
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000010000000000000000100100000000
000000000000000000000011100000001011000000000000000000

.logic_tile 16 7
000000000000010000000000000111000000000000000100000000
000000000000100000000000000000100000000001000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000001000000000000000000100000000
010000000000000000000000001111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010001110000000000011100000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000010100011000000000010000000000000
000000000100000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000001100000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000
001000000000000000000110001000000000000000000100000000
100000000000000000000000001001000000000010000000000000
000000000000000000000111100000000000000000000100000000
000000000000000000000100000011000000000010000000000000
000000000100001000000000001000000000000000000100000000
000000000000000001000000000101000000000010000000000000
000000000000001000000000000000000000000000100100000000
000000000000000001000000000000001011000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000001010000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000100000011
000000000000000000000000001101000000000010000000100000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 19 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000001000110000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
001000000000000000000000000101011010001100111100000000
100000000000000000000000000000001000110011000000000000
000000000000000001100000000001001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000001100000000000001000001100110100000000
000000000000000000000000001001001000110011001000000000
000000010000000000000000010011101000000010000000000000
000000010000000000000010000101011101000000000010000010
000000010000001001100000001000000000010110100100000000
000000010000000101000000000011000000101001010000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000

.logic_tile 2 8
000010100001010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
001000000000000111000000001000011110000001010000000000
100000000000000000000000000001000000000010100000000000
110001000000000001100000000000000000000000000000000000
110000001010000000100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010001010000000111000000000000000000000000000000
000000010000000000000000000101000000000010000000000000
000000010000000000000000000000000000000000100111000110
000000010000000000000000000000001101000000001000000011
000000010000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000001100000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000001100000010000000000010000100000000000
000000000000010111100011100111001101100000010010000000
001000000000000000000111110000011000000100000100000000
100000000000000000000111100000010000000000001000100110
010000000001100101000000000011111100000011110000000000
010000000001010000100000000001010000111100000000000000
000000000000000011100000001001000001101001010000000000
000000000000000000000011110011001101001111000000000000
000000010000000000000111001000011010010101010000000000
000010010000000000000010000111010000101010100000000000
000000010000000101000110000111001100110100010000000000
000000010000000101000000000000011000110100010010000000
000000010000000001100000000000001101001100110000000000
000010010000000000000000000000011111001100110000000000
010000010000000011100010001011101010010110100000000000
110000010000000000000100001001000000000011110000000000

.logic_tile 4 8
000000000000001101100000000111111101111000100100000000
000000000000011111000000000001111001011101000000000000
001000000000001000000111111011111000101110000100000000
100000000000001111000010101101001010110100010000000000
000000000000001001100111100000000001001111000000000000
000000000000000111000011110000001110001111000000000000
000000000000001001100000011000011011111000100100000000
000000000000000101000010111001001100110100010000000000
000000010001010011100111000001001101110100010100000000
000000010100110000100100000000011101110100010000000010
000000010000000011100110010111000001101001010100000000
000000010000000001000010001101001001011001100000000000
000000010000100011100000000001001100110100010100000000
000000010100000000000000000000011011110100010000000000
000000010000000101100000011001001010111000100100000000
000000010000000000000011000101001100101110000000000000

.logic_tile 5 8
100010000000001000000010101000001000111000010000000000
000000000000000001000111100011011100110100100000000000
001000000000000111000000000011011100100101100000100001
100000000000000000000000000000001001100101100000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001010000011000000000000000000000000000000000000000
000000110000101011000000000000000000000000000000000000
000000010000000000000010000000000001000000100100000100
000000010000000001000000000000001101000000000000000000
000000010000000000000000010001101110101001010000000000
000000010000000000000011010001010000111100000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 8
100000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011110010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000011100001000000000000000000001000000100100000000
000000010000000011000000000000001110000000000000100001

.logic_tile 7 8
100000000000000000000000010000000001001111000000100000
000000000000000000000011100000001101001111000000000000
001000000000000000000000000011000000010110100000000000
100000000000000000000000000000000000010110100000000000
110000000000001000000000000111100000010110100000000000
110000000000001111000000000000000000010110100000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000011111101000000000010000010000100
000000010000001000000000000000000000000000000000000000
000000010100000011000000000000000000000000000000000000
000000010000000000000010010000000000010110100000000000
000000010000000000000010010101000000101001010000000000
000000010000100000000111000000000000000000000100000000
000001010000000000000100001001000000000010000010000000
000000010000000000000000000000000001000000100100000000
000000010000001001000000000000001101000000000010000100

.ramt_tile 8 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 8
100000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000001110000100000100000000
110000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000110000000000000011110000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000001000000000001001001101010110100000000000
000000010000000111000011110111111111001111110000000000

.logic_tile 10 8
100100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000011010000100000100100000
010000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000011100000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000010000000001000000100100000000
000000010001010000000011110000001111000000000000100000

.logic_tile 11 8
000000000100000000000000010111111001001000010000000000
000000000000000111000010010001001010100001000001000000
000010100000000011100000000000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000000000000000000011111001001000010000000000
000000000000000000000000000001001010100001000000000001
000000000000001101000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000010000001000000111000000000000000000000000000000
000000010000000101000000000000000000000000000000000000
000010010001010011100000001001001100010000100000000000
000001010000100000000000000101101101100010110000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000011011100000000000000000001000001100000010000000000
000011110000000001000000000000001000100000010000100000

.logic_tile 12 8
000000000000000101000011100001011000001000010000000000
000000000000000000100000000111001011100001000000000000
001000000001011001100000000000000000000000000000000000
100000000000000111000011100000000000000000000000000000
110000000000000011100111100000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000001000000000000001111001010000000110000000000
000000000000100000000010100001011101110000000000000000
000000011110000011000010001111011011000110100000000010
000000010000000000110100000001111101001001100000000000
000000010000000000000000010000011100000011110100000000
000000011010000011000010010000000000000011110000000000
000000010000000101100111110011000000000000000000000000
000000010000000000000110100000000000000001000000000000
000000010000000000000000000001101010000011110000000000
000000010000000000000000001001100000101001010000000000

.logic_tile 13 8
000000000000000000000000010000001010000011110100000000
000000000000000000000011010000010000000011110000000000
001000000000001101100010110001111010000010100000000000
100000000010001011000110010000110000000010100000000000
010000000000001001000000010011001011001000010000000000
010000000000000001100011110011001101100001000000000000
000000000000001001100110010011100000000110000000000000
000000000110001001000111110000001101000110000000000000
000000010000001101000010001001111011000110100000000000
000000010000000101100100001101011001000011100000000000
000000010000000000000000011011001010001100000000000000
000000010000000111000010101111001010110000000000000000
000000010000001000000110101001101111000000000000000000
000000010000001001000000000001101010000010000000000000
000000010001000000000000010111011101000110100010000000
000000010000100000000010100101111010000011010000000000

.logic_tile 14 8
000000000000001111000000011000000000000110000000000000
000000000000000011000010010001001111001001000000000000
001000000000000000000110010101101010000000110000000000
100000000000000101000011110101101000110000000000000000
010000000000001101000011100000000001010000100000000000
110000000000001011000111101001001100100000010000000000
000001000000000000000110000000011010101000000000000000
000000100000000000000111100101010000010100000000000000
000000010000000011100000001001101010010100000000000000
000000010000000000000000001111111000000100000000000000
000000010000000000000000011011101111000000100000000010
000000010000001001000010011101101111000000000000000000
000000010000000001100110000000000001001111000100000000
000000010000000000000000000000001001001111000000000000
000000010000000000000111000101011010001000010000000000
000000010000000000000110000011011010010010000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
100000000000000000000010010000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000100000000000000000000001011000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000011000000100000100000000
000010010000000000000000000000010000000000000000000000

.logic_tile 16 8
000000000000001000000110000101111110101000000000000000
000000000000000001000000000000100000101000000000000000
001000000001010000000000000011011010010000110000000000
100000000000100000000000001011111001000000110000000000
010000000000000001100011100000001010000010100000000000
110000000000000101000010101111010000000001010000000000
000000000000000000000110000011101110111001010000000000
000000000000000000000010100111101010111000100000000000
000000010000001000000110110111111100010110100000000000
000000010000001011000010000001111010001000000010000000
000000010000000000000110100000001100000100000100000000
000000010000000001000010100000000000000000000000000000
000000010000001101000010101101111111111001010000000000
000000010000000101000000000111101100110100010000000000
000000010000100101000000010011101110010111100000000000
000000010000000101000010001101111010001011100000000000

.logic_tile 17 8
000000000000000101000010100000000000000000000100000000
000000000000000101100010110001000000000010000000000000
001000000000000101000000010000000001000000100100000000
100000000000000000000010000000001000000000000000000000
010000000000000101000011100000000000000000000000000000
110010000000001101000100000000000000000000000000000000
000000000000000101000000000001001111010111100000000000
000000000000000000100000000101101110001111010000000000
000000010000000000000000000000000000000000100100000000
000000010000000000000000000000001010000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001001100000000000001000000100000100000000
000000010000000001000000000000010000000000000000100000
000000010000101000000000000101111000010111100000000000
000000010001010001000000000111011000000111010000000000

.logic_tile 18 8
000000001100000000000000000000000000000000001000000000
000000000000000000000000000000001100000000000000001000
001000000000000000000110000111000001000000001000000000
100000000000000000000000000000001001000000000000000000
010000000000000000000110010101001000001100110100000000
110000000000000000000010000111100000110011001000000001
000001000000000101100000000111111100111101010000000000
000010100000000000100000000000110000111101010000000000
000000010000011000000000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010110000000000000000000000000000
000000010001000011100000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
010000010000000000000110101111001100001100110100000001
110000010000000000000000001001000000110011001000000100

.logic_tile 19 8
000000000000000101000000000001001110000010100100000000
000000000000000000100000000000000000000010101000000100
001000000000001000000000000000000000000000000000000000
100000000000000111000000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010010000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
010000010000000000000000000011100000111001110001000000
010000010000000000000000000000101000111001110000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 8
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000000011000000000000000000000000
000000000100000000000000000011000000010110100010000000
001000000000000000000000000011100000000000000100000000
100000000000000000000000000000100000000001001001000010
110000000001000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000001011100000001000001100101100010000000000
000000000000001011000000000101001100011100100000000000
000000010000000001100000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000110000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000110010111011100101001010000000000
000000000000000000000010011101100000000011110000000000
001000000000000101000000000001000000010110100000000000
100000000000001101000000000000100000010110100000000000
000000000000000000000010101000000001011001100000000000
000000000000000000000100000101001111100110010000000000
000000000000000101000000000001111100010101010000000000
000000000000000000100000000000000000010101010000000000
000000110001011000000010011001101000101101110100000000
000001010000000001000110000111011100000100100000000001
000000010000001101000000001111001100100010110100000000
000000010000001011000000000001011101111000100000000000
000000010001010101000000000111000000011001100000000000
000000010000000000100010100000101011011001100010000000
000000010000000001100011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000001000000000010101001000001001111000000100000
000000000000100000000000001011101011110000110000000000
001000000000001000000000001000001110101101000000000000
100000000000000011000000000101011011011110000000000000
000100000001000001100111110111001110000111100000000000
000000001110000000000110000000101011000111100000000000
000000000000001111000111100000001010011010010000100000
000000000000001011000000001111011110100101100000000000
000000010000000000000000000111100001001111000000000000
000000010000000000000000000101001111110000110000000100
000000010000000000000000010000011010000100000100000000
000000010100000000000010100000000000000000000000000100
000000010000000000000110110101011010000011110000000000
000000010000000101000010101111100000111100000000000010
010000010000001000000010000011111010000111100000000000
010000010000000101000000000000111001000111100000000000

.logic_tile 4 9
000000000000000000000000000000000001000000001000000000
000000000000000000000010000000001011000000000000001000
000000000001010000000000010000011010001100111000000000
000000000000000000000011100000011100110011000000000000
000000000000001000000000000101001000001100111000000000
000000000110000111000010100000100000110011000000000000
000000000000000000000010100011001000001100111000000000
000000000000000000000100000000100000110011000000000000
000000010000000101100000010101001000001100111000000000
000000010000000000000010100000000000110011000000000000
000010010000000000000000000001101000001100111000000000
000001010000000000000000000000100000110011000000000000
000010010001010001000000000000001000001100111000000000
000000010000000000000000000000001110110011000000000000
000000010000000000000000000001001000101010100000000000
000000010000000000000000000000100000101010100000000000

.logic_tile 5 9
100000000000000000000010100000011100000100000100000000
000000001100010000000111110000000000000000000000000100
001000000000000000000000001000000000010110100000000000
100000000000000000000000001111000000101001010000000000
010000000000000000000000000011000000010110100000000000
010000000000000000000000000000000000010110100000000000
000000000000000101000111110011000000101001010000000000
000000000000000000000011111001101101110000110000000000
000000010000010101100010010000000000000000100100000000
000010011010000000000010100000001110000000000000000001
000000010000000001000000010000001100100101100000000000
000000010000000000000010101001011101011010010000100000
000000010100001001000000001101100001001111000000000001
000000010000000001000010111111101010010110100000000000
000000010000000000000110010101111100010111100000000100
000000010000000000000010101111111110000111110000000000

.logic_tile 6 9
100000000001000000000010100000000001001111000000000000
000000000110000000000110000000001110001111000001000000
001000000000000001100000000000001100000100000100000000
100000000001010000000000000000010000000000000000000100
010000000000000000000111100001101110111000010000000000
110000000000010000000100000000011001111000010000000000
000000000000000000000010100000000000010110100000000000
000000000000000000000000000011000000101001010001000000
000000010000000101100000001001000000110000110000000001
000000010000000000000010101101101110001111000000100000
000001110000000000000010000111011010101001010000000000
000011010000000000000000001001010000111100000000000000
000000010000010101000000000011100000000000000100000100
000000010000000000100010110000100000000001000000000000
000000010000000101100000000000001001100101100000000000
000000010000000000000000001111011000011010010000100000

.logic_tile 7 9
100010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000011000000000000000000100000001
100010100000000000000011011011000000000010000000000000
110001000000000000000000000000000000000000000000000000
010000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000011110000000000000000000000000000
000000010000000000000010000000011000000100000100000000
000000010000000000000100000000010000000000000010000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 8 9
000001000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000100000000000000000000000000000
000000010000010000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000011011001011010010100000000
000000000000000000000000000000111110011010010000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000001111000000000010000000000000
000000010000000000000011100000000000000000000000000000
000010110000000000000100000000000000000000000000000000
000000010000000000000000000111100001010110100000000000
000000010000000000000000001011001001110000110000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000

.logic_tile 10 9
100000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000000011000100
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000001000000000100000000000000000000000000000000
000001000001000000000000000000000000000000000000000000
000010001110100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000010000000000000000000000000000
000010110000000000000010100000000000000000000000000000
000000010000000101000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000001110000100000110000001
000010110000000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000001000000000000000001100000100000000000000
000000000110001111000011100000000000000000000000000000
000000000000010000000000001001001010000000010000000000
000000000000000000000000000011111101000000000000000000
000000000000100000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001100000101000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
001000010000000011000111000000000000000000000000000000
000000010000000000110100000000000000000000000000000000
000000110000010011100000000000000000000000000000000000
000001011100000000000000000000000000000000000000000000
000000010000000000000000000101101101001001010000000011
000000010000000000000000000001001010000110000011000101
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000101101100111001101101000000000110000000000
000000100000001011000111110001111001110000000000000000
000000000000001111000010100000001100000000110010000001
000000000000001011000010010000001010000000110001000100
000000000000001000000000000001111100101000000000000000
000000000000000101000000000000010000101000000000000100
000000000000001011100010010000000000000000000000000000
000000000000001111100011000000000000000000000000000000
000000010000000000000000001001011011000001000000000000
000000010000001011000000000101001011001001000010000000
000000010000000000000010001001001001001100000000000000
000000010000000000000000001011011001110000000000000000
000000010000000000000000001101101001000000110000000000
000010010000000000000000000001111001110000000000000000
000000010000000000000000001001011001001100000000000000
000000010100000000000000001011011001110000000000000000

.logic_tile 13 9
100000000000100000000010100101011101001100000000000000
000000000100000000000011100011011000110000000000000000
001000000000000111100010101000011000010111110100000000
100000000000000101100110100001010000101011110000000001
000000000000001101100010001101001001000001010000000000
000000000000001111000111111111011000000011000000000000
000000000000001000000000000111001011110111110000000000
000000000000001111000000001101111010101011010000000000
000000010000001000000000001101001110000000110000000000
000000010000000011000010000001001010110000000000000000
000000010000000000000010001001011101010000100000000000
000000010000000101000000001111101001000000100000000000
000000010000001000000010001000001011010010110000000000
000000010000000011000000001111001000100001110000000000
000000010000000000000111010000001101110000000000000000
000000010000001001000011010000011110110000000000000000

.logic_tile 14 9
100000000000001000000000000000011001000000110000000000
000000000000000011000010110000011000000000110000000000
001000000000001001100011111101000000101001010000000000
100000000000001011000011001101100000000000000000000000
000000000000001001100011101111000000101001010000000000
000000001110000001000010101011100000000000000000000000
000000000000000101100000010101100001011111100100000001
000000000000000101000011110000001010011111100000000000
000010110000001101100000010011011100000110000000000000
000000011010000101000010000011001101001110000000000000
000000010000000101100110000001011000001001000000000000
000000010000000000000010100111111011000010000000000000
000100010001001011100000011011111000011111110100000000
000000010100100011000010100111101000010111110000000010
000000010000001001000000000111001011000010100000000000
000000010000001011000000000101001110000001000000000000

.logic_tile 15 9
000000000000000000000010111101111110001001000000000000
000000000000000000000110111111111111000110100000000000
001000000000000101000000001001101010111001010000000000
100000000000001101100010110001111111111000100000000000
010000000000000000000010100000011100000100000100000000
010000000000000000000010110000000000000000000000000000
000000000000001001100010110101111010010111100000000000
000000000000000001100010001101101001001011100000000000
000000010000000000000000000000000001000000100100000000
000000010000000000000000000000001101000000000000000000
000000010000000101000000001001101011010111100000000000
000000010000000000100010100001011010001011100000000000
000000010001010000000110011101000000010110100000000000
000000010000100000000010000101100000000000000000000000
000001010000000000000110010001111011111001010000000000
000000110000000000000010101001011010111000100000000000

.logic_tile 16 9
000000000001010000000000001000000000010110100000000000
000000000000000000000010110011000000101001010000000000
001000000000000101000000000000000001000000100100000000
100000000000000000100000000000001000000000000000000000
010001000000000001100011100000000000001111000000000000
110010000110000000000100000000001111001111000000000000
000000000000001000000000000000001100000011110000000000
000000000000010001000000000000000000000011110000000000
000010110000001000000000000000000000000000100100000000
000001011010000101000000000000001001000000000000000000
000000010000001000000000010000000000010110100000000000
000000010000000101000010101111000000101001010000000000
000000010000000101000110110101101110010111100000000000
000000010100000000100010100101011110001111100000000000
000000010000000000000000000000011100000011110000000000
000000010000000000000000000000010000000011110000000000

.logic_tile 17 9
000000000000011000000000000111000000000000000100000000
000000000000000111000000000000000000000001000000000000
001000000000000000000000001000000000000000000100000000
100000000000000000000000000111000000000010000000000000
110000000000000000000000000111000000000000000100000000
010000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001101000000000000000000
000000010000100000000110110000000000000000100100000000
000000010000000000000011010000001000000000000000000000
000000010000000000000000010111100000000000000100000000
000000010000000000000010100000000000000001000000000000
000000010000001000000000011000000000000000000100000000
000000010000000101000010101011000000000010000000000000
000000010000101101100000000000000000000000000000000000
000000010001010101000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
001000000000000111100000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000001001100000011000000000000000000100000000
000000000000000001000010001101000000000010000000000000
000000010000001000000000000000000001000000100100000000
000000010000000001000000000000001010000000000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000000001000000000010000000000000
000000010000000000000000000101100000000000000100000000
000000010000000000000000000000000000000001000000000000
010000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 19 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000011100000000011100000000000000100000000
100000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000010000000001100000001000011000000001110000000010
000000010000000000000000001111001110000010110000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 25 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000011101000111100000000000
100000000000000000000000000101011110001011010000000000
000100000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000100000
110000000000001001000000000000000000000000000000000000
110000000000000101000000000000000000000000000000000000

.logic_tile 2 10
000000000000001000000000000000000000000000001000000000
000000000010001001000000000000001110000000000000001000
000000000000001000000000000101001110001100111000000000
000000000000001001000000000000100000110011000000000010
000010000000000101000110000111101000001100111000000000
000000000110000000000100000000100000110011000000000010
000000001110000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000001000000000000000001000001100111000000000
000000000000000101000000000000001010110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000101100110100000001000001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000010111001000001100111000000000
000000000000000000000010100000100000110011000000000000

.logic_tile 3 10
000000100000001101100000010001101011100101100000000100
000000001000000011000010100000101011100101100000000000
000000000000001000000010100011100000010110100000000000
000000001010000001000010100000000000010110100000000000
000101000000000000000000000101000000110000110000000100
000000000000000111000010110011101000001111000000000000
000000000000000000000110001101100000010110100000100000
000000000000000000000110111001101010001111000000000000
000000000001000000000110100001001101111000010000000000
000000000000101001000000000000011110111000010000000010
000000000000001000000000000001011001000111100000000001
000000000000000101000000000000101011000111100000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001001001111000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 10
100000000000001101000000010001001010101000010000000000
000000000110001001000010001001001111110000010000000000
001000000000000111100111001000000000000000000100000000
100000000000000000000100001011000000000010000000000000
010010100001011101100010000000000000000000100100000000
110000000000001001100000000000001010000000000000000000
000000000000000000000000001000000001100000010000100000
000000000000000000000000001001001110010000100000000000
000000000010000000000000000001001010110000000000000000
000000000000000000000000001111001001001111110000100000
000000000000010000000010000000000000000000000000000000
000000000000100000000100000000000000000000000000000000
000000000001010000000011100001100000000000000100000000
000000001000000000000000000000000000000001000000000000
000000000000001000000000000001000000010110100000000000
000000000000000001000000000000000000010110100000000000

.logic_tile 5 10
000000000000000111000000000000000001000000001000000000
000000000000001001000000000000001101000000000000001000
000000000000000000000000000000011101001100111000000000
000000000000000000000000000000011100110011000000000000
000010100000000000000000000000001001001100111000000000
000000001000000000000000000000001100110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000100000000000000000111001000001100111000000000
000000000000000000000010100000100000110011000000100000
000000000000001101100000010001001000001100111000000000
000000000000000101000010100000000000110011000000100000
000000000000000000000000010001001000001100111000000000
000000000000000000000011000000000000110011000000100000
000000000000000000000000000000001001110011000000000000
000000000000000000000010000000001111110011000000100000

.logic_tile 6 10
100000100000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000011100010100000000001000000100100000000
100000000000000000100100000000001000000000000011000100
010000000000000101000000000000001110000100000100000000
010000001010000000000000000000010000000000000001000000
000000000000000101000000000000001111110000000000000000
000000000000000000100010110000011001110000000000000001
000000000000000000000000010000000001001111000000000000
000000000000000000000010000000001010001111000000000000
000000000000000000000000001000000000010110100000000000
000000000001000000000000001101000000101001010000000000
000000000000000000000010110000011000000011110000000000
000000000000000000000010100000010000000011110000000000
000000000000000000000000010011001011101101000000000000
000000000000000000000010010000101111101101000010000000

.logic_tile 7 10
100000000000001101100000010000000000000000000100100000
000000000000101111000010001001000000000010000010000000
001001000000000000000110100000000000000000000000000000
100000100000000000000000000000000000000000000000000000
110000000000000101000000000101101101000000000000000001
010001000000000111000000000001101011101001000010100000
000000000000000101000111100000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000001000000100111000000011011100000101001010000000010
000010000000000000000011111111101010110000110000000000
000000001110000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000001010000000000000101000000010110100010000000
000000000000010000000000000000000000010110100000000000
000000000000000000000110000101100001101001010000000000
000000000000000000000000000001001001110000110010000000

.ramt_tile 8 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000111101111000000110000110000000000
000000000000000000000100000101001010101001010000000000
001000000000000000000000001101011110111100000100000000
100000000000000000000000001101110000000011110000000100
110000000000001111100010100000000000000000000000000000
000000000000000001100010010000000000000000000000000000
000000000000000101000000000101011010000011110100000000
000000000000000000000011110111000000111100000000000000
000001000000000000000000001000001001100101100100000100
000010000000000101000000001011011100011010010000000000
000000000000000000000000010000001100100101100100000101
000000000000000001000011100101001011011010010000000000
000000000000000000000000000000011110000011110000000000
000000000000001111000000000000010000000011110000000010
000000000000000000000111100000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 10 10
000000000000001000000010001011011011010110110000000000
000010000000000101000000000101001101011111110000000000
001000000000000000000000000011101011011111100000000000
100000000000001101000000000011111100101011110000000010
110000000000000000000110100000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000101001100000001111101100101001010000000000
000000000000010101000010111101110000111100000000000100
000000000000000001000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000001000000001000010011011011110111100000100000100
000000000001000000000011111101110000000011110000000000
000000000000000000000000011011101111110000010000000000
000000000000000000000010011011111000111001100000000000
000000001100000000000110000001000000101001010000000000
000000000000000000000000001001001010110000110000000000

.logic_tile 11 10
000000000000000111100000011111011110000011110000000000
000000000000000000100011101101000000101001010000000000
000010000000001101000000011001011000110000010000000101
000000000001001011100010100011111111100000000010000100
000000000000001000000010000000000000000000000000000000
000000000000100101000010000000000000000000000000000000
000001000000000001100010010011001011000000110000000000
000000101000000000100011111101011011110000000000000000
000000001010101000000000001001011001101100010000000000
000000000101010001000000000001001110101100100000000000
000010000000000011100000010011111011000000110000000000
000000000000000000100011010111111011110000000000000000
000000000000101000000000001101011111000001000000000000
000000000000010011000010000111011010101011010000000000
000000000001000011100000010000000000000000000000000000
000000000100100001100010100000000000000000000000000000

.logic_tile 12 10
000010100000000011100111010001001101001000010000000000
000000000000000101100110010101111010010010000000000000
000000000000001011100010110000000001000110000000000000
000000000110001001100010011101001010001001000000000000
000000000000000101000110100001011110101000000000000000
000001000000000000000010100000000000101000000000000000
000000000001000111100000010011001000000010100000000000
000000000000100001100011110000110000000010100000000000
000000100000000000000110010001011110000110100000000000
000001000000001111000010001001111101000011100000000000
000000000000000000000010101001011001000000000010000000
000000000000000000000000001101001101000010000000000000
000000000000000000000000001001011110000000110000000000
000000000000000000000000001001001010110000000000000000
000100000000000000000000001011001011000000000000000000
000100000000000001000010001001011000000001000000000000

.logic_tile 13 10
000001000000000001000000001011101111101000100000000000
000110100000001101100000001101111100111100100000000000
000000000000000000000111001011001011101001000000000000
000000001010000111000110100011001101111001100001000000
000000000000000011100010101111101010000010000000000000
000000000000000101100000001011101000000000000000000000
000000000000001111000010000001111000001000010000000000
000000001010000001000000000011011101010010000000000000
000000000000001001000010001000001100101000000000000000
000000000000000001000000001101000000010100000000000000
000010000000001001000011111111001010001000000001100001
000000000000000101100110011001111110010110100001000000
000000000000011001000111101001000001100000010000000001
000000000000000101000011101111001110010110100000000000
000010100000000001000110111111011011010100000000000000
000000000000000000000011000101001100001000000000000000

.logic_tile 14 10
000010100001110001100000000111011110000001000000000000
000000000110000000000000001011101110000011100000000000
001000000000000111100010101000011001011110000000000000
100000000000000101000100001101001101101101000000000000
000000000000000101000110001011111010111100000000000000
000000000000000000100011100001110000000011110000000000
000000001110000000000000001000001100000010100000000000
000000000000000000000010111001000000000001010000000000
000000000010000000000000010001011000000011110000000000
000000000000000101000010000011010000111100000000000000
000000000000100001000110100000000001000000100100000000
000000000001010000100000000000001100000000000010000000
000000100000000011100000010011111011000100000000000000
000001000000000000000011111101111000101001000000000000
110000000000100001000000000111101011000001010000000000
100000000001010001100000001101001000000001000000000000

.logic_tile 15 10
000001000000001000000110010000000001000000001000000000
000100100000001001000110010000001010000000000000001000
000000000000000000000110000000011010001100111000000000
000000000000000000000100000000001001110011000000000000
000000001110000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000100001100000000000001001001100111000000000
000000000001000000100000000000001001110011000000000000
000000000001000000000000000011101000001100111000000000
000000000000100000000000000000100000110011000000000000
000000000000000000000110100000001000001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000001000000000000000001000001100111000000000
000000000000000101000000000000001000110011000000000000
000000000000000101000000000111101000001100111000000000
000000000000000000000000000000000000110011000000000000

.logic_tile 16 10
000000000000000001100000000000011000000011110000000000
000000000000000000100000000000000000000011110000000000
001000000000000001100000000011000000000000000100100000
100000000000000000100000000000100000000001000000000000
000000000000000000000000010101100000000000000100000000
000000000100000000000010000000000000000001000000000000
000001000000001000000000000011100000000000000100100000
000010100000000001000000000000100000000001000000000000
000000000000000000000110010000001100000100000100000000
000000000110000000000011100000010000000000000000100000
000000000000000000000000010000000000000000000100000000
000000000000000000000010001101000000000010000000000000
000000000000000001100000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
110000000000000000000000000000000000010110100000000000
100000000000000000000000000001000000101001010000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000100100000000
100000000000000000000000000000001110000000000000000000
010000000000000000000010000000011110000100000100000000
110000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 18 10
100000000000001101100110010011011000001100110100000000
000000001110000001000010100001000000110011001000000000
001000000000000111000010100000000000000000100100000000
100000000000001101100110110000001011000000000000000000
110000100000100101000010100001111100101001010000000000
110001000000011101100110110101100000010101010000000000
000000000000001000000010011001100001101001010000000000
000000000000000101000011000101101100100110010000000000
000000000000000001100000000011101010101000000000000000
000000000000000001000000001001000000111110100000000000
000000000000000001000000001101000000111001110000000000
000000000000000000000000000011101000100000010000000000
000000000000000000000111110111101111010000110000000000
000000000000000000000110000011011011000000100000000000
010000000000001001100000000011011111000010000000000000
010000000000000001000000001001001011001011000000000000

.logic_tile 19 10
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000110110000000000000000000000000000
100000000000000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000101000011000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000111011001101011010100000000
000000000000000000000000000001011001000001000010000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 10
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 10
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000110000000000000000000000000000000
100000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000010000000000000000000000000000
000000001000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000000111100000000011001101111000010100000000
110000000000000000000000000111011001001011010000000000

.logic_tile 2 11
000000100000010001100110000001001000001100110000000000
000001000000000000000110110000100000110011000000010000
001000000000000101000010100000011011001011010000000000
100010000000000000100010100011001000000111100000000000
000000000000000000000000001001000000110000110000000000
000000000000001101000011101001001001010110100000000000
000000000000001101000110101000011011111001000100000000
000000000000000001000010001011011011110110000000000000
000001000000010001100110010001000001110000110000000000
000010100000100000100010001001001001001111000000000000
000000000000000000000110000000011111101011000100000000
000000000001010000000000001011001010010111000000000010
000000000010001101100000000111001010111100000000000000
000000000000011011000000000111010000000011110000100000
000000000000000101100000000011000001110000110000000000
000000000000000000100000000101101001001111000000000000

.logic_tile 3 11
100000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000000000000001011101000101001010000000000
100000000000000000000000000111010000111100000000000000
010000000001000000000111100011101100111000010000000000
110000000000000000000100000000111111111000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000100100000001
000000000000000001000000000000001110000000000000100000
000000000000001000000010100011011100100101100010000000
000000000000000011000000000000111111100101100000100000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 4 11
000100000000000101000000000000000000000000000000000000
000000000000000000100010110000000000000000000000000000
001000000000001000000000000001111100111100000000100000
100000000000000111000010100001100000000011110000100000
110000000000000101000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000001000000011100001001011111000010000000000
000000000000000001000000000000101101111000010000000000
000000000000000000000111110000001100000100000110000000
000000000000000000000011000000010000000000001000100010
000000000000000000000110000101001001100101100000000000
000000000000000101000000000000011101100101100001100000
000000000000000000000000000101100001010000100000000000
000000000000000000000000000000001011010000100010000000
010000000000000000000000000011111000101001010000000000
010000000000000000000000000001010000111100000000000000

.logic_tile 5 11
000000000001101000000000001101100000110000110100000000
000000000000001011000000001011001110001111000010000000
001000000000000000000111001101011000000011110110000000
100000000000000000000011101001010000111100000000000000
110000000000000001000000010000001101010010110000000000
000010000100000000000010010011001111100001110000000000
000000000000000001000000000000001110000011110000000000
000000000000001101000000000000000000000011110000000000
000011000000000001100000000011000001001111000100000001
000000000000000111100010000011001111110000110000000000
000000000000000000000000011001001110110101000100000000
000000000000000000000010010111011111001010110010000000
000000000000000001000011111101000000001111000110000000
000000000000010000000110010101101101110000110000000000
000000000000000000000110001111011100010110100000000000
000000000000000001000000000101010000000011110000000000

.logic_tile 6 11
100000100110001000000010100111101000000111100000000000
000000000010000001000000000000111101000111100000000000
001000000000000001100000000001001111001011010000000000
100000000000000000000000000000001000001011010000000000
010000000000000000000111100000000000001111000000000000
110010000000000000000110110000001111001111000000000000
000000000000000000000010100000000000000000100100000000
000000000000000000000100000000001011000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000000000000000000000000100000000
000000000000001011000000001011000000000010000000000000
000000000011010101100110001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000000000000000010000011010000100000100000000
000000000000000000000010000000010000000000000000000000

.logic_tile 7 11
100000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001000000000000000000000000111000000000000000100100000
100010100000000000000000000000100000000001000000000000
110001000000000000000000000000000000000000000000000000
010010100000100000000010100000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000010100000000000000000000000010000000000000000000000
000000000000000000000000000000001010000100000100000000
000010000000000000000011110000010000000000000000000101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000011100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.ramb_tile 8 11
000001000101000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000001000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000

.logic_tile 9 11
000000000100001001000010100101101010010111100000000000
000000000000001111100100001111001110111011110000000000
000000000000000000000000000001001101101001010000000000
000001000000001101000010110001001100100001010010000000
000100000000001111000110011101101000100000000000000000
000000001110000011100011111001111011000000000010000000
000000000000001000000110010111111101000110100000000000
000000000000000011000010000101001111001111110000000000
000010001010001101100011001000001101100000000000000000
000001000000000001000011111101001000010000000010000000
000000000000001001100111101111001110000001110000000000
000000000000001011000100000111011110000000100000000000
000000000000100011100111000101101100010111100000000000
000000000000000111000000000101011101001011100000000000
000001000000001001000011101111101100000110100000000000
000010100000001011100010001011111011001111110000000000

.logic_tile 10 11
100001000000100000000011110101100000000000000100000000
000000001001001111000111110000100000000001000000100000
001000000000000000000000001101101010000000100000000000
100000000000001101000011100011011011000000110000000000
010000001100001000000110001101001101010111100000000000
010000100000000111000010111101011110001011100000000010
000000000001010011100011100001101100101000000000000000
000000000000100111100110000000110000101000000000000000
000000000010000000000111000111011100101000000000000000
000000001110010000000110010001111101111001110000000000
000000001010100111000011101111111000010100000000000000
000000000000000000000100000101101001000100000000000010
000010100000000000000110000000011110000100000100000000
000000000000000000000110000000010000000000000000000000
000000000000000111100110001000001110101000000000000000
000000000000000000000010100011010000010100000000000000

.logic_tile 11 11
100010000001001011100011100001001101001000010000000000
000001001001111001100011111011111011010010000000000000
001000000000101111100010000001001100010100000000000000
100000001011001101000110110011000000000000000000000000
110000000000000111100000000101011000001000010000000000
110000000000000101100000001011011010010010000000000000
000000001100101111000111101001011110010100000010100010
000000000001001001010010101101101111111000000000000100
000000000000001101100111000001011011011110000000000000
000000100000000011000010000000001010011110000000000000
000000000101000011100000001001111101101101010000000000
000000000000000000000010000001011100011000100000000000
000001000000000000000010000000000001000000100100000000
000010000000000000000110100000001001000000000011000100
000100000000000111100000001000011010011010010000000000
000000000000000000000000000101001000100101100000000001

.logic_tile 12 11
000000000000000101000010111011001001001000010000000000
000000000000000111000011001101111100010010000000000000
000000000000001000000111010011001000001000010000000000
000000000110001011000110000101111000100001000000000000
000000000000000011100111010011111010001100000000000000
000000000000000111000011000111011011110000000000100000
000000001100001001000111101101000001110000110000000000
000000000000000011000110000011101111001111000000000000
000000000000001101100010000001001011000000110000000000
000000001110011101000011000001011010110000000000000000
000010000000001001100000011101011000010110100000000000
000000000000101011000011110101010000111100000000000000
000000100000000001000000001101001010000110100000000000
000000000000000000000000000001011100000011100000000000
000010000100000001100000000111111101000100000000000000
000001000100000000100010000011011001000000000000000000

.logic_tile 13 11
100000000000010000000000000011000001100000010000000000
000010100000100000000010110000001111100000010000000000
001000000000010001000000011000000000100000010000000000
100000000000100000100010001101001111010000100000000000
000000000001010001000010101111111010000011110000000000
000000000000000000000010101011000000111100000000000000
000000000000001000000110110000000000000000000000000000
000000000000000111000011010000000000000000000000000000
000000000000010011100000011000011110110110100100000000
000001000000100000100011001001011010111001010010000000
000000000000001001000110011101011010101111110101000000
000000000000000011100111010001011011001111110000000000
000000000100000000000000010011111100000001000000000000
000000000000000000000010001001101011000000000000000000
000000000000001000000011100011011101010000000000000000
000000000000000101000010001111101000010010100000000000

.logic_tile 14 11
000000000000000000000011101001101111000000000000100000
000000000100100000000110110101111011010010100000000000
001010000000000000000010100101101110010010100000000000
100001000000000000000110101011101001000001000000000000
010001000001110000000110001111101100101100100000000000
010010001011010000000000001001101011100011100001100000
000000000000000111110010000011000001100000010000000000
000000000000000000000010110000001101100000010000000000
000000000000001101100111100111101101000110100000000000
000000000000000101000100001101101001000011100000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000010000000011010000100000100000000
000000000000000000000010000000010000000000000000000000
000000000000000000000000000000001110000100000100000000
000000000000000000000010000000010000000000000000000000

.logic_tile 15 11
000000000000000000000000000000001001001100111000000000
000000001010001101000000000000001111110011000000010000
000000000000000000000000000101101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001000001100111000000001
000000000000000000000000000000001100110011000001000000
000000000000001101010000000001001000001100111000000001
000000000000001011100000000000000000110011000000000000
000000000000000000000000000000001000001100111000000001
000000000110000101000000000000001111110011000000000000
000000000000011000000000010011101000001100111010000000
000000000000000101000011000000100000110011000000000000
000010000000000000000111000101101000101010100000000000
000001000000010000000100000000000000101010100001000000
000000001100000000000110000011100000010110100000000000
000000000000000000000000000000000000010110100000000000

.logic_tile 16 11
000000000000000101000000000001000000000000000100000000
000000000110010000100011110000000000000001000000000000
001000000000000000000000001000000000010110100000000000
100000000000000000000000000111000000101001010000000000
010000000000001000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000010010000001101000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000101000000101001010000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000

.logic_tile 17 11
100000000000000001100110000001000000000000001000000000
000000000000000000100000000000000000000000000000001000
001000000000001000000000000111000000000000001000000000
100000000000000001000000000000101010000000000000000000
110000001010001000000000010101001000001100111100000000
010000000000001001000010000000101111110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000101001110011001000000000
000000000000000000000111100011001001001100111100000000
000000000000000000000010000000101000110011000000000000
000001000000001000000000000111101000001100110100000000
000000100000000101010000001011000000110011000000000000
000000001000000000000111100001000000010110100000000000
000000000100000000000000000000100000010110100000000000
110000000000000001100000000000000000001111000000000000
010000000000000000000000000000001010001111000000000000

.logic_tile 18 11
000000000000000111100000001000000000000000000100000000
000000000000000000100000001101000000000010000000000000
001000000000100111000000000000000000000000000100000000
100000000001000000100000001011000000000010000000000000
110000000000100101000000000000000000001111000000000000
110000000000000000000000000000001010001111000000000000
000000000000000011000111100000000000000000000100000000
000000000000000000000100000001000000000010000000000000
000000100000000011100111101001100000010110100000000000
000001000000000000000000000111000000111111110000000000
000000000000000000000000001111111101001001010000000000
000000000000000000000010110111011000000000010000100001
000010100001010000000011000000001100000100000100000000
000000000000100000000000000000000000000000000000000000
000000000000001011100000000000011010000100000100000000
000000000000001101000000000000000000000000000000000000

.logic_tile 19 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 11
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100100000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000001110000100000100000000
000000000000000111000000000000000000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 2 12
100000000000000000000111101111111010111100000000100000
000000000000000000000000001001110000010110100000000000
001000000000000111000000000000001011111000010000000000
100000000000001001000010011101001000110100100000000000
110010100000000001100110111101111110111100000000100000
010000000000000000100111111001110000000011110000000000
000000000000000000000000000001100000000000000100100000
000000000000001111000011110000000000000001000000000000
000000000000000001100000000000000000000000000000000000
000000000010000000010011100000000000000000000000000000
000000000000000000000000001000001010100101100000000000
000000000000000000000000000101011100011010010000100000
000000000000100000000000000101101100111000010000000000
000000000000000000000000000000001011111000010000000000
000000000000000000000000010000000000000000000100000000
000000000000000000000010001001000000000010000000100000

.logic_tile 3 12
000000000000001001000000000000011010111000100100000000
000000000000000001000011101001001100110100010000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000011111001100111101010100000000
000000000000000000000010000111100000101000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001101100000000000000000000000000000000000
000000000000001001000000000101011101101000110100000000
000000000000000011100000000000101010101000110000000010
000000000000100101000000000001001000101001010100000000
000000000001000000100000000001010000101010100000000010
000000100000000000000000000000000000000000000000000000
000001000000000000000010100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 4 12
000000000101000000000110000101000000000000001000000000
000000000010000000000100000000000000000000000000001000
000000000000000000000000000000011010001100111000000000
000000000000001111000000000000001001110011000000000000
000000000000000101000000000000001001001100111000000000
000000000000001101100000000000001011110011000000000000
000000000000000011100010100101001000001100111000000000
000000000000001001100100000000000000110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000100000110011000000100000
000010000000000000000000000000001001001100111010000000
000001000000000000000000000000001010110011000001000000
000000000000000000000000000000001001001100111010000000
000000001010000000000000000000001111110011000000000000
000000000000000000000010110001101000101010100010000000
000000000000000000000010100000000000101010100000000000

.logic_tile 5 12
100010000000000000000000000000000000000000100101000000
000010000000000000000011100000001111000000000000000001
001000000000000000000000000000000000010110100000100000
100000000000000000000000000111000000101001010000000000
010000000000000000000110000111000000000000000110000000
010000000000000000000010100000100000000001000000000000
000000000000000111100000000000000001000000100100000000
000000000000000000000000000000001101000000000000000000
000000000000000011100000010000001100101000000000000000
000000000000000000000010001101000000010100000000000000
000000000000000000000110100000011110000011110000000000
000000000000000000000000000000010000000011110000000010
000000000010000000000010011000000000010110100000000000
000000000000000101000110100101000000101001010000000000
000000000000000011100010100011011110101101000000000000
000000000000000000100000000000101011101101000010000000

.logic_tile 6 12
000000000000000111100011111101000000001111000100000000
000000000000000000100011101101101101110000110010000000
001000000000000011100000000001100001110000110100000000
100000000000001101100010101001101101001111000010000000
110000000000000001100000010001011001011111000000000000
000000000000000101100010100011001000001111000000100100
000000000000001101000111111000001110000001000000000000
000000000000000001000110001101001111000010000000000000
000000000001011001100110010000001011011010010100000100
000000000000000101000010010101001010100101100000000000
000000000000000000000010001111111101100011110000000000
000000000000001001000000000101101110110111110000000000
000000000000001001000000011111001101001111100000000000
000000000000001001000010101111001100011111110000000000
000000000000001000000111001001011000000011110010000101
000000000000001001000000000001101101000111110000000001

.logic_tile 7 12
000001000000000111000000001001000001000000000000000000
000000000000000000000000000001001010000110000000000000
001000000000001111000110001111111000111100000110000000
100000000000000001000010111111110000000011110000000000
110000000100000000000000001101011101010000000000000000
000000000000001111000010010011011101101001000000000000
000000000000000001100000010111001110011010010100000000
000000000000000000000010000000101110011010010010000000
000000000000000001100000001001101101010110110000000000
000000001000001101000000000011101101101111110000000000
000000000000001000000110111011111100000000010000000000
000000000000001011000111000001101011000010110000000000
000000000001010001100110000000001110101101000000000000
000000000000011111100100001111001110011110000000000000
000000000000000000000111011000001101100101100100000000
000000000000000001000111100111001011011010010010000000

.ramt_tile 8 12
000000000101000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 12
000000000000000001100111101011011011010111100000000000
000000000000001001000010111011001011001011100000000000
000000000000001000000000010001111010000000100000000000
000000001010000111000011111001001011000000110000000000
000000001110001000000010010111101110010111100000000000
000000000000000001000010001011101000001011100000000000
000000001010000001100111000111101110000110100000000000
000000000000001111000100001111101001001111110000000000
000000000000000001000000011001001111000110100000000000
000000000000001001000011111001101100001111110000000000
000000000000000011100000000101001100101000000000000000
000000000000000001000010010000100000101000000000000000
000100000000001111000010010011101111000110100000000000
000000000000011011000011011111001110001111110000000000
000000000000000011100111110001000000100000010000000100
000000000000000000100011100001101010000000000000000000

.logic_tile 10 12
100000000100000111000011101111011001001101000000000000
000000100000001111100010010111101011001000000000000010
001000000000000111000000010101000000000000000100100000
100000000000000111000011110000100000000001000000000010
010000000010000000000110000001001001000110100000000000
010000000110001111000100000111011111001111110000000000
000010000000001000000010000111011110111001000000000000
000001000000000011000000000101101110110101000010000000
000000001100000011100111000011011011000110100000000000
000000000000000000100100001111101000001111110000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000001100000
000110100001000111100111110000000000000000000000000000
000100000000100001100111000000000000000000000000000000
000000001000000011100011110001011000010111100000000001
000000000000000000100110101111011100001011100000000000

.logic_tile 11 12
000000000000000011100000000111101101000000100000000000
000000000000000101100011100001111000000000000001000000
000000000000001001000010111101011010000000110000000000
000000000000001011100011011011101010000000010010000000
000000000000000101000110010001111100000010100000000000
000000000000000111000111110000000000000010100000000000
000000000000000001100000011111011110011111110000000000
000000000000000101000011001001001111001111010001000000
000000001010000111100011010001111100101000000000000000
000000000000000000100010000000000000101000000000000000
000000000001010001000010011001011100001000010000000000
000000000000100000000011000101111000100001000000000000
000000000000000001000011100011011110000000000000000110
000000000000000000000011001111001010101001000001000000
000000000000000101100000010001101101000001010000000000
000000000000000101000010101101111011000011000000000000

.logic_tile 12 12
000000000000100001000000010111101111000000100000000000
000000000000000101100011110101111111000001010000100000
001000100000001101100111001001011010001111000000000001
100001000000001111100010101111101110111111000000000000
010010000000000001010011100101001100101000000000000000
110000000000001101000000001001001100111001110000000000
000000000000000111100011101000000000010110100110000000
000000000000000101000000001011000000101001010000000000
000000000000001111100010001101111110000110000000000000
000000000000000101000100001011001000000010000000000000
000000001101001000000111010101111001011010010000000000
000000000000001001000011100000111001011010010000000000
000000000000001001000010110001011110000001010000000000
000000000000001101000010011111011110000010010000000000
000000000001000000000010101001111100000000110000000000
000000000000100101000010000001001101110000000000100000

.logic_tile 13 12
000000000000001000000010100111011101011010010000000000
000000000000000001000100000000001001011010010000000000
000000000000001111100111110001111011000000110000000000
000000000000001001100011101011011000000010100000000000
000011000000000000000011100111011010010111100000000000
000000000000000000000100001101101000000111010000000000
000001000000000000000110000011000000101001010000100000
000000100000000111000010001001000000000000000000000000
000000000000000000000111000101111101111001010010000000
000000000000000001000000001111111110100010100000000000
000000000000000001100010000000011001011110000000000000
000000000000000000000000001011001000101101000000000000
000000000000001000000111110001111011010111100000000000
000000000000001011000111000011111110000111010000100000
000000000000000101000000000000011000000011000000000000
000000000000000000000000000000011110000011000000000000

.logic_tile 14 12
000000000000000001000110000000000000000000000000000000
000000000100000000000100000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101000000000000001110000100000000000000
000000000000000000100000000000010000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000010001001000000000010000000000000
000000000000010101100000000011100000101001010000000000
000000000000000000000000000101000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000001010000000000000000011010000100000100000000
000000001110000000000011010000010000000000000000000010
110001000010000000000000000000000000001001000000000000
100010100000000000000000000001001100000110000000000000

.logic_tile 15 12
000000000000000000000000010000000001001111000000000000
000000001010000000000011100000001010001111000000000000
001000000000000000000000010011100000110000110000000000
100000000000000000000010000101001011001111000000000000
010000000000001000000000001101001011000000100000000000
010000000000001001000010001001011100100001010000000000
000000000000001111100110000101100001001111000000000000
000000000000001001100010110011101010110000110000000000
000000000000000101000000000101100000000000000100000000
000000000100000000100000000000100000000001000000000000
000000000000001000000000000000011100000011110000000000
000000000000000001000010100000010000000011110000000000
000000000000010000000000000011011010000010100000000000
000000000000100000000000000000000000000010100000000000
000000000000000000000000000011100000010110100000000000
000010000000000000000000000101001011110000110000000000

.logic_tile 16 12
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000010000000011110000000000
001000000000000000000000000000011110000100000100000000
100000000000000000000000000000010000000000000000000000
000000000000000000000000000000000000000000000100000001
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000010000000000000000001000000000
000000000000000000000010010000001001000000000000001000
000000000000000000000010100000000001000000001000000000
000000000000000000000010100000001001000000000000000000
000000000001010000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000101000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000010000000000000000001000000000
000000000000000000000010100000001110000000000000000000
000000000000000000010110000000000001000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000001100000000000001000111100001000000000
000000001110000000100000000000000000111100000000000000
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000000000000011110000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010011011001010000110000000000
000000000000000000000010101011111111011001110000000000
000000000000000000000011100000001110000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000110100011011110000010000000000011
000000000000000000000110111101111101000001010000100110
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000100000000000000000010000000000000000000000000000
000001000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000

.logic_tile 19 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 12
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001001000000000000
000000000000000000000010000101001001000110000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000011100000000000000100000000
110000000000000000000000000000100000000001001010000100

.logic_tile 2 13
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001100000011000000000010000100000000000
100000000000000000000011010001001010100000010000000010
110000000000000000000000000000000000000000000000000000
010000000000001111000000000000000000000000000000000000
000000000000000111100110100101111010111000100000000000
000000000000000000100000000000101010111000100000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000001100000000000000110000000
000000000000000000000000000000100000000001001000000111
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 3 13
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000001111100000001111111010101001010000000000
100000000000001011000000000001000000101010100000000100
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 4 13
000000000000100000000000000000000000010110100000100000
000000000000001101000000000001000000101001010000000000
001000000000000000000000000001100000010110100000000000
100000000000000000000010110000100000010110100000000000
000000000000100000000000001000000000000000000100000000
000000000000010000000010111111000000000010000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000010000000110000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000010100000000000010110100000000000
110000000000000000000100001101000000101001010000000000

.logic_tile 5 13
100000000000100000000111100101000000000000000000000000
000000000100000000000100000000100000000001000000000000
001000000000001000000000000000011010111001010000100000
100000000000000111000000001011011010110110100000000110
110000000000000000000000010000001110000100000110000000
010000001010000001000010010000010000000000000010000010
000000000000000111100011100111111010000100000000000000
000000000000000000100100000101001001101000010000000000
000000000000000101000110010000011110000100000101000000
000000000010010000000011000000010000000000000000100000
000000000000000000000000000000000000000000000100000100
000000000001010000000000001101000000000010000000000010
000010100000000000000000000011000000010110100000000000
000000000110000000000010100000000000010110100000000100
000000000000000101000000000001100000010110100000000000
000000000000000000100010100000000000010110100000000000

.logic_tile 6 13
100000100000100011000010000000001010000100000100000000
000001000000000000000110000000010000000000000000000000
001000000000000111100000000111111010000010100000000000
100000000000001001100010111011100000010110100000000000
110000000000001111100011101111000001010000100000000000
110000000001010011000010110001001101110000110000000000
000000000001010101000000000101001101000010000000000000
000000100000000000000000001111101000001011000000000000
000000001110001000000110011111001000111010110000000000
000000000000000011000010000001011010111111110000000000
000000000000000000000110001000001001111000010000000000
000000000000000000000111111011011111110100100000000000
000001000000001001100010100001001010000101010000000101
000000000000000111000110011011001110000110100000100110
000000000000000000000111110000011000000100000100000000
000000000000000000000110100000010000000000000010000000

.logic_tile 7 13
100000001010000000000011101001001100001101000000000000
000000000000001101000000000011111100000100000000000000
001000000000000111000000001001001011010111100000000000
100000000000000000100010101101001101001011100000000000
110000000000001111100010000111011000110000000000000000
110000001111000101100000000111001011110010100000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000011000000010000000000000000000000000000000
000010100000000111000000000000000000000000000000000000
000000000000000000000111100000011001111000010000000000
000000000000000111000000000101011110110100100010000000
000000000000001001100010000111000000000000000100000000
000000000000000001000010110000100000000001000000100001
000000000000000000000000000000000001000000100100000000
000000000000001111000010110000001111000000000010000000

.ramb_tile 8 13
000000100000000000000000000000000000000000
000001000001000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000001100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000001010000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 13
000000000001010000000011111111001101000110100000000000
000000001010000000000111100001011010001111110000000000
001000000000000011100111010000001010100101100101000000
100000100000001101000011100101001111011010010000000000
110011000000000011100000010011011011010111100000000000
000000000000000011100011101011011110001011100000000000
000000000000000011100110001101101100100010010000000001
000000000000000000100010001001111011101011010000000000
000000000000000011100011110101001110111000010000000000
000000000000010000100011010000011010111000010000000000
000000001010000000000010101011111001010111100000000000
000000000000001001000000000001011101000111010000000000
000010100100000011100000010000000000000000000000000000
000001000000000001100011100000000000000000000000000000
000000000000001001000000000001001111001001000000000000
000000000000001011100000001001101110010111110000000000

.logic_tile 10 13
000010000000000111100111000000000000000000000000000000
000000001110000000100000000000000000000000000000000000
001000000000000000000000011011111010100000000000000000
100000000000000000000011001111001010000000000000100000
110000000000101101100000000001001100111000010000000000
000000000001000101000000000000101110111000010000000000
000000000100000101100111000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000100001110011100000000011101111010111100000000000
000001000000110000000000000101001110000111010000000000
000000000000001111000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010000001010101000000001001011011010111100000000000
000000000100000001000000001101001001001011100000000000
000000000000000101000000010000001110100101100100000000
000000000000000000100010000011001001011010010000000000

.logic_tile 11 13
000010100100001001100000011001111000000111100000000000
000001001100001111000011000001101000000011000000000000
000000000000000101100010110000011001000011000000000000
000000000000000101100011000000001001000011000000000000
000000000000011000000000000101111101001100000000000000
000001000000101011000000001001111110110000000000000000
000000000000001101100111011111101001001000010000000000
000000000000001011100010000101011011010010000000000000
000000000000100000000000001001011000001000010000000000
000000000000010000000000001101001000010010000000000000
000000000000000101100111101001011000010110100000000000
000000000000000000100000000011111010000011000000000000
000000000000000000000000000000001011000011000000000000
000000001010000000000000000000001001000011000000000000
000000000000000101100000001001011010001000010000000000
000000000000000001100000000111001000010010000000000000

.logic_tile 12 13
000000100000010111000111001101011100101000100000000000
000000000000100011100000000101111111111100010000000000
000000000000001101000110100011011101001000010000000000
000000000000000111000010110001101100100001000000000000
000000000000001001100110110001001101000000100000000000
000000000000000101000011100101111000000000000000000000
000000000000000111100011111101111001000100000000000000
000000000000000101100010001111111011001100000000000000
000000100000000001000010101011111111001101000000000000
000001001000000101100110101111101101000100000000000000
000000000000000001100111110001001110000011110000000000
000000000000000001000111100101000000010110100000000000
000000000010000001000111000011011000101000000000000000
000000000000000000000100000000000000101000000000000000
000000000010001000000010101011001011000000100000000000
000000000000000101000010001001011010000000000000000000

.logic_tile 13 13
100000000001010101000110010000001101001111110100000000
000000000000100000000111100000011011001111110000000010
001000000000000111000111001000000000100000010000000000
100010100000000000000110010001001001010000100000000000
000000000000000001100111100000000000000000000000000000
000010001110000000000111100000000000000000000000000000
000000001100000101000110101001100001001111000000000000
000000000000000000100000000111101111110000110000000000
000001000000000000000010000001001010100101100000000000
000000000110000101000100000101011011110011000000000000
000000000000000000000000000101001010010110100000000000
000000000000000000000000001101101000000011000000000000
000000101000010000000000000000000001100000010000000000
000001000001010000000000000011001010010000100000000010
000000000000001000000000010101101001001110100000000000
000000000000011011000010100000011001001110100000000000

.logic_tile 14 13
000000101101010000000111110000000000000000000000000000
000001000000101101000110010000000000000000000000000000
001000000000000000000000010000011110000100000100000000
100000000000000000000011100000010000000000000000000000
110000000001000000000110000101001000010111100000100000
010000000000100000000111100001111011000111010000000000
000000000000000000000000010000000000000000000000000000
000000000000000101000011110000000000000000000000000000
000000000000000000000110110101101011010000000000000000
000000000000000000000111001101111001010110000000100000
000000000000000000000110001011101001100100110000000000
000100000000000000000010000101111101100111000000000000
000000000000000000000000000011111011000110100000000100
000000001010000000000000001001101101000111000000000000
000000000000000000000011000000000000010110100100000000
000000000000000000000100001011000000101001010000000000

.logic_tile 15 13
000000000000000000000000000011000000010110100000000100
000000000000000000000000000000100000010110100000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000010110100000100000
000010100000000000000000000000000000010110100000000000
000000000000010000000110100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000100001010000000000000111000000000000000100000001
000001000000000111000000000000000000000001000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000010000111000000000000000000000000001000000000
000000000000000001100010000000001000000000000000001000
001000000110000000000011100000011010001100111110000100
100000000000000000000100000000011101110011000000000100
010000000000000111100000000000001000001100111100100000
010000000000000000000000000000001010110011000010100000
000000000000000000000010010000001001001100111101000000
000000000000000000000111010000001011110011000000000000
000010100010000101000010000001001000001100111100100001
000000000000000000000100000000000000110011000000100000
000000000110000000000000000000001001001100110100000001
000010000000000000010000000000001001110011000010100000
000000000000000000000000000000001100000100000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
100000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000010000000000001000000000000000000100000000
010000000000000000000000001101000000000010001000000010
000000001110000000000110000000000000010110100000000000
000000000000000000000000001111000000101001010000000010
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000001000000100100000001
000000000000000000000010000000001011000000000000000000
110000000000000111100000010000000001001001000000000000
110000000000000000000010001111001111000110000000000000

.logic_tile 18 13
100000000000000000000011100000001011000011000000000000
000000001100000000000110010000011001000011000000000001
001000000000000000000110010000000000000000000000000000
100010000000000000000010100000000000000000000000000000
010001000000000101000110010001101110000010100000000000
010000000000000000000010100101100000101001010000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000010000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000001010000001010000000000
000000000000000000000000001001010000000010100000000000

.logic_tile 19 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000011110000000000
000000000000000000000000000000010000000011110010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 13
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 13
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
100000000100000001000000001111000000000110000000000000
000000000000000000000011101001101110011111100000000000
001000000000000000000000000001111010000010100001000000
100000000000001101000011100101010000000000000000000000
010010000000000000000000000001000000000000000100000000
010000000000001101000000000000000000000001000000000010
000000000000000000000010100101111000000000000000000000
000000000000000000000100000101100000000010100000000001
000000000000000000000000000000011110000100000100000000
000010000000000000000000000000010000000000000000100000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000000100000
000000000000000111000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 3 14
100001000000000000000000001000000000000000000100100000
000000000000010000000011111001000000000010000000000000
001000000000000111000000010000011010000100000100000000
100000000000001111000011010000000000000000000000000010
010010000100000000000000011000000000000000000100000000
010000000100000000000011100001000000000010000000000010
000000000000000011100000001000000000000000000100000000
000000000000000000100011101101000000000010000000000010
000001100000100000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000011100000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000000000000001000000000000

.logic_tile 4 14
100000000000001000000000000000001010000100000100000000
000000000100001001000000000000010000000000000000000010
001000000001010000000000001101011100000000000000100001
100000000000000000000000001111110000010100000010000000
110000000000000001100011110000000000000000100100000000
110000000000000000100011110000001010000000000000000010
000000000000000000000000001101011100000000000000100000
000000000000000000000000001111110000101000000011000011
000000000100000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000001100000100000000000000
000000000000000000000010000000010000000000000000000000
000000000000000000000011000000000000000000000100000001
000000000000010000000000000001000000000010000000000010
000000000000000000000000000011101011000001000000000000
000000000000000000000010000000111111000001000010000010

.logic_tile 5 14
100000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000101000000000000000000000000000000000000
100000100010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000010000000001000000100100000001
000000000000000000000010100000001100000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000001
000000000000000000000000000011000000000000000100000001
000000000000000000000000000000100000000001000010000010

.logic_tile 6 14
100000000000000011100000011001000001101001010000000000
000000000000000000100010010101001111110000110000000000
001000000000000101000000000000001010000100000100000000
100000000000001111000000000000010000000000000010000000
110000000000000000000010100011011110001101010000000000
010000000000000000000100000000101001001101010000000101
000000000000000001100110000000000001001111000010000000
000000000000100000000100000000001100001111000000000000
000010000000000000000111101000001100111010010000000000
000001001110000000000011110111011110110101100000000000
000000000000000101000011101101100001101001010000000000
000000000000000000000010010011101000110000110000000000
000001000000000001000110101111111100010001100000000011
000000100000000000000000000001011111111001100000000010
000000000000000001000010100000011100000100000100000000
000000000000000111000000000000010000000000000001100000

.logic_tile 7 14
000000000000000000000010101001100001110000110110000000
000000000000000000000100000101101110001111000000000000
001000001100001101100010110000000000000000000000000000
100000000000000101000011110000000000000000000000000000
110010000000000000000011100111000001101001010000000000
000001100000000000000000001101001001110000110010000000
000000000000001101000010110001101111010010100000000000
000001000000001111100111101001011101100010100000000000
000010100000010000000000001101111000111100000100000000
000001100000100000000000001101000000000011110010000000
000000000100001000000110000101011000100101100100000000
000000000000000001000000000000111110100101100010000000
000010100000001000000010000000000000000000000000000000
000001000001001101000000000000000000000000000000000000
000000000000000001100010001111111101000110100000000000
000000000000000001100000001101101110001111110000000000

.ramt_tile 8 14
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010001000000000000000000000000000000000
000001100000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 14
000010000000000000000000001101101110010111100000000000
000000000100000000000000001111001101000111010000000000
001000000000000001000110000111011101100101100100000000
100000000000000101100100000000111011100101100000100000
110000000000010000000110000101100001101001010100000000
000010000000000000000000001111101101001111000000000000
000000000000001001000000011001101100111100000100000000
000001000000000001100011111011000000000011110001000000
000000000000001000000000011111011000010000000000000000
000000000000000011000011100111101110000000000000100010
000000000000001001100111111111111010000000000000000000
000000000000000101000010000111001111000010000000100010
000000000000001001000111101000011100111000010000000000
000100000000000111000011000001011100110100100000000000
000000000000000001000110101101011101000110100000000000
000000000000000001000000000011101001001111110000000000

.logic_tile 10 14
000000000001010000000011100101000000110000110100000000
000000000000000000000000000111101010001111000000000001
001000000000000000000010101011111110000001000000000001
100000000000000111000100001011101101000001010000000000
110000000000010111100000000001101100111100000100000000
000000000000100000100010101011100000000011110000000100
000000000110000111000010110011000001110000110100000000
000000000000000000000011110011101001101001010000000000
000000000000000111100111001011101001000000000000000000
000000000000000000100110100001011010000100000000100100
000000000000000011100111110101001110101101000100000100
000000000000000000000110000000001011101101000000000000
000000000000000101000000001101100001000110000000000000
000000000000000000100000001101101111001111000000000000
000000000000100001000011101001111010000000010000000000
000000000001010000100000000011001001000000000000100010

.logic_tile 11 14
000000000000001000000000000001101010001011010000000000
000000001000000001000010100000011011001011010000000000
000000000000000101000000000000000000000000100000000000
000000000000000101000011110000001111000000000000000000
000000000001011111000111010001101010000000110000000000
000000000000000011100111011101011010110000000000000000
000000000000001000000000001001001010001100000000000000
000000000100001011000000000101001010110000000000000000
000000000000000000000000000001101011000000110000000000
000000100000000000000000001101011001110000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000001111111100000100000000000000
000001000000000000000010100001101001001001000010000000
000000000001010000000000010001011001001100000000000000
000000000000000000000010110101011010110000000000000000

.logic_tile 12 14
100000000000000101000000001111001100001000010000000000
000000000000000111100010100011101100100001000000000000
001000000000000101000011100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000100000001001000010111001101100001000010000000000
000000001000000001000010100011101100100001000000000000
000000000000000001100111001101011010111110110100000001
000000000000001111000110111101101010110110110000000000
000010000000001001000110111001111000001100000000000000
000001001100001001000011000111011010110000000000000000
000000000000000001000000000001011100100011110000000000
000001000000000001100010001011011110100010100000000000
000000000000000000000010111011101010000001000000000000
000001000000000101000010101101011101000010100000000000
000000000000000001000000000111001001010111110100000000
000000000000000000000000000001111010111011110000100000

.logic_tile 13 14
000000000001010101000000001001001010001000010000000000
000000000000000000100010001011011100010010000000000000
000000000000000101000111011101000001010110100000000000
000000000000000000000110011001001000110000110000100000
000010000000000111100000001101101110010000000010000000
000000000000000000000010011111101110000000000000000010
000000001100000011100000011101000001001111000000000000
000000000000000000100011011001001000110000110000000000
000001000001001011100000000000001101010010110000000000
000010000100100011000000001111001001100001110000000000
000000000000001111000000010011111011011010010000000000
000000000000000001000010100000001100011010010000000000
000001000000000001000010000000000000000000000000000000
000000000100100001000000000000000000000000000000000000
000000000000000000000010000011001000011010010000000000
000000000000010000000000000000011000011010010000000000

.logic_tile 14 14
000100000000000111000000000001011010000000000000000000
000000000000000111000000000001011110000010000000000110
001000000000000000000000000000000000000010000000100111
100000000000000000000000000000000000000000000011000100
010000000000000111000111100001011010000000010000100000
110000000000000111000100000111011000000000000001100010
000000000000000000000011110111001011000000000010100001
000000000000000000000111010101001011010000000000000000
000000000010000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000101011010001000000010000000
000000000100000000000000000111011010000000000000100000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000

.logic_tile 15 14
000000000000000000000110011001111010010011110000000000
000000000000000000000010001101111010101001110000000000
001000000000000000000110011001011000111100000000000000
100000000000001101000010001011110000010100000000000000
110000100000000001100010101101101000101000010000000000
010000000000000000000100000001011011111100110000000000
000000000000001101000110100000000000000000000100000000
000000000000000001100010111111000000000010000000000000
000000000000000000000000000000011110000100000100000000
000000000000010000000010000000010000000000000000000000
000000000000000001100010100000000000000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000001000000000011101111101010111100000000000
000000000000000101000010100101001000001011100000000000
000000000000000000000000010000011011000011000000000000
000000000000000000000010100000001100000011000000000000

.logic_tile 16 14
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
001000000000000111100000001000000000000000000100000000
100000000000000000100000000111000000000010000000000000
000010000000000000000000000101100000000000000100000000
000000001110000000000000000000100000000001000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000011000000000000000000100000000
000000000000000001000010000111000000000010000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000100100000000
000000001010000000000000000000001100000000000000000000
010000000000001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000000000000000011100000010110100100000000
100000000000000000000000000000000000010110100001000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000001000000000000000110000001100000000000001000000000
000010100000000000000010110000000000000000000000001000
000000000000000101000110000111100000000000001000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000011101001001010000000000000
000000000000000000000000000111001100000110000000000000
000000000000000000000000000011100000111111110000000000
000000000000000000000000001011000000000000000000000000
000000000000000000000010100001111000001100110000000000
000000000000000000000000000000100000110011000000000000
000000000000000101100000000000000000001111000000000000
000000000000000101000000000000001001001111000000000000
000000000000000101100010000111101101000010000000000000
000000000000000000000000001001011100010110100000000000
000000000000001001100000000111000000001100110000000000
000000000000000001000000001001101101110011000000000000

.logic_tile 2 15
000000000000000000000010101011111010111101010010000000
000000000000010000000110111011000000010110100000000000
000000000000000000000000010101111110000111100000000000
000000000000001101000010100101101111101101000000000000
000000000101010000000111010001011100111101010000000000
000000000000000101000110101001100000010100000000000000
000000000000000000000110101101100000111001110000000000
000000000000001101000000000011101010010000100000000000
000010000000000000000000000101001011111100100010000000
000000000010000000000000000000011000111100100010000000
000000000000001001100000011011101010010110100000000000
000000001110000101000010000111010000010101010000000000
000010000001000000000110011101001111000110100000000000
000000000000100000000010000001011001000000010000000000
000000000000001101000000000001001111010111100000000000
000000000000001011100000001001111010010010100010000000

.logic_tile 3 15
000010000000000000000000000101100000000000001000000000
000010000000010000000011110000000000000000000000001000
001000000000001000000000000101100000000000001000000000
100000000000000111000000000000000000000000000000000000
010010000000000111100000010101001000001100110100000000
010000000000000000000010000000100000110011000010000000
000000000000001001100000000101101010010111000000000000
000000000000000001000000000000001011010111000000000000
000000000101000000000000000000011010000011110100000001
000000000000100000000000000000000000000011110010000000
000000000000000000000000001000011010001100110110000001
000000000000000000000000000101000000110011000000000001
000001000001000000000110100101000000101001010000000000
000000000000100000000000001111100000000000000010000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 4 15
100000000000000000000000010000000000010000100000000001
000010000000000000000010101111001001100000010000000000
001000000000001000000111100011101100000000000000000001
100000000000000101000100000111100000000010100011000001
110000000000000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000
000000000000000101100000000101111000101000000000000000
000000000000000000000000000000000000101000000000000000
000010100100001000000000000000001111100000000001000011
000001000000001111000000000011001101010000000000000010
000000000000000000000000011000000000000000000100000000
000000000000000000000011101001000000000010000010000000
000000000000001000000110000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000011011100000001010000000011
000000000000000000000000000111010000000000000011100000

.logic_tile 5 15
100000000000100000000110010000000000000000000000000000
000000000001000000000010010000000000000000000000000000
001000000000000000000000000001000000000000000100000001
100000000000000000000000000000100000000001000000000100
010011000000000001000000010101100000000000000100000000
100011100000000000000011010000100000000001000000000000
000000000000000101100000011000000000000000000100000000
000000000000000001000010010101000000000010000000000000
000001000000000000000010000000000000000000100100000000
000000100001010000000000000000001010000000000000000000
000000000000000101000000000000000000000000000100000000
000000000000000000100000001011000000000010000000000000
000000001011010000000000000000001010000100000100000000
000000000000100000000000000000010000000000000000000000
000000000000000000000000000101100001010110100000000000
000000000100100000000000001001001100001111000000000000

.logic_tile 6 15
000000000110000000000110101111100001001111000100100001
000010100000000000000000001001101011110000110000000000
001000000000000111000111111101111000000011110000000000
100000000000000000000110101111110000101001010000000000
110000000000000001100000010000011001010011010000000000
000000000000000101000010000111011110100011100000000000
000000100000001101100110100101111100000110000000100001
000000000100000101100000000011001011001011100000000001
000000000110001011100000010101011100111100000100000000
000000000000000101100011100011000000010110100010000000
000000000000001011100000001101000001001111000100000000
000000000000000101100000000111001010110000110000100100
000000000000000111100000000001011000100101100100000000
000000000000000000100000000000101101100101100010000010
000000000000001111100000011011000000110000110110000000
000000000110001001100010010011001010001111000000000000

.logic_tile 7 15
100100000000000000000110111000000000000000000100000001
000000001110000111000011111101000000000010000000000000
001000000000000000000110110000001100000100000100100001
100000000000000000000010000000010000000000000000000000
110000100000001011100011100111111010001000000000000000
110000101100001111000000001001111010001101000000000000
000000000000000000000010111001001010000000010000000000
000001000000000001000111100111101010000010110000000000
000000100010010000000000010101111101010000110000000000
000000000001110000000010010000011001010000110000000000
000010100001010000000011110001000000000000000100000000
000000000000000000000111100000000000000001000000000000
000000000000000000000011111111011000000110000000000000
000000000000000000000110001011111011000010000000000000
000000000010001000000000010000000000000000000100000001
000000000000000011000011001001000000000010000000000000

.ramb_tile 8 15
000010000000000000000000000000000000000000
000001001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001100001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010101010000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 15
100000000000000000000010110101100000000000000110000000
000000001100000101000111100000100000000001000000000010
001000000000000101000010100111000000000000000100000000
100000000000000101000000000000000000000001000001000000
010000000001000101000111101101111000100000000010000000
010001000110101101000110101101011000000000000000000000
000000000000000011100010110111111001000110100000000000
000000000000001101000111010101101100001111110000000000
000000000000000000000010000000000000000000000000000000
000000100000000000000100000000000000000000000000000000
000000000100000111100000001101011010000110100000000000
000000000000000000100000000001001001001111110000000000
000000101010100001000111010101001101010111100000000000
000001000010010000000011011101011000000111010000000000
000000000000000111100011100111101110000111110000000000
000000000000000000100100001111011011011111110010000000

.logic_tile 10 15
100010000001000000000110111011101010011110100000000000
000001100000101101000011110101001011011111110000000000
001000000000000101100010111101101011010111100000000000
100000000110000000000110000101111111000111010000000000
011000000000000001100010100000000000000000100100000000
010010101000001111000010100000001110000000000001000010
000001000000100101000010111111101100010111100000000000
000000100001001101000010101001011111001011100000000000
000000000000000000000110001001001100100000000000000001
000001000000100000000010101011111010000000000000000000
000000100000000111100000001001011001100000000010000000
000000000000000000100010000001011011000000000000000000
000000100000000101000010111001101011000110100000000000
000000000000000000000010011111111011001111110000000000
000000000000000001100010100000001110000100000100000000
000000000000000000100010100000010000000000000010000000

.logic_tile 11 15
100000000000001001100011101101101001000100000000000001
000000000000000101000010110011011011000000000000000000
001000000000000000000000001001011001010000000000000000
100000000000000101000010110011111011101001000000000000
110000000000000000000010110000000000000000000100100000
110000000000000000000110011101000000000010000000000000
000100000001011011100010110101111000000000000001000000
000001000000001001100011101101001110000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010101100000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000110000000010000000000000000000000000000000
000000000000010101000100000000000000000000000000000000
000000000000000111100000000001011110111100000000000000
000000000000000000100000000001001001110100000000000000

.logic_tile 12 15
100001000000010001100110000111111101001100000000000000
000010000000100000100100000101111011110000000000000000
001000000000000011100000011011101010000010000000000000
100000000000000000100011110001011010000000000000000000
110000000000011011100010110000000000000000100100100000
110000000000000001100111110000001110000000000000000000
000000100000000000000010001101000000110000110000000000
000000000110000000000000001111001000001111000000000000
000000000000001101000010100000001100000100000100000010
000000000000000111000110010000010000000000000000000001
000010000000001000000110100111100001010110100000000000
000000000000000101000011111111101110011001100000000000
000000000001001101000111100011001011000001010000000000
000000000000100101100110100011011101000000100000000000
000010100000001000000010100001101100000000100000000000
000000000000001101000010010111111001010100100000000000

.logic_tile 13 15
000010100000101000000111101001001010000011110000000000
000000001000011001000110111011110000111100000000000000
000000000000000111100000000000001101000011000000000000
000000000000000111000010110000001110000011000000000000
000000000000001000000010011111111100000110100000000000
000001000000001001000010001101011100000011010000000000
000000000000100101000111100001111100100010000000000000
000000000001000001100100001101011001101110110000000000
000000000100001000000000000000000001001001000000000000
000000000000100101000000000001001010000110000000000000
000000000000000000000010001001011000000001000000000000
000000000000001111000010010001111010000010100000000010
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011101011010000000000000001
000000000000000101000010000101011111000000000000100000

.logic_tile 14 15
000000000000011000000010110000001101110000000000000000
000000000000001001000111110000011110110000000000000000
001000000000000000000000001011011000010110100000000000
100000000000000000000010111111110000111100000000000000
010000100001000000000110000000011100001011010000000000
010000001000001101000000000001011011000111100000000000
000000001000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000000
000000100000000000000010100011101010000001010000000000
000001000000000000000010101101101000000011000000000000
000000000000000000000110101001101100000011110000000000
000010100001010000000000001111110000111100000000000100
000000000000000001100000000011100000001111000000000000
000000001000000000000000000001101011110000110000100000
000100000000000011100000000111011110000011110000000000
000000000000000000000010001011000000111100000000100000

.logic_tile 15 15
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001110000000000000001000
000000000001010000000000000011101110001100111000000000
000000000000100000000000000000100000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000100000000000000000000001111110011000000000000
000000001100000000000000000000001000001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000101000011100111001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000001010000000000000000111101000001100111000000000
000000000000000000000010100000000000110011000000000000
000000000001010101100010100111101000001100111000000000
000000000000000000000010100000000000110011000000000000
000000000001000101000000000000001000001100111000000000
000000000000100101000000000000001101110011000000000000

.logic_tile 16 15
000000000000000101100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000000001100000000101100000010110100000000000
100000000000000101000000000000100000010110100000000000
110000000000000101000110110001011111101001010000000000
010000000000000000000010101111011011110000000000000000
000000000000010101000010100000011000000100000100000000
000000000000100000000100000000000000000000000000000000
000000000000000000000110000000000001000000100100000000
000000000000000000000111100000001010000000000000000000
000001000000001000000000000000001010110000000000000000
000000100000000001000000000000011101110000000000000000
000010000000000000000110000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000000001111010000000000010011101001000110000000000000
000000000000100000000010001101011000000011000000000000

.logic_tile 17 15
000010100000000000000000000000011000000011110010000000
000000000000000000000000000000000000000011110001100010
001000000100001111000000000001100001100000010100100101
100000000000001011100000000000001000100000010000000110
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000001000000001000000000
000000000000000000000010110000001110000000000000001000
001000000000000101000000000111100001000000001000000000
100000000000000000000000000000101000000000000000000000
010000000000000000000000000000001000111100001000000000
010000000000000000000000000000000000111100000000000000
000000000000000000000000000011100000000000000000000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100111000000010110100000000000
000000000000000101000000000000100000010110100000000000
000000000000000000000110100011100000000000000100000010
000000000000000000000000000000100000000001000010000010
000000000000000001100111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
001000000000000101100000010111100000000000001000000000
100000000001010000000010010000000000000000000000000000
110000000000000000000110000000001001101010000000000000
010000000000000000000110111101001101010110000000000000
000000000000000001000010101000000000000000000100000000
000000000000000000000110110001000000000010000000000101
000000000000000000000000000011100000000000000100000100
000001000110000000000010100000000000000001000000000000
000000000000000001100000010111111000000011100000000000
000000000000000000100010000000111011000011100000000000
000001000001010000000000011000011011010000100000000000
000000000000000000000011000111011011010100000000000000
010000000000000111000110100000000000010110100000000000
110000000000000000000000001111000000101001010001000000

.logic_tile 3 16
000001000000000000000111100101100000000000001000000000
000000000100000000000100000000000000000000000000001000
001000000000001000000000000111011000001100111100000000
100000000000000001000000000000001001110011000000000000
000000000001010000000110000111001001001100111100000000
000000000000100000000000000000101011110011000000000000
000000000000001000000111100101001000001100110100000000
000000000000000001000100000000101001110011001000000000
000000000001000000000000001000000000010110100100000000
000000000000100000000000000001000000101001010000000000
000000000000000000000000001101001110000010000010000001
000000000000000000000010110101101111000000000000000000
000000000100000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
110000000000000000000010100111111100101000000001000000
100000000000000000000100000000110000101000000010000111

.logic_tile 4 16
100000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
100000000001000000000000000000000000000000000000000000
110001000000000000000000000000000001001111000000000000
100000100000000000000000000000001010001111000000000000
000000000000000001100000010000000001000000100100000000
000000000000000000100011000000001011000000000000000000
000000000000000000000110000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000101100000101001010010000000
000000000000000000000000001011000000000000000000000000
000000000100000111100000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000100000000000000000000111000000010110100000000101
000001000000000000000000000000000000010110100010000000

.logic_tile 5 16
100000000000000101000010100101000000010110100000000000
000001000000000000100000000000100000010110100000000000
001000000000000101100000001000011110111000010000000000
100000000000100101000010100001001000110100100000000000
010000001100000101000110000000000000000000100100000000
100000000000000000000110100000001011000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001001000000101001010000000000
000001000000000000000000000000000000001111000000000000
000000100000000000000000000000001010001111000000000000
000000000000000000000000000000011111100101100001000101
000000000010000000000000000001001000011010010000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001000001111000000000000
000000000000000001100000000000011000000011110000000000
000000000000000000100000000000010000000011110000000000

.logic_tile 6 16
100000101110000011100010100101000000000000000100000010
000000000000000000000000000000000000000001000000000001
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000101000111100000001000000100000100000010
110000000000000111000100000000010000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000001010000000000010011100000000000000100000100
000000100000100000000010010000100000000001000000000000
000000000000000001000110100000001011100001110000000000
000010100000000000000000000001001110010010110000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000001011000000000010000000000000
000010001000001000000000000000000001000000100100000100
000000000000001001000000000000001100000000000000000010

.logic_tile 7 16
100000000110000000000111110000000000000000000000000000
000000100000000000000110000000000000000000000000000000
001000000000000101000110010000000001000000100110000000
100000000000000000100010000000001001000000000000000001
110010000000000111000000000011111000010100000000000000
110001000000001111100000000101001101100000010000000000
000000000000001101100000000000011011111000010000000000
000000000000000111000000001001001010110100100000000000
000011100000000001000110000011000000000000000110000000
000011001011010000000111100000100000000001000000000000
000000000001000001000111100000000000000000000000000000
000000000000101111000110010000000000000000000000000000
000010000000000000000111000101000001010000100000000000
000000000000000000000000001001001101000000000000000000
000000000000000000000000000001111101011100100000000000
000000000100000000000000000011101101001100000000100100

.ramt_tile 8 16
000000000110000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 9 16
100010000000001000000000011101101011000010000000000100
000001000000001111000011101011111010000000000000000010
001000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
110000100000000111100110000000000000000000000000000000
110000000000000000100010000000000000000000000000000000
000000000000000001000000001011111010000100000000100000
000000000000000000000010001101101011000000000000000000
000000000000000111000000000111101111010111100000000000
000000000000000000000000000001001000001011100000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000001000000111000000000000000000100100000001
000000000000000001000000000000001001000000000000000010
000000000000001000000000000101001011000110100000000000
000000000000000101000000000011101101001111110000000000

.logic_tile 10 16
100000000000001000000110101011011010010111100000000000
000000000000100011000011110101001000001011100000000000
001000000000001111000000000011111001011111110000000000
100000000000001011000011110011101101001111010000000000
110000000001000111000011101111101110010000000000000001
110000000010001111000011100011001100010010100000000000
000000000000001111100000000001001010000110100000000000
000000001000000001000011111101011001001111110001000000
000000000000000001000110101101011000000000000000000000
000001000000000101000000001001001001001000000000100000
000000000000000000000010000111000000000000000100000000
000000000000000101000010000000000000000001000000000000
000000000000010101100011100011000000000000000100000010
000000000000100001000100000000100000000001000000000000
000000001001011000000000000101001001000000000000000000
000000000000000111000000000101011011000001000000100000

.logic_tile 11 16
000010000000001101100011101001011101110000110000000000
000001000000000001000100000001001100110000100000000000
001000000000000000000110001001001100101001010000000000
100000000000001111000110111001001001001001010001000000
110011001010001000000010100111100001110000110100000000
000011000000001011000100001101101110101001010000000000
000000000000001000000010110000011010110100000010000001
000000000000000001000010100101011111111000000000000000
000010100000000000000000011101100000110000110110000000
000001100000000001000010111001101110001111000000000000
000000000000001001100010001111101101000001010000000000
000000000000000111000000000101111101000001100000000000
000000000000000101000000011000011010110100100100000000
000010100000000000100010101001011110111000010000000000
000000000000000101100110000101011111100101100100000000
000000000000000000000010100000101111100101100000000000

.logic_tile 12 16
100000000000000001100010101011011110000000010000000000
000000000000000000000000001111011100000001110000000000
001000000001001000000011101111111100000001000010100001
100000000000101111000000001011011110000000000000000000
010010000000000101100110000111101001010010100000000000
100000000000000000000100001101111111000010000000000000
000000001100000000000000000000000000010000100000000000
000000000000000000000000001111001000100000010000000000
000000000000000101100000001011101111000110100000000000
000100000110000101000000000001011111000000010000000000
000000000000000101100011100000000001000000100100000010
000000000000000000000111110000001001000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000111000010100000001010000000000000000000
000000000000000111000010000000000000000000000000000000
000010000000000000100010000000000000000000000000000000

.logic_tile 13 16
000000000000001000000010101000000000100000010000000000
000001000010000111000111111001001110010000100000000000
000000000000000111100010110101001001011010010000000000
000000000000000000000111010000111100011010010000000000
000000000000000101100110001111001010100101100000000000
000000000000000001000000000011001111110011000000000000
000000000000000000000111000111011100000110100000000000
000000000000000000000110110111101010000111000000000000
000000000000000001000000001101101100000000100000000000
000000000000000000000000001011101000010010100000000000
000000000000001111000000000101001001100010000000000000
000000000000000001000010011001111100011101110000000000
000000100000001111000011100001111001001000010000000000
000000000000000001000000000101011011010010000000000000
000000000000000000000000001101100001001111000000000000
000000000000000000000000001001101000110000110000000000

.logic_tile 14 16
000000100001011000000110000101100000000110000000000000
000000000000000111000010100000001100000110000000000000
001001000000100000000110010101011001111100110000000001
100010000000010101000010000011101001000011000000000100
000000001111100000000011100101100000001111000000000000
000000000000101101000000001001001100110000110000100000
000000000000000011100000000001000000000000000100000000
000000000001011101000000000000000000000001000000000000
000000000000001101100000001111001011000000110000000000
000000000000010101000000001001101010000001010000000000
000001001010000000000000000000000000000000100100000001
000010000000000000000000000000001001000000000000000100
000000000000000000000000010001101101000110100000000000
000000000000100000000010101101101000000011010000000000
010000000100000000000000000011000001100000010000000000
000000000000000000000000000000001010100000010000000000

.logic_tile 15 16
000000000000000101000111110000001000001100111000000000
000000000110001101100011110000001000110011000000010000
000000000000000000000000000101001000001100111000000000
000000000000001101000010110000100000110011000000000000
000000000001010000000010100101001000001100111000000000
000000000000000000000110110000100000110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001001001100111010000000
000000001100000000000010000000001001110011000000000001
000000000000000000000000000000001000001100111000000000
000001000000000000000000000000001000110011000000000001
000000000001110000000000000001001000011010010010000000
000000001010000000000000000000101101011010010000000000
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000010000000011110000100000

.logic_tile 16 16
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
001001000000000000000000000000001100000011110000000000
100010100000000000000000000000010000000011110000000000
010000100000000000000111000000000000010110100000000000
110001000000000000000000000011000000101001010000000000
000000000000000000000000001000000000010110100000000000
000000000000000000000011101111000000101001010000000000
000000000000000101000000000011100000010110100000000000
000000000000000101000010100000100000010110100000000000
000000000000000000000010100000000000010110100000000000
000000000000000000000000000011000000101001010000000000
000000000000001000000000000000001110000011110000000000
000000000100000001000000000000000000000011110000000000
000000000000000101000000000000011110000100000100000000
000100000000000000100010100000000000000000000000000000

.logic_tile 17 16
000000000000000000000110001011001011010111100000000000
000000000110001101000000000011011001001011100000000000
001000000000101000000000001000000000000000000100000000
100000000111010001000010111101000000000010000000000000
110000000000001000000000000000000000000000000000000000
110000000000000101000010110000000000000000000000000000
000000000000000000000110110101101101010111100000000000
000000000000000000000011100101111100001011100000000000
000000000000001101100000010111101011101000010000000000
000000000000000001000010100001111100111100110000000000
000000000000101101100110000111100000000000000100000000
000000000001010101000000000000000000000001000000000000
000010000000000101100010011011101000001001010000000000
000000000000000000000010100001111100000110000000000000
000000000000000001000000010111011000111001010000000000
000000000000000000100010100101011111110100010000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010100000000000000000000000001110000100000100000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000001000000100100000000
110000000000000000000000000000001101000000000000000000
000001000000000000000000000000000000000000000000000000
000010101000000000000000000000000000000000000000000000
000000000001101000000000000000000000000000100100000000
000000000000110101000000000000001100000000000000000000
000000001100000000000000010000011110000100000100000000
000000000000000000000010100000000000000000000000000000
000000000000000101100010010000001110000100000100000000
000000000000000000000010100000010000000000000000000000
000001000000100101100000000000000000000000000000000000
000010100001000000000000000000000000000000000000000000

.logic_tile 19 16
000000000000000000000110000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
001000000000001000000000000011000000000000000100000000
100000000000001011000000000000000000000001000000000000
000000000000000000000000010001000000000000000100000000
000000000000000000000010000000100000000001000000000000
000000000000000111100000000001100000000000000100000000
000000000000000000100000000000000000000001000001000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000010011100000000000000100000000
000000000000000000000010000000100000000001000000000000
000000000000000001100000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 16
000000000000000000
000000000000000000
000001011000000000
000000000000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000000111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001100110001000011010101010100000000000
100000000000001101100000000111000000010101010000000000
010000100000000000000010001111011001000000100000000000
110001000000000000000000000101001100000110010000000000
000000000000000001100000001000000001010000100000000000
000000000000000000000000000011001110100000010000000000
000000000000000000000000000000000001000000100100000000
000000000000001001000000000000001110000000001000000000
000000000000001001100000000111000000000000000100000000
000000000000000001000000000000100000000001000000000000
000000000000000000000110000001111000011100000000000000
000000000000000111000000000000011111011100000001000000
010000000000001101100000001011011010010001010000000000
010000000000000001000000000111001110100011110000000000

.logic_tile 2 17
000000000000000101000000010000000001000000001000000000
000000000000000000100010100000001001000000000000001000
001000000000001101100000010000000001000000001000000000
100000000000000101000010000000001101000000000000000000
110010100000000000000010110101001000001100110100100101
110001000000000000000010000000100000110011000010000011
000000000000000101000000001101001000000011110000000000
000000000000000101100000000101111000000011010000000000
000001000000001000000110001001101100010110100000000000
000010100000001011000000000001011100101100000000000000
000000000001010000000110000000001011101001000000000000
000000000000000000000000000001011010010110000000000000
000000000000000000000110000000000001001111000111000000
000000000000000000000100000000001001001111000011100110
010000000000000000000000000000011001001100110101000001
110000000000000000000000000000011101110011000010000001

.logic_tile 3 17
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000100000000000
010000000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000101000000000000000000000000000000000000
000000100000000000100000000000000000000000000000000000
000000000000000000000000000111000000000000000100000001
000000000000000000000000000000000000000001000010100001

.logic_tile 4 17
100000000000000000000000000111111010101000000000000000
000010100000000000000000000000010000101000000000000000
001000000000000000000000000000000000001111000000000000
100000000000000000000000000000001100001111000000000000
110000000000001000000111100000001010000011110000000000
110000000000000001000100000000000000000011110000000000
000000000000001000000000000000000001001111000000000000
000000000000000001000010000000001010001111000000000000
000000000000000001000000000101111110101000000000000000
000000000000000000000000000000110000101000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000100100000011
000000000000000000000000000000001011000000000000100000
000000000000001000000000010000000000000000000000000000
000000000000000011000011000000000000000000000000000000

.logic_tile 5 17
000000001110000000000010100000000000000000001000000000
000000000000000000000000000000001101000000000000001000
000000000000000000000000000000001100001100111000000000
000000000000000101000010100000011001110011000000000000
000010000110000000000000000000001001001100111000000000
000001100000000101000000000000001011110011000000000000
000000000000000000000010100001101000001100111000000000
000000000000000000000000000000100000110011000000000000
000010101100000000000000010000001001001100111000000000
000000000000000111000010010000001000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001010110011000000000001
000010101100100000000000000000001001001100111000000000
000000000001000000000000000000001111110011000000000001
000000000000000000000110100011001000101010100000000000
000000000000000000000000000000000000101010100000000010

.logic_tile 6 17
100000000000000000000000010001100000000000000100000000
000000000000000000000011110000000000000001000000000110
001000000000000011100000000000000000000000100000000000
100000000000000000000000000000001111000000000000000000
010000001000001011100000010000000000000000000000000000
010000000000001011000010100000000000000000000000000000
000000000000000000000110000101000000000000000100000000
000000000000000000000100000000000000000001000000100001
000000000000000000000000000101001010111000010000000000
000000000000000000000000000000011110111000010000000000
000000000000000000000000000111000000110000110000000000
000001000000000000000000000101001011001111000000000111
000010100000000001100000011000000000000000000100000001
000001001110000000100010011101000000000010000000100000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001111001111000000000000

.logic_tile 7 17
000000000000001101100110101001000001101001010000000000
000000000000000001000000001001001000110000110000000000
001000000000010011100000010011101010100101100100000000
100000000100001101100010000000111010100101100000000010
110000000000000111000010101001000001110000110100100000
000000000001011101000000000001001001001111000000000001
000000000000000000000000001001000000110000110110100000
000000000000000000000000000001001111001111000000000000
000000000000000000000000011011100000110000110110000000
000000000000000000000011100111001101001111000000100000
000000100000000001100000011001000000110000110100000000
000001000110000000100010010001001111010110100000000100
000000000000000000000000000101000001101001010000000000
000000000000000000000010001101001101110000110000000000
000000000000000001000110000111101010111100000100000000
000000000000000000000100001001100000000011110000000011

.ramb_tile 8 17
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
001000000000000000000000000000000000000000
000000000001010000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000011000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 17
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010001000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010101010000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000001111010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 17
100000000000000001100000010000000000000000000000000000
000000000000000000100011110000000000000000000000000000
001010100000000000000000000000001010000100000100000000
100001000000000000000000000000010000000000000001000000
010000000000000000000110000001000000000000000100000000
010000000010000000000100000000000000000001000000000100
000000000000000101000000000000011010000011110000000000
000000000000000000000000000000000000000011110000100000
000000100000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000000000000001000000000000000001000000100100000100
000000000000000000000000000000001100000000000000000000
000010100000010000000000000000000000000000000000000000
000000001110100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000

.logic_tile 11 17
000000000001010000010000010000001101100101100100000000
000000000000100000000010101001001110011010010001000000
001000000000000101100000000111001111111000010000000000
100000000000000000000000000000011000111000010000000000
110010100000010000000000000001100000110000110100000000
000001000000100000000000000111001111001111000000100010
000000000000000000000000011011000001101001010000000000
000000000000000000000010011101101101110000110000000000
000000000000000001100000010101111100111100000100000000
000100000110000000000011011011110000000011110000000001
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000011100011100011000001101001010000000000
000000000000000000100000001001001110110000110000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 12 17
100000000001010000000000000000000000000000000000000000
000100000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
110010100000000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000010000000011110000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100110000000000000000000000110000000
000000000000000000100100001111000000000010000000000000
000000000000000000000000000000001110000100000110000000
000000000000000000000000000000000000000000000000100000

.logic_tile 13 17
000000000001000000000000001101101110000011110000100000
000000000000100000000000000111000000111100000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000111110000000000000000000000000000
000000000000000000000011101101101111110011000000000000
000001001010001101000100000111001010011001100000000000
000000000000001001100000000000000000011001100000000000
000000000000000001000000001111001101100110010000000000
000000000001000000000010001001101010000110100000000000
000010100000000000000111101001101111001011000000000000
000000000000001000000000001011000000000000000000000000
000000000000000011000000001111100000111111110000000000
000000000000010000000011101000000000000110000000000000
000000001110100111000010010011001011001001000000000000
000000000000000111000000001000000000000110000000000000
000000000000000000000010011001001010001001000000000000

.logic_tile 14 17
000000000000000000000110000000001000000010100000000000
000000000000000000000100000101010000000001010000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000001010111100111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000111100000000000000100000000
000011000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
000000000000010000000011010000000000000000000000000000

.logic_tile 15 17
000000000100000000000111100000011010000011110000000000
000000000000001101000000000000000000000011110000000000
001000000000000000000011100000011110000011110000000000
100000000000000000000100000000000000000011110000000000
000000000000000000000000000011100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000001000000010110100000000000
000000000000001101000000000000000000010110100000000000
000000000010000000000000000000000000010110100000000000
000010100000000000000000000111000000101001010000000000
000000000000000000000010000000000000000000000100000000
000000000000001001000100001001000000000010000000000000
000000000000000001000010000000000000010110100000000000
000000000000000000100100001111000000101001010000000000
110000000000000001000000001000000000000000000100000000
010000000000000000100000001001000000000010000010000000

.logic_tile 16 17
000000000000000000000010101111111100000110000000000000
000000000000000000000100001001001111001110000000000000
001000000000000000000000011000001101110001010100100000
100000000000001001000010011111001011110010100000000000
000000000000000000000000000011001000111001000100100000
000000000000000000000000000000111100111001000000000000
000000000000000101000010100011011011111000100100000000
000000000000001101100110110000011101111000100000000000
000000000000000101000010101111000001100000010100000000
000000000000000111100000001111001010110110110000100000
000000000000000101100010110001111100010000010100000000
000000000000000101000010000011011110011111010000100010
000000000001000000000110100000001100000011110000000000
000000000000000111000000000000000000000011110000000000
110000000000101011100010001000011100101100010100000000
110000000001000101000010100101001110011100100000100000

.logic_tile 17 17
000000000000000101000000000000001100000100000100000000
000000000000000000000000000000010000000000000000000000
001000000000000101000000010000001110000100000100000000
100000000000000000000010010000000000000000000000000000
110000000001000101000000000000001110000100000100000000
010000000000100000000000000000000000000000000000000000
000001000000000000000110000000011011110000000000000000
000010100000000000000000000000011000110000000000000000
000000000000001001100110100011011001101000010000000000
000000000000000001000011100101001011111100110000000000
000000000000000000000000000001101100010111100000000000
000000000000000000000000000011101000000111010000000000
000000000010001101100000010111000000000000000100000000
000000000000000101000010100000100000000001000000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000011100000001111000000000000000000

.logic_tile 18 17
000000000000000001100110000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
001000000000000000000000000000001010000100000100000000
100000000000000000000000000000010000000000000000000000
000010000000000000000111100000000000000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000010000000001000000000010000000000000000000000000000
000001000000000001000010000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
110000000000000111000000000011000000000000000110000000
110000000000000000000000000000100000000001000001000000

.logic_tile 19 17
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 17
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 17
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 17
000000000000000010
000000000000000000
000010000000000000
000000110000000001
000001111000000110
000000000000110100
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000010000001
100000000000000000000000000000000000000000000001000011
110000000000000101000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000000000000100000000
000000000000000000000000000000000000000001000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000000000000000010111011001010101001010000000000
000000000000000000000010001001101010001001010000000000
001000000000000101000000010011111110010100000000100000
100000000000000000000011010000000000010100000010000000
010000000000000001100000001001011011001001000000000000
010000000000000111000000000111111100101000010000000000
000000000000000001100000001011101101010110000000000000
000000000000000000000011101101001100010000000000000000
000000000000000000000110000000000001000000100100000000
000000000000001001000000000000001010000000000000000000
000000000000001001100000000000011100000011110000000000
000000000000001001100000000000000000000011110000000000
000000000000000000000000000011011000000001010001000000
000000000000000000000000000000100000000001010000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 3 18
000000000000000000000110000101100000101001010101000000
000000000000001111000010111111101011011001100000000000
001000000000000000000000000001001011110001010100000000
100000000000000000000000000000011110110001010010000000
000000000000000000000010010000000000001111000000100010
000000000000000000000011100000001001001111000000000000
000000100000000000000000010101000000111001110100000000
000000000000001111000011100011101011010000100010000010
000000000000000101100000000011101001000101110101000000
000000000000000000000000001101011100011100010000000000
000000000000000001100000010011100000010110100000000000
000000000000000101000010100000000000010110100000000000
000010100000000000000110100000000000000000000000000000
000000000100000000000000000000000000000000000000000000
110000000000001000000000000101011101111000100101000000
100000000000000101000000000000111010111000100000000000

.logic_tile 4 18
000000000000100101100110100001000001000000001000000000
000000000001000000000000000000101010000000000000000000
000000000000000101000010100011101001001100111000000000
000000000000000000100100000000101100110011000000000000
000000000000001101000010100101001000001100111000000000
000000000000000101000010100000001010110011000000000000
000000000000000101100110100101001000001100111000000000
000000000000000000000000000000101000110011000000000000
000000001000000000000000000101001000001100111000000000
000000000000000000000010100000101111110011000000000000
000000000000000101000000000101101001001100111000000000
000000001000000000000010100000101000110011000000000000
000000000000001000000010100001101000001100111000000000
000000000000001011000000000000101101110011000000000000
000000000000000000000010100111101000001100111000000000
000000000000000000000000000000101110110011000000000000

.logic_tile 5 18
000000001110000000000010100111100001000000001000000000
000000000000000000000110110000001101000000000000000000
000000000000000000000010100101101001001100111000000000
000000000000000011000100000000001011110011000001000000
000000000000000000000010000011101001001100111000000000
000000000000000000000111000000001000110011000000000000
000000000000000001000000000011101000001100111000000000
000000000000000000100010110000001111110011000001000000
000000000000001000000000010001001000001100111010000000
000000000000001001000011010000101100110011000000000000
000000000000001001000000000101001000001100111000000000
000000000000001001100011110000101011110011000000000000
000000000010001000000000000111001000001100111010000000
000000000000000011000011110000001001110011000000000000
000000000000000000000000000011001001001100111000000000
000000000000001101000000000000101001110011000000000000

.logic_tile 6 18
100000000000000000000000000000011010000100000100100000
000000000000000000000000000000010000000000000000000010
001000000000000011100011100001101111111000010000000000
100000000000000101000000000000011000111000010000000000
110000000000100000000000001001100000110000110000000000
010000000000010000000000000001001111001111000000000001
000000000001000000000000000000000000000000000000000000
000000001010100000000010000000000000000000000000000000
000000000000000000000000000001100001101001010000000000
000000000000000000000011110111101100110000110000000000
000000000000001000000000000000000000000000000000000000
000000000110001001000000000000000000000000000000000000
000000000000000001100110000001100001110000110000000100
000000000000000000000100000111101100001111000000000010
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 18
100010000000000000000000001000000000000000000100000000
000000000001000000000000000101000000000010000000000000
001000000000000000000000010000000000000000000000000000
100000000000000000000011000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
100000001010000000000011000000000000000000000000000000
000000000001010111000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000110
000000000000000000000000000101000000000000000100000100
000000000000000000000000000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 18
000010101000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000001000000000011000000000000000000000000000000
110000000000100000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000101000000
000000001100000000000000000011000000000010000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 18
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000011100000001100000100000100000000
110000000000000000000000000000010000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000100000000000000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000001
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 18
100001000000000000000000000111000000000000000100000000
000010000001000000000000000000000000000001000000000100
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000111000000000000000000000000000000
100100000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000100000100
000000000000001101000000001101000000000010000000000100
000000000000000000000000000000000001000000100100000001
000000000000000000000000000000001010000000000000000000

.logic_tile 12 18
000000000000000101100000000001100000000000001000000000
000000000000000000100000000000000000000000000000001000
001000000001000111100011100000011011001100111100000000
100000000000100000000000000000001001110011000000000010
110000000000000000000110100000001000001100111100000000
110000000000000000000100000000001011110011000000000010
000000000000000111100111100101101000001100111100000000
000000000000000000000000000000100000110011000000000010
000000000000000000000000000011101000001100111100000000
000000000000000000000000000000000000110011000000000010
000000000000000001000000000000001000001100110100000000
000000000000000000000000000001000000110011000000000010
000000000000000000000011100000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 18
000000000000000000000000000101001100000000100000000000
000000000000000000000000000101111101010010100000000000
001000000000000000000000000000000000001111000100000000
100000001000000000000000000000001110001111000000000000
110000000000000111100000010011011110000010100000000000
110000000000000000100010000000000000000010100000000000
000000000000000000000000001000011100011010010000100000
000000000000000000000000000111001100100101100000000000
000000000000000011100110110000001100011110000000000000
000000000000000000000011000101011101101101000000000000
000000000000001000000000000011001010011010010000000000
000000000000000001000000000000101101011010010000100000
000000000000000000000010000000000000000000000000000000
000000000000000111000100000000000000000000000000000000
000000000000001000000000001000000000100000010000000000
000000000000000011000000000111001100010000100000000000

.logic_tile 14 18
000000000000000101100000001001001111101100100000000100
000000000000000000000000001001001101100011100000000000
001000000000000000000000011000000001000110000000000000
100000000000000000000010001011001110001001000000000000
110000100000000000000000000111111101011010010000100000
110001000000000000000000000000011110011010010000000000
000000000000000111000000000001111100000110100000000000
000000000000000111000000000111111000001011000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000001000000011100111111100101000000000000000
000000000000000101000000000000010000101000000000000000
000000000000001101100000000000000001000000100100000000
000000000000000101000000000000001010000000000000000000

.logic_tile 15 18
000000000000000000000000010111000000010110100100000000
000100000000000000000010000000000000010110100000000000
001000000000001000000000000001111010101000000000000000
100000000000000101000011100000100000101000000010000000
110000000000001101100000010011100000000000000100000000
010000000000001001000010000000100000000001000000000000
000000000000000101000000000000001000000011110000100000
000000000000000000100010000000010000000011110000000000
000000000000000000000000010101100000000000000100000000
000000000000000000000011010000100000000001000000000000
000000000000000000000111000001101000000011110000000000
000000000000000000000100000101010000010110100000000000
000000000000000000000000001101001010001100000000000000
000000000000001001000000000001011010000110000000000000
000000000000000000000000000001100000110000110000000000
000000000000000000000000000101001011001111000000100000

.logic_tile 16 18
000000000000000101000010100101100000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000010100101001001001100111000000000
000000000000000000000000000000101110110011000000000000
000000000000000000000010100101001000001100111000000000
000000000000000000000110100000101011110011000000000000
000000001110000000000010100101101001001100111000000000
000000000000000101000110100000101001110011000000000000
000000100000000000000010100101101001001100111000000000
000001000100000000000010100000001011110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000101000110011000000000000
000000000000000000000000000001001001001100111000000000
000000000000000000000000000000101011110011000000000000
000000000000000000000010100111101000001100111000000000
000000000000000101000000000000101101110011000000000000

.logic_tile 17 18
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000101101000000000000000000
000000000000000000000000000011101001001100111000000000
000000000000000000000000000000101010110011000000000000
000000000001000000000000000111001001001100111000000000
000000000000100111000010110000101101110011000000000000
000000000000000000000010100111101001001100111000000000
000000000000001101000100000000001101110011000000000000
000000000000000001100110000111101001001100111000000000
000000000000000000100111110000001110110011000000000000
000000000000000000000110000011101000001100111000000000
000000000000000000000110110000101100110011000000100000
000000000000000000000000010011001001001100111000000000
000000000000000000000010010000101110110011000000000000
000000000000001101000000000101101000001100111000000000
000000000000001001100000000000101010110011000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 19 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 19
000000000000000000000110011001000000111111110000000000
000000000000000000000010000101100000010110100010000000
001000000000001000000000000011011000011101000000000001
100000000000001001000000001001101101111110100000100000
010000000000000000000010100011001001101000110000000000
010000000000000000000000001011111000000000110000000000
000000000000000001000110000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000010100011001110101000000001000000
000000000000000000000010101101110000000000000000000110
000000000000000111100000001000000000111001110000000000
000000000000000000100000000011001110110110110000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001001000000101001010000100000

.logic_tile 2 19
000000000000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
001000000000000000000000000000011110000000110000000111
100000001100000000000000000000001111000000110000000010
010000000000000000000011100001001010010101100100000010
110000000000000000000010000000111001010101100000100110
000010100000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000001000000000000010000000000000000000000000000
000000000000100000000010000000000000000000000000000000
010000000000000101000000000000011110000011110000000000
110000000000000000100000000000000000000011110000100001

.logic_tile 3 19
000000000000000000000000001000001010000010100000100000
000000000000000000000000001101010000000001010000100100
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010101000001100000010000000100
000000000000000000000010100000101011100000010010000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001011001111000000100001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000001000001010000001010000000000
000000000000000000000000001101010000000010100010100100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 19
000000000000001001000000000111101001001100111000000000
000000000000001111100011110000001110110011000000010000
001000000000000000000000010000001000111100001000000000
100000000000000000000011100000000000111100000000000000
010000000000100000000000001000000000000000000100100000
010000000001010000000000001001000000000010000000000000
000000000000000000000010000001000000000000000100100000
000000000000000000000000000000000000000001000000000000
000000000000000101000000001001000000101001010000000000
000000000000000000000000001011000000000000000000000000
000000000000000000000000010000000000010110100000000000
000000000000000000000010000011000000101001010000000000
000000000000000000000000000000000001000000100100000000
000000000000000101000000000000001011000000000000000000
000000000000001101000000000000000000001111000000000000
000000000000000101000000000000001110001111000000000000

.logic_tile 5 19
000000000010000000000000000111101001001100111000000000
000000000000000000000010110000001100110011000000010000
001000000001000000000111000000001000111100001000000000
100000000000100000000100000000000000111100000000000000
000000000000001101100000001001100001100000010100000000
000000000000000101000010101101101111110110110000000000
000000000000000101000010101000011011110100010100000000
000000000000000000000000001001001100111000100010000000
000000000000001000000000010000011000101000110100000000
000000000000000001000010010101011110010100110000000000
000000000000001001100000000001000000010110100000000000
000000000000000001100000000000100000010110100000000000
000000001100100001100000000001101010110100010100000000
000000000001010000000000000000111101110100010010000000
110000000000000000000110001000001100110100010100000000
100000000000001101000100001001001010111000100000000000

.logic_tile 6 19
100000000000101000000011100000000000000000000000000000
000000000001011001000000000000000000000000000000000000
001010100000000000000111100000000000000000000000000000
100000000000000101000100000000000000000000000000000000
010000000000101000000111000000000000000000000110000000
110000000001001001000000001111000000000010000000000100
000000000000010000000000000001100000110000110000000000
000000000110000000000000000101001001001111000001000100
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000110100000011000000100000100000000
000000000000000000000100000000010000000000000000100011
000000000000010000000000000001011000101001010000000000
000000000000000000000000001001000000111100000000000000

.logic_tile 7 19
100000000000000000000000000000011000000100000100000001
000010100000000000000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000100000000111000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000010000000000000001101000000000010000010000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010111000000000000000100000110
000000000000000000000011100000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000001010000000000000000000000000000
000000000110000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 19
000000001000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
001000000001000000000000010011011111100101100100100000
100000000000000000000010010000001111100101100000000010
110000000000000000000000010000001110100101100100100000
000000000000000000000010011001001110011010010000000010
000000000000000000000000000011100000110000110100100000
000000000000000000000000001111101011001111000000000000
000100001011011000000110101011011100000011110100000011
000100100000001111000000001001110000111100000000000000
000000000000000000000010010111101101101101000110000001
000000000000000000000010100000001111101101000000000000
000000000000001001000000010000001110111000010000000000
000000000000000111000010101001001110110100100000000000
000000000000000111000000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000

.logic_tile 10 19
100000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000011100111000010000000001
100000000000100000000010101101011111110100100000000000
010000000000000011100010000000001001110100100000000000
110000000000000000000010101011011001111000010000000000
000000000000000001000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000001000000000000000000100000000
000000000000010001000010100101000000000010000000000010
000000000000000000000000010000000000000000000000000000
000000000000100000000010000000000000000000000000000000
000000000001000000000000010000000000000000000100000000
000000000000000000000010000101000000000010000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 19
100000000000000000000000001000000000000000000100000000
000000100000000000000000000101000000000010000000000000
001000000000000000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
010000000000000000000000001000000000000000000000000000
100000000000000101000000000001000000000010000000000000
000010000000000011100000000000000001000000100100000000
000000000000000001000000000000001010000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000111000000101001010000000000
000000000000000000000000000101001110110000110000100000
000000000000001101100000000000000000000000000000000000
000000000000100001000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000

.logic_tile 12 19
000000000000001001100110101001000001110000110000000000
000000000000000101000000000111101111101001010000000000
001000000001010000000000000011101101111000010000000000
100000000000001101000000000000101010111000010000000000
110000000000000000000010000000011011100101100100000000
000000000000100000000010000011001101011010010000000010
000010000001011000000000000001101010011010010110000000
000000000000000101000000000000011011011010010000100000
000000000000101000000000000001001110111100000100000001
000000000000010001000000000001000000000011110000100000
000000000000000000000000010101011000001011010000000000
000000000000000000000010010000101011001011010000000000
000000000000001000000000000000000000000000000000000000
000000001110001001000000000000000000000000000000000000
000000000000000001100110000111111110011010010110000000
000000000000000000000100000000101001011010010000100000

.logic_tile 13 19
000010100000010000000000000011100000000000001000000000
000001000000000000000000000000000000000000000000001000
001000000000000000000000000000001110001100111100000000
100000000000000000000011100000001011110011000000000010
010000100000000000000111000000001001001100111100100000
110011100000000000000110010000001010110011000000000000
000000000000000011100011100001101000001100111100100000
000000000000000111100000000000100000110011000000000000
000000000000000000000000000101101000001100111100000000
000000001110000000000000000000000000110011000000100000
000000000000000001000000000101101000001100110100000000
000000000000000000000000000000100000110011000000000010
000000000001000001000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 19
000001000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000001010000100000100000001
000000000000000000000000000000000000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000000000101000000010000000000000000000100000000
000000000000000000100011001101000000000010000000000000
001000000000000000000010100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
010000000000100000000010100000000000000000000000000000
010000000011010000000100000000000000000000000000000000
000000000001000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000001000000110100111001001001100111000000000
000000000000000101000000000000101101110011000000010000
001000000000000001100000010000001000111100001000000000
100000000010000000000010000000000000111100000000000000
010000000000001000000111000001001010101000000000000000
110000000000001111000100000000100000101000000000000010
000000000000100000000000000000011000000011110000000000
000000000000010000000000000000010000000011110000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000010001000000101001010000000000
000000000000000000000010100101000000000000000000000000
000000100000000000000000010101011110101000000000000000
000001000000000000000010000000000000101000000000000000
000000000000001000000000010000000001001111000000000000
000000000000000001000011100000001000001111000000000000

.logic_tile 17 19
000000000000001101100000010011001001001100111000000000
000000000000000101000010100000101001110011000000010000
001000000000001011100000010000001000111100001000000000
100000000000001011100010000000000000111100000000000000
000000000000001101000000000001101100111000100100100000
000001000000000001000010100000001010111000100000100000
000000000000000000000000000000001000000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000000001100110010101011000110001010100000000
000000000100000000100010010000101101110001010000100000
000000000000000101100000000111101111100000000000000000
000000000000000000000000001111111100000000000000100110
000000000000000001100110110001011000101000110100000000
000000000000000000000010100000001110101000110000000000
010000000000000000000110101001000000111001110100000000
010000000000000000000000000001001010100000010000000000

.logic_tile 18 19
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000000000000000000000001000
001000000000000001100000000111100000000000001000000000
100000000000000000000000000000100000000000000000000000
010000000000000000000010110101001000001100111100100000
110000000000010000000110000000100000110011000000100010
000000000000001111000000000111001000001100111100100000
000000000000000001100000000000100000110011000000100000
000000000000010000000000000101101000001100110100000000
000000000000100000000000000000000000110011000000000000
000000000000000000000000001000000000010110100110100000
000000000000000000000000000001000000101001010000100100
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110001000011110001100110100000000
110000000000000000000000000001010000110011000011100000

.logic_tile 19 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 19
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 20
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000001000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000001111000000000010000010000000
000001000000000000000111100000001100000011110000000000
000010100000000000000100000000010000000011110000000000
010000000000000000000000010000000000000000000000000000
110000000000000000000010000000000000000000000000000000

.logic_tile 2 20
000000000000000000000000010000001111000000010000000000
000000000000000000000011111111011011000000100010000101
001000000000001000000000010111011010010100000000000000
100000000000001111000010101111110000000000000010000101
010000000000000000000000000000001110010101010100000000
010000000000000000000000001111010000101010100000000000
000000000000000000000111000000011000000100000100000000
000000000000000000000100000000010000000000000000000000
000000000000000000000000000000001111010000000011000001
000000000000000000000000001111011011100000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000110010000000000000000000000000000
000000000001000000000010000000000000000000000000000000
010000000000010000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 3 20
000001000000010000000000000000000000000000000000000000
000010100000100000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000010110100000000100
000000000000000000000000001011000000101001010001100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010111100000000000000110000000
000000000000000000000010010000100000000001000000100000
000000000000000000000000000000000000000000000000000000
000000000000000001000010110000000000000000000000000000
000000000000000000000000010000001110101010100000000000
000000000000000000000011101011010000010101010000100100
110000000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000

.logic_tile 4 20
100000000101000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
001000000000000000000000010000011000000100000100000000
100000000000000000000010100000010000000000000010000100
110001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000001001111000000000000
000001000000000000000011110000001110001111000000100000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000001101100000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.logic_tile 5 20
000000000000000000000000000001100001100000010000100000
000000000000000000000000000000001110100000010000000000
001000000000000101000000000000011111110000000000000000
100000000000000000100000000000011000110000000000000010
010000000001000000000011100000011000110000000000000000
110000000000000000000100000000001101110000000000000010
000010100000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000010111000000000000000100000000
000000000000000000000010100000000000000001000000000000
000000000000001000000000001000000001100000010000000000
000000000000000101000000000001001010010000100000100000
000000000000000101100000000000011000110000000000000000
000000000000000101000000000000001110110000000000100010
000000000000000101100110000000011100000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 20
000000000000001000000000000000000000001111000000000000
000000000000001001000000000000001000001111000000000100
001000000000000000000010100000000001000000100100000000
100000000000000000000100000000001100000000000000000000
010001000000001000000110100101100000000000000100000000
110010000000001011000100000000100000000001000000000000
000000000001011000000010100101100000101001010000000000
000000001010001001000010000101101110110000110000000000
000000000000000000000000000101001111100101100000000000
000000000000000000000000000000001011100101100000000100
000000000000000001000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000100000000000000000001010001111000000000100

.logic_tile 7 20
100000000000000000000011110000000000000000000000000000
000000100000000000000011000000000000000000000000000000
001000000000000101000111000000000000000000000000000000
100000000000000000100100000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000001010000000000000000000000000000000000000000000
000000000000000000000010100101100000000000000000000000
000000000000000000000110110000100000000001000000000000
000000000000000000000000000001000000000000000110000000
000000000000000000000000000000100000000001000000000100
000000000001010000000000001000001001111000010000000000
000000000000000000000000001001011011110100100010000000
000000100000000000000000000000011000000011110011000000
000000000000000000000000000000000000000011110001000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 20
000000001000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000111100000000111000001101001010000000000
000000000000000000100000000101101111110000110000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000011111000000110000110110000000
000000000000000000000011101111101010001111000000000100
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 10 20
100000000001000000000000010001100000000000000100000100
000000000000000111000010010000000000000001000000000000
001000000000000001100000000000000001001111000000000000
100000000000000000000000000000001010001111000000000100
010000000000000000000010100000000000010110100000000000
010000000000000000000000001101000000101001010000000100
000000000000000000000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000011110000011110000000000
000000000000000101000000000000000000000011110010000001
000000000000000000000000001111100000001111000000000000
000000000001010000000000000011001000110000110000000010
000010100000010111100000000000000001001111000000000001
000000001010000001000000000000001011001111000000000000

.logic_tile 11 20
000000000100000000000000001111100001010110100000000000
000000000000000000000000000011001000001111000000000000
001000000000001000000000000101111000011010010000000000
100000000000000011000010110000111101011010010000100000
110000000000001111000000001000011100011110000010000000
000000000000001011100000001111001010101101000000000000
000000000000000000010010001101011110000011110100000000
000000000000000000000000000011010000111100000000100000
000000000000000000000010101000001101101101000000000000
000000000000000000000000001101011001011110000000000000
000000000001001001000000000111100000110000110000000000
000000000000100001100000000111001010101001010000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000101000010100111100000001111000000000000
000000000000000101000100000101001110110000110000000010

.logic_tile 12 20
100000001000100000000000000111000000010110100000000000
000000000000010000000000000000000000010110100000000000
001000000000001000000000000000000000000000000000000000
100000000000000001010000000000000000000000000000000000
010000001010000000000000010000000000000000000000000000
100000000000000000000011000000000000000000000000000000
000000000000000000000000000111000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000001010000100000100000000
000010000000000000000000000000010000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001110001111000000000000
000000001010001000000110000000000001001111000000000000
000000000000001001000100000000001000001111000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000

.logic_tile 13 20
000010100000000000000111100000000000000000001000000000
000000001000000111000100000000001000000000000000001000
001000000000000111000000000000011001001100111100100000
100000000000000111000000000000001000110011000000000000
110000000000000000000000000000001000001100111100100000
110000000000100000000000000000001101110011000000000000
000000000000000000000000000000001000001100111100100000
000000000000000000000000000000001110110011000000100000
000000000000000000000000010000001001001100111100000000
000000001000000000000011010000001101110011000000100000
000000000000000000000000010000001000001100110100000000
000000000000000000000011011001000000110011000000000010
000000100001001000000010000000000000000000000000000000
000001000100101011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 20
000010100110000000000000000111100000000000001000000000
000000000000000000000010010000000000000000000000001000
001000000000000000000000000000011100001100111100100000
100000000000000000000000000000001111110011000000000010
010010000001000000000000000000001000001100111100000000
010100000100100000000000000000001110110011000000100000
000000000000000000000000000000001001001100111100100000
000000000000000000000011110000001100110011000000000000
000000000000010111000000000101101000001100111100000000
000010001000000000100000000000100000110011000000000100
000000000000000011100000000000001000001100110100000000
000000000000001111000000000011000000110011000000000010
000000000000000011000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000001000000000010110100100000000
000000000000101111000000000111000000101001010000100000

.logic_tile 15 20
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000001000000000000000000100000000
100000000000000000000000000101000000000010000000000000
010000000001000000000110100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000001000000000011000000000000000000100000000
000000000000000111000011001101000000000010000000000000
000000000010000000000000000000000000000000000000000000
000000000010000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000001100000100000100000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000010100000000000000000010101000000000000001000000000
000000001010000000000011110000000000000000000000001000
001000000000000000000000000111011010001100111100100000
100000000000000000000000000000010000110011000000000100
010000000010000000000000000101101000001100111100100000
010000000000100111000000000000000000110011000001000000
000000100000000000000011100000001000001100111100100000
000000000000001001000000000000001101110011000000100000
000000000000000000000010000000001001001100111100000000
000000000000000000000100000000001100110011000001100000
000000000000000001000000001000001000001100110100000000
000000000000000001000000000011000000110011000001100000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000100000111100000000101100000000000001000000000
000001000000000000100000000000100000000000000000001000
001000000000001000000000010000011000001100111100100100
100000000000001111000011110000001000110011000000000000
110000000001000111000000000000001000001100111100000000
010000000000000000100000000000001100110011000000100010
000000000000000000000000010000001000001100111100000000
000000000000000000000011100000001101110011000000000010
000000000000000000000011110000001000001100111110000000
000000000100000101000011000000001010110011000000100000
000000000000000000000000000001101000001100110110000000
000000000000000000000000000000100000110011000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000001111000010110000000000000000000000000000
000000000000000011000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000010110000000000000000000000000000
010000001100000101000000000001001000000111110000000000
010000000000000000100000000101011000001010100000000000
000000000000000000000000001001101010101000000000000000
000000000000000101000000001111100000000001010000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101101000111100000000000000
000000000000000000000000000111011010101100000000000000
000000000000000001100000010000001010000100000100000000
000000000000000000100010000000000000000000000000100000

.logic_tile 19 20
000000000000000111100110010001100000000000001000000000
000000000000000000100010000000000000000000000000001000
001000000000000001100000000101011010001100111100000000
100000000000000000000000000000001000110011000000000000
000000000000000001100000000001001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000001100000000000001000001100110100000000
000000000000000000000000001001001000110011001000000000
000000000000000000000000000001011000000010000010000000
000000000000000000000000000101101001000000000001000000
000000000000000000000000001000000000010110100100000000
000000000000000000000000000001000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001010000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 20
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 21
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
001000000000000001100000000001100000000000001000000000
100000000000001001000000000000000000000000000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000100
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110010111101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000001000000000010101101000001100111100000000
000000000000000001000011010000100000110011000000000000

.logic_tile 2 21
000000000000101000000110100000000000000000000000000000
000000000001011011000000000000000000000000000000000000
001000000000001101100000010000000000000000000000000000
100000000000000101000010100000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000000000000000010001000001001001000000000000
000000000110000000000010000000001011001001000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001111001000010000000000000
000000000000000000000010001001101000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001101000000001000000011
110000000000000111100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 3 21
000000000000000000000000000111101010111101010000000000
000000000000000000000010010000110000111101010000000001
001010100000001000000111100000000000000000000110000001
100010000000001111000000001111000000000010001011000000
010000000000000000000000010001100000000000000010000000
010000000000000000000010000111100000101001010001000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010010000000000000000000011000001101111001000010000000
010000000000000000000010101001011011110110000000000000

.logic_tile 4 21
100000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
001000000000000000000000000000000000000000100100000001
100000000000000000000000000000001110000000000000000000
110000000000000101100000010000000000000000000000000000
010000000000000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000001010101000000000000000
000000000000000111000000000101010000010100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 21
000000000000000101100000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110001011101110100010100000000
000000000000000000000110010000111101110100010000100000
000000001000000000000000000001000000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000011000001000101000000101000000
000000000000000000000011011111010000010100000010000000

.logic_tile 6 21
000000000000000000000010100001001010110100100000000000
000000000000000000000011100000101011110100100000000000
001000100001010000000010101101001110010110100000000000
100000001110000101000100000101010000111100000000000001
110000000000000011100010010000011110000100000100000000
010000000000000111100010000000010000000000001010100001
000000000000001000000011110000001000000011110000000000
000000000000001111000111000000010000000011110000000000
000001000000000000000000010101101010000001010000000000
000000100000000000000010100000110000000001010000000000
000000000000001000000000000000001011001100110000000001
000000000000000001000000000000001010001100110000000000
000000000000000000000110101001100001001111000000000000
000000000000000000000000001101101000101001010000000000
110000000001010000000000000000001010100101100000000000
010000000000100000000011101001011010011010010000000000

.logic_tile 7 21
000000000000000011100111110000001011001100110000000000
000000000000000111000110100000001000001100110000000001
001000000000001000000000010000011010000000110000000000
100000000000000111000011110000001001000000110000000010
010000000000101101000010111000001000101100010000000000
110000000000010011100011101001011001011100100000000000
000000000000001001100111000001100001010110100000000000
000000000000000001000010110101001010001111000000000100
000000000000000000000000000101101011111000010000000001
000000000000000000000000000000111011111000010000000000
000000001000000000000000000000000000000000100100000000
000000000000000000000000000000001111000000001001000100
000000000000000000000000000001000000110000110000000000
000000000000000000000010000101001000101001010000100000
110000000000000111100000011101100000111001110000000000
110000000000000000100011101111001001010000100000000000

.ramb_tile 8 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010010000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 21
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001110000000000000001000
000000000000000000000000000000011110001100111000000000
000000000000000000000000000000001010110011000001000000
000000000000011000000000000000001001001100111000000000
000000000000100111000000000000001100110011000001000000
000000000000000000000000010000001001001100111000000000
000000000000000000000010010000001011110011000010000000
000000001110001101100000010000001001001100111000000000
000000000000000101000010100000001101110011000001000000
000000000000001000000000010011001000001100111000000000
000000000000000101000010100000000000110011000001000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000000000110011000000000010
000001000000000101100000000011001000001100111000000000
000010001000000000000000000000100000110011000000000010

.logic_tile 10 21
100000000000101000000000010000011011011010010000000000
000000000001010011000011110001001010100101100000000010
001000000000000000000110000111111000100101100000000000
100000000000000000000111110000111011100101100000000010
010000000001000001100000011101000001010110100000000001
010000000000000000100011011111101001001111000000000000
000000000000001001100000000000011100000100000100000000
000000001000001111100010000000010000000000000000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000101000000101001010000000000
000000000000000000000000000000001110000011110000000000
000000000000000000000010000000000000000011110000000000
000000000000000101000000000001100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000100000100000000110100000000001000000100100000000
000000000001000000000000000000001011000000000000000000

.logic_tile 11 21
100000001010000000000000000000011100011010010000000001
000000000000001101000000000001011101100101100001000000
001000000000000101000000000111000000010110100000000000
100000000100000000010000000000100000010110100000000000
010000000000010000000010000011100000000000000100000000
100000000000000000000000000000000000000001000000000000
000010000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000001000000000000000000010000000000000000000000000000
000010100000000000000010100000000000000000000000000000
000000001010000101100010110000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000000000000000000110000000011100000111100000000000
000000000000000000000000000001011101001011010000000000
000000000000000000000000001011100001010110100000000000
000000001010000000000010001111101000001111000000000000

.logic_tile 12 21
000000000000100101000000000000000000000000001000000000
000000000001000101100000000000001010000000000000001000
000000000000000000000000000000001010001100111000000000
000000000000000000000010100000001000110011000000000000
000000000000000101100010100000001001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000101000111000101001000001100111000000000
000000000000000000000100000000100000110011000000000000
000010000000000101100000000000001001001100111010000000
000001000000000000100000000000001010110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000001000000
000000000000000000000000000000001000110011000010000000
000000000000000000000000000000001100110011000000000000

.logic_tile 13 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000001010000000000001000000000000000000100000000
010000000000000000000000001101000000000010000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000001001111000100000000
000000000000100000000010110000001101001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 21
000000000000010000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000011100000100000100100000
100000001000000000000000000000010000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
110000000001010000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000111100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000001111000000000000000000000000000000000000
000000000101000000000000000001000000010110100000000000
000000000000100000000000000000000000010110100000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000001100000101001010100000001
000000000000000000000000000001000000000000000010000110

.logic_tile 17 21
000010100000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000010000000000000000000000000000
000000000000000000000010001011000000000010000000000000
001000000000000000000000000001100000000000000100000000
100000000000000000000010100000100000000001001000000000
010000000000000001100110000111111100101001010000000000
010000001110000000000000000101101011101001000000000000
000000000000000001100010100101000000000000000100000000
000000000000000000000111110011100000111111110000000000
000000000000000001100000000000000000011111100000000010
000010100000000000000010100101001011101111010000000100
000000000000000001000000000101001010000010100000000000
000000000000000000000000000000100000000010100000000000
000000000000000000000000001101101100101101110000000000
000000000000000000000000001101101011011101110000000000
010000000000000000000000011101101010011000000000000110
110000000000000000000010000011111100010100000000000000

.logic_tile 19 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 21
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 22
000000000000001000000000010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
001000000000000001100000010000001000001100111100000000
100000000000000000000010000000001100110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000010100000001000000110000000001001001100111100000000
000001000000000001000000000000001000110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000

.logic_tile 2 22
100000000000000111000110110000000000000000000000000000
000000000000000000000011010000000000000000000000000000
001000000000001101100000010000000000000000000000000000
100000000000000101000010100000000000000000000000000000
010000000000001101100000011001011100000000000000000000
010000000000000101000010100101010000000010100000000000
000000000000000101000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000010000000001101000000000010000000
000010100000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000001001011001000010000000000000
000000000000000000000000001001101000000000000000000000
000000000001000000000110000111101010000010000000000000
000000000000100000000100001101101010000000000000000000

.logic_tile 3 22
100001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
001000000000001011100000000000000000000000000000000000
100000000000000011100000000000000000000000000000000000
010001000000000000000011110000011010000100000100000000
110010100000000000000111010000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000
000000000000000000000000000101000000000000000110000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000001000000000000000000100000010
000000000000000000000000000001000000000010000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000010
000000000000000000000000000000000000000000000000000011

.logic_tile 4 22
000001000000000001100000010000000000000000000000000000
000010100000000000000011010000000000000000000000000000
001000000000000000000110100001001110101000000100000000
100000001010000000000011101111110000111101010000000000
000000000000000000000011111000000001100000010110000001
000010000000000000000110101001001010010000100010000011
000000000001001111100000000101100001100000010100000000
000000000000000001000000001101001010110110110000000001
000000000000000000000000000001100001101001010100000000
000000000000000000000011101101101010011001100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100001000000101001010100000000
000000000000000000000011101001001101100110010000000000
000000000000000000000000011011001000111101010100000000
000000000000000000000010001111110000010100000000000000

.logic_tile 5 22
000001000000000101000000000000000001000000001000000000
000010100000000000100000000000001001000000000000001000
000000000000000000000000000000011000001100111000000000
000000000000000000000010100000011000110011000000000000
000001000000000000000110000000001000001100111000000000
000010000000000000000100000000001101110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000001000010000000001101110011000000000000
000000000000000000000110110000001000001100111000000000
000000000000000001000010100000001011110011000000000000
000000000000000000000000000011001000001100111000000000
000000000000000000000000000000000000110011000000000001
000000000000000000000000000101101000001100111000000100
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001110011000000000100
000000000000000000000000000000001010110011000000000000

.logic_tile 6 22
100000000000000101000111000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
001000000000000011100000000000011100010101010000000000
100000000000000000100000000101000000101010100000000000
010000000000101111000011100000001100000011110000000000
110000000001010011000000000000000000000011110000000000
000000000001010111100000000000001010000011110000000000
000000001010000000000000000000000000000011110000000000
000000000000000001000000001001000000000000000000000000
000000000000000000000000001011100000111111110000000000
000000000000001001100000000000001110000100000100000000
000000000000001011000011100000010000000000000000000000
000001000000100000000010000000011101110000000000000000
000000000000010000000000000000001010110000000000000000
000000000000000000000000000011100000001111000000000000
000000000000000000000000000001101001010110100000000000

.logic_tile 7 22
000000000000001000000000010000000000000000000000000000
000000000000001011000010110000000000000000000000000000
001000000000001111100111100001001010000011110000000000
100000000000001101000000001101000000010110100010000000
000000000000001011100000000000000000000000000000000000
000000000000001111100010110000000000000000000000000000
000000000000000001100000001101101100111100000000000000
000000000000000000000000001001000000000011110000000000
000000001010001000000000001001101111110000110100000000
000000000000001001000000000101101000100101100000000000
000000000000000000000110011000011101011110000000000000
000000000000000000000110010001011101101101000000000000
000000000000101000000000000000001010110000000000000000
000000100001011001000000000000001001110000000000000010
110000000000000111100000001000011101011010010000000000
110000000000000000000000000001011101100101100000000000

.ramt_tile 8 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 22
000000000000000101000000000101001000001100110001000000
000000000000100000000000000000100000110011000000010000
001000000000000000000000000000001111011010010100000000
100000000000000000000000001111011101100101100000000010
110000000001000000000000011001000000000000000000000000
000000000000000000000010010111000000111111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 22
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000000000000000000000001000
000001000000100000000111000000011011001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000000000000010011001000001100111000000000
000000000001011101000011010000100000110011000000000000
000000000000001011100010000000001001001100111000000000
000000000010001011100000000000001010110011000000000000
000000000000001000000110100000001001001100111000000000
000000000000001101000000000000001011110011000000000000
000000000000000000000110100000001000001100111010000100
000000000000000000000000000000001011110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000100000110011000000000100
000000000000000000000000000011001000101010100000000000
000000000000000000000000000000000000101010100000000100

.logic_tile 11 22
000000000000100000000010100111001001101001010000000000
000000000001010000000000000101011110110000000000000000
001000000000000000000000000101011110110001100001000000
100000000000001101000000001001001110001101100000000101
110000000000000001100010100000000000000000000000000000
000010000000000000100110100000000000000000000000000000
000000000000000000000000000000011110000011110000000000
000000000000000000000000000000010000000011110000000000
000000000000001000000110001011101100110101000110000000
000000000000000101000100000001111011001010110000000000
000000000000000000000010100011011110110000000110000000
000000000000000000000100001101001001001111110000000000
000000000110001000000000001011011100010110100000000000
000000100000000101000000000001111011001111110000000010
000000000000000101100110000000000000010110100000000000
000000000000000000000100001011000000101001010000000000

.logic_tile 12 22
100000000000000000000000000000011000000100000100000000
000000000000000000010000000000010000000000000000000000
001000000000000001100111010011000000010110100000000000
100000000000000000000111100000100000010110100000000000
110000001100000000000000000011100000000000000000000000
100000000000000111000000000000100000000001000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000110001000000110011101100000101001010000000000
000000000000000001000110011001000000000000000000000001
000000000000000000000010100111000000000000000100000000
000000000000000000000100000000000000000001000000000000
000000000000000101100000000011011000010111100000000000
000000000000000000100000000011101101001111010000000010
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000010

.logic_tile 13 22
000000000000000000000000010000000000010110100100000000
000000000000000000000010100101000000101001010000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000111100110000000000000000000000000000000
010000000000000000100010100000000000000000000000000000
000000000000000000000000000000001110101000000000000000
000000000000000000000000001101010000010100000000000100
000000001111010000000000000000000001100000010000000000
000000000000000000000011111111001110010000100000000100
000000000000000000000000000011000000010110100100000000
000000000000000000000000000000100000010110100000000000
000000000000000000000011100000000000000000000000000000
000000000110000000000100000000000000000000000000000000
000000000000000001100000000000001010000011110000000000
000000000000000000000000000000010000000011110000000000

.logic_tile 14 22
100000000000000000000000010011100000000000000100000000
000000000000000000000011110000000000000001000000000010
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000010000000000000000000000000000000000000000
110000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000100100000000
000000000000000001000100000000001001000000000000000001
000000000001010000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000

.logic_tile 15 22
100000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000000011100000000000000000000000000000000000
100000000100000000100000000000000000000000000000000000
010000000000000000000000011000000000000000000100000000
010000000000000111000010010011000000000010000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000010001000000000000000000101000000000000000100000000
000001000000000000000000000000000000000001000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000110100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010010000000000000000000010000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001100100000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000110000000000001000000001000000000
000000000000000000000000000000001010000000000000001000
001000000000000000000000000101000000000000001000000000
100000000000000101000000000000100000000000000000000000
110000000000000000000010110101001000001100111100000000
110000000000000000000110000000100000110011000000000000
000000000000000101000000010000001000001100111100000000
000000000000000000100010000000001001110011000000000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000100000000000000000000111101000001100110100000000
000001000000000000000000000000000000110011000000000000
000000000000000000000111001111101010100000000000000000
000000000000000000000100000101011011000000000000000000
010000000000001001100000000111100001100000010000000000
010000000100000001000000001001001011000000000000000000

.logic_tile 19 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000111000000000000000000000000000000000000
100000000000000000100000000000000000000000000000000000
000000000000000000000010100000011000101000110100000000
000000000000010000000100000111001011010100110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 23
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001100110011000000010000
001000000000001000000000000000001000001100111100000000
100000000000001011000000000000001100110011000000000000
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000010100000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000001001100110001000001000001100110100000000
000000000000000001000000000011000000110011000000000000
000000000000001000000110001001111100000000000000000000
000000000000000001000000000111001101000001000000000000
000000000000000000000000000011001011000010000000000000
000000000000000000000000000011011011000000000000000000
000000000000001000000000000000000001001111000100000000
000000000000000101000000000000001101001111000000100000

.logic_tile 2 23
000000000000000000000111000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000001000000010110000000000000000000000000000
100000000100000001000010100000000000000000000000000000
000000000000000000000000000000000001001100110100100000
000000000000000000000000001011001011110011000000000000
000000000000000101100110100000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000011111101000100001010100000000
000000000000000000000010000001111001100010110000100010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001111011100000000000000000
000000000000000000000000000101111001000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 3 23
000000000000000000000000000000000000000000100100000000
000000000000000000000011110000001001000000000000000000
001000000000000000000000000011000000010110100000000000
100000001110001111000000000000100000010110100000000100
110000000000001000000110010101000000101001010000000000
110000000000000001000110001101000000000000000000000000
000000000000000000000000001101000000101001010000000000
000000000000000000000000000111100000000000000000000000
000000000000000000000000011000000000000000000100000000
000000000000000000000010100001000000000010000000000000
000000000000001000000000000000011100000011110000000001
000000000000000101000000000000000000000011110000000000
000000000000000000000010000000001010000011110000000000
000000000000000000000000000000010000000011110000000100
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000

.logic_tile 4 23
000000000000000000000000000000000000010110100000000000
000000000000000000000000001111000000101001010000000100
001000000000010001000000000101000000100000010010000000
100000000000000000100000000000101101100000010000000000
000000000000000000000010100000001110101000000000000000
000000000000000000000000001101000000010100000000000000
000000000000000111100000000111101010101000000000000000
000000000000000000100000000000110000101000000000000000
000000000000000000000010100111000000100000010000000000
000000000000000000000000000000101011100000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000110000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
010000000000000000000010101000000000000000000100000100
110000000000000000000000000001000000000010000000000000

.logic_tile 5 23
100000000000001000000010110001011100101001010000000000
000000000000000001000011001101100000111100000000000000
001000000000000000000000000000001100000011110000000000
100000000000000101000000000000010000000011110000000000
010000000000000000000110000000001110000100000100000000
010000000000000000000010100000000000000000000010000000
000000000000000000000000000011001110101001010000000000
000000000000000000000000001101000000111100000000000000
000000000000001000000010011000001100111000010000000000
000000000000000101000010000001011000110100100000000000
000000000000000001000000001000001010100101100010000000
000000000000000000000000000011011001011010010000000000
000000000000000001000000001011000000110000110010000001
000000000000000001000000000001101000001111000000000000
000000000000000000000000000111001100100101100000000000
000000000000000000000000000000001011100101100000000000

.logic_tile 6 23
000000000000000101010110010101100000101001010000000000
000000000000000101000110000001101110110000110000000000
001000000000001000000010100011111010111101010100000000
100000000000001001000000000111010000101000000000000000
000000000000000001100010010101100000110000110000000000
000000000000000000000010110111101000001111000000000100
000000000000010000000110001101011100101010010100000000
000000000000000101000110100011111110011010100010000000
000000000000001000000010001111001000101011110100000000
000000000000000011000000000001010000000010100000000000
000000000000001001100000000011011111101110000100000000
000000000000000001000010001011011010111000100000000000
000000000000001001100000000101000000101001010000000000
000000000000000011100000001001100000000000000000000000
000000000000000000000110001101001100101010010100000000
000000000000000000000000001001001000101001100000000000

.logic_tile 7 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000001100000000000000000000000000000000000000000000
110000000000000000000000011000001111000111100000000000
000000000000000000000010000011001101001011010000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000001111000001110000110110000010
000000000001010000000000001011001100001111000000000000
000000000000000000000000010000000000000000000000000000
000000000001001111000010010000000000000000000000000000
000000000000001000000000001101011110000011110100000000
000000000000001001000000000101100000111100000000100010
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000

.ramb_tile 8 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001001110000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000

.logic_tile 9 23
000010000000000000000111100000000000000000000000000000
000001000000000000000110100000000000000000000000000000
001000000000001000000000011000000001100000010101000100
100000000000001001000011101101001010010000100010000011
000000000000000000000000010101001101111000100100000000
000000000000000000000011111011111001011101000000000000
000000000000000000000000000000011001011010010010000000
000000000000001001000011110011001111100101100000000001
000000000000000001000111110001001110111000100110000000
000000000000000000000111011011111001011101000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000011000011000000111100000000000
000000000000000000000010101111001100001011010000000010

.logic_tile 10 23
100000000000000101000010100011100000010110100000100000
000000000000000000000010100000100000010110100000000000
001000000000000000000000000011101111110000000001000000
100000000000000000000011100001011101001111110000100100
010000000000000000000010001111100000001111000000000000
110000000000000000000000000101101001110000110001000000
000000000000000001100000001001011010010110100000000000
000000000000000000000000001111100000000011110000000000
000000000000000000000110000001001101011010010000000000
000000000000000000000000000000111110011010010000000000
000000000000001000000110000011101111101001010000000000
000000000000000101000000000001011101110000000000000000
000000000000000000000110100011001001110100100000000000
000000000000000000000000000000111110110100100000000000
000000000000000001000000010000011000000100000100000000
000000000000000000000010100000010000000000000000000000

.logic_tile 11 23
100001000000000000000011100000000000000000000000000000
000010100000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010001000000100001000010000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000111000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000001110000100000100000000
000000000000000011100000000000000000000000000000100000
000000000000000000000000000000000000010110100000000000
000000000000000000000000001001000000101001010000100001

.logic_tile 12 23
000000000000001000000111100000000000010110100000000000
000000000000001001000110010101000000101001010000000000
001000000000000000000000000001000000101001010000000000
100000000000000101000000001011000000000000000000000000
000000000000001001100000000000000001001111000000000000
000000000000001111000000000000001111001111000000000000
000000000000001000000000000000011000000011110000000000
000000000000001001000000000000000000000011110000000000
000000000000000000000010001101001000011001100110000000
000000000000000000000110111011011001100101100000000000
000000000000000000000000010011000000010110100000000000
000000000000000001000011000000100000010110100000000000
000000000000000000000000000101100000010110100000000000
000000000000000000000000000000000000010110100000000001
110000000000001000000010101000000000000000000110000000
010000000000000001000100000111000000000010000000000000

.logic_tile 13 23
000000000000000000000110100011000000000000001000000000
000000000000000000000010110000101101000000000000000000
000000000000000101100010100101101000001100111000000000
000000000000001101000010110000101010110011000000000000
000010000000001000000010110101001000001100111000000000
000000000000000101000110100000101001110011000000000000
000000000000000101000010110001101000001100111000000000
000000000000000000100110100000001001110011000000000000
000000000001011000000010100001101000001100111000000000
000000000000101011000010100000101011110011000000000000
000001000000000000000000000101101001001100111000000000
000000100000000000000000000000001110110011000000000000
000000000000000000000000000001101001001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000011001001001100111000000001
000000000000000101000000000000001011110011000000000000

.logic_tile 14 23
000010100000000000000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
001000000000000000000010100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000000000001100000000000000100000000
010000000000000000000000000000100000000001000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000010000000000000000000000000000000000000000000000000
000001000000000000000010110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000010100000000000000000000000000000
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000001001110000000000000001
000000000000000001000000000000011110110000000010000000

.logic_tile 16 23
000000000000000000000000000111000001100000010000000000
000000000000000000000000000000101001100000010010000000
001000000000000000000110000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010110000011010110000000000000000
000000000000000000000011010000011111110000000010000000
000000000000000000000000000001101110101000000000000000
000100000000000000000000000000110000101000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000

.logic_tile 17 23
000000000000000000000110100111101001000101000100000100
000000000000001111000000000101011100111010110000000000
001000000000001000000000000011111011111000100100000000
100000000000000101000000000000011011111000100010000000
000000000000001111100000010000000000000000000000000000
000000000000000101100011110000000000000000000000000000
000000000000000101000010110001011101110001010100100000
000000000000001101100111110000001010110001010010000000
000000000000000000000000000001000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000011000000011110000000000
000000000000001001000000000000000000000011110000000000
000000000000000000000000001000001011101100010100000000
000000000000000000000000000101011100011100100010100000
010000000000001000000000000000000000001111000000000000
100000000000000001000000000000001010001111000000000000

.logic_tile 18 23
000000000000000000000110000101000000000000000000000000
000000000000000000000000000000100000000001000000000000
001000000000000000000000000000001110000100000000000000
100000000000000000000000000000010000000000000000000000
110000000000000000000000010000000000000000000000000000
010000000000000000000010010000000000000000000000000000
000000000000000001100000000101100000001100110100000000
000000000000000000000000001001000000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000001001000000000000101100000010110100100000000
000000000000001101000000000000000000010110100000000000
000000000000000000000010100000000000000000000000000000
000000000001010000000100000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 19 23
000000000000000000000000000101100000000000001000000000
000000000000000000000010110000001111000000000000000000
000000000000000101000000010101101001001100111000000000
000000000000000000100011110000101100110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000000000000010100000101100110011000000000000
000000000000000000000010100111101001001100111000000000
000000000000001101000100000000001111110011000000000000
000000000000000000000000000111101001001100111010000000
000000000000000001000000000000001110110011000000000000
000000000000000111100000000001001001001100111000000000
000000000000000000100000000000101100110011000001000000
000000000000000000000111100111001001001100111000000000
000000000000000000000111110000101110110011000000000000
000000000000001111100000000001101001001100111000000000
000000000000000111000011110000101000110011000001000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 23
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000001111000110000000000000000000000100100000
000000000000000001000111111101000000000010001010000100
001000000000001000000000000001001110101000000000000000
100000000000000111000000000001010000111110100010000000
010000000000000000000111000001000000010110100000000000
010000000000000000000100000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000001000000001001000000000000
000000010000000000000000000000001000001001000010000000
010000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000001000001100010101101100000101001010100000000
000000000000000000100110111011101110100110010000000010
001000000000001101000010100011001000111001000100000000
100000000000001001000100000000111011111001000000000010
000000000000000101000011110001000000010110100000000000
000000000000000000100111000000000000010110100000000000
000000000000010101000000000101001010101000110100000000
000000000000100000100010110000011100101000110000000010
000000010000000101100110110001111100101100010100000000
000000010000000000000010100000111110101100010000000000
000000010000010000000110110111000000111001110101000000
000000010000000000000010101001001101010000100000000000
000000010000000001000110001111100001111001110100000000
000000010000000000100000000101101110010000100010000000
010000010000000101100000001111011001000101000100000000
000000010000000000000010010001101111110101110010000000

.logic_tile 4 24
000000000000000101000110100001000001000000001000000000
000000000000000000000010100000101000000000000000000000
000000000000000000000000000101001001001100111000000000
000000000000000101000000000000001110110011000000000000
000000000000001101100010100111001001001100111000000000
000000000000000101000000000000101010110011000000000000
000000000000001101100111010011001000001100111000000000
000000000000000101000110100000001101110011000000000000
000001010000000000000110000101101000001100111000000000
000000110000001001000100000000101001110011000000000001
000000010000000000000000000011101000001100111000000000
000000010000000000000010100000101010110011000000000000
000000010000000000000000010101101000001100111000000000
000000010000000000000010010000001011110011000000000000
000000010000001000000000000101101000001100111000000000
000000010000000101000000000000101000110011000000000000

.logic_tile 5 24
000000000000000000000010110000001100000100000100000000
000000000000000000000110010000000000000000000000000000
001000000000000000000010100001101111100101100000000000
100000000000000101000000000000011010100101100000000000
010000000000000000000111100000000000000000100100000000
110000000000000000000110110000001001000000000000000000
000000000000000000000111000000000000000000000100000000
000000000000001001000100001001000000000010000000000000
000000010000000001100000001011100000101001010000000000
000000010000000000000000001101000000000000000000000000
000000010000000001100000000000000001000000100100000000
000000010000000000000000000000001001000000000000000000
000000010000000000000010000101100001101001010000000000
000000010000000000000000001111001000110000110000000000
000000010000000000000000000000000000000000100100000000
000000010000000000000000000000001011000000000000000000

.logic_tile 6 24
000000001000000001100010101001011011100101010100000000
000000000000000000000100000101101111101010010000000000
001000000000001000000000000000001111001100110000000000
100000000000000001000010100000001101001100110000000000
000000000000100000000000000101100001001111000000000000
000000000001010000000000001111101101101001010000000000
000000000000001001100111010111111000110100010100000000
000000000000000001000110000001111110100010110000000000
000001010000000000000000000000011101111000010000000000
000010010001010000000000000111011001110100100000000000
000000010000000001100110010000000001011001100000000000
000000010000000000100110011111001100100110010000000000
000000010000001101000010101011101110010110100000000000
000000010000000001000010100001010000000011110000000000
000000010000000000000110100101111110000001010000000000
000000010000000000000000000000110000000001010001000000

.logic_tile 7 24
000001000000001001100000001001000000010110100000000000
000000100000000001000000001101001010001111000000000000
001000000000000111100111110011000001110000110000000000
100000000000000000000111111101001001101001010000000000
110000000001011111100000010111000001010110100010000000
110000000000101111100011110001101001001111000000000001
000001000000000011100111100000000000000000000000000000
000000100000010000000000000000000000000000000000000000
000000010000000000000000001111000000110000110010000000
000000010000001001000000001001101000001111000000000000
000000010000000000000000001000000000010110100000000000
000000010000000000000000000001000000101001010000000000
000000010000000000000011101001000000001111000000000000
000000010000000000000110001101001010110000110000000010
010001010000000000000000000000000000000000100100000100
110010110000000000000000000000001010000000001011000000

.ramt_tile 8 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 24
000000000000000000000000000101111110101001010000000000
000000000000000000000000000101110000010101010010000000
000000000000000000000010100000000001001111000000000001
000001000000000000000000000000001010001111000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000001000000001000000000010000000000000000000000000000
000010000000001001000011100000000000000000000000000000
000000010000000000000000000001101110000011110000000000
000000010000000000000010001011110000111100000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011100000000000000000000000000000

.logic_tile 10 24
000000001000000000000111100000000000000000100100000000
000000000000000000000011110000001010000000000000000000
001000000000000000000000000000000000010110100010000001
100010000000010000000000001001000000101001010010000101
010000000000000101000000000000000000000000000000000000
010000100000000000000010100000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000001010000100000000000000000011010000100000100000000
000010010000010000000000000000000000000000000000000000
000000010100000000000000000000000000001111000100000000
000001010000010000000000000000001011001111000000000000

.logic_tile 11 24
000000000000000000000110010000000001001111000100000000
000000000000000000000011010000001000001111000000000000
001000000000001000000000010000000000100000010000000000
100000000000001011000010000101001101010000100010000000
010000000000001000000111000011001000101000000000000000
110000000000000001000000000000110000101000000000000000
000000000000000000000011110000000001001111000100000000
000000000000000000000011010000001011001111000000000000
000010110000000000000010101000001100101000000000000000
000001010000000000000100000111010000010100000010000000
000000010000000000000000000001000000000000000100000000
000000010000000000000000000000100000000001000000000000
000000010000000000000000000000000001000000100100000000
000000010000000000000000000000001011000000000000000000
000000010000000001100000000000011000101000000000000000
000000010000000000000000001011010000010100000000000000

.logic_tile 12 24
000000000000000101100000010101100001000000001000000000
000000000100000000000010100000001000000000000000000000
000000000000001000000000000101001001001100111000000000
000000000000000111000000000000001101110011000010000000
000000000000000101000000000111001001001100111000000000
000000000000000001000000000000101011110011000000000000
000000000000001000000110100111001001001100111000000000
000000000000000101000000000000001110110011000000000000
000000010000000000000110100011001001001100111000000000
000000010000000000000000000000101101110011000000000000
000000010000000000000110100111101000001100111000000000
000000010000000101000010000000001000110011000000000000
000000010000100001000000010111101000001100111000000000
000000010001000000000010100000101001110011000000000000
000000010000001101100000010011101000001100111000000000
000000010000000101000010100000001010110011000000000000

.logic_tile 13 24
000000000000001000000110110111101000001100111000000000
000000001110000011000010100000101000110011000000010000
001000001000000101100110110000001000111100001000000000
100000000000000101000010100000000000111100000000000000
000000000000000000000010100000001001101100010100100000
000000000000000000000010101101011011011100100000000000
000000000000001101000010101101111010101000000100100000
000000000000000101000110100001100000111110100000000000
000000010000000000000000001101100001100000010100000000
000000010000000000000000001101001000111001110000100000
000000010000000000000000001101111000111101010100000000
000000010000000000000000001101110000010100000000100000
000000010000000000000000000111011001101100010100000000
000000010000000000000010000000111011101100010000000000
110000010000000000000000000001011010110001010100000000
000000010000000000000010000000111011110001010000000010

.logic_tile 14 24
000000000000010000000000001111011100011000000100000100
000000001100100000000000000111111111011011110000000010
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000010100000000000000000000011100000111001110100100100
000001100000000000000000000111101101010000100001000000
000000000000000000000000000111100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000010001010000000000000000000001001111000000000000
000100010010100000000011110000001111001111000000000000
000000010000000000000010100000000000000000000000000000
000000010000000000000100000000000000000000000000000000
000000010000000001100110010000000000000000000000000000
000000010000000000100010000000000000000000000000000000
110000010000000111100111100000000000000000000000000000
000000010000000000100000000000000000000000000000000000

.logic_tile 15 24
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
000000000000000000000000001111011111110100010100000000
000000000000000000000000000001011101010001110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011010000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011110000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000100000010110100000
000000000000000000010000001111001001010000100001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000111000000010110100010000010
000000010000100000000000000000100000010110100000100100
000000010000000000000011100000000000000000000000000000
000000010000100000000100000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000001000000000000101100000000000001000000000
000000000000001111000000000000001000000000000000000000
000000000000001101000010100101101001001100111010000000
000000000000000111000010100000001011110011000000000000
000000000000001101000010100101001001001100111000000000
000000000000001001000011110000001010110011000010000000
000000000000000101000000010101001001001100111000000000
000000000000000101000011110000101001110011000000000000
000000010000000000000000000001101001001100111000000000
000000011110000000000000000000101001110011000000000000
000000010000000000000000010001101001001100111000000000
000000010000000000000010100000001000110011000000000000
000000010000000000000000000001101000001100111001000000
000000010000000000000000000000101010110011000000000000
000000010000000000000000000011101000001100111000000000
000000010000000000000000000000101011110011000000000000

.logic_tile 18 24
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000000000000000000000001000
001000000000001000000000000011111000001100111100000000
100000000000000001000000000000101100110011000000000000
000000000000100000000110000111101000001100111100000000
000000000000010000000000000000101101110011000000000000
000000000000000111000000000101001000001100110100000000
000000000000000000100000001111100000110011001000000000
000000010001010001100000011000000000010110100100000000
000000010000100000000010000001000000101001010000000000
000000010000000000000000010011001011000010000010000000
000000010000000000000011000011111110000000000000000000
000000010000000000000000011000000000010110100000000000
000000010000000000000011010111000000101001010000000000
010000010000001111000000010000000000000000000000000000
110000010000000001000011000000000000000000000000000000

.logic_tile 19 24
000000000000001000000000000011101001001100111000000000
000000000000000001000000000000001001110011000000010000
001000000000000000000000010000001000111100001000000000
100000000000000000000010100000000000111100000000000000
000000000000000101000000001101101010101000000100000000
000000000000000011000010101011100000111101010001000010
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000010000000000000000001111000000111001110100000010
000000010000000000000000001011101010100000010001000011
000000010000000101000000001001011100101001010110000000
000000010000001111100010111111010000010101010000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011110000000000000000000000000000
010000010000000000000000000011111100111000100100000000
100000010000000000000010000000101011111000100001000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 25
100000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000001000000100100000001
100000000000000000000000000000001101000000000000000000
010000000000000000000011100000000000000000000100000000
110000000000000001000000000011000000000010000010000000
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000
000000010000000000000010010000000000000000000100000000
000000010000000000000010110101000000000010000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000011100000100000101000000
000000010000000000000000000000010000000000000000000000

.logic_tile 3 25
000000000000000000000010100001000000000000001000000000
000000000000000000000010100000101011000000000000000000
000000000000001101010000000101001001001100111000000000
000000000000000011000010100000001100110011000000000000
000001000000000101000010010001101001001100111000000000
000010100000000101000011010000001000110011000000000000
000000000000000011100000000101101000001100111000000000
000000000000000101100000000000001111110011000000000000
000000110000000111100000000101001001001100111010000000
000000010000000001000000000000101001110011000000000000
000000010000001101100000000011101000001100111000000000
000000010000000101000000000000001010110011000000000000
000000010000000000000000010101101000001100111000000000
000000010000000000000010010000001100110011000000000000
000000010000000000000000000001001000001100111000000000
000000010000000000000000000000101100110011000000000000

.logic_tile 4 25
000000000000010000000000000111001000001100111000000000
000000000000000000000000000000001101110011000000010001
001000000000001000000000000000001000111100001000000000
100000000000001011000000000000000000111100000000000100
000000000000000000000000001101011010101000000100000000
000000000000000000000011001101110000111101010000000000
000000000000001000000111000101111101110100010100100000
000000000000001001000011100000101101110100010000000000
000000010000000000000000011000000000010110100000000000
000000010000000000000010011011000000101001010000000000
000000010000000000000110011000000000010110100000000000
000000010000001111000010100101000000101001010000000000
000000011100001000000000011111000001101001010100000000
000000010000000011000010000001101011100110010000000000
000000010000000000000000010101111101110100010100000000
000000010000000000000010000000101111110100010000000000

.logic_tile 5 25
000000000000000000000000010101111100100101100000000000
000000000000000000000011000000101010100101100000000000
001000000000000001000000000000000000000000000100000000
100001000000000000100000000101000000000010000000000000
110000000001011011100111000000011001100101100000000000
110000000000100001100100001101001010011010010000000000
000000000000000001100000000101011011100001110000000001
000000000000000000000010100000101000100001110000000000
000000010000000001100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000001101000001101001010000000000
000000010000000000000000000011001011110000110000000000
000000010000000000000011100011000000101001010000000000
000000010000000000000100001001000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000

.logic_tile 6 25
000000000000000000010000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000101000110011101101010111000100100000001
100000000000000000100110000101111011101110000010000000
000000000000000000000010110001111001101010010100000000
000000000000000000000011101001011001101001100000000000
000000000000001011100110001011011011101010010100000000
000000000000001011000110101101111100101001100000000000
000000010000000001100000011011000000101001010000000000
000000010000000000100010000011001001001111000000000000
000000010000001001100000000111011010010101010000000000
000000010000000101000000000000100000010101010000000000
000000010000000000000110101011000000000000000000000000
000000010000000000000000000011000000111111110000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000111100000000001000000001000000000
000000000000000000000100000000001010000000000000001000
000000001000000000000000010111011010001100111000000000
000000000000000101000011100000000000110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000010100000100000110011000000000000
000000000000000101000000000000001000001100111000000000
000000000000000000000010100000001101110011000000000000
000000010000000000000010000000001001001100111000000000
000000010000000000000100000000001001110011000000000000
000000010000000000000000000000001001001100111000000000
000000010000000000000000000000001011110011000000000000
000000010000000011100000000000001001001100111000000000
000000010000000000000000000000001000110011000000000000
000000010000000000000000000000001000001100111000000000
000000010000000000000000000000001011110011000000000000

.ramb_tile 8 25
000001000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000010110000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 25
000000000000000000000000000011100000010110100100000000
000000000000000000000000000000100000010110100000000000
001000000000000111100000000011000000100000010001000000
100000000000000101000000000000101010100000010000000000
110000000000000000000000000000000001000000100100000000
110000000000001101000000000000001000000000000000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000000000000000011110001000000
000000010000000000000000010000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000010000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000111100001100000010110100100000000
000000010000000000000000000000000000010110100000000000
000000010000000011100000000111100000010110100100000000
000000010000000000100000000000000000010110100000000000

.logic_tile 10 25
000000000000001111000000001111000000101001010000000000
000000000001000101000000001001000000000000000000000000
001000000000000000000110110000011010110000000000000000
100000000000000000000010100000011110110000000000000000
000000000000000011100000000011100001100000010100000000
000000000000000101100000000000101110100000010011000010
000000000000000000000010100011101010101001010110000001
000000000000000000000010100001100000101010100000000000
000000010000000000000000000111011010101000000000000000
000000010000000000000000000000010000101000000000000000
000001010000000000000010000001000000100000010000000000
000000010000000000000010000000001110100000010000000000
000000010000000000000000000101001110101000000000000001
000000010000001101000000000000000000101000000010000000
000000010100000111000000000000000001100000010000000000
000000010000000000000000000111001001010000100000000000

.logic_tile 11 25
000001000000000000000000000101100001000000001000000000
000010100000000000000000000000101100000000000000000000
000000000000000101100110100101001000001100111000000000
000000000000001101000011000000001111110011000000000000
000000000000001101100000000101101001001100111000000000
000000000000000101000010110000001111110011000000000000
000000000000001101000000010011101001001100111000000000
000000000000000101100010100000101000110011000000000000
000000010000000000000000000011101001001100111000000000
000000010000000000000010110000001001110011000000000000
000000010000001101100000010001101000001100111000000000
000000010000000101000010100000001010110011000010000000
000000010000000000000000010001101001001100111000000000
000000010000000000000010100000101010110011000000000000
000000010000000000000110100011001000001100111000000000
000000010000010000000000000000101011110011000000000000

.logic_tile 12 25
000000000000000101100110110011101001001100111000000000
000000000001010000000010100000001110110011000000010000
001000000000001101000000000000001000111100001000000000
100000000000000101100000000000000000111100000000000000
000000000000000101000010100101000000101001010100000000
000000000000000000100110111001101111100110010000000010
000000000000000111100111100011100000010110100000100000
000000000000001101000100000000000000010110100000000000
000000010000000000000000000001000000101001010100000000
000000010000000000000000000101001111011001100000000010
000000010000001101100000001111011010111101010100000001
000000010000000111000000000001110000010100000000000000
000000010000000000000010001000011010111001000100000000
000000010000000000000000000001001111110110000000000010
010000010000000001000000000101001110101000110100000000
110000010000000000000000000000111001101000110000000010

.logic_tile 13 25
000000000000000101000110000000000001000000001000000000
000000000000000101000000000000001101000000000000001000
001000000000000000000000000111011100001100111100000000
100000000000000000000000000000111100110011000000000000
000000000000001101100000000111101000001100111100000000
000000000000000101000000000000101101110011000000000000
000000000000000000000110000111001000001100110100000000
000000000000000000000000000000101001110011001000000000
000000010000000001100000011000001010110100010100000000
000000010000000000000010001101001000111000100000100000
000000010000000000000000010101011010101001010100000000
000000010000000000000010000001010000010101010000000010
000000010000010000000010001000000000010110100100000000
000000010000100000000000001011000000101001010000000000
110000010000000000000000000011011100000010000000000000
000000010000000000000010001001111100000000000000000100

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000001100001100000010000000000
000000000000000000000000000000101010100000010000000000
001000000000001000000111100000000000000000000000000000
100000000000001011000100000000000000000000000000000000
110000000000001000000000000001111100101000000000000000
010000000000001011000000000000110000101000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000011000000000000000000100000000
000000010000000000000010101111000000000010000000000000
000000010000000000000110000000000000000000100100000000
000000010000000000000000000000001010000000000000000000
000000010000000000000000000001111110101000000000000000
000000010000000000000000000000100000101000000000000000
000000010000001000000111100000011000000100000100000000
000000010000000001000000000000000000000000000000000000

.logic_tile 16 25
000000000000001101000000011000000000010110100000000000
000000000000000101100010101001000000101001010000000000
001000000000000000000000011000001110111000100100100000
100000000000000000000010100011001000110100010000000000
000000000000000001100000010000000001000000100000000000
000000001000000000000010100000001010000000000000000000
000000000000000101000000000001000000010110100000000000
000000000000000000000000000000000000010110100000000000
000000011100000000000000000101000000010110100000000000
000000010000000000000000000000100000010110100000000000
000000010000000111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000101000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000001000000000001101001001000101000100000000
110000010000000001000000000111011100110101110000100000

.logic_tile 17 25
000000000000000000000010110011101000001100111010000000
000000000000000000000111110000001001110011000000010000
001000000000000101000000000000001000111100001000000000
100000000000000000100011100000000000111100000000000000
000000000000000000000000001101100001101001010100100000
000000000000000000000010111011101010100110010000000000
000000000000000001100010101101111010101000000100000000
000000000000001101100110111011010000111110100000000000
000000010000000000000010100111001011111001000100000000
000000010000000000000100000000111010111001000000100000
000000010000000101100010100001111011110001010100000000
000000010000001101000110110000101000110001010000100000
000000010000000000000000000001001101101100010100000000
000000010000000000000010110000111010101100010000100000
110000010000000001100000000101111101110100010100000000
110000010000000000100000000000001010110100010000100000

.logic_tile 18 25
000000000000000101100110000000000001000000001000000000
000000000000000000000000000000001011000000000000001000
001000000000000000000011100111011011001100111100000000
100000000000000000000000000000011001110011000000000000
000000000000000001100011100111001000001100111100000000
000000000000000000100000000000101011110011000000000000
000000000000000000000110010101001000001100110100000000
000000000000000000000010000000101001110011001000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000001101000000100000010100000000
000000010000000000000000001101001000111001110000000000
000000010000000001100000011001001110000010000010000000
000000010000000000000010001101111110000000000000100010
010000010000000000000000000101100000010110100100000000
100000010000000000000000000000100000010110100000000000

.logic_tile 19 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 25 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 25
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 26
000000000000000101000000000101111010101000000100000000
000000000000000000100000000011100000111101010000000000
001000000000000000000000001011000000100000010100000000
100000000000000000000000001101001000110110110000000000
000000000000000001100000000111001110111101010100000000
000000000000000000000000000011010000101000000010000000
000000000000001001100000010000000000000000000000000000
000000000000000001000011000000000000000000000000000000
000000000000000000000000001101100000101001010100000000
000000000000000001000000000101101100011001100000000000
000000000000000000000110001011000000111001110100000000
000000000000000000000000001011001111010000100000000000
000000000000001000000000010000000000000000000000000000
000000000000000001000010100000000000000000000000000000
000000000000000000000000000101001100101001010100000000
000000000000000000000000001111000000101010100000000000

.logic_tile 2 26
100000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
001000000000001000000000000000000000000000000000000000
100000000000001011000000000000000000000000000000000000
010000000000000000000111000101000000000000000100000000
110000000000000000000110000000100000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 3 26
000000000000000000000000000111001001001100111000000000
000001000000000000000000000000001000110011000000010000
001000000000001000000000000000001000111100001000000000
100000000000001011000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000001100000001000000000000000000100000000
000000000000000000100000000011000000000010000000000000
000001000000000000000000000000000000000000000000000000
000010100000000101000000000000000000000000000000000000
110000000000000011100000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000000000111100001111100101001010100000000
000000000000000000000100001011000000010101010000000000
001000000000001011100111011001100000111001110100000000
100000000000001111000110000011101001100000010000000000
000000000000000001100000000001011100110001010100000000
000000000000000000000000000000101010110001010000000000
000000000000000101100000001000011001110001010100000000
000000000000000000000000001001001110110010100000000000
000000000000001000000110010001111100110001010100000000
000000000000000001000010000000001100110001010000000000
000000000000001111000000001000011000110001010100000000
000000000000000001100000001001001101110010100000100000
000000000000000000000000000001111101110001010100000000
000000000000000000000000000000001010110001010000000000
000000000000000000000000000000011101111001000100000000
000000000000001101000000001001001100110110000010000000

.logic_tile 5 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000110000000000000000101111100111000100110000000
000000000000000000000000000000101010111000100000100010
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 26
000000000000000000000000000111101101101110000100000000
000000000000000000000000000000111101101110000000000000
001000000000000000000000000000011010010101010000000000
100000000000000101000000000111000000101010100000000000
000000001110001001100000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000101001100000011111001110111101010100000000
000000000000000001100010011111100000101000000000000000
000000000000000000000110011111000001010110100000000000
000000000000000000000010010101001000001111000000000000
000000000000000000000000010101011001100101010100000000
000000000000000000000010000101001111010101100000000000
000000000000001101100110100101111010100101100000000000
000000000000001001000000000000101101100101100000000000
000000000000000000000000001000001101101101000000000000
000000000000000000000010001101011010011110000000000000

.logic_tile 7 26
000001000000000000000000000011101000001100110000000000
000010100000000000000000000000000000110011000000010000
001000000000000000000110100101101011100101100000000000
100000000000001001000000000000101001100101100000000000
000000000000001111100000000000000000000000000000000000
000000100000000001100000000000000000000000000000000000
000000000000000000000010101101101010100101100100000000
000000000000000000000000001001101010110000110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.ramt_tile 8 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 26
000000000000001000000010000001001010101000000100000000
000000000000001011000100000001110000111110100000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 26
000000000000001001100000010000000000000000000000000000
000000000000000101000011010000000000000000000000000000
001000000000000000000000000000000000010110100100000000
100000000000000000000000000011000000101001010000000000
010000001110000000000000000001000000101001010000000001
010000000000000101000000000001000000000000000000000000
000000000000000101000000001000000000010110100000000000
000000000000000101000000000101000000101001010010000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001010001111000010000000
000000000000000001100000000000000000010110100000000000
000000000000000000100000000111000000101001010010000000
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000000000000011110010000000

.logic_tile 11 26
000000000001000111100000000101101001001100111000000000
000000000000000000000000000000101000110011000000010000
001000000000000000000000000000001000111100001000000000
100000000000001101000010100000000000111100000000000000
000010000000100001100000000001001110110100010100000000
000001000001010000000000000000001100110100010000000000
000000000000000111000010110111100000010110100000000000
000000000000000000100010000000100000010110100000000000
000000000000000001100000001001000001100000010100000001
000000000001010101100000001001001101110110110000000000
000000000000000000000110110101100001100000010100000000
000000000000000000000010100001101101111001110000000000
000000000000001101000000000001000000100000010100000000
000000000000000001000000000101001110110110110000000000
010000000000000000000110000000000000001111000000000000
110000000000000000000100000000001100001111000000000000

.logic_tile 12 26
000000000000000000000010100001000001000000001000000000
000000000000000000000010100000101000000000000000000000
000000000000000101100110100001001001001100111000000000
000000000000000101000000000000101001110011000000000000
000000001110000000000110110111101001001100111000000000
000000000000000000000010100000101011110011000000000000
000000000000001101000010100011101001001100111000000000
000000000000000101000010100000101011110011000000000000
000000000000000000000000010111101001001100111000000000
000000000000000000000011100000001010110011000000000000
000000000000000000000000010011001001001100111000000000
000000000000001101000011100000101010110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000001000000000000011101000001100111000000000
000000000000000111000011110000001011110011000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000001100000010000000001000000001000000000
000000000000000000000010000000001011000000000000001000
001000000000000000000000000011011010001100111100000000
100000000000001111000000000000111000110011000000000000
000000001000000000000000000111001000001100111100000000
000000000000000000000000000000101001110011000000000000
000000000000000000000110000000001000001100110100000000
000000000000000000000000001011001111110011001000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010001001101000010000000000000
000000000000000000000010111001011011000000000011000010
010000000000000000000000000101100000010110100100000000
010000000000000000000000000000100000010110100000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000001010001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001011110000000010000000
000000000000000000000000000000001000110000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000101000000010001000000000000001000000000
000000000000000000000010010000001101000000000000000000
000000000000001001100000010011101001001100111000000000
000000000000000101100010010000101010110011000000000000
000000000000000000000110000111101001001100111000000000
000000000000000000000110110000101001110011000000000000
000000000000001000000110000101101000001100111000000000
000000000000001001000100000000101110110011000000000000
000000000000001000000000010001101000001100111000000000
000000000000001001000010010000001100110011000000000000
000000000000000000000000010001001001001100111000000000
000000000000000000000010010000101111110011000000000010
000000000000001000000000000111001000001100111000000000
000000000000001001000000000000001011110011000000000000
000000100000000000000000010001101000001100111000000000
000000000000000000000010010000001011110011000000000000

.logic_tile 17 26
000000000000000000000000000111100000000000001000000000
000000000000000000000010100000001110000000000000000000
000000000000000101000010100011001001001100111000000000
000001000000000000000000000000001010110011000000000000
000000000000000000000010100101101000001100111000000000
000000000000000000000000000000101100110011000000000000
000000000000000000000000000111001001001100111000000000
000000000000000101000010100000101001110011000000000000
000000000000001000000110000001101000001100111000000000
000000000000001001000100000000001111110011000000000000
000000000000000000000000000001001000001100111000000000
000000000000000000000010110000101110110011000000000000
000000000000001001100110000011001000001100111000000000
000000000000001001100110110000101011110011000000000000
000000000000001000000000000011101000001100111000000000
000000000000001001000000000000101111110011000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 27
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
001000000000000000000000000001000000000000000100000000
100000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
100000000000000101000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000001100000001111011010101001010100000000
100000000000000000000000000001000000010101010000000000
000000000000000000000000011000001011111001000100000000
000000000000000000000010101011011010110110000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000000001101111001000100000000
000000000000000000000000000111001010110110000000000000
000000000000000000000000010101111110110100010100000000
000000000000000000000010010000001111110100010000000000
000000000000000101100000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000

.logic_tile 4 27
000000000000000000000111110000001000110001010100100000
000000000000000000000011011001011110110010100000000000
001000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000011000000101001010100000001
000000000000000000000000000011001001100110010000000100
000000000000000001100000000000000000000000000000000000
000000000000100000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000000101100000000000001000000000
000000000000000000000011000000000000000000000000001000
001000000000000000000000000111011100001100111100000000
100000000000000000000000000000001011110011000000000000
000000000000000000000000000101001000001100111100000000
000000000000000000000011000000101101110011000000000000
000000000000001000000000000001001000001100110100000000
000000000000000001000000001011100000110011001000000000
000000000000000000000110010000000001001111000100000000
000000000000000000000010000000001100001111000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000111001101000010000010000000
000000000000000000000000001011011010000000000001100000

.ramb_tile 8 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 27
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000111101001001100111000000000
000000000000000000000000000000101011110011000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000001000000000000011001001001100111000000000
000000000000000001000000000000101001110011000000010000
001000000000000111000000010000001000111100001000000000
100000000000000000000010000000000000111100000000000000
000000000000000000000000000111011000101001010100000000
000000000000000000000000000001000000101010100000000000
000000000000000000000000000000001111111001000100000000
000000000000000000000000000011001000110110000000000000
000000000000000001100110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000001101100000000000000001001111000000000000
000000000000000101000000000000001100001111000000000000
110000000000000101100000000000000000000000000000000000
110000000000000000100000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000011101000001100111000000000
000000000000000000000000000000001011110011000000010000
000000000000000000000000000000001000111100001000000000
000000000000000000000000000000000000111100000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 27
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 28
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 29
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 30
000000000000000000
000000000000000000
000000000000000000
001000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 30
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 30
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 33
000000000000000010
000000000000001000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 33
000000000000000000
000000000000001000
000000000000000000
000000000000000000
000000111000000100
000000001000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000
000000000000000000
000000000000000000

.io_tile 18 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000100010
000001010000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 26 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.sym 1 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 2 CLK$SB_IO_IN_$glb_clk
.sym 3 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 4 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E_$glb_ce
.sym 5 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 6 fft_block.start_calc_$glb_ce
.sym 7 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 8 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E_$glb_ce
.sym 40 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 41 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 42 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 43 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 46 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 48 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 49 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 50 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 52 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 54 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 84 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 96 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 177 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[2]
.sym 178 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 179 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[3]
.sym 180 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[1]
.sym 181 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.almost_done
.sym 182 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[5]
.sym 183 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 184 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[6]
.sym 185 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[9]
.sym 203 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[13]
.sym 205 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[10]
.sym 232 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 291 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[5]
.sym 292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_a[0]
.sym 295 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_a[3]
.sym 296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_a[5]
.sym 297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_a[1]
.sym 298 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 325 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 327 fft_block.reg_stage.w_cps_reg[28]
.sym 330 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[5]
.sym 339 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 350 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[7]
.sym 406 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[4]
.sym 407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[6]
.sym 409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[5]
.sym 412 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[3]
.sym 432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 451 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 482 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_a[4]
.sym 526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_a[2]
.sym 554 fft_block.reg_stage.w_cps_reg[28]
.sym 557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_a[6]
.sym 639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_a[7]
.sym 699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[3]
.sym 748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 750 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 755 fft_block.reg_stage.w_input_regs[111]
.sym 861 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFFESS_Q_S
.sym 862 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 864 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFFESS_Q_E
.sym 905 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 976 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 981 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[8]
.sym 1023 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 1096 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[8]
.sym 1142 fft_block.reg_stage.w_cps_reg[35]
.sym 1206 fft_block.reg_stage.w_cps_reg[34]
.sym 1209 fft_block.reg_stage.w_cps_reg[31]
.sym 1252 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 1261 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 1322 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFFESS_Q_S
.sym 1324 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 1363 fft_block.reg_stage.w_cps_in[4]
.sym 1475 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 1477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFFESS_Q_S
.sym 1486 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 1547 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3[2]
.sym 1548 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 1549 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 1550 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 1551 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 1552 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 1573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 1660 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[10]
.sym 1661 fft_block.counter_N_SB_DFFESR_Q_E
.sym 1663 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 1664 fft_block.start_calc
.sym 1690 fft_block.reg_stage.w_index_out[0]
.sym 1742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 1766 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 1773 fft_block.state_SB_DFFESR_Q_R
.sym 1774 fft_block.start_calc_SB_DFFE_Q_E[3]
.sym 1775 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 1776 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 1777 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 1778 fft_block.state_SB_DFFESR_Q_E
.sym 1779 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 1781 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 1805 fft_block.start_calc
.sym 1816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 1819 fft_block.stage_SB_DFFESR_Q_R
.sym 1823 $PACKER_VCC_NET
.sym 1856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 1877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 1887 $PACKER_GND_NET
.sym 1889 fft_block.reg_stage.w_we_c_map
.sym 1890 fft_block.state_SB_DFFESR_Q_R
.sym 1894 fft_block.counter_N[0]
.sym 1906 fft_block.counter_N[1]
.sym 1925 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 1931 fft_block.counter_N[0]
.sym 1945 fft_block.state_SB_DFFESR_Q_E
.sym 1952 fft_block.counter_N[0]
.sym 2000 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 2001 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 2002 fft_block.reg_stage.c_map.state_SB_DFFE_Q_E
.sym 2003 fft_block.reg_stage.c_map.state[0]
.sym 2004 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 2005 fft_block.reg_stage.c_map.stage_data_SB_DFFESR_Q_R
.sym 2007 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 2008 fft_block.fft_finish_SB_DFFE_Q_E
.sym 2009 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[14]
.sym 2025 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[11]
.sym 2048 $PACKER_GND_NET
.sym 2077 $PACKER_GND_NET
.sym 2119 fft_block.reg_stage.c_map.stage_data[0]
.sym 2120 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 2172 fft_block.stage[0]
.sym 2230 count[2]
.sym 2231 count[3]
.sym 2232 count[4]
.sym 2233 count[5]
.sym 2234 count[6]
.sym 2235 count[7]
.sym 2260 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 2261 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 2267 fft_block.reg_stage.c_map.stage_data[0]
.sym 2284 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 2342 count[8]
.sym 2343 count[9]
.sym 2344 count[10]
.sym 2345 count[11]
.sym 2346 count[12]
.sym 2347 count[13]
.sym 2348 count[14]
.sym 2349 count[15]
.sym 2375 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_done_SB_DFFSR_Q_D[1]
.sym 2379 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_S
.sym 2456 count[16]
.sym 2457 count[17]
.sym 2458 count[18]
.sym 2459 count[19]
.sym 2460 count[20]
.sym 2461 insert_data_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 2462 insert_data_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 2463 count[0]
.sym 2488 fft_block.reg_stage.w_cms_reg[0]
.sym 2798 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[2]
.sym 2799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[6]
.sym 2800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[1]
.sym 2802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[3]
.sym 2803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[4]
.sym 2805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[5]
.sym 2818 fft_block.reg_stage.w_cps_reg[7]
.sym 2913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[7]
.sym 3334 CLK$SB_IO_IN
.sym 3339 CLK$SB_IO_IN
.sym 3719 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 3747 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 3774 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 3794 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 3798 $PACKER_VCC_NET
.sym 3806 $PACKER_VCC_NET
.sym 3808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 3819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 3820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 3822 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 3825 $nextpnr_ICESTORM_LC_68$O
.sym 3828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 3831 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 3833 $PACKER_VCC_NET
.sym 3834 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 3835 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 3837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 3839 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 3840 $PACKER_VCC_NET
.sym 3841 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 3845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 3846 $PACKER_VCC_NET
.sym 3847 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 3850 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 3851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 3852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 3853 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 3869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 3873 CLK$SB_IO_IN_$glb_clk
.sym 3874 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 3887 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[13]
.sym 3888 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[10]
.sym 3889 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[11]
.sym 3890 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[6]
.sym 3891 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[12]
.sym 3892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[15]
.sym 3893 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[14]
.sym 3894 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 3929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 3930 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 3933 $PACKER_VCC_NET
.sym 3938 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 3942 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 3968 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 3978 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 3981 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 3989 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 3995 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 4000 $PACKER_VCC_NET
.sym 4001 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 4005 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 4008 $nextpnr_ICESTORM_LC_56$O
.sym 4010 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 4014 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 4016 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 4017 $PACKER_VCC_NET
.sym 4018 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 4020 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 4022 $PACKER_VCC_NET
.sym 4023 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 4024 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 4027 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 4029 $PACKER_VCC_NET
.sym 4030 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 4041 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 4051 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 4052 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 4053 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 4054 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 4056 CLK$SB_IO_IN_$glb_clk
.sym 4057 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 4059 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 4060 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 4061 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 4062 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 4063 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 4064 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 4065 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 4082 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.almost_done
.sym 4088 fft_block.reg_stage.w_cms_reg[27]
.sym 4089 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 4090 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[14]
.sym 4092 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 4093 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 4096 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[3]
.sym 4098 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.almost_done
.sym 4102 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 4111 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 4118 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 4119 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[5]
.sym 4120 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_a[6]
.sym 4123 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_a[3]
.sym 4126 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 4127 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[2]
.sym 4130 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 4133 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[3]
.sym 4135 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 4136 fft_block.reg_stage.w_cps_reg[28]
.sym 4144 fft_block.reg_stage.w_cps_reg[28]
.sym 4146 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[3]
.sym 4147 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 4151 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 4157 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 4159 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_a[3]
.sym 4163 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[2]
.sym 4164 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 4165 fft_block.reg_stage.w_cps_reg[28]
.sym 4170 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 4171 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 4176 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[5]
.sym 4181 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 4187 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_a[6]
.sym 4188 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 4191 CLK$SB_IO_IN_$glb_clk
.sym 4193 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 4194 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 4195 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 4196 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[1]
.sym 4197 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[4]
.sym 4198 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[1]
.sym 4199 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[3]
.sym 4200 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[2]
.sym 4201 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.almost_done
.sym 4206 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_a[6]
.sym 4209 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 4220 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[1]
.sym 4222 fft_block.reg_stage.w_cps_reg[27]
.sym 4226 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 4230 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 4232 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 4234 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[8]
.sym 4235 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 4237 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 4238 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_a[6]
.sym 4247 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_a[0]
.sym 4248 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 4250 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 4259 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_a[5]
.sym 4266 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 4270 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 4272 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 4273 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 4279 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_a[5]
.sym 4281 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 4286 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 4304 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 4310 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 4318 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 4321 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_a[0]
.sym 4322 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 4325 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 4326 CLK$SB_IO_IN_$glb_clk
.sym 4328 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 4329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[17]
.sym 4330 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[4]
.sym 4331 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 4332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[16]
.sym 4333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[5]
.sym 4334 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[2]
.sym 4335 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[4]
.sym 4352 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[3]
.sym 4358 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[1]
.sym 4372 fft_block.reg_stage.w_cps_reg[34]
.sym 4381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[7]
.sym 4382 fft_block.reg_stage.w_cps_reg[31]
.sym 4383 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[6]
.sym 4387 fft_block.reg_stage.w_cps_reg[28]
.sym 4390 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[4]
.sym 4398 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 4401 fft_block.reg_stage.w_cps_reg[34]
.sym 4403 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[5]
.sym 4404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[1]
.sym 4406 fft_block.reg_stage.w_cps_reg[27]
.sym 4409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[8]
.sym 4414 fft_block.reg_stage.w_cps_reg[34]
.sym 4415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 4417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[8]
.sym 4420 fft_block.reg_stage.w_cps_reg[31]
.sym 4421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[5]
.sym 4422 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 4426 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[7]
.sym 4427 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 4428 fft_block.reg_stage.w_cps_reg[28]
.sym 4439 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 4440 fft_block.reg_stage.w_cps_reg[27]
.sym 4441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[1]
.sym 4451 fft_block.reg_stage.w_cps_reg[31]
.sym 4452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[6]
.sym 4453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 4456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 4457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[4]
.sym 4459 fft_block.reg_stage.w_cps_reg[28]
.sym 4461 CLK$SB_IO_IN_$glb_clk
.sym 4463 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 4464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[5]
.sym 4465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 4466 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[6]
.sym 4467 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[5]
.sym 4468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[4]
.sym 4469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[3]
.sym 4476 fft_block.reg_stage.w_cps_reg[31]
.sym 4487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 4488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 4490 fft_block.reg_stage.w_cms_reg[28]
.sym 4492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 4495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 4496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 4497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.almost_done
.sym 4499 fft_block.reg_stage.w_cps_reg[31]
.sym 4503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFFESS_Q_S
.sym 4520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 4527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 4529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 4587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 4592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 4595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 4596 CLK$SB_IO_IN_$glb_clk
.sym 4598 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFFESS_Q_E
.sym 4600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_a[4]
.sym 4602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_a[3]
.sym 4603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFFESS_Q_S
.sym 4605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_a[5]
.sym 4613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.almost_done
.sym 4615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 4624 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 4629 fft_block.reg_stage.w_cms_reg[27]
.sym 4631 fft_block.start_calc
.sym 4632 fft_block.reg_stage.w_cms_reg[27]
.sym 4634 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.almost_done
.sym 4653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 4672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 4680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 4709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 4722 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 4730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 4731 CLK$SB_IO_IN_$glb_clk
.sym 4734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFFESS_Q_S
.sym 4737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 4738 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 4754 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 4756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 4757 $PACKER_VCC_NET
.sym 4759 $PACKER_GND_NET
.sym 4762 fft_block.reg_stage.w_cps_reg[27]
.sym 4769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[8]
.sym 4772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 4774 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 4775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 4787 $PACKER_VCC_NET
.sym 4789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 4795 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 4799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 4804 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 4806 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 4807 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 4818 $nextpnr_ICESTORM_LC_50$O
.sym 4820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 4824 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 4826 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 4827 $PACKER_VCC_NET
.sym 4828 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 4830 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 4832 $PACKER_VCC_NET
.sym 4833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 4834 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 4837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 4839 $PACKER_VCC_NET
.sym 4840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 4843 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 4844 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 4845 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 4846 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 4849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 4866 CLK$SB_IO_IN_$glb_clk
.sym 4867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 4868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 4869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 4870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 4871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 4872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[4]
.sym 4873 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[5]
.sym 4874 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 4877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 4890 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 4893 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 4895 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 4898 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 4899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFFESS_Q_E
.sym 4901 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 4911 fft_block.reg_stage.w_cps_reg[34]
.sym 4933 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.almost_done
.sym 4934 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFFESS_Q_S
.sym 4937 fft_block.start_calc
.sym 4938 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 4943 $PACKER_GND_NET
.sym 4948 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFFESS_Q_E
.sym 4954 fft_block.start_calc
.sym 4955 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 4961 $PACKER_GND_NET
.sym 4972 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.almost_done
.sym 4974 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 4975 fft_block.start_calc
.sym 5000 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFFESS_Q_E
.sym 5001 CLK$SB_IO_IN_$glb_clk
.sym 5002 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFFESS_Q_S
.sym 5004 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 5005 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 5006 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 5007 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 5008 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 5009 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 5010 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 5015 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_DFFESS_Q_S
.sym 5016 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 5027 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 5028 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 5029 $PACKER_GND_NET
.sym 5032 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 5033 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 5034 fft_block.reg_stage.w_cms_reg[28]
.sym 5038 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 5039 fft_block.reg_stage.w_cps_reg[31]
.sym 5046 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 5064 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 5073 fft_block.reg_stage.w_cps_reg[35]
.sym 5078 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 5084 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 5085 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 5095 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 5097 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 5098 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 5128 fft_block.reg_stage.w_cps_reg[35]
.sym 5136 CLK$SB_IO_IN_$glb_clk
.sym 5137 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 5138 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[8]
.sym 5139 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 5140 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 5141 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[7]
.sym 5142 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 5143 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[6]
.sym 5144 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 5145 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 5146 fft_block.start_calc
.sym 5149 fft_block.start_calc
.sym 5163 fft_block.start_calc
.sym 5164 fft_block.reg_stage.w_cms_reg[27]
.sym 5170 fft_block.reg_stage.w_cps_in[7]
.sym 5171 fft_block.reg_stage.w_input_regs[53]
.sym 5198 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 5207 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[8]
.sym 5209 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 5215 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 5220 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 5266 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 5267 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[8]
.sym 5268 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 5269 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 5271 CLK$SB_IO_IN_$glb_clk
.sym 5272 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 5273 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 5274 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 5275 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 5276 fft_block.reg_stage.w_cms_reg[28]
.sym 5278 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 5279 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 5280 fft_block.reg_stage.w_cms_reg[27]
.sym 5291 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 5294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 5299 $PACKER_GND_NET
.sym 5306 fft_block.reg_stage.w_cps_reg[27]
.sym 5308 fft_block.reg_stage.w_cps_reg[35]
.sym 5316 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 5337 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 5350 fft_block.reg_stage.w_cps_in[4]
.sym 5354 fft_block.reg_stage.w_cps_in[7]
.sym 5379 fft_block.reg_stage.w_cps_in[7]
.sym 5398 fft_block.reg_stage.w_cps_in[4]
.sym 5405 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 5406 CLK$SB_IO_IN_$glb_clk
.sym 5409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFFESS_Q_S
.sym 5411 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFFESS_Q_E
.sym 5413 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 5416 fft_block.reg_stage.w_input_regs[54]
.sym 5429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 5435 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 5436 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 5438 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 5439 $PACKER_GND_NET
.sym 5440 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 5442 insert_data
.sym 5468 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 5469 fft_block.start_calc
.sym 5474 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFFESS_Q_S
.sym 5483 $PACKER_GND_NET
.sym 5488 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFFESS_Q_E
.sym 5524 fft_block.start_calc
.sym 5526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 5537 $PACKER_GND_NET
.sym 5540 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFFESS_Q_E
.sym 5541 CLK$SB_IO_IN_$glb_clk
.sym 5542 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFFESS_Q_S
.sym 5543 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 5544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 5545 fft_block.reg_stage.w_cms_reg[34]
.sym 5546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 5547 fft_block.reg_stage.w_cps_reg[27]
.sym 5548 fft_block.reg_stage.w_cps_reg[35]
.sym 5565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 5573 $PACKER_GND_NET
.sym 5574 $PACKER_VCC_NET
.sym 5577 fft_block.reg_stage.w_cms_in[0]
.sym 5581 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 5678 fft_block.reg_stage.w_index_out[2]
.sym 5679 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 5680 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 5681 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[0]
.sym 5682 fft_block.reg_stage.w_index_out[0]
.sym 5683 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[0]
.sym 5684 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[2]
.sym 5685 fft_block.reg_stage.w_index_out[1]
.sym 5695 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 5703 fft_block.start_calc
.sym 5704 fft_block.state_SB_DFFESR_Q_E
.sym 5707 fft_block.counter_N[2]
.sym 5733 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[10]
.sym 5734 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 5736 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 5738 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 5750 fft_block.stage[0]
.sym 5751 fft_block.stage[1]
.sym 5752 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[0]
.sym 5756 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 5758 $PACKER_VCC_NET
.sym 5759 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 5760 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 5763 $nextpnr_ICESTORM_LC_22$O
.sym 5765 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 5769 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 5771 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 5776 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 5777 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[0]
.sym 5778 fft_block.stage[1]
.sym 5779 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 5782 fft_block.stage[0]
.sym 5783 fft_block.stage[1]
.sym 5789 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 5791 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 5796 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 5800 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[10]
.sym 5801 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 5802 fft_block.stage[1]
.sym 5803 fft_block.stage[0]
.sym 5806 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 5807 $PACKER_VCC_NET
.sym 5808 fft_block.stage[0]
.sym 5815 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 5816 fft_block.stage[0]
.sym 5817 fft_block.stage[1]
.sym 5818 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 5819 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[1]
.sym 5820 fft_block.stage_SB_DFFESR_Q_R
.sym 5825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 5828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 5829 addr_count[1]
.sym 5830 fft_block.reg_stage.w_index_out[1]
.sym 5832 fft_block.reg_stage.w_index_out[2]
.sym 5837 fft_block.counter_N[0]
.sym 5839 $PACKER_GND_NET
.sym 5840 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 5868 fft_block.start_calc_SB_DFFE_Q_E[3]
.sym 5871 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 5886 fft_block.counter_N_SB_DFFESR_Q_E
.sym 5889 fft_block.stage_SB_DFFESR_Q_R
.sym 5893 fft_block.stage[0]
.sym 5895 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 5897 $PACKER_VCC_NET
.sym 5898 $nextpnr_ICESTORM_LC_79$O
.sym 5901 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 5904 $nextpnr_ICESTORM_LC_80$I3
.sym 5906 $PACKER_VCC_NET
.sym 5907 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 5914 $nextpnr_ICESTORM_LC_80$I3
.sym 5918 fft_block.counter_N_SB_DFFESR_Q_E
.sym 5930 fft_block.stage[0]
.sym 5936 fft_block.stage_SB_DFFESR_Q_R
.sym 5945 fft_block.start_calc_SB_DFFE_Q_E[3]
.sym 5946 CLK$SB_IO_IN_$glb_clk
.sym 5950 fft_block.counter_N[2]
.sym 5951 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 5952 fft_block.counter_N_SB_DFFESR_Q_E
.sym 5953 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 5954 fft_block.counter_N[0]
.sym 5955 fft_block.counter_N[1]
.sym 5964 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 5974 fft_block.stage[0]
.sym 5976 fft_block.stage[1]
.sym 5977 fft_block.counter_N[0]
.sym 5978 addr_count_SB_DFFESR_Q_R[2]
.sym 5979 $PACKER_GND_NET
.sym 5980 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 5981 insert_data
.sym 5982 insert_data
.sym 5986 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 5988 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 5990 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 6005 fft_block.state_SB_DFFESR_Q_R
.sym 6006 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 6008 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 6012 fft_block.state_SB_DFFESR_Q_E
.sym 6014 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 6017 insert_data
.sym 6021 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 6022 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 6025 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 6028 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 6029 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 6030 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 6040 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 6043 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 6046 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 6047 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 6048 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 6049 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 6052 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 6054 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 6060 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 6065 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 6071 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 6072 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 6073 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 6076 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 6077 insert_data
.sym 6078 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 6079 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 6080 fft_block.state_SB_DFFESR_Q_E
.sym 6081 CLK$SB_IO_IN_$glb_clk
.sym 6082 fft_block.state_SB_DFFESR_Q_R
.sym 6083 fft_block.sel_in_SB_DFFE_Q_E
.sym 6084 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 6085 fft_block.fill_regs_SB_DFFE_Q_E
.sym 6086 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 6087 fft_block.fill_regs
.sym 6088 fft_block.fill_regs_SB_DFFE_Q_D
.sym 6089 fft_block.fft_finish_SB_DFFE_Q_E
.sym 6096 fft_block.counter_N[0]
.sym 6100 fft_block.counter_N[1]
.sym 6109 fft_block.reg_stage.w_cms_in[0]
.sym 6114 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 6115 fft_block.reg_stage.w_cps_in[8]
.sym 6117 $PACKER_GND_NET
.sym 6120 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 6145 fft_block.state_SB_DFFESR_Q_R
.sym 6156 fft_block.fill_regs
.sym 6163 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 6188 fft_block.fill_regs
.sym 6193 fft_block.state_SB_DFFESR_Q_R
.sym 6215 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 6216 CLK$SB_IO_IN_$glb_clk
.sym 6219 fft_block.reg_stage.w_cps_in[7]
.sym 6220 fft_block.reg_stage.w_cps_in[8]
.sym 6225 fft_block.reg_stage.w_cms_in[0]
.sym 6245 fft_block.reg_stage.w_we_c_map
.sym 6251 fft_block.start_calc
.sym 6273 fft_block.reg_stage.c_map.state_SB_DFFE_Q_E
.sym 6274 fft_block.reg_stage.c_map.state[0]
.sym 6275 fft_block.fill_regs
.sym 6282 fft_block.reg_stage.w_we_c_map
.sym 6284 fft_block.stage[1]
.sym 6286 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 6289 fft_block.reg_stage.w_c_map_addr[1]
.sym 6290 fft_block.reg_stage.w_c_map_addr[0]
.sym 6292 fft_block.stage[0]
.sym 6295 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 6297 fft_block.reg_stage.w_c_map_addr[1]
.sym 6304 fft_block.stage[1]
.sym 6305 fft_block.reg_stage.c_map.state[0]
.sym 6310 fft_block.reg_stage.c_map.state[0]
.sym 6311 fft_block.reg_stage.w_c_map_addr[1]
.sym 6312 fft_block.reg_stage.w_c_map_addr[0]
.sym 6313 fft_block.fill_regs
.sym 6316 fft_block.reg_stage.w_c_map_addr[1]
.sym 6317 fft_block.reg_stage.w_c_map_addr[0]
.sym 6318 fft_block.fill_regs
.sym 6319 fft_block.reg_stage.c_map.state[0]
.sym 6325 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 6328 fft_block.reg_stage.w_we_c_map
.sym 6329 fft_block.reg_stage.w_c_map_addr[0]
.sym 6331 fft_block.reg_stage.w_c_map_addr[1]
.sym 6334 fft_block.stage[0]
.sym 6336 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 6346 fft_block.reg_stage.c_map.state[0]
.sym 6350 fft_block.reg_stage.c_map.state_SB_DFFE_Q_E
.sym 6351 CLK$SB_IO_IN_$glb_clk
.sym 6353 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 6354 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 6355 fft_block.reg_stage.w_c_map_addr[1]
.sym 6356 fft_block.reg_stage.w_c_map_addr[0]
.sym 6357 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 6361 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 6365 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 6377 fft_block.reg_stage.w_cps_in[8]
.sym 6386 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 6388 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 6419 fft_block.reg_stage.c_map.stage_data_SB_DFFESR_Q_R
.sym 6425 fft_block.reg_stage.w_c_map_addr[0]
.sym 6433 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 6436 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 6469 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 6478 fft_block.reg_stage.w_c_map_addr[0]
.sym 6485 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 6486 CLK$SB_IO_IN_$glb_clk
.sym 6487 fft_block.reg_stage.c_map.stage_data_SB_DFFESR_Q_R
.sym 6491 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_S
.sym 6493 insert_data_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 6494 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 6500 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 6502 fft_block.reg_stage.c_map.stage_data[0]
.sym 6509 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 6511 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 6512 fft_block.reg_stage.w_cms_in[7]
.sym 6514 addr_count_SB_DFFESR_Q_R[2]
.sym 6517 count[1]
.sym 6521 insert_data
.sym 6524 count[2]
.sym 6526 count[0]
.sym 6545 count[1]
.sym 6546 count[5]
.sym 6556 count[7]
.sym 6559 count[2]
.sym 6560 count[3]
.sym 6563 count[6]
.sym 6569 count[4]
.sym 6571 count[0]
.sym 6573 $nextpnr_ICESTORM_LC_3$O
.sym 6575 count[0]
.sym 6579 count_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 6581 count[1]
.sym 6585 count_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 6588 count[2]
.sym 6589 count_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 6591 count_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 6594 count[3]
.sym 6595 count_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 6597 count_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 6599 count[4]
.sym 6601 count_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 6603 count_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 6606 count[5]
.sym 6607 count_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 6609 count_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 6612 count[6]
.sym 6613 count_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 6615 count_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 6617 count[7]
.sym 6619 count_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 6621 CLK$SB_IO_IN_$glb_clk
.sym 6625 insert_data_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 6627 fft_block.reg_stage.w_cms_reg[0]
.sym 6629 insert_data_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 6630 insert_data_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 6637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 6643 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_E
.sym 6648 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 6657 $PACKER_GND_NET
.sym 6671 count_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 6676 count[8]
.sym 6678 count[10]
.sym 6681 count[13]
.sym 6682 count[14]
.sym 6693 count[9]
.sym 6696 count[12]
.sym 6699 count[15]
.sym 6703 count[11]
.sym 6708 count_SB_DFF_Q_D_SB_LUT4_O_I3[9]
.sym 6711 count[8]
.sym 6712 count_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 6714 count_SB_DFF_Q_D_SB_LUT4_O_I3[10]
.sym 6717 count[9]
.sym 6718 count_SB_DFF_Q_D_SB_LUT4_O_I3[9]
.sym 6720 count_SB_DFF_Q_D_SB_LUT4_O_I3[11]
.sym 6723 count[10]
.sym 6724 count_SB_DFF_Q_D_SB_LUT4_O_I3[10]
.sym 6726 count_SB_DFF_Q_D_SB_LUT4_O_I3[12]
.sym 6728 count[11]
.sym 6730 count_SB_DFF_Q_D_SB_LUT4_O_I3[11]
.sym 6732 count_SB_DFF_Q_D_SB_LUT4_O_I3[13]
.sym 6735 count[12]
.sym 6736 count_SB_DFF_Q_D_SB_LUT4_O_I3[12]
.sym 6738 count_SB_DFF_Q_D_SB_LUT4_O_I3[14]
.sym 6741 count[13]
.sym 6742 count_SB_DFF_Q_D_SB_LUT4_O_I3[13]
.sym 6744 count_SB_DFF_Q_D_SB_LUT4_O_I3[15]
.sym 6747 count[14]
.sym 6748 count_SB_DFF_Q_D_SB_LUT4_O_I3[14]
.sym 6750 count_SB_DFF_Q_D_SB_LUT4_O_I3[16]
.sym 6753 count[15]
.sym 6754 count_SB_DFF_Q_D_SB_LUT4_O_I3[15]
.sym 6756 CLK$SB_IO_IN_$glb_clk
.sym 6760 count[1]
.sym 6762 insert_data
.sym 6764 insert_data_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 6770 fft_block.reg_stage.w_cms_reg[11]
.sym 6787 fft_block.start_calc
.sym 6801 fft_block.reg_stage.w_cms_reg[11]
.sym 6806 count_SB_DFF_Q_D_SB_LUT4_O_I3[16]
.sym 6815 count[2]
.sym 6821 count[18]
.sym 6826 count[15]
.sym 6827 count[16]
.sym 6828 count[17]
.sym 6830 count[19]
.sym 6831 count[20]
.sym 6834 count[0]
.sym 6839 insert_data
.sym 6843 count_SB_DFF_Q_D_SB_LUT4_O_I3[17]
.sym 6846 count[16]
.sym 6847 count_SB_DFF_Q_D_SB_LUT4_O_I3[16]
.sym 6849 count_SB_DFF_Q_D_SB_LUT4_O_I3[18]
.sym 6852 count[17]
.sym 6853 count_SB_DFF_Q_D_SB_LUT4_O_I3[17]
.sym 6855 count_SB_DFF_Q_D_SB_LUT4_O_I3[19]
.sym 6857 count[18]
.sym 6859 count_SB_DFF_Q_D_SB_LUT4_O_I3[18]
.sym 6861 count_SB_DFF_Q_D_SB_LUT4_O_I3[20]
.sym 6864 count[19]
.sym 6865 count_SB_DFF_Q_D_SB_LUT4_O_I3[19]
.sym 6868 count[20]
.sym 6871 count_SB_DFF_Q_D_SB_LUT4_O_I3[20]
.sym 6874 insert_data
.sym 6875 count[2]
.sym 6876 count[19]
.sym 6877 count[20]
.sym 6880 count[16]
.sym 6881 count[17]
.sym 6882 count[15]
.sym 6883 count[18]
.sym 6888 count[0]
.sym 6891 CLK$SB_IO_IN_$glb_clk
.sym 6893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 6894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFFESS_Q_E
.sym 6895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 6899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFFESS_Q_S
.sym 6922 fft_block.reg_stage.w_cps_in[8]
.sym 6924 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 6926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 6927 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 7029 fft_block.reg_stage.w_cms_reg[1]
.sym 7030 fft_block.reg_stage.w_cps_reg[4]
.sym 7031 fft_block.reg_stage.w_cps_reg[8]
.sym 7033 fft_block.reg_stage.w_cms_reg[7]
.sym 7035 fft_block.reg_stage.w_cps_reg[7]
.sym 7041 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFFESS_Q_S
.sym 7052 fft_block.reg_stage.w_cms_in[7]
.sym 7163 fft_block.reg_stage.w_cms_reg[16]
.sym 7165 fft_block.reg_stage.w_cms_reg[10]
.sym 7167 fft_block.reg_stage.w_cps_reg[17]
.sym 7169 fft_block.reg_stage.w_cps_reg[16]
.sym 7175 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 7178 fft_block.reg_stage.w_cps_reg[8]
.sym 7186 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[16]
.sym 7196 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 7217 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[7]
.sym 7225 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[6]
.sym 7228 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[3]
.sym 7229 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[4]
.sym 7230 fft_block.reg_stage.w_cms_reg[11]
.sym 7232 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 7239 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[5]
.sym 7240 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[2]
.sym 7242 fft_block.reg_stage.w_cms_reg[10]
.sym 7249 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 7250 fft_block.reg_stage.w_cms_reg[11]
.sym 7252 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[3]
.sym 7255 fft_block.reg_stage.w_cms_reg[11]
.sym 7256 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 7257 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[7]
.sym 7261 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 7262 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[2]
.sym 7264 fft_block.reg_stage.w_cms_reg[10]
.sym 7273 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[4]
.sym 7274 fft_block.reg_stage.w_cms_reg[11]
.sym 7275 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 7279 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[5]
.sym 7280 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 7281 fft_block.reg_stage.w_cms_reg[10]
.sym 7291 fft_block.reg_stage.w_cms_reg[10]
.sym 7292 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[6]
.sym 7294 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 7296 CLK$SB_IO_IN_$glb_clk
.sym 7300 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[8]
.sym 7316 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[1]
.sym 7351 fft_block.reg_stage.w_cms_reg[16]
.sym 7380 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 7391 fft_block.reg_stage.w_cms_reg[16]
.sym 7431 CLK$SB_IO_IN_$glb_clk
.sym 7432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 8235 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 8350 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 8351 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 8352 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 8353 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 8354 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 8355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 8356 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 8359 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 8369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.almost_done
.sym 8381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[11]
.sym 8394 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 8399 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[5]
.sym 8404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 8413 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 8429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 8430 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 8431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 8433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 8436 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 8438 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 8440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 8441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 8444 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 8445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 8446 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 8448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 8449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[6]
.sym 8452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[3]
.sym 8455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 8457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 8459 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 8460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 8461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 8465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 8466 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 8468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 8471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 8472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 8474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 8477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[6]
.sym 8483 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 8485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 8486 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 8489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 8490 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 8492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 8495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 8497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 8498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 8503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[3]
.sym 8506 CLK$SB_IO_IN_$glb_clk
.sym 8507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 8508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 8509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 8510 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[2]
.sym 8511 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[15]
.sym 8512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[12]
.sym 8513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[13]
.sym 8514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[4]
.sym 8515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 8516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[12]
.sym 8520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 8530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 8532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 8533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 8534 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[17]
.sym 8536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[4]
.sym 8538 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 8540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[16]
.sym 8541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 8543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 8549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[13]
.sym 8550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[9]
.sym 8551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[11]
.sym 8552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[1]
.sym 8553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[12]
.sym 8554 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[4]
.sym 8556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[6]
.sym 8558 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[10]
.sym 8559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[3]
.sym 8562 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[15]
.sym 8563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[14]
.sym 8565 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[5]
.sym 8566 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[16]
.sym 8569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 8570 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[2]
.sym 8580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 8581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 8583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[9]
.sym 8584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 8587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 8589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[10]
.sym 8590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[1]
.sym 8591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 8593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 8595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[2]
.sym 8596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[11]
.sym 8597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 8599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 8601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[12]
.sym 8602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[3]
.sym 8603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 8605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 8607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[4]
.sym 8608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[13]
.sym 8609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 8611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 8613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[5]
.sym 8614 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[14]
.sym 8615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 8617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 8619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[6]
.sym 8620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[15]
.sym 8621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 8623 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 8625 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 8626 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[16]
.sym 8627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 8632 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 8633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 8634 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 8635 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 8636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 8637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 8638 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 8640 $PACKER_VCC_NET
.sym 8643 $PACKER_VCC_NET
.sym 8644 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 8647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 8653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 8654 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[9]
.sym 8655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 8656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[2]
.sym 8657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[5]
.sym 8663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[11]
.sym 8664 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[6]
.sym 8666 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[2]
.sym 8667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 8672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 8673 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[17]
.sym 8674 fft_block.reg_stage.w_cms_reg[27]
.sym 8675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[5]
.sym 8678 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 8679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[2]
.sym 8684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[4]
.sym 8686 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_a[1]
.sym 8687 fft_block.reg_stage.w_cms_reg[28]
.sym 8692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 8700 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[3]
.sym 8702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[3]
.sym 8704 $nextpnr_ICESTORM_LC_13$I3
.sym 8706 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[17]
.sym 8707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 8708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 8714 $nextpnr_ICESTORM_LC_13$I3
.sym 8718 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[3]
.sym 8723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_a[1]
.sym 8724 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 8729 fft_block.reg_stage.w_cms_reg[28]
.sym 8730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[5]
.sym 8731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 8735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[2]
.sym 8736 fft_block.reg_stage.w_cms_reg[28]
.sym 8738 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 8741 fft_block.reg_stage.w_cms_reg[27]
.sym 8742 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[4]
.sym 8743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 8747 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[3]
.sym 8748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 8750 fft_block.reg_stage.w_cms_reg[27]
.sym 8752 CLK$SB_IO_IN_$glb_clk
.sym 8754 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 8755 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 8756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[11]
.sym 8757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[9]
.sym 8758 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[16]
.sym 8759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[17]
.sym 8760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[14]
.sym 8761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[10]
.sym 8769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.almost_done
.sym 8770 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 8774 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 8775 fft_block.reg_stage.w_cms_reg[28]
.sym 8777 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 8778 fft_block.reg_stage.w_cps_reg[28]
.sym 8779 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 8780 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 8781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 8782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[2]
.sym 8789 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[7]
.sym 8795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 8799 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 8800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[4]
.sym 8803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 8804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 8805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 8806 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 8807 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[5]
.sym 8808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 8811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 8813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 8825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_a[4]
.sym 8826 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_a[2]
.sym 8829 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 8835 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 8836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 8837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 8841 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_a[4]
.sym 8842 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 8847 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 8852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 8854 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 8855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 8860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[5]
.sym 8864 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_a[2]
.sym 8866 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 8870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[4]
.sym 8875 CLK$SB_IO_IN_$glb_clk
.sym 8876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 8878 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 8879 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[8]
.sym 8880 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 8881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[6]
.sym 8882 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[2]
.sym 8883 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[1]
.sym 8884 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 8889 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 8890 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[14]
.sym 8892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[9]
.sym 8894 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 8897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 8900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[14]
.sym 8901 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[5]
.sym 8903 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[4]
.sym 8904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 8905 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_S
.sym 8911 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 8920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[1]
.sym 8922 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_a[3]
.sym 8928 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_a[4]
.sym 8929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[6]
.sym 8933 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_a[5]
.sym 8936 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 8938 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 8940 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_a[7]
.sym 8944 fft_block.reg_stage.w_cms_reg[28]
.sym 8945 fft_block.reg_stage.w_cms_reg[27]
.sym 8948 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 8949 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[7]
.sym 8951 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 8953 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_a[7]
.sym 8957 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 8959 fft_block.reg_stage.w_cms_reg[28]
.sym 8960 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[6]
.sym 8963 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[1]
.sym 8965 fft_block.reg_stage.w_cms_reg[27]
.sym 8966 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 8970 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[7]
.sym 8971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 8972 fft_block.reg_stage.w_cms_reg[27]
.sym 8975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_a[5]
.sym 8977 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 8982 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 8983 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_a[4]
.sym 8987 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 8989 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_a[3]
.sym 8998 CLK$SB_IO_IN_$glb_clk
.sym 9000 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[6]
.sym 9001 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 9002 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_a[2]
.sym 9003 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_a[6]
.sym 9004 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_a[7]
.sym 9005 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_a[1]
.sym 9006 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_a[0]
.sym 9007 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[2]
.sym 9016 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 9022 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 9025 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 9026 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 9027 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 9028 fft_block.reg_stage.w_input_regs[61]
.sym 9029 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 9030 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 9031 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9033 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 9035 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 9041 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 9046 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 9049 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 9050 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFFESS_Q_S
.sym 9055 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.almost_done
.sym 9057 fft_block.start_calc
.sym 9059 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 9067 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 9075 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 9076 fft_block.start_calc
.sym 9077 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.almost_done
.sym 9087 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 9101 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 9107 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFFESS_Q_S
.sym 9117 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 9120 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 9121 CLK$SB_IO_IN_$glb_clk
.sym 9123 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_S
.sym 9124 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 9125 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 9126 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9127 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9128 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_E
.sym 9129 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9130 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9131 fft_block.counter_N[2]
.sym 9134 fft_block.counter_N[2]
.sym 9135 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFFESS_Q_E
.sym 9137 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.almost_done
.sym 9144 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 9147 fft_block.reg_stage.w_input_regs[59]
.sym 9148 fft_block.reg_stage.w_input_regs[52]
.sym 9149 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 9151 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 9154 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 9156 fft_block.reg_stage.w_cms_reg[34]
.sym 9158 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 9169 fft_block.start_calc
.sym 9173 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 9177 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFFESS_Q_S
.sym 9183 $PACKER_GND_NET
.sym 9191 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFFESS_Q_E
.sym 9193 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 9203 fft_block.start_calc
.sym 9206 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 9221 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 9229 $PACKER_GND_NET
.sym 9243 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFFESS_Q_E
.sym 9244 CLK$SB_IO_IN_$glb_clk
.sym 9245 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFFESS_Q_S
.sym 9246 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 9247 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9248 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 9249 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9250 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 9251 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[7]
.sym 9252 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 9253 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 9256 fft_block.reg_stage.w_cps_in[7]
.sym 9260 fft_block.reg_stage.w_input_regs[60]
.sym 9263 $PACKER_GND_NET
.sym 9271 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 9273 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[7]
.sym 9274 fft_block.reg_stage.w_input_regs[63]
.sym 9277 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 9280 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[6]
.sym 9281 fft_block.reg_stage.w_cps_reg[28]
.sym 9289 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 9290 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9291 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 9292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 9298 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 9300 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 9303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 9305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 9306 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[6]
.sym 9307 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 9308 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 9313 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 9316 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[5]
.sym 9318 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 9320 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 9321 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 9323 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9327 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 9332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 9334 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 9339 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 9341 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 9344 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[5]
.sym 9345 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 9346 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 9347 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9350 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 9351 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 9352 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[6]
.sym 9353 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 9357 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 9358 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 9367 CLK$SB_IO_IN_$glb_clk
.sym 9369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 9370 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9371 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 9372 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 9373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9374 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 9385 fft_block.reg_stage.w_input_regs[62]
.sym 9389 fft_block.reg_stage.w_input_regs[58]
.sym 9393 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 9398 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[4]
.sym 9401 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 9410 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 9414 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 9419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 9421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9426 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 9435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 9440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 9442 $nextpnr_ICESTORM_LC_71$O
.sym 9445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 9450 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 9454 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 9456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 9458 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 9460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 9462 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 9464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 9466 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 9469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 9470 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 9472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 9474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 9476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 9478 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 9481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 9482 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 9484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 9486 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 9488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 9493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9494 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9497 fft_block.reg_stage.w_cps_reg[28]
.sym 9498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 9514 $PACKER_VCC_NET
.sym 9517 fft_block.reg_stage.w_c_in[1]
.sym 9518 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFFESS_Q_S
.sym 9522 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 9526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 9528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 9534 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 9535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 9536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 9538 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 9539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 9540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 9541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 9543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 9545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 9547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 9548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[8]
.sym 9550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 9551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 9552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[7]
.sym 9556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9557 fft_block.reg_stage.w_input_regs[53]
.sym 9558 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9562 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 9567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 9569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 9572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 9574 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 9575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 9578 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 9579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 9580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 9584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 9586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 9587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[8]
.sym 9590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 9591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 9592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 9596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[7]
.sym 9598 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 9599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 9602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9603 fft_block.reg_stage.w_input_regs[53]
.sym 9605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 9608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 9609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 9610 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 9613 CLK$SB_IO_IN_$glb_clk
.sym 9615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[7]
.sym 9617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[6]
.sym 9619 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[5]
.sym 9620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[6]
.sym 9627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 9629 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 9630 $PACKER_GND_NET
.sym 9635 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 9639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 9640 fft_block.reg_stage.w_cps_reg[25]
.sym 9641 fft_block.sel_in
.sym 9643 fft_block.reg_stage.w_cms_reg[34]
.sym 9644 fft_block.reg_stage.w_cms_in[1]
.sym 9646 fft_block.reg_stage.w_input_regs[55]
.sym 9659 fft_block.reg_stage.w_cms_in[0]
.sym 9660 fft_block.reg_stage.w_cms_in[1]
.sym 9661 fft_block.reg_stage.w_input_regs[53]
.sym 9662 fft_block.reg_stage.w_input_regs[55]
.sym 9665 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9666 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 9667 fft_block.reg_stage.w_input_regs[54]
.sym 9668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 9670 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 9673 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9674 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 9686 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9689 fft_block.reg_stage.w_input_regs[55]
.sym 9690 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 9695 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 9697 fft_block.reg_stage.w_input_regs[53]
.sym 9698 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9701 fft_block.reg_stage.w_input_regs[55]
.sym 9702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 9704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9708 fft_block.reg_stage.w_cms_in[1]
.sym 9719 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 9721 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9722 fft_block.reg_stage.w_input_regs[54]
.sym 9726 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 9727 fft_block.reg_stage.w_input_regs[54]
.sym 9728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 9731 fft_block.reg_stage.w_cms_in[0]
.sym 9735 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 9736 CLK$SB_IO_IN_$glb_clk
.sym 9739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFFESS_Q_E
.sym 9742 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[8]
.sym 9753 fft_block.reg_stage.w_cms_in[0]
.sym 9754 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 9756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 9758 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 9763 fft_block.reg_stage.w_cps_in[4]
.sym 9764 fft_block.reg_stage.w_cps_in[7]
.sym 9771 fft_block.reg_stage.w_cps_in[8]
.sym 9772 fft_block.reg_stage.w_cps_in[0]
.sym 9773 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFFESS_Q_E
.sym 9784 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 9785 $PACKER_GND_NET
.sym 9787 fft_block.start_calc
.sym 9792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 9794 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 9797 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFFESS_Q_E
.sym 9808 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFFESS_Q_S
.sym 9818 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 9820 fft_block.start_calc
.sym 9831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 9832 fft_block.start_calc
.sym 9833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 9843 $PACKER_GND_NET
.sym 9858 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFFESS_Q_E
.sym 9859 CLK$SB_IO_IN_$glb_clk
.sym 9860 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_DFFESS_Q_S
.sym 9861 fft_block.reg_stage.w_cps_reg[25]
.sym 9862 fft_block.reg_stage.w_cps_reg[22]
.sym 9863 fft_block.reg_stage.w_cms_reg[19]
.sym 9864 fft_block.reg_stage.w_cps_reg[18]
.sym 9865 fft_block.reg_stage.w_cms_reg[18]
.sym 9867 fft_block.reg_stage.w_cps_reg[26]
.sym 9868 fft_block.reg_stage.w_cms_reg[25]
.sym 9870 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[1]
.sym 9873 fft_block.start_calc
.sym 9878 fft_block.reg_stage.w_input_regs[53]
.sym 9884 fft_block.counter_N[2]
.sym 9885 fft_block.reg_stage.w_cms_in[7]
.sym 9889 fft_block.stage_SB_DFFESR_Q_R
.sym 9892 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 9894 fft_block.reg_stage.w_cps_in[4]
.sym 9903 fft_block.reg_stage.w_cms_in[7]
.sym 9904 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 9906 fft_block.reg_stage.w_index_out[0]
.sym 9908 insert_data
.sym 9910 fft_block.reg_stage.w_index_out[2]
.sym 9917 fft_block.reg_stage.w_index_out[1]
.sym 9927 fft_block.counter_N[2]
.sym 9928 addr_count[2]
.sym 9931 fft_block.reg_stage.w_cps_in[8]
.sym 9932 fft_block.reg_stage.w_cps_in[0]
.sym 9935 insert_data
.sym 9936 addr_count[2]
.sym 9937 fft_block.counter_N[2]
.sym 9941 fft_block.reg_stage.w_index_out[2]
.sym 9942 fft_block.reg_stage.w_index_out[0]
.sym 9944 fft_block.reg_stage.w_index_out[1]
.sym 9948 fft_block.reg_stage.w_cms_in[7]
.sym 9953 fft_block.reg_stage.w_index_out[2]
.sym 9954 fft_block.reg_stage.w_index_out[1]
.sym 9956 fft_block.reg_stage.w_index_out[0]
.sym 9962 fft_block.reg_stage.w_cps_in[0]
.sym 9966 fft_block.reg_stage.w_cps_in[8]
.sym 9981 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 9982 CLK$SB_IO_IN_$glb_clk
.sym 9986 addr_count[2]
.sym 9987 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[2]
.sym 9988 addr_count[0]
.sym 9989 addr_count[1]
.sym 9990 addr_count_SB_DFFESR_Q_R[2]
.sym 9997 fft_block.counter_N[0]
.sym 10003 fft_block.reg_stage.w_input_regs[3]
.sym 10004 fft_block.counter_N[0]
.sym 10011 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 10012 fft_block.counter_N[2]
.sym 10016 fft_block.reg_stage.w_c_in[1]
.sym 10027 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 10028 fft_block.stage[0]
.sym 10029 fft_block.stage[1]
.sym 10031 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 10033 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 10035 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3[2]
.sym 10036 insert_data
.sym 10037 fft_block.stage[1]
.sym 10040 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 10045 addr_count[0]
.sym 10046 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[0]
.sym 10047 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[2]
.sym 10051 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 10052 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[0]
.sym 10053 fft_block.counter_N[0]
.sym 10054 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 10058 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[2]
.sym 10059 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[0]
.sym 10061 fft_block.stage[1]
.sym 10064 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 10065 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 10066 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 10067 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 10070 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 10071 fft_block.stage[0]
.sym 10073 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[0]
.sym 10076 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[0]
.sym 10077 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 10078 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 10083 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 10084 fft_block.stage[1]
.sym 10085 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3[2]
.sym 10088 fft_block.counter_N[0]
.sym 10089 addr_count[0]
.sym 10091 insert_data
.sym 10094 fft_block.stage[1]
.sym 10095 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 10096 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 10097 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 10100 fft_block.stage[0]
.sym 10101 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 10102 fft_block.stage[1]
.sym 10103 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[0]
.sym 10108 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 10109 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 10110 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 10111 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 10112 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 10114 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 10120 addr_count_SB_DFFESR_Q_R[2]
.sym 10121 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 10123 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 10125 fft_block.counter_N[0]
.sym 10129 fft_block.reg_stage.w_index_out[0]
.sym 10132 fft_block.counter_N[0]
.sym 10133 fft_block.sel_in
.sym 10136 fft_block.reg_stage.w_cms_in[1]
.sym 10138 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 10139 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 10140 fft_block.counter_N[2]
.sym 10142 fft_block.reg_stage.w_cms_in[0]
.sym 10153 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 10154 addr_count_SB_DFFESR_Q_R[2]
.sym 10158 fft_block.counter_N[2]
.sym 10159 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[2]
.sym 10161 fft_block.stage_SB_DFFESR_Q_R
.sym 10162 fft_block.counter_N[0]
.sym 10163 fft_block.counter_N[1]
.sym 10166 fft_block.sel_in_SB_DFFE_Q_E
.sym 10169 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 10170 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[1]
.sym 10174 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 10177 insert_data
.sym 10179 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 10180 $nextpnr_ICESTORM_LC_21$O
.sym 10183 insert_data
.sym 10186 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[3]
.sym 10188 insert_data
.sym 10193 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[2]
.sym 10195 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[1]
.sym 10196 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[3]
.sym 10199 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 10206 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 10212 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 10213 fft_block.counter_N[2]
.sym 10214 addr_count_SB_DFFESR_Q_R[2]
.sym 10217 insert_data
.sym 10219 fft_block.counter_N[1]
.sym 10220 fft_block.counter_N[0]
.sym 10223 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 10227 fft_block.sel_in_SB_DFFE_Q_E
.sym 10228 CLK$SB_IO_IN_$glb_clk
.sym 10229 fft_block.stage_SB_DFFESR_Q_R
.sym 10232 fft_block.sel_in_SB_DFFE_Q_E
.sym 10237 fft_block.sel_in
.sym 10240 fft_block.reg_stage.w_cps_in[7]
.sym 10244 $PACKER_VCC_NET
.sym 10246 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 10247 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 10250 $PACKER_VCC_NET
.sym 10253 fft_block.reg_stage.w_cps_in[8]
.sym 10255 fft_block.reg_stage.w_cps_in[4]
.sym 10256 fft_block.reg_stage.w_cps_in[7]
.sym 10257 fft_block.stage[0]
.sym 10258 fft_block.reg_stage.w_cps_in[8]
.sym 10260 fft_block.counter_N[1]
.sym 10262 insert_data
.sym 10263 fft_block.reg_stage.w_cps_in[0]
.sym 10272 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 10273 fft_block.start_calc_SB_DFFE_Q_E[3]
.sym 10275 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 10276 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 10277 fft_block.counter_N[0]
.sym 10281 fft_block.counter_N[2]
.sym 10282 fft_block.stage[0]
.sym 10283 fft_block.stage[1]
.sym 10284 fft_block.fill_regs_SB_DFFE_Q_D
.sym 10287 insert_data
.sym 10290 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 10294 fft_block.counter_N[1]
.sym 10298 fft_block.counter_N_SB_DFFESR_Q_E
.sym 10303 $nextpnr_ICESTORM_LC_10$O
.sym 10306 fft_block.counter_N[0]
.sym 10309 fft_block.counter_N_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 10312 fft_block.counter_N[1]
.sym 10317 fft_block.counter_N[2]
.sym 10319 fft_block.counter_N_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 10322 fft_block.stage[1]
.sym 10323 fft_block.stage[0]
.sym 10324 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 10325 fft_block.start_calc_SB_DFFE_Q_E[3]
.sym 10328 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 10329 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 10330 insert_data
.sym 10331 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 10334 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 10336 fft_block.stage[1]
.sym 10337 fft_block.stage[0]
.sym 10342 fft_block.counter_N[0]
.sym 10348 fft_block.counter_N[1]
.sym 10349 fft_block.counter_N[0]
.sym 10350 fft_block.counter_N_SB_DFFESR_Q_E
.sym 10351 CLK$SB_IO_IN_$glb_clk
.sym 10352 fft_block.fill_regs_SB_DFFE_Q_D
.sym 10353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[11]
.sym 10354 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[12]
.sym 10355 fft_block.reg_stage.w_cms_in[1]
.sym 10356 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[9]
.sym 10357 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[8]
.sym 10358 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 10360 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[14]
.sym 10364 fft_block.reg_stage.w_cps_in[8]
.sym 10370 fft_block.sel_in
.sym 10371 fft_block.counter_N[2]
.sym 10373 fft_block.start_calc
.sym 10377 fft_block.reg_stage.w_cms_in[7]
.sym 10378 fft_block.counter_N[2]
.sym 10380 fft_block.reg_stage.c_map.stage_data[0]
.sym 10381 fft_block.reg_stage.w_cps_in[4]
.sym 10384 fft_block.reg_stage.w_cps_in[7]
.sym 10386 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 10388 fft_block.counter_N[1]
.sym 10396 fft_block.fill_regs_SB_DFFE_Q_E
.sym 10397 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 10399 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 10400 fft_block.stage[0]
.sym 10402 fft_block.stage[1]
.sym 10403 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 10407 fft_block.fill_regs_SB_DFFE_Q_D
.sym 10408 insert_data
.sym 10410 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 10413 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 10414 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 10415 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 10423 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 10427 fft_block.stage[0]
.sym 10428 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 10429 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 10430 fft_block.stage[1]
.sym 10434 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 10436 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 10439 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 10440 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 10441 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 10442 insert_data
.sym 10445 insert_data
.sym 10446 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 10447 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 10448 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 10453 fft_block.fill_regs_SB_DFFE_Q_D
.sym 10460 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 10464 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 10466 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 10473 fft_block.fill_regs_SB_DFFE_Q_E
.sym 10474 CLK$SB_IO_IN_$glb_clk
.sym 10476 fft_block.reg_stage.w_cps_in[4]
.sym 10478 fft_block.reg_stage.w_c_in[7]
.sym 10480 fft_block.reg_stage.w_cps_in[0]
.sym 10482 fft_block.reg_stage.w_cms_in[7]
.sym 10492 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 10493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 10500 fft_block.reg_stage.w_c_in[1]
.sym 10505 fft_block.reg_stage.w_cms_in[7]
.sym 10506 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_S
.sym 10508 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 10509 fft_block.reg_stage.w_cps_in[4]
.sym 10519 fft_block.reg_stage.w_c_map_addr[1]
.sym 10520 fft_block.reg_stage.w_c_map_addr[0]
.sym 10527 fft_block.stage[0]
.sym 10528 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 10530 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 10543 fft_block.reg_stage.w_cps_in[8]
.sym 10546 fft_block.reg_stage.c_map.stage_data[0]
.sym 10558 fft_block.reg_stage.w_cps_in[8]
.sym 10559 fft_block.reg_stage.c_map.stage_data[0]
.sym 10563 fft_block.reg_stage.w_c_map_addr[0]
.sym 10564 fft_block.reg_stage.w_c_map_addr[1]
.sym 10565 fft_block.stage[0]
.sym 10595 fft_block.reg_stage.c_map.stage_data[0]
.sym 10596 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 10597 CLK$SB_IO_IN_$glb_clk
.sym 10598 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 10601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 10603 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 10605 fft_block.reg_stage.w_c_in[1]
.sym 10612 fft_block.reg_stage.w_cms_in[7]
.sym 10623 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 10624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 10625 $PACKER_GND_NET
.sym 10628 fft_block.reg_stage.w_c_in[1]
.sym 10631 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 10633 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 10634 fft_block.reg_stage.w_cms_in[0]
.sym 10642 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 10644 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 10646 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 10655 fft_block.reg_stage.w_we_c_map
.sym 10666 fft_block.reg_stage.w_c_map_addr[1]
.sym 10667 fft_block.reg_stage.w_c_map_addr[0]
.sym 10673 fft_block.reg_stage.w_c_map_addr[0]
.sym 10675 fft_block.reg_stage.w_we_c_map
.sym 10676 fft_block.reg_stage.w_c_map_addr[1]
.sym 10679 fft_block.reg_stage.w_c_map_addr[1]
.sym 10680 fft_block.reg_stage.w_c_map_addr[0]
.sym 10682 fft_block.reg_stage.w_we_c_map
.sym 10685 fft_block.reg_stage.w_c_map_addr[0]
.sym 10688 fft_block.reg_stage.w_c_map_addr[1]
.sym 10694 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 10697 fft_block.reg_stage.w_c_map_addr[0]
.sym 10699 fft_block.reg_stage.w_we_c_map
.sym 10700 fft_block.reg_stage.w_c_map_addr[1]
.sym 10719 fft_block.fill_regs_SB_LUT4_I2_1_O
.sym 10720 CLK$SB_IO_IN_$glb_clk
.sym 10721 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 10722 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFFESS_Q_E
.sym 10723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 10724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_done_SB_DFFSR_Q_D[1]
.sym 10729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_E
.sym 10730 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 10734 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 10737 $PACKER_GND_NET
.sym 10738 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 10747 fft_block.reg_stage.w_cps_in[4]
.sym 10754 insert_data
.sym 10763 fft_block.start_calc
.sym 10766 count[3]
.sym 10767 count[4]
.sym 10768 count[5]
.sym 10769 count[6]
.sym 10774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_E
.sym 10777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 10785 $PACKER_GND_NET
.sym 10792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_S
.sym 10815 fft_block.start_calc
.sym 10816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 10826 count[3]
.sym 10827 count[6]
.sym 10828 count[5]
.sym 10829 count[4]
.sym 10834 $PACKER_GND_NET
.sym 10842 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_E
.sym 10843 CLK$SB_IO_IN_$glb_clk
.sym 10844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_S
.sym 10847 fft_block.reg_stage.w_cps_reg[9]
.sym 10849 fft_block.reg_stage.w_cms_reg[11]
.sym 10850 fft_block.reg_stage.w_cps_reg[13]
.sym 10852 fft_block.reg_stage.w_cps_reg[10]
.sym 10854 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 10861 fft_block.start_calc
.sym 10866 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 10868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_done_SB_DFFSR_Q_D[1]
.sym 10872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 10878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 10887 count[1]
.sym 10888 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 10889 count[11]
.sym 10890 count[12]
.sym 10891 count[13]
.sym 10892 count[14]
.sym 10894 count[8]
.sym 10895 count[9]
.sym 10896 count[10]
.sym 10899 insert_data_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 10904 fft_block.reg_stage.w_cms_in[0]
.sym 10909 count[0]
.sym 10917 count[7]
.sym 10931 insert_data_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 10932 count[1]
.sym 10934 count[0]
.sym 10945 fft_block.reg_stage.w_cms_in[0]
.sym 10955 count[14]
.sym 10956 count[11]
.sym 10957 count[12]
.sym 10958 count[13]
.sym 10961 count[10]
.sym 10962 count[7]
.sym 10963 count[8]
.sym 10964 count[9]
.sym 10965 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 10966 CLK$SB_IO_IN_$glb_clk
.sym 10968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_a[2]
.sym 10969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[4]
.sym 10970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[2]
.sym 10971 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[3]
.sym 10972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_a[3]
.sym 10973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 10974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[2]
.sym 10990 fft_block.reg_stage.w_cms_reg[0]
.sym 10993 fft_block.reg_stage.w_cms_in[7]
.sym 10997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[2]
.sym 10999 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.almost_done
.sym 11000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 11001 fft_block.reg_stage.w_cps_in[4]
.sym 11003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[4]
.sym 11011 insert_data_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 11012 addr_count_SB_DFFESR_Q_R[2]
.sym 11013 insert_data
.sym 11015 insert_data_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11016 insert_data_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11022 insert_data_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 11023 insert_data_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 11024 count[0]
.sym 11027 count[1]
.sym 11039 insert_data_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 11054 count[1]
.sym 11056 count[0]
.sym 11066 insert_data
.sym 11067 insert_data_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 11068 insert_data_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 11069 addr_count_SB_DFFESR_Q_R[2]
.sym 11078 insert_data_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 11079 insert_data_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 11080 insert_data_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 11081 insert_data_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 11089 CLK$SB_IO_IN_$glb_clk
.sym 11091 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[14]
.sym 11092 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[10]
.sym 11093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 11094 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[9]
.sym 11095 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[15]
.sym 11096 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[11]
.sym 11097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[13]
.sym 11098 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[8]
.sym 11116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[12]
.sym 11117 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 11118 fft_block.reg_stage.w_cms_in[1]
.sym 11122 fft_block.reg_stage.w_cms_reg[1]
.sym 11132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 11133 fft_block.start_calc
.sym 11134 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFFESS_Q_E
.sym 11135 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[3]
.sym 11136 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFFESS_Q_S
.sym 11143 $PACKER_GND_NET
.sym 11159 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.almost_done
.sym 11165 $PACKER_GND_NET
.sym 11171 fft_block.start_calc
.sym 11172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 11174 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.almost_done
.sym 11178 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[3]
.sym 11202 fft_block.start_calc
.sym 11203 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 11211 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFFESS_Q_E
.sym 11212 CLK$SB_IO_IN_$glb_clk
.sym 11213 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFFESS_Q_S
.sym 11215 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 11216 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 11217 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 11218 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 11219 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 11220 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 11221 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 11223 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[11]
.sym 11226 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 11227 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[13]
.sym 11230 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_DFFESS_Q_E
.sym 11231 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[8]
.sym 11238 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 11256 fft_block.reg_stage.w_cps_in[8]
.sym 11263 fft_block.reg_stage.w_cms_in[7]
.sym 11266 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 11271 fft_block.reg_stage.w_cps_in[4]
.sym 11277 fft_block.reg_stage.w_cps_in[7]
.sym 11278 fft_block.reg_stage.w_cms_in[1]
.sym 11296 fft_block.reg_stage.w_cms_in[1]
.sym 11300 fft_block.reg_stage.w_cps_in[4]
.sym 11308 fft_block.reg_stage.w_cps_in[8]
.sym 11318 fft_block.reg_stage.w_cms_in[7]
.sym 11333 fft_block.reg_stage.w_cps_in[7]
.sym 11334 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 11335 CLK$SB_IO_IN_$glb_clk
.sym 11337 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 11338 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 11342 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[7]
.sym 11355 fft_block.reg_stage.w_cps_reg[4]
.sym 11365 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 11370 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 11382 fft_block.reg_stage.w_cms_in[7]
.sym 11388 fft_block.reg_stage.w_cms_in[1]
.sym 11389 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 11401 fft_block.reg_stage.w_cps_in[8]
.sym 11407 fft_block.reg_stage.w_cps_in[7]
.sym 11413 fft_block.reg_stage.w_cms_in[7]
.sym 11424 fft_block.reg_stage.w_cms_in[1]
.sym 11438 fft_block.reg_stage.w_cps_in[8]
.sym 11449 fft_block.reg_stage.w_cps_in[7]
.sym 11457 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 11458 CLK$SB_IO_IN_$glb_clk
.sym 11461 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[5]
.sym 11462 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[7]
.sym 11464 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[4]
.sym 11465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[6]
.sym 11479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 11505 fft_block.reg_stage.w_cps_reg[17]
.sym 11530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 11548 fft_block.reg_stage.w_cps_reg[17]
.sym 11581 CLK$SB_IO_IN_$glb_clk
.sym 11582 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 11592 $PACKER_VCC_NET
.sym 12317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 12322 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 12426 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_a[1]
.sym 12427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 12428 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[5]
.sym 12430 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_a[4]
.sym 12431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[4]
.sym 12432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[1]
.sym 12433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[4]
.sym 12447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 12470 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[4]
.sym 12474 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 12475 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 12482 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 12488 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 12492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[15]
.sym 12504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[10]
.sym 12505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[2]
.sym 12506 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[9]
.sym 12507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[12]
.sym 12508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[15]
.sym 12509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[4]
.sym 12510 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 12511 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[13]
.sym 12512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 12513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[11]
.sym 12514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[6]
.sym 12516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[5]
.sym 12517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[14]
.sym 12518 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 12523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 12531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[16]
.sym 12535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 12537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[9]
.sym 12538 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 12541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 12543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 12544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[10]
.sym 12545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 12547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 12549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[11]
.sym 12550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[2]
.sym 12551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 12553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 12555 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[12]
.sym 12556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 12557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 12559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 12561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[13]
.sym 12562 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[4]
.sym 12563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 12565 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 12567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[5]
.sym 12568 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[14]
.sym 12569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 12571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 12573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[15]
.sym 12574 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[6]
.sym 12575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 12577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 12579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 12580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[16]
.sym 12581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 12585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 12586 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[2]
.sym 12587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[5]
.sym 12588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[1]
.sym 12589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[2]
.sym 12590 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[2]
.sym 12591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 12592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[3]
.sym 12600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[9]
.sym 12601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 12604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[11]
.sym 12609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[12]
.sym 12619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 12621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 12628 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[2]
.sym 12630 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 12631 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 12633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 12638 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 12639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 12645 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[17]
.sym 12646 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 12647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[4]
.sym 12653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[1]
.sym 12654 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 12655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 12657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 12658 $nextpnr_ICESTORM_LC_14$I3
.sym 12660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[17]
.sym 12661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 12662 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 12668 $nextpnr_ICESTORM_LC_14$I3
.sym 12673 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[2]
.sym 12677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 12678 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 12679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 12683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 12684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 12686 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 12689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 12691 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 12692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 12698 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[4]
.sym 12704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[1]
.sym 12706 CLK$SB_IO_IN_$glb_clk
.sym 12707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 12709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 12710 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 12711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 12712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 12713 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 12714 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 12715 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 12722 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[2]
.sym 12726 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[11]
.sym 12729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 12730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[12]
.sym 12734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 12735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[10]
.sym 12738 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 12739 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[13]
.sym 12740 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 12741 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 12742 fft_block.reg_stage.w_cps_reg[18]
.sym 12743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[3]
.sym 12751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 12752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[9]
.sym 12753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[16]
.sym 12754 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[13]
.sym 12755 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[14]
.sym 12759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[11]
.sym 12760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[15]
.sym 12761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[12]
.sym 12763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 12764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[10]
.sym 12767 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[2]
.sym 12770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[5]
.sym 12771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 12772 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 12773 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[6]
.sym 12780 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[4]
.sym 12781 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 12783 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[9]
.sym 12784 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 12787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 12789 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[10]
.sym 12790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 12791 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 12793 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 12795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[11]
.sym 12796 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[2]
.sym 12797 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 12799 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 12801 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 12802 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[12]
.sym 12803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 12805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 12807 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[13]
.sym 12808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[4]
.sym 12809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 12811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 12813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[14]
.sym 12814 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[5]
.sym 12815 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 12817 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 12819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[6]
.sym 12820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[15]
.sym 12821 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 12823 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 12825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[16]
.sym 12826 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 12827 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 12831 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 12832 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 12833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[4]
.sym 12834 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 12835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 12836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 12837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[3]
.sym 12838 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 12844 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[5]
.sym 12847 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 12848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[4]
.sym 12849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 12852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 12855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[6]
.sym 12856 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[1]
.sym 12857 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 12860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 12864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[1]
.sym 12867 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 12872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 12873 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 12874 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 12875 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 12878 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 12880 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 12881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 12882 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 12883 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 12885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 12886 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 12888 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 12889 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 12891 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 12897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 12901 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[17]
.sym 12904 $nextpnr_ICESTORM_LC_11$I3
.sym 12906 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 12907 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[17]
.sym 12908 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 12914 $nextpnr_ICESTORM_LC_11$I3
.sym 12917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 12919 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 12920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 12924 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 12925 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 12926 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 12929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 12931 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 12932 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 12935 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 12936 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 12938 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 12941 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 12943 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 12944 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 12948 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 12949 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 12950 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 12952 CLK$SB_IO_IN_$glb_clk
.sym 12953 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 12954 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[7]
.sym 12955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[6]
.sym 12956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[5]
.sym 12957 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 12958 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.almost_done
.sym 12959 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 12960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 12975 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 12979 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.almost_done
.sym 12980 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 12981 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[2]
.sym 12984 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 12985 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 12986 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 12987 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 12989 fft_block.start_calc
.sym 12995 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[6]
.sym 12999 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_a[7]
.sym 13005 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 13006 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[9]
.sym 13008 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_a[1]
.sym 13009 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_a[0]
.sym 13010 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[2]
.sym 13012 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 13018 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 13020 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 13024 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 13025 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 13034 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 13036 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_a[0]
.sym 13040 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 13041 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 13042 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[9]
.sym 13043 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 13046 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 13049 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_a[7]
.sym 13052 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[6]
.sym 13061 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[2]
.sym 13066 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_a[1]
.sym 13067 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 13072 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 13075 CLK$SB_IO_IN_$glb_clk
.sym 13076 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 13078 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.almost_done
.sym 13079 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 13081 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[1]
.sym 13082 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[2]
.sym 13084 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_E
.sym 13090 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[9]
.sym 13094 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[11]
.sym 13095 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[8]
.sym 13102 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[8]
.sym 13105 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.almost_done
.sym 13106 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 13108 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_E
.sym 13109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 13111 fft_block.reg_stage.w_cps_reg[28]
.sym 13119 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 13120 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_a[2]
.sym 13136 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 13137 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 13139 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 13144 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 13145 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_a[6]
.sym 13147 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 13148 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13149 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 13151 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_a[6]
.sym 13152 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 13157 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 13166 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 13172 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 13178 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 13183 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13187 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 13194 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_a[2]
.sym 13195 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 13197 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 13198 CLK$SB_IO_IN_$glb_clk
.sym 13200 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[1]
.sym 13201 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[3]
.sym 13202 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 13203 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[3]
.sym 13204 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[4]
.sym 13205 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[4]
.sym 13206 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[5]
.sym 13207 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[2]
.sym 13216 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 13224 fft_block.reg_stage.w_cms_reg[19]
.sym 13225 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 13226 fft_block.reg_stage.w_cps_reg[18]
.sym 13228 fft_block.reg_stage.w_cms_reg[18]
.sym 13231 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 13232 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13233 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 13234 fft_block.reg_stage.w_cps_reg[22]
.sym 13235 fft_block.reg_stage.w_input_regs[60]
.sym 13241 fft_block.reg_stage.w_input_regs[61]
.sym 13242 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.almost_done
.sym 13243 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_E
.sym 13247 $PACKER_GND_NET
.sym 13248 fft_block.reg_stage.w_input_regs[60]
.sym 13250 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13254 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_S
.sym 13255 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 13259 fft_block.start_calc
.sym 13260 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 13261 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 13262 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 13264 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13266 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 13270 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 13272 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 13274 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 13276 fft_block.start_calc
.sym 13283 $PACKER_GND_NET
.sym 13286 fft_block.reg_stage.w_input_regs[61]
.sym 13287 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 13289 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 13293 fft_block.reg_stage.w_input_regs[61]
.sym 13294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13298 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 13301 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 13305 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 13306 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.almost_done
.sym 13307 fft_block.start_calc
.sym 13312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 13313 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 13316 fft_block.reg_stage.w_input_regs[60]
.sym 13317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 13319 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13320 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_E
.sym 13321 CLK$SB_IO_IN_$glb_clk
.sym 13322 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_S
.sym 13324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 13325 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 13326 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 13327 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 13328 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 13329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 13330 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 13335 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_S
.sym 13337 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_E
.sym 13339 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 13342 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 13343 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 13346 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[4]
.sym 13350 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 13356 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 13358 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 13367 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13368 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 13373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13374 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13375 fft_block.reg_stage.w_input_regs[58]
.sym 13376 fft_block.reg_stage.w_input_regs[59]
.sym 13377 fft_block.reg_stage.w_cms_reg[34]
.sym 13379 fft_block.reg_stage.w_input_regs[62]
.sym 13386 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 13388 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 13390 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 13391 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 13392 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 13395 fft_block.reg_stage.w_input_regs[60]
.sym 13397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 13398 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13399 fft_block.reg_stage.w_input_regs[62]
.sym 13403 fft_block.reg_stage.w_input_regs[59]
.sym 13405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13406 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 13410 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 13411 fft_block.reg_stage.w_input_regs[58]
.sym 13412 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 13415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 13417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 13418 fft_block.reg_stage.w_input_regs[58]
.sym 13421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13422 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 13423 fft_block.reg_stage.w_input_regs[60]
.sym 13430 fft_block.reg_stage.w_cms_reg[34]
.sym 13433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 13434 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 13436 fft_block.reg_stage.w_input_regs[59]
.sym 13440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 13441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13442 fft_block.reg_stage.w_input_regs[62]
.sym 13444 CLK$SB_IO_IN_$glb_clk
.sym 13445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 13446 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 13447 fft_block.reg_stage.w_input_regs[50]
.sym 13448 fft_block.reg_stage.w_input_regs[56]
.sym 13449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 13450 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 13452 fft_block.reg_stage.w_input_regs[49]
.sym 13453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13454 fft_block.reg_stage.w_c_in[7]
.sym 13457 fft_block.reg_stage.w_c_in[7]
.sym 13458 fft_block.reg_stage.w_input_regs[61]
.sym 13463 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 13470 fft_block.reg_stage.w_input_regs[52]
.sym 13472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13473 fft_block.reg_stage.w_input_regs[51]
.sym 13476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 13478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[5]
.sym 13479 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 13480 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[6]
.sym 13481 fft_block.start_calc
.sym 13487 fft_block.reg_stage.w_input_regs[52]
.sym 13488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 13489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 13491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 13494 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 13495 fft_block.reg_stage.w_input_regs[63]
.sym 13497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 13502 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 13503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 13506 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 13507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 13516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 13521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 13522 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 13523 fft_block.reg_stage.w_input_regs[63]
.sym 13527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 13532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 13533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13534 fft_block.reg_stage.w_input_regs[52]
.sym 13538 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 13539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 13540 fft_block.reg_stage.w_input_regs[63]
.sym 13545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 13546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 13547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 13551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 13552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 13553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 13558 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 13570 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 13572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 13574 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 13575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_S
.sym 13576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13577 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 13580 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 13581 fft_block.w_fft_in[1]
.sym 13582 fft_block.reg_stage.w_input_regs[59]
.sym 13586 fft_block.sel_in
.sym 13590 fft_block.reg_stage.w_input_regs[52]
.sym 13594 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13595 fft_block.reg_stage.w_cps_reg[28]
.sym 13596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_E
.sym 13600 fft_block.reg_stage.w_input_regs[57]
.sym 13601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 13602 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 13612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13621 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 13629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13630 fft_block.reg_stage.w_input_regs[52]
.sym 13633 fft_block.reg_stage.w_input_regs[51]
.sym 13634 fft_block.reg_stage.w_c_in[1]
.sym 13637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 13638 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 13649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 13650 fft_block.reg_stage.w_input_regs[52]
.sym 13652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13656 fft_block.reg_stage.w_input_regs[51]
.sym 13657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 13658 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13675 fft_block.reg_stage.w_c_in[1]
.sym 13680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 13681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 13682 fft_block.reg_stage.w_input_regs[51]
.sym 13689 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 13690 CLK$SB_IO_IN_$glb_clk
.sym 13693 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 13694 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 13695 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 13696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 13697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 13698 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 13699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 13704 fft_block.reg_stage.w_input_regs[63]
.sym 13705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_S
.sym 13709 fft_block.reg_stage.w_input_regs[57]
.sym 13710 w_fft_out[58]
.sym 13716 fft_block.reg_stage.w_cps_reg[19]
.sym 13718 fft_block.reg_stage.w_cps_reg[22]
.sym 13719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 13720 fft_block.reg_stage.w_cms_reg[19]
.sym 13722 fft_block.reg_stage.w_cps_reg[18]
.sym 13723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 13724 fft_block.reg_stage.w_cms_reg[18]
.sym 13725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.almost_done
.sym 13733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[7]
.sym 13734 fft_block.reg_stage.w_cps_reg[19]
.sym 13735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 13743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[6]
.sym 13745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[8]
.sym 13746 fft_block.reg_stage.w_cms_reg[19]
.sym 13749 fft_block.reg_stage.w_cps_reg[25]
.sym 13750 fft_block.reg_stage.w_cms_reg[18]
.sym 13754 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 13759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[7]
.sym 13762 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 13766 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 13768 fft_block.reg_stage.w_cps_reg[25]
.sym 13769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[8]
.sym 13778 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 13779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[7]
.sym 13781 fft_block.reg_stage.w_cms_reg[18]
.sym 13791 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[6]
.sym 13792 fft_block.reg_stage.w_cms_reg[19]
.sym 13793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 13796 fft_block.reg_stage.w_cps_reg[19]
.sym 13797 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[7]
.sym 13799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 13813 CLK$SB_IO_IN_$glb_clk
.sym 13815 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 13816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 13817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[7]
.sym 13822 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 13846 fft_block.reg_stage.w_index_out[0]
.sym 13860 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 13861 fft_block.start_calc
.sym 13869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 13870 fft_block.reg_stage.w_cps_reg[26]
.sym 13885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.almost_done
.sym 13895 fft_block.start_calc
.sym 13896 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.almost_done
.sym 13898 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 13914 fft_block.reg_stage.w_cps_reg[26]
.sym 13936 CLK$SB_IO_IN_$glb_clk
.sym 13937 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 13938 fft_block.reg_stage.w_input_regs[112]
.sym 13939 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 13940 fft_block.reg_stage.w_input_regs[114]
.sym 13941 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 13943 addr_count[2]
.sym 13944 fft_block.reg_stage.w_input_regs[115]
.sym 13945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 13952 fft_block.counter_N[2]
.sym 13957 fft_block.counter_N[2]
.sym 13962 fft_block.sel_in
.sym 13964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 13968 fft_block.start_calc
.sym 13969 fft_block.w_fft_in[0]
.sym 13981 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 13983 fft_block.reg_stage.w_cms_in[1]
.sym 13984 fft_block.reg_stage.w_cps_in[8]
.sym 13985 fft_block.reg_stage.w_cps_in[7]
.sym 13989 fft_block.reg_stage.w_cms_in[0]
.sym 13992 fft_block.reg_stage.w_cps_in[4]
.sym 13993 fft_block.reg_stage.w_cps_in[0]
.sym 14004 fft_block.reg_stage.w_cms_in[7]
.sym 14012 fft_block.reg_stage.w_cps_in[7]
.sym 14021 fft_block.reg_stage.w_cps_in[4]
.sym 14024 fft_block.reg_stage.w_cms_in[1]
.sym 14030 fft_block.reg_stage.w_cps_in[0]
.sym 14039 fft_block.reg_stage.w_cms_in[0]
.sym 14051 fft_block.reg_stage.w_cps_in[8]
.sym 14055 fft_block.reg_stage.w_cms_in[7]
.sym 14058 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 14059 CLK$SB_IO_IN_$glb_clk
.sym 14061 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[2]
.sym 14062 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 14064 addr_count_SB_DFFESR_Q_R_SB_LUT4_O_I2[0]
.sym 14065 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 14066 fft_block.reg_stage.w_input_regs[1]
.sym 14068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 14073 fft_block.counter_N[0]
.sym 14074 fft_block.reg_stage.w_input_regs[55]
.sym 14075 fft_block.reg_stage.w_cms_in[0]
.sym 14076 fft_block.reg_stage.w_input_regs[103]
.sym 14077 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 14078 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 14079 fft_block.reg_stage.w_cms_in[1]
.sym 14081 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 14082 fft_block.w_fft_in[0]
.sym 14083 fft_block.counter_N[2]
.sym 14085 addr_count[0]
.sym 14087 addr_count[1]
.sym 14088 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 14104 insert_data
.sym 14106 addr_count_SB_DFFESR_Q_R[2]
.sym 14111 insert_data
.sym 14112 addr_count[2]
.sym 14114 addr_count[0]
.sym 14115 addr_count[1]
.sym 14129 addr_count_SB_DFFESR_Q_R_SB_LUT4_O_I2[0]
.sym 14134 $nextpnr_ICESTORM_LC_1$O
.sym 14136 addr_count[0]
.sym 14140 addr_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 14142 addr_count[1]
.sym 14148 addr_count[2]
.sym 14150 addr_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 14154 addr_count[1]
.sym 14155 addr_count[2]
.sym 14156 insert_data
.sym 14162 addr_count[0]
.sym 14165 addr_count[0]
.sym 14168 addr_count[1]
.sym 14171 addr_count_SB_DFFESR_Q_R_SB_LUT4_O_I2[0]
.sym 14172 addr_count[2]
.sym 14181 insert_data
.sym 14182 CLK$SB_IO_IN_$glb_clk
.sym 14183 addr_count_SB_DFFESR_Q_R[2]
.sym 14186 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 14187 fft_block.reg_stage.w_input_regs[0]
.sym 14189 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 14191 fft_block.reg_stage.w_c_in[3]
.sym 14194 fft_block.reg_stage.w_cps_reg[13]
.sym 14196 fft_block.counter_N[1]
.sym 14198 fft_block.w_fft_in[1]
.sym 14200 insert_data
.sym 14201 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 14202 addr_count[2]
.sym 14205 fft_block.counter_N[1]
.sym 14206 addr_count[0]
.sym 14207 insert_data
.sym 14208 fft_block.reg_stage.w_cps_reg[19]
.sym 14210 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 14211 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 14214 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[9]
.sym 14215 addr_count[1]
.sym 14228 $PACKER_VCC_NET
.sym 14229 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 14236 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 14237 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 14240 $PACKER_VCC_NET
.sym 14247 fft_block.counter_N[0]
.sym 14250 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 14251 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 14256 fft_block.counter_N[1]
.sym 14257 $nextpnr_ICESTORM_LC_48$O
.sym 14259 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 14263 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 14265 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 14266 $PACKER_VCC_NET
.sym 14267 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 14269 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 14271 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 14272 $PACKER_VCC_NET
.sym 14273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 14277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 14278 $PACKER_VCC_NET
.sym 14279 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 14282 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 14288 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 14289 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 14290 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 14291 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 14301 fft_block.counter_N[1]
.sym 14303 fft_block.counter_N[0]
.sym 14305 CLK$SB_IO_IN_$glb_clk
.sym 14306 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 14307 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[4]
.sym 14308 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[2]
.sym 14309 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[4]
.sym 14310 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 14311 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[3]
.sym 14313 fft_block.reg_stage.w_cps_reg[19]
.sym 14318 fft_block.reg_stage.w_cms_in[1]
.sym 14319 fft_block.counter_N[2]
.sym 14321 fft_block.counter_N[1]
.sym 14324 fft_block.reg_stage.w_c_in[3]
.sym 14336 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_a[4]
.sym 14337 fft_block.sel_in
.sym 14338 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_a[3]
.sym 14341 fft_block.reg_stage.w_c_in[3]
.sym 14342 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 14350 fft_block.sel_in_SB_DFFE_Q_E
.sym 14364 fft_block.sel_in_SB_DFFE_Q_E
.sym 14373 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 14395 fft_block.sel_in_SB_DFFE_Q_E
.sym 14424 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 14427 fft_block.sel_in_SB_DFFE_Q_E
.sym 14428 CLK$SB_IO_IN_$glb_clk
.sym 14431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 14432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 14433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 14434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 14435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 14436 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 14437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 14440 fft_block.reg_stage.w_cps_reg[10]
.sym 14450 fft_block.reg_stage.w_c_in[1]
.sym 14453 fft_block.counter_N[0]
.sym 14457 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 14461 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 14462 fft_block.w_fft_in[0]
.sym 14463 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 14465 fft_block.sel_in
.sym 14471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 14473 fft_block.reg_stage.w_c_in[7]
.sym 14474 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[9]
.sym 14481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 14482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 14483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 14485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 14488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 14491 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 14492 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 14493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 14498 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 14499 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 14504 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 14505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 14506 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 14511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 14512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 14513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 14518 fft_block.reg_stage.w_c_in[7]
.sym 14522 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 14523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 14524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 14528 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 14529 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 14530 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 14531 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[9]
.sym 14535 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 14547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 14548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 14549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 14551 CLK$SB_IO_IN_$glb_clk
.sym 14552 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 14553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 14554 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 14555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_a[4]
.sym 14556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_a[3]
.sym 14557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 14558 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[5]
.sym 14559 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_a[0]
.sym 14560 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[6]
.sym 14561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[8]
.sym 14565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 14567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 14569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[12]
.sym 14571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 14573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[9]
.sym 14577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_done_SB_DFFSR_Q_D[1]
.sym 14604 fft_block.reg_stage.w_cps_in[8]
.sym 14609 fft_block.reg_stage.c_map.stage_data[0]
.sym 14627 fft_block.reg_stage.c_map.stage_data[0]
.sym 14630 fft_block.reg_stage.w_cps_in[8]
.sym 14640 fft_block.reg_stage.w_cps_in[8]
.sym 14641 fft_block.reg_stage.c_map.stage_data[0]
.sym 14653 fft_block.reg_stage.c_map.stage_data[0]
.sym 14663 fft_block.reg_stage.c_map.stage_data[0]
.sym 14666 fft_block.reg_stage.w_cps_in[8]
.sym 14677 fft_block.reg_stage.w_cps_reg[1]
.sym 14680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 14682 fft_block.reg_stage.w_cps_reg[0]
.sym 14693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 14694 fft_block.reg_stage.w_c_in[7]
.sym 14695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 14705 fft_block.reg_stage.w_cps_in[0]
.sym 14706 $PACKER_GND_NET
.sym 14707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 14711 fft_block.reg_stage.w_cps_reg[1]
.sym 14735 fft_block.reg_stage.w_cps_in[8]
.sym 14737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_done_SB_DFFSR_Q_D[1]
.sym 14739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 14743 fft_block.reg_stage.c_map.stage_data[0]
.sym 14747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_done_SB_DFFSR_Q_D[0]
.sym 14762 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 14775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_done_SB_DFFSR_Q_D[0]
.sym 14786 fft_block.reg_stage.w_cps_in[8]
.sym 14789 fft_block.reg_stage.c_map.stage_data[0]
.sym 14797 CLK$SB_IO_IN_$glb_clk
.sym 14798 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_done_SB_DFFSR_Q_D[1]
.sym 14800 fft_block.reg_stage.w_input_regs[80]
.sym 14805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_done_SB_DFFSR_Q_D[0]
.sym 14811 fft_block.reg_stage.w_cps_in[7]
.sym 14826 fft_block.reg_stage.w_cps_reg[10]
.sym 14831 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFFESS_Q_E
.sym 14833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 14842 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFFESS_Q_E
.sym 14844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_done_SB_DFFSR_Q_D[1]
.sym 14847 fft_block.start_calc
.sym 14850 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_done_SB_DFFSR_Q_D[1]
.sym 14854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 14858 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 14865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 14866 $PACKER_GND_NET
.sym 14870 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_done_SB_DFFSR_Q_D[0]
.sym 14874 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_done_SB_DFFSR_Q_D[0]
.sym 14876 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_done_SB_DFFSR_Q_D[1]
.sym 14879 $PACKER_GND_NET
.sym 14885 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 14886 fft_block.start_calc
.sym 14915 fft_block.start_calc
.sym 14917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 14918 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 14919 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFFESS_Q_E
.sym 14920 CLK$SB_IO_IN_$glb_clk
.sym 14921 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_done_SB_DFFSR_Q_D[1]
.sym 14923 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[3]
.sym 14924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 14925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 14926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[1]
.sym 14928 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[2]
.sym 14929 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[1]
.sym 14938 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 14943 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.almost_done
.sym 14946 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[14]
.sym 14948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[10]
.sym 14950 fft_block.w_fft_in[0]
.sym 14952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[9]
.sym 14953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 14967 fft_block.reg_stage.w_c_in[1]
.sym 14968 fft_block.reg_stage.w_cps_in[4]
.sym 14973 fft_block.reg_stage.w_cms_in[0]
.sym 14974 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 14975 fft_block.reg_stage.w_cps_in[0]
.sym 15011 fft_block.reg_stage.w_cps_in[0]
.sym 15021 fft_block.reg_stage.w_cms_in[0]
.sym 15026 fft_block.reg_stage.w_cps_in[4]
.sym 15041 fft_block.reg_stage.w_c_in[1]
.sym 15042 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 15043 CLK$SB_IO_IN_$glb_clk
.sym 15045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[6]
.sym 15046 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 15047 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[4]
.sym 15048 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[6]
.sym 15049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 15052 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[8]
.sym 15057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 15060 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 15062 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 15068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 15071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 15072 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[16]
.sym 15075 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 15076 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[4]
.sym 15078 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[6]
.sym 15080 fft_block.reg_stage.w_cps_reg[10]
.sym 15088 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 15090 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 15094 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_a[2]
.sym 15096 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[2]
.sym 15097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 15104 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[4]
.sym 15106 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 15113 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 15114 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_a[3]
.sym 15121 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 15126 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[4]
.sym 15131 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 15132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_a[2]
.sym 15137 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_a[3]
.sym 15138 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 15143 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 15152 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 15158 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[2]
.sym 15165 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 15166 CLK$SB_IO_IN_$glb_clk
.sym 15169 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 15170 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 15171 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 15172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 15173 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 15174 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 15175 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 15184 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 15186 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 15189 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 15190 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 15192 fft_block.reg_stage.w_cps_reg[1]
.sym 15196 fft_block.reg_stage.w_cms_reg[0]
.sym 15202 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[8]
.sym 15203 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[2]
.sym 15210 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 15211 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 15212 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 15213 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 15214 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 15216 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 15218 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 15219 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 15220 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 15222 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 15223 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 15226 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 15227 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 15228 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 15231 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 15232 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 15234 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 15236 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[9]
.sym 15238 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 15239 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 15242 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 15243 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 15244 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 15249 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 15250 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 15251 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 15255 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 15261 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 15262 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 15263 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 15267 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 15268 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 15269 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 15272 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 15273 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 15274 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 15278 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 15279 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 15280 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 15284 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 15285 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[9]
.sym 15286 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 15287 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 15289 CLK$SB_IO_IN_$glb_clk
.sym 15290 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 15291 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 15292 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 15293 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[7]
.sym 15294 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[4]
.sym 15295 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[5]
.sym 15296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 15297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[6]
.sym 15298 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[5]
.sym 15306 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFFESS_Q_S
.sym 15308 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 15310 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 15314 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 15316 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[17]
.sym 15318 fft_block.reg_stage.w_cps_reg[10]
.sym 15320 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 15325 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 15326 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 15334 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 15335 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[9]
.sym 15336 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[2]
.sym 15337 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[11]
.sym 15338 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[13]
.sym 15340 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[14]
.sym 15341 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[10]
.sym 15342 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[4]
.sym 15343 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 15344 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[15]
.sym 15345 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[12]
.sym 15348 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[6]
.sym 15349 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[16]
.sym 15352 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[5]
.sym 15353 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 15358 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 15364 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 15366 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[9]
.sym 15367 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 15370 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 15372 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[10]
.sym 15373 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 15374 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 15376 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 15378 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[11]
.sym 15379 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[2]
.sym 15380 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 15382 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 15384 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[12]
.sym 15385 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 15386 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 15388 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 15390 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[4]
.sym 15391 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[13]
.sym 15392 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 15394 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 15396 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[5]
.sym 15397 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[14]
.sym 15398 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 15400 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 15402 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[15]
.sym 15403 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[6]
.sym 15404 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 15406 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 15408 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 15409 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[16]
.sym 15410 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 15414 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[3]
.sym 15415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[5]
.sym 15416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[4]
.sym 15417 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[3]
.sym 15418 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[2]
.sym 15419 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[2]
.sym 15420 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[6]
.sym 15421 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[1]
.sym 15427 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.almost_done
.sym 15431 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 15450 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 15459 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 15476 fft_block.reg_stage.w_cms_reg[7]
.sym 15479 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[17]
.sym 15484 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 15487 $nextpnr_ICESTORM_LC_38$I3
.sym 15489 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[17]
.sym 15490 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 15491 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 15497 $nextpnr_ICESTORM_LC_38$I3
.sym 15518 fft_block.reg_stage.w_cms_reg[7]
.sym 15535 CLK$SB_IO_IN_$glb_clk
.sym 15536 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 15537 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[17]
.sym 15542 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[16]
.sym 15549 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[12]
.sym 15554 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[1]
.sym 15557 fft_block.reg_stage.w_cms_reg[1]
.sym 15560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 15564 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[16]
.sym 15583 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[6]
.sym 15588 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[8]
.sym 15591 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 15595 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[5]
.sym 15600 fft_block.reg_stage.w_cps_reg[16]
.sym 15603 fft_block.reg_stage.w_cps_reg[13]
.sym 15604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[7]
.sym 15607 fft_block.reg_stage.w_cps_reg[10]
.sym 15617 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[6]
.sym 15618 fft_block.reg_stage.w_cps_reg[13]
.sym 15620 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 15623 fft_block.reg_stage.w_cps_reg[16]
.sym 15625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 15626 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[8]
.sym 15635 fft_block.reg_stage.w_cps_reg[13]
.sym 15637 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 15638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[5]
.sym 15642 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 15643 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[7]
.sym 15644 fft_block.reg_stage.w_cps_reg[10]
.sym 15658 CLK$SB_IO_IN_$glb_clk
.sym 16396 fft_block.reg_stage.w_cps_reg[19]
.sym 16504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 16505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 16506 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 16507 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 16508 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 16509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 16510 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 16521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 16553 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[5]
.sym 16557 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 16558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[4]
.sym 16581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 16582 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[5]
.sym 16584 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_a[4]
.sym 16585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[4]
.sym 16586 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[1]
.sym 16588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 16591 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 16596 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 16604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_a[1]
.sym 16615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 16622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[1]
.sym 16625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[5]
.sym 16638 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 16643 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 16644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_a[4]
.sym 16650 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 16652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_a[1]
.sym 16657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[4]
.sym 16659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 16660 CLK$SB_IO_IN_$glb_clk
.sym 16662 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 16663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 16664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[10]
.sym 16665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[13]
.sym 16666 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[6]
.sym 16667 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 16668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[11]
.sym 16669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[6]
.sym 16688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 16693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 16706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 16707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[2]
.sym 16709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 16711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 16714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[1]
.sym 16718 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[3]
.sym 16719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_a[2]
.sym 16724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[4]
.sym 16727 fft_block.reg_stage.w_cps_reg[19]
.sym 16728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[2]
.sym 16729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 16730 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_a[5]
.sym 16733 fft_block.reg_stage.w_cps_reg[18]
.sym 16737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 16738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[1]
.sym 16739 fft_block.reg_stage.w_cps_reg[18]
.sym 16742 fft_block.reg_stage.w_cps_reg[19]
.sym 16744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 16745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[3]
.sym 16749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 16750 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_a[5]
.sym 16754 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 16756 fft_block.reg_stage.w_cps_reg[19]
.sym 16757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[2]
.sym 16760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_a[2]
.sym 16761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 16769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[2]
.sym 16775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 16778 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[4]
.sym 16780 fft_block.reg_stage.w_cps_reg[19]
.sym 16781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 16783 CLK$SB_IO_IN_$glb_clk
.sym 16785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_a[2]
.sym 16786 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_a[6]
.sym 16787 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_a[3]
.sym 16788 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_a[5]
.sym 16789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_a[0]
.sym 16790 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[3]
.sym 16791 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_a[7]
.sym 16792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 16798 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 16799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[2]
.sym 16806 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 16807 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 16808 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[4]
.sym 16817 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.almost_done
.sym 16828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[15]
.sym 16830 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[12]
.sym 16833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[2]
.sym 16838 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[5]
.sym 16840 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[4]
.sym 16844 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[11]
.sym 16845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[9]
.sym 16846 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[16]
.sym 16847 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[1]
.sym 16848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[14]
.sym 16849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 16852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[3]
.sym 16853 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 16854 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[6]
.sym 16855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[13]
.sym 16857 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[10]
.sym 16858 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 16860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[9]
.sym 16861 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 16864 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 16866 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[10]
.sym 16867 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[1]
.sym 16868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 16870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 16872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[2]
.sym 16873 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[11]
.sym 16874 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 16876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 16878 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[12]
.sym 16879 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[3]
.sym 16880 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 16882 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 16884 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[4]
.sym 16885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[13]
.sym 16886 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 16888 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 16890 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[14]
.sym 16891 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[5]
.sym 16892 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 16894 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 16896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[6]
.sym 16897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[15]
.sym 16898 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 16900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 16902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[16]
.sym 16903 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 16904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 16909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 16910 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 16911 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 16912 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 16913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 16914 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 16915 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 16920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.almost_done
.sym 16923 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.almost_done
.sym 16927 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.almost_done
.sym 16928 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 16929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[2]
.sym 16931 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 16932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 16935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 16936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[3]
.sym 16937 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 16943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 16944 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 16950 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 16952 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 16953 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 16958 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 16959 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[5]
.sym 16961 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 16962 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[17]
.sym 16968 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 16969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 16972 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 16975 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[4]
.sym 16976 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 16977 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 16978 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 16979 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[1]
.sym 16981 $nextpnr_ICESTORM_LC_19$I3
.sym 16983 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 16984 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[17]
.sym 16985 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 16991 $nextpnr_ICESTORM_LC_19$I3
.sym 16994 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 16995 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 16996 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 16997 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[5]
.sym 17001 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 17002 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 17007 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 17008 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 17012 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 17014 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 17018 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17019 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 17020 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 17021 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[4]
.sym 17024 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[1]
.sym 17029 CLK$SB_IO_IN_$glb_clk
.sym 17031 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[8]
.sym 17032 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17033 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 17034 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17035 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17036 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17037 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[8]
.sym 17043 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[8]
.sym 17045 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.almost_done
.sym 17049 fft_block.reg_stage.w_cps_reg[28]
.sym 17054 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 17055 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 17056 fft_block.reg_stage.w_input_regs[38]
.sym 17057 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 17058 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 17062 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.almost_done
.sym 17063 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[4]
.sym 17064 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 17073 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 17076 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 17077 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 17080 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 17081 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[6]
.sym 17082 fft_block.reg_stage.w_cms_reg[18]
.sym 17084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17085 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[1]
.sym 17086 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17089 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 17092 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17093 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17094 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 17096 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[7]
.sym 17097 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 17099 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 17100 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 17103 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[8]
.sym 17106 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17107 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[8]
.sym 17108 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 17111 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[7]
.sym 17112 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17113 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 17117 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[6]
.sym 17118 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17119 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 17120 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 17123 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 17125 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 17130 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 17132 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 17136 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 17137 fft_block.reg_stage.w_cms_reg[18]
.sym 17138 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[1]
.sym 17141 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 17142 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17143 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 17152 CLK$SB_IO_IN_$glb_clk
.sym 17154 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 17155 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 17156 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 17157 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[1]
.sym 17158 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17159 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 17160 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 17161 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[2]
.sym 17166 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[13]
.sym 17168 fft_block.reg_stage.w_cms_reg[18]
.sym 17176 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[10]
.sym 17178 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 17184 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 17187 fft_block.reg_stage.w_input_regs[37]
.sym 17189 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 17195 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[1]
.sym 17198 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[3]
.sym 17200 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[2]
.sym 17202 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 17203 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 17207 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.almost_done
.sym 17208 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 17210 fft_block.start_calc
.sym 17211 fft_block.reg_stage.w_cms_reg[18]
.sym 17212 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 17216 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 17223 fft_block.reg_stage.w_cms_reg[19]
.sym 17224 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 17226 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 17236 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 17237 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 17240 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 17241 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 17242 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[1]
.sym 17243 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 17252 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 17253 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[2]
.sym 17255 fft_block.reg_stage.w_cms_reg[19]
.sym 17258 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[3]
.sym 17259 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 17261 fft_block.reg_stage.w_cms_reg[18]
.sym 17270 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 17272 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.almost_done
.sym 17273 fft_block.start_calc
.sym 17275 CLK$SB_IO_IN_$glb_clk
.sym 17277 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 17278 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 17282 fft_block.reg_stage.w_input_regs[122]
.sym 17283 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 17288 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 17292 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[1]
.sym 17293 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.almost_done
.sym 17295 fft_block.reg_stage.w_input_regs[104]
.sym 17298 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 17299 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 17303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 17306 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 17310 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 17312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 17318 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 17319 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 17322 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[4]
.sym 17324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 17326 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17327 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[3]
.sym 17328 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[5]
.sym 17329 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[6]
.sym 17330 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17331 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[4]
.sym 17332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 17335 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17337 fft_block.reg_stage.w_cps_reg[22]
.sym 17338 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 17339 fft_block.reg_stage.w_cms_reg[18]
.sym 17340 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[5]
.sym 17341 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[2]
.sym 17343 fft_block.reg_stage.w_cms_reg[19]
.sym 17347 fft_block.reg_stage.w_input_regs[122]
.sym 17348 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 17351 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 17352 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 17353 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17354 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[2]
.sym 17357 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 17358 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 17359 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17360 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[4]
.sym 17365 fft_block.reg_stage.w_input_regs[122]
.sym 17369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 17371 fft_block.reg_stage.w_cms_reg[18]
.sym 17372 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[4]
.sym 17376 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 17377 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[5]
.sym 17378 fft_block.reg_stage.w_cps_reg[22]
.sym 17381 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[5]
.sym 17382 fft_block.reg_stage.w_cms_reg[19]
.sym 17383 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 17388 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 17389 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[6]
.sym 17390 fft_block.reg_stage.w_cps_reg[22]
.sym 17393 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 17394 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 17395 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17396 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[3]
.sym 17398 CLK$SB_IO_IN_$glb_clk
.sym 17400 fft_block.reg_stage.w_input_regs[120]
.sym 17401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17402 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 17403 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 17404 fft_block.reg_stage.w_input_regs[113]
.sym 17405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 17406 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[6]
.sym 17416 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[5]
.sym 17422 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17424 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 17426 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 17427 fft_block.reg_stage.w_input_regs[127]
.sym 17429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 17430 fft_block.reg_stage.w_input_regs[122]
.sym 17431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 17432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 17433 fft_block.reg_stage.w_input_regs[120]
.sym 17443 fft_block.reg_stage.w_input_regs[127]
.sym 17447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 17449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 17451 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 17456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17458 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17459 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 17466 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 17473 $nextpnr_ICESTORM_LC_67$O
.sym 17476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17479 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 17482 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17483 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 17487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 17489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 17491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 17493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 17495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 17497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 17499 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 17501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 17503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 17505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 17507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 17509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 17512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 17513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 17517 fft_block.reg_stage.w_input_regs[127]
.sym 17519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 17524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 17525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 17526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 17527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 17528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 17529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 17530 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 17538 fft_block.reg_stage.w_input_regs[58]
.sym 17539 fft_block.reg_stage.w_input_regs[57]
.sym 17543 fft_block.reg_stage.w_input_regs[57]
.sym 17545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 17548 fft_block.reg_stage.w_input_regs[38]
.sym 17550 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 17557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17564 fft_block.reg_stage.w_input_regs[120]
.sym 17565 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 17566 fft_block.reg_stage.w_input_regs[56]
.sym 17569 fft_block.w_fft_in[1]
.sym 17571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 17572 fft_block.reg_stage.w_input_regs[120]
.sym 17573 fft_block.w_fft_in[8]
.sym 17575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 17587 fft_block.w_fft_in[2]
.sym 17591 fft_block.reg_stage.w_input_regs[57]
.sym 17592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 17597 fft_block.reg_stage.w_input_regs[56]
.sym 17598 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 17599 fft_block.reg_stage.w_input_regs[57]
.sym 17600 fft_block.reg_stage.w_input_regs[120]
.sym 17603 fft_block.w_fft_in[2]
.sym 17611 fft_block.w_fft_in[8]
.sym 17615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 17617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 17621 fft_block.reg_stage.w_input_regs[57]
.sym 17622 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 17623 fft_block.reg_stage.w_input_regs[56]
.sym 17624 fft_block.reg_stage.w_input_regs[120]
.sym 17634 fft_block.w_fft_in[1]
.sym 17640 fft_block.reg_stage.w_input_regs[120]
.sym 17643 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 17644 CLK$SB_IO_IN_$glb_clk
.sym 17646 w_fft_out[48]
.sym 17647 w_fft_out[57]
.sym 17648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17650 w_fft_out[49]
.sym 17651 w_fft_out[56]
.sym 17652 w_fft_out[58]
.sym 17653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17655 fft_block.w_fft_in[8]
.sym 17656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 17660 fft_block.reg_stage.w_input_regs[60]
.sym 17667 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 17668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.almost_done
.sym 17670 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 17673 fft_block.w_fft_in[2]
.sym 17675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 17676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 17678 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 17679 fft_block.reg_stage.w_input_regs[37]
.sym 17681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 17688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 17689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 17691 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_S
.sym 17693 fft_block.reg_stage.w_input_regs[49]
.sym 17696 fft_block.reg_stage.w_input_regs[50]
.sym 17699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 17702 fft_block.start_calc
.sym 17705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_E
.sym 17706 $PACKER_GND_NET
.sym 17707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 17710 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 17726 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 17727 fft_block.reg_stage.w_input_regs[49]
.sym 17729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 17739 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 17740 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 17741 fft_block.reg_stage.w_input_regs[50]
.sym 17747 $PACKER_GND_NET
.sym 17751 fft_block.reg_stage.w_input_regs[50]
.sym 17752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 17753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 17757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 17758 fft_block.start_calc
.sym 17762 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 17763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 17765 fft_block.reg_stage.w_input_regs[49]
.sym 17766 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_E
.sym 17767 CLK$SB_IO_IN_$glb_clk
.sym 17768 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_S
.sym 17769 fft_block.reg_stage.w_input_regs[54]
.sym 17770 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 17771 fft_block.reg_stage.w_input_regs[51]
.sym 17772 fft_block.reg_stage.w_input_regs[48]
.sym 17773 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 17774 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 17775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 17776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17780 fft_block.reg_stage.w_cps_reg[19]
.sym 17790 w_fft_out[57]
.sym 17793 fft_block.reg_stage.w_input_regs[112]
.sym 17797 fft_block.reg_stage.w_input_regs[114]
.sym 17798 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 17799 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 17813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17814 fft_block.reg_stage.w_input_regs[119]
.sym 17818 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 17822 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 17823 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 17840 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 17841 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 17842 $nextpnr_ICESTORM_LC_70$O
.sym 17844 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 17851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 17852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 17854 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 17857 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 17858 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 17860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 17862 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 17864 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 17866 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 17868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 17870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 17872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 17875 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 17876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 17878 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 17881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 17882 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 17886 fft_block.reg_stage.w_input_regs[119]
.sym 17888 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 17892 fft_block.w_fft_in[3]
.sym 17893 fft_block.w_fft_in[2]
.sym 17894 fft_block.reg_stage.w_input_regs[36]
.sym 17895 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2[2]
.sym 17896 fft_block.reg_stage.w_input_regs[37]
.sym 17897 fft_block.reg_stage.w_input_regs[35]
.sym 17898 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 17899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 17904 fft_block.reg_stage.w_input_regs[116]
.sym 17905 fft_block.sel_in
.sym 17909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 17910 fft_block.reg_stage.w_input_regs[119]
.sym 17912 fft_block.w_fft_in[0]
.sym 17914 fft_block.reg_stage.w_input_regs[52]
.sym 17915 fft_block.reg_stage.w_input_regs[51]
.sym 17917 fft_block.reg_stage.w_input_regs[115]
.sym 17918 fft_block.reg_stage.w_index_out[1]
.sym 17919 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 17921 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 17923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 17924 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 17926 fft_block.reg_stage.w_index_out[2]
.sym 17927 fft_block.w_fft_in[2]
.sym 17933 fft_block.reg_stage.w_input_regs[112]
.sym 17939 fft_block.reg_stage.w_input_regs[115]
.sym 17943 fft_block.reg_stage.w_input_regs[114]
.sym 17946 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 17964 fft_block.reg_stage.w_cms_reg[25]
.sym 17966 fft_block.reg_stage.w_input_regs[112]
.sym 17973 fft_block.reg_stage.w_input_regs[115]
.sym 17978 fft_block.reg_stage.w_cms_reg[25]
.sym 18008 fft_block.reg_stage.w_input_regs[114]
.sym 18013 CLK$SB_IO_IN_$glb_clk
.sym 18014 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 18018 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18019 fft_block.reg_stage.w_input_regs[3]
.sym 18021 fft_block.reg_stage.w_input_regs[2]
.sym 18022 fft_block.reg_stage.w_input_regs[4]
.sym 18024 w_fft_out[36]
.sym 18028 fft_block.reg_stage.w_input_regs[118]
.sym 18031 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 18034 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 18035 addr_count[0]
.sym 18037 addr_count[1]
.sym 18038 fft_block.reg_stage.w_input_regs[36]
.sym 18040 fft_block.reg_stage.w_input_regs[38]
.sym 18043 fft_block.reg_stage.w_input_regs[115]
.sym 18044 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[2]
.sym 18045 fft_block.reg_stage.w_input_regs[35]
.sym 18046 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 18056 fft_block.w_fft_in[3]
.sym 18065 fft_block.w_fft_in[2]
.sym 18066 fft_block.w_fft_in[0]
.sym 18067 fft_block.reg_stage.w_index_out[0]
.sym 18074 addr_count[2]
.sym 18078 fft_block.reg_stage.w_index_out[1]
.sym 18083 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18086 fft_block.reg_stage.w_index_out[2]
.sym 18092 fft_block.w_fft_in[0]
.sym 18095 fft_block.reg_stage.w_index_out[2]
.sym 18096 fft_block.reg_stage.w_index_out[0]
.sym 18098 fft_block.reg_stage.w_index_out[1]
.sym 18103 fft_block.w_fft_in[2]
.sym 18107 fft_block.reg_stage.w_index_out[2]
.sym 18108 fft_block.reg_stage.w_index_out[0]
.sym 18110 fft_block.reg_stage.w_index_out[1]
.sym 18122 addr_count[2]
.sym 18125 fft_block.w_fft_in[3]
.sym 18132 fft_block.reg_stage.w_index_out[1]
.sym 18133 fft_block.reg_stage.w_index_out[2]
.sym 18134 fft_block.reg_stage.w_index_out[0]
.sym 18135 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18136 CLK$SB_IO_IN_$glb_clk
.sym 18139 fft_block.reg_stage.w_input_regs[68]
.sym 18140 fft_block.reg_stage.w_input_regs[69]
.sym 18141 fft_block.reg_stage.w_input_regs[65]
.sym 18142 fft_block.reg_stage.w_input_regs[67]
.sym 18143 fft_block.reg_stage.w_input_regs[64]
.sym 18144 fft_block.reg_stage.w_input_regs[66]
.sym 18145 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 18153 addr_count[1]
.sym 18154 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18155 fft_block.reg_stage.w_input_regs[4]
.sym 18158 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 18159 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[9]
.sym 18162 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18164 fft_block.counter_N[1]
.sym 18165 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 18168 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18169 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 18170 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[2]
.sym 18172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 18173 fft_block.reg_stage.w_input_regs[68]
.sym 18181 addr_count[2]
.sym 18183 addr_count[0]
.sym 18186 fft_block.w_fft_in[1]
.sym 18192 addr_count[1]
.sym 18195 fft_block.reg_stage.w_index_out[2]
.sym 18201 fft_block.reg_stage.w_index_out[1]
.sym 18203 fft_block.reg_stage.w_index_out[0]
.sym 18206 addr_count_SB_DFFESR_Q_R_SB_LUT4_O_I2[0]
.sym 18212 addr_count_SB_DFFESR_Q_R_SB_LUT4_O_I2[0]
.sym 18214 addr_count[2]
.sym 18218 fft_block.reg_stage.w_index_out[0]
.sym 18219 fft_block.reg_stage.w_index_out[1]
.sym 18221 fft_block.reg_stage.w_index_out[2]
.sym 18231 addr_count[1]
.sym 18233 addr_count[0]
.sym 18236 fft_block.reg_stage.w_index_out[2]
.sym 18238 fft_block.reg_stage.w_index_out[1]
.sym 18239 fft_block.reg_stage.w_index_out[0]
.sym 18242 fft_block.w_fft_in[1]
.sym 18254 fft_block.reg_stage.w_index_out[0]
.sym 18255 fft_block.reg_stage.w_index_out[2]
.sym 18257 fft_block.reg_stage.w_index_out[1]
.sym 18258 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E_$glb_ce
.sym 18259 CLK$SB_IO_IN_$glb_clk
.sym 18261 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 18262 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 18263 fft_block.reg_stage.w_input_regs[70]
.sym 18264 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 18265 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 18266 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 18267 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 18268 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 18269 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18270 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[1]
.sym 18273 fft_block.sel_in
.sym 18275 fft_block.reg_stage.w_input_regs[1]
.sym 18277 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 18278 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 18281 w_fft_out[54]
.sym 18282 fft_block.sel_in
.sym 18291 fft_block.reg_stage.w_c_in[3]
.sym 18315 fft_block.reg_stage.w_input_regs[64]
.sym 18316 fft_block.w_fft_in[0]
.sym 18321 fft_block.reg_stage.w_input_regs[0]
.sym 18327 fft_block.reg_stage.w_cps_in[8]
.sym 18349 fft_block.reg_stage.w_input_regs[64]
.sym 18355 fft_block.w_fft_in[0]
.sym 18365 fft_block.reg_stage.w_input_regs[0]
.sym 18366 fft_block.reg_stage.w_input_regs[64]
.sym 18378 fft_block.reg_stage.w_cps_in[8]
.sym 18381 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E_$glb_ce
.sym 18382 CLK$SB_IO_IN_$glb_clk
.sym 18385 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 18386 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 18387 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 18388 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 18389 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 18390 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 18391 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 18393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 18398 fft_block.sel_in
.sym 18401 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18407 fft_block.start_calc
.sym 18412 fft_block.reg_stage.w_cps_reg[19]
.sym 18414 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 18418 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18419 fft_block.w_fft_in[2]
.sym 18433 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[4]
.sym 18436 fft_block.reg_stage.w_c_in[1]
.sym 18437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[3]
.sym 18439 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 18442 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[2]
.sym 18452 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 18453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_a[4]
.sym 18455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_a[3]
.sym 18459 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_a[4]
.sym 18461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 18466 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[2]
.sym 18473 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[4]
.sym 18478 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[3]
.sym 18483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 18485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_a[3]
.sym 18496 fft_block.reg_stage.w_c_in[1]
.sym 18504 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 18505 CLK$SB_IO_IN_$glb_clk
.sym 18508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 18509 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 18510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 18511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 18512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 18513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 18514 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 18519 fft_block.counter_N[0]
.sym 18532 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[6]
.sym 18534 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 18535 fft_block.reg_stage.w_input_regs[71]
.sym 18537 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 18542 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 18549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[12]
.sym 18551 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[9]
.sym 18553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[5]
.sym 18555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[6]
.sym 18556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[11]
.sym 18557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[2]
.sym 18558 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[4]
.sym 18559 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 18561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 18563 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[14]
.sym 18566 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[15]
.sym 18569 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 18570 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[10]
.sym 18572 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 18575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[13]
.sym 18579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[16]
.sym 18580 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 18582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[9]
.sym 18583 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 18586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 18588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[10]
.sym 18589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 18590 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 18592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 18594 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[11]
.sym 18595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[2]
.sym 18596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 18598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 18600 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 18601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[12]
.sym 18602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 18604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 18606 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[4]
.sym 18607 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[13]
.sym 18608 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 18610 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 18612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[14]
.sym 18613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[5]
.sym 18614 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 18616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 18618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[6]
.sym 18619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[15]
.sym 18620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 18622 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 18624 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[16]
.sym 18625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 18626 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 18630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 18631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 18632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[15]
.sym 18633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[13]
.sym 18634 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[17]
.sym 18635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 18636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[10]
.sym 18637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[16]
.sym 18646 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 18651 $PACKER_GND_NET
.sym 18654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[2]
.sym 18665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 18666 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 18671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 18672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 18673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 18677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 18686 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 18688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[5]
.sym 18693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_a[0]
.sym 18695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[6]
.sym 18699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[17]
.sym 18700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 18703 $nextpnr_ICESTORM_LC_12$I3
.sym 18705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[17]
.sym 18706 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 18707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 18713 $nextpnr_ICESTORM_LC_12$I3
.sym 18716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 18723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 18728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_a[0]
.sym 18729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 18734 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[5]
.sym 18742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 18748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[6]
.sym 18750 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 18751 CLK$SB_IO_IN_$glb_clk
.sym 18753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[6]
.sym 18754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[5]
.sym 18755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[1]
.sym 18757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_a[7]
.sym 18758 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 18759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[2]
.sym 18760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_a[5]
.sym 18766 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[10]
.sym 18769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 18772 fft_block.reg_stage.w_c_in[3]
.sym 18781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 18784 fft_block.reg_stage.w_input_regs[80]
.sym 18800 fft_block.reg_stage.w_c_in[1]
.sym 18812 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 18822 fft_block.reg_stage.w_cps_in[0]
.sym 18823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 18836 fft_block.reg_stage.w_c_in[1]
.sym 18853 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 18864 fft_block.reg_stage.w_cps_in[0]
.sym 18873 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 18874 CLK$SB_IO_IN_$glb_clk
.sym 18881 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 18882 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 18883 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 18888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[9]
.sym 18889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[14]
.sym 18892 fft_block.reg_stage.w_cps_reg[1]
.sym 18893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[10]
.sym 18899 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 18903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 18926 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 18927 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.almost_done
.sym 18935 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18941 fft_block.w_fft_in[0]
.sym 18958 fft_block.w_fft_in[0]
.sym 18986 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 18989 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.almost_done
.sym 18996 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 18997 CLK$SB_IO_IN_$glb_clk
.sym 19000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 19001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 19002 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 19003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 19004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 19005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 19006 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 19016 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 19020 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 19021 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_S
.sym 19025 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 19041 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[3]
.sym 19042 fft_block.reg_stage.w_cps_reg[1]
.sym 19046 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 19047 fft_block.reg_stage.w_cps_reg[10]
.sym 19050 fft_block.reg_stage.w_cps_reg[9]
.sym 19051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[2]
.sym 19052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[1]
.sym 19053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 19058 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 19066 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 19067 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[4]
.sym 19070 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[2]
.sym 19079 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 19080 fft_block.reg_stage.w_cps_reg[1]
.sym 19082 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[4]
.sym 19085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 19087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 19091 fft_block.reg_stage.w_cps_reg[9]
.sym 19092 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 19093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[1]
.sym 19097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[2]
.sym 19098 fft_block.reg_stage.w_cps_reg[10]
.sym 19099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 19109 fft_block.reg_stage.w_cps_reg[1]
.sym 19110 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[3]
.sym 19111 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 19115 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[2]
.sym 19116 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 19118 fft_block.reg_stage.w_cps_reg[1]
.sym 19120 CLK$SB_IO_IN_$glb_clk
.sym 19122 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 19123 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 19124 fft_block.reg_stage.w_input_regs[81]
.sym 19125 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 19126 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 19127 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 19128 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 19129 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 19134 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 19139 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[2]
.sym 19140 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 19147 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 19149 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 19150 fft_block.reg_stage.w_cps_reg[8]
.sym 19154 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 19156 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 19168 fft_block.reg_stage.w_cps_reg[8]
.sym 19174 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 19176 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 19182 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_a[7]
.sym 19187 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_a[4]
.sym 19189 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_a[0]
.sym 19190 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[6]
.sym 19194 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_a[6]
.sym 19196 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[6]
.sym 19203 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 19204 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_a[7]
.sym 19208 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 19211 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_a[4]
.sym 19215 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_a[6]
.sym 19217 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 19221 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_a[0]
.sym 19222 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 19238 fft_block.reg_stage.w_cps_reg[8]
.sym 19243 CLK$SB_IO_IN_$glb_clk
.sym 19244 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 19245 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_a[4]
.sym 19246 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 19247 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_a[0]
.sym 19248 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_a[7]
.sym 19249 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[1]
.sym 19250 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_a[1]
.sym 19251 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 19252 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_a[6]
.sym 19254 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.almost_done
.sym 19278 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[12]
.sym 19287 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 19288 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[4]
.sym 19289 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[9]
.sym 19290 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 19294 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[14]
.sym 19295 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[10]
.sym 19297 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[6]
.sym 19298 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[15]
.sym 19299 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[11]
.sym 19300 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[13]
.sym 19301 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[16]
.sym 19302 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[12]
.sym 19305 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[3]
.sym 19308 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[5]
.sym 19312 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[2]
.sym 19314 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[1]
.sym 19318 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 19320 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[9]
.sym 19321 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 19324 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 19326 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[10]
.sym 19327 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[1]
.sym 19328 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 19330 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 19332 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[2]
.sym 19333 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[11]
.sym 19334 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 19336 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 19338 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[12]
.sym 19339 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[3]
.sym 19340 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 19342 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 19344 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[13]
.sym 19345 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[4]
.sym 19346 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 19348 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 19350 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[5]
.sym 19351 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[14]
.sym 19352 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 19354 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 19356 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[15]
.sym 19357 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[6]
.sym 19358 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 19360 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 19362 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[16]
.sym 19363 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 19364 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 19368 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 19369 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_a[5]
.sym 19370 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 19371 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 19373 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 19374 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[5]
.sym 19383 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 19388 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 19397 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 19400 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 19402 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 19404 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 19413 fft_block.reg_stage.w_cps_reg[1]
.sym 19419 fft_block.reg_stage.w_cps_reg[7]
.sym 19421 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[1]
.sym 19423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[8]
.sym 19424 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 19427 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 19429 fft_block.reg_stage.w_cps_reg[4]
.sym 19431 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[5]
.sym 19432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[5]
.sym 19433 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[17]
.sym 19435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[7]
.sym 19439 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[6]
.sym 19441 $nextpnr_ICESTORM_LC_37$I3
.sym 19443 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[17]
.sym 19444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 19445 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 19451 $nextpnr_ICESTORM_LC_37$I3
.sym 19454 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 19455 fft_block.reg_stage.w_cps_reg[7]
.sym 19457 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[8]
.sym 19461 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 19462 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[5]
.sym 19463 fft_block.reg_stage.w_cps_reg[4]
.sym 19466 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[5]
.sym 19472 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[1]
.sym 19478 fft_block.reg_stage.w_cps_reg[1]
.sym 19479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[7]
.sym 19480 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 19485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 19486 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[6]
.sym 19487 fft_block.reg_stage.w_cps_reg[4]
.sym 19489 CLK$SB_IO_IN_$glb_clk
.sym 19495 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[12]
.sym 19500 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[4]
.sym 19505 fft_block.reg_stage.w_cps_reg[10]
.sym 19535 fft_block.reg_stage.w_cms_reg[1]
.sym 19536 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 19537 fft_block.reg_stage.w_cms_reg[0]
.sym 19538 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[6]
.sym 19539 fft_block.reg_stage.w_cps_reg[10]
.sym 19541 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[5]
.sym 19545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[7]
.sym 19548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[3]
.sym 19550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[4]
.sym 19551 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[3]
.sym 19552 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[2]
.sym 19553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 19560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[4]
.sym 19565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[4]
.sym 19566 fft_block.reg_stage.w_cms_reg[0]
.sym 19568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 19571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 19572 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[6]
.sym 19573 fft_block.reg_stage.w_cms_reg[1]
.sym 19578 fft_block.reg_stage.w_cms_reg[1]
.sym 19579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[5]
.sym 19580 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 19583 fft_block.reg_stage.w_cps_reg[10]
.sym 19585 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[4]
.sym 19586 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 19590 fft_block.reg_stage.w_cms_reg[0]
.sym 19591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[3]
.sym 19592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 19595 fft_block.reg_stage.w_cps_reg[10]
.sym 19597 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[3]
.sym 19598 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 19602 fft_block.reg_stage.w_cms_reg[0]
.sym 19603 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[7]
.sym 19604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 19607 fft_block.reg_stage.w_cms_reg[1]
.sym 19609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 19610 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[2]
.sym 19612 CLK$SB_IO_IN_$glb_clk
.sym 19639 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 19640 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[16]
.sym 19657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 19658 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 19671 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 19672 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 19680 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 19688 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 19690 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 19691 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 19718 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 19719 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 19720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 19735 CLK$SB_IO_IN_$glb_clk
.sym 19736 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 19752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 20422 CLK$SB_IO_IN
.sym 20453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 20454 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 20455 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 20456 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 20457 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 20458 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 20459 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 20580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 20581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 20582 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[9]
.sym 20583 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[14]
.sym 20584 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[2]
.sym 20585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[15]
.sym 20586 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[12]
.sym 20587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 20592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[13]
.sym 20614 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[16]
.sym 20631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[9]
.sym 20633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[14]
.sym 20637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 20640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[12]
.sym 20643 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 20644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 20645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[3]
.sym 20659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[10]
.sym 20660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[13]
.sym 20662 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 20663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[11]
.sym 20664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[6]
.sym 20670 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[4]
.sym 20671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[1]
.sym 20672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[16]
.sym 20675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[9]
.sym 20676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[3]
.sym 20679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[12]
.sym 20683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[5]
.sym 20684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[14]
.sym 20685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[2]
.sym 20686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[15]
.sym 20687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 20689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 20691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 20692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[9]
.sym 20695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 20697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[10]
.sym 20698 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[1]
.sym 20699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 20701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 20703 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[2]
.sym 20704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[11]
.sym 20705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 20707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 20709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[12]
.sym 20710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[3]
.sym 20711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 20713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 20715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[13]
.sym 20716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[4]
.sym 20717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 20719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 20721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[14]
.sym 20722 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[5]
.sym 20723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 20725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 20727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[6]
.sym 20728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[15]
.sym 20729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 20731 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 20733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[16]
.sym 20734 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 20735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 20740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 20741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 20742 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 20743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 20744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 20745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 20746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 20755 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.almost_done
.sym 20762 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.almost_done
.sym 20763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[9]
.sym 20764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[2]
.sym 20768 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 20771 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 20772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[3]
.sym 20774 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 20775 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 20780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 20781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_a[6]
.sym 20782 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 20785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 20791 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 20792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_a[0]
.sym 20793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 20798 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 20801 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 20803 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[17]
.sym 20806 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 20807 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 20808 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 20809 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 20811 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[6]
.sym 20812 $nextpnr_ICESTORM_LC_8$I3
.sym 20814 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[17]
.sym 20815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 20816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 20822 $nextpnr_ICESTORM_LC_8$I3
.sym 20826 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 20827 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 20828 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 20831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 20832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 20833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 20837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[6]
.sym 20843 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_a[0]
.sym 20844 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 20849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 20851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 20852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 20855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_a[6]
.sym 20856 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 20860 CLK$SB_IO_IN_$glb_clk
.sym 20861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 20862 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 20863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 20864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 20865 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 20866 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[8]
.sym 20867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 20868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[16]
.sym 20869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[17]
.sym 20870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 20876 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 20878 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[5]
.sym 20880 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[10]
.sym 20882 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[13]
.sym 20891 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[16]
.sym 20893 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 20895 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 20906 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 20913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_a[3]
.sym 20914 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 20919 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 20920 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 20926 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 20928 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 20931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 20933 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_a[7]
.sym 20934 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 20937 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 20942 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 20949 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 20957 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 20960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 20967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 20968 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_a[3]
.sym 20973 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 20980 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_a[7]
.sym 20981 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 20982 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 20983 CLK$SB_IO_IN_$glb_clk
.sym 20985 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[2]
.sym 20986 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_a[2]
.sym 20987 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 20988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 20989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[3]
.sym 20990 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 20991 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_a[3]
.sym 20992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_a[7]
.sym 21001 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.almost_done
.sym 21002 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 21009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21011 fft_block.reg_stage.w_input_regs[46]
.sym 21012 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 21013 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[8]
.sym 21017 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[9]
.sym 21018 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 21019 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 21043 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 21044 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 21045 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 21049 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 21050 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21053 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21054 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 21055 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 21058 $nextpnr_ICESTORM_LC_77$O
.sym 21061 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21064 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 21067 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21068 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21070 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 21073 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 21074 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 21076 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 21079 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 21080 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 21082 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 21084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 21086 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 21088 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 21090 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 21092 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 21094 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 21096 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 21098 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 21100 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 21103 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 21104 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 21108 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 21110 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[9]
.sym 21111 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21112 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 21113 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 21114 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21115 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 21132 fft_block.reg_stage.w_input_regs[104]
.sym 21141 fft_block.reg_stage.w_input_regs[39]
.sym 21142 fft_block.w_fft_in[8]
.sym 21144 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 21150 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 21151 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 21153 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 21154 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 21155 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 21158 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21159 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 21162 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 21163 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21164 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 21165 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[8]
.sym 21174 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 21175 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 21179 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21180 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 21182 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 21185 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 21188 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 21190 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21191 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 21194 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 21195 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 21196 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21200 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21201 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 21203 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 21206 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 21208 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21209 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 21212 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 21214 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 21215 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 21218 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 21220 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 21224 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 21225 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[8]
.sym 21226 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 21227 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 21229 CLK$SB_IO_IN_$glb_clk
.sym 21230 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 21232 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 21233 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21234 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b_SB_DFF_Q_6_D_SB_LUT4_O_I2[0]
.sym 21235 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 21236 fft_block.reg_stage.w_input_regs[106]
.sym 21237 fft_block.reg_stage.w_input_regs[104]
.sym 21238 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 21246 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.almost_done
.sym 21255 fft_block.reg_stage.w_input_regs[36]
.sym 21257 fft_block.reg_stage.w_input_regs[33]
.sym 21258 fft_block.w_fft_in[10]
.sym 21262 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 21264 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 21265 fft_block.reg_stage.w_input_regs[35]
.sym 21272 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 21273 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 21275 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 21277 fft_block.reg_stage.w_input_regs[38]
.sym 21278 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 21280 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 21281 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21282 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 21284 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 21285 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[3]
.sym 21286 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 21287 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[2]
.sym 21291 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 21294 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 21296 fft_block.reg_stage.w_input_regs[37]
.sym 21299 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b_SB_DFF_Q_6_D_SB_LUT4_O_I2[0]
.sym 21301 fft_block.reg_stage.w_input_regs[39]
.sym 21303 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 21306 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 21307 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 21308 fft_block.reg_stage.w_input_regs[38]
.sym 21311 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 21312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 21313 fft_block.reg_stage.w_input_regs[38]
.sym 21317 fft_block.reg_stage.w_input_regs[39]
.sym 21319 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 21320 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 21323 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 21324 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b_SB_DFF_Q_6_D_SB_LUT4_O_I2[0]
.sym 21325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 21326 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[2]
.sym 21329 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 21332 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 21336 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 21337 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 21338 fft_block.reg_stage.w_input_regs[39]
.sym 21341 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 21342 fft_block.reg_stage.w_input_regs[37]
.sym 21344 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 21347 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 21348 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21349 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 21350 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[3]
.sym 21352 CLK$SB_IO_IN_$glb_clk
.sym 21361 fft_block.reg_stage.w_input_regs[33]
.sym 21367 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 21368 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 21371 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 21374 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21379 fft_block.w_fft_in[8]
.sym 21380 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 21383 fft_block.w_fft_in[1]
.sym 21395 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 21397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21398 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 21400 fft_block.reg_stage.w_input_regs[37]
.sym 21411 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 21415 fft_block.reg_stage.w_input_regs[36]
.sym 21418 fft_block.w_fft_in[10]
.sym 21421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 21428 fft_block.reg_stage.w_input_regs[36]
.sym 21430 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 21431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 21435 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 21436 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 21437 fft_block.reg_stage.w_input_regs[36]
.sym 21460 fft_block.w_fft_in[10]
.sym 21464 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 21465 fft_block.reg_stage.w_input_regs[37]
.sym 21467 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 21474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21475 CLK$SB_IO_IN_$glb_clk
.sym 21477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 21478 fft_block.reg_stage.w_input_regs[123]
.sym 21479 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 21480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 21481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 21482 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 21483 fft_block.reg_stage.w_input_regs[121]
.sym 21484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 21497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.almost_done
.sym 21501 fft_block.reg_stage.w_input_regs[58]
.sym 21502 fft_block.w_fft_in[12]
.sym 21505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21511 fft_block.reg_stage.w_input_regs[103]
.sym 21512 fft_block.reg_stage.w_input_regs[123]
.sym 21520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 21531 fft_block.reg_stage.w_input_regs[122]
.sym 21532 fft_block.reg_stage.w_input_regs[58]
.sym 21533 fft_block.reg_stage.w_input_regs[57]
.sym 21535 fft_block.reg_stage.w_input_regs[123]
.sym 21536 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 21537 fft_block.reg_stage.w_input_regs[35]
.sym 21539 fft_block.w_fft_in[8]
.sym 21540 fft_block.reg_stage.w_input_regs[121]
.sym 21542 fft_block.reg_stage.w_input_regs[120]
.sym 21543 fft_block.w_fft_in[1]
.sym 21544 fft_block.reg_stage.w_input_regs[56]
.sym 21548 fft_block.reg_stage.w_input_regs[121]
.sym 21549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21554 fft_block.w_fft_in[8]
.sym 21557 fft_block.reg_stage.w_input_regs[121]
.sym 21564 fft_block.reg_stage.w_input_regs[123]
.sym 21569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 21570 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 21571 fft_block.reg_stage.w_input_regs[35]
.sym 21577 fft_block.w_fft_in[1]
.sym 21581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 21583 fft_block.reg_stage.w_input_regs[35]
.sym 21584 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 21587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21588 fft_block.reg_stage.w_input_regs[58]
.sym 21589 fft_block.reg_stage.w_input_regs[122]
.sym 21593 fft_block.reg_stage.w_input_regs[56]
.sym 21594 fft_block.reg_stage.w_input_regs[57]
.sym 21595 fft_block.reg_stage.w_input_regs[120]
.sym 21596 fft_block.reg_stage.w_input_regs[121]
.sym 21597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21598 CLK$SB_IO_IN_$glb_clk
.sym 21601 fft_block.reg_stage.w_input_regs[60]
.sym 21602 fft_block.reg_stage.w_input_regs[59]
.sym 21603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 21605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21606 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21614 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 21616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21629 fft_block.reg_stage.w_input_regs[113]
.sym 21632 fft_block.reg_stage.w_input_regs[121]
.sym 21633 fft_block.reg_stage.w_input_regs[39]
.sym 21634 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 21635 fft_block.reg_stage.w_input_regs[60]
.sym 21641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 21642 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 21659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 21661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 21662 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21667 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 21671 fft_block.reg_stage.w_input_regs[103]
.sym 21673 $nextpnr_ICESTORM_LC_78$O
.sym 21676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 21682 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 21683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 21685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 21688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 21689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 21691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 21693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 21695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 21697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 21699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 21701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 21703 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 21705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 21707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 21709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 21711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 21713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 21718 fft_block.reg_stage.w_input_regs[103]
.sym 21719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 21723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 21726 fft_block.reg_stage.w_input_regs[99]
.sym 21728 fft_block.reg_stage.w_input_regs[98]
.sym 21729 fft_block.reg_stage.w_input_regs[97]
.sym 21730 fft_block.reg_stage.w_input_regs[96]
.sym 21740 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21741 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 21744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 21747 w_fft_out[49]
.sym 21748 fft_block.sel_in
.sym 21749 fft_block.w_fft_in[2]
.sym 21751 fft_block.reg_stage.w_input_regs[36]
.sym 21754 fft_block.reg_stage.w_input_regs[33]
.sym 21755 fft_block.w_fft_in[3]
.sym 21757 fft_block.reg_stage.w_input_regs[35]
.sym 21764 fft_block.reg_stage.w_input_regs[120]
.sym 21770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21771 fft_block.reg_stage.w_input_regs[122]
.sym 21773 fft_block.reg_stage.w_input_regs[58]
.sym 21774 fft_block.reg_stage.w_input_regs[59]
.sym 21776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21777 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21780 fft_block.reg_stage.w_input_regs[114]
.sym 21781 fft_block.reg_stage.w_input_regs[50]
.sym 21782 fft_block.reg_stage.w_input_regs[123]
.sym 21786 fft_block.reg_stage.w_input_regs[49]
.sym 21789 fft_block.reg_stage.w_input_regs[113]
.sym 21790 fft_block.reg_stage.w_input_regs[56]
.sym 21791 fft_block.reg_stage.w_input_regs[57]
.sym 21792 fft_block.reg_stage.w_input_regs[121]
.sym 21795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21797 fft_block.reg_stage.w_input_regs[49]
.sym 21798 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21799 fft_block.reg_stage.w_input_regs[113]
.sym 21803 fft_block.reg_stage.w_input_regs[122]
.sym 21804 fft_block.reg_stage.w_input_regs[58]
.sym 21806 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21809 fft_block.reg_stage.w_input_regs[114]
.sym 21811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21812 fft_block.reg_stage.w_input_regs[50]
.sym 21818 fft_block.reg_stage.w_input_regs[113]
.sym 21821 fft_block.reg_stage.w_input_regs[114]
.sym 21822 fft_block.reg_stage.w_input_regs[50]
.sym 21823 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21827 fft_block.reg_stage.w_input_regs[121]
.sym 21828 fft_block.reg_stage.w_input_regs[120]
.sym 21829 fft_block.reg_stage.w_input_regs[56]
.sym 21830 fft_block.reg_stage.w_input_regs[57]
.sym 21833 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21834 fft_block.reg_stage.w_input_regs[59]
.sym 21835 fft_block.reg_stage.w_input_regs[123]
.sym 21839 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 21840 fft_block.reg_stage.w_input_regs[113]
.sym 21842 fft_block.reg_stage.w_input_regs[49]
.sym 21843 fft_block.start_calc_$glb_ce
.sym 21844 CLK$SB_IO_IN_$glb_clk
.sym 21846 w_fft_out[50]
.sym 21847 w_fft_out[32]
.sym 21848 fft_block.w_fft_in[3]
.sym 21849 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[0]
.sym 21850 w_fft_out[33]
.sym 21851 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I1[0]
.sym 21852 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I1[2]
.sym 21853 fft_block.w_fft_in[0]
.sym 21858 w_fft_out[48]
.sym 21860 w_fft_out[56]
.sym 21861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21862 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 21863 fft_block.w_fft_in[2]
.sym 21866 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 21869 fft_block.reg_stage.w_input_regs[127]
.sym 21870 fft_block.w_fft_in[1]
.sym 21876 fft_block.counter_N[0]
.sym 21877 fft_block.counter_N[0]
.sym 21878 fft_block.reg_stage.w_input_regs[54]
.sym 21889 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 21897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21898 fft_block.reg_stage.w_input_regs[48]
.sym 21900 fft_block.reg_stage.w_input_regs[116]
.sym 21904 fft_block.reg_stage.w_input_regs[112]
.sym 21905 fft_block.reg_stage.w_input_regs[51]
.sym 21910 fft_block.w_fft_in[0]
.sym 21911 fft_block.reg_stage.w_input_regs[100]
.sym 21913 fft_block.w_fft_in[3]
.sym 21914 fft_block.w_fft_in[6]
.sym 21916 fft_block.reg_stage.w_input_regs[115]
.sym 21918 fft_block.reg_stage.w_input_regs[101]
.sym 21922 fft_block.w_fft_in[6]
.sym 21926 fft_block.reg_stage.w_input_regs[100]
.sym 21933 fft_block.w_fft_in[3]
.sym 21940 fft_block.w_fft_in[0]
.sym 21944 fft_block.reg_stage.w_input_regs[48]
.sym 21947 fft_block.reg_stage.w_input_regs[112]
.sym 21953 fft_block.reg_stage.w_input_regs[101]
.sym 21956 fft_block.reg_stage.w_input_regs[116]
.sym 21963 fft_block.reg_stage.w_input_regs[51]
.sym 21964 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21965 fft_block.reg_stage.w_input_regs[115]
.sym 21966 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 21967 CLK$SB_IO_IN_$glb_clk
.sym 21969 fft_block.reg_stage.w_input_regs[100]
.sym 21970 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[0]
.sym 21971 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[2]
.sym 21972 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I1[1]
.sym 21973 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[3]
.sym 21974 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 21975 fft_block.w_fft_in[1]
.sym 21976 fft_block.reg_stage.w_input_regs[101]
.sym 21981 fft_block.reg_stage.w_input_regs[35]
.sym 21983 fft_block.reg_stage.w_input_regs[115]
.sym 21987 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I3[1]
.sym 21993 fft_block.w_fft_in[3]
.sym 21994 w_fft_out[1]
.sym 21995 fft_block.reg_stage.w_input_regs[103]
.sym 21996 fft_block.reg_stage.w_input_regs[4]
.sym 21997 w_fft_out[33]
.sym 21998 fft_block.w_fft_in[1]
.sym 22000 fft_block.w_fft_in[6]
.sym 22003 fft_block.w_fft_in[0]
.sym 22004 w_fft_out[2]
.sym 22013 addr_count[0]
.sym 22014 fft_block.reg_stage.w_input_regs[118]
.sym 22018 fft_block.sel_in
.sym 22020 fft_block.w_fft_in[3]
.sym 22023 addr_count[1]
.sym 22025 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2[1]
.sym 22027 fft_block.reg_stage.w_input_regs[102]
.sym 22028 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22029 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2[2]
.sym 22036 fft_block.w_fft_in[4]
.sym 22039 addr_count[2]
.sym 22040 fft_block.w_fft_in[5]
.sym 22044 fft_block.w_fft_in[3]
.sym 22049 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2[2]
.sym 22051 fft_block.sel_in
.sym 22052 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2[1]
.sym 22058 fft_block.w_fft_in[4]
.sym 22061 fft_block.sel_in
.sym 22062 addr_count[2]
.sym 22063 addr_count[0]
.sym 22064 addr_count[1]
.sym 22070 fft_block.w_fft_in[5]
.sym 22073 fft_block.w_fft_in[3]
.sym 22080 fft_block.reg_stage.w_input_regs[102]
.sym 22086 fft_block.reg_stage.w_input_regs[118]
.sym 22089 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22090 CLK$SB_IO_IN_$glb_clk
.sym 22092 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22093 fft_block.reg_stage.w_input_regs[102]
.sym 22094 fft_block.w_fft_in[4]
.sym 22095 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 22096 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I1_SB_LUT4_O_I0[2]
.sym 22097 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22098 fft_block.w_fft_in[5]
.sym 22099 fft_block.reg_stage.w_input_regs[103]
.sym 22100 fft_block.reg_stage.w_input_regs[37]
.sym 22104 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 22108 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22109 fft_block.reg_stage.w_input_regs[101]
.sym 22110 fft_block.reg_stage.w_input_regs[36]
.sym 22113 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2[1]
.sym 22114 fft_block.counter_N[1]
.sym 22116 fft_block.reg_stage.w_input_regs[3]
.sym 22117 fft_block.reg_stage.w_input_regs[39]
.sym 22122 fft_block.reg_stage.w_input_regs[4]
.sym 22123 fft_block.reg_stage.w_input_regs[68]
.sym 22124 fft_block.w_fft_in[1]
.sym 22125 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 22134 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 22142 fft_block.w_fft_in[2]
.sym 22151 fft_block.w_fft_in[4]
.sym 22153 fft_block.w_fft_in[3]
.sym 22184 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 22192 fft_block.w_fft_in[3]
.sym 22204 fft_block.w_fft_in[2]
.sym 22209 fft_block.w_fft_in[4]
.sym 22212 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E_$glb_ce
.sym 22213 CLK$SB_IO_IN_$glb_clk
.sym 22215 w_fft_out[1]
.sym 22216 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22217 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[2]
.sym 22218 fft_block.w_fft_in[6]
.sym 22219 w_fft_out[55]
.sym 22220 w_fft_out[2]
.sym 22221 w_fft_out[0]
.sym 22222 w_fft_out[54]
.sym 22230 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 22232 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22239 fft_block.w_fft_in[4]
.sym 22242 w_fft_out[2]
.sym 22243 fft_block.w_fft_in[3]
.sym 22247 fft_block.sel_in
.sym 22248 fft_block.reg_stage.w_input_regs[2]
.sym 22250 fft_block.counter_N[2]
.sym 22258 fft_block.w_fft_in[4]
.sym 22259 fft_block.reg_stage.w_input_regs[65]
.sym 22265 fft_block.w_fft_in[3]
.sym 22266 fft_block.w_fft_in[2]
.sym 22268 fft_block.w_fft_in[1]
.sym 22269 fft_block.reg_stage.w_input_regs[1]
.sym 22270 fft_block.w_fft_in[5]
.sym 22275 fft_block.w_fft_in[0]
.sym 22277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 22296 fft_block.w_fft_in[4]
.sym 22302 fft_block.w_fft_in[5]
.sym 22307 fft_block.w_fft_in[1]
.sym 22315 fft_block.w_fft_in[3]
.sym 22319 fft_block.w_fft_in[0]
.sym 22328 fft_block.w_fft_in[2]
.sym 22331 fft_block.reg_stage.w_input_regs[65]
.sym 22332 fft_block.reg_stage.w_input_regs[1]
.sym 22333 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 22335 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E_$glb_ce
.sym 22336 CLK$SB_IO_IN_$glb_clk
.sym 22338 fft_block.reg_stage.w_input_regs[19]
.sym 22340 fft_block.reg_stage.w_input_regs[22]
.sym 22342 fft_block.reg_stage.w_input_regs[23]
.sym 22343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 22344 fft_block.reg_stage.w_input_regs[69]
.sym 22345 fft_block.reg_stage.w_input_regs[20]
.sym 22351 w_fft_out[0]
.sym 22352 addr_count[1]
.sym 22354 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 22358 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 22359 w_fft_out[38]
.sym 22360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 22362 fft_block.reg_stage.w_input_regs[87]
.sym 22363 fft_block.reg_stage.w_input_regs[55]
.sym 22364 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 22365 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 22366 fft_block.reg_stage.w_input_regs[3]
.sym 22372 fft_block.reg_stage.w_input_regs[84]
.sym 22380 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 22382 fft_block.reg_stage.w_input_regs[65]
.sym 22383 fft_block.reg_stage.w_input_regs[67]
.sym 22384 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 22385 fft_block.reg_stage.w_input_regs[66]
.sym 22388 fft_block.reg_stage.w_input_regs[68]
.sym 22389 fft_block.reg_stage.w_input_regs[69]
.sym 22390 fft_block.w_fft_in[6]
.sym 22408 fft_block.reg_stage.w_input_regs[1]
.sym 22413 fft_block.reg_stage.w_input_regs[69]
.sym 22418 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 22420 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 22421 fft_block.reg_stage.w_input_regs[1]
.sym 22426 fft_block.w_fft_in[6]
.sym 22430 fft_block.reg_stage.w_input_regs[65]
.sym 22438 fft_block.reg_stage.w_input_regs[68]
.sym 22442 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 22444 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 22445 fft_block.reg_stage.w_input_regs[1]
.sym 22450 fft_block.reg_stage.w_input_regs[67]
.sym 22457 fft_block.reg_stage.w_input_regs[66]
.sym 22458 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E_$glb_ce
.sym 22459 CLK$SB_IO_IN_$glb_clk
.sym 22461 fft_block.reg_stage.w_input_regs[83]
.sym 22462 fft_block.reg_stage.w_input_regs[70]
.sym 22464 fft_block.reg_stage.w_input_regs[84]
.sym 22465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 22466 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 22467 fft_block.reg_stage.w_input_regs[87]
.sym 22468 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 22473 fft_block.reg_stage.w_input_regs[38]
.sym 22479 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[2]
.sym 22481 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22487 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 22489 fft_block.reg_stage.w_input_regs[23]
.sym 22490 fft_block.w_fft_in[1]
.sym 22494 fft_block.reg_stage.w_input_regs[83]
.sym 22495 fft_block.reg_stage.w_input_regs[20]
.sym 22496 fft_block.reg_stage.w_input_regs[4]
.sym 22505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22506 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 22508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 22510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 22517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 22518 fft_block.reg_stage.w_input_regs[71]
.sym 22520 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22533 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 22534 $nextpnr_ICESTORM_LC_73$O
.sym 22537 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 22543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 22544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 22546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 22549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 22550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 22552 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 22554 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 22556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 22558 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 22561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 22562 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 22564 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 22567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 22568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 22570 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 22573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 22574 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 22578 fft_block.reg_stage.w_input_regs[71]
.sym 22580 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 22584 fft_block.reg_stage.w_input_regs[55]
.sym 22585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 22586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 22588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 22590 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 22596 w_fft_out[3]
.sym 22597 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 22598 fft_block.reg_stage.w_input_regs[68]
.sym 22599 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22601 fft_block.counter_N[1]
.sym 22602 fft_block.counter_N[0]
.sym 22605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 22608 fft_block.reg_stage.w_input_regs[18]
.sym 22610 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[5]
.sym 22612 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[1]
.sym 22615 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 22616 fft_block.w_fft_in[1]
.sym 22617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 22627 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[15]
.sym 22628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[13]
.sym 22629 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[11]
.sym 22632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[16]
.sym 22635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[14]
.sym 22636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[5]
.sym 22638 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[1]
.sym 22639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[10]
.sym 22641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[4]
.sym 22643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 22645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[3]
.sym 22646 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[2]
.sym 22647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[9]
.sym 22649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[6]
.sym 22651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[12]
.sym 22653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 22657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 22659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 22660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[9]
.sym 22663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 22665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[1]
.sym 22666 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[10]
.sym 22667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 22669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 22671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[2]
.sym 22672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[11]
.sym 22673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 22675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 22677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[3]
.sym 22678 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[12]
.sym 22679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 22681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 22683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[13]
.sym 22684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[4]
.sym 22685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 22687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 22689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[5]
.sym 22690 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[14]
.sym 22691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 22693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 22695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[6]
.sym 22696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[15]
.sym 22697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 22699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 22701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 22702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[16]
.sym 22703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 22709 fft_block.reg_stage.w_input_regs[21]
.sym 22710 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 22713 fft_block.reg_stage.w_input_regs[18]
.sym 22714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 22720 fft_block.reg_stage.w_c_in[3]
.sym 22721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 22732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[2]
.sym 22738 fft_block.start_calc
.sym 22739 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 22743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 22750 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[1]
.sym 22755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 22756 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 22757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 22758 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 22761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 22763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 22764 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 22766 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 22768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[17]
.sym 22769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 22773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 22776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 22779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 22780 $nextpnr_ICESTORM_LC_35$I3
.sym 22782 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 22783 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[17]
.sym 22784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 22790 $nextpnr_ICESTORM_LC_35$I3
.sym 22793 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 22794 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 22795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 22799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 22801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 22802 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 22805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 22807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 22808 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 22812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[1]
.sym 22818 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 22819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 22820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 22823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 22825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 22826 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 22828 CLK$SB_IO_IN_$glb_clk
.sym 22829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 22830 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 22831 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_a[2]
.sym 22832 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_a[1]
.sym 22833 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 22834 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 22835 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_a[6]
.sym 22837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 22843 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 22844 fft_block.w_fft_in[2]
.sym 22845 fft_block.reg_stage.w_cps_reg[19]
.sym 22850 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[13]
.sym 22853 fft_block.reg_stage.w_input_regs[21]
.sym 22854 fft_block.reg_stage.w_input_regs[21]
.sym 22855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 22856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 22858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 22859 fft_block.reg_stage.w_input_regs[87]
.sym 22860 fft_block.reg_stage.w_input_regs[84]
.sym 22861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 22862 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 22863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 22864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 22876 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 22882 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 22883 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_a[7]
.sym 22889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_a[1]
.sym 22891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 22895 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 22896 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_a[2]
.sym 22900 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_a[6]
.sym 22902 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_a[5]
.sym 22905 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 22906 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_a[6]
.sym 22912 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 22913 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_a[5]
.sym 22918 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_a[1]
.sym 22919 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 22929 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 22934 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 22936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_a[7]
.sym 22942 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_a[2]
.sym 22943 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 22949 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 22950 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 22951 CLK$SB_IO_IN_$glb_clk
.sym 22953 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 22954 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 22955 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 22956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 22957 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_DFFESS_Q_S
.sym 22958 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 22959 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 22960 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 22961 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 22965 fft_block.reg_stage.w_input_regs[71]
.sym 22970 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 22971 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 22978 fft_block.w_fft_in[1]
.sym 22981 fft_block.reg_stage.w_input_regs[23]
.sym 22982 fft_block.reg_stage.w_input_regs[83]
.sym 22984 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 22987 fft_block.reg_stage.w_input_regs[20]
.sym 22995 fft_block.reg_stage.w_input_regs[80]
.sym 22996 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 23016 fft_block.reg_stage.w_cps_reg[0]
.sym 23017 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[1]
.sym 23024 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 23058 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 23059 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[1]
.sym 23060 fft_block.reg_stage.w_cps_reg[0]
.sym 23064 fft_block.reg_stage.w_input_regs[80]
.sym 23069 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 23072 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 23074 CLK$SB_IO_IN_$glb_clk
.sym 23076 fft_block.reg_stage.w_input_regs[17]
.sym 23077 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 23078 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 23079 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 23080 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 23081 fft_block.reg_stage.w_input_regs[16]
.sym 23082 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 23083 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 23090 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 23095 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 23099 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 23101 fft_block.reg_stage.w_input_regs[19]
.sym 23104 fft_block.w_fft_in[1]
.sym 23105 fft_block.reg_stage.w_input_regs[18]
.sym 23110 $PACKER_GND_NET
.sym 23118 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 23123 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 23128 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 23129 fft_block.reg_stage.w_input_regs[87]
.sym 23131 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 23133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 23135 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 23136 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 23149 $nextpnr_ICESTORM_LC_58$O
.sym 23152 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 23155 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 23158 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 23159 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 23161 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 23164 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 23165 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 23167 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 23170 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 23171 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 23173 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 23176 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 23177 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 23179 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 23181 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 23183 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 23185 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 23187 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 23189 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 23194 fft_block.reg_stage.w_input_regs[87]
.sym 23195 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 23199 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 23200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[6]
.sym 23201 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 23202 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[3]
.sym 23203 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[7]
.sym 23204 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[4]
.sym 23205 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 23206 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[5]
.sym 23207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[8]
.sym 23211 fft_block.reg_stage.w_input_regs[80]
.sym 23216 fft_block.reg_stage.w_cms_reg[11]
.sym 23223 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 23224 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 23226 fft_block.start_calc
.sym 23227 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 23230 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 23233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 23240 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 23242 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 23243 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 23244 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 23250 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 23251 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 23256 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 23258 fft_block.reg_stage.w_input_regs[81]
.sym 23259 fft_block.reg_stage.w_input_regs[20]
.sym 23261 fft_block.reg_stage.w_input_regs[19]
.sym 23264 fft_block.w_fft_in[1]
.sym 23265 fft_block.reg_stage.w_input_regs[18]
.sym 23273 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 23274 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 23276 fft_block.reg_stage.w_input_regs[19]
.sym 23282 fft_block.reg_stage.w_input_regs[81]
.sym 23288 fft_block.w_fft_in[1]
.sym 23291 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 23292 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 23294 fft_block.reg_stage.w_input_regs[18]
.sym 23297 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 23299 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 23300 fft_block.reg_stage.w_input_regs[20]
.sym 23303 fft_block.reg_stage.w_input_regs[19]
.sym 23305 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 23306 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 23309 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 23310 fft_block.reg_stage.w_input_regs[20]
.sym 23311 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 23316 fft_block.reg_stage.w_input_regs[18]
.sym 23317 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 23318 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 23319 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 23320 CLK$SB_IO_IN_$glb_clk
.sym 23322 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[2]
.sym 23323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 23324 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 23325 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[1]
.sym 23326 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 23327 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 23328 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 23329 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFFESS_Q_S
.sym 23331 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 23334 w_fft_out[16]
.sym 23340 fft_block.reg_stage.w_input_regs[81]
.sym 23346 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 23347 fft_block.reg_stage.w_input_regs[22]
.sym 23350 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 23351 fft_block.reg_stage.w_input_regs[21]
.sym 23354 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[12]
.sym 23357 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 23365 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 23366 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 23367 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 23370 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 23373 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 23374 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 23375 fft_block.reg_stage.w_input_regs[21]
.sym 23378 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 23380 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 23384 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_a[1]
.sym 23390 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 23399 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 23403 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 23404 fft_block.reg_stage.w_input_regs[21]
.sym 23405 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 23410 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 23414 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 23420 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 23421 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_a[1]
.sym 23428 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 23432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 23433 fft_block.reg_stage.w_input_regs[21]
.sym 23434 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 23440 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 23442 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 23443 CLK$SB_IO_IN_$glb_clk
.sym 23446 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 23447 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[4]
.sym 23448 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[3]
.sym 23449 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 23450 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 23451 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 23457 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 23462 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFFESS_Q_E
.sym 23473 fft_block.reg_stage.w_input_regs[23]
.sym 23488 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 23491 fft_block.reg_stage.w_input_regs[23]
.sym 23494 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 23495 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 23497 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 23499 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 23500 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 23503 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_a[5]
.sym 23507 fft_block.reg_stage.w_input_regs[22]
.sym 23513 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 23520 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 23521 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 23522 fft_block.reg_stage.w_input_regs[22]
.sym 23525 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 23531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 23533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 23534 fft_block.reg_stage.w_input_regs[23]
.sym 23538 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 23539 fft_block.reg_stage.w_input_regs[23]
.sym 23540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 23549 fft_block.reg_stage.w_input_regs[22]
.sym 23550 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 23551 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 23555 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 23556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_a[5]
.sym 23565 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 23566 CLK$SB_IO_IN_$glb_clk
.sym 23568 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[6]
.sym 23569 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 23571 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[7]
.sym 23572 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 23573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[5]
.sym 23574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 23575 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 23618 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 23623 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 23630 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 23667 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 23668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 23669 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 23689 CLK$SB_IO_IN_$glb_clk
.sym 23690 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 23712 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[1]
.sym 23834 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 24529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[10]
.sym 24530 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[12]
.sym 24531 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[15]
.sym 24532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[9]
.sym 24533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[13]
.sym 24534 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 24535 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[14]
.sym 24536 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[11]
.sym 24572 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[16]
.sym 24576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[2]
.sym 24580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[3]
.sym 24582 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 24586 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 24588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[12]
.sym 24589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[15]
.sym 24590 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[9]
.sym 24592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[6]
.sym 24593 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[14]
.sym 24594 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[5]
.sym 24595 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[10]
.sym 24596 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[4]
.sym 24599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[13]
.sym 24600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[1]
.sym 24602 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[11]
.sym 24603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 24605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[9]
.sym 24606 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 24609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 24611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[1]
.sym 24612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[10]
.sym 24613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 24615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 24617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[2]
.sym 24618 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[11]
.sym 24619 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 24621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 24623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[3]
.sym 24624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[12]
.sym 24625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 24627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 24629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[13]
.sym 24630 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[4]
.sym 24631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 24633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 24635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[14]
.sym 24636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[5]
.sym 24637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 24639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 24641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[6]
.sym 24642 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[15]
.sym 24643 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 24645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 24647 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 24648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[16]
.sym 24649 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 24658 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 24659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 24660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 24661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 24662 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 24663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 24664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 24670 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[3]
.sym 24674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 24676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[2]
.sym 24677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.almost_done
.sym 24678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 24694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[2]
.sym 24699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 24709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[16]
.sym 24710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 24712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[6]
.sym 24714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[5]
.sym 24717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[4]
.sym 24718 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 24721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[1]
.sym 24729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 24735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 24738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 24739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 24740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 24741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 24743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 24746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 24748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 24749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 24752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 24754 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 24755 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[3]
.sym 24763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[2]
.sym 24765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[17]
.sym 24766 $nextpnr_ICESTORM_LC_34$I3
.sym 24768 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 24769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[17]
.sym 24770 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 24776 $nextpnr_ICESTORM_LC_34$I3
.sym 24779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 24780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 24781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 24785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 24786 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 24788 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 24793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[2]
.sym 24797 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 24798 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 24800 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 24803 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 24804 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 24805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 24809 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[3]
.sym 24814 CLK$SB_IO_IN_$glb_clk
.sym 24815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 24816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 24817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 24818 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[4]
.sym 24819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 24820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[5]
.sym 24821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[16]
.sym 24822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[6]
.sym 24823 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[17]
.sym 24835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 24838 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 24842 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.almost_done
.sym 24846 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 24850 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 24858 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[9]
.sym 24859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[10]
.sym 24860 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[13]
.sym 24861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[6]
.sym 24862 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[15]
.sym 24863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[16]
.sym 24864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[5]
.sym 24866 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[12]
.sym 24867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 24868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[14]
.sym 24870 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 24871 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[11]
.sym 24875 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[2]
.sym 24880 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 24882 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[4]
.sym 24883 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 24889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 24891 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[9]
.sym 24892 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 24895 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 24897 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[10]
.sym 24898 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 24899 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 24901 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 24903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[11]
.sym 24904 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[2]
.sym 24905 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 24907 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 24909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[12]
.sym 24910 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 24911 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 24913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 24915 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[13]
.sym 24916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[4]
.sym 24917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 24919 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 24921 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[14]
.sym 24922 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[5]
.sym 24923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 24925 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 24927 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[15]
.sym 24928 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[6]
.sym 24929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 24931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 24933 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[16]
.sym 24934 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 24935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 24939 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[6]
.sym 24940 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[5]
.sym 24941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[4]
.sym 24942 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 24943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[1]
.sym 24944 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.almost_done
.sym 24946 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.almost_done
.sym 24954 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 24956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[9]
.sym 24958 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[14]
.sym 24962 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[9]
.sym 24966 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 24967 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[9]
.sym 24970 fft_block.reg_stage.w_input_regs[42]
.sym 24975 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 24984 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[9]
.sym 24985 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[3]
.sym 24989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 24990 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 24993 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 24995 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 24996 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 25001 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 25003 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[17]
.sym 25004 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 25005 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 25009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 25012 $nextpnr_ICESTORM_LC_32$I3
.sym 25014 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[17]
.sym 25015 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 25016 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 25022 $nextpnr_ICESTORM_LC_32$I3
.sym 25025 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 25033 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[3]
.sym 25037 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 25038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 25039 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[9]
.sym 25040 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 25045 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 25050 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 25051 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 25052 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 25055 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 25056 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 25058 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 25060 CLK$SB_IO_IN_$glb_clk
.sym 25061 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 25062 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_a[6]
.sym 25064 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_a[4]
.sym 25065 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_a[1]
.sym 25066 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_a[5]
.sym 25077 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 25078 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 25079 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.almost_done
.sym 25080 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[12]
.sym 25084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 25085 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 25088 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 25091 fft_block.w_fft_in[10]
.sym 25092 fft_block.reg_stage.w_input_regs[47]
.sym 25095 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 25104 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 25107 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 25108 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 25109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_a[3]
.sym 25114 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 25119 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 25126 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_a[7]
.sym 25128 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_a[2]
.sym 25129 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 25137 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 25138 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_a[2]
.sym 25142 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 25151 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 25157 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 25160 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_a[3]
.sym 25161 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 25166 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_a[7]
.sym 25168 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 25174 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 25180 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 25182 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 25183 CLK$SB_IO_IN_$glb_clk
.sym 25185 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 25186 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25187 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 25190 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25191 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 25192 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25197 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[14]
.sym 25201 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 25203 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[14]
.sym 25206 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[9]
.sym 25210 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25215 fft_block.reg_stage.w_input_regs[45]
.sym 25217 fft_block.reg_stage.w_input_regs[44]
.sym 25228 fft_block.reg_stage.w_input_regs[44]
.sym 25230 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 25231 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 25232 fft_block.reg_stage.w_input_regs[46]
.sym 25234 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 25235 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 25236 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 25237 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b_SB_DFF_Q_6_D_SB_LUT4_O_I2[0]
.sym 25238 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 25240 fft_block.reg_stage.w_input_regs[42]
.sym 25241 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 25243 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 25244 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 25248 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 25249 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25251 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25252 fft_block.reg_stage.w_input_regs[47]
.sym 25254 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 25256 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 25257 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 25259 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 25260 fft_block.reg_stage.w_input_regs[42]
.sym 25262 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 25265 fft_block.reg_stage.w_input_regs[47]
.sym 25266 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 25268 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 25272 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 25273 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 25274 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 25280 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 25283 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25284 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 25285 fft_block.reg_stage.w_input_regs[44]
.sym 25289 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25290 fft_block.reg_stage.w_input_regs[46]
.sym 25291 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 25296 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 25297 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b_SB_DFF_Q_6_D_SB_LUT4_O_I2[0]
.sym 25298 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 25301 fft_block.reg_stage.w_input_regs[47]
.sym 25302 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 25304 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 25306 CLK$SB_IO_IN_$glb_clk
.sym 25307 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 25309 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 25310 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 25311 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 25312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 25313 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 25314 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 25315 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 25322 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 25326 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 25330 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 25333 fft_block.reg_stage.w_input_regs[43]
.sym 25334 fft_block.reg_stage.w_input_regs[106]
.sym 25342 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 25350 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 25355 fft_block.reg_stage.w_input_regs[104]
.sym 25360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25361 fft_block.w_fft_in[10]
.sym 25363 fft_block.w_fft_in[8]
.sym 25365 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 25366 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 25367 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 25368 fft_block.reg_stage.w_input_regs[40]
.sym 25370 fft_block.reg_stage.w_input_regs[106]
.sym 25371 fft_block.reg_stage.w_input_regs[41]
.sym 25372 fft_block.reg_stage.w_input_regs[42]
.sym 25377 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 25388 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 25389 fft_block.reg_stage.w_input_regs[41]
.sym 25390 fft_block.reg_stage.w_input_regs[40]
.sym 25391 fft_block.reg_stage.w_input_regs[104]
.sym 25394 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 25395 fft_block.reg_stage.w_input_regs[42]
.sym 25397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 25400 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 25403 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 25406 fft_block.reg_stage.w_input_regs[104]
.sym 25407 fft_block.reg_stage.w_input_regs[40]
.sym 25408 fft_block.reg_stage.w_input_regs[41]
.sym 25409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 25412 fft_block.w_fft_in[10]
.sym 25419 fft_block.w_fft_in[8]
.sym 25426 fft_block.reg_stage.w_input_regs[106]
.sym 25428 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25429 CLK$SB_IO_IN_$glb_clk
.sym 25431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 25432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 25433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 25434 fft_block.reg_stage.w_input_regs[40]
.sym 25436 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 25437 fft_block.reg_stage.w_input_regs[41]
.sym 25438 fft_block.reg_stage.w_input_regs[42]
.sym 25444 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.almost_done
.sym 25447 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 25448 fft_block.reg_stage.w_input_regs[46]
.sym 25450 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[8]
.sym 25451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 25452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 25456 fft_block.reg_stage.w_input_regs[107]
.sym 25457 fft_block.w_fft_in[12]
.sym 25458 fft_block.w_fft_in[9]
.sym 25462 fft_block.reg_stage.w_input_regs[42]
.sym 25463 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25474 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25500 fft_block.w_fft_in[1]
.sym 25549 fft_block.w_fft_in[1]
.sym 25551 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25552 CLK$SB_IO_IN_$glb_clk
.sym 25555 fft_block.reg_stage.w_input_regs[125]
.sym 25559 fft_block.reg_stage.w_input_regs[124]
.sym 25565 fft_block.w_fft_in[5]
.sym 25567 fft_block.reg_stage.w_input_regs[41]
.sym 25569 fft_block.w_fft_in[8]
.sym 25571 fft_block.reg_stage.w_input_regs[42]
.sym 25573 fft_block.reg_stage.w_input_regs[108]
.sym 25575 fft_block.reg_stage.w_input_regs[104]
.sym 25578 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 25580 fft_block.reg_stage.w_input_regs[40]
.sym 25581 fft_block.reg_stage.w_input_regs[34]
.sym 25582 fft_block.reg_stage.w_input_regs[126]
.sym 25586 fft_block.w_fft_in[11]
.sym 25588 fft_block.reg_stage.w_input_regs[47]
.sym 25589 fft_block.reg_stage.w_input_regs[33]
.sym 25597 fft_block.reg_stage.w_input_regs[34]
.sym 25598 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 25600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 25606 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25610 fft_block.reg_stage.w_input_regs[33]
.sym 25612 fft_block.reg_stage.w_input_regs[125]
.sym 25613 fft_block.w_fft_in[11]
.sym 25618 fft_block.w_fft_in[9]
.sym 25620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 25621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 25624 fft_block.reg_stage.w_input_regs[124]
.sym 25630 fft_block.reg_stage.w_input_regs[124]
.sym 25637 fft_block.w_fft_in[11]
.sym 25641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 25642 fft_block.reg_stage.w_input_regs[34]
.sym 25643 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 25646 fft_block.reg_stage.w_input_regs[125]
.sym 25652 fft_block.reg_stage.w_input_regs[33]
.sym 25653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 25654 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 25658 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 25659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 25661 fft_block.reg_stage.w_input_regs[33]
.sym 25665 fft_block.w_fft_in[9]
.sym 25670 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 25672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 25673 fft_block.reg_stage.w_input_regs[34]
.sym 25674 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25675 CLK$SB_IO_IN_$glb_clk
.sym 25677 fft_block.reg_stage.w_input_regs[107]
.sym 25679 fft_block.w_fft_in[11]
.sym 25681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 25684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25694 fft_block.reg_stage.w_input_regs[58]
.sym 25696 fft_block.sel_in
.sym 25697 fft_block.reg_stage.w_input_regs[62]
.sym 25700 fft_block.w_fft_in[10]
.sym 25707 fft_block.reg_stage.w_input_regs[45]
.sym 25711 fft_block.reg_stage.w_c_in[3]
.sym 25720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25723 fft_block.w_fft_in[12]
.sym 25725 fft_block.reg_stage.w_input_regs[96]
.sym 25727 fft_block.reg_stage.w_input_regs[123]
.sym 25731 fft_block.reg_stage.w_input_regs[98]
.sym 25732 fft_block.reg_stage.w_input_regs[97]
.sym 25736 fft_block.reg_stage.w_input_regs[59]
.sym 25744 fft_block.w_fft_in[11]
.sym 25745 fft_block.reg_stage.w_input_regs[32]
.sym 25748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25759 fft_block.w_fft_in[12]
.sym 25766 fft_block.w_fft_in[11]
.sym 25771 fft_block.reg_stage.w_input_regs[96]
.sym 25772 fft_block.reg_stage.w_input_regs[32]
.sym 25777 fft_block.reg_stage.w_input_regs[98]
.sym 25781 fft_block.reg_stage.w_input_regs[97]
.sym 25790 fft_block.reg_stage.w_input_regs[96]
.sym 25794 fft_block.reg_stage.w_input_regs[59]
.sym 25795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25796 fft_block.reg_stage.w_input_regs[123]
.sym 25797 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25798 CLK$SB_IO_IN_$glb_clk
.sym 25801 fft_block.reg_stage.w_input_regs[34]
.sym 25803 fft_block.reg_stage.w_input_regs[32]
.sym 25804 fft_block.reg_stage.w_input_regs[43]
.sym 25814 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[0]
.sym 25816 fft_block.reg_stage.w_input_regs[60]
.sym 25817 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25819 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[2]
.sym 25821 fft_block.w_fft_in[8]
.sym 25822 $PACKER_VCC_NET
.sym 25825 fft_block.reg_stage.w_input_regs[43]
.sym 25827 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 25829 fft_block.counter_N[2]
.sym 25833 w_fft_out[3]
.sym 25841 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25844 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 25846 fft_block.reg_stage.w_input_regs[98]
.sym 25851 fft_block.w_fft_in[3]
.sym 25852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25856 fft_block.w_fft_in[0]
.sym 25859 fft_block.reg_stage.w_input_regs[33]
.sym 25860 fft_block.w_fft_in[2]
.sym 25861 fft_block.w_fft_in[1]
.sym 25866 fft_block.reg_stage.w_input_regs[34]
.sym 25868 fft_block.reg_stage.w_input_regs[99]
.sym 25871 fft_block.reg_stage.w_input_regs[97]
.sym 25875 fft_block.reg_stage.w_input_regs[97]
.sym 25876 fft_block.reg_stage.w_input_regs[33]
.sym 25877 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 25881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25882 fft_block.reg_stage.w_input_regs[98]
.sym 25883 fft_block.reg_stage.w_input_regs[34]
.sym 25888 fft_block.reg_stage.w_input_regs[99]
.sym 25894 fft_block.w_fft_in[3]
.sym 25904 fft_block.w_fft_in[2]
.sym 25910 fft_block.w_fft_in[1]
.sym 25919 fft_block.w_fft_in[0]
.sym 25920 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 25921 CLK$SB_IO_IN_$glb_clk
.sym 25923 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I3[0]
.sym 25924 w_fft_out[51]
.sym 25925 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I1[0]
.sym 25926 w_fft_out[34]
.sym 25927 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I3_SB_LUT4_O_I1[2]
.sym 25928 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I3_SB_LUT4_O_I1[0]
.sym 25929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25930 w_fft_out[35]
.sym 25936 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 25937 w_fft_out[33]
.sym 25940 w_fft_out[2]
.sym 25944 fft_block.w_fft_in[12]
.sym 25945 fft_block.reg_stage.w_input_regs[58]
.sym 25947 fft_block.reg_stage.w_input_regs[52]
.sym 25948 fft_block.w_fft_in[1]
.sym 25949 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25953 fft_block.w_fft_in[0]
.sym 25954 fft_block.counter_N[0]
.sym 25955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 25956 fft_block.counter_N[2]
.sym 25965 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I3[1]
.sym 25966 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[1]
.sym 25967 fft_block.reg_stage.w_input_regs[33]
.sym 25968 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[3]
.sym 25969 fft_block.sel_in
.sym 25970 fft_block.reg_stage.w_input_regs[97]
.sym 25972 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25973 fft_block.reg_stage.w_input_regs[34]
.sym 25974 fft_block.reg_stage.w_input_regs[51]
.sym 25976 w_fft_out[33]
.sym 25977 fft_block.reg_stage.w_input_regs[98]
.sym 25978 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I1[2]
.sym 25979 fft_block.reg_stage.w_input_regs[115]
.sym 25980 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I3[0]
.sym 25981 w_fft_out[32]
.sym 25982 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 25983 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[0]
.sym 25984 fft_block.counter_N[1]
.sym 25987 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 25988 w_fft_out[48]
.sym 25989 fft_block.counter_N[2]
.sym 25990 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I1[0]
.sym 25992 w_fft_out[49]
.sym 25995 fft_block.counter_N[0]
.sym 25997 fft_block.reg_stage.w_input_regs[115]
.sym 25998 fft_block.reg_stage.w_input_regs[51]
.sym 25999 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26003 fft_block.reg_stage.w_input_regs[33]
.sym 26004 fft_block.reg_stage.w_input_regs[97]
.sym 26005 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 26009 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I3[0]
.sym 26010 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I3[1]
.sym 26011 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[3]
.sym 26012 fft_block.sel_in
.sym 26015 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I1[2]
.sym 26017 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I1[0]
.sym 26018 fft_block.counter_N[2]
.sym 26021 fft_block.reg_stage.w_input_regs[34]
.sym 26023 fft_block.reg_stage.w_input_regs[98]
.sym 26024 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26027 w_fft_out[33]
.sym 26028 fft_block.counter_N[0]
.sym 26029 w_fft_out[49]
.sym 26030 fft_block.counter_N[1]
.sym 26033 fft_block.counter_N[0]
.sym 26034 w_fft_out[48]
.sym 26035 fft_block.counter_N[1]
.sym 26036 w_fft_out[32]
.sym 26039 fft_block.sel_in
.sym 26040 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[1]
.sym 26041 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[0]
.sym 26042 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[3]
.sym 26043 fft_block.start_calc_$glb_ce
.sym 26044 CLK$SB_IO_IN_$glb_clk
.sym 26046 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0[0]
.sym 26047 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0[1]
.sym 26048 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I2[1]
.sym 26051 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26052 fft_block.reg_stage.w_input_regs[52]
.sym 26053 fft_block.reg_stage.w_input_regs[53]
.sym 26057 fft_block.reg_stage.w_input_regs[19]
.sym 26058 w_fft_out[50]
.sym 26060 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[1]
.sym 26062 w_fft_out[32]
.sym 26063 w_fft_out[35]
.sym 26067 w_fft_out[51]
.sym 26070 fft_block.counter_N[1]
.sym 26071 fft_block.w_fft_in[5]
.sym 26072 fft_block.reg_stage.w_input_regs[47]
.sym 26073 fft_block.reg_stage.w_input_regs[116]
.sym 26074 fft_block.w_fft_in[1]
.sym 26075 addr_count[2]
.sym 26077 fft_block.reg_stage.w_input_regs[126]
.sym 26079 addr_count[0]
.sym 26081 fft_block.w_fft_in[0]
.sym 26088 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[1]
.sym 26089 fft_block.reg_stage.w_input_regs[116]
.sym 26090 addr_count[0]
.sym 26091 addr_count[2]
.sym 26092 fft_block.counter_N[1]
.sym 26093 fft_block.w_fft_in[5]
.sym 26095 fft_block.sel_in
.sym 26096 fft_block.sel_in
.sym 26097 fft_block.w_fft_in[4]
.sym 26098 fft_block.counter_N[0]
.sym 26100 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I1[0]
.sym 26103 w_fft_out[1]
.sym 26105 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[2]
.sym 26106 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I1[1]
.sym 26109 addr_count[0]
.sym 26110 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26111 addr_count[1]
.sym 26112 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[0]
.sym 26113 w_fft_out[17]
.sym 26114 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26117 fft_block.reg_stage.w_input_regs[52]
.sym 26118 fft_block.counter_N[2]
.sym 26123 fft_block.w_fft_in[4]
.sym 26126 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I1[1]
.sym 26127 fft_block.counter_N[2]
.sym 26129 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I1[0]
.sym 26132 addr_count[2]
.sym 26133 addr_count[1]
.sym 26134 addr_count[0]
.sym 26138 w_fft_out[17]
.sym 26139 fft_block.counter_N[0]
.sym 26140 fft_block.counter_N[1]
.sym 26141 w_fft_out[1]
.sym 26144 addr_count[2]
.sym 26145 addr_count[1]
.sym 26146 fft_block.sel_in
.sym 26147 addr_count[0]
.sym 26150 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26152 fft_block.reg_stage.w_input_regs[52]
.sym 26153 fft_block.reg_stage.w_input_regs[116]
.sym 26156 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[2]
.sym 26157 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[1]
.sym 26158 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[0]
.sym 26159 fft_block.sel_in
.sym 26165 fft_block.w_fft_in[5]
.sym 26166 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26167 CLK$SB_IO_IN_$glb_clk
.sym 26169 w_fft_out[52]
.sym 26171 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26172 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I1[3]
.sym 26173 w_fft_out[53]
.sym 26174 w_fft_out[61]
.sym 26176 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I1_SB_LUT4_O_I0[1]
.sym 26185 w_fft_out[2]
.sym 26186 fft_block.reg_stage.w_input_regs[53]
.sym 26187 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 26188 fft_block.counter_N[2]
.sym 26190 w_fft_out[49]
.sym 26192 fft_block.sel_in
.sym 26194 w_fft_out[0]
.sym 26195 fft_block.reg_stage.w_c_in[3]
.sym 26197 fft_block.w_fft_in[5]
.sym 26198 w_fft_out[1]
.sym 26199 w_fft_out[17]
.sym 26200 fft_block.counter_N[2]
.sym 26201 w_fft_out[20]
.sym 26204 fft_block.w_fft_in[6]
.sym 26211 fft_block.reg_stage.w_input_regs[54]
.sym 26212 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I2[1]
.sym 26214 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I1[1]
.sym 26215 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26221 fft_block.w_fft_in[6]
.sym 26223 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26225 fft_block.reg_stage.w_input_regs[53]
.sym 26228 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26229 addr_count[1]
.sym 26231 fft_block.reg_stage.w_input_regs[117]
.sym 26232 fft_block.w_fft_in[7]
.sym 26233 fft_block.counter_N[2]
.sym 26235 addr_count[2]
.sym 26237 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I1[3]
.sym 26238 fft_block.sel_in
.sym 26239 addr_count[0]
.sym 26241 fft_block.reg_stage.w_input_regs[118]
.sym 26243 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26244 fft_block.reg_stage.w_input_regs[54]
.sym 26245 fft_block.reg_stage.w_input_regs[118]
.sym 26252 fft_block.w_fft_in[6]
.sym 26256 addr_count[1]
.sym 26257 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I2[1]
.sym 26258 fft_block.sel_in
.sym 26263 fft_block.reg_stage.w_input_regs[117]
.sym 26267 addr_count[0]
.sym 26269 addr_count[2]
.sym 26270 addr_count[1]
.sym 26273 fft_block.reg_stage.w_input_regs[117]
.sym 26274 fft_block.reg_stage.w_input_regs[53]
.sym 26275 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26279 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I1[1]
.sym 26280 fft_block.sel_in
.sym 26281 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I1[3]
.sym 26282 fft_block.counter_N[2]
.sym 26288 fft_block.w_fft_in[7]
.sym 26289 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26290 CLK$SB_IO_IN_$glb_clk
.sym 26292 fft_block.reg_stage.w_input_regs[119]
.sym 26293 fft_block.reg_stage.w_input_regs[116]
.sym 26294 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 26295 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I1_SB_LUT4_O_I0[0]
.sym 26296 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[0]
.sym 26297 fft_block.reg_stage.w_input_regs[117]
.sym 26298 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[2]
.sym 26299 fft_block.reg_stage.w_input_regs[118]
.sym 26303 fft_block.reg_stage.w_input_regs[22]
.sym 26307 fft_block.reg_stage.w_input_regs[62]
.sym 26308 fft_block.reg_stage.w_input_regs[102]
.sym 26309 w_fft_out[37]
.sym 26310 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I1[1]
.sym 26311 w_fft_out[52]
.sym 26315 fft_block.reg_stage.w_input_regs[54]
.sym 26316 fft_block.reg_stage.w_input_regs[83]
.sym 26317 fft_block.w_fft_in[4]
.sym 26318 fft_block.w_fft_in[7]
.sym 26319 fft_block.reg_stage.w_input_regs[20]
.sym 26321 w_fft_out[5]
.sym 26323 w_fft_out[6]
.sym 26325 w_fft_out[3]
.sym 26326 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 26336 fft_block.reg_stage.w_input_regs[65]
.sym 26338 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 26339 fft_block.reg_stage.w_input_regs[66]
.sym 26340 addr_count[1]
.sym 26341 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26342 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26343 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[2]
.sym 26345 fft_block.reg_stage.w_input_regs[67]
.sym 26346 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[1]
.sym 26348 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26349 fft_block.reg_stage.w_input_regs[119]
.sym 26350 fft_block.sel_in
.sym 26351 fft_block.reg_stage.w_input_regs[1]
.sym 26353 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[0]
.sym 26354 fft_block.reg_stage.w_input_regs[55]
.sym 26358 addr_count[2]
.sym 26361 fft_block.reg_stage.w_input_regs[3]
.sym 26362 addr_count[0]
.sym 26363 fft_block.reg_stage.w_input_regs[2]
.sym 26366 fft_block.reg_stage.w_input_regs[66]
.sym 26367 fft_block.reg_stage.w_input_regs[2]
.sym 26368 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26372 fft_block.reg_stage.w_input_regs[2]
.sym 26373 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26375 fft_block.reg_stage.w_input_regs[66]
.sym 26378 addr_count[2]
.sym 26380 addr_count[0]
.sym 26381 addr_count[1]
.sym 26384 fft_block.sel_in
.sym 26385 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[1]
.sym 26386 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[2]
.sym 26387 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[0]
.sym 26390 fft_block.reg_stage.w_input_regs[119]
.sym 26391 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26393 fft_block.reg_stage.w_input_regs[55]
.sym 26396 fft_block.reg_stage.w_input_regs[3]
.sym 26397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26398 fft_block.reg_stage.w_input_regs[67]
.sym 26403 fft_block.reg_stage.w_input_regs[65]
.sym 26404 fft_block.reg_stage.w_input_regs[1]
.sym 26405 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 26408 fft_block.reg_stage.w_input_regs[55]
.sym 26409 fft_block.reg_stage.w_input_regs[119]
.sym 26410 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26412 fft_block.start_calc_$glb_ce
.sym 26413 CLK$SB_IO_IN_$glb_clk
.sym 26416 fft_block.reg_stage.w_input_regs[39]
.sym 26417 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1[0]
.sym 26418 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26419 fft_block.reg_stage.w_input_regs[38]
.sym 26421 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[0]
.sym 26422 fft_block.w_fft_in[7]
.sym 26427 fft_block.counter_N[0]
.sym 26428 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 26432 w_fft_out[22]
.sym 26434 w_fft_out[21]
.sym 26436 fft_block.counter_N[0]
.sym 26437 w_fft_out[55]
.sym 26439 fft_block.reg_stage.w_input_regs[55]
.sym 26440 fft_block.reg_stage.w_input_regs[71]
.sym 26441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 26442 fft_block.w_fft_in[6]
.sym 26444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26446 fft_block.w_fft_in[7]
.sym 26447 fft_block.reg_stage.w_input_regs[19]
.sym 26457 fft_block.reg_stage.w_input_regs[3]
.sym 26459 fft_block.w_fft_in[6]
.sym 26464 fft_block.w_fft_in[3]
.sym 26465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26467 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 26474 fft_block.reg_stage.w_input_regs[69]
.sym 26477 fft_block.w_fft_in[4]
.sym 26479 fft_block.w_fft_in[7]
.sym 26484 fft_block.reg_stage.w_input_regs[67]
.sym 26490 fft_block.w_fft_in[3]
.sym 26504 fft_block.w_fft_in[6]
.sym 26514 fft_block.w_fft_in[7]
.sym 26519 fft_block.reg_stage.w_input_regs[3]
.sym 26521 fft_block.reg_stage.w_input_regs[67]
.sym 26522 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26525 fft_block.reg_stage.w_input_regs[69]
.sym 26533 fft_block.w_fft_in[4]
.sym 26535 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 26536 CLK$SB_IO_IN_$glb_clk
.sym 26538 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26539 w_fft_out[4]
.sym 26540 w_fft_out[5]
.sym 26541 w_fft_out[6]
.sym 26542 w_fft_out[3]
.sym 26543 w_fft_out[7]
.sym 26544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26545 w_fft_out[19]
.sym 26551 fft_block.reg_stage.w_input_regs[4]
.sym 26552 $PACKER_VCC_NET
.sym 26553 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 26556 fft_block.reg_stage.w_input_regs[22]
.sym 26558 fft_block.reg_stage.w_input_regs[68]
.sym 26559 fft_block.reg_stage.w_input_regs[39]
.sym 26563 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 26564 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26565 w_fft_out[7]
.sym 26566 fft_block.reg_stage.w_input_regs[87]
.sym 26568 w_fft_out[23]
.sym 26569 fft_block.w_fft_in[0]
.sym 26571 fft_block.w_fft_in[5]
.sym 26581 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26584 fft_block.w_fft_in[3]
.sym 26587 fft_block.reg_stage.w_input_regs[2]
.sym 26588 fft_block.w_fft_in[4]
.sym 26589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 26594 fft_block.w_fft_in[7]
.sym 26604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 26605 fft_block.reg_stage.w_input_regs[70]
.sym 26613 fft_block.w_fft_in[3]
.sym 26620 fft_block.reg_stage.w_input_regs[70]
.sym 26631 fft_block.w_fft_in[4]
.sym 26637 fft_block.reg_stage.w_input_regs[2]
.sym 26638 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 26639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 26642 fft_block.reg_stage.w_input_regs[2]
.sym 26643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 26644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 26648 fft_block.w_fft_in[7]
.sym 26656 fft_block.reg_stage.w_input_regs[70]
.sym 26658 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 26659 CLK$SB_IO_IN_$glb_clk
.sym 26661 fft_block.reg_stage.w_input_regs[5]
.sym 26664 fft_block.reg_stage.w_input_regs[7]
.sym 26665 fft_block.reg_stage.w_input_regs[6]
.sym 26676 w_fft_out[6]
.sym 26679 fft_block.counter_N[2]
.sym 26686 fft_block.reg_stage.w_input_regs[18]
.sym 26688 fft_block.reg_stage.w_input_regs[84]
.sym 26690 w_fft_out[17]
.sym 26692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 26693 w_fft_out[20]
.sym 26694 fft_block.w_fft_in[5]
.sym 26696 fft_block.w_fft_in[6]
.sym 26706 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 26707 fft_block.reg_stage.w_input_regs[3]
.sym 26709 fft_block.reg_stage.w_input_regs[4]
.sym 26716 fft_block.w_fft_in[7]
.sym 26720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 26722 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 26727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 26729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 26738 fft_block.w_fft_in[7]
.sym 26742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 26743 fft_block.reg_stage.w_input_regs[3]
.sym 26744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 26747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 26748 fft_block.reg_stage.w_input_regs[3]
.sym 26749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 26759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 26760 fft_block.reg_stage.w_input_regs[4]
.sym 26761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 26771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 26772 fft_block.reg_stage.w_input_regs[4]
.sym 26773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 26781 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 26782 CLK$SB_IO_IN_$glb_clk
.sym 26784 fft_block.reg_stage.w_input_regs[85]
.sym 26788 fft_block.reg_stage.w_input_regs[86]
.sym 26790 fft_block.reg_stage.w_input_regs[82]
.sym 26803 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 26808 fft_block.reg_stage.w_input_regs[83]
.sym 26809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 26810 fft_block.reg_stage.w_input_regs[7]
.sym 26811 fft_block.reg_stage.w_input_regs[20]
.sym 26812 fft_block.reg_stage.w_input_regs[6]
.sym 26814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 26815 fft_block.w_fft_in[7]
.sym 26825 fft_block.reg_stage.w_input_regs[5]
.sym 26828 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 26829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 26832 fft_block.w_fft_in[2]
.sym 26833 fft_block.reg_stage.w_input_regs[5]
.sym 26836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 26852 fft_block.w_fft_in[5]
.sym 26870 fft_block.w_fft_in[5]
.sym 26876 fft_block.reg_stage.w_input_regs[5]
.sym 26877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 26878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 26897 fft_block.w_fft_in[2]
.sym 26900 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 26901 fft_block.reg_stage.w_input_regs[5]
.sym 26903 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 26904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 26905 CLK$SB_IO_IN_$glb_clk
.sym 26910 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_E
.sym 26911 fft_block.reg_stage.w_input_regs[71]
.sym 26912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26913 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 26923 fft_block.reg_stage.w_input_regs[83]
.sym 26926 fft_block.reg_stage.w_input_regs[23]
.sym 26929 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 26931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 26932 fft_block.reg_stage.w_input_regs[71]
.sym 26935 fft_block.reg_stage.w_input_regs[19]
.sym 26939 fft_block.reg_stage.w_input_regs[82]
.sym 26940 fft_block.reg_stage.w_input_regs[18]
.sym 26948 fft_block.reg_stage.w_input_regs[85]
.sym 26955 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 26956 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 26959 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 26960 fft_block.reg_stage.w_input_regs[86]
.sym 26962 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 26963 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 26969 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 26972 fft_block.reg_stage.w_input_regs[6]
.sym 26983 fft_block.reg_stage.w_input_regs[85]
.sym 26989 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 26994 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 26999 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 27000 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 27001 fft_block.reg_stage.w_input_regs[6]
.sym 27006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 27007 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 27008 fft_block.reg_stage.w_input_regs[6]
.sym 27013 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 27025 fft_block.reg_stage.w_input_regs[86]
.sym 27027 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 27028 CLK$SB_IO_IN_$glb_clk
.sym 27030 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 27031 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_S
.sym 27032 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_DFFESS_Q_E
.sym 27033 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 27034 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 27035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 27036 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27037 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_E
.sym 27047 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 27056 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 27057 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 27061 fft_block.w_fft_in[0]
.sym 27064 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 27073 fft_block.reg_stage.w_input_regs[84]
.sym 27074 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 27075 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 27078 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 27079 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 27080 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 27081 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 27082 fft_block.reg_stage.w_input_regs[7]
.sym 27083 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 27085 fft_block.start_calc
.sym 27086 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 27089 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_DFFESS_Q_E
.sym 27091 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_DFFESS_Q_S
.sym 27098 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 27101 $PACKER_GND_NET
.sym 27105 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 27106 fft_block.reg_stage.w_input_regs[7]
.sym 27107 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 27110 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 27111 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 27113 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 27119 $PACKER_GND_NET
.sym 27125 fft_block.reg_stage.w_input_regs[84]
.sym 27129 fft_block.start_calc
.sym 27131 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 27136 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 27137 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 27140 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 27141 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 27142 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 27146 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 27148 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 27149 fft_block.reg_stage.w_input_regs[7]
.sym 27150 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_DFFESS_Q_E
.sym 27151 CLK$SB_IO_IN_$glb_clk
.sym 27152 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_DFFESS_Q_S
.sym 27154 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27156 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 27157 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[8]
.sym 27158 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 27159 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b_SB_DFF_Q_6_D_SB_LUT4_O_I2[0]
.sym 27160 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 27166 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 27168 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.almost_done
.sym 27171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 27172 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 27173 fft_block.start_calc
.sym 27174 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 27177 w_fft_out[17]
.sym 27178 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 27179 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 27181 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFFESS_Q_S
.sym 27186 fft_block.reg_stage.w_input_regs[18]
.sym 27195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 27197 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 27199 fft_block.w_fft_in[1]
.sym 27202 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 27203 fft_block.reg_stage.w_input_regs[83]
.sym 27205 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 27207 fft_block.reg_stage.w_input_regs[80]
.sym 27211 fft_block.reg_stage.w_input_regs[82]
.sym 27214 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 27215 fft_block.reg_stage.w_input_regs[16]
.sym 27216 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 27221 fft_block.w_fft_in[0]
.sym 27230 fft_block.w_fft_in[1]
.sym 27233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 27236 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 27242 fft_block.reg_stage.w_input_regs[82]
.sym 27248 fft_block.reg_stage.w_input_regs[83]
.sym 27251 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 27252 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 27260 fft_block.w_fft_in[0]
.sym 27265 fft_block.reg_stage.w_input_regs[80]
.sym 27266 fft_block.reg_stage.w_input_regs[16]
.sym 27269 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 27270 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 27271 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 27273 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 27274 CLK$SB_IO_IN_$glb_clk
.sym 27278 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27280 w_fft_out[16]
.sym 27282 w_fft_out[17]
.sym 27285 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 27288 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 27291 fft_block.reg_stage.w_cms_reg[0]
.sym 27292 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 27295 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 27299 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[12]
.sym 27317 fft_block.reg_stage.w_input_regs[17]
.sym 27318 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 27319 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 27320 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 27321 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[8]
.sym 27324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 27326 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[6]
.sym 27327 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 27328 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 27329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 27331 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 27332 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 27333 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 27336 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 27337 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[7]
.sym 27338 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[4]
.sym 27339 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 27341 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 27342 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 27348 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[5]
.sym 27350 fft_block.reg_stage.w_input_regs[17]
.sym 27351 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 27352 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 27356 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 27357 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[7]
.sym 27359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 27362 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 27363 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 27364 fft_block.reg_stage.w_input_regs[17]
.sym 27368 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[4]
.sym 27369 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 27370 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 27371 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 27374 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[8]
.sym 27375 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 27377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 27380 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 27381 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 27382 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 27383 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[5]
.sym 27386 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 27387 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 27392 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 27393 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[6]
.sym 27394 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 27395 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 27397 CLK$SB_IO_IN_$glb_clk
.sym 27399 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 27400 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 27401 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 27403 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 27404 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 27405 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 27406 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 27419 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[3]
.sym 27430 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 27441 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 27443 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[3]
.sym 27444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 27446 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 27452 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 27453 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 27454 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 27455 fft_block.start_calc
.sym 27461 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 27462 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 27463 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 27464 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[2]
.sym 27465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 27466 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 27467 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 27471 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 27473 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 27474 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[3]
.sym 27475 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 27476 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 27481 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 27482 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 27485 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 27486 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 27487 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 27491 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 27492 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 27493 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[2]
.sym 27494 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 27497 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 27499 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 27500 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 27503 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 27505 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 27509 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 27510 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 27512 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 27516 fft_block.start_calc
.sym 27518 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 27520 CLK$SB_IO_IN_$glb_clk
.sym 27523 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 27524 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 27525 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 27526 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 27527 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 27528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 27529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 27534 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 27535 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[13]
.sym 27536 fft_block.reg_stage.w_input_regs[29]
.sym 27537 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 27538 fft_block.reg_stage.w_input_regs[30]
.sym 27539 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 27540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 27541 $PACKER_GND_NET
.sym 27542 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[8]
.sym 27543 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 27544 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 27545 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 27546 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 27556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 27565 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 27568 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[5]
.sym 27569 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 27570 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 27573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 27574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[1]
.sym 27575 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 27576 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 27577 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 27578 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 27580 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 27581 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[4]
.sym 27583 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 27584 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 27590 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 27602 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 27603 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 27604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 27605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[1]
.sym 27608 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 27609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[5]
.sym 27610 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 27611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 27614 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 27615 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[4]
.sym 27616 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 27617 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 27620 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 27621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 27622 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 27627 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 27629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 27632 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 27633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 27643 CLK$SB_IO_IN_$glb_clk
.sym 27645 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[8]
.sym 27646 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 27648 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[8]
.sym 27659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 27661 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 27662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 27665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 27671 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 27690 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 27694 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[6]
.sym 27695 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 27698 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 27699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 27700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 27704 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 27705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[7]
.sym 27708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 27710 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 27711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 27713 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[8]
.sym 27716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 27720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 27721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 27722 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[7]
.sym 27725 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 27728 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 27737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 27738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[8]
.sym 27740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 27743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 27744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 27745 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 27749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[6]
.sym 27750 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 27751 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 27752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 27756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 27757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 27758 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 27761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 27763 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 27764 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 27766 CLK$SB_IO_IN_$glb_clk
.sym 27769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 27770 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 27771 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 27772 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 27775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 27786 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 28648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 28649 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 28650 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 28651 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 28652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 28653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 28654 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 28655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 28656 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 28657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 28658 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 28659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 28660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 28661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 28662 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 28663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 28675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 28676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 28682 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 28683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 28684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 28687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 28688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 28689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 28693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 28694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 28696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 28699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 28700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 28701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 28705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 28706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 28707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 28712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 28717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 28718 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 28720 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 28723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 28724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 28725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 28728 CLK$SB_IO_IN_$glb_clk
.sym 28729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 28742 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 28748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 28752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 28763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[14]
.sym 28765 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[11]
.sym 28767 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[10]
.sym 28769 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[12]
.sym 28771 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 28774 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[9]
.sym 28780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 28791 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[9]
.sym 28811 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[10]
.sym 28812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[12]
.sym 28813 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[4]
.sym 28814 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 28815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[5]
.sym 28816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 28817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[6]
.sym 28818 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[11]
.sym 28819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 28820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[2]
.sym 28821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[15]
.sym 28822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[9]
.sym 28823 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[13]
.sym 28824 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[16]
.sym 28825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[14]
.sym 28826 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 28843 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 28845 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 28846 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[9]
.sym 28849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 28851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[10]
.sym 28852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 28853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 28855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 28857 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[11]
.sym 28858 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[2]
.sym 28859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 28861 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 28863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 28864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[12]
.sym 28865 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 28867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 28869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[13]
.sym 28870 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[4]
.sym 28871 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 28873 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 28875 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[5]
.sym 28876 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[14]
.sym 28877 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 28879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 28881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[15]
.sym 28882 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[6]
.sym 28883 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 28885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 28887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[16]
.sym 28888 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 28889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 28904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 28906 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[11]
.sym 28907 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[10]
.sym 28908 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[13]
.sym 28923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 28925 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 28928 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 28929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 28934 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 28938 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[1]
.sym 28941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 28942 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[6]
.sym 28943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[5]
.sym 28944 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[4]
.sym 28947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 28950 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 28951 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 28957 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[17]
.sym 28958 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 28959 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 28966 $nextpnr_ICESTORM_LC_16$I3
.sym 28968 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[17]
.sym 28969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 28970 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 28976 $nextpnr_ICESTORM_LC_16$I3
.sym 28980 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[4]
.sym 28986 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[1]
.sym 28991 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[5]
.sym 28997 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 28998 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 28999 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 29004 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[6]
.sym 29009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 29011 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 29012 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 29014 CLK$SB_IO_IN_$glb_clk
.sym 29015 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 29027 w_fft_out[16]
.sym 29031 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[12]
.sym 29034 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[11]
.sym 29038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 29042 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.almost_done
.sym 29043 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[11]
.sym 29045 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[10]
.sym 29046 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.almost_done
.sym 29047 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[9]
.sym 29048 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[12]
.sym 29049 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[14]
.sym 29059 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 29060 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_a[1]
.sym 29061 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_a[5]
.sym 29065 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_a[6]
.sym 29067 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_a[4]
.sym 29070 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 29072 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 29084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 29085 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 29090 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 29091 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_a[6]
.sym 29097 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_a[5]
.sym 29099 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 29102 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 29103 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_a[4]
.sym 29111 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 29115 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_a[1]
.sym 29116 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 29121 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 29123 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 29134 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 29135 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 29137 CLK$SB_IO_IN_$glb_clk
.sym 29158 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 29160 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 29163 fft_block.reg_stage.w_input_regs[46]
.sym 29166 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 29180 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 29191 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 29196 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 29203 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 29209 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 29214 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 29227 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 29234 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 29239 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 29259 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 29260 CLK$SB_IO_IN_$glb_clk
.sym 29277 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 29279 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.almost_done
.sym 29280 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 29304 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29307 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 29308 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 29314 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 29316 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29317 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 29318 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29321 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29323 fft_block.reg_stage.w_input_regs[46]
.sym 29324 fft_block.reg_stage.w_input_regs[43]
.sym 29326 fft_block.reg_stage.w_input_regs[45]
.sym 29328 fft_block.reg_stage.w_input_regs[44]
.sym 29337 fft_block.reg_stage.w_input_regs[45]
.sym 29338 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29339 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 29342 fft_block.reg_stage.w_input_regs[43]
.sym 29343 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29345 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 29348 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29349 fft_block.reg_stage.w_input_regs[43]
.sym 29350 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 29367 fft_block.reg_stage.w_input_regs[44]
.sym 29368 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 29372 fft_block.reg_stage.w_input_regs[46]
.sym 29373 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 29374 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29378 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 29379 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29380 fft_block.reg_stage.w_input_regs[45]
.sym 29403 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[8]
.sym 29404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 29405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[11]
.sym 29406 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 29408 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[9]
.sym 29412 fft_block.w_fft_in[10]
.sym 29426 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29428 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 29431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 29433 fft_block.reg_stage.w_input_regs[111]
.sym 29435 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 29436 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 29437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 29439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 29458 $nextpnr_ICESTORM_LC_72$O
.sym 29461 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29464 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 29466 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 29468 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 29470 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 29473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 29474 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 29476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 29478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 29480 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 29482 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 29484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 29486 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 29488 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 29490 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 29492 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 29494 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 29496 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 29498 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 29503 fft_block.reg_stage.w_input_regs[111]
.sym 29504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 29521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 29524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 29525 fft_block.reg_stage.w_input_regs[40]
.sym 29526 fft_block.w_fft_in[10]
.sym 29527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 29534 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.almost_done
.sym 29539 fft_block.reg_stage.w_input_regs[125]
.sym 29551 fft_block.w_fft_in[9]
.sym 29557 fft_block.reg_stage.w_input_regs[108]
.sym 29563 fft_block.w_fft_in[8]
.sym 29565 fft_block.reg_stage.w_input_regs[107]
.sym 29571 fft_block.reg_stage.w_input_regs[104]
.sym 29572 fft_block.w_fft_in[10]
.sym 29576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 29577 fft_block.reg_stage.w_input_regs[110]
.sym 29584 fft_block.reg_stage.w_input_regs[104]
.sym 29589 fft_block.reg_stage.w_input_regs[107]
.sym 29595 fft_block.reg_stage.w_input_regs[110]
.sym 29600 fft_block.w_fft_in[8]
.sym 29612 fft_block.reg_stage.w_input_regs[108]
.sym 29618 fft_block.w_fft_in[9]
.sym 29626 fft_block.w_fft_in[10]
.sym 29628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 29629 CLK$SB_IO_IN_$glb_clk
.sym 29645 fft_block.w_fft_in[9]
.sym 29646 fft_block.reg_stage.w_c_in[3]
.sym 29651 fft_block.reg_stage.w_input_regs[40]
.sym 29654 fft_block.reg_stage.w_input_regs[44]
.sym 29655 fft_block.reg_stage.w_input_regs[46]
.sym 29658 fft_block.reg_stage.w_input_regs[61]
.sym 29663 fft_block.reg_stage.w_input_regs[110]
.sym 29664 fft_block.w_fft_in[11]
.sym 29678 fft_block.w_fft_in[12]
.sym 29690 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29695 fft_block.w_fft_in[13]
.sym 29711 fft_block.w_fft_in[13]
.sym 29738 fft_block.w_fft_in[12]
.sym 29751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29752 CLK$SB_IO_IN_$glb_clk
.sym 29768 fft_block.reg_stage.w_input_regs[124]
.sym 29771 fft_block.reg_stage.w_input_regs[106]
.sym 29772 fft_block.reg_stage.w_input_regs[61]
.sym 29781 fft_block.w_fft_in[13]
.sym 29795 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[2]
.sym 29796 fft_block.reg_stage.w_input_regs[60]
.sym 29797 fft_block.w_fft_in[11]
.sym 29802 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29803 fft_block.reg_stage.w_input_regs[126]
.sym 29804 fft_block.reg_stage.w_input_regs[125]
.sym 29808 fft_block.reg_stage.w_input_regs[124]
.sym 29809 fft_block.sel_in
.sym 29810 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[0]
.sym 29812 fft_block.counter_N[2]
.sym 29813 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29818 fft_block.reg_stage.w_input_regs[61]
.sym 29826 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29828 fft_block.w_fft_in[11]
.sym 29840 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[2]
.sym 29841 fft_block.sel_in
.sym 29842 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[0]
.sym 29843 fft_block.counter_N[2]
.sym 29852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29853 fft_block.reg_stage.w_input_regs[61]
.sym 29854 fft_block.reg_stage.w_input_regs[125]
.sym 29865 fft_block.reg_stage.w_input_regs[126]
.sym 29870 fft_block.reg_stage.w_input_regs[60]
.sym 29871 fft_block.reg_stage.w_input_regs[124]
.sym 29872 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 29874 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 29875 CLK$SB_IO_IN_$glb_clk
.sym 29889 fft_block.reg_stage.w_input_regs[107]
.sym 29892 fft_block.counter_N[0]
.sym 29893 fft_block.w_fft_in[9]
.sym 29894 fft_block.w_fft_in[12]
.sym 29895 fft_block.w_fft_in[11]
.sym 29897 fft_block.sel_in
.sym 29899 fft_block.counter_N[2]
.sym 29902 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 29903 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0[2]
.sym 29909 fft_block.reg_stage.w_input_regs[36]
.sym 29911 w_fft_out[4]
.sym 29928 fft_block.w_fft_in[11]
.sym 29936 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 29945 fft_block.w_fft_in[2]
.sym 29949 fft_block.w_fft_in[0]
.sym 29958 fft_block.w_fft_in[2]
.sym 29972 fft_block.w_fft_in[0]
.sym 29978 fft_block.w_fft_in[11]
.sym 29997 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 29998 CLK$SB_IO_IN_$glb_clk
.sym 30012 w_fft_out[58]
.sym 30016 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[0]
.sym 30017 fft_block.w_fft_in[11]
.sym 30018 fft_block.reg_stage.w_input_regs[63]
.sym 30019 fft_block.reg_stage.w_input_regs[126]
.sym 30020 fft_block.counter_N[1]
.sym 30021 fft_block.reg_stage.w_input_regs[57]
.sym 30027 w_fft_out[19]
.sym 30029 fft_block.reg_stage.w_input_regs[43]
.sym 30031 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30042 fft_block.counter_N[2]
.sym 30045 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I3_SB_LUT4_O_I1[2]
.sym 30046 w_fft_out[3]
.sym 30047 fft_block.reg_stage.w_input_regs[52]
.sym 30048 w_fft_out[35]
.sym 30049 w_fft_out[0]
.sym 30051 w_fft_out[19]
.sym 30054 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I3_SB_LUT4_O_I1[0]
.sym 30055 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30057 fft_block.reg_stage.w_input_regs[100]
.sym 30058 w_fft_out[51]
.sym 30061 fft_block.counter_N[1]
.sym 30063 fft_block.counter_N[0]
.sym 30064 w_fft_out[16]
.sym 30065 fft_block.reg_stage.w_input_regs[35]
.sym 30066 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30068 fft_block.reg_stage.w_input_regs[99]
.sym 30069 fft_block.reg_stage.w_input_regs[36]
.sym 30071 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30072 fft_block.reg_stage.w_input_regs[116]
.sym 30074 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I3_SB_LUT4_O_I1[2]
.sym 30075 fft_block.counter_N[2]
.sym 30076 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I3_SB_LUT4_O_I1[0]
.sym 30080 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30081 fft_block.reg_stage.w_input_regs[116]
.sym 30083 fft_block.reg_stage.w_input_regs[52]
.sym 30086 fft_block.counter_N[1]
.sym 30087 w_fft_out[0]
.sym 30088 fft_block.counter_N[0]
.sym 30089 w_fft_out[16]
.sym 30093 fft_block.reg_stage.w_input_regs[99]
.sym 30094 fft_block.reg_stage.w_input_regs[35]
.sym 30095 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30098 fft_block.counter_N[1]
.sym 30099 w_fft_out[35]
.sym 30100 fft_block.counter_N[0]
.sym 30101 w_fft_out[51]
.sym 30104 w_fft_out[3]
.sym 30105 fft_block.counter_N[0]
.sym 30106 w_fft_out[19]
.sym 30107 fft_block.counter_N[1]
.sym 30110 fft_block.reg_stage.w_input_regs[99]
.sym 30112 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30113 fft_block.reg_stage.w_input_regs[35]
.sym 30116 fft_block.reg_stage.w_input_regs[36]
.sym 30118 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30119 fft_block.reg_stage.w_input_regs[100]
.sym 30120 fft_block.start_calc_$glb_ce
.sym 30121 CLK$SB_IO_IN_$glb_clk
.sym 30135 w_fft_out[0]
.sym 30138 fft_block.counter_N[2]
.sym 30141 w_fft_out[1]
.sym 30143 w_fft_out[34]
.sym 30144 fft_block.reg_stage.w_input_regs[45]
.sym 30147 fft_block.sel_in
.sym 30148 fft_block.sel_in
.sym 30151 fft_block.reg_stage.w_input_regs[46]
.sym 30152 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 30154 fft_block.sel_in
.sym 30155 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30158 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 30164 w_fft_out[52]
.sym 30167 fft_block.counter_N[0]
.sym 30169 fft_block.counter_N[2]
.sym 30170 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30172 fft_block.reg_stage.w_input_regs[100]
.sym 30173 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 30175 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0[2]
.sym 30178 w_fft_out[36]
.sym 30180 fft_block.counter_N[1]
.sym 30183 w_fft_out[4]
.sym 30184 w_fft_out[20]
.sym 30187 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30188 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0[0]
.sym 30189 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0[1]
.sym 30190 fft_block.w_fft_in[4]
.sym 30191 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30192 fft_block.reg_stage.w_input_regs[36]
.sym 30194 fft_block.w_fft_in[5]
.sym 30197 w_fft_out[20]
.sym 30198 fft_block.counter_N[0]
.sym 30199 fft_block.counter_N[1]
.sym 30200 w_fft_out[4]
.sym 30203 w_fft_out[36]
.sym 30204 w_fft_out[52]
.sym 30205 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30206 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 30209 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0[1]
.sym 30210 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0[0]
.sym 30211 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0[2]
.sym 30212 fft_block.counter_N[2]
.sym 30227 fft_block.reg_stage.w_input_regs[100]
.sym 30229 fft_block.reg_stage.w_input_regs[36]
.sym 30230 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30234 fft_block.w_fft_in[4]
.sym 30241 fft_block.w_fft_in[5]
.sym 30243 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30244 CLK$SB_IO_IN_$glb_clk
.sym 30257 fft_block.reg_stage.w_input_regs[82]
.sym 30259 fft_block.counter_N[2]
.sym 30260 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30265 fft_block.counter_N[2]
.sym 30266 fft_block.counter_N[2]
.sym 30270 w_fft_out[19]
.sym 30275 fft_block.reg_stage.w_input_regs[119]
.sym 30277 fft_block.reg_stage.w_input_regs[116]
.sym 30278 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[1]
.sym 30279 fft_block.reg_stage.w_input_regs[52]
.sym 30280 w_fft_out[17]
.sym 30290 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I1_SB_LUT4_O_I0[0]
.sym 30291 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I1_SB_LUT4_O_I0[2]
.sym 30292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30293 fft_block.reg_stage.w_input_regs[62]
.sym 30294 fft_block.reg_stage.w_input_regs[53]
.sym 30298 fft_block.reg_stage.w_input_regs[126]
.sym 30299 fft_block.reg_stage.w_input_regs[54]
.sym 30300 fft_block.reg_stage.w_input_regs[117]
.sym 30301 w_fft_out[37]
.sym 30302 fft_block.reg_stage.w_input_regs[118]
.sym 30307 w_fft_out[53]
.sym 30310 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I1_SB_LUT4_O_I0[1]
.sym 30311 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30314 fft_block.sel_in
.sym 30315 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30316 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30318 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 30320 fft_block.reg_stage.w_input_regs[117]
.sym 30321 fft_block.reg_stage.w_input_regs[53]
.sym 30322 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30332 fft_block.reg_stage.w_input_regs[126]
.sym 30333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30334 fft_block.reg_stage.w_input_regs[62]
.sym 30338 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I1_SB_LUT4_O_I0[0]
.sym 30339 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I1_SB_LUT4_O_I0[2]
.sym 30340 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I1_SB_LUT4_O_I0[1]
.sym 30341 fft_block.sel_in
.sym 30344 fft_block.reg_stage.w_input_regs[118]
.sym 30345 fft_block.reg_stage.w_input_regs[54]
.sym 30347 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30351 fft_block.reg_stage.w_input_regs[126]
.sym 30352 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30353 fft_block.reg_stage.w_input_regs[62]
.sym 30362 w_fft_out[37]
.sym 30363 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 30364 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30365 w_fft_out[53]
.sym 30366 fft_block.start_calc_$glb_ce
.sym 30367 CLK$SB_IO_IN_$glb_clk
.sym 30383 w_fft_out[61]
.sym 30384 fft_block.reg_stage.w_input_regs[103]
.sym 30386 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30387 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30389 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30391 w_fft_out[53]
.sym 30394 fft_block.counter_N[0]
.sym 30395 w_fft_out[4]
.sym 30399 fft_block.reg_stage.w_input_regs[118]
.sym 30401 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 30410 fft_block.w_fft_in[5]
.sym 30412 fft_block.counter_N[0]
.sym 30413 fft_block.w_fft_in[6]
.sym 30416 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[2]
.sym 30417 w_fft_out[54]
.sym 30418 w_fft_out[21]
.sym 30419 fft_block.counter_N[1]
.sym 30421 fft_block.counter_N[2]
.sym 30422 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 30424 w_fft_out[22]
.sym 30425 fft_block.w_fft_in[7]
.sym 30428 fft_block.w_fft_in[4]
.sym 30432 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30433 w_fft_out[38]
.sym 30436 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 30437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 30438 w_fft_out[5]
.sym 30440 w_fft_out[6]
.sym 30443 fft_block.w_fft_in[7]
.sym 30452 fft_block.w_fft_in[4]
.sym 30455 fft_block.counter_N[0]
.sym 30456 w_fft_out[6]
.sym 30457 fft_block.counter_N[1]
.sym 30458 w_fft_out[22]
.sym 30461 w_fft_out[5]
.sym 30462 fft_block.counter_N[0]
.sym 30463 w_fft_out[21]
.sym 30464 fft_block.counter_N[1]
.sym 30468 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 30469 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[2]
.sym 30470 w_fft_out[38]
.sym 30474 fft_block.w_fft_in[5]
.sym 30479 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 30480 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 30481 fft_block.counter_N[2]
.sym 30482 w_fft_out[54]
.sym 30485 fft_block.w_fft_in[6]
.sym 30489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 30490 CLK$SB_IO_IN_$glb_clk
.sym 30503 w_fft_out[16]
.sym 30505 fft_block.reg_stage.w_input_regs[126]
.sym 30506 fft_block.reg_stage.w_input_regs[47]
.sym 30509 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 30513 w_fft_out[7]
.sym 30514 fft_block.counter_N[1]
.sym 30519 w_fft_out[19]
.sym 30522 fft_block.reg_stage.w_input_regs[7]
.sym 30525 fft_block.reg_stage.w_input_regs[4]
.sym 30526 fft_block.reg_stage.w_input_regs[39]
.sym 30535 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1[0]
.sym 30536 fft_block.reg_stage.w_input_regs[68]
.sym 30538 w_fft_out[7]
.sym 30539 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[0]
.sym 30540 fft_block.w_fft_in[7]
.sym 30541 fft_block.counter_N[2]
.sym 30542 fft_block.counter_N[1]
.sym 30545 fft_block.reg_stage.w_input_regs[4]
.sym 30546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30550 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[1]
.sym 30551 w_fft_out[23]
.sym 30552 fft_block.w_fft_in[6]
.sym 30553 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[2]
.sym 30554 fft_block.counter_N[0]
.sym 30555 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1[2]
.sym 30556 fft_block.sel_in
.sym 30560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30574 fft_block.w_fft_in[7]
.sym 30578 fft_block.counter_N[1]
.sym 30579 fft_block.counter_N[0]
.sym 30580 w_fft_out[23]
.sym 30581 w_fft_out[7]
.sym 30584 fft_block.reg_stage.w_input_regs[68]
.sym 30586 fft_block.reg_stage.w_input_regs[4]
.sym 30587 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30591 fft_block.w_fft_in[6]
.sym 30602 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1[0]
.sym 30603 fft_block.counter_N[2]
.sym 30604 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1[2]
.sym 30608 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[1]
.sym 30609 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[0]
.sym 30610 fft_block.sel_in
.sym 30611 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[2]
.sym 30612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 30613 CLK$SB_IO_IN_$glb_clk
.sym 30627 fft_block.counter_N[2]
.sym 30628 fft_block.counter_N[1]
.sym 30632 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[3]
.sym 30635 fft_block.reg_stage.w_c_in[3]
.sym 30637 fft_block.counter_N[2]
.sym 30641 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1[2]
.sym 30656 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30657 fft_block.reg_stage.w_input_regs[70]
.sym 30659 fft_block.reg_stage.w_input_regs[84]
.sym 30660 fft_block.reg_stage.w_input_regs[6]
.sym 30661 fft_block.reg_stage.w_input_regs[71]
.sym 30662 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30664 fft_block.reg_stage.w_input_regs[5]
.sym 30665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30674 fft_block.reg_stage.w_input_regs[68]
.sym 30677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30678 fft_block.reg_stage.w_input_regs[69]
.sym 30682 fft_block.reg_stage.w_input_regs[7]
.sym 30685 fft_block.reg_stage.w_input_regs[4]
.sym 30687 fft_block.reg_stage.w_input_regs[20]
.sym 30689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30690 fft_block.reg_stage.w_input_regs[70]
.sym 30691 fft_block.reg_stage.w_input_regs[6]
.sym 30696 fft_block.reg_stage.w_input_regs[69]
.sym 30697 fft_block.reg_stage.w_input_regs[5]
.sym 30698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30701 fft_block.reg_stage.w_input_regs[6]
.sym 30702 fft_block.reg_stage.w_input_regs[70]
.sym 30703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30707 fft_block.reg_stage.w_input_regs[71]
.sym 30708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30709 fft_block.reg_stage.w_input_regs[7]
.sym 30713 fft_block.reg_stage.w_input_regs[4]
.sym 30714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30715 fft_block.reg_stage.w_input_regs[68]
.sym 30719 fft_block.reg_stage.w_input_regs[71]
.sym 30720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30721 fft_block.reg_stage.w_input_regs[7]
.sym 30725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30726 fft_block.reg_stage.w_input_regs[5]
.sym 30727 fft_block.reg_stage.w_input_regs[69]
.sym 30731 fft_block.reg_stage.w_input_regs[84]
.sym 30732 fft_block.reg_stage.w_input_regs[20]
.sym 30734 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 30735 fft_block.start_calc_$glb_ce
.sym 30736 CLK$SB_IO_IN_$glb_clk
.sym 30757 fft_block.counter_N[0]
.sym 30760 fft_block.counter_N[1]
.sym 30761 fft_block.counter_N[0]
.sym 30763 w_fft_out[5]
.sym 30767 fft_block.reg_stage.w_input_regs[85]
.sym 30770 fft_block.start_calc
.sym 30771 w_fft_out[17]
.sym 30773 w_fft_out[19]
.sym 30785 fft_block.w_fft_in[7]
.sym 30789 fft_block.w_fft_in[6]
.sym 30792 fft_block.w_fft_in[5]
.sym 30812 fft_block.w_fft_in[5]
.sym 30831 fft_block.w_fft_in[7]
.sym 30837 fft_block.w_fft_in[6]
.sym 30858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E_$glb_ce
.sym 30859 CLK$SB_IO_IN_$glb_clk
.sym 30869 PIN_21$SB_IO_OUT
.sym 30877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[12]
.sym 30884 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[9]
.sym 30887 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_S
.sym 30890 fft_block.reg_stage.w_input_regs[31]
.sym 30893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 30907 fft_block.w_fft_in[5]
.sym 30913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 30917 fft_block.w_fft_in[6]
.sym 30928 fft_block.w_fft_in[2]
.sym 30938 fft_block.w_fft_in[5]
.sym 30959 fft_block.w_fft_in[6]
.sym 30972 fft_block.w_fft_in[2]
.sym 30981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 30982 CLK$SB_IO_IN_$glb_clk
.sym 30996 fft_block.reg_stage.w_c_in[7]
.sym 31000 w_fft_out[23]
.sym 31003 fft_block.reg_stage.w_input_regs[87]
.sym 31006 fft_block.reg_stage.w_input_regs[86]
.sym 31014 $PACKER_GND_NET
.sym 31027 fft_block.reg_stage.w_input_regs[84]
.sym 31028 fft_block.w_fft_in[7]
.sym 31030 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 31032 fft_block.reg_stage.w_input_regs[20]
.sym 31039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31040 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_E
.sym 31077 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_E
.sym 31083 fft_block.w_fft_in[7]
.sym 31088 fft_block.reg_stage.w_input_regs[20]
.sym 31090 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31091 fft_block.reg_stage.w_input_regs[84]
.sym 31097 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 31104 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E_$glb_ce
.sym 31105 CLK$SB_IO_IN_$glb_clk
.sym 31119 fft_block.reg_stage.w_cps_in[7]
.sym 31121 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31125 w_fft_out[20]
.sym 31131 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 31132 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b_SB_DFF_Q_6_D_SB_LUT4_O_I2[0]
.sym 31139 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 31140 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 31148 fft_block.reg_stage.w_input_regs[19]
.sym 31149 fft_block.reg_stage.w_input_regs[83]
.sym 31150 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 31151 fft_block.start_calc
.sym 31152 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 31154 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.almost_done
.sym 31156 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 31157 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31158 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 31159 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_E
.sym 31160 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 31161 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 31162 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b_SB_DFF_Q_6_D_SB_LUT4_O_I2[0]
.sym 31163 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 31174 $PACKER_GND_NET
.sym 31177 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_S
.sym 31178 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 31183 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 31184 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 31189 fft_block.start_calc
.sym 31190 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 31193 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.almost_done
.sym 31195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 31196 fft_block.start_calc
.sym 31199 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 31200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 31201 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 31206 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b_SB_DFF_Q_6_D_SB_LUT4_O_I2[0]
.sym 31207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 31208 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 31213 $PACKER_GND_NET
.sym 31217 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31218 fft_block.reg_stage.w_input_regs[83]
.sym 31219 fft_block.reg_stage.w_input_regs[19]
.sym 31223 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 31224 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 31225 fft_block.start_calc
.sym 31227 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_E
.sym 31228 CLK$SB_IO_IN_$glb_clk
.sym 31229 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_S
.sym 31244 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 31249 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 31251 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.almost_done
.sym 31255 w_fft_out[17]
.sym 31262 fft_block.start_calc
.sym 31271 fft_block.reg_stage.w_input_regs[18]
.sym 31273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 31275 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[8]
.sym 31276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 31278 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 31279 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 31280 fft_block.reg_stage.w_input_regs[82]
.sym 31281 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31284 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 31287 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 31293 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 31294 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 31295 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 31300 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 31310 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31311 fft_block.reg_stage.w_input_regs[18]
.sym 31313 fft_block.reg_stage.w_input_regs[82]
.sym 31322 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 31323 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 31325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 31328 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 31329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 31330 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[8]
.sym 31331 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 31334 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 31336 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 31337 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 31342 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 31343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 31346 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 31348 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 31349 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 31351 CLK$SB_IO_IN_$glb_clk
.sym 31352 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 31368 fft_block.reg_stage.w_input_regs[19]
.sym 31369 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31374 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 31376 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 31378 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 31383 fft_block.reg_stage.w_input_regs[31]
.sym 31404 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31407 fft_block.reg_stage.w_input_regs[18]
.sym 31414 fft_block.reg_stage.w_input_regs[81]
.sym 31416 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 31418 fft_block.reg_stage.w_input_regs[17]
.sym 31422 fft_block.reg_stage.w_input_regs[82]
.sym 31439 fft_block.reg_stage.w_input_regs[81]
.sym 31441 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 31442 fft_block.reg_stage.w_input_regs[17]
.sym 31451 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 31452 fft_block.reg_stage.w_input_regs[17]
.sym 31453 fft_block.reg_stage.w_input_regs[81]
.sym 31463 fft_block.reg_stage.w_input_regs[18]
.sym 31464 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31466 fft_block.reg_stage.w_input_regs[82]
.sym 31473 fft_block.start_calc_$glb_ce
.sym 31474 CLK$SB_IO_IN_$glb_clk
.sym 31488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[1]
.sym 31489 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 31498 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 31509 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 31517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 31518 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 31522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 31523 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 31524 fft_block.reg_stage.w_input_regs[29]
.sym 31525 $PACKER_GND_NET
.sym 31526 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 31527 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFFESS_Q_S
.sym 31532 fft_block.reg_stage.w_input_regs[30]
.sym 31533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 31543 fft_block.reg_stage.w_input_regs[31]
.sym 31544 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFFESS_Q_E
.sym 31550 fft_block.reg_stage.w_input_regs[30]
.sym 31551 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 31552 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 31556 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 31557 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 31558 fft_block.reg_stage.w_input_regs[29]
.sym 31562 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 31563 fft_block.reg_stage.w_input_regs[31]
.sym 31564 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 31574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 31575 fft_block.reg_stage.w_input_regs[31]
.sym 31576 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 31580 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 31586 fft_block.reg_stage.w_input_regs[30]
.sym 31587 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 31588 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 31594 $PACKER_GND_NET
.sym 31596 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFFESS_Q_E
.sym 31597 CLK$SB_IO_IN_$glb_clk
.sym 31598 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFFESS_Q_S
.sym 31611 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 31624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 31633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 31643 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 31644 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 31646 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 31650 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 31653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 31654 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 31659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 31665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 31672 $nextpnr_ICESTORM_LC_59$O
.sym 31675 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 31678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 31680 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 31682 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 31684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 31686 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 31688 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 31690 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 31693 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 31694 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 31696 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 31699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 31700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 31702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 31705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 31706 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 31708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 31711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 31712 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 31714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 31717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 31718 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 31735 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.almost_done
.sym 31737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 31751 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 31758 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 31767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 31770 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 31771 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[8]
.sym 31772 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 31778 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 31784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 31797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 31799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 31803 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 31804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 31805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 31814 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 31815 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 31816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[8]
.sym 31817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 31843 CLK$SB_IO_IN_$glb_clk
.sym 31844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 31857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 31862 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[1]
.sym 31888 $PACKER_VCC_NET
.sym 31896 $PACKER_VCC_NET
.sym 31898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 31904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 31905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 31906 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 31911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 31918 $nextpnr_ICESTORM_LC_65$O
.sym 31920 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 31924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 31926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 31927 $PACKER_VCC_NET
.sym 31928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 31930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 31932 $PACKER_VCC_NET
.sym 31933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 31934 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 31937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 31938 $PACKER_VCC_NET
.sym 31940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 31945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 31961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 31962 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 31963 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 31964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 31966 CLK$SB_IO_IN_$glb_clk
.sym 31967 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 32684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 32685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 32686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 32687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 32689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 32760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 32761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 32762 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 32764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 32765 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[15]
.sym 32766 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 32801 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 32802 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 32812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 32849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 32898 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 32899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 32900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 32901 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 32902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 32903 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 32904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 32939 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 32946 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 32948 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.almost_done
.sym 32955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[13]
.sym 32962 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 32999 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 33000 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 33001 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 33002 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[16]
.sym 33003 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[17]
.sym 33005 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 33042 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 33047 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 33050 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 33102 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_a[0]
.sym 33104 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 33144 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.almost_done
.sym 33146 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.almost_done
.sym 33148 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.almost_done
.sym 33150 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 33153 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[9]
.sym 33154 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 33160 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[10]
.sym 33162 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[13]
.sym 33204 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 33205 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 33206 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 33207 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 33208 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 33245 fft_block.reg_stage.w_cps_reg[28]
.sym 33250 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[8]
.sym 33251 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 33253 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.almost_done
.sym 33260 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.almost_done
.sym 33308 w_fft_out[40]
.sym 33310 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 33347 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[13]
.sym 33350 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[10]
.sym 33351 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[14]
.sym 33352 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[12]
.sym 33353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[10]
.sym 33355 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[9]
.sym 33356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 33357 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[11]
.sym 33358 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 33363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[13]
.sym 33409 fft_block.reg_stage.w_input_regs[105]
.sym 33414 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33449 fft_block.reg_stage.w_input_regs[104]
.sym 33451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.almost_done
.sym 33452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[1]
.sym 33456 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.almost_done
.sym 33511 w_fft_out[41]
.sym 33512 fft_block.reg_stage.w_input_regs[124]
.sym 33514 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33564 w_fft_out[40]
.sym 33568 w_fft_out[56]
.sym 33570 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 33611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33612 w_fft_out[59]
.sym 33614 w_fft_out[42]
.sym 33615 w_fft_out[60]
.sym 33616 w_fft_out[43]
.sym 33617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 33653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 33661 fft_block.reg_stage.w_input_regs[57]
.sym 33663 fft_block.reg_stage.w_input_regs[58]
.sym 33664 fft_block.w_fft_in[10]
.sym 33676 w_fft_out[59]
.sym 33713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 33714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3]
.sym 33715 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[3]
.sym 33716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 33717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[3]
.sym 33718 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 33719 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I0[2]
.sym 33720 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_O_I1[2]
.sym 33761 fft_block.reg_stage.w_input_regs[43]
.sym 33763 fft_block.reg_stage.w_input_regs[125]
.sym 33767 fft_block.counter_N[0]
.sym 33769 fft_block.counter_N[1]
.sym 33770 w_fft_out[3]
.sym 33771 w_fft_out[60]
.sym 33773 w_fft_out[43]
.sym 33775 fft_block.reg_stage.w_input_regs[101]
.sym 33815 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_O_I1[1]
.sym 33816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_O_I1[0]
.sym 33817 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 33818 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 33819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_O_I1[1]
.sym 33820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 33821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I0[3]
.sym 33822 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O[3]
.sym 33857 fft_block.sel_in
.sym 33858 fft_block.sel_in
.sym 33859 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 33863 fft_block.reg_stage.w_input_regs[110]
.sym 33864 fft_block.sel_in
.sym 33866 w_fft_out[57]
.sym 33867 fft_block.w_fft_in[11]
.sym 33868 fft_block.reg_stage.w_input_regs[61]
.sym 33869 w_fft_out[24]
.sym 33870 w_fft_out[20]
.sym 33873 w_fft_out[8]
.sym 33878 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[1]
.sym 33880 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[2]
.sym 33917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 33918 w_fft_out[36]
.sym 33919 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_O_I1[2]
.sym 33920 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[0]
.sym 33921 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 33922 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 33924 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 33960 w_fft_out[19]
.sym 33962 w_fft_out[17]
.sym 33964 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[1]
.sym 33965 fft_block.sel_in
.sym 33968 w_fft_out[9]
.sym 33970 fft_block.w_fft_in[13]
.sym 33971 w_fft_out[0]
.sym 33972 w_fft_out[48]
.sym 33973 fft_block.reg_stage.w_input_regs[127]
.sym 33975 w_fft_out[22]
.sym 33976 w_fft_out[16]
.sym 33977 w_fft_out[38]
.sym 33979 w_fft_out[27]
.sym 33981 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O[3]
.sym 33982 w_fft_out[11]
.sym 34019 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 34020 w_fft_out[38]
.sym 34021 w_fft_out[39]
.sym 34022 w_fft_out[37]
.sym 34023 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[1]
.sym 34024 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[2]
.sym 34025 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34026 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 34057 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 34063 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0[2]
.sym 34065 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 34066 w_fft_out[4]
.sym 34073 w_fft_out[59]
.sym 34074 fft_block.reg_stage.w_input_regs[38]
.sym 34075 fft_block.w_fft_in[14]
.sym 34080 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[2]
.sym 34121 fft_block.reg_stage.w_input_regs[46]
.sym 34122 fft_block.reg_stage.w_input_regs[47]
.sym 34123 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 34124 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[1]
.sym 34126 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 34127 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[2]
.sym 34128 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1[2]
.sym 34166 fft_block.reg_stage.w_input_regs[39]
.sym 34171 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 34172 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[9]
.sym 34175 w_fft_out[29]
.sym 34177 fft_block.counter_N[1]
.sym 34182 w_fft_out[3]
.sym 34186 fft_block.counter_N[0]
.sym 34223 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[2]
.sym 34226 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[2]
.sym 34227 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 34229 fft_block.reg_stage.w_input_regs[62]
.sym 34230 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 34267 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 34269 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 34270 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1[2]
.sym 34272 fft_block.reg_stage.w_input_regs[46]
.sym 34273 w_fft_out[54]
.sym 34275 fft_block.sel_in
.sym 34276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 34277 w_fft_out[24]
.sym 34278 w_fft_out[20]
.sym 34279 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 34281 w_fft_out[8]
.sym 34288 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 34368 fft_block.sel_in
.sym 34372 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 34373 w_fft_out[13]
.sym 34374 w_fft_out[5]
.sym 34378 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[1]
.sym 34382 w_fft_out[22]
.sym 34384 w_fft_out[21]
.sym 34386 w_fft_out[27]
.sym 34388 w_fft_out[16]
.sym 34433 PIN_21$SB_IO_OUT
.sym 34471 fft_block.reg_stage.w_input_regs[31]
.sym 34479 fft_block.counter_N[0]
.sym 34480 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 34530 w_fft_out[22]
.sym 34531 w_fft_out[21]
.sym 34532 w_fft_out[27]
.sym 34533 w_fft_out[26]
.sym 34534 w_fft_out[23]
.sym 34535 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34583 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 34587 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 34633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34637 w_fft_out[20]
.sym 34679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[10]
.sym 34680 fft_block.reg_stage.w_c_in[3]
.sym 34688 w_fft_out[8]
.sym 34689 w_fft_out[24]
.sym 34690 w_fft_out[20]
.sym 34734 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 34735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 34736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 34737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 34738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 34739 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 34740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 34776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[14]
.sym 34778 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[10]
.sym 34779 fft_block.reg_stage.w_cps_reg[1]
.sym 34781 fft_block.reg_stage.w_input_regs[85]
.sym 34785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[9]
.sym 34788 w_fft_out[16]
.sym 34790 fft_block.reg_stage.w_input_regs[21]
.sym 34835 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[8]
.sym 34836 w_fft_out[18]
.sym 34837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 34885 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 34938 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.almost_done
.sym 34939 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[2]
.sym 34940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 34941 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[1]
.sym 34944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 34983 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 34985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 35002 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 35039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFFESS_Q_E
.sym 35040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 35043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 35084 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 35086 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 35089 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b_SB_DFF_Q_6_D_SB_LUT4_O_I2[0]
.sym 35090 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 35102 fft_block.reg_stage.w_cms_reg[11]
.sym 35141 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_a[3]
.sym 35142 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[4]
.sym 35143 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_a[4]
.sym 35144 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 35147 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_a[5]
.sym 35148 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_a[6]
.sym 35188 fft_block.start_calc
.sym 35243 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 35285 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 35293 fft_block.reg_stage.w_cps_reg[10]
.sym 35298 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 36057 CLK$SB_IO_IN
.sym 36132 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 36142 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 36146 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 36147 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 36149 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 36154 $PACKER_VCC_NET
.sym 36159 $PACKER_VCC_NET
.sym 36161 $nextpnr_ICESTORM_LC_55$O
.sym 36164 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 36167 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 36169 $PACKER_VCC_NET
.sym 36170 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 36171 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 36173 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 36175 $PACKER_VCC_NET
.sym 36176 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 36177 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 36181 $PACKER_VCC_NET
.sym 36182 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 36183 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 36188 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 36198 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 36199 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 36200 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 36201 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 36209 CLK$SB_IO_IN_$glb_clk
.sym 36210 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 36216 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 36217 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 36218 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 36219 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 36220 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 36221 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 36222 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 36233 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 36248 $PACKER_VCC_NET
.sym 36254 $PACKER_VCC_NET
.sym 36258 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 36261 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[16]
.sym 36271 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 36274 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 36276 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 36279 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 36280 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 36295 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 36296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 36297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 36300 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 36301 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 36302 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 36305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 36307 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 36311 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 36312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 36317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 36318 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 36320 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 36321 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 36323 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 36331 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 36332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 36333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 36338 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 36339 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 36340 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 36344 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 36345 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 36346 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 36355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 36357 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 36358 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 36361 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 36362 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 36363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 36368 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 36369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 36370 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 36372 CLK$SB_IO_IN_$glb_clk
.sym 36373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 36374 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 36375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 36376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 36377 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 36378 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 36379 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 36380 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[8]
.sym 36381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 36386 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.almost_done
.sym 36390 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.almost_done
.sym 36404 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 36407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 36409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 36418 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[16]
.sym 36420 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 36422 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 36423 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 36424 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 36425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 36426 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 36429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[15]
.sym 36431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 36435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 36436 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 36444 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 36446 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 36447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 36449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 36450 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 36453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 36455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 36456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 36457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 36459 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 36461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 36462 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 36463 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 36465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 36467 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 36468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 36469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 36471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 36473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 36474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 36475 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 36477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 36479 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 36480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 36481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 36483 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 36485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[15]
.sym 36486 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 36487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 36489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 36491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 36492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[16]
.sym 36493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 36497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 36501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 36502 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 36503 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[8]
.sym 36504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 36510 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 36525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 36532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 36533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 36538 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 36539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 36540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 36541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 36542 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 36546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 36550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[17]
.sym 36553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 36555 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 36569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 36570 $nextpnr_ICESTORM_LC_36$I3
.sym 36572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[17]
.sym 36573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 36574 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 36580 $nextpnr_ICESTORM_LC_36$I3
.sym 36585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 36589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 36590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 36592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 36596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 36597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 36598 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 36610 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 36618 CLK$SB_IO_IN_$glb_clk
.sym 36619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 36621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_a[3]
.sym 36623 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_a[1]
.sym 36624 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 36625 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_a[0]
.sym 36627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_a[7]
.sym 36631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[2]
.sym 36633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[8]
.sym 36634 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.almost_done
.sym 36645 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 36646 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[9]
.sym 36647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[16]
.sym 36651 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 36653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 36655 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[14]
.sym 36678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_a[0]
.sym 36688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 36689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 36692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 36700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 36714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_a[0]
.sym 36715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 36740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 36741 CLK$SB_IO_IN_$glb_clk
.sym 36744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 36745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 36746 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 36747 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 36748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 36749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 36772 fft_block.reg_stage.c_data.cosinus[3][7]
.sym 36773 fft_block.reg_stage.w_input_regs[41]
.sym 36775 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[12]
.sym 36777 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 36785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[10]
.sym 36790 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[12]
.sym 36795 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[9]
.sym 36797 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[11]
.sym 36799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[14]
.sym 36800 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[13]
.sym 36802 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.almost_done
.sym 36816 $nextpnr_ICESTORM_LC_46$O
.sym 36819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[9]
.sym 36822 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 36825 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[10]
.sym 36826 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[9]
.sym 36828 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 36831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[11]
.sym 36832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 36834 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 36836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[12]
.sym 36838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 36840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 36843 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[13]
.sym 36844 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 36848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[14]
.sym 36850 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 36863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.almost_done
.sym 36864 CLK$SB_IO_IN_$glb_clk
.sym 36867 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 36868 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 36869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 36870 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 36871 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 36879 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 36880 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 36887 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.almost_done
.sym 36888 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 36892 fft_block.reg_stage.c_data.cosinus[3][3]
.sym 36893 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 36895 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[14]
.sym 36896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[9]
.sym 36898 fft_block.reg_stage.w_c_in[7]
.sym 36917 fft_block.reg_stage.w_input_regs[105]
.sym 36920 fft_block.reg_stage.w_input_regs[104]
.sym 36933 fft_block.reg_stage.w_input_regs[41]
.sym 36934 fft_block.reg_stage.w_input_regs[40]
.sym 36958 fft_block.reg_stage.w_input_regs[41]
.sym 36959 fft_block.reg_stage.w_input_regs[40]
.sym 36960 fft_block.reg_stage.w_input_regs[105]
.sym 36961 fft_block.reg_stage.w_input_regs[104]
.sym 36972 fft_block.reg_stage.w_input_regs[105]
.sym 36986 fft_block.start_calc_$glb_ce
.sym 36987 CLK$SB_IO_IN_$glb_clk
.sym 36991 fft_block.reg_stage.c_data.cosinus[3][7]
.sym 36996 fft_block.reg_stage.c_data.cosinus[3][3]
.sym 36999 spi_out.addr[0]
.sym 37001 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[13]
.sym 37003 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 37004 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 37007 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[10]
.sym 37009 w_fft_out[40]
.sym 37010 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 37012 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 37032 fft_block.reg_stage.w_input_regs[105]
.sym 37048 fft_block.reg_stage.w_input_regs[104]
.sym 37056 fft_block.w_fft_in[9]
.sym 37057 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 37058 fft_block.reg_stage.w_input_regs[41]
.sym 37060 fft_block.reg_stage.w_input_regs[40]
.sym 37078 fft_block.w_fft_in[9]
.sym 37105 fft_block.reg_stage.w_input_regs[41]
.sym 37106 fft_block.reg_stage.w_input_regs[105]
.sym 37107 fft_block.reg_stage.w_input_regs[40]
.sym 37108 fft_block.reg_stage.w_input_regs[104]
.sym 37109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 37110 CLK$SB_IO_IN_$glb_clk
.sym 37112 fft_block.reg_stage.w_input_regs[58]
.sym 37119 fft_block.reg_stage.w_input_regs[57]
.sym 37132 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.almost_done
.sym 37134 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 37136 fft_block.reg_stage.w_input_regs[61]
.sym 37137 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 37139 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 37141 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 37142 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 37144 fft_block.reg_stage.w_input_regs[46]
.sym 37145 fft_block.reg_stage.w_input_regs[58]
.sym 37160 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37172 fft_block.reg_stage.w_input_regs[106]
.sym 37179 fft_block.reg_stage.w_input_regs[124]
.sym 37182 fft_block.reg_stage.w_input_regs[42]
.sym 37199 fft_block.reg_stage.w_input_regs[106]
.sym 37200 fft_block.reg_stage.w_input_regs[42]
.sym 37201 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37204 fft_block.reg_stage.w_input_regs[124]
.sym 37216 fft_block.reg_stage.w_input_regs[106]
.sym 37217 fft_block.reg_stage.w_input_regs[42]
.sym 37218 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37232 fft_block.start_calc_$glb_ce
.sym 37233 CLK$SB_IO_IN_$glb_clk
.sym 37235 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 37236 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 37238 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37240 w_fft_out[44]
.sym 37241 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[0]
.sym 37242 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37255 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 37260 w_fft_out[41]
.sym 37261 w_fft_out[43]
.sym 37262 fft_block.reg_stage.w_input_regs[44]
.sym 37263 fft_block.reg_stage.w_input_regs[108]
.sym 37264 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 37265 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 37267 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[2]
.sym 37268 fft_block.reg_stage.w_input_regs[42]
.sym 37269 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 37270 fft_block.reg_stage.w_input_regs[45]
.sym 37279 fft_block.reg_stage.w_input_regs[125]
.sym 37284 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37285 fft_block.reg_stage.w_input_regs[43]
.sym 37286 fft_block.reg_stage.w_input_regs[44]
.sym 37287 fft_block.reg_stage.w_input_regs[124]
.sym 37289 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37290 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37292 fft_block.reg_stage.w_input_regs[108]
.sym 37296 fft_block.reg_stage.w_input_regs[61]
.sym 37298 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37300 fft_block.reg_stage.w_input_regs[107]
.sym 37306 fft_block.reg_stage.w_input_regs[109]
.sym 37307 fft_block.reg_stage.w_input_regs[60]
.sym 37309 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37310 fft_block.reg_stage.w_input_regs[107]
.sym 37311 fft_block.reg_stage.w_input_regs[43]
.sym 37315 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37316 fft_block.reg_stage.w_input_regs[124]
.sym 37318 fft_block.reg_stage.w_input_regs[60]
.sym 37327 fft_block.reg_stage.w_input_regs[107]
.sym 37328 fft_block.reg_stage.w_input_regs[43]
.sym 37330 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37335 fft_block.reg_stage.w_input_regs[61]
.sym 37336 fft_block.reg_stage.w_input_regs[125]
.sym 37339 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37341 fft_block.reg_stage.w_input_regs[44]
.sym 37342 fft_block.reg_stage.w_input_regs[108]
.sym 37348 fft_block.reg_stage.w_input_regs[109]
.sym 37355 fft_block.start_calc_$glb_ce
.sym 37356 CLK$SB_IO_IN_$glb_clk
.sym 37358 fft_block.reg_stage.w_input_regs[108]
.sym 37359 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_O_I1[0]
.sym 37360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 37361 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 37362 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 37363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 37364 fft_block.reg_stage.w_input_regs[109]
.sym 37365 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I2[2]
.sym 37378 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37382 w_fft_out[49]
.sym 37383 fft_block.reg_stage.w_input_regs[62]
.sym 37384 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37386 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 37387 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 37388 w_fft_out[44]
.sym 37389 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[0]
.sym 37390 w_fft_out[26]
.sym 37391 w_fft_out[2]
.sym 37392 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[0]
.sym 37393 fft_block.counter_N[2]
.sym 37399 fft_block.sel_in
.sym 37400 fft_block.counter_N[2]
.sym 37402 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 37403 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_O_I1[1]
.sym 37405 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I0[3]
.sym 37407 w_fft_out[40]
.sym 37408 w_fft_out[0]
.sym 37409 w_fft_out[57]
.sym 37410 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 37411 w_fft_out[56]
.sym 37413 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I0[2]
.sym 37414 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_O_I1[2]
.sym 37415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 37416 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_O_I1[0]
.sym 37417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[0]
.sym 37418 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[2]
.sym 37419 w_fft_out[24]
.sym 37420 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 37422 w_fft_out[33]
.sym 37423 w_fft_out[8]
.sym 37424 fft_block.counter_N[0]
.sym 37426 fft_block.counter_N[1]
.sym 37427 w_fft_out[24]
.sym 37428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 37429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 37430 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[2]
.sym 37432 fft_block.counter_N[1]
.sym 37433 w_fft_out[56]
.sym 37434 fft_block.counter_N[0]
.sym 37435 w_fft_out[40]
.sym 37438 fft_block.counter_N[2]
.sym 37439 fft_block.sel_in
.sym 37440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 37441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 37444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I0[3]
.sym 37445 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I0[2]
.sym 37446 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 37447 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 37450 w_fft_out[40]
.sym 37451 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 37452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 37453 w_fft_out[24]
.sym 37456 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_O_I1[2]
.sym 37458 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_O_I1[1]
.sym 37459 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_O_I1[0]
.sym 37462 w_fft_out[24]
.sym 37463 fft_block.counter_N[0]
.sym 37464 w_fft_out[8]
.sym 37465 fft_block.counter_N[1]
.sym 37468 w_fft_out[0]
.sym 37469 w_fft_out[56]
.sym 37470 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[0]
.sym 37471 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[2]
.sym 37474 w_fft_out[33]
.sym 37475 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[2]
.sym 37476 w_fft_out[57]
.sym 37477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[0]
.sym 37481 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 37482 fft_block.reg_stage.w_input_regs[44]
.sym 37483 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 37484 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 37485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I2[3]
.sym 37486 fft_block.reg_stage.w_input_regs[45]
.sym 37488 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 37489 w_fft_out[26]
.sym 37492 w_fft_out[26]
.sym 37494 w_fft_out[0]
.sym 37496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O[3]
.sym 37497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3]
.sym 37499 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[3]
.sym 37502 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 37503 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[3]
.sym 37508 w_fft_out[18]
.sym 37509 w_fft_out[52]
.sym 37511 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 37513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[1]
.sym 37514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 37515 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[2]
.sym 37516 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[0]
.sym 37522 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[2]
.sym 37523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_O_I1[0]
.sym 37524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_O_I1[2]
.sym 37525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[2]
.sym 37526 w_fft_out[19]
.sym 37528 w_fft_out[17]
.sym 37530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_O_I1[1]
.sym 37532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 37533 w_fft_out[43]
.sym 37534 w_fft_out[59]
.sym 37535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 37537 w_fft_out[3]
.sym 37538 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 37539 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[2]
.sym 37540 w_fft_out[51]
.sym 37542 w_fft_out[49]
.sym 37543 w_fft_out[8]
.sym 37544 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[0]
.sym 37546 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[1]
.sym 37547 w_fft_out[16]
.sym 37548 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[2]
.sym 37549 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[0]
.sym 37551 w_fft_out[48]
.sym 37552 w_fft_out[35]
.sym 37553 w_fft_out[32]
.sym 37555 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[0]
.sym 37556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[2]
.sym 37557 w_fft_out[3]
.sym 37558 w_fft_out[59]
.sym 37561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[2]
.sym 37562 w_fft_out[19]
.sym 37563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 37564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 37567 w_fft_out[51]
.sym 37568 w_fft_out[35]
.sym 37569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[2]
.sym 37570 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[1]
.sym 37573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[2]
.sym 37574 w_fft_out[32]
.sym 37575 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[2]
.sym 37576 w_fft_out[16]
.sym 37579 w_fft_out[17]
.sym 37580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[2]
.sym 37581 w_fft_out[49]
.sym 37582 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[1]
.sym 37586 w_fft_out[43]
.sym 37588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 37591 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[0]
.sym 37592 w_fft_out[8]
.sym 37593 w_fft_out[48]
.sym 37594 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[1]
.sym 37597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_O_I1[0]
.sym 37598 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_O_I1[2]
.sym 37599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_O_I1[1]
.sym 37605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 37606 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 37610 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 37611 w_fft_out[45]
.sym 37613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.almost_done
.sym 37614 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.almost_done
.sym 37619 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[2]
.sym 37621 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 37622 w_fft_out[59]
.sym 37626 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I3[1]
.sym 37628 fft_block.reg_stage.w_input_regs[46]
.sym 37629 fft_block.counter_N[0]
.sym 37630 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[0]
.sym 37631 w_fft_out[10]
.sym 37632 fft_block.w_fft_in[12]
.sym 37633 spi_out.addr[2]
.sym 37635 spi_out.addr[0]
.sym 37636 spi_out.addr[2]
.sym 37637 spi_out.addr[3]
.sym 37647 fft_block.counter_N[0]
.sym 37648 fft_block.counter_N[1]
.sym 37649 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[1]
.sym 37650 w_fft_out[60]
.sym 37651 w_fft_out[4]
.sym 37652 w_fft_out[43]
.sym 37653 fft_block.reg_stage.w_input_regs[37]
.sym 37654 fft_block.reg_stage.w_input_regs[101]
.sym 37655 fft_block.counter_N[0]
.sym 37658 w_fft_out[20]
.sym 37659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[0]
.sym 37660 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 37662 w_fft_out[27]
.sym 37663 w_fft_out[11]
.sym 37664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[2]
.sym 37665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[2]
.sym 37668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[0]
.sym 37669 w_fft_out[52]
.sym 37670 w_fft_out[27]
.sym 37671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37673 w_fft_out[59]
.sym 37674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 37678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[1]
.sym 37679 w_fft_out[52]
.sym 37680 w_fft_out[20]
.sym 37681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[2]
.sym 37684 fft_block.reg_stage.w_input_regs[37]
.sym 37686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37687 fft_block.reg_stage.w_input_regs[101]
.sym 37690 w_fft_out[11]
.sym 37691 w_fft_out[27]
.sym 37692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 37693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[0]
.sym 37696 w_fft_out[43]
.sym 37697 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 37698 fft_block.counter_N[0]
.sym 37699 w_fft_out[11]
.sym 37703 fft_block.reg_stage.w_input_regs[37]
.sym 37704 fft_block.reg_stage.w_input_regs[101]
.sym 37705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37708 w_fft_out[60]
.sym 37709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[2]
.sym 37710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[0]
.sym 37711 w_fft_out[4]
.sym 37720 fft_block.counter_N[1]
.sym 37721 fft_block.counter_N[0]
.sym 37722 w_fft_out[59]
.sym 37723 w_fft_out[27]
.sym 37724 fft_block.start_calc_$glb_ce
.sym 37725 CLK$SB_IO_IN_$glb_clk
.sym 37727 w_fft_out[46]
.sym 37728 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 37729 w_fft_out[62]
.sym 37730 w_fft_out[63]
.sym 37731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 37732 w_fft_out[47]
.sym 37733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 37734 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[0]
.sym 37736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 37739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 37741 fft_block.counter_N[0]
.sym 37742 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2[1]
.sym 37744 fft_block.counter_N[1]
.sym 37745 w_fft_out[12]
.sym 37749 fft_block.counter_N[1]
.sym 37751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[2]
.sym 37752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 37753 fft_block.w_fft_in[8]
.sym 37754 spi_out.addr[3]
.sym 37755 spi_out.addr[1]
.sym 37756 fft_block.w_fft_in[15]
.sym 37758 spi_out.addr[2]
.sym 37760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 37761 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 37772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37773 spi_out.addr[1]
.sym 37775 w_fft_out[45]
.sym 37779 w_fft_out[37]
.sym 37780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[1]
.sym 37781 spi_out.addr[1]
.sym 37782 fft_block.reg_stage.w_input_regs[39]
.sym 37784 fft_block.reg_stage.w_input_regs[38]
.sym 37786 w_fft_out[61]
.sym 37788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 37789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[2]
.sym 37790 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37791 fft_block.reg_stage.w_input_regs[102]
.sym 37792 w_fft_out[53]
.sym 37793 spi_out.addr[2]
.sym 37794 spi_out.addr[0]
.sym 37795 fft_block.reg_stage.w_input_regs[103]
.sym 37796 spi_out.addr[2]
.sym 37797 spi_out.addr[3]
.sym 37799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[0]
.sym 37801 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[0]
.sym 37802 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[1]
.sym 37803 w_fft_out[61]
.sym 37804 w_fft_out[53]
.sym 37808 fft_block.reg_stage.w_input_regs[103]
.sym 37809 fft_block.reg_stage.w_input_regs[39]
.sym 37810 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37813 fft_block.reg_stage.w_input_regs[103]
.sym 37814 fft_block.reg_stage.w_input_regs[39]
.sym 37815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37819 fft_block.reg_stage.w_input_regs[102]
.sym 37820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37822 fft_block.reg_stage.w_input_regs[38]
.sym 37825 spi_out.addr[3]
.sym 37826 spi_out.addr[0]
.sym 37827 spi_out.addr[2]
.sym 37828 spi_out.addr[1]
.sym 37831 spi_out.addr[2]
.sym 37832 spi_out.addr[3]
.sym 37833 spi_out.addr[0]
.sym 37834 spi_out.addr[1]
.sym 37837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 37839 fft_block.reg_stage.w_input_regs[38]
.sym 37840 fft_block.reg_stage.w_input_regs[102]
.sym 37843 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[2]
.sym 37844 w_fft_out[37]
.sym 37845 w_fft_out[45]
.sym 37846 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 37847 fft_block.start_calc_$glb_ce
.sym 37848 CLK$SB_IO_IN_$glb_clk
.sym 37850 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 37851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[2]
.sym 37852 fft_block.reg_stage.w_input_regs[126]
.sym 37853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[0]
.sym 37854 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 37855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 37856 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[1]
.sym 37857 fft_block.reg_stage.w_input_regs[127]
.sym 37859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 37865 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 37867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 37868 fft_block.reg_stage.w_input_regs[111]
.sym 37874 w_fft_out[62]
.sym 37875 fft_block.reg_stage.w_input_regs[62]
.sym 37876 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[0]
.sym 37879 spi_out.addr[0]
.sym 37880 w_fft_out[47]
.sym 37881 w_fft_out[23]
.sym 37882 w_fft_out[26]
.sym 37883 spi_out.addr[0]
.sym 37884 w_fft_out[6]
.sym 37885 fft_block.counter_N[2]
.sym 37891 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 37893 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 37894 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[2]
.sym 37895 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[1]
.sym 37896 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[2]
.sym 37898 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 37899 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[2]
.sym 37900 w_fft_out[38]
.sym 37901 w_fft_out[39]
.sym 37902 w_fft_out[54]
.sym 37903 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 37904 w_fft_out[22]
.sym 37905 fft_block.w_fft_in[14]
.sym 37906 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 37910 w_fft_out[6]
.sym 37912 w_fft_out[55]
.sym 37916 fft_block.w_fft_in[15]
.sym 37917 fft_block.counter_N[0]
.sym 37918 fft_block.counter_N[1]
.sym 37920 w_fft_out[55]
.sym 37922 w_fft_out[7]
.sym 37925 fft_block.w_fft_in[14]
.sym 37931 fft_block.w_fft_in[15]
.sym 37936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 37937 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 37938 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 37939 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 37942 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[2]
.sym 37943 w_fft_out[7]
.sym 37944 w_fft_out[55]
.sym 37945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[1]
.sym 37954 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[2]
.sym 37955 w_fft_out[38]
.sym 37956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[2]
.sym 37957 w_fft_out[22]
.sym 37960 w_fft_out[54]
.sym 37961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[2]
.sym 37962 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[1]
.sym 37963 w_fft_out[6]
.sym 37966 fft_block.counter_N[0]
.sym 37967 w_fft_out[55]
.sym 37968 w_fft_out[39]
.sym 37969 fft_block.counter_N[1]
.sym 37970 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 37971 CLK$SB_IO_IN_$glb_clk
.sym 37973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 37974 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0_SB_LUT4_O_I1[2]
.sym 37975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 37976 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[3]
.sym 37977 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 37978 fft_block.reg_stage.w_input_regs[94]
.sym 37979 fft_block.reg_stage.w_input_regs[95]
.sym 37980 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[0]
.sym 37987 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 37988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 37990 fft_block.reg_stage.w_input_regs[127]
.sym 37992 w_fft_out[11]
.sym 37993 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 37994 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 38001 fft_block.reg_stage.w_input_regs[62]
.sym 38004 w_fft_out[18]
.sym 38007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 38014 w_fft_out[5]
.sym 38016 fft_block.w_fft_in[14]
.sym 38018 w_fft_out[29]
.sym 38023 w_fft_out[13]
.sym 38024 spi_out.addr[3]
.sym 38025 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[2]
.sym 38027 spi_out.addr[1]
.sym 38028 spi_out.addr[2]
.sym 38031 w_fft_out[21]
.sym 38036 spi_out.addr[0]
.sym 38037 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[0]
.sym 38038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[2]
.sym 38041 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 38042 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 38047 spi_out.addr[0]
.sym 38048 spi_out.addr[2]
.sym 38049 spi_out.addr[1]
.sym 38050 spi_out.addr[3]
.sym 38065 spi_out.addr[2]
.sym 38066 spi_out.addr[0]
.sym 38067 spi_out.addr[3]
.sym 38068 spi_out.addr[1]
.sym 38071 w_fft_out[5]
.sym 38072 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 38073 w_fft_out[29]
.sym 38074 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[2]
.sym 38085 fft_block.w_fft_in[14]
.sym 38089 w_fft_out[21]
.sym 38090 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[2]
.sym 38091 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[0]
.sym 38092 w_fft_out[13]
.sym 38093 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 38094 CLK$SB_IO_IN_$glb_clk
.sym 38097 fft_block.reg_stage.w_input_regs[31]
.sym 38098 fft_block.reg_stage.w_input_regs[30]
.sym 38099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 38101 fft_block.reg_stage.w_input_regs[29]
.sym 38108 w_fft_out[30]
.sym 38110 fft_block.w_fft_in[14]
.sym 38120 fft_block.w_fft_in[12]
.sym 38122 w_fft_out[22]
.sym 38124 w_fft_out[21]
.sym 38127 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 38128 fft_block.reg_stage.w_input_regs[28]
.sym 38130 w_fft_out[10]
.sym 38221 fft_block.reg_stage.w_input_regs[28]
.sym 38225 fft_block.reg_stage.w_input_regs[27]
.sym 38233 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 38234 fft_block.counter_N[1]
.sym 38237 fft_block.counter_N[0]
.sym 38240 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 38241 w_fft_out[29]
.sym 38243 fft_block.reg_stage.w_input_regs[30]
.sym 38246 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38248 fft_block.reg_stage.w_input_regs[22]
.sym 38249 fft_block.reg_stage.w_input_regs[29]
.sym 38253 fft_block.w_fft_in[8]
.sym 38271 fft_block.fft_finish_SB_DFFE_Q_E
.sym 38276 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 38329 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 38339 fft_block.fft_finish_SB_DFFE_Q_E
.sym 38340 CLK$SB_IO_IN_$glb_clk
.sym 38343 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38344 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38345 fft_block.reg_stage.w_input_regs[91]
.sym 38346 fft_block.reg_stage.w_input_regs[93]
.sym 38348 fft_block.reg_stage.w_input_regs[92]
.sym 38355 fft_block.reg_stage.w_c_in[3]
.sym 38366 w_fft_out[26]
.sym 38367 fft_block.reg_stage.w_input_regs[14]
.sym 38368 w_fft_out[23]
.sym 38370 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 38375 PIN_21$SB_IO_OUT
.sym 38377 fft_block.reg_stage.w_input_regs[15]
.sym 38385 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38389 fft_block.reg_stage.w_input_regs[27]
.sym 38393 fft_block.reg_stage.w_input_regs[28]
.sym 38399 fft_block.reg_stage.w_input_regs[23]
.sym 38402 fft_block.reg_stage.w_input_regs[91]
.sym 38405 fft_block.reg_stage.w_input_regs[92]
.sym 38406 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38407 fft_block.reg_stage.w_input_regs[86]
.sym 38408 fft_block.reg_stage.w_input_regs[22]
.sym 38409 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38412 fft_block.reg_stage.w_input_regs[87]
.sym 38413 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38423 fft_block.reg_stage.w_input_regs[23]
.sym 38424 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38425 fft_block.reg_stage.w_input_regs[87]
.sym 38428 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38430 fft_block.reg_stage.w_input_regs[22]
.sym 38431 fft_block.reg_stage.w_input_regs[86]
.sym 38434 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38435 fft_block.reg_stage.w_input_regs[92]
.sym 38436 fft_block.reg_stage.w_input_regs[28]
.sym 38440 fft_block.reg_stage.w_input_regs[27]
.sym 38441 fft_block.reg_stage.w_input_regs[91]
.sym 38443 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38447 fft_block.reg_stage.w_input_regs[87]
.sym 38448 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38449 fft_block.reg_stage.w_input_regs[23]
.sym 38452 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38454 fft_block.reg_stage.w_input_regs[22]
.sym 38455 fft_block.reg_stage.w_input_regs[86]
.sym 38462 fft_block.start_calc_$glb_ce
.sym 38463 CLK$SB_IO_IN_$glb_clk
.sym 38465 fft_block.reg_stage.c_data.cosinus[3][0]
.sym 38466 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 38467 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 38470 fft_block.reg_stage.w_c_in[0]
.sym 38471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 38472 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 38474 spi_out.addr[0]
.sym 38478 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 38485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[13]
.sym 38486 fft_block.reg_stage.w_cps_reg[19]
.sym 38490 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 38491 w_fft_out[18]
.sym 38492 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 38495 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 38500 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 38515 fft_block.reg_stage.w_input_regs[85]
.sym 38532 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38537 fft_block.reg_stage.w_input_regs[21]
.sym 38551 fft_block.reg_stage.w_input_regs[85]
.sym 38552 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38553 fft_block.reg_stage.w_input_regs[21]
.sym 38575 fft_block.reg_stage.w_input_regs[21]
.sym 38576 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38577 fft_block.reg_stage.w_input_regs[85]
.sym 38585 fft_block.start_calc_$glb_ce
.sym 38586 CLK$SB_IO_IN_$glb_clk
.sym 38588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 38589 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 38590 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 38591 fft_block.reg_stage.w_input_regs[89]
.sym 38592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 38593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 38594 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 38595 fft_block.reg_stage.w_input_regs[90]
.sym 38609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 38612 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 38613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 38614 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.almost_done
.sym 38615 fft_block.reg_stage.w_input_regs[83]
.sym 38620 fft_block.reg_stage.w_input_regs[28]
.sym 38621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 38637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 38643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 38645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 38646 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 38647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 38649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 38651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 38658 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 38661 $nextpnr_ICESTORM_LC_40$O
.sym 38664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 38667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 38670 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 38671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 38673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 38676 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 38677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 38679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 38682 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 38683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 38685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 38688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 38689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 38691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 38693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 38695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 38697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 38699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 38701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 38703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 38705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 38707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 38712 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 38713 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 38714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 38715 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 38716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 38717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 38718 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 38731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 38732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 38733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 38734 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 38738 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 38741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 38742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 38743 fft_block.reg_stage.w_input_regs[30]
.sym 38745 fft_block.w_fft_in[8]
.sym 38746 fft_block.reg_stage.w_input_regs[29]
.sym 38747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 38753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 38762 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 38775 fft_block.reg_stage.w_input_regs[83]
.sym 38778 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38779 fft_block.reg_stage.w_input_regs[19]
.sym 38781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 38786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 38788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 38791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38793 fft_block.reg_stage.w_input_regs[83]
.sym 38794 fft_block.reg_stage.w_input_regs[19]
.sym 38797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 38798 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 38831 fft_block.start_calc_$glb_ce
.sym 38832 CLK$SB_IO_IN_$glb_clk
.sym 38834 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 38835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 38836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 38837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 38838 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 38839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 38840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 38841 fft_block.reg_stage.w_input_regs[88]
.sym 38846 w_fft_out[24]
.sym 38850 w_fft_out[8]
.sym 38863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 38864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 38865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 38866 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 38868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.almost_done
.sym 38869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 38877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 38878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b_SB_DFF_Q_6_D_SB_LUT4_O_I2[0]
.sym 38879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 38881 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 38885 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 38887 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 38889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 38892 fft_block.reg_stage.w_input_regs[28]
.sym 38893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 38894 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[3]
.sym 38901 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[2]
.sym 38905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 38914 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 38916 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 38920 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 38921 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 38922 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 38923 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[3]
.sym 38926 fft_block.reg_stage.w_input_regs[28]
.sym 38928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 38929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 38932 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 38933 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b_SB_DFF_Q_6_D_SB_LUT4_O_I2[0]
.sym 38934 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 38935 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[2]
.sym 38950 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 38952 fft_block.reg_stage.w_input_regs[28]
.sym 38953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 38955 CLK$SB_IO_IN_$glb_clk
.sym 38957 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_a[0]
.sym 38958 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 38963 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_a[2]
.sym 38964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_a[1]
.sym 38973 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.almost_done
.sym 38977 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 38984 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 38986 fft_block.reg_stage.w_cms_reg[0]
.sym 38992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 39005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 39007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.almost_done
.sym 39010 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 39012 fft_block.start_calc
.sym 39016 fft_block.reg_stage.w_input_regs[29]
.sym 39024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 39028 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 39031 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.almost_done
.sym 39032 fft_block.start_calc
.sym 39034 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 39039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 39055 fft_block.reg_stage.w_input_regs[29]
.sym 39056 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 39058 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 39080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[5]
.sym 39081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[1]
.sym 39082 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.almost_done
.sym 39083 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 39084 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[2]
.sym 39085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[3]
.sym 39086 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 39087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[6]
.sym 39092 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFFESS_Q_E
.sym 39093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.almost_done
.sym 39101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 39125 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 39126 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 39129 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 39139 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_a[4]
.sym 39144 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 39148 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 39150 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 39155 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 39161 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_a[4]
.sym 39162 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 39168 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 39175 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 39191 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 39197 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 39200 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 39201 CLK$SB_IO_IN_$glb_clk
.sym 39204 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_a[7]
.sym 39205 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[8]
.sym 39206 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[2]
.sym 39208 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[5]
.sym 39209 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[4]
.sym 39210 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[3]
.sym 39216 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 39218 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 39235 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 39236 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 39244 fft_block.reg_stage.w_cms_reg[11]
.sym 39247 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 39254 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[1]
.sym 39277 fft_block.reg_stage.w_cms_reg[11]
.sym 39278 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 39280 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[1]
.sym 39324 CLK$SB_IO_IN_$glb_clk
.sym 39339 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[4]
.sym 39340 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[1]
.sym 39343 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[3]
.sym 40165 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 40166 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 40167 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 40170 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 40171 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 40179 fft_block.reg_stage.c_data.cosinus[3][0]
.sym 40187 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 40192 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 40305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 40312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.almost_done
.sym 40337 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 40347 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[8]
.sym 40369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[16]
.sym 40371 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 40372 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 40374 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 40375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[15]
.sym 40378 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 40379 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 40380 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 40382 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 40384 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 40387 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 40392 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 40401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 40403 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 40404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 40407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 40409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 40410 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 40411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 40413 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 40415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 40416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 40417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 40419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 40421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 40422 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 40423 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 40425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 40427 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 40428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 40429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 40431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 40433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 40434 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 40435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 40437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 40439 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 40440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[15]
.sym 40441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 40443 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 40445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[16]
.sym 40446 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 40447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 40452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 40453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 40457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 40458 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 40466 $PACKER_VCC_NET
.sym 40473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 40476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[8]
.sym 40480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 40483 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 40487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 40495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 40499 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 40500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 40501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[9]
.sym 40504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 40505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 40507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 40510 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 40512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 40518 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 40519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 40520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[17]
.sym 40524 $nextpnr_ICESTORM_LC_9$I3
.sym 40526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[17]
.sym 40527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 40528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 40534 $nextpnr_ICESTORM_LC_9$I3
.sym 40540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 40545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 40551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 40556 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 40561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 40562 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 40563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[9]
.sym 40564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 40567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 40572 CLK$SB_IO_IN_$glb_clk
.sym 40573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 40575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 40576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 40577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 40578 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 40579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 40580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 40581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 40586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 40589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 40590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 40593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 40597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[9]
.sym 40598 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[11]
.sym 40599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 40600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[9]
.sym 40602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[12]
.sym 40606 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 40608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[13]
.sym 40609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[10]
.sym 40616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_a[3]
.sym 40620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_a[0]
.sym 40623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 40626 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_a[1]
.sym 40628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 40629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 40630 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_a[7]
.sym 40631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[9]
.sym 40642 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 40644 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 40648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 40650 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_a[1]
.sym 40674 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 40675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_a[0]
.sym 40679 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 40680 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_a[3]
.sym 40684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[9]
.sym 40685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 40686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 40687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 40691 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_a[7]
.sym 40693 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 40695 CLK$SB_IO_IN_$glb_clk
.sym 40696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 40698 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 40699 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 40700 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 40701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 40702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 40703 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 40712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 40716 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 40717 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.almost_done
.sym 40718 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 40720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 40721 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 40722 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 40726 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[11]
.sym 40727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 40729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 40731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[12]
.sym 40746 fft_block.reg_stage.c_data.cosinus[3][3]
.sym 40754 fft_block.reg_stage.w_cps_reg[28]
.sym 40755 fft_block.reg_stage.c_data.cosinus[3][7]
.sym 40756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 40769 fft_block.reg_stage.c_data.cosinus[3][0]
.sym 40779 fft_block.reg_stage.c_data.cosinus[3][3]
.sym 40790 fft_block.reg_stage.w_cps_reg[28]
.sym 40795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 40802 fft_block.reg_stage.c_data.cosinus[3][0]
.sym 40813 fft_block.reg_stage.c_data.cosinus[3][7]
.sym 40817 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 40818 CLK$SB_IO_IN_$glb_clk
.sym 40825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[7]
.sym 40832 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[14]
.sym 40838 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 40839 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 40842 fft_block.reg_stage.c_data.cosinus[3][3]
.sym 40853 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 40863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.almost_done
.sym 40877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[13]
.sym 40878 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[14]
.sym 40879 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[9]
.sym 40880 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[11]
.sym 40887 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[9]
.sym 40888 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[10]
.sym 40891 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[12]
.sym 40893 $nextpnr_ICESTORM_LC_53$O
.sym 40895 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[9]
.sym 40899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 40901 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[10]
.sym 40903 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[9]
.sym 40905 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 40907 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[11]
.sym 40909 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 40911 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 40914 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[12]
.sym 40915 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 40917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 40920 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[13]
.sym 40921 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 40926 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[14]
.sym 40927 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 40931 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[9]
.sym 40940 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.almost_done
.sym 40941 CLK$SB_IO_IN_$glb_clk
.sym 40943 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[0]
.sym 40944 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 40945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 40946 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 40947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 40948 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 40949 fft_block.counter_N[2]
.sym 40967 fft_block.counter_N[2]
.sym 40968 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 40969 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[1]
.sym 40970 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 40971 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 40976 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[0]
.sym 40986 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[14]
.sym 40987 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[9]
.sym 40988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[12]
.sym 40993 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[10]
.sym 40995 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[9]
.sym 40996 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[11]
.sym 40997 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[13]
.sym 41002 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.almost_done
.sym 41016 $nextpnr_ICESTORM_LC_41$O
.sym 41018 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[9]
.sym 41022 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 41024 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[10]
.sym 41026 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[9]
.sym 41028 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 41030 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[11]
.sym 41032 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 41034 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 41036 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[12]
.sym 41038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 41040 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 41043 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[13]
.sym 41044 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 41048 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[14]
.sym 41050 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 41063 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.almost_done
.sym 41064 CLK$SB_IO_IN_$glb_clk
.sym 41066 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 41068 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 41071 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1[2]
.sym 41073 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[1]
.sym 41079 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[8]
.sym 41081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 41085 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 41089 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.almost_done
.sym 41091 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 41092 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 41093 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 41094 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 41096 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 41097 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 41098 fft_block.counter_N[1]
.sym 41099 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 41101 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 41119 fft_block.reg_stage.w_c_in[7]
.sym 41125 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 41137 fft_block.reg_stage.w_c_in[3]
.sym 41155 fft_block.reg_stage.w_c_in[7]
.sym 41184 fft_block.reg_stage.w_c_in[3]
.sym 41186 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 41187 CLK$SB_IO_IN_$glb_clk
.sym 41189 fft_block.counter_N[1]
.sym 41190 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 41195 fft_block.w_fft_in[10]
.sym 41200 fft_block.reg_stage.c_data.cosinus[3][0]
.sym 41206 fft_block.w_fft_in[8]
.sym 41213 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41214 w_fft_out[58]
.sym 41216 w_fft_out[9]
.sym 41217 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 41218 fft_block.w_fft_in[10]
.sym 41219 fft_block.reg_stage.w_input_regs[57]
.sym 41220 fft_block.w_fft_in[12]
.sym 41221 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 41223 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 41224 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 41241 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 41252 fft_block.w_fft_in[10]
.sym 41255 fft_block.w_fft_in[9]
.sym 41265 fft_block.w_fft_in[10]
.sym 41308 fft_block.w_fft_in[9]
.sym 41309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 41310 CLK$SB_IO_IN_$glb_clk
.sym 41312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 41313 fft_block.w_fft_in[9]
.sym 41315 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 41316 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1[1]
.sym 41317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O[2]
.sym 41318 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1[2]
.sym 41324 fft_block.reg_stage.w_input_regs[58]
.sym 41325 fft_block.w_fft_in[10]
.sym 41326 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 41331 fft_block.sel_in
.sym 41335 fft_block.reg_stage.w_c_in[7]
.sym 41336 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 41337 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 41338 fft_block.reg_stage.w_input_regs[44]
.sym 41342 fft_block.counter_N[1]
.sym 41343 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 41344 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[14]
.sym 41345 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 41347 fft_block.w_fft_in[9]
.sym 41353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41356 fft_block.reg_stage.w_input_regs[44]
.sym 41357 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 41361 fft_block.reg_stage.w_input_regs[108]
.sym 41364 w_fft_out[42]
.sym 41365 w_fft_out[60]
.sym 41366 w_fft_out[44]
.sym 41367 fft_block.reg_stage.w_input_regs[109]
.sym 41370 fft_block.counter_N[1]
.sym 41371 fft_block.reg_stage.w_input_regs[45]
.sym 41374 w_fft_out[58]
.sym 41375 fft_block.counter_N[0]
.sym 41376 w_fft_out[9]
.sym 41379 w_fft_out[41]
.sym 41384 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41386 w_fft_out[44]
.sym 41387 fft_block.counter_N[1]
.sym 41388 fft_block.counter_N[0]
.sym 41389 w_fft_out[60]
.sym 41392 fft_block.counter_N[1]
.sym 41393 fft_block.counter_N[0]
.sym 41394 w_fft_out[58]
.sym 41395 w_fft_out[42]
.sym 41404 fft_block.reg_stage.w_input_regs[109]
.sym 41405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41407 fft_block.reg_stage.w_input_regs[45]
.sym 41416 fft_block.reg_stage.w_input_regs[109]
.sym 41417 fft_block.reg_stage.w_input_regs[45]
.sym 41419 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41422 fft_block.counter_N[0]
.sym 41423 w_fft_out[9]
.sym 41424 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 41425 w_fft_out[41]
.sym 41428 fft_block.reg_stage.w_input_regs[44]
.sym 41429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41430 fft_block.reg_stage.w_input_regs[108]
.sym 41432 fft_block.start_calc_$glb_ce
.sym 41433 CLK$SB_IO_IN_$glb_clk
.sym 41435 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 41436 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 41437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 41438 fft_block.w_fft_in[12]
.sym 41439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 41440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 41441 fft_block.reg_stage.w_input_regs[61]
.sym 41442 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 41446 fft_block.reg_stage.w_input_regs[95]
.sym 41447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 41450 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 41451 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[2]
.sym 41453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 41456 fft_block.w_fft_in[8]
.sym 41457 $PACKER_VCC_NET
.sym 41459 fft_block.counter_N[2]
.sym 41460 fft_block.counter_N[2]
.sym 41461 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 41462 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 41463 fft_block.counter_N[2]
.sym 41464 fft_block.reg_stage.w_input_regs[61]
.sym 41465 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 41466 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[1]
.sym 41468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[0]
.sym 41470 w_fft_out[25]
.sym 41476 fft_block.counter_N[0]
.sym 41478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 41479 w_fft_out[2]
.sym 41480 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I2[3]
.sym 41482 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 41484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[0]
.sym 41486 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 41487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 41488 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[2]
.sym 41489 w_fft_out[41]
.sym 41490 fft_block.w_fft_in[12]
.sym 41491 w_fft_out[10]
.sym 41494 w_fft_out[25]
.sym 41495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[0]
.sym 41497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 41499 w_fft_out[57]
.sym 41502 fft_block.counter_N[1]
.sym 41503 w_fft_out[42]
.sym 41505 w_fft_out[58]
.sym 41506 fft_block.w_fft_in[13]
.sym 41507 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I2[2]
.sym 41510 fft_block.w_fft_in[12]
.sym 41515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 41516 w_fft_out[41]
.sym 41517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 41518 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 41521 w_fft_out[10]
.sym 41522 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[0]
.sym 41523 w_fft_out[58]
.sym 41524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[0]
.sym 41528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 41530 w_fft_out[25]
.sym 41533 fft_block.counter_N[0]
.sym 41534 fft_block.counter_N[1]
.sym 41535 w_fft_out[25]
.sym 41536 w_fft_out[57]
.sym 41539 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[2]
.sym 41540 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I2[2]
.sym 41541 w_fft_out[2]
.sym 41542 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I2[3]
.sym 41548 fft_block.w_fft_in[13]
.sym 41551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 41554 w_fft_out[42]
.sym 41555 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 41556 CLK$SB_IO_IN_$glb_clk
.sym 41558 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I3[1]
.sym 41559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 41560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 41561 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[1]
.sym 41562 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[1]
.sym 41563 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 41564 fft_block.w_fft_in[13]
.sym 41565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[0]
.sym 41570 fft_block.counter_N[0]
.sym 41571 fft_block.reg_stage.w_input_regs[61]
.sym 41573 fft_block.w_fft_in[12]
.sym 41574 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 41575 w_fft_out[2]
.sym 41576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 41579 w_fft_out[10]
.sym 41580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[0]
.sym 41582 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 41583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 41584 fft_block.w_fft_in[12]
.sym 41586 w_fft_out[28]
.sym 41587 fft_block.w_fft_in[11]
.sym 41588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 41589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 41590 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 41592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 41593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 41599 w_fft_out[50]
.sym 41600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[2]
.sym 41601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 41602 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[0]
.sym 41603 w_fft_out[26]
.sym 41604 w_fft_out[2]
.sym 41605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[2]
.sym 41607 w_fft_out[50]
.sym 41610 fft_block.w_fft_in[12]
.sym 41611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 41614 fft_block.counter_N[1]
.sym 41616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[1]
.sym 41618 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[2]
.sym 41623 fft_block.counter_N[2]
.sym 41624 w_fft_out[1]
.sym 41625 w_fft_out[18]
.sym 41626 w_fft_out[34]
.sym 41628 fft_block.counter_N[0]
.sym 41629 fft_block.w_fft_in[13]
.sym 41630 w_fft_out[9]
.sym 41632 fft_block.counter_N[0]
.sym 41633 w_fft_out[18]
.sym 41634 fft_block.counter_N[1]
.sym 41635 w_fft_out[2]
.sym 41639 fft_block.w_fft_in[12]
.sym 41644 w_fft_out[1]
.sym 41645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[2]
.sym 41646 w_fft_out[9]
.sym 41647 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[0]
.sym 41650 w_fft_out[50]
.sym 41651 w_fft_out[34]
.sym 41652 fft_block.counter_N[2]
.sym 41653 fft_block.counter_N[0]
.sym 41656 w_fft_out[34]
.sym 41657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[2]
.sym 41658 w_fft_out[26]
.sym 41659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 41662 fft_block.w_fft_in[13]
.sym 41674 w_fft_out[18]
.sym 41675 w_fft_out[50]
.sym 41676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[1]
.sym 41677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[2]
.sym 41678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 41679 CLK$SB_IO_IN_$glb_clk
.sym 41681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I1[0]
.sym 41682 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 41683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 41684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 41685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 41686 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I1[0]
.sym 41687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 41688 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 41690 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 41693 w_fft_out[50]
.sym 41694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[2]
.sym 41695 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[1]
.sym 41698 fft_block.w_fft_in[8]
.sym 41699 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 41701 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 41702 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 41704 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 41705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 41708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[0]
.sym 41709 fft_block.reg_stage.w_input_regs[126]
.sym 41710 fft_block.reg_stage.w_input_regs[63]
.sym 41712 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 41713 fft_block.w_fft_in[13]
.sym 41714 fft_block.w_fft_in[11]
.sym 41715 w_fft_out[9]
.sym 41723 w_fft_out[12]
.sym 41725 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[0]
.sym 41730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 41731 w_fft_out[36]
.sym 41734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 41735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 41737 w_fft_out[44]
.sym 41739 fft_block.reg_stage.w_input_regs[46]
.sym 41742 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 41743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 41746 w_fft_out[28]
.sym 41747 fft_block.reg_stage.w_input_regs[110]
.sym 41751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[2]
.sym 41752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 41761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 41762 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 41763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 41764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 41768 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41769 fft_block.reg_stage.w_input_regs[110]
.sym 41770 fft_block.reg_stage.w_input_regs[46]
.sym 41779 w_fft_out[36]
.sym 41780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 41781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[2]
.sym 41782 w_fft_out[28]
.sym 41791 w_fft_out[44]
.sym 41792 w_fft_out[12]
.sym 41793 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[0]
.sym 41794 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 41797 fft_block.reg_stage.w_input_regs[46]
.sym 41799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41800 fft_block.reg_stage.w_input_regs[110]
.sym 41801 fft_block.start_calc_$glb_ce
.sym 41802 CLK$SB_IO_IN_$glb_clk
.sym 41804 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 41805 fft_block.reg_stage.w_input_regs[110]
.sym 41806 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 41807 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 41808 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 41810 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I1[1]
.sym 41811 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 41823 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 41826 fft_block.counter_N[2]
.sym 41829 fft_block.counter_N[2]
.sym 41830 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[3]
.sym 41835 fft_block.counter_N[2]
.sym 41836 w_fft_out[46]
.sym 41837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 41848 spi_out.addr[0]
.sym 41849 spi_out.addr[2]
.sym 41852 fft_block.reg_stage.w_input_regs[127]
.sym 41854 fft_block.reg_stage.w_input_regs[111]
.sym 41855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41858 spi_out.addr[3]
.sym 41859 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 41860 w_fft_out[45]
.sym 41862 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41863 fft_block.reg_stage.w_input_regs[63]
.sym 41864 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 41866 spi_out.addr[1]
.sym 41867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 41868 w_fft_out[61]
.sym 41870 fft_block.reg_stage.w_input_regs[47]
.sym 41874 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 41876 fft_block.counter_N[2]
.sym 41878 fft_block.reg_stage.w_input_regs[47]
.sym 41879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41880 fft_block.reg_stage.w_input_regs[111]
.sym 41884 w_fft_out[61]
.sym 41885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 41886 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 41887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 41890 fft_block.reg_stage.w_input_regs[63]
.sym 41891 fft_block.reg_stage.w_input_regs[127]
.sym 41893 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41897 fft_block.reg_stage.w_input_regs[63]
.sym 41898 fft_block.reg_stage.w_input_regs[127]
.sym 41902 spi_out.addr[2]
.sym 41903 spi_out.addr[1]
.sym 41904 spi_out.addr[3]
.sym 41905 spi_out.addr[0]
.sym 41909 fft_block.reg_stage.w_input_regs[111]
.sym 41910 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 41911 fft_block.reg_stage.w_input_regs[47]
.sym 41914 w_fft_out[45]
.sym 41915 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 41916 fft_block.counter_N[2]
.sym 41920 spi_out.addr[1]
.sym 41921 spi_out.addr[2]
.sym 41922 spi_out.addr[0]
.sym 41923 spi_out.addr[3]
.sym 41924 fft_block.start_calc_$glb_ce
.sym 41925 CLK$SB_IO_IN_$glb_clk
.sym 41927 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[1]
.sym 41928 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 41929 fft_block.reg_stage.w_input_regs[63]
.sym 41930 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[1]
.sym 41934 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 41940 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I1[1]
.sym 41951 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 41953 fft_block.counter_N[0]
.sym 41954 fft_block.counter_N[1]
.sym 41955 fft_block.counter_N[0]
.sym 41957 w_fft_out[25]
.sym 41960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 41968 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 41970 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 41971 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[1]
.sym 41973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 41974 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[1]
.sym 41975 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[0]
.sym 41976 fft_block.counter_N[0]
.sym 41977 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[2]
.sym 41978 w_fft_out[62]
.sym 41979 w_fft_out[63]
.sym 41980 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 41981 w_fft_out[47]
.sym 41982 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[2]
.sym 41983 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[0]
.sym 41986 w_fft_out[15]
.sym 41987 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[0]
.sym 41989 fft_block.counter_N[1]
.sym 41990 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[3]
.sym 41993 fft_block.w_fft_in[14]
.sym 41994 w_fft_out[39]
.sym 41995 fft_block.w_fft_in[15]
.sym 41997 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[2]
.sym 41998 w_fft_out[31]
.sym 41999 w_fft_out[14]
.sym 42001 w_fft_out[47]
.sym 42002 fft_block.counter_N[1]
.sym 42003 w_fft_out[63]
.sym 42004 fft_block.counter_N[0]
.sym 42007 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 42008 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[0]
.sym 42009 w_fft_out[31]
.sym 42010 w_fft_out[63]
.sym 42015 fft_block.w_fft_in[14]
.sym 42019 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[0]
.sym 42020 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[2]
.sym 42021 w_fft_out[39]
.sym 42022 w_fft_out[15]
.sym 42025 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[3]
.sym 42026 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[1]
.sym 42027 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[2]
.sym 42028 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[0]
.sym 42031 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 42032 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 42033 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[2]
.sym 42034 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[1]
.sym 42037 w_fft_out[14]
.sym 42038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[0]
.sym 42039 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[0]
.sym 42040 w_fft_out[62]
.sym 42046 fft_block.w_fft_in[15]
.sym 42047 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 42048 CLK$SB_IO_IN_$glb_clk
.sym 42050 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[3]
.sym 42051 fft_block.w_fft_in[14]
.sym 42052 w_fft_out[15]
.sym 42053 fft_block.w_fft_in[15]
.sym 42054 w_fft_out[30]
.sym 42055 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0_SB_LUT4_O_I1[1]
.sym 42056 w_fft_out[31]
.sym 42057 w_fft_out[14]
.sym 42062 fft_block.counter_N[0]
.sym 42067 fft_block.counter_N[0]
.sym 42068 spi_out.addr[2]
.sym 42070 spi_out.addr[0]
.sym 42072 spi_out.addr[3]
.sym 42075 fft_block.w_fft_in[13]
.sym 42079 fft_block.w_fft_in[11]
.sym 42082 w_fft_out[28]
.sym 42084 fft_block.w_fft_in[12]
.sym 42091 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 42093 spi_out.addr[3]
.sym 42094 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[2]
.sym 42095 w_fft_out[62]
.sym 42096 spi_out.addr[0]
.sym 42097 spi_out.addr[2]
.sym 42099 spi_out.addr[1]
.sym 42100 spi_out.addr[0]
.sym 42101 w_fft_out[47]
.sym 42102 w_fft_out[23]
.sym 42103 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 42104 w_fft_out[30]
.sym 42105 spi_out.addr[2]
.sym 42107 w_fft_out[29]
.sym 42108 w_fft_out[46]
.sym 42110 fft_block.w_fft_in[15]
.sym 42111 w_fft_out[13]
.sym 42113 fft_block.counter_N[0]
.sym 42114 fft_block.counter_N[1]
.sym 42115 fft_block.counter_N[0]
.sym 42116 fft_block.w_fft_in[14]
.sym 42118 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 42119 fft_block.counter_N[1]
.sym 42124 w_fft_out[30]
.sym 42125 w_fft_out[46]
.sym 42126 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 42127 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 42130 w_fft_out[46]
.sym 42131 fft_block.counter_N[0]
.sym 42132 fft_block.counter_N[1]
.sym 42133 w_fft_out[62]
.sym 42136 w_fft_out[13]
.sym 42137 fft_block.counter_N[1]
.sym 42138 w_fft_out[29]
.sym 42139 fft_block.counter_N[0]
.sym 42142 w_fft_out[47]
.sym 42143 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 42144 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[2]
.sym 42145 w_fft_out[23]
.sym 42148 spi_out.addr[2]
.sym 42149 spi_out.addr[1]
.sym 42150 spi_out.addr[3]
.sym 42151 spi_out.addr[0]
.sym 42155 fft_block.w_fft_in[14]
.sym 42161 fft_block.w_fft_in[15]
.sym 42166 spi_out.addr[1]
.sym 42167 spi_out.addr[0]
.sym 42168 spi_out.addr[2]
.sym 42169 spi_out.addr[3]
.sym 42170 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 42171 CLK$SB_IO_IN_$glb_clk
.sym 42173 w_fft_out[29]
.sym 42174 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42175 w_fft_out[28]
.sym 42176 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42177 w_fft_out[13]
.sym 42179 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42185 spi_out.addr[1]
.sym 42187 $PACKER_VCC_NET
.sym 42188 fft_block.w_fft_in[15]
.sym 42189 spi_out.addr[3]
.sym 42192 spi_out.addr[1]
.sym 42193 spi_out.addr[2]
.sym 42194 spi_out.addr[3]
.sym 42199 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 42201 fft_block.w_fft_in[13]
.sym 42205 fft_block.reg_stage.w_input_regs[93]
.sym 42206 fft_block.w_fft_in[11]
.sym 42207 w_fft_out[9]
.sym 42208 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42215 fft_block.w_fft_in[14]
.sym 42216 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 42225 fft_block.w_fft_in[15]
.sym 42227 fft_block.reg_stage.w_input_regs[94]
.sym 42235 fft_block.w_fft_in[13]
.sym 42256 fft_block.w_fft_in[15]
.sym 42260 fft_block.w_fft_in[14]
.sym 42268 fft_block.reg_stage.w_input_regs[94]
.sym 42279 fft_block.w_fft_in[13]
.sym 42293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 42294 CLK$SB_IO_IN_$glb_clk
.sym 42296 fft_block.reg_stage.w_input_regs[13]
.sym 42302 fft_block.reg_stage.w_input_regs[12]
.sym 42303 fft_block.reg_stage.w_input_regs[11]
.sym 42311 spi_out.addr[0]
.sym 42314 fft_block.reg_stage.w_input_regs[15]
.sym 42316 fft_block.reg_stage.w_input_regs[14]
.sym 42318 spi_out.addr[0]
.sym 42324 fft_block.reg_stage.w_input_regs[27]
.sym 42325 fft_block.reg_stage.w_input_regs[12]
.sym 42327 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42329 fft_block.reg_stage.w_input_regs[13]
.sym 42348 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 42349 fft_block.w_fft_in[11]
.sym 42356 fft_block.w_fft_in[12]
.sym 42385 fft_block.w_fft_in[12]
.sym 42407 fft_block.w_fft_in[11]
.sym 42416 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 42417 CLK$SB_IO_IN_$glb_clk
.sym 42419 fft_block.reg_stage.w_input_regs[77]
.sym 42421 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 42422 fft_block.reg_stage.w_input_regs[75]
.sym 42423 fft_block.reg_stage.w_input_regs[76]
.sym 42424 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42443 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 42444 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 42445 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 42447 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.almost_done
.sym 42449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 42450 fft_block.w_fft_in[10]
.sym 42451 fft_block.reg_stage.w_input_regs[12]
.sym 42453 w_fft_out[25]
.sym 42463 fft_block.reg_stage.w_input_regs[91]
.sym 42466 fft_block.reg_stage.w_input_regs[27]
.sym 42469 fft_block.w_fft_in[12]
.sym 42470 fft_block.reg_stage.w_input_regs[28]
.sym 42471 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 42473 fft_block.w_fft_in[13]
.sym 42476 fft_block.w_fft_in[11]
.sym 42478 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42482 fft_block.reg_stage.w_input_regs[92]
.sym 42486 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42499 fft_block.reg_stage.w_input_regs[28]
.sym 42501 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42502 fft_block.reg_stage.w_input_regs[92]
.sym 42505 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42507 fft_block.reg_stage.w_input_regs[27]
.sym 42508 fft_block.reg_stage.w_input_regs[91]
.sym 42512 fft_block.w_fft_in[11]
.sym 42517 fft_block.w_fft_in[13]
.sym 42529 fft_block.w_fft_in[12]
.sym 42539 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 42540 CLK$SB_IO_IN_$glb_clk
.sym 42542 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 42544 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42545 w_fft_out[25]
.sym 42546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 42547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 42549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 42562 w_fft_out[10]
.sym 42564 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.almost_done
.sym 42568 fft_block.w_fft_in[9]
.sym 42572 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 42575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 42583 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 42585 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 42588 fft_block.reg_stage.w_c_in[0]
.sym 42594 fft_block.reg_stage.w_input_regs[91]
.sym 42595 fft_block.reg_stage.w_input_regs[93]
.sym 42597 fft_block.reg_stage.w_input_regs[92]
.sym 42603 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 42611 fft_block.reg_stage.w_input_regs[12]
.sym 42612 fft_block.reg_stage.w_cps_in[7]
.sym 42617 fft_block.reg_stage.w_c_in[0]
.sym 42624 fft_block.reg_stage.w_input_regs[93]
.sym 42628 fft_block.reg_stage.w_input_regs[91]
.sym 42649 fft_block.reg_stage.w_cps_in[7]
.sym 42652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 42653 fft_block.reg_stage.w_input_regs[12]
.sym 42654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 42660 fft_block.reg_stage.w_input_regs[92]
.sym 42662 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 42663 CLK$SB_IO_IN_$glb_clk
.sym 42665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 42666 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 42667 fft_block.reg_stage.w_input_regs[73]
.sym 42668 fft_block.reg_stage.w_input_regs[72]
.sym 42671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 42679 fft_block.reg_stage.w_c_in[0]
.sym 42680 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 42688 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42691 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 42696 fft_block.reg_stage.w_c_in[0]
.sym 42706 fft_block.reg_stage.w_input_regs[14]
.sym 42708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 42712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 42713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 42715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 42716 fft_block.reg_stage.w_input_regs[15]
.sym 42718 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 42719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 42720 fft_block.w_fft_in[10]
.sym 42728 fft_block.w_fft_in[9]
.sym 42731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 42737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 42739 fft_block.reg_stage.w_input_regs[14]
.sym 42741 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 42742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 42746 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 42747 fft_block.reg_stage.w_input_regs[15]
.sym 42748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 42751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 42752 fft_block.reg_stage.w_input_regs[15]
.sym 42753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 42760 fft_block.w_fft_in[9]
.sym 42763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 42772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 42776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 42783 fft_block.w_fft_in[10]
.sym 42785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 42786 CLK$SB_IO_IN_$glb_clk
.sym 42788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 42789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 42791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 42792 w_fft_out[24]
.sym 42793 w_fft_out[8]
.sym 42794 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42795 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 42800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 42804 PIN_21$SB_IO_OUT
.sym 42808 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 42812 fft_block.reg_stage.w_input_regs[26]
.sym 42814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 42819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 42821 fft_block.reg_stage.w_input_regs[27]
.sym 42823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 42836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 42837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 42839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 42841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 42842 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 42844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 42845 fft_block.reg_stage.w_input_regs[95]
.sym 42848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 42852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 42861 $nextpnr_ICESTORM_LC_57$O
.sym 42863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 42867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 42870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 42871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 42873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 42875 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 42877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 42879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 42882 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 42883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 42885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 42888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 42889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 42891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 42894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 42895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 42897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 42899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 42901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 42905 fft_block.reg_stage.w_input_regs[95]
.sym 42907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 42914 fft_block.reg_stage.w_input_regs[24]
.sym 42915 fft_block.reg_stage.w_input_regs[25]
.sym 42917 fft_block.reg_stage.w_input_regs[26]
.sym 42918 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 42930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[12]
.sym 42935 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 42937 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 42939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.almost_done
.sym 42942 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 42946 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 42953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 42954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 42955 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 42958 fft_block.w_fft_in[8]
.sym 42963 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 42965 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 42971 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 42972 fft_block.reg_stage.w_input_regs[25]
.sym 42975 fft_block.reg_stage.w_input_regs[88]
.sym 42979 fft_block.reg_stage.w_input_regs[24]
.sym 42981 fft_block.reg_stage.w_input_regs[27]
.sym 42982 fft_block.reg_stage.w_input_regs[26]
.sym 42986 fft_block.reg_stage.w_input_regs[88]
.sym 42991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 42992 fft_block.reg_stage.w_input_regs[25]
.sym 42993 fft_block.reg_stage.w_input_regs[88]
.sym 42994 fft_block.reg_stage.w_input_regs[24]
.sym 42997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 42998 fft_block.reg_stage.w_input_regs[26]
.sym 42999 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 43003 fft_block.reg_stage.w_input_regs[26]
.sym 43004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 43006 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 43010 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 43011 fft_block.reg_stage.w_input_regs[27]
.sym 43012 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43015 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 43016 fft_block.reg_stage.w_input_regs[25]
.sym 43017 fft_block.reg_stage.w_input_regs[88]
.sym 43018 fft_block.reg_stage.w_input_regs[24]
.sym 43022 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 43023 fft_block.reg_stage.w_input_regs[27]
.sym 43024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 43030 fft_block.w_fft_in[8]
.sym 43031 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 43032 CLK$SB_IO_IN_$glb_clk
.sym 43034 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_a[5]
.sym 43035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[5]
.sym 43036 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[6]
.sym 43037 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_a[6]
.sym 43038 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 43039 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_a[0]
.sym 43040 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_a[2]
.sym 43041 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[2]
.sym 43046 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[8]
.sym 43054 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[7]
.sym 43060 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[1]
.sym 43061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 43068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 43069 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 43077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 43078 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 43084 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 43085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 43087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 43110 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 43114 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 43147 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 43152 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 43154 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 43155 CLK$SB_IO_IN_$glb_clk
.sym 43158 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 43159 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 43160 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 43161 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 43162 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 43163 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 43164 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 43170 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[13]
.sym 43172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 43173 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 43174 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 43180 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[8]
.sym 43185 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 43190 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[8]
.sym 43198 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_a[3]
.sym 43199 fft_block.reg_stage.w_cms_reg[0]
.sym 43204 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_a[5]
.sym 43205 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_a[6]
.sym 43206 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_a[0]
.sym 43207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 43212 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_a[2]
.sym 43213 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_a[1]
.sym 43220 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[1]
.sym 43221 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 43222 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 43227 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 43231 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_a[5]
.sym 43232 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 43239 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 43240 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_a[1]
.sym 43244 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 43245 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 43249 fft_block.reg_stage.w_cms_reg[0]
.sym 43250 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[1]
.sym 43252 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 43256 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 43258 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_a[2]
.sym 43262 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_a[3]
.sym 43263 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 43268 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_a[0]
.sym 43270 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 43273 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 43275 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_a[6]
.sym 43278 CLK$SB_IO_IN_$glb_clk
.sym 43280 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 43281 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 43282 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[16]
.sym 43283 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[6]
.sym 43284 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[14]
.sym 43285 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[15]
.sym 43286 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[17]
.sym 43287 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[1]
.sym 43296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 43298 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.almost_done
.sym 43321 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 43322 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_a[7]
.sym 43323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 43329 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[5]
.sym 43333 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[2]
.sym 43334 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[3]
.sym 43338 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 43346 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[4]
.sym 43360 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 43366 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 43367 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_a[7]
.sym 43372 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[2]
.sym 43386 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[5]
.sym 43390 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[4]
.sym 43399 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[3]
.sym 43400 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 43401 CLK$SB_IO_IN_$glb_clk
.sym 43407 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[7]
.sym 43417 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[5]
.sym 43421 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 43423 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[2]
.sym 44241 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[2]
.sym 44244 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[4]
.sym 44245 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[3]
.sym 44248 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[5]
.sym 44263 fft_block.w_fft_in[9]
.sym 44287 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 44293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 44294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 44300 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 44306 $PACKER_VCC_NET
.sym 44310 $PACKER_VCC_NET
.sym 44314 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 44315 $nextpnr_ICESTORM_LC_44$O
.sym 44318 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 44321 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 44323 $PACKER_VCC_NET
.sym 44324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 44325 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 44327 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 44329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 44330 $PACKER_VCC_NET
.sym 44331 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 44334 $PACKER_VCC_NET
.sym 44335 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 44337 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 44352 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 44353 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 44354 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 44355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 44361 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 44363 CLK$SB_IO_IN_$glb_clk
.sym 44364 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 44370 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[1]
.sym 44371 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[2]
.sym 44372 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[3]
.sym 44373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[4]
.sym 44374 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[5]
.sym 44375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[6]
.sym 44376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 44382 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 44386 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[5]
.sym 44398 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 44400 $PACKER_VCC_NET
.sym 44404 $PACKER_VCC_NET
.sym 44430 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.almost_done
.sym 44432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 44434 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 44528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 44529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 44530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 44531 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 44532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 44533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 44534 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 44535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[3]
.sym 44543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[12]
.sym 44554 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 44555 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 44556 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 44561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 44571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 44573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 44576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 44582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 44589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 44592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 44597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 44599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 44611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 44615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 44616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 44617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 44638 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 44639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 44640 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 44641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 44647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 44649 CLK$SB_IO_IN_$glb_clk
.sym 44650 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 44651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 44652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 44653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[7]
.sym 44654 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 44655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[5]
.sym 44656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[6]
.sym 44658 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[4]
.sym 44661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 44662 fft_block.w_fft_in[10]
.sym 44667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 44675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 44677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 44682 $PACKER_VCC_NET
.sym 44684 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 44694 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 44696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 44702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 44703 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.almost_done
.sym 44704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 44706 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 44711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 44715 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 44720 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 44724 $nextpnr_ICESTORM_LC_54$O
.sym 44727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 44730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 44733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 44734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 44736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 44739 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 44740 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 44742 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 44745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 44746 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 44748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 44750 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 44752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 44757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 44758 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 44764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 44769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 44771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.almost_done
.sym 44772 CLK$SB_IO_IN_$glb_clk
.sym 44774 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[7]
.sym 44778 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 44779 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[6]
.sym 44781 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 44786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[8]
.sym 44787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 44790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 44798 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 44800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 44801 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 44803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 44807 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 44808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 44819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[11]
.sym 44820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[14]
.sym 44821 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[9]
.sym 44822 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[10]
.sym 44823 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[12]
.sym 44829 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[13]
.sym 44842 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.almost_done
.sym 44847 $nextpnr_ICESTORM_LC_76$O
.sym 44850 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[9]
.sym 44853 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 44856 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[10]
.sym 44857 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[9]
.sym 44859 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 44862 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[11]
.sym 44863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 44865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 44868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[12]
.sym 44869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 44871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 44873 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[13]
.sym 44875 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 44880 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[14]
.sym 44881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 44884 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[9]
.sym 44894 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.almost_done
.sym 44895 CLK$SB_IO_IN_$glb_clk
.sym 44897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 44898 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 44899 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 44900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 44902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 44904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 44907 fft_block.counter_N[1]
.sym 44908 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 44909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[8]
.sym 44914 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.almost_done
.sym 44915 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 44921 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[9]
.sym 44922 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 44924 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 44926 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 44927 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 44928 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 44929 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 44930 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 44931 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.almost_done
.sym 44947 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 44958 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 45002 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 45018 CLK$SB_IO_IN_$glb_clk
.sym 45019 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 45020 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 45021 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[6]
.sym 45022 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 45023 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[7]
.sym 45024 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I2[0]
.sym 45025 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 45026 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 45027 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 45031 fft_block.w_fft_in[13]
.sym 45034 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[7]
.sym 45038 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[8]
.sym 45051 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 45052 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 45053 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 45054 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 45055 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 45061 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 45062 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 45064 fft_block.counter_N[2]
.sym 45065 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 45066 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 45072 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45078 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 45079 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 45080 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 45085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 45086 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 45087 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 45091 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[1]
.sym 45094 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 45095 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 45096 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45097 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 45100 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 45101 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 45102 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 45103 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45106 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45107 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 45108 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 45109 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 45112 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 45113 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 45118 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 45119 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[1]
.sym 45120 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 45121 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 45124 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 45125 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 45127 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 45131 fft_block.counter_N[2]
.sym 45141 CLK$SB_IO_IN_$glb_clk
.sym 45143 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 45146 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 45147 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0[0]
.sym 45148 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 45149 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 45150 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 45156 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 45159 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 45161 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 45162 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 45163 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 45164 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[6]
.sym 45165 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 45167 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 45168 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 45169 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 45170 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 45171 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 45173 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 45174 $PACKER_VCC_NET
.sym 45175 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 45176 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 45177 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 45184 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 45186 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 45189 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 45196 fft_block.counter_N[2]
.sym 45197 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 45200 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 45203 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 45205 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 45212 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 45217 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 45218 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 45219 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 45220 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 45229 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 45230 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 45231 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 45232 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 45247 fft_block.counter_N[2]
.sym 45248 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 45249 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 45250 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 45260 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 45261 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 45266 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 45267 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 45268 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 45270 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[0]
.sym 45271 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 45272 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_2_O[3]
.sym 45273 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 45279 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 45282 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 45286 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 45289 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[14]
.sym 45290 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 45291 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 45292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 45293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 45294 fft_block.w_fft_in[10]
.sym 45295 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 45296 fft_block.sel_in
.sym 45297 fft_block.w_fft_in[9]
.sym 45298 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 45301 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 45307 fft_block.sel_in
.sym 45309 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 45318 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 45319 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1[1]
.sym 45320 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1[2]
.sym 45324 fft_block.counter_N[1]
.sym 45326 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 45328 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 45343 fft_block.counter_N[1]
.sym 45346 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 45347 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 45348 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 45349 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 45376 fft_block.sel_in
.sym 45377 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1[1]
.sym 45378 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1[2]
.sym 45379 fft_block.counter_N[1]
.sym 45389 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]
.sym 45390 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 45391 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 45392 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 45393 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 45394 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[2]
.sym 45395 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 45396 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 45408 fft_block.counter_N[2]
.sym 45410 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 45412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 45413 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 45415 w_fft_out[10]
.sym 45416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 45417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 45419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 45421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 45422 fft_block.w_fft_in[10]
.sym 45431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 45432 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[1]
.sym 45434 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 45436 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[0]
.sym 45438 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 45440 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 45441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 45443 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 45444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 45445 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 45446 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 45451 fft_block.counter_N[2]
.sym 45452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 45454 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 45456 fft_block.sel_in
.sym 45458 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 45459 fft_block.counter_N[2]
.sym 45460 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 45463 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 45464 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 45466 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 45469 fft_block.counter_N[2]
.sym 45470 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[1]
.sym 45471 fft_block.sel_in
.sym 45472 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[0]
.sym 45481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 45482 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 45483 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 45484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 45487 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 45489 fft_block.counter_N[2]
.sym 45490 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 45493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 45494 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 45495 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 45496 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 45499 fft_block.counter_N[2]
.sym 45500 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 45501 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 45502 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 45512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 45513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]
.sym 45514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 45515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 45516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 45517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45518 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 45519 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 45522 fft_block.w_fft_in[12]
.sym 45526 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[1]
.sym 45527 fft_block.counter_N[2]
.sym 45528 fft_block.w_fft_in[9]
.sym 45531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 45533 fft_block.counter_N[0]
.sym 45534 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 45537 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 45538 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 45539 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 45540 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0[2]
.sym 45541 fft_block.counter_N[0]
.sym 45542 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 45543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 45547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 45553 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]
.sym 45554 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 45555 fft_block.counter_N[1]
.sym 45556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 45557 w_fft_out[26]
.sym 45558 fft_block.counter_N[0]
.sym 45559 fft_block.w_fft_in[13]
.sym 45560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 45561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 45562 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 45565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 45566 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 45567 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1[2]
.sym 45568 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 45569 fft_block.counter_N[2]
.sym 45570 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]
.sym 45571 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 45572 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 45574 fft_block.counter_N[2]
.sym 45575 w_fft_out[10]
.sym 45579 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1[1]
.sym 45580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 45582 fft_block.sel_in
.sym 45586 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 45587 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 45588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 45589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 45592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]
.sym 45593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]
.sym 45595 fft_block.counter_N[2]
.sym 45598 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 45599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 45600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 45601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 45604 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1[2]
.sym 45605 fft_block.counter_N[1]
.sym 45606 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1[1]
.sym 45607 fft_block.sel_in
.sym 45611 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 45612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 45613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 45616 fft_block.counter_N[0]
.sym 45617 w_fft_out[26]
.sym 45618 fft_block.counter_N[2]
.sym 45619 w_fft_out[10]
.sym 45624 fft_block.w_fft_in[13]
.sym 45628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 45630 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 45631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 45632 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 45633 CLK$SB_IO_IN_$glb_clk
.sym 45635 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0[2]
.sym 45636 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2[1]
.sym 45637 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1[1]
.sym 45638 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 45639 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 45640 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45642 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 45645 fft_block.w_fft_in[9]
.sym 45648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45649 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 45651 fft_block.counter_N[1]
.sym 45655 fft_block.counter_N[1]
.sym 45658 fft_block.counter_N[1]
.sym 45659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 45661 $PACKER_VCC_NET
.sym 45663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 45664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 45665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[9]
.sym 45666 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 45667 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 45670 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 45676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 45677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[14]
.sym 45678 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 45680 fft_block.counter_N[2]
.sym 45681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 45682 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 45683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 45684 fft_block.counter_N[2]
.sym 45685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 45686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 45687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 45688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 45690 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 45693 fft_block.sel_in
.sym 45694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 45695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 45697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 45698 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 45699 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 45701 fft_block.counter_N[0]
.sym 45702 fft_block.counter_N[1]
.sym 45703 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 45704 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 45705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 45710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45711 fft_block.counter_N[2]
.sym 45712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 45715 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 45716 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 45717 fft_block.counter_N[2]
.sym 45718 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 45722 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 45724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 45727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 45728 fft_block.counter_N[0]
.sym 45729 fft_block.counter_N[1]
.sym 45730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 45734 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 45736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 45739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45740 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 45741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[14]
.sym 45742 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 45745 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 45746 fft_block.sel_in
.sym 45747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 45748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 45751 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 45752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 45753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 45754 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 45758 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]
.sym 45759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 45760 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_I2[3]
.sym 45761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 45762 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 45763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 45764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[2]
.sym 45765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 45770 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0[3]
.sym 45773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 45774 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 45779 fft_block.counter_N[2]
.sym 45781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[14]
.sym 45782 fft_block.w_fft_in[10]
.sym 45784 spi_out.send_data[7]
.sym 45785 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 45786 spi_out.addr[0]
.sym 45787 fft_block.reg_stage.w_input_regs[110]
.sym 45789 fft_block.w_fft_in[9]
.sym 45790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[14]
.sym 45791 fft_block.w_fft_in[11]
.sym 45792 w_fft_out[12]
.sym 45793 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 45799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 45800 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 45801 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 45803 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[1]
.sym 45804 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 45805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[1]
.sym 45806 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[0]
.sym 45807 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[0]
.sym 45811 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 45812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 45813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 45814 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 45820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 45822 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 45827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 45828 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 45832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[1]
.sym 45833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[0]
.sym 45834 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 45835 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 45840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[0]
.sym 45841 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[1]
.sym 45844 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 45845 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 45846 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 45847 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 45850 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 45851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 45852 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 45853 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 45856 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 45857 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 45858 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 45859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 45862 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 45863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 45864 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[0]
.sym 45865 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[1]
.sym 45870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[1]
.sym 45871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[0]
.sym 45874 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 45875 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 45876 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 45877 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 45881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 45883 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 45884 spi_out.send_data[6]
.sym 45885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 45886 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 45887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[3]
.sym 45888 spi_out.send_data[7]
.sym 45894 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 45898 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 45903 fft_block.counter_N[2]
.sym 45906 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 45907 w_fft_out[10]
.sym 45908 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 45910 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[1]
.sym 45911 w_fft_out[9]
.sym 45914 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[1]
.sym 45915 fft_block.w_fft_in[10]
.sym 45922 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 45924 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 45926 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 45927 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I1[0]
.sym 45928 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 45930 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 45931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 45932 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 45933 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 45934 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 45943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45948 fft_block.reg_stage.w_input_regs[110]
.sym 45952 fft_block.counter_N[1]
.sym 45956 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I1[0]
.sym 45957 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 45958 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 45963 fft_block.reg_stage.w_input_regs[110]
.sym 45967 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 45968 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I1[0]
.sym 45969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 45970 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 45973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 45974 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 45975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 45976 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 45979 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 45980 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I1[0]
.sym 45981 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 45982 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 45991 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 45992 fft_block.counter_N[1]
.sym 45993 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 45994 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 45997 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 45998 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 45999 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 46000 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 46004 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 46005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_I2[2]
.sym 46006 fft_block.reg_stage.w_input_regs[110]
.sym 46007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 46008 fft_block.reg_stage.w_input_regs[111]
.sym 46009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 46010 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 46011 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[0]
.sym 46017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 46024 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 46030 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 46031 fft_block.counter_N[0]
.sym 46032 w_fft_out[28]
.sym 46039 fft_block.w_fft_in[15]
.sym 46045 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 46046 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 46047 w_fft_out[15]
.sym 46048 fft_block.counter_N[2]
.sym 46049 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 46051 w_fft_out[31]
.sym 46055 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 46056 fft_block.w_fft_in[15]
.sym 46057 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 46058 fft_block.counter_N[2]
.sym 46059 fft_block.counter_N[0]
.sym 46060 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 46065 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 46066 fft_block.counter_N[1]
.sym 46069 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 46072 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 46074 fft_block.sel_in
.sym 46078 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 46079 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 46080 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 46081 fft_block.counter_N[2]
.sym 46084 fft_block.counter_N[1]
.sym 46085 w_fft_out[15]
.sym 46086 fft_block.counter_N[0]
.sym 46087 w_fft_out[31]
.sym 46090 fft_block.w_fft_in[15]
.sym 46096 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 46097 fft_block.counter_N[2]
.sym 46098 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 46099 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 46120 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 46121 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 46122 fft_block.counter_N[2]
.sym 46123 fft_block.sel_in
.sym 46124 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 46125 CLK$SB_IO_IN_$glb_clk
.sym 46127 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 46128 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 46129 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 46130 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 46131 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 46132 fft_block.reg_stage.w_input_regs[79]
.sym 46133 fft_block.reg_stage.w_input_regs[78]
.sym 46138 fft_block.w_fft_in[10]
.sym 46142 fft_block.counter_N[1]
.sym 46145 spi_out.addr[1]
.sym 46148 spi_out.addr[2]
.sym 46153 fft_block.reg_stage.w_input_regs[14]
.sym 46158 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 46161 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 46168 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[3]
.sym 46169 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0_SB_LUT4_O_I1[2]
.sym 46171 fft_block.counter_N[2]
.sym 46172 fft_block.counter_N[2]
.sym 46174 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46175 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[0]
.sym 46176 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 46179 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46180 w_fft_out[30]
.sym 46182 fft_block.reg_stage.w_input_regs[95]
.sym 46183 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 46184 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[1]
.sym 46186 fft_block.counter_N[1]
.sym 46188 fft_block.sel_in
.sym 46189 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0_SB_LUT4_O_I1[1]
.sym 46191 fft_block.counter_N[0]
.sym 46193 fft_block.reg_stage.w_input_regs[31]
.sym 46194 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 46197 fft_block.reg_stage.w_input_regs[79]
.sym 46198 fft_block.reg_stage.w_input_regs[15]
.sym 46199 w_fft_out[14]
.sym 46201 fft_block.counter_N[2]
.sym 46202 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0_SB_LUT4_O_I1[2]
.sym 46203 fft_block.sel_in
.sym 46204 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0_SB_LUT4_O_I1[1]
.sym 46207 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[0]
.sym 46208 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[3]
.sym 46209 fft_block.counter_N[2]
.sym 46210 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[1]
.sym 46213 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46214 fft_block.reg_stage.w_input_regs[15]
.sym 46215 fft_block.reg_stage.w_input_regs[79]
.sym 46219 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 46221 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 46222 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 46225 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46226 fft_block.reg_stage.w_input_regs[95]
.sym 46227 fft_block.reg_stage.w_input_regs[31]
.sym 46231 w_fft_out[30]
.sym 46232 w_fft_out[14]
.sym 46233 fft_block.counter_N[0]
.sym 46234 fft_block.counter_N[1]
.sym 46237 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46239 fft_block.reg_stage.w_input_regs[31]
.sym 46240 fft_block.reg_stage.w_input_regs[95]
.sym 46244 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46245 fft_block.reg_stage.w_input_regs[15]
.sym 46246 fft_block.reg_stage.w_input_regs[79]
.sym 46247 fft_block.start_calc_$glb_ce
.sym 46248 CLK$SB_IO_IN_$glb_clk
.sym 46253 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 46256 fft_block.reg_stage.w_input_regs[15]
.sym 46257 fft_block.reg_stage.w_input_regs[14]
.sym 46267 fft_block.counter_N[2]
.sym 46268 fft_block.counter_N[2]
.sym 46270 fft_block.reg_stage.w_c_in[3]
.sym 46271 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 46273 fft_block.counter_N[1]
.sym 46276 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 46278 spi_out.addr[0]
.sym 46279 fft_block.w_fft_in[11]
.sym 46281 fft_block.w_fft_in[9]
.sym 46282 fft_block.w_fft_in[10]
.sym 46283 w_fft_out[12]
.sym 46285 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[10]
.sym 46293 fft_block.reg_stage.w_input_regs[30]
.sym 46296 fft_block.reg_stage.w_input_regs[29]
.sym 46305 fft_block.reg_stage.w_input_regs[78]
.sym 46308 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46309 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46314 fft_block.reg_stage.w_input_regs[14]
.sym 46316 fft_block.reg_stage.w_input_regs[93]
.sym 46318 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46320 fft_block.reg_stage.w_input_regs[94]
.sym 46324 fft_block.reg_stage.w_input_regs[30]
.sym 46326 fft_block.reg_stage.w_input_regs[94]
.sym 46327 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46331 fft_block.reg_stage.w_input_regs[93]
.sym 46332 fft_block.reg_stage.w_input_regs[29]
.sym 46333 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46336 fft_block.reg_stage.w_input_regs[93]
.sym 46337 fft_block.reg_stage.w_input_regs[29]
.sym 46338 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46342 fft_block.reg_stage.w_input_regs[78]
.sym 46343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46344 fft_block.reg_stage.w_input_regs[14]
.sym 46348 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46349 fft_block.reg_stage.w_input_regs[78]
.sym 46351 fft_block.reg_stage.w_input_regs[14]
.sym 46360 fft_block.reg_stage.w_input_regs[30]
.sym 46361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46362 fft_block.reg_stage.w_input_regs[94]
.sym 46370 fft_block.start_calc_$glb_ce
.sym 46371 CLK$SB_IO_IN_$glb_clk
.sym 46374 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 46375 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 46376 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 46377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 46378 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 46387 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.almost_done
.sym 46399 w_fft_out[10]
.sym 46400 fft_block.w_fft_in[10]
.sym 46402 w_fft_out[13]
.sym 46403 fft_block.reg_stage.w_input_regs[11]
.sym 46407 w_fft_out[9]
.sym 46425 fft_block.w_fft_in[12]
.sym 46426 fft_block.w_fft_in[11]
.sym 46438 fft_block.w_fft_in[13]
.sym 46448 fft_block.w_fft_in[13]
.sym 46483 fft_block.w_fft_in[12]
.sym 46491 fft_block.w_fft_in[11]
.sym 46493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E_$glb_ce
.sym 46494 CLK$SB_IO_IN_$glb_clk
.sym 46496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46498 w_fft_out[11]
.sym 46499 w_fft_out[9]
.sym 46500 w_fft_out[12]
.sym 46501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46503 w_fft_out[10]
.sym 46504 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[11]
.sym 46508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[9]
.sym 46512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[12]
.sym 46522 fft_block.w_fft_in[8]
.sym 46523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 46527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 46541 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 46545 fft_block.reg_stage.w_input_regs[13]
.sym 46549 fft_block.w_fft_in[11]
.sym 46550 fft_block.w_fft_in[13]
.sym 46561 fft_block.reg_stage.w_input_regs[77]
.sym 46562 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46567 fft_block.w_fft_in[12]
.sym 46570 fft_block.w_fft_in[13]
.sym 46582 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 46590 fft_block.w_fft_in[11]
.sym 46595 fft_block.w_fft_in[12]
.sym 46600 fft_block.reg_stage.w_input_regs[13]
.sym 46601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46602 fft_block.reg_stage.w_input_regs[77]
.sym 46616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E_$glb_ce
.sym 46617 CLK$SB_IO_IN_$glb_clk
.sym 46619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 46622 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 46623 fft_block.reg_stage.w_input_regs[74]
.sym 46624 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 46625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 46631 fft_block.reg_stage.w_c_in[7]
.sym 46634 w_fft_out[9]
.sym 46646 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 46648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 46653 fft_block.reg_stage.w_input_regs[14]
.sym 46664 fft_block.reg_stage.w_input_regs[12]
.sym 46666 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46668 fft_block.reg_stage.w_input_regs[13]
.sym 46669 fft_block.reg_stage.w_input_regs[26]
.sym 46675 fft_block.reg_stage.w_input_regs[11]
.sym 46679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 46680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 46681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 46689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 46691 fft_block.reg_stage.w_input_regs[90]
.sym 46693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 46694 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 46695 fft_block.reg_stage.w_input_regs[12]
.sym 46700 fft_block.reg_stage.w_input_regs[11]
.sym 46701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 46702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46705 fft_block.reg_stage.w_input_regs[90]
.sym 46707 fft_block.reg_stage.w_input_regs[26]
.sym 46708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46712 fft_block.reg_stage.w_input_regs[26]
.sym 46714 fft_block.reg_stage.w_input_regs[90]
.sym 46717 fft_block.reg_stage.w_input_regs[11]
.sym 46719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 46723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 46725 fft_block.reg_stage.w_input_regs[13]
.sym 46735 fft_block.reg_stage.w_input_regs[13]
.sym 46736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 46737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46739 fft_block.start_calc_$glb_ce
.sym 46740 CLK$SB_IO_IN_$glb_clk
.sym 46743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 46744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 46745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 46746 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 46747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 46748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 46749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 46755 fft_block.reg_stage.w_input_regs[26]
.sym 46766 fft_block.w_fft_in[8]
.sym 46767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 46769 fft_block.w_fft_in[9]
.sym 46770 fft_block.w_fft_in[10]
.sym 46783 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 46788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 46794 fft_block.w_fft_in[8]
.sym 46801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 46804 fft_block.w_fft_in[9]
.sym 46805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 46806 fft_block.reg_stage.w_input_regs[10]
.sym 46810 fft_block.reg_stage.w_input_regs[72]
.sym 46813 fft_block.reg_stage.w_input_regs[14]
.sym 46816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 46818 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 46819 fft_block.reg_stage.w_input_regs[10]
.sym 46823 fft_block.reg_stage.w_input_regs[72]
.sym 46829 fft_block.w_fft_in[9]
.sym 46837 fft_block.w_fft_in[8]
.sym 46852 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 46854 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 46855 fft_block.reg_stage.w_input_regs[10]
.sym 46858 fft_block.reg_stage.w_input_regs[14]
.sym 46859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 46860 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 46862 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E_$glb_ce
.sym 46863 CLK$SB_IO_IN_$glb_clk
.sym 46865 fft_block.reg_stage.w_input_regs[9]
.sym 46866 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 46867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 46869 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[3]
.sym 46870 fft_block.reg_stage.w_input_regs[8]
.sym 46871 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 46872 fft_block.reg_stage.w_input_regs[10]
.sym 46878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 46880 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.almost_done
.sym 46885 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 46889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[14]
.sym 46899 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 46909 fft_block.reg_stage.w_input_regs[72]
.sym 46910 fft_block.reg_stage.w_input_regs[25]
.sym 46915 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 46916 fft_block.reg_stage.w_input_regs[73]
.sym 46917 fft_block.reg_stage.w_input_regs[24]
.sym 46922 fft_block.reg_stage.w_input_regs[9]
.sym 46925 fft_block.reg_stage.w_input_regs[89]
.sym 46929 fft_block.reg_stage.w_input_regs[88]
.sym 46930 fft_block.reg_stage.w_input_regs[9]
.sym 46935 fft_block.reg_stage.w_input_regs[8]
.sym 46937 fft_block.reg_stage.w_input_regs[90]
.sym 46939 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 46940 fft_block.reg_stage.w_input_regs[9]
.sym 46941 fft_block.reg_stage.w_input_regs[8]
.sym 46942 fft_block.reg_stage.w_input_regs[72]
.sym 46945 fft_block.reg_stage.w_input_regs[72]
.sym 46946 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 46947 fft_block.reg_stage.w_input_regs[9]
.sym 46948 fft_block.reg_stage.w_input_regs[8]
.sym 46960 fft_block.reg_stage.w_input_regs[90]
.sym 46963 fft_block.reg_stage.w_input_regs[25]
.sym 46964 fft_block.reg_stage.w_input_regs[88]
.sym 46965 fft_block.reg_stage.w_input_regs[24]
.sym 46966 fft_block.reg_stage.w_input_regs[89]
.sym 46969 fft_block.reg_stage.w_input_regs[73]
.sym 46970 fft_block.reg_stage.w_input_regs[9]
.sym 46971 fft_block.reg_stage.w_input_regs[72]
.sym 46972 fft_block.reg_stage.w_input_regs[8]
.sym 46975 fft_block.reg_stage.w_input_regs[25]
.sym 46976 fft_block.reg_stage.w_input_regs[89]
.sym 46977 fft_block.reg_stage.w_input_regs[24]
.sym 46978 fft_block.reg_stage.w_input_regs[88]
.sym 46981 fft_block.reg_stage.w_input_regs[89]
.sym 46985 fft_block.start_calc_$glb_ce
.sym 46986 CLK$SB_IO_IN_$glb_clk
.sym 46988 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 46989 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[1]
.sym 46990 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[2]
.sym 46991 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 46992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[8]
.sym 46993 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[6]
.sym 46994 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 46995 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[7]
.sym 47002 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 47004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 47005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 47011 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 47019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[0]
.sym 47032 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 47038 fft_block.w_fft_in[8]
.sym 47040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 47053 fft_block.w_fft_in[10]
.sym 47054 fft_block.w_fft_in[9]
.sym 47081 fft_block.w_fft_in[8]
.sym 47086 fft_block.w_fft_in[9]
.sym 47101 fft_block.w_fft_in[10]
.sym 47104 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 47108 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 47109 CLK$SB_IO_IN_$glb_clk
.sym 47112 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 47113 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 47114 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 47115 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 47116 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 47117 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 47118 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 47123 fft_block.reg_stage.w_c_in[0]
.sym 47128 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[1]
.sym 47130 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 47131 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 47146 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 47154 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 47155 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_a[6]
.sym 47156 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 47158 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_a[2]
.sym 47160 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_a[5]
.sym 47163 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 47166 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 47167 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 47171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 47181 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_a[0]
.sym 47187 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 47191 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_a[5]
.sym 47193 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 47198 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 47200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_a[6]
.sym 47205 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 47209 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_a[0]
.sym 47212 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 47216 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 47223 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 47227 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 47230 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_a[2]
.sym 47231 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 47232 CLK$SB_IO_IN_$glb_clk
.sym 47234 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 47235 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 47236 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[10]
.sym 47237 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[0]
.sym 47238 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[9]
.sym 47239 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[13]
.sym 47240 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[12]
.sym 47241 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[11]
.sym 47247 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[9]
.sym 47250 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[5]
.sym 47256 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 47279 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[14]
.sym 47280 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[3]
.sym 47281 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[4]
.sym 47282 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[6]
.sym 47283 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[5]
.sym 47284 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[1]
.sym 47285 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[16]
.sym 47287 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[2]
.sym 47288 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[15]
.sym 47289 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 47293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[8]
.sym 47295 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[9]
.sym 47296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[13]
.sym 47297 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[12]
.sym 47301 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[10]
.sym 47306 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[11]
.sym 47307 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 47309 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 47310 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[9]
.sym 47313 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 47315 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[1]
.sym 47316 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[10]
.sym 47317 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 47319 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 47321 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[2]
.sym 47322 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[11]
.sym 47323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 47325 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 47327 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[12]
.sym 47328 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[3]
.sym 47329 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 47331 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 47333 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[13]
.sym 47334 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[4]
.sym 47335 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 47337 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 47339 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[14]
.sym 47340 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[5]
.sym 47341 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 47343 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 47345 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[6]
.sym 47346 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[15]
.sym 47347 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 47349 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 47351 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[8]
.sym 47352 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[16]
.sym 47353 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 47358 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 47359 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 47360 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 47361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 47362 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 47363 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 47364 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 47369 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 47371 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 47381 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[14]
.sym 47393 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 47399 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 47402 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[7]
.sym 47404 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 47407 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 47411 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 47412 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[17]
.sym 47413 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 47414 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 47415 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[1]
.sym 47420 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 47421 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 47422 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 47423 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 47429 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[6]
.sym 47430 $nextpnr_ICESTORM_LC_30$I3
.sym 47432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[17]
.sym 47433 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[7]
.sym 47434 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 47440 $nextpnr_ICESTORM_LC_30$I3
.sym 47444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 47445 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 47446 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 47450 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[6]
.sym 47455 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 47456 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 47457 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 47461 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 47462 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 47463 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 47467 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 47468 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 47469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 47475 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[1]
.sym 47478 CLK$SB_IO_IN_$glb_clk
.sym 47479 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 47480 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 47481 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 47499 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 47502 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 47503 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 47547 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[8]
.sym 47579 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[8]
.sym 47619 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[8]
.sym 48318 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[1]
.sym 48320 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 48321 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 48322 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[0]
.sym 48323 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 48324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 48339 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I2[0]
.sym 48342 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0[0]
.sym 48364 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 48370 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[6]
.sym 48371 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[4]
.sym 48380 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[3]
.sym 48383 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[5]
.sym 48393 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[3]
.sym 48411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[5]
.sym 48419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[4]
.sym 48435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[6]
.sym 48440 CLK$SB_IO_IN_$glb_clk
.sym 48441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 48446 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 48447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[3]
.sym 48448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 48450 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[1]
.sym 48451 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[0]
.sym 48452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 48453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[2]
.sym 48458 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[2]
.sym 48466 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[4]
.sym 48468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[3]
.sym 48481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.almost_done
.sym 48482 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[6]
.sym 48497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[2]
.sym 48501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 48508 fft_block.start_calc
.sym 48523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 48526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 48528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 48529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 48533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 48545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 48547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 48549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48555 $nextpnr_ICESTORM_LC_74$O
.sym 48558 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 48561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 48564 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 48565 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 48567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 48569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 48571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 48573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 48575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 48577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 48579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 48581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 48583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 48585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 48588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 48589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 48591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 48593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 48595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 48597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 48599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 48601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 48605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 48606 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 48607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 48608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 48609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 48610 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 48611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 48612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[2]
.sym 48616 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[9]
.sym 48619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.almost_done
.sym 48627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 48632 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[4]
.sym 48637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 48639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[6]
.sym 48640 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 48641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 48647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[3]
.sym 48648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.almost_done
.sym 48653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 48654 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 48655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 48657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 48668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 48669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 48675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 48678 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 48681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 48682 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 48684 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 48687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 48688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 48690 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 48693 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 48694 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 48696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 48699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 48700 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 48702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 48705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 48706 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 48708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 48711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 48712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 48717 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 48718 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 48723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[3]
.sym 48725 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.almost_done
.sym 48726 CLK$SB_IO_IN_$glb_clk
.sym 48728 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 48729 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[5]
.sym 48731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[6]
.sym 48732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 48733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 48734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 48735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[4]
.sym 48742 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 48744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 48749 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 48750 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 48755 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 48758 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.almost_done
.sym 48760 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 48770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 48779 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[7]
.sym 48782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[8]
.sym 48788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 48789 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[5]
.sym 48790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[6]
.sym 48797 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 48798 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 48803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 48808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 48816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[8]
.sym 48822 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 48827 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[6]
.sym 48832 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[7]
.sym 48847 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[5]
.sym 48849 CLK$SB_IO_IN_$glb_clk
.sym 48850 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 48852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 48853 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 48854 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 48855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 48857 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 48858 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 48861 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 48863 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 48870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 48871 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.almost_done
.sym 48882 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 48898 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[8]
.sym 48900 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 48902 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 48905 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 48916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[7]
.sym 48921 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 48927 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[8]
.sym 48949 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 48950 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 48957 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[7]
.sym 48967 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 48972 CLK$SB_IO_IN_$glb_clk
.sym 48973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 48974 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I3[3]
.sym 48976 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I3[1]
.sym 48977 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 48978 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 48979 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 48980 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 48985 fft_block.counter_N[0]
.sym 48992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 48994 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[8]
.sym 49000 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 49002 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 49007 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 49009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.almost_done
.sym 49018 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 49019 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 49020 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[7]
.sym 49022 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 49027 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 49028 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 49034 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49035 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 49036 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 49037 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 49042 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.almost_done
.sym 49044 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 49049 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 49051 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49054 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 49056 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 49063 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[7]
.sym 49066 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 49067 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 49068 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49069 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 49079 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 49080 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 49090 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 49091 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 49092 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 49093 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 49094 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.almost_done
.sym 49095 CLK$SB_IO_IN_$glb_clk
.sym 49099 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 49102 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[2]
.sym 49103 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 49104 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 49114 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 49116 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 49120 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 49121 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 49127 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 49138 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 49141 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 49142 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 49143 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 49145 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 49146 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 49147 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 49148 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 49149 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 49150 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 49151 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 49152 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49155 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[8]
.sym 49156 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 49157 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[7]
.sym 49162 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 49164 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 49165 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 49167 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 49171 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 49172 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 49173 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 49174 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49179 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[7]
.sym 49183 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 49184 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 49185 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 49186 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 49189 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[8]
.sym 49195 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 49196 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 49197 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 49198 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 49201 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 49203 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 49207 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 49208 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 49209 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 49210 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 49213 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 49214 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 49215 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 49216 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 49218 CLK$SB_IO_IN_$glb_clk
.sym 49219 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 49220 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 49221 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 49222 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 49223 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 49224 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 49225 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49226 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 49227 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 49231 fft_block.reg_stage.w_input_regs[111]
.sym 49233 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.almost_done
.sym 49234 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 49236 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[6]
.sym 49237 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 49240 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.almost_done
.sym 49244 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 49247 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 49249 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I2[0]
.sym 49250 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[2]
.sym 49251 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 49252 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 49254 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 49255 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 49262 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 49264 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 49265 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 49266 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 49267 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 49270 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 49272 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 49275 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 49278 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 49280 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 49281 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[9]
.sym 49283 fft_block.counter_N[2]
.sym 49286 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 49287 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 49288 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.almost_done
.sym 49294 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 49295 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 49296 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 49297 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 49312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 49313 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 49314 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 49315 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 49318 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 49319 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 49320 fft_block.counter_N[2]
.sym 49321 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 49327 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[9]
.sym 49331 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 49336 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 49337 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 49339 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 49340 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.almost_done
.sym 49341 CLK$SB_IO_IN_$glb_clk
.sym 49343 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_2_O[2]
.sym 49344 spi_out.send_data[2]
.sym 49345 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I2[0]
.sym 49346 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 49347 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
.sym 49348 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2[0]
.sym 49349 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 49350 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 49358 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 49364 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[9]
.sym 49368 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 49370 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3]
.sym 49371 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49373 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 49374 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49375 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 49376 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[3]
.sym 49377 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 49384 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 49385 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 49386 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 49387 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 49388 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 49389 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 49390 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49391 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 49392 fft_block.counter_N[1]
.sym 49396 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 49397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 49398 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 49399 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 49400 fft_block.counter_N[0]
.sym 49407 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 49417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 49418 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 49419 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 49420 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 49425 fft_block.counter_N[1]
.sym 49426 fft_block.counter_N[0]
.sym 49430 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 49432 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 49441 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 49442 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 49443 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 49444 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 49447 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 49448 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 49449 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 49450 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 49453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 49454 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 49455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 49459 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 49460 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 49461 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 49462 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49466 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 49467 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[1]
.sym 49468 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 49469 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 49470 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[2]
.sym 49471 fft_block.w_fft_in[8]
.sym 49472 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[1]
.sym 49473 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[3]
.sym 49476 fft_block.reg_stage.w_input_regs[79]
.sym 49478 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 49482 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 49485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 49488 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[0]
.sym 49489 fft_block.counter_N[0]
.sym 49490 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 49492 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 49495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 49497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_2_O[0]
.sym 49500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 49507 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 49508 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 49509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I2[0]
.sym 49510 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 49511 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
.sym 49512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 49513 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 49514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 49516 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 49517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 49518 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 49519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I2[0]
.sym 49520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 49521 fft_block.counter_N[2]
.sym 49523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 49525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 49526 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 49530 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 49535 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 49537 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 49540 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 49541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 49542 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 49543 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 49546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 49548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I2[0]
.sym 49553 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 49555 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 49559 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 49561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I2[0]
.sym 49564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I2[0]
.sym 49565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 49566 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 49567 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 49570 fft_block.counter_N[2]
.sym 49571 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 49572 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 49573 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
.sym 49576 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 49577 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 49578 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 49579 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 49582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 49583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 49584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 49585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 49589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_2_O[1]
.sym 49590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 49591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49593 spi_out.send_data[4]
.sym 49594 spi_out.send_data[3]
.sym 49595 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 49596 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 49598 fft_block.w_fft_in[8]
.sym 49599 fft_block.w_fft_in[8]
.sym 49606 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 49613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 49616 fft_block.counter_N[1]
.sym 49618 fft_block.counter_N[0]
.sym 49619 fft_block.counter_N[1]
.sym 49620 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2[1]
.sym 49621 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 49623 fft_block.counter_N[1]
.sym 49630 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 49631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 49632 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 49633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 49634 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 49636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 49637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 49638 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 49639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 49640 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 49641 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 49642 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 49643 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49644 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 49646 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I2[0]
.sym 49647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 49648 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 49649 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 49650 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 49651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O[3]
.sym 49655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 49659 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O[2]
.sym 49660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 49663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 49664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 49665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 49666 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 49669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 49670 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 49671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 49672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 49675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 49676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49677 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 49678 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49682 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 49683 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 49687 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 49688 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 49689 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49690 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 49693 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 49694 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 49696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 49699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 49700 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 49701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I2[0]
.sym 49702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 49705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 49706 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O[2]
.sym 49707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 49708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O[3]
.sym 49712 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 49713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 49714 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]
.sym 49715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_2_O[0]
.sym 49716 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0[3]
.sym 49717 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 49718 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 49719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 49721 spi_out.send_data[3]
.sym 49725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 49730 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 49734 spi_out.send_data[7]
.sym 49735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[14]
.sym 49736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 49738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 49739 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 49741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 49742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 49743 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 49744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 49745 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 49746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 49747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 49753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 49754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 49755 fft_block.counter_N[2]
.sym 49757 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[14]
.sym 49758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 49759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 49760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 49761 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]
.sym 49762 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 49764 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 49765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 49766 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0[3]
.sym 49768 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 49769 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 49770 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 49772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 49773 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49775 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 49776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[9]
.sym 49777 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0[0]
.sym 49778 fft_block.counter_N[0]
.sym 49779 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 49780 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 49781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 49783 fft_block.counter_N[1]
.sym 49784 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 49787 fft_block.counter_N[1]
.sym 49788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49789 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 49792 fft_block.counter_N[1]
.sym 49793 fft_block.counter_N[2]
.sym 49794 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0[0]
.sym 49795 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0[3]
.sym 49798 fft_block.counter_N[2]
.sym 49799 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]
.sym 49800 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 49801 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 49804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[9]
.sym 49810 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 49811 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 49812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 49813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 49817 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 49818 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 49819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 49822 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 49823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 49824 fft_block.counter_N[0]
.sym 49825 fft_block.counter_N[1]
.sym 49828 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 49829 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[14]
.sym 49830 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 49831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49832 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 49833 CLK$SB_IO_IN_$glb_clk
.sym 49835 spi_out.send_data[5]
.sym 49836 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 49838 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 49839 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 49840 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 49841 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 49842 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49851 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 49852 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 49857 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 49859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 49860 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 49861 spi_out.addr[1]
.sym 49862 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 49865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49867 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 49870 spi_out.send_data[6]
.sym 49876 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 49877 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 49879 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 49880 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 49881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49882 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[3]
.sym 49883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 49884 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I1[0]
.sym 49885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 49886 w_fft_out[28]
.sym 49887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 49888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 49889 fft_block.counter_N[2]
.sym 49890 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[2]
.sym 49891 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 49892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 49893 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 49895 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 49896 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 49897 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 49898 fft_block.counter_N[1]
.sym 49899 fft_block.counter_N[0]
.sym 49901 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 49903 w_fft_out[12]
.sym 49904 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 49906 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 49907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 49909 fft_block.counter_N[2]
.sym 49910 w_fft_out[28]
.sym 49911 w_fft_out[12]
.sym 49912 fft_block.counter_N[0]
.sym 49915 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 49916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 49917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 49918 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 49921 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 49922 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 49923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 49924 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 49927 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 49928 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 49929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[2]
.sym 49930 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[3]
.sym 49933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 49934 fft_block.counter_N[0]
.sym 49935 fft_block.counter_N[1]
.sym 49936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 49939 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I1[0]
.sym 49940 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 49942 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 49946 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49948 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 49951 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 49952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 49953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 49954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 49958 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 49959 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 49961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 49962 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 49963 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 49965 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 49971 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 49972 w_fft_out[28]
.sym 49978 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 49979 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 49982 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 49983 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 49984 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 49990 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 49999 spi_out.addr[0]
.sym 50000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_I2[2]
.sym 50001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_I2[3]
.sym 50004 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 50006 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 50007 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 50008 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 50009 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 50010 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 50011 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 50012 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 50013 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 50014 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 50015 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I1[0]
.sym 50016 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 50017 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 50018 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50019 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 50020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 50021 spi_out.addr[1]
.sym 50023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 50025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 50026 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 50028 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 50032 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 50033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 50034 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I1[0]
.sym 50035 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 50044 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 50045 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 50046 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I1[0]
.sym 50047 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 50050 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 50051 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 50052 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 50053 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 50056 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 50057 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 50058 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 50059 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 50062 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50063 spi_out.addr[0]
.sym 50064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 50065 spi_out.addr[1]
.sym 50068 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 50069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 50070 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 50071 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 50074 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_I2[2]
.sym 50075 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 50076 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 50077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_I2[3]
.sym 50079 CLK$SB_IO_IN_$glb_clk
.sym 50081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 50082 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 50083 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 50084 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 50085 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 50086 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 50088 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 50095 $PACKER_VCC_NET
.sym 50099 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 50104 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 50106 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 50107 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 50108 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 50110 w_fft_out[12]
.sym 50112 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 50114 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 50115 fft_block.counter_N[1]
.sym 50116 fft_block.counter_N[0]
.sym 50123 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50125 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50127 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 50128 fft_block.counter_N[1]
.sym 50130 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 50131 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[14]
.sym 50132 spi_out.addr[2]
.sym 50133 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 50137 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50138 spi_out.addr[3]
.sym 50139 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 50140 fft_block.counter_N[0]
.sym 50141 fft_block.w_fft_in[15]
.sym 50142 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 50144 spi_out.addr[0]
.sym 50145 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 50146 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 50147 fft_block.w_fft_in[14]
.sym 50148 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 50149 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 50150 fft_block.counter_N[0]
.sym 50152 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 50153 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]
.sym 50155 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[14]
.sym 50156 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 50157 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50158 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 50161 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 50162 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 50163 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 50164 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 50169 fft_block.w_fft_in[14]
.sym 50173 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 50174 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[14]
.sym 50175 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50182 fft_block.w_fft_in[15]
.sym 50185 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 50186 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]
.sym 50187 fft_block.counter_N[0]
.sym 50191 spi_out.addr[3]
.sym 50192 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 50193 spi_out.addr[0]
.sym 50194 spi_out.addr[2]
.sym 50197 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 50198 fft_block.counter_N[1]
.sym 50199 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50200 fft_block.counter_N[0]
.sym 50201 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 50202 CLK$SB_IO_IN_$glb_clk
.sym 50204 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 50205 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 50206 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 50207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 50208 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50209 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50210 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 50211 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]
.sym 50216 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 50218 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 50224 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 50230 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 50232 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 50233 fft_block.reg_stage.w_input_regs[111]
.sym 50234 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 50235 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 50236 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 50238 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 50239 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 50246 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 50248 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 50249 fft_block.counter_N[1]
.sym 50252 fft_block.w_fft_in[15]
.sym 50254 fft_block.w_fft_in[14]
.sym 50256 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 50261 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 50262 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 50266 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50267 spi_out.addr[2]
.sym 50268 spi_out.addr[3]
.sym 50269 spi_out.addr[0]
.sym 50271 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 50274 spi_out.addr[1]
.sym 50275 fft_block.counter_N[1]
.sym 50276 fft_block.counter_N[0]
.sym 50278 fft_block.counter_N[0]
.sym 50279 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 50280 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 50281 fft_block.counter_N[1]
.sym 50284 spi_out.addr[3]
.sym 50285 spi_out.addr[1]
.sym 50286 spi_out.addr[0]
.sym 50287 spi_out.addr[2]
.sym 50290 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 50291 fft_block.counter_N[1]
.sym 50292 fft_block.counter_N[0]
.sym 50293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 50296 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 50298 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 50302 fft_block.counter_N[1]
.sym 50303 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50304 fft_block.counter_N[0]
.sym 50305 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 50310 fft_block.w_fft_in[15]
.sym 50316 fft_block.w_fft_in[14]
.sym 50324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E_$glb_ce
.sym 50325 CLK$SB_IO_IN_$glb_clk
.sym 50327 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 50329 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 50330 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 50331 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 50332 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 50333 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 50334 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 50339 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 50352 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[13]
.sym 50353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50354 fft_block.reg_stage.w_input_regs[10]
.sym 50355 w_fft_out[11]
.sym 50356 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 50357 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 50358 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 50360 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 50361 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.almost_done
.sym 50374 fft_block.reg_stage.w_input_regs[78]
.sym 50393 fft_block.w_fft_in[14]
.sym 50395 fft_block.w_fft_in[15]
.sym 50422 fft_block.reg_stage.w_input_regs[78]
.sym 50437 fft_block.w_fft_in[15]
.sym 50446 fft_block.w_fft_in[14]
.sym 50447 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E_$glb_ce
.sym 50448 CLK$SB_IO_IN_$glb_clk
.sym 50450 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 50451 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 50452 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 50453 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 50454 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 50455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 50457 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 50465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 50474 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 50475 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[11]
.sym 50477 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 50478 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 50479 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 50480 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 50481 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 50482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[13]
.sym 50483 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 50484 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[12]
.sym 50485 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[14]
.sym 50492 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[14]
.sym 50496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[9]
.sym 50498 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[10]
.sym 50502 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[11]
.sym 50504 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[9]
.sym 50506 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[12]
.sym 50512 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[13]
.sym 50518 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 50523 $nextpnr_ICESTORM_LC_43$O
.sym 50525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[9]
.sym 50529 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 50532 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[10]
.sym 50533 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[9]
.sym 50535 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 50538 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[11]
.sym 50539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 50541 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 50543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[12]
.sym 50545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 50547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 50549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[13]
.sym 50551 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 50554 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[14]
.sym 50557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 50570 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 50571 CLK$SB_IO_IN_$glb_clk
.sym 50574 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 50575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 50576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 50577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 50578 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[14]
.sym 50582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[14]
.sym 50591 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 50597 w_fft_out[12]
.sym 50601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[9]
.sym 50605 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[9]
.sym 50606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[10]
.sym 50607 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 50614 fft_block.reg_stage.w_input_regs[77]
.sym 50615 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50617 fft_block.reg_stage.w_input_regs[75]
.sym 50618 fft_block.reg_stage.w_input_regs[74]
.sym 50624 fft_block.reg_stage.w_input_regs[10]
.sym 50625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50626 fft_block.reg_stage.w_input_regs[76]
.sym 50630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50636 fft_block.reg_stage.w_input_regs[12]
.sym 50638 fft_block.reg_stage.w_input_regs[13]
.sym 50643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50645 fft_block.reg_stage.w_input_regs[11]
.sym 50647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50648 fft_block.reg_stage.w_input_regs[75]
.sym 50649 fft_block.reg_stage.w_input_regs[11]
.sym 50654 fft_block.reg_stage.w_input_regs[12]
.sym 50655 fft_block.reg_stage.w_input_regs[76]
.sym 50656 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50661 fft_block.reg_stage.w_input_regs[12]
.sym 50662 fft_block.reg_stage.w_input_regs[76]
.sym 50666 fft_block.reg_stage.w_input_regs[74]
.sym 50667 fft_block.reg_stage.w_input_regs[10]
.sym 50668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50671 fft_block.reg_stage.w_input_regs[77]
.sym 50672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50674 fft_block.reg_stage.w_input_regs[13]
.sym 50678 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50679 fft_block.reg_stage.w_input_regs[10]
.sym 50680 fft_block.reg_stage.w_input_regs[74]
.sym 50690 fft_block.reg_stage.w_input_regs[11]
.sym 50691 fft_block.reg_stage.w_input_regs[75]
.sym 50692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50693 fft_block.start_calc_$glb_ce
.sym 50694 CLK$SB_IO_IN_$glb_clk
.sym 50697 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 50698 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 50699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 50700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 50701 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[14]
.sym 50715 spi_out.addr[0]
.sym 50718 fft_block.reg_stage.w_c_in[3]
.sym 50720 fft_block.reg_stage.w_c_in[3]
.sym 50729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[12]
.sym 50731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[11]
.sym 50741 fft_block.reg_stage.w_input_regs[74]
.sym 50747 fft_block.w_fft_in[10]
.sym 50761 fft_block.reg_stage.w_input_regs[77]
.sym 50764 fft_block.reg_stage.w_input_regs[75]
.sym 50765 fft_block.reg_stage.w_input_regs[76]
.sym 50771 fft_block.reg_stage.w_input_regs[77]
.sym 50789 fft_block.reg_stage.w_input_regs[75]
.sym 50797 fft_block.w_fft_in[10]
.sym 50802 fft_block.reg_stage.w_input_regs[76]
.sym 50808 fft_block.reg_stage.w_input_regs[74]
.sym 50816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E_$glb_ce
.sym 50817 CLK$SB_IO_IN_$glb_clk
.sym 50821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_a[4]
.sym 50823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_a[3]
.sym 50832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[14]
.sym 50833 fft_block.reg_stage.w_cps_reg[1]
.sym 50835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[10]
.sym 50837 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[9]
.sym 50839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[14]
.sym 50844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 50845 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[13]
.sym 50846 fft_block.reg_stage.w_input_regs[10]
.sym 50852 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.almost_done
.sym 50860 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 50861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 50866 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 50869 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 50871 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 50873 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 50875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 50877 fft_block.reg_stage.w_input_regs[79]
.sym 50892 $nextpnr_ICESTORM_LC_75$O
.sym 50895 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 50898 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 50901 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 50902 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 50904 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 50907 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 50908 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 50910 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 50912 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 50914 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 50916 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 50919 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 50920 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 50922 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 50924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 50926 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 50928 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 50931 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 50932 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 50937 fft_block.reg_stage.w_input_regs[79]
.sym 50938 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 50942 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_a[1]
.sym 50945 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[4]
.sym 50946 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 50947 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_a[7]
.sym 50949 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[4]
.sym 50958 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 50966 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 50967 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 50971 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[11]
.sym 50973 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[13]
.sym 50975 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[12]
.sym 50977 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[14]
.sym 50988 fft_block.reg_stage.w_input_regs[8]
.sym 50989 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 50990 fft_block.w_fft_in[9]
.sym 50991 fft_block.w_fft_in[10]
.sym 50995 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_a[3]
.sym 50999 fft_block.reg_stage.w_input_regs[9]
.sym 51001 fft_block.reg_stage.w_input_regs[73]
.sym 51002 fft_block.reg_stage.w_input_regs[72]
.sym 51006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 51008 fft_block.w_fft_in[8]
.sym 51019 fft_block.w_fft_in[9]
.sym 51023 fft_block.reg_stage.w_input_regs[73]
.sym 51029 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 51040 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 51041 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_a[3]
.sym 51047 fft_block.w_fft_in[8]
.sym 51052 fft_block.reg_stage.w_input_regs[9]
.sym 51053 fft_block.reg_stage.w_input_regs[72]
.sym 51054 fft_block.reg_stage.w_input_regs[73]
.sym 51055 fft_block.reg_stage.w_input_regs[8]
.sym 51060 fft_block.w_fft_in[10]
.sym 51062 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E_$glb_ce
.sym 51063 CLK$SB_IO_IN_$glb_clk
.sym 51066 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 51067 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 51068 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 51069 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 51070 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 51071 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 51072 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 51083 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 51086 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 51087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 51091 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[4]
.sym 51093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[10]
.sym 51094 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[3]
.sym 51097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[9]
.sym 51098 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[16]
.sym 51099 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 51106 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_a[1]
.sym 51108 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[9]
.sym 51109 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 51110 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[3]
.sym 51114 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 51115 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[1]
.sym 51118 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 51124 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[6]
.sym 51125 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 51126 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 51128 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[0]
.sym 51134 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[8]
.sym 51137 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[2]
.sym 51139 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[1]
.sym 51145 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 51146 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_a[1]
.sym 51153 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[2]
.sym 51160 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[3]
.sym 51163 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[0]
.sym 51164 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 51165 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[9]
.sym 51166 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 51170 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[6]
.sym 51176 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 51181 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[8]
.sym 51186 CLK$SB_IO_IN_$glb_clk
.sym 51187 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 51188 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 51189 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 51190 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[11]
.sym 51191 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[13]
.sym 51192 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[12]
.sym 51193 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[14]
.sym 51194 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[15]
.sym 51195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[10]
.sym 51213 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[12]
.sym 51215 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[11]
.sym 51219 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 51221 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 51230 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[5]
.sym 51231 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[6]
.sym 51233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[9]
.sym 51237 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 51238 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[1]
.sym 51241 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 51244 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[2]
.sym 51248 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[13]
.sym 51249 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[16]
.sym 51251 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[4]
.sym 51252 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[10]
.sym 51254 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[3]
.sym 51255 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[11]
.sym 51257 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[12]
.sym 51258 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[14]
.sym 51259 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[15]
.sym 51261 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 51263 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 51264 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[9]
.sym 51267 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 51269 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[1]
.sym 51270 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[10]
.sym 51271 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 51273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 51275 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[11]
.sym 51276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[2]
.sym 51277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 51279 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 51281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[3]
.sym 51282 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[12]
.sym 51283 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 51285 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 51287 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[13]
.sym 51288 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[4]
.sym 51289 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 51291 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 51293 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[14]
.sym 51294 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[5]
.sym 51295 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 51297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 51299 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[15]
.sym 51300 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[6]
.sym 51301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 51303 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 51305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[16]
.sym 51306 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 51307 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 51312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 51313 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 51314 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 51315 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[16]
.sym 51316 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[17]
.sym 51317 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 51318 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 51326 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 51327 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 51337 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[13]
.sym 51342 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 51347 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 51353 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 51354 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 51355 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 51356 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 51357 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 51361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 51362 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 51363 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 51364 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 51365 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 51367 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 51372 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 51373 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[17]
.sym 51379 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 51381 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 51384 $nextpnr_ICESTORM_LC_23$I3
.sym 51386 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[17]
.sym 51387 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 51388 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 51394 $nextpnr_ICESTORM_LC_23$I3
.sym 51397 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 51398 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 51399 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 51404 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 51409 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 51410 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 51411 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 51415 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 51416 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 51418 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 51421 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 51423 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 51424 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 51428 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 51429 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 51430 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 51432 CLK$SB_IO_IN_$glb_clk
.sym 51433 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 51450 fft_block.reg_stage.w_cps_reg[10]
.sym 51477 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[10]
.sym 51478 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[0]
.sym 51479 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[9]
.sym 51480 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[15]
.sym 51482 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[1]
.sym 51485 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[16]
.sym 51486 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[6]
.sym 51487 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[14]
.sym 51488 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[13]
.sym 51489 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[12]
.sym 51490 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[11]
.sym 51493 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[5]
.sym 51495 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[7]
.sym 51497 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[3]
.sym 51503 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[4]
.sym 51505 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[2]
.sym 51507 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 51509 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[0]
.sym 51510 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[9]
.sym 51513 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 51515 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[10]
.sym 51516 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[1]
.sym 51517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 51519 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 51521 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[2]
.sym 51522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[11]
.sym 51523 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 51525 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 51527 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[3]
.sym 51528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[12]
.sym 51529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 51531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 51533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[4]
.sym 51534 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[13]
.sym 51535 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 51537 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 51539 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[5]
.sym 51540 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[14]
.sym 51541 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 51543 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 51545 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[15]
.sym 51546 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[6]
.sym 51547 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 51549 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 51551 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[7]
.sym 51552 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[16]
.sym 51553 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 51575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 51593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 51613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[8]
.sym 51628 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[17]
.sym 51630 $nextpnr_ICESTORM_LC_31$I3
.sym 51632 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[17]
.sym 51633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[8]
.sym 51634 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 51640 $nextpnr_ICESTORM_LC_31$I3
.sym 52365 CLK$SB_IO_IN
.sym 52397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[4]
.sym 52398 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[6]
.sym 52401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[3]
.sym 52402 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[5]
.sym 52414 fft_block.start_calc
.sym 52430 fft_block.start_calc
.sym 52442 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[0]
.sym 52448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.almost_done
.sym 52449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[1]
.sym 52461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[6]
.sym 52463 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[3]
.sym 52464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 52466 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[4]
.sym 52473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[1]
.sym 52484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[4]
.sym 52489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 52495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[0]
.sym 52502 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[6]
.sym 52509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[3]
.sym 52516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.almost_done
.sym 52517 CLK$SB_IO_IN_$glb_clk
.sym 52523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[6]
.sym 52525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[3]
.sym 52526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 52528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[4]
.sym 52529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[2]
.sym 52538 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[6]
.sym 52566 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[2]
.sym 52578 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 52585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.almost_done
.sym 52600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[1]
.sym 52601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[1]
.sym 52604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[0]
.sym 52615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[2]
.sym 52616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 52617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[3]
.sym 52620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[1]
.sym 52622 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[2]
.sym 52624 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 52629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 52630 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[1]
.sym 52631 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[4]
.sym 52633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[2]
.sym 52642 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[4]
.sym 52648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[1]
.sym 52651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 52652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[1]
.sym 52653 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[1]
.sym 52654 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[0]
.sym 52657 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[2]
.sym 52666 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[1]
.sym 52669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 52675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[3]
.sym 52680 CLK$SB_IO_IN_$glb_clk
.sym 52681 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 52682 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 52685 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.almost_done
.sym 52688 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[1]
.sym 52724 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[5]
.sym 52726 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 52730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[4]
.sym 52732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[5]
.sym 52733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[2]
.sym 52734 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[6]
.sym 52736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 52738 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[3]
.sym 52739 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 52741 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.almost_done
.sym 52742 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[3]
.sym 52744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[5]
.sym 52745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[6]
.sym 52749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[2]
.sym 52750 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[3]
.sym 52751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[4]
.sym 52752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[5]
.sym 52753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 52754 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[2]
.sym 52756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[3]
.sym 52757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[4]
.sym 52758 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[3]
.sym 52759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[4]
.sym 52762 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[5]
.sym 52763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[6]
.sym 52764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[5]
.sym 52765 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[6]
.sym 52768 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 52769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 52770 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 52771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 52774 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[4]
.sym 52775 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[5]
.sym 52776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[4]
.sym 52777 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[5]
.sym 52780 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[6]
.sym 52782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[6]
.sym 52786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[2]
.sym 52787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[3]
.sym 52788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[3]
.sym 52789 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[2]
.sym 52794 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[2]
.sym 52795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[2]
.sym 52798 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[2]
.sym 52802 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.almost_done
.sym 52803 CLK$SB_IO_IN_$glb_clk
.sym 52805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 52811 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 52813 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.almost_done
.sym 52816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.almost_done
.sym 52822 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[2]
.sym 52832 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 52836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 52839 $PACKER_VCC_NET
.sym 52848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 52849 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 52850 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[5]
.sym 52851 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[6]
.sym 52855 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 52856 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[7]
.sym 52857 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.almost_done
.sym 52858 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 52859 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 52861 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[4]
.sym 52862 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[8]
.sym 52870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 52879 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 52880 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 52881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 52882 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 52886 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[5]
.sym 52897 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[6]
.sym 52906 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[7]
.sym 52910 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[8]
.sym 52916 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 52917 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 52922 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[4]
.sym 52925 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.almost_done
.sym 52926 CLK$SB_IO_IN_$glb_clk
.sym 52929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[7]
.sym 52941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[8]
.sym 52948 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.almost_done
.sym 52958 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 52960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 52961 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I3[1]
.sym 52970 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 52973 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 52975 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 52977 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 52979 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 52982 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 52986 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 52989 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 52996 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.almost_done
.sym 52999 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53008 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 53010 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 53011 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 53014 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 53015 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 53017 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53021 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 53029 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 53038 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 53039 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 53041 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 53044 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 53045 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 53046 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 53047 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 53048 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.almost_done
.sym 53049 CLK$SB_IO_IN_$glb_clk
.sym 53052 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 53053 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[5]
.sym 53054 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[4]
.sym 53076 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 53082 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 53084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 53092 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I3[3]
.sym 53102 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 53103 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 53104 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 53105 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 53108 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[7]
.sym 53112 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[8]
.sym 53114 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 53119 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.almost_done
.sym 53125 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 53127 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 53137 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 53138 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 53140 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 53143 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 53144 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I3[3]
.sym 53145 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 53146 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 53150 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 53151 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 53152 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 53158 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[8]
.sym 53161 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[7]
.sym 53171 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.almost_done
.sym 53172 CLK$SB_IO_IN_$glb_clk
.sym 53174 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 53175 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53177 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I3[3]
.sym 53178 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 53179 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 53180 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 53181 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 53187 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 53189 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 53199 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I3[1]
.sym 53203 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 53204 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[3]
.sym 53205 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 53208 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 53209 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 53218 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[7]
.sym 53219 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53220 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 53221 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 53226 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.almost_done
.sym 53235 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[8]
.sym 53236 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 53245 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 53262 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[8]
.sym 53278 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 53279 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53280 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 53281 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 53284 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 53285 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 53286 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53287 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 53292 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[7]
.sym 53294 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.almost_done
.sym 53295 CLK$SB_IO_IN_$glb_clk
.sym 53297 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 53298 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 53299 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[2]
.sym 53300 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 53301 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2[1]
.sym 53302 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[1]
.sym 53303 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 53304 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[2]
.sym 53315 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 53321 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 53322 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 53324 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 53327 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 53328 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53329 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 53331 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 53332 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 53340 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.almost_done
.sym 53342 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 53343 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 53344 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 53345 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 53346 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 53347 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 53348 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[9]
.sym 53350 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 53351 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53352 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 53353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 53354 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 53355 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 53357 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 53358 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 53360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 53362 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53365 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 53368 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 53374 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[9]
.sym 53378 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 53380 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 53383 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 53384 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 53385 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 53386 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 53390 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 53391 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 53395 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 53396 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 53397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 53398 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 53401 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 53402 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 53403 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 53404 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 53407 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 53408 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 53409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53410 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53413 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 53414 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 53415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 53416 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 53417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.almost_done
.sym 53418 CLK$SB_IO_IN_$glb_clk
.sym 53420 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 53421 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 53422 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 53423 spi_out.send_data[1]
.sym 53424 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 53425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 53426 spi_out.send_data[0]
.sym 53427 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 53435 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 53444 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 53445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[3]
.sym 53446 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53448 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 53449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 53450 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 53453 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I3[1]
.sym 53454 spi_out.send_data[2]
.sym 53463 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[2]
.sym 53464 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 53465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 53466 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[0]
.sym 53467 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 53468 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[3]
.sym 53469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 53470 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 53471 fft_block.counter_N[1]
.sym 53472 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53473 fft_block.counter_N[0]
.sym 53477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 53479 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 53481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 53484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 53485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 53488 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53491 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 53492 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 53494 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 53495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 53496 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 53497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 53500 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[0]
.sym 53503 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 53506 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 53507 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 53508 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 53509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 53512 fft_block.counter_N[1]
.sym 53513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53514 fft_block.counter_N[0]
.sym 53515 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53518 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 53519 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 53520 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 53521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 53524 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 53525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[2]
.sym 53526 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[3]
.sym 53527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 53530 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 53532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 53533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 53538 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53539 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 53541 CLK$SB_IO_IN_$glb_clk
.sym 53543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 53544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 53546 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 53547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 53548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[6]
.sym 53549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 53550 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I3[2]
.sym 53558 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53559 fft_block.counter_N[1]
.sym 53567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53569 fft_block.w_fft_in[8]
.sym 53571 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[1]
.sym 53574 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 53575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53577 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 53578 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 53584 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_2_O[1]
.sym 53585 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 53588 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 53590 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 53591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3]
.sym 53592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_2_O[2]
.sym 53593 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 53595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 53596 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[2]
.sym 53597 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[3]
.sym 53599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 53600 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 53601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 53603 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 53604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 53605 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 53606 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_2_O[3]
.sym 53607 fft_block.counter_N[0]
.sym 53608 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 53609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 53610 fft_block.counter_N[1]
.sym 53611 fft_block.counter_N[2]
.sym 53613 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I3[1]
.sym 53614 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_2_O[0]
.sym 53615 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I3[2]
.sym 53617 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 53618 fft_block.counter_N[0]
.sym 53619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 53620 fft_block.counter_N[1]
.sym 53623 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 53624 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 53625 fft_block.counter_N[0]
.sym 53626 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 53629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_2_O[3]
.sym 53630 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_2_O[0]
.sym 53631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_2_O[1]
.sym 53632 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_2_O[2]
.sym 53635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 53636 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 53637 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 53638 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 53641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 53644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 53647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3]
.sym 53648 fft_block.counter_N[2]
.sym 53649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 53650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 53653 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I3[2]
.sym 53654 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 53655 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I3[1]
.sym 53659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[2]
.sym 53660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 53661 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 53662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[3]
.sym 53666 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[3]
.sym 53667 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 53668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 53670 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 53672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 53673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 53678 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 53690 spi_out.send_data[5]
.sym 53691 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 53693 fft_block.counter_N[2]
.sym 53694 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53695 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[3]
.sym 53699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 53701 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 53709 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]
.sym 53712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53713 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 53716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 53717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 53718 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 53719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 53721 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 53722 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 53724 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 53725 fft_block.counter_N[1]
.sym 53727 fft_block.counter_N[0]
.sym 53728 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 53729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 53730 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 53733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 53737 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 53738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 53741 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 53742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 53746 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 53748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 53753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 53755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 53764 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 53766 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 53767 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 53770 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 53772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 53773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 53776 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]
.sym 53777 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 53778 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 53779 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 53782 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 53783 fft_block.counter_N[1]
.sym 53784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53785 fft_block.counter_N[0]
.sym 53787 CLK$SB_IO_IN_$glb_clk
.sym 53791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 53792 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 53793 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 53795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[7]
.sym 53796 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[2]
.sym 53801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[3]
.sym 53803 spi_out.send_data[6]
.sym 53805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 53809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 53811 spi_out.send_data[4]
.sym 53814 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 53816 $PACKER_VCC_NET
.sym 53817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 53818 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 53819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_2_O[2]
.sym 53820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 53824 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 53830 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 53833 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 53834 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 53835 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 53836 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 53837 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 53841 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 53842 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 53844 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 53845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 53846 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 53851 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 53853 fft_block.counter_N[2]
.sym 53854 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 53856 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 53857 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 53859 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 53864 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 53865 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 53866 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 53869 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 53870 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 53871 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 53872 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 53875 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 53876 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 53877 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 53878 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 53881 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 53882 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53887 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 53888 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 53889 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 53890 fft_block.counter_N[2]
.sym 53893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 53895 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 53896 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 53899 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53900 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 53901 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 53902 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 53907 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 53908 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 53913 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 53914 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[3]
.sym 53916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 53917 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 53918 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 53919 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 53929 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 53930 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.almost_done
.sym 53936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 53937 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 53938 spi_out.addr[0]
.sym 53939 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.almost_done
.sym 53940 spi_out.addr[3]
.sym 53941 spi_out.addr[2]
.sym 53943 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 53944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 53946 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 53947 spi_out.addr[0]
.sym 53954 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 53955 fft_block.counter_N[0]
.sym 53956 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 53958 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 53959 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 53960 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 53962 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 53963 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 53964 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 53966 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 53968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 53969 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 53972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 53981 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 53983 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 53988 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 53989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 53992 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 53994 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 54004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 54005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 54006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 54010 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 54011 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 54012 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 54013 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 54016 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 54017 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 54018 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 54019 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 54022 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 54029 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 54030 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 54031 fft_block.counter_N[0]
.sym 54033 CLK$SB_IO_IN_$glb_clk
.sym 54035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54036 $PACKER_VCC_NET
.sym 54037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 54038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 54041 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 54042 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[6]
.sym 54049 fft_block.counter_N[0]
.sym 54050 fft_block.counter_N[1]
.sym 54052 fft_block.counter_N[0]
.sym 54053 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 54055 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 54059 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 54060 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 54061 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 54062 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 54063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 54067 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 54068 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54069 spi_out.addr[3]
.sym 54070 $PACKER_VCC_NET
.sym 54077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 54078 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 54081 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 54082 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 54083 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 54085 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 54086 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 54089 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 54090 spi_out.addr[1]
.sym 54092 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 54093 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 54096 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54097 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 54098 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 54100 spi_out.addr[3]
.sym 54101 spi_out.addr[2]
.sym 54103 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 54107 spi_out.addr[0]
.sym 54109 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 54110 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 54111 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 54112 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 54115 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 54116 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 54117 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 54121 spi_out.addr[0]
.sym 54122 spi_out.addr[1]
.sym 54123 spi_out.addr[2]
.sym 54124 spi_out.addr[3]
.sym 54127 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 54128 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 54129 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 54133 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 54135 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 54136 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 54140 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54141 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 54142 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 54152 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 54153 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 54154 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 54158 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 54159 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54160 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54161 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 54162 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 54163 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 54164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 54165 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 54173 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 54178 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 54181 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 54185 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 54186 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 54188 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 54189 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 54190 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 54199 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54201 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 54202 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 54203 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 54204 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 54205 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 54207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54209 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 54210 spi_out.addr[0]
.sym 54211 spi_out.addr[2]
.sym 54212 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54214 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 54215 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 54219 spi_out.addr[1]
.sym 54221 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 54222 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 54227 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 54229 spi_out.addr[3]
.sym 54232 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 54233 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 54235 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 54240 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 54241 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 54244 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 54245 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 54246 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 54247 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 54250 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 54251 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 54252 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 54253 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 54256 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54258 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54262 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 54263 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 54264 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54265 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 54274 spi_out.addr[2]
.sym 54275 spi_out.addr[1]
.sym 54276 spi_out.addr[3]
.sym 54277 spi_out.addr[0]
.sym 54281 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 54282 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 54283 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 54284 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[7]
.sym 54285 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 54286 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[6]
.sym 54287 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 54288 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 54294 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 54297 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 54298 spi_out.addr[1]
.sym 54299 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 54302 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 54303 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 54307 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 54308 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[6]
.sym 54310 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_2_O[2]
.sym 54316 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 54322 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 54324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 54325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 54327 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 54328 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 54329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 54330 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 54331 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 54333 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 54336 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 54337 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 54339 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 54342 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54343 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 54344 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 54346 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 54347 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 54349 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 54355 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 54357 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 54362 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 54363 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 54364 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 54367 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54368 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 54369 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 54370 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 54373 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 54374 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 54375 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 54376 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54379 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 54380 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 54381 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 54382 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 54385 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 54386 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 54387 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 54388 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 54391 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 54392 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 54393 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 54394 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 54397 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 54398 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 54399 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 54404 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 54408 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[8]
.sym 54416 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 54420 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 54422 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 54426 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 54430 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 54431 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.almost_done
.sym 54436 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[8]
.sym 54437 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[7]
.sym 54438 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[14]
.sym 54451 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 54452 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 54453 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54456 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 54457 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 54458 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 54463 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 54464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[14]
.sym 54465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 54469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 54471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 54472 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 54474 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 54475 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[14]
.sym 54478 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 54479 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 54481 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 54490 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 54491 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 54492 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 54493 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 54496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 54498 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[14]
.sym 54502 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 54503 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 54504 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 54505 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54508 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[14]
.sym 54509 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 54514 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 54516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 54520 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 54522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 54527 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 54528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 54529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_2_O[2]
.sym 54530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 54531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 54533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 54534 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 54544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 54547 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 54552 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[9]
.sym 54553 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[8]
.sym 54554 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 54555 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 54556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[9]
.sym 54557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 54558 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 54560 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 54561 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[14]
.sym 54577 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 54578 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 54585 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 54586 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 54587 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 54588 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54592 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[9]
.sym 54595 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.almost_done
.sym 54596 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 54601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 54602 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 54603 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 54604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 54609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[9]
.sym 54614 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 54616 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 54619 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 54621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 54622 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 54625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 54627 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 54628 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 54632 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 54633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 54634 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 54643 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 54645 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 54647 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.almost_done
.sym 54648 CLK$SB_IO_IN_$glb_clk
.sym 54654 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[6]
.sym 54674 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.almost_done
.sym 54676 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 54677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[10]
.sym 54681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.almost_done
.sym 54682 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 54697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[12]
.sym 54701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[10]
.sym 54702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.almost_done
.sym 54703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[13]
.sym 54704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[11]
.sym 54706 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[14]
.sym 54712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[9]
.sym 54716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[9]
.sym 54723 $nextpnr_ICESTORM_LC_45$O
.sym 54725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[9]
.sym 54729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 54732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[10]
.sym 54733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[9]
.sym 54735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 54738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[11]
.sym 54739 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 54741 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 54743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[12]
.sym 54745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 54747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 54749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[13]
.sym 54751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 54755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[14]
.sym 54757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 54770 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.almost_done
.sym 54771 CLK$SB_IO_IN_$glb_clk
.sym 54774 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 54775 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 54776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 54777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 54778 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[14]
.sym 54780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 54790 fft_block.reg_stage.w_cps_reg[19]
.sym 54798 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 54799 $PACKER_VCC_NET
.sym 54801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[12]
.sym 54814 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[9]
.sym 54817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[14]
.sym 54818 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[9]
.sym 54819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[10]
.sym 54832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[11]
.sym 54836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[13]
.sym 54838 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[12]
.sym 54841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.almost_done
.sym 54846 $nextpnr_ICESTORM_LC_63$O
.sym 54849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[9]
.sym 54852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 54855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[10]
.sym 54856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[9]
.sym 54858 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 54861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[11]
.sym 54862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 54864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 54867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[12]
.sym 54868 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 54870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 54873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[13]
.sym 54874 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 54877 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[14]
.sym 54880 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 54893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.almost_done
.sym 54894 CLK$SB_IO_IN_$glb_clk
.sym 54909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 54915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 54917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 54921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[7]
.sym 54927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[8]
.sym 54952 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 54955 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 54959 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 54982 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 54996 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 55016 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 55017 CLK$SB_IO_IN_$glb_clk
.sym 55019 fft_block.reg_stage.c_data.cosinus[1][0]
.sym 55025 fft_block.reg_stage.c_data.cosinus[1][3]
.sym 55026 fft_block.reg_stage.c_data.cosinus[1][7]
.sym 55043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[13]
.sym 55045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[8]
.sym 55046 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 55048 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[9]
.sym 55049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 55052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 55053 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 55062 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 55069 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 55070 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_a[4]
.sym 55071 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[4]
.sym 55078 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 55087 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 55089 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_a[7]
.sym 55093 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 55111 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_a[4]
.sym 55114 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 55117 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 55119 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_a[7]
.sym 55124 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 55138 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[4]
.sym 55139 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 55140 CLK$SB_IO_IN_$glb_clk
.sym 55144 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_a[7]
.sym 55163 fft_block.reg_stage.w_c_in[3]
.sym 55169 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[10]
.sym 55172 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 55176 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[17]
.sym 55177 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.almost_done
.sym 55185 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[11]
.sym 55186 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 55187 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[12]
.sym 55188 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[6]
.sym 55189 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[15]
.sym 55190 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[4]
.sym 55191 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 55193 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[2]
.sym 55194 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[13]
.sym 55196 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[14]
.sym 55197 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 55198 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[10]
.sym 55199 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[16]
.sym 55201 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[9]
.sym 55202 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 55211 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[5]
.sym 55215 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 55217 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 55218 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[9]
.sym 55221 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 55223 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[10]
.sym 55224 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 55225 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 55227 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 55229 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[2]
.sym 55230 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[11]
.sym 55231 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 55233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 55235 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[12]
.sym 55236 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 55237 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 55239 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 55241 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[4]
.sym 55242 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[13]
.sym 55243 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 55245 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 55247 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[14]
.sym 55248 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[5]
.sym 55249 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 55251 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 55253 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[6]
.sym 55254 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[15]
.sym 55255 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 55257 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 55259 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[16]
.sym 55260 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 55261 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 55265 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[8]
.sym 55267 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[9]
.sym 55268 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 55269 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[5]
.sym 55296 $PACKER_VCC_NET
.sym 55299 $PACKER_VCC_NET
.sym 55301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 55306 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 55308 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 55309 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 55310 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 55311 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 55312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 55313 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 55316 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 55317 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 55318 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 55319 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 55320 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 55321 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 55332 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 55336 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[17]
.sym 55338 $nextpnr_ICESTORM_LC_20$I3
.sym 55340 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[17]
.sym 55341 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 55342 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 55348 $nextpnr_ICESTORM_LC_20$I3
.sym 55351 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 55353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 55354 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 55357 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 55358 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 55360 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 55363 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 55364 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 55365 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 55369 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 55370 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 55372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 55376 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 55377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 55378 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 55382 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 55383 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 55384 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 55386 CLK$SB_IO_IN_$glb_clk
.sym 55387 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 55401 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.almost_done
.sym 55429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 55430 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 55432 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 55437 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 55438 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 55444 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 55446 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 55447 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 55451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 55456 $PACKER_VCC_NET
.sym 55459 $PACKER_VCC_NET
.sym 55461 $nextpnr_ICESTORM_LC_51$O
.sym 55464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 55467 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 55469 $PACKER_VCC_NET
.sym 55470 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 55471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 55473 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 55475 $PACKER_VCC_NET
.sym 55476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 55477 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 55481 $PACKER_VCC_NET
.sym 55482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 55483 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 55486 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 55488 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 55489 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 55492 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 55493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 55495 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 55498 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 55504 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 55505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 55506 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 55507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 55509 CLK$SB_IO_IN_$glb_clk
.sym 55510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 55512 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 55513 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 55514 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 55517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 55518 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 55646 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 55647 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 56472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 56473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 56474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 56475 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[2]
.sym 56476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 56478 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 56516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.almost_done
.sym 56520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[6]
.sym 56536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[5]
.sym 56538 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[3]
.sym 56544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[4]
.sym 56560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[4]
.sym 56566 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[6]
.sym 56584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[3]
.sym 56592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[5]
.sym 56593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.almost_done
.sym 56594 CLK$SB_IO_IN_$glb_clk
.sym 56600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 56601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[4]
.sym 56602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[1]
.sym 56603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 56604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[3]
.sym 56605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[2]
.sym 56606 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[5]
.sym 56607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 56610 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[1]
.sym 56616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.almost_done
.sym 56620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.almost_done
.sym 56642 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[0]
.sym 56648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[6]
.sym 56654 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 56662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 56694 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[4]
.sym 56695 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.almost_done
.sym 56698 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[2]
.sym 56704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[6]
.sym 56705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[3]
.sym 56707 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[5]
.sym 56712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[6]
.sym 56725 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[3]
.sym 56730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[5]
.sym 56740 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[4]
.sym 56749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[2]
.sym 56756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.almost_done
.sym 56757 CLK$SB_IO_IN_$glb_clk
.sym 56759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[0]
.sym 56761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 56764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[1]
.sym 56770 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[9]
.sym 56777 $PACKER_VCC_NET
.sym 56803 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.almost_done
.sym 56809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[0]
.sym 56810 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[1]
.sym 56811 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.almost_done
.sym 56835 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[0]
.sym 56853 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.almost_done
.sym 56870 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[1]
.sym 56879 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.almost_done
.sym 56880 CLK$SB_IO_IN_$glb_clk
.sym 56883 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 56884 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[1]
.sym 56885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[0]
.sym 56887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 56889 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 56892 $PACKER_VCC_NET
.sym 56904 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 56912 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[4]
.sym 56913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[7]
.sym 56932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[7]
.sym 56934 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.almost_done
.sym 56935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[8]
.sym 56957 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[8]
.sym 56992 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[7]
.sym 57002 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.almost_done
.sym 57003 CLK$SB_IO_IN_$glb_clk
.sym 57006 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[1]
.sym 57007 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[2]
.sym 57008 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[3]
.sym 57009 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[4]
.sym 57010 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[5]
.sym 57011 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[6]
.sym 57012 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 57017 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 57031 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[6]
.sym 57035 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[6]
.sym 57036 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 57038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 57066 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 57067 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[8]
.sym 57087 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[8]
.sym 57126 CLK$SB_IO_IN_$glb_clk
.sym 57127 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 57128 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 57129 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 57130 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 57131 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 57132 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 57133 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 57134 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[14]
.sym 57135 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[6]
.sym 57155 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 57157 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[14]
.sym 57171 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[5]
.sym 57173 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 57181 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 57183 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 57195 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[6]
.sym 57198 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 57208 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 57209 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 57210 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 57215 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[6]
.sym 57223 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[5]
.sym 57249 CLK$SB_IO_IN_$glb_clk
.sym 57250 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 57251 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 57252 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 57253 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 57254 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 57255 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57256 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 57257 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 57258 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 57262 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 57266 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 57269 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[5]
.sym 57271 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[4]
.sym 57285 fft_block.counter_N[2]
.sym 57292 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 57293 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 57294 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 57297 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 57299 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 57301 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 57303 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 57306 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 57308 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 57310 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 57311 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I3[3]
.sym 57315 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 57320 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 57327 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 57331 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 57332 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 57334 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 57343 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 57345 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 57349 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 57350 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 57351 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 57352 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I3[3]
.sym 57356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 57357 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57358 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 57361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 57363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 57367 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 57368 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 57369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 57370 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 57377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[5]
.sym 57381 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[3]
.sym 57386 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.almost_done
.sym 57394 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 57397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 57399 spi_out.send_data[0]
.sym 57407 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 57409 spi_out.send_data[1]
.sym 57415 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 57416 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 57417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 57419 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 57421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 57422 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[2]
.sym 57423 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 57424 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[3]
.sym 57426 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 57429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 57430 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 57432 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 57435 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 57437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 57440 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 57442 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 57445 fft_block.counter_N[2]
.sym 57446 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 57448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 57450 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 57454 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 57455 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 57456 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 57457 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57460 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 57462 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 57466 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 57469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 57472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 57473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[2]
.sym 57474 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 57475 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[3]
.sym 57478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 57479 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 57480 fft_block.counter_N[2]
.sym 57481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 57486 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 57490 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 57491 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57492 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 57493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 57494 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 57495 CLK$SB_IO_IN_$glb_clk
.sym 57497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57498 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 57499 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[6]
.sym 57500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 57501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[4]
.sym 57502 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 57503 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 57504 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 57514 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 57521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 57527 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 57529 fft_block.counter_N[1]
.sym 57530 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 57538 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I3[1]
.sym 57540 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 57542 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 57543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 57544 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 57545 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 57546 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 57547 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 57548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[2]
.sym 57549 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 57550 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2[1]
.sym 57551 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2[0]
.sym 57552 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 57554 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57555 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 57556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 57559 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 57560 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[6]
.sym 57561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 57562 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[3]
.sym 57563 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 57564 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[6]
.sym 57566 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 57567 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 57573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 57574 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 57577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 57578 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 57583 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[6]
.sym 57584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[6]
.sym 57590 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2[0]
.sym 57591 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2[1]
.sym 57595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 57597 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 57598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 57601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[3]
.sym 57602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 57603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[2]
.sym 57604 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 57607 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 57608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 57609 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I3[1]
.sym 57610 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 57613 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 57614 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 57615 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 57616 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 57618 CLK$SB_IO_IN_$glb_clk
.sym 57621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[1]
.sym 57622 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[2]
.sym 57623 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[3]
.sym 57624 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[4]
.sym 57625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[5]
.sym 57626 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[6]
.sym 57627 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 57629 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 57630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 57644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 57649 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[14]
.sym 57650 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 57651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[8]
.sym 57654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 57662 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 57666 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 57668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 57670 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 57671 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 57672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 57675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 57677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 57679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 57682 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[7]
.sym 57684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 57686 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 57687 fft_block.counter_N[0]
.sym 57689 fft_block.counter_N[1]
.sym 57690 fft_block.counter_N[2]
.sym 57694 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 57695 fft_block.counter_N[0]
.sym 57696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 57697 fft_block.counter_N[1]
.sym 57700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 57702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 57703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 57706 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 57707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 57709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 57712 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 57715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 57718 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 57719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 57721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 57726 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[7]
.sym 57730 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 57731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 57732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 57733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 57736 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 57737 fft_block.counter_N[2]
.sym 57738 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 57739 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 57741 CLK$SB_IO_IN_$glb_clk
.sym 57742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 57743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 57744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 57745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 57746 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 57747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 57748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 57749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[14]
.sym 57750 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 57757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[6]
.sym 57759 $PACKER_VCC_NET
.sym 57764 $PACKER_VCC_NET
.sym 57768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[7]
.sym 57774 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 57775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 57776 fft_block.counter_N[2]
.sym 57777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 57786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 57787 fft_block.counter_N[0]
.sym 57790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 57791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[2]
.sym 57795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 57797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[3]
.sym 57798 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[7]
.sym 57799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 57800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 57801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 57803 fft_block.counter_N[1]
.sym 57807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 57809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 57810 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 57811 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[8]
.sym 57814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 57817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[3]
.sym 57818 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[2]
.sym 57819 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 57820 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 57823 fft_block.counter_N[1]
.sym 57824 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 57825 fft_block.counter_N[0]
.sym 57826 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 57829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 57830 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 57831 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 57832 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 57836 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 57837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 57841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 57842 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 57843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 57844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 57856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[7]
.sym 57862 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[8]
.sym 57863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 57864 CLK$SB_IO_IN_$glb_clk
.sym 57866 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 57867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 57868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 57869 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_2_O[1]
.sym 57870 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 57871 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 57872 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 57873 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57876 $PACKER_VCC_NET
.sym 57878 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 57882 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 57883 fft_block.counter_N[0]
.sym 57885 spi_out.send_data[2]
.sym 57890 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57892 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 57894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 57908 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57910 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 57916 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 57921 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[8]
.sym 57924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 57928 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 57933 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 57955 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 57958 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 57964 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 57965 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 57979 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[8]
.sym 57982 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 57984 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 57987 CLK$SB_IO_IN_$glb_clk
.sym 57988 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 57989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 57992 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 57995 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[7]
.sym 57999 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[11]
.sym 58000 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[8]
.sym 58011 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 58018 spi_out.addr[1]
.sym 58020 $PACKER_VCC_NET
.sym 58022 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 58023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 58024 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 58030 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58032 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 58033 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 58036 fft_block.counter_N[0]
.sym 58040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_2_O[2]
.sym 58041 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_2_O[1]
.sym 58042 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 58044 fft_block.counter_N[1]
.sym 58048 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.almost_done
.sym 58049 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[9]
.sym 58052 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 58053 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 58061 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[8]
.sym 58072 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[8]
.sym 58075 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58076 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_2_O[2]
.sym 58077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_2_O[1]
.sym 58078 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 58087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_2_O[1]
.sym 58088 fft_block.counter_N[1]
.sym 58089 fft_block.counter_N[0]
.sym 58090 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_2_O[2]
.sym 58093 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 58094 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 58095 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 58096 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 58099 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 58100 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 58101 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 58102 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 58105 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[9]
.sym 58109 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.almost_done
.sym 58110 CLK$SB_IO_IN_$glb_clk
.sym 58112 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 58113 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 58114 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 58115 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[3]
.sym 58116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[4]
.sym 58117 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[5]
.sym 58118 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 58119 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 58124 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 58125 spi_out.send_data[5]
.sym 58136 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 58140 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[8]
.sym 58142 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 58146 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 58147 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 58153 spi_out.addr[3]
.sym 58154 spi_out.addr[2]
.sym 58161 spi_out.addr[3]
.sym 58162 spi_out.addr[2]
.sym 58164 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 58167 spi_out.addr[0]
.sym 58168 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[6]
.sym 58178 spi_out.addr[1]
.sym 58186 spi_out.addr[3]
.sym 58187 spi_out.addr[2]
.sym 58188 spi_out.addr[1]
.sym 58189 spi_out.addr[0]
.sym 58198 spi_out.addr[1]
.sym 58199 spi_out.addr[2]
.sym 58200 spi_out.addr[3]
.sym 58201 spi_out.addr[0]
.sym 58204 spi_out.addr[3]
.sym 58205 spi_out.addr[1]
.sym 58206 spi_out.addr[0]
.sym 58207 spi_out.addr[2]
.sym 58222 spi_out.addr[1]
.sym 58223 spi_out.addr[3]
.sym 58224 spi_out.addr[2]
.sym 58225 spi_out.addr[0]
.sym 58229 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[6]
.sym 58232 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 58233 CLK$SB_IO_IN_$glb_clk
.sym 58236 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[1]
.sym 58237 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[2]
.sym 58238 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[3]
.sym 58239 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[4]
.sym 58240 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[5]
.sym 58241 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[6]
.sym 58242 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 58246 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[9]
.sym 58251 $PACKER_VCC_NET
.sym 58256 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[6]
.sym 58261 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 58266 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 58276 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 58278 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 58279 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[7]
.sym 58282 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 58284 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 58287 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 58294 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 58295 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 58299 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 58301 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 58305 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 58306 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 58311 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 58312 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 58315 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 58316 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 58318 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 58321 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 58323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 58324 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 58329 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[7]
.sym 58333 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 58334 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 58335 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 58336 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 58339 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 58340 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 58342 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 58345 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 58346 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 58347 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 58351 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 58352 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 58354 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 58355 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 58356 CLK$SB_IO_IN_$glb_clk
.sym 58358 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 58359 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 58360 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 58361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 58362 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 58363 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 58364 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 58365 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 58368 $PACKER_VCC_NET
.sym 58370 spi_out.addr[3]
.sym 58372 spi_out.addr[0]
.sym 58376 spi_out.addr[2]
.sym 58384 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[6]
.sym 58389 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 58399 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[8]
.sym 58401 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 58402 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[7]
.sym 58403 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 58405 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 58406 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 58407 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 58410 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 58411 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[8]
.sym 58412 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 58415 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 58416 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 58425 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 58433 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[8]
.sym 58434 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 58438 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 58439 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 58440 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 58441 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 58444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 58445 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[8]
.sym 58446 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 58451 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[8]
.sym 58456 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 58457 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 58458 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 58459 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 58464 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[7]
.sym 58468 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 58469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 58470 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 58471 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 58475 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 58476 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[8]
.sym 58479 CLK$SB_IO_IN_$glb_clk
.sym 58480 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 58481 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 58482 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 58483 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 58484 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 58485 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 58486 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[0]
.sym 58487 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 58488 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[6]
.sym 58496 spi_out.addr[3]
.sym 58498 spi_out.addr[2]
.sym 58499 $PACKER_VCC_NET
.sym 58500 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 58502 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 58503 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[8]
.sym 58504 spi_out.addr[1]
.sym 58507 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 58508 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 58510 spi_out.addr[1]
.sym 58515 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 58525 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 58531 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 58533 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 58552 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[8]
.sym 58555 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 58558 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 58580 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[8]
.sym 58601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 58602 CLK$SB_IO_IN_$glb_clk
.sym 58604 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 58605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 58606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 58607 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 58608 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 58609 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58610 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 58611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 58621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[6]
.sym 58624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.almost_done
.sym 58626 spi_out.addr[0]
.sym 58627 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 58630 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 58632 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 58634 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 58635 fft_block.reg_stage.w_c_in[3]
.sym 58636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[8]
.sym 58638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[14]
.sym 58639 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.almost_done
.sym 58646 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 58651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 58657 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[8]
.sym 58658 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[7]
.sym 58667 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 58668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 58669 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 58672 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.almost_done
.sym 58673 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 58674 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58678 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 58679 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 58680 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 58681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 58684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 58686 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 58691 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 58692 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 58693 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 58696 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 58697 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 58698 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 58699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 58704 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[7]
.sym 58715 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 58717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 58722 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[8]
.sym 58724 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.almost_done
.sym 58725 CLK$SB_IO_IN_$glb_clk
.sym 58727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_a[3]
.sym 58730 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_a[7]
.sym 58732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_a[0]
.sym 58751 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[6]
.sym 58754 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[7]
.sym 58776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[7]
.sym 58781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 58828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[7]
.sym 58848 CLK$SB_IO_IN_$glb_clk
.sym 58849 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 58851 fft_block.reg_stage.c_data.cosinus[2][0]
.sym 58853 fft_block.reg_stage.c_data.cosinus[2][3]
.sym 58857 fft_block.reg_stage.c_data.cosinus[2][7]
.sym 58862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[7]
.sym 58872 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[6]
.sym 58874 fft_block.reg_stage.c_data.cosinus[1][0]
.sym 58882 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 58893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 58905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[13]
.sym 58908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[14]
.sym 58911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[9]
.sym 58912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[12]
.sym 58916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[11]
.sym 58917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[10]
.sym 58919 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[9]
.sym 58923 $nextpnr_ICESTORM_LC_62$O
.sym 58925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[9]
.sym 58929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 58932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[10]
.sym 58933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[9]
.sym 58935 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 58938 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[11]
.sym 58939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 58941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 58944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[12]
.sym 58945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 58947 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 58949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[13]
.sym 58951 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 58954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[14]
.sym 58957 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 58966 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[9]
.sym 58970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 58971 CLK$SB_IO_IN_$glb_clk
.sym 58974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[7]
.sym 58981 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 58986 fft_block.reg_stage.w_c_in[0]
.sym 58993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[13]
.sym 58994 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 58998 fft_block.reg_stage.w_c_in[0]
.sym 59001 fft_block.reg_stage.w_c_in[7]
.sym 59098 fft_block.reg_stage.c_data.cosinus[0][3]
.sym 59099 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 59102 fft_block.reg_stage.c_data.cosinus[0][7]
.sym 59103 fft_block.reg_stage.c_data.cosinus[0][0]
.sym 59110 PIN_21$SB_IO_OUT
.sym 59120 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[8]
.sym 59123 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.almost_done
.sym 59139 fft_block.reg_stage.w_c_in[3]
.sym 59158 fft_block.reg_stage.w_c_in[0]
.sym 59161 fft_block.reg_stage.w_c_in[7]
.sym 59164 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 59171 fft_block.reg_stage.w_c_in[0]
.sym 59208 fft_block.reg_stage.w_c_in[3]
.sym 59212 fft_block.reg_stage.w_c_in[7]
.sym 59216 fft_block.reg_stage.c_map.we_SB_LUT4_I3_1_O
.sym 59217 CLK$SB_IO_IN_$glb_clk
.sym 59223 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_a[7]
.sym 59226 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 59243 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 59252 fft_block.reg_stage.c_data.cosinus[1][3]
.sym 59262 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 59267 fft_block.reg_stage.c_data.cosinus[1][7]
.sym 59306 fft_block.reg_stage.c_data.cosinus[1][7]
.sym 59339 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 59340 CLK$SB_IO_IN_$glb_clk
.sym 59344 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 59359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 59366 fft_block.reg_stage.c_data.cosinus[1][0]
.sym 59367 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_a[7]
.sym 59401 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 59406 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 59408 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 59409 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[9]
.sym 59410 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 59412 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 59414 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[5]
.sym 59416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 59417 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[9]
.sym 59418 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 59419 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 59428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 59429 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 59430 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 59435 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 59442 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[5]
.sym 59463 CLK$SB_IO_IN_$glb_clk
.sym 59464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 59465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 59467 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 59469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_a[1]
.sym 59470 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_a[3]
.sym 59471 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 59472 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_a[0]
.sym 59481 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 59482 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 59490 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 59491 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[1]
.sym 59592 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 59602 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 59630 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 59631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 59633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 59644 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 59647 $PACKER_VCC_NET
.sym 59648 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 59655 $PACKER_VCC_NET
.sym 59661 $nextpnr_ICESTORM_LC_66$O
.sym 59664 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 59667 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 59669 $PACKER_VCC_NET
.sym 59670 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 59671 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 59673 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 59675 $PACKER_VCC_NET
.sym 59676 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 59677 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 59680 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 59682 $PACKER_VCC_NET
.sym 59683 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 59698 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 59699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 59700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 59701 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 59705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 59709 CLK$SB_IO_IN_$glb_clk
.sym 59710 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 59729 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 60551 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 60552 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 60553 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 60554 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 60556 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 60568 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 60584 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 60591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 60593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 60594 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[6]
.sym 60597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[3]
.sym 60601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[4]
.sym 60602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.almost_done
.sym 60606 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[5]
.sym 60607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[6]
.sym 60609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[3]
.sym 60610 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 60612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[4]
.sym 60615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 60618 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 60620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[2]
.sym 60621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 60626 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[6]
.sym 60627 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[6]
.sym 60630 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 60631 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 60632 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 60633 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 60636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[5]
.sym 60637 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[4]
.sym 60638 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 60639 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[4]
.sym 60643 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[2]
.sym 60648 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[3]
.sym 60649 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[4]
.sym 60650 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[3]
.sym 60651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[4]
.sym 60660 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[5]
.sym 60661 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[6]
.sym 60662 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[6]
.sym 60663 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 60670 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.almost_done
.sym 60671 CLK$SB_IO_IN_$glb_clk
.sym 60677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[3]
.sym 60678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[4]
.sym 60679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[6]
.sym 60681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[2]
.sym 60682 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[0]
.sym 60683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[1]
.sym 60684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[5]
.sym 60688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 60703 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 60706 $PACKER_VCC_NET
.sym 60712 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 60719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 60727 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[1]
.sym 60736 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 60755 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[4]
.sym 60756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[3]
.sym 60757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[2]
.sym 60758 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[3]
.sym 60760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[2]
.sym 60764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 60765 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[6]
.sym 60766 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 60767 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 60768 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[5]
.sym 60769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 60781 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 60783 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[2]
.sym 60784 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[3]
.sym 60787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 60788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 60789 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 60790 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 60795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[5]
.sym 60801 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[2]
.sym 60805 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[2]
.sym 60806 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[3]
.sym 60807 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[3]
.sym 60808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[2]
.sym 60812 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[4]
.sym 60820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[3]
.sym 60823 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[6]
.sym 60829 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[2]
.sym 60832 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[2]
.sym 60834 CLK$SB_IO_IN_$glb_clk
.sym 60835 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 60836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[6]
.sym 60838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 60840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[4]
.sym 60841 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[5]
.sym 60842 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 60843 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[3]
.sym 60856 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[7]
.sym 60863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[6]
.sym 60877 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 60880 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[0]
.sym 60881 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 60882 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[1]
.sym 60883 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[1]
.sym 60887 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[1]
.sym 60896 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[2]
.sym 60911 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[1]
.sym 60922 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[1]
.sym 60923 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[1]
.sym 60924 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 60925 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[0]
.sym 60942 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[2]
.sym 60957 CLK$SB_IO_IN_$glb_clk
.sym 60958 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 60959 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 60960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[4]
.sym 60961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[6]
.sym 60962 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 60963 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 60964 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 60965 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 60966 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 60972 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[0]
.sym 60988 $PACKER_VCC_NET
.sym 60991 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 61000 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[0]
.sym 61005 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[1]
.sym 61018 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[6]
.sym 61023 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 61025 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[4]
.sym 61027 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.almost_done
.sym 61041 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 61048 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[1]
.sym 61052 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[0]
.sym 61066 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[6]
.sym 61076 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[4]
.sym 61079 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.almost_done
.sym 61080 CLK$SB_IO_IN_$glb_clk
.sym 61082 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61083 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 61084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61085 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 61086 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61087 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 61088 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 61089 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61095 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[5]
.sym 61103 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[4]
.sym 61109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[6]
.sym 61112 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.almost_done
.sym 61114 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 61117 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 61124 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 61128 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61129 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 61136 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 61138 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 61141 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61150 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 61151 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61155 $nextpnr_ICESTORM_LC_39$O
.sym 61158 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61161 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 61164 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61165 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 61167 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 61169 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61171 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 61173 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 61175 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 61177 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 61179 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 61182 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 61183 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 61185 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 61188 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 61189 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 61191 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 61194 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 61195 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 61197 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 61199 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 61201 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 61205 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 61206 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 61207 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[6]
.sym 61208 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[4]
.sym 61209 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 61210 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[5]
.sym 61211 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 61212 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 61222 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[7]
.sym 61233 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 61239 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 61241 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 61247 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 61251 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 61252 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 61254 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 61255 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[7]
.sym 61257 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 61259 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 61269 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 61277 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 61278 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 61280 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 61282 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 61284 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 61287 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 61288 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 61290 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 61293 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 61294 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 61296 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 61299 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 61300 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 61302 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 61304 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 61306 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 61308 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 61310 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 61312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 61317 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 61318 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 61322 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[7]
.sym 61326 CLK$SB_IO_IN_$glb_clk
.sym 61327 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 61328 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[3]
.sym 61330 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[2]
.sym 61334 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[6]
.sym 61339 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[8]
.sym 61341 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[7]
.sym 61349 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[4]
.sym 61353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 61355 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 61357 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 61358 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 61359 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 61363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 61369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 61376 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 61379 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 61380 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 61381 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 61383 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 61386 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 61391 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 61392 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 61399 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 61405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 61411 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 61415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 61416 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 61417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 61422 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 61426 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 61427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 61429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 61432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 61441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 61446 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 61448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 61449 CLK$SB_IO_IN_$glb_clk
.sym 61451 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 61452 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 61453 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 61454 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 61455 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 61456 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[2]
.sym 61457 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 61458 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 61473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 61478 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[5]
.sym 61480 $PACKER_VCC_NET
.sym 61481 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.almost_done
.sym 61482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[3]
.sym 61484 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[2]
.sym 61498 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[3]
.sym 61502 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[5]
.sym 61519 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 61545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[5]
.sym 61570 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[3]
.sym 61571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 61572 CLK$SB_IO_IN_$glb_clk
.sym 61574 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 61575 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[0]
.sym 61576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61578 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[1]
.sym 61579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 61580 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 61598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[7]
.sym 61617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 61618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[3]
.sym 61619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[4]
.sym 61620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[5]
.sym 61621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[6]
.sym 61625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[2]
.sym 61626 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[5]
.sym 61627 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[4]
.sym 61628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[2]
.sym 61629 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 61630 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[3]
.sym 61636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[6]
.sym 61637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[4]
.sym 61641 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[6]
.sym 61642 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 61645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61646 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 61648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 61649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 61650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 61651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 61654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[5]
.sym 61655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[6]
.sym 61656 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[6]
.sym 61657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[5]
.sym 61663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[6]
.sym 61666 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[2]
.sym 61667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[3]
.sym 61668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[3]
.sym 61669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[2]
.sym 61674 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[4]
.sym 61678 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[5]
.sym 61679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[4]
.sym 61680 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[4]
.sym 61681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[5]
.sym 61684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[2]
.sym 61685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[2]
.sym 61690 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[3]
.sym 61691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[4]
.sym 61692 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[4]
.sym 61693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[3]
.sym 61694 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 61695 CLK$SB_IO_IN_$glb_clk
.sym 61697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 61698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[5]
.sym 61699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[1]
.sym 61700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[3]
.sym 61701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[2]
.sym 61702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[0]
.sym 61703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[4]
.sym 61704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 61724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 61730 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 61732 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 61738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 61740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61741 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 61751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 61761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 61762 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 61767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 61770 $nextpnr_ICESTORM_LC_42$O
.sym 61773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 61776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 61779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 61780 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 61782 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 61785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 61786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 61788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 61791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 61792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 61794 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 61796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 61798 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 61800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 61803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 61804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 61806 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 61809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 61810 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 61812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 61814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 61816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 61820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 61821 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 61824 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 61825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 61832 spi_out.send_data[0]
.sym 61838 spi_out.send_data[1]
.sym 61840 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 61844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 61849 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 61851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 61853 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 61855 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 61856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 61861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 61873 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 61874 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 61877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 61881 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 61883 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 61888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 61892 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 61893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 61896 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 61897 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 61899 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 61901 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 61903 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 61905 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 61908 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 61909 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 61911 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 61913 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 61915 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 61917 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 61920 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 61921 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 61923 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 61925 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 61927 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 61931 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 61933 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 61937 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 61943 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 61944 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[7]
.sym 61945 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[6]
.sym 61958 $PACKER_VCC_NET
.sym 61969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 61972 $PACKER_VCC_NET
.sym 61975 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 61977 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.almost_done
.sym 61978 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 61986 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.almost_done
.sym 61990 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 61992 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 61994 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 61996 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 61997 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 61998 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[7]
.sym 61999 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62001 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 62004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 62006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 62019 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 62023 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 62024 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 62025 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 62029 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 62030 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 62031 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 62032 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 62035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 62036 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 62037 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 62042 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[7]
.sym 62050 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 62054 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 62056 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 62059 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 62060 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 62061 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 62063 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.almost_done
.sym 62064 CLK$SB_IO_IN_$glb_clk
.sym 62067 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 62068 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 62069 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 62070 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 62071 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 62072 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 62080 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.almost_done
.sym 62094 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[7]
.sym 62098 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.almost_done
.sym 62101 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 62126 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 62127 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 62131 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[8]
.sym 62141 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 62159 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 62177 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[8]
.sym 62187 CLK$SB_IO_IN_$glb_clk
.sym 62188 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 62189 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[5]
.sym 62190 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[0]
.sym 62191 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[3]
.sym 62193 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[1]
.sym 62194 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[2]
.sym 62195 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[4]
.sym 62210 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 62215 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.almost_done
.sym 62224 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 62232 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 62233 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[3]
.sym 62234 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[4]
.sym 62236 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 62237 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 62239 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 62241 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[3]
.sym 62242 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[4]
.sym 62243 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[5]
.sym 62244 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[6]
.sym 62245 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[6]
.sym 62248 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 62251 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[5]
.sym 62253 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 62254 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[5]
.sym 62256 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[3]
.sym 62260 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[4]
.sym 62263 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[6]
.sym 62264 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 62265 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 62266 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[6]
.sym 62269 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 62270 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 62272 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 62275 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[4]
.sym 62276 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[4]
.sym 62277 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[3]
.sym 62278 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[3]
.sym 62281 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[3]
.sym 62290 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[4]
.sym 62295 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[5]
.sym 62299 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[5]
.sym 62300 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[4]
.sym 62301 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[4]
.sym 62302 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[5]
.sym 62307 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[5]
.sym 62308 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[5]
.sym 62309 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 62310 CLK$SB_IO_IN_$glb_clk
.sym 62313 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 62314 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 62315 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[1]
.sym 62316 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[2]
.sym 62317 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 62318 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[0]
.sym 62319 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 62326 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 62330 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 62334 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[6]
.sym 62339 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 62341 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 62345 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 62346 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[1]
.sym 62347 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 62370 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 62372 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 62375 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 62378 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 62379 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 62380 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 62381 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 62382 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 62385 $nextpnr_ICESTORM_LC_61$O
.sym 62388 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 62391 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 62393 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 62395 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 62397 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 62400 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 62401 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 62403 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 62406 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 62407 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 62409 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 62411 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 62413 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 62415 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 62417 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 62419 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 62421 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 62423 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 62425 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 62427 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 62430 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 62431 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 62435 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[1]
.sym 62436 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 62437 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 62438 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 62439 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 62440 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 62441 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 62442 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 62450 spi_out.addr[2]
.sym 62457 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 62461 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 62465 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 62466 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 62471 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 62476 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 62477 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 62478 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 62479 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[14]
.sym 62480 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 62482 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 62486 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 62487 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 62494 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 62508 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 62511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 62512 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 62514 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 62516 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 62518 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 62520 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 62522 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 62524 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 62526 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 62528 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 62530 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 62532 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 62535 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 62536 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 62538 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 62541 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 62542 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 62546 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[14]
.sym 62547 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 62548 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 62554 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 62558 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 62559 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 62560 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 62561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[15]
.sym 62562 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 62563 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 62564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 62565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 62573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[14]
.sym 62586 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 62587 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 62589 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 62590 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.almost_done
.sym 62592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 62599 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 62602 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[1]
.sym 62606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[7]
.sym 62611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 62619 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 62622 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 62624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 62626 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 62628 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 62635 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 62641 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 62645 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 62651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 62656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 62662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[1]
.sym 62668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 62674 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[7]
.sym 62679 CLK$SB_IO_IN_$glb_clk
.sym 62680 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 62682 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 62683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 62684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 62685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 62686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 62687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 62688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 62694 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[6]
.sym 62696 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[1]
.sym 62701 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.almost_done
.sym 62702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[7]
.sym 62705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 62706 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.almost_done
.sym 62708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 62709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 62710 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 62712 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 62714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 62716 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 62724 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 62726 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 62728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 62730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 62731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 62732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 62735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_a[0]
.sym 62736 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 62740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.almost_done
.sym 62745 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[7]
.sym 62746 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 62756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 62762 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 62764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_a[0]
.sym 62768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[7]
.sym 62776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 62780 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 62785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 62786 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 62788 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 62791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 62792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 62793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 62794 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 62797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 62798 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 62799 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 62801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.almost_done
.sym 62802 CLK$SB_IO_IN_$glb_clk
.sym 62804 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 62805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 62806 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 62807 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 62808 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_a[1]
.sym 62809 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 62810 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 62811 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 62820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 62832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 62838 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 62839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 62846 fft_block.reg_stage.c_data.cosinus[2][0]
.sym 62847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 62852 fft_block.reg_stage.c_data.cosinus[2][7]
.sym 62856 fft_block.reg_stage.c_data.cosinus[2][3]
.sym 62878 fft_block.reg_stage.c_data.cosinus[2][3]
.sym 62896 fft_block.reg_stage.c_data.cosinus[2][7]
.sym 62910 fft_block.reg_stage.c_data.cosinus[2][0]
.sym 62924 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 62925 CLK$SB_IO_IN_$glb_clk
.sym 62928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 62929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 62930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 62931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 62932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 62942 spi_out.addr[1]
.sym 62946 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 62953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 62957 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 62960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 62962 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 62979 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 62980 fft_block.reg_stage.w_c_in[0]
.sym 62982 fft_block.reg_stage.w_c_in[3]
.sym 62984 fft_block.reg_stage.w_c_in[7]
.sym 63007 fft_block.reg_stage.w_c_in[0]
.sym 63019 fft_block.reg_stage.w_c_in[3]
.sym 63046 fft_block.reg_stage.w_c_in[7]
.sym 63047 fft_block.reg_stage.c_map.we_SB_LUT4_I3_2_O
.sym 63048 CLK$SB_IO_IN_$glb_clk
.sym 63052 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 63057 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.almost_done
.sym 63062 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 63066 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 63071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.almost_done
.sym 63074 fft_block.reg_stage.w_c_in[3]
.sym 63081 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.almost_done
.sym 63113 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 63120 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 63133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 63171 CLK$SB_IO_IN_$glb_clk
.sym 63172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 63179 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_a[3]
.sym 63180 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_a[0]
.sym 63190 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.almost_done
.sym 63191 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 63199 fft_block.reg_stage.w_cps_reg[1]
.sym 63202 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.almost_done
.sym 63207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 63208 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 63216 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 63219 fft_block.reg_stage.w_c_in[0]
.sym 63222 fft_block.reg_stage.w_c_in[7]
.sym 63224 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 63234 fft_block.reg_stage.w_c_in[3]
.sym 63259 fft_block.reg_stage.w_c_in[3]
.sym 63267 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 63284 fft_block.reg_stage.w_c_in[7]
.sym 63291 fft_block.reg_stage.w_c_in[0]
.sym 63293 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 63294 CLK$SB_IO_IN_$glb_clk
.sym 63296 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 63299 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 63300 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 63303 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_a[1]
.sym 63310 fft_block.reg_stage.c_map.we_SB_LUT4_I3_3_O
.sym 63323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 63324 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 63325 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 63326 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 63339 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 63348 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 63351 fft_block.reg_stage.c_data.cosinus[0][7]
.sym 63365 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_a[7]
.sym 63397 fft_block.reg_stage.c_data.cosinus[0][7]
.sym 63414 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_a[7]
.sym 63415 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 63416 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 63417 CLK$SB_IO_IN_$glb_clk
.sym 63421 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.almost_done
.sym 63424 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 63445 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 63446 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 63464 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 63482 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[1]
.sym 63484 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 63490 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 63505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 63506 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 63507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[1]
.sym 63508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 63540 CLK$SB_IO_IN_$glb_clk
.sym 63542 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 63543 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 63544 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 63545 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 63546 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 63549 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 63550 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 63565 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.almost_done
.sym 63587 fft_block.reg_stage.c_data.cosinus[1][0]
.sym 63590 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 63591 fft_block.reg_stage.c_data.cosinus[1][3]
.sym 63596 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_a[3]
.sym 63601 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 63606 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_a[0]
.sym 63611 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_a[1]
.sym 63614 fft_block.reg_stage.w_cps_reg[10]
.sym 63617 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 63618 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_a[3]
.sym 63629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 63631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_a[0]
.sym 63640 fft_block.reg_stage.w_cps_reg[10]
.sym 63648 fft_block.reg_stage.c_data.cosinus[1][3]
.sym 63653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 63655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_a[1]
.sym 63661 fft_block.reg_stage.c_data.cosinus[1][0]
.sym 63662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 63663 CLK$SB_IO_IN_$glb_clk
.sym 63666 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 63667 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 63668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 63669 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 63670 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 63671 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 63672 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 63698 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 63710 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 63714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_a[7]
.sym 63765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 63766 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_a[7]
.sym 63788 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 63789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 63790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[16]
.sym 63791 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[17]
.sym 63794 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 63806 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 63943 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 64428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 64599 fft_block.start_calc
.sym 64616 fft_block.start_calc
.sym 64625 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 64626 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 64627 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 64628 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 64629 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 64630 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 64669 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 64671 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 64672 $PACKER_VCC_NET
.sym 64677 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 64678 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 64680 $PACKER_VCC_NET
.sym 64684 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 64685 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 64687 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 64699 $nextpnr_ICESTORM_LC_28$O
.sym 64702 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 64705 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 64707 $PACKER_VCC_NET
.sym 64708 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 64711 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 64713 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 64714 $PACKER_VCC_NET
.sym 64715 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 64717 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 64719 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 64720 $PACKER_VCC_NET
.sym 64721 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 64724 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 64725 $PACKER_VCC_NET
.sym 64727 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 64732 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 64743 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 64746 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 64747 CLK$SB_IO_IN_$glb_clk
.sym 64748 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 64758 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 64759 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 64760 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 64772 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 64815 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.almost_done
.sym 64833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[7]
.sym 64834 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 64837 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[5]
.sym 64838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[3]
.sym 64839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[4]
.sym 64840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[6]
.sym 64850 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[2]
.sym 64852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[1]
.sym 64865 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[4]
.sym 64871 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[5]
.sym 64878 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[7]
.sym 64890 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[3]
.sym 64896 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[1]
.sym 64899 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[2]
.sym 64905 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[6]
.sym 64910 CLK$SB_IO_IN_$glb_clk
.sym 64911 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 64912 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[0]
.sym 64913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 64914 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 64916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[2]
.sym 64918 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[1]
.sym 64919 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 64922 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 64926 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 64954 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[4]
.sym 64955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[6]
.sym 64960 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 64961 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[3]
.sym 64962 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[4]
.sym 64966 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[5]
.sym 64968 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[5]
.sym 64970 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 64980 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.almost_done
.sym 64981 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[4]
.sym 64984 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[3]
.sym 64988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[6]
.sym 64998 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[4]
.sym 64999 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[4]
.sym 65000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[3]
.sym 65001 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 65011 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[4]
.sym 65017 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[5]
.sym 65022 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[5]
.sym 65023 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 65024 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[4]
.sym 65025 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[4]
.sym 65028 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[3]
.sym 65032 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.almost_done
.sym 65033 CLK$SB_IO_IN_$glb_clk
.sym 65035 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 65036 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 65040 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[1]
.sym 65041 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[2]
.sym 65057 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[1]
.sym 65059 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 65066 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 65078 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[4]
.sym 65079 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 65080 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[5]
.sym 65081 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[5]
.sym 65082 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 65083 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[6]
.sym 65084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[6]
.sym 65086 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 65091 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 65092 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 65094 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[6]
.sym 65101 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 65102 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[6]
.sym 65103 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 65105 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[1]
.sym 65109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 65110 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[5]
.sym 65111 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[6]
.sym 65112 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[6]
.sym 65118 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[4]
.sym 65124 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[6]
.sym 65127 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[6]
.sym 65129 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[6]
.sym 65133 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 65134 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 65135 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 65136 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 65140 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[1]
.sym 65147 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 65154 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[5]
.sym 65155 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 65156 CLK$SB_IO_IN_$glb_clk
.sym 65160 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 65161 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 65163 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 65187 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 65192 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 65201 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[2]
.sym 65203 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 65204 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 65205 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[2]
.sym 65206 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65208 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[1]
.sym 65210 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[3]
.sym 65213 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[7]
.sym 65216 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[2]
.sym 65217 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 65220 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 65221 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 65223 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[1]
.sym 65224 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 65226 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[0]
.sym 65229 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[3]
.sym 65232 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 65233 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65234 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 65235 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 65238 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[7]
.sym 65245 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 65251 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 65258 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[2]
.sym 65262 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[2]
.sym 65263 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[2]
.sym 65264 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[3]
.sym 65265 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[3]
.sym 65270 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[2]
.sym 65271 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[2]
.sym 65274 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 65275 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[1]
.sym 65276 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[1]
.sym 65277 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[0]
.sym 65278 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 65279 CLK$SB_IO_IN_$glb_clk
.sym 65281 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[1]
.sym 65282 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[2]
.sym 65284 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[0]
.sym 65287 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[3]
.sym 65297 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[6]
.sym 65324 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.almost_done
.sym 65325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[4]
.sym 65330 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65332 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[4]
.sym 65336 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 65337 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[6]
.sym 65340 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[6]
.sym 65341 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[3]
.sym 65342 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[4]
.sym 65343 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[5]
.sym 65344 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[3]
.sym 65347 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 65350 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[5]
.sym 65351 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[5]
.sym 65352 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[6]
.sym 65353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 65355 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 65356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 65357 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 65358 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 65361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[5]
.sym 65362 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[4]
.sym 65363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[4]
.sym 65364 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[5]
.sym 65369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[6]
.sym 65375 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[4]
.sym 65379 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[4]
.sym 65380 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[3]
.sym 65381 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[3]
.sym 65382 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[4]
.sym 65387 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[5]
.sym 65393 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[6]
.sym 65394 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[6]
.sym 65397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[6]
.sym 65398 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[6]
.sym 65399 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[5]
.sym 65400 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[5]
.sym 65401 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.almost_done
.sym 65402 CLK$SB_IO_IN_$glb_clk
.sym 65404 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[4]
.sym 65405 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[1]
.sym 65406 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[3]
.sym 65407 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[5]
.sym 65408 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[6]
.sym 65409 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[0]
.sym 65411 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[2]
.sym 65428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[5]
.sym 65431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 65463 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.almost_done
.sym 65465 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[6]
.sym 65471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[3]
.sym 65476 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[2]
.sym 65479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[3]
.sym 65490 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[2]
.sym 65514 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[6]
.sym 65524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.almost_done
.sym 65525 CLK$SB_IO_IN_$glb_clk
.sym 65527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[4]
.sym 65528 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[0]
.sym 65530 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 65531 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[1]
.sym 65533 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[5]
.sym 65534 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 65547 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[7]
.sym 65568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 65571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 65576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[3]
.sym 65577 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 65578 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[2]
.sym 65579 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 65582 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[6]
.sym 65583 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 65584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[2]
.sym 65586 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 65587 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 65588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[5]
.sym 65590 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[3]
.sym 65591 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 65592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[4]
.sym 65593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[4]
.sym 65595 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[2]
.sym 65596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[6]
.sym 65597 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 65598 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 65602 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[6]
.sym 65604 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[6]
.sym 65607 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 65608 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 65609 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 65610 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 65613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[2]
.sym 65616 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[2]
.sym 65619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[4]
.sym 65620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[3]
.sym 65621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[3]
.sym 65622 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[4]
.sym 65625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 65626 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 65627 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 65628 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 65634 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[2]
.sym 65637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 65638 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[6]
.sym 65639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[5]
.sym 65640 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[6]
.sym 65643 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[2]
.sym 65644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[3]
.sym 65645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[3]
.sym 65646 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[2]
.sym 65647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 65648 CLK$SB_IO_IN_$glb_clk
.sym 65650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[1]
.sym 65651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[4]
.sym 65652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 65653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[2]
.sym 65654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[6]
.sym 65655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 65656 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[3]
.sym 65659 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 65672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 65685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.almost_done
.sym 65693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[1]
.sym 65696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[0]
.sym 65700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[0]
.sym 65702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 65703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[1]
.sym 65707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[1]
.sym 65711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[6]
.sym 65713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[3]
.sym 65716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[1]
.sym 65717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 65718 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[2]
.sym 65724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[6]
.sym 65732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[0]
.sym 65738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[2]
.sym 65745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[1]
.sym 65750 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[1]
.sym 65754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 65760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[0]
.sym 65761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[1]
.sym 65762 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[1]
.sym 65763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 65769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[3]
.sym 65770 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 65771 CLK$SB_IO_IN_$glb_clk
.sym 65774 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 65775 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 65777 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 65790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 65801 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 65807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 65808 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.almost_done
.sym 65815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[4]
.sym 65819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 65824 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[1]
.sym 65826 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[2]
.sym 65832 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[6]
.sym 65833 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[3]
.sym 65836 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[4]
.sym 65839 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[5]
.sym 65850 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 65854 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[6]
.sym 65860 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[2]
.sym 65866 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[4]
.sym 65874 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[3]
.sym 65877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[1]
.sym 65883 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[5]
.sym 65889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[4]
.sym 65894 CLK$SB_IO_IN_$glb_clk
.sym 65895 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 65898 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 65899 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 65900 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 65901 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 65902 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 65903 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 65923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 65924 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 65929 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[6]
.sym 65931 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 65938 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[7]
.sym 65939 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.almost_done
.sym 65945 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 65955 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 65965 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 65971 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[7]
.sym 65976 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 65996 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 66000 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 66016 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.almost_done
.sym 66017 CLK$SB_IO_IN_$glb_clk
.sym 66025 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 66026 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 66029 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.almost_done
.sym 66034 spi_out.send_data[7]
.sym 66035 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.almost_done
.sym 66079 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 66085 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[7]
.sym 66091 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 66096 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 66102 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 66105 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[7]
.sym 66140 CLK$SB_IO_IN_$glb_clk
.sym 66141 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 66144 spi_out.spi_master.r_SM_CS[1]
.sym 66145 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 66148 spi_out.spi_master.r_SM_CS[0]
.sym 66149 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 66166 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 66167 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 66168 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 66169 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 66172 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 66173 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 66176 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 66177 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.almost_done
.sym 66183 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 66184 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 66185 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 66190 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 66192 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 66197 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 66198 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 66200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 66202 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 66215 $nextpnr_ICESTORM_LC_49$O
.sym 66218 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 66221 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 66224 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 66225 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 66227 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 66230 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 66231 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 66233 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 66236 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 66237 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 66239 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 66241 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 66243 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 66248 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 66249 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 66255 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 66262 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 66263 CLK$SB_IO_IN_$glb_clk
.sym 66266 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 66278 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 66279 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 66283 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 66286 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 66288 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 66289 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 66293 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 66297 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 66311 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[6]
.sym 66320 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[4]
.sym 66322 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[5]
.sym 66324 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[3]
.sym 66334 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[1]
.sym 66335 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[2]
.sym 66342 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[6]
.sym 66345 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[1]
.sym 66352 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[4]
.sym 66363 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[2]
.sym 66370 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[3]
.sym 66377 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[5]
.sym 66386 CLK$SB_IO_IN_$glb_clk
.sym 66387 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 66388 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 66389 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 66416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 66422 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 66423 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 66430 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[1]
.sym 66431 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 66433 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[1]
.sym 66434 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 66438 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[0]
.sym 66439 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[2]
.sym 66440 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[3]
.sym 66442 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[2]
.sym 66444 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 66447 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 66448 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[3]
.sym 66449 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[2]
.sym 66456 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[1]
.sym 66459 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[0]
.sym 66469 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 66474 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[1]
.sym 66475 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[1]
.sym 66476 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 66477 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[0]
.sym 66483 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[1]
.sym 66488 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[2]
.sym 66494 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[3]
.sym 66495 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[3]
.sym 66500 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[0]
.sym 66504 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[2]
.sym 66505 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[2]
.sym 66506 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 66507 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 66508 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 66509 CLK$SB_IO_IN_$glb_clk
.sym 66511 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 66512 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[5]
.sym 66514 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66515 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 66516 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[6]
.sym 66517 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66518 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 66530 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 66539 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.almost_done
.sym 66546 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 66563 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.almost_done
.sym 66566 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[1]
.sym 66568 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 66569 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 66570 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 66575 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[6]
.sym 66576 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[1]
.sym 66581 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[0]
.sym 66582 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[2]
.sym 66588 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[1]
.sym 66594 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 66597 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 66603 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[2]
.sym 66610 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[6]
.sym 66615 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 66624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[1]
.sym 66630 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[0]
.sym 66631 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.almost_done
.sym 66632 CLK$SB_IO_IN_$glb_clk
.sym 66634 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 66635 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 66636 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 66637 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 66638 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 66639 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 66640 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[2]
.sym 66641 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[6]
.sym 66644 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 66651 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[5]
.sym 66660 spi_out.addr[1]
.sym 66662 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 66663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 66664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.almost_done
.sym 66667 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 66669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 66678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 66679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 66681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 66688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 66689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 66690 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 66691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 66692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 66694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 66695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 66696 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 66697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 66698 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 66699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 66702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 66703 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 66704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 66705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 66706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 66708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 66709 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 66710 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 66711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 66714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 66716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 66717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 66721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 66722 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 66723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 66727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 66728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 66729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 66732 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 66733 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 66734 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 66738 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 66739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 66740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 66741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 66747 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 66750 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 66752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 66753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 66755 CLK$SB_IO_IN_$glb_clk
.sym 66756 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 66758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 66759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 66760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 66761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 66762 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 66763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 66764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 66767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 66777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[1]
.sym 66781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 66782 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 66784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 66785 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 66787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.almost_done
.sym 66789 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 66790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 66799 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 66801 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[15]
.sym 66805 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 66808 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 66809 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 66810 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 66812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 66813 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 66816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 66817 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 66826 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 66829 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[16]
.sym 66830 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 66832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 66833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 66836 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 66838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 66839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 66840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 66842 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 66844 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 66845 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 66846 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 66848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 66850 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 66851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 66852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 66854 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 66856 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 66857 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 66858 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 66860 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 66862 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 66863 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 66864 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 66866 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 66868 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[15]
.sym 66869 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 66870 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 66872 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 66874 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[16]
.sym 66875 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 66876 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 66880 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 66881 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 66882 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 66883 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 66884 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 66885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 66886 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[17]
.sym 66887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[16]
.sym 66904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 66905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 66907 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 66908 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 66909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 66912 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 66916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 66921 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_a[3]
.sym 66924 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_a[7]
.sym 66926 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 66927 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 66929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 66932 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 66943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[17]
.sym 66947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 66949 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_a[1]
.sym 66951 fft_block.reg_stage.w_cps_reg[19]
.sym 66953 $nextpnr_ICESTORM_LC_29$I3
.sym 66955 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 66956 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[17]
.sym 66957 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 66963 $nextpnr_ICESTORM_LC_29$I3
.sym 66967 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_a[7]
.sym 66969 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 66975 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 66979 fft_block.reg_stage.w_cps_reg[19]
.sym 66984 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 66985 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_a[3]
.sym 66991 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 66993 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_a[1]
.sym 66998 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 67000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 67001 CLK$SB_IO_IN_$glb_clk
.sym 67004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 67005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 67006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 67007 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 67008 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 67019 spi_out.addr[0]
.sym 67030 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.almost_done
.sym 67032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 67037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 67046 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.almost_done
.sym 67052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 67056 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 67059 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 67063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 67064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 67065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 67069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 67076 $nextpnr_ICESTORM_LC_64$O
.sym 67078 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 67082 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 67084 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 67086 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 67088 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 67090 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 67092 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 67094 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 67097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 67098 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 67100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 67103 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 67104 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 67107 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 67110 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 67123 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.almost_done
.sym 67124 CLK$SB_IO_IN_$glb_clk
.sym 67141 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 67143 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 67144 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 67145 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 67149 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 67156 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.almost_done
.sym 67157 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 67168 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 67171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 67213 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 67242 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 67243 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 67247 CLK$SB_IO_IN_$glb_clk
.sym 67267 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 67273 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 67279 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.almost_done
.sym 67292 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 67297 fft_block.reg_stage.c_data.cosinus[0][0]
.sym 67300 fft_block.reg_stage.c_data.cosinus[0][3]
.sym 67360 fft_block.reg_stage.c_data.cosinus[0][3]
.sym 67365 fft_block.reg_stage.c_data.cosinus[0][0]
.sym 67369 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 67370 CLK$SB_IO_IN_$glb_clk
.sym 67372 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 67373 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[15]
.sym 67375 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 67376 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 67377 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 67378 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 67379 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 67401 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 67405 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 67407 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 67419 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_a[3]
.sym 67420 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_a[1]
.sym 67427 fft_block.reg_stage.w_cps_reg[1]
.sym 67428 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_a[0]
.sym 67439 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 67440 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 67447 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 67448 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_a[3]
.sym 67466 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 67467 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_a[0]
.sym 67471 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_a[1]
.sym 67473 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 67490 fft_block.reg_stage.w_cps_reg[1]
.sym 67492 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 67493 CLK$SB_IO_IN_$glb_clk
.sym 67496 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 67497 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 67498 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 67499 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 67500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 67501 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 67502 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 67507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 67508 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 67510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 67513 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 67515 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 67516 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 67517 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 67519 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 67521 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 67529 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 67538 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 67563 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 67581 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 67583 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 67600 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 67616 CLK$SB_IO_IN_$glb_clk
.sym 67618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 67619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 67620 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 67621 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[15]
.sym 67622 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 67623 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 67624 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 67625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 67631 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 67633 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 67634 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 67637 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 67639 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 67659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 67660 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 67661 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 67665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 67668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 67669 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 67672 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 67680 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 67684 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 67687 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 67692 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 67698 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 67700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 67701 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 67706 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 67711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 67717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 67734 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 67735 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 67736 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 67737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 67739 CLK$SB_IO_IN_$glb_clk
.sym 67740 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 67742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 67743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 67744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 67745 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 67746 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 67747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 67748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 67759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 67760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 67762 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 67783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 67784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 67786 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 67787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 67788 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 67792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[16]
.sym 67793 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[15]
.sym 67794 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 67797 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 67798 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 67800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 67804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 67806 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 67812 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 67814 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 67816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 67817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 67820 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 67822 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 67823 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 67824 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 67826 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 67828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 67829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 67830 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 67832 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 67834 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 67835 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 67836 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 67838 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 67840 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 67841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 67842 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 67844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 67846 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 67847 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 67848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 67850 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 67852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 67853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[15]
.sym 67854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 67856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 67858 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 67859 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[16]
.sym 67860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 67864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 67865 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 67900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 67905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 67910 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 67911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 67922 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 67924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[17]
.sym 67925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 67929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 67930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 67934 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 67937 $nextpnr_ICESTORM_LC_17$I3
.sym 67939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[17]
.sym 67940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 67941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 67947 $nextpnr_ICESTORM_LC_17$I3
.sym 67950 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 67951 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 67953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 67956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 67958 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 67959 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 67976 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 67985 CLK$SB_IO_IN_$glb_clk
.sym 67986 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 68012 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 68646 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 68661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 68672 CLK$SB_IO_IN
.sym 68676 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 68689 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 68704 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 68705 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 68706 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 68707 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]
.sym 68708 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 68746 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 68747 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 68756 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 68757 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 68761 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 68762 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 68765 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]
.sym 68767 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 68771 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 68773 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 68775 $PACKER_VCC_NET
.sym 68777 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 68778 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 68779 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 68780 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]
.sym 68783 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 68784 $PACKER_VCC_NET
.sym 68786 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 68792 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 68798 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 68802 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 68809 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 68823 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 68824 CLK$SB_IO_IN_$glb_clk
.sym 68825 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 68831 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 68834 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R
.sym 68843 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 68857 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 68870 $PACKER_VCC_NET
.sym 68881 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I0_O
.sym 68886 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 68887 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 68894 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 68909 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 68910 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 68916 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 68920 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 68928 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 68930 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 68932 $PACKER_VCC_NET
.sym 68938 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 68939 $nextpnr_ICESTORM_LC_24$O
.sym 68941 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 68945 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[1]
.sym 68947 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 68951 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[2]
.sym 68953 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 68957 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[3]
.sym 68960 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 68963 $nextpnr_ICESTORM_LC_25$I3
.sym 68966 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 68969 $nextpnr_ICESTORM_LC_25$COUT
.sym 68971 $PACKER_VCC_NET
.sym 68973 $nextpnr_ICESTORM_LC_25$I3
.sym 68978 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 68979 $nextpnr_ICESTORM_LC_25$COUT
.sym 68983 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 68991 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[0]
.sym 69022 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 69036 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[2]
.sym 69038 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 69039 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 69040 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 69041 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.almost_done
.sym 69043 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[1]
.sym 69044 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[2]
.sym 69045 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[3]
.sym 69050 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[2]
.sym 69052 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[1]
.sym 69055 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 69058 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[2]
.sym 69059 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[0]
.sym 69060 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[1]
.sym 69061 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 69065 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[0]
.sym 69069 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[2]
.sym 69070 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[3]
.sym 69071 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[2]
.sym 69072 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 69075 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 69076 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 69077 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 69078 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 69087 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[2]
.sym 69099 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[1]
.sym 69105 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[2]
.sym 69106 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[1]
.sym 69107 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[1]
.sym 69108 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[2]
.sym 69109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.almost_done
.sym 69110 CLK$SB_IO_IN_$glb_clk
.sym 69112 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[3]
.sym 69114 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[5]
.sym 69115 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[1]
.sym 69117 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[4]
.sym 69118 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[2]
.sym 69153 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[0]
.sym 69155 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 69158 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 69167 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[1]
.sym 69169 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[3]
.sym 69180 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[1]
.sym 69182 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[1]
.sym 69183 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[2]
.sym 69186 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[0]
.sym 69187 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 69188 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[1]
.sym 69189 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[1]
.sym 69193 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[3]
.sym 69217 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[1]
.sym 69223 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[2]
.sym 69232 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 69233 CLK$SB_IO_IN_$glb_clk
.sym 69235 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[0]
.sym 69238 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[7]
.sym 69240 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[6]
.sym 69245 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 69263 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 69266 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.almost_done
.sym 69267 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 69298 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 69300 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[0]
.sym 69303 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 69323 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 69328 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 69341 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[0]
.sym 69355 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 69356 CLK$SB_IO_IN_$glb_clk
.sym 69358 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[0]
.sym 69361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[3]
.sym 69362 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[2]
.sym 69365 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[1]
.sym 69379 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 69382 spi_out.spi_master.master_ready
.sym 69389 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 69391 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 69392 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 69418 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[3]
.sym 69423 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[0]
.sym 69426 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.almost_done
.sym 69427 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[2]
.sym 69430 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[1]
.sym 69432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[1]
.sym 69438 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[2]
.sym 69452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[0]
.sym 69471 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[3]
.sym 69478 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.almost_done
.sym 69479 CLK$SB_IO_IN_$glb_clk
.sym 69487 spi_out.spi_master.master_ready
.sym 69523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[1]
.sym 69529 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[2]
.sym 69533 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[7]
.sym 69534 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[6]
.sym 69538 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[4]
.sym 69548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[3]
.sym 69549 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[5]
.sym 69557 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[5]
.sym 69561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[2]
.sym 69567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[4]
.sym 69573 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[6]
.sym 69581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[7]
.sym 69585 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[1]
.sym 69599 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[3]
.sym 69602 CLK$SB_IO_IN_$glb_clk
.sym 69603 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 69606 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 69607 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 69611 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 69628 $PACKER_VCC_NET
.sym 69630 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 69635 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 69645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[4]
.sym 69646 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[4]
.sym 69647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 69648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[5]
.sym 69650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[0]
.sym 69651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[5]
.sym 69653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[1]
.sym 69654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[1]
.sym 69656 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.almost_done
.sym 69658 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 69669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[4]
.sym 69670 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[0]
.sym 69673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[1]
.sym 69678 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[4]
.sym 69686 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[0]
.sym 69696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[1]
.sym 69697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 69698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[1]
.sym 69699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[0]
.sym 69704 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[1]
.sym 69717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[5]
.sym 69720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[4]
.sym 69721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 69722 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[4]
.sym 69723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[5]
.sym 69724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.almost_done
.sym 69725 CLK$SB_IO_IN_$glb_clk
.sym 69727 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[1]
.sym 69729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[0]
.sym 69730 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[2]
.sym 69731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[4]
.sym 69732 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[5]
.sym 69733 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[3]
.sym 69744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.almost_done
.sym 69758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 69759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 69761 spi_out.send_data[2]
.sym 69762 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 69768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[6]
.sym 69786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.almost_done
.sym 69787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[2]
.sym 69790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[3]
.sym 69792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[1]
.sym 69794 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[0]
.sym 69796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[4]
.sym 69797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[5]
.sym 69802 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[1]
.sym 69807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[4]
.sym 69814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[0]
.sym 69821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[2]
.sym 69827 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[6]
.sym 69832 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[5]
.sym 69837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[3]
.sym 69847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.almost_done
.sym 69848 CLK$SB_IO_IN_$glb_clk
.sym 69850 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 69851 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 69852 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 69853 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 69854 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 69855 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 69856 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 69857 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 69860 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 69872 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[6]
.sym 69882 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 69883 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 69902 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 69911 spi_out.send_data[1]
.sym 69915 spi_out.send_data[0]
.sym 69921 spi_out.send_data[2]
.sym 69932 spi_out.send_data[0]
.sym 69939 spi_out.send_data[2]
.sym 69948 spi_out.send_data[1]
.sym 69970 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 69971 CLK$SB_IO_IN_$glb_clk
.sym 69973 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 69974 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 69975 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 69976 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 69977 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 69978 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 69979 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 69980 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 69997 spi_out.send_data[5]
.sym 70001 spi_out.spi_master.r_SM_CS[1]
.sym 70003 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 70004 PIN_16_SB_LUT4_O_I3[1]
.sym 70015 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 70017 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 70018 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 70022 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 70024 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 70032 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 70033 $PACKER_VCC_NET
.sym 70034 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 70041 $PACKER_VCC_NET
.sym 70043 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 70046 $nextpnr_ICESTORM_LC_0$O
.sym 70048 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 70052 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[2]
.sym 70054 $PACKER_VCC_NET
.sym 70055 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 70058 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[3]
.sym 70060 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 70061 $PACKER_VCC_NET
.sym 70062 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[2]
.sym 70064 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[4]
.sym 70066 $PACKER_VCC_NET
.sym 70067 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 70068 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[3]
.sym 70070 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[5]
.sym 70072 $PACKER_VCC_NET
.sym 70073 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 70074 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[4]
.sym 70077 $PACKER_VCC_NET
.sym 70078 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 70080 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[5]
.sym 70084 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 70091 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 70093 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 70094 CLK$SB_IO_IN_$glb_clk
.sym 70095 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 70097 spi_out.start_tx_SB_LUT4_I3_O[2]
.sym 70098 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 70100 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 70107 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 70110 spi_out.send_data[6]
.sym 70114 spi_out.send_data[4]
.sym 70121 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 70139 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 70143 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 70144 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 70150 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 70155 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 70160 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 70162 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 70169 $nextpnr_ICESTORM_LC_5$O
.sym 70172 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 70175 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[1]
.sym 70178 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 70181 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[2]
.sym 70184 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 70187 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[3]
.sym 70189 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 70193 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[4]
.sym 70196 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 70199 $nextpnr_ICESTORM_LC_6$I3
.sym 70202 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 70209 $nextpnr_ICESTORM_LC_6$I3
.sym 70215 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 70219 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 70221 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 70222 PIN_16_SB_LUT4_O_I3[0]
.sym 70226 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 70243 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 70245 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 70246 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 70247 spi_out.spi_master.r_SM_CS[0]
.sym 70275 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 70278 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 70286 spi_out.spi_master.r_SM_CS[1]
.sym 70289 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 70290 spi_out.spi_master.r_SM_CS[0]
.sym 70305 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 70311 spi_out.spi_master.r_SM_CS[1]
.sym 70331 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 70335 spi_out.spi_master.r_SM_CS[1]
.sym 70337 spi_out.spi_master.r_SM_CS[0]
.sym 70339 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_E
.sym 70340 CLK$SB_IO_IN_$glb_clk
.sym 70341 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_S
.sym 70371 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 70373 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 70375 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 70385 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.almost_done
.sym 70403 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 70423 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 70462 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.almost_done
.sym 70463 CLK$SB_IO_IN_$glb_clk
.sym 70479 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.almost_done
.sym 70491 PIN_16_SB_LUT4_O_I3[1]
.sym 70496 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.almost_done
.sym 70510 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 70511 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 70542 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 70546 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 70547 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 70586 CLK$SB_IO_IN_$glb_clk
.sym 70589 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[2]
.sym 70590 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[1]
.sym 70592 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[3]
.sym 70593 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[0]
.sym 70594 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[4]
.sym 70607 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 70618 $PACKER_VCC_NET
.sym 70629 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 70632 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 70633 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 70635 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[2]
.sym 70637 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[1]
.sym 70639 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 70643 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[5]
.sym 70644 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 70645 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 70646 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[2]
.sym 70647 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[1]
.sym 70649 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[3]
.sym 70650 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[0]
.sym 70652 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 70654 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[2]
.sym 70655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[1]
.sym 70656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.almost_done
.sym 70658 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[6]
.sym 70659 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[4]
.sym 70662 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[3]
.sym 70663 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[2]
.sym 70664 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[2]
.sym 70665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 70668 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[5]
.sym 70680 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[1]
.sym 70681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 70682 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[0]
.sym 70683 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[1]
.sym 70686 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 70687 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[4]
.sym 70688 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[3]
.sym 70689 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 70693 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[6]
.sym 70698 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 70699 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 70700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 70701 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 70704 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[1]
.sym 70705 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[2]
.sym 70706 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[1]
.sym 70707 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[2]
.sym 70708 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.almost_done
.sym 70709 CLK$SB_IO_IN_$glb_clk
.sym 70711 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[3]
.sym 70712 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[5]
.sym 70713 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[2]
.sym 70714 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[4]
.sym 70718 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[1]
.sym 70740 spi_out.addr[2]
.sym 70742 spi_out.addr[3]
.sym 70744 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[6]
.sym 70745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 70746 spi_out.addr[0]
.sym 70753 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[5]
.sym 70757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[6]
.sym 70758 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[4]
.sym 70761 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[5]
.sym 70767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[6]
.sym 70768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 70769 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 70770 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.almost_done
.sym 70771 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[4]
.sym 70776 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[3]
.sym 70777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[5]
.sym 70778 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[2]
.sym 70782 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[6]
.sym 70788 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[4]
.sym 70794 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[5]
.sym 70800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[3]
.sym 70805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[6]
.sym 70806 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[6]
.sym 70809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[5]
.sym 70810 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 70811 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[6]
.sym 70812 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[6]
.sym 70815 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 70816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[4]
.sym 70817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[5]
.sym 70818 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 70822 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[2]
.sym 70829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[6]
.sym 70831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.almost_done
.sym 70832 CLK$SB_IO_IN_$glb_clk
.sym 70848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 70859 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 70860 spi_out.addr[1]
.sym 70862 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 70863 $PACKER_VCC_NET
.sym 70864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 70866 spi_out.addr[2]
.sym 70867 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 70868 spi_out.addr[3]
.sym 70883 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 70885 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 70887 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 70890 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[16]
.sym 70892 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 70893 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 70894 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[15]
.sym 70897 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 70898 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 70901 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 70903 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 70904 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 70907 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 70909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 70910 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 70913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 70915 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 70916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 70917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 70919 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 70921 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 70922 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 70923 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 70925 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 70927 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 70928 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 70929 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 70931 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 70933 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 70934 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 70935 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 70937 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 70939 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 70940 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 70941 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 70943 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 70945 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[15]
.sym 70946 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 70947 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 70949 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 70951 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[16]
.sym 70952 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 70953 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 70959 spi_out.addr[2]
.sym 70960 spi_out.addr[3]
.sym 70961 spi_out.addr[4]
.sym 70962 spi_out.addr[0]
.sym 70964 spi_out.addr[1]
.sym 70983 PIN_16_SB_LUT4_O_I3[1]
.sym 70984 spi_out.addr[0]
.sym 70986 PIN_21$SB_IO_OUT
.sym 70993 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 70998 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 70999 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 71000 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 71002 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 71003 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 71004 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[17]
.sym 71006 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 71007 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 71008 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 71015 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 71016 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 71017 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 71019 spi_out.addr[0]
.sym 71023 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 71024 spi_out.addr[2]
.sym 71025 spi_out.addr[3]
.sym 71029 spi_out.addr[1]
.sym 71030 $nextpnr_ICESTORM_LC_27$I3
.sym 71032 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 71033 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[17]
.sym 71034 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 71040 $nextpnr_ICESTORM_LC_27$I3
.sym 71044 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 71045 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 71046 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 71052 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 71056 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 71057 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 71058 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 71061 spi_out.addr[2]
.sym 71062 spi_out.addr[1]
.sym 71063 spi_out.addr[0]
.sym 71064 spi_out.addr[3]
.sym 71068 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 71069 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 71070 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 71073 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 71074 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 71075 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 71078 CLK$SB_IO_IN_$glb_clk
.sym 71079 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 71082 spi_out.start_tx_SB_DFFE_Q_E
.sym 71083 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 71086 spi_out.state_SB_DFFESR_Q_D[0]
.sym 71087 PIN_16_SB_LUT4_O_I3[1]
.sym 71097 spi_out.addr[1]
.sym 71106 $PACKER_VCC_NET
.sym 71115 $PACKER_VCC_NET
.sym 71122 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 71125 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 71127 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 71130 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 71135 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 71137 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 71139 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.almost_done
.sym 71140 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 71153 $nextpnr_ICESTORM_LC_47$O
.sym 71155 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 71159 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 71162 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 71163 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 71165 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 71168 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 71169 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 71171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 71174 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 71175 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 71177 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 71180 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 71181 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 71185 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 71187 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 71200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.almost_done
.sym 71201 CLK$SB_IO_IN_$glb_clk
.sym 71203 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 71204 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 71205 spi_out.state_SB_DFFESR_Q_E
.sym 71206 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 71207 spi_out.addr_SB_DFFESR_Q_R
.sym 71208 spi_out.state_SB_DFFESR_Q_R
.sym 71209 fft_block.fft_finish_SB_LUT4_I0_O[3]
.sym 71210 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 71215 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 71216 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 71228 spi_out.addr_SB_DFFESR_Q_R
.sym 71328 spi_out.count_spi[2]
.sym 71329 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 71330 spi_out.count_spi[4]
.sym 71331 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 71332 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[0]
.sym 71333 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 71359 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 71360 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 71449 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 71450 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 71452 spi_out.count_spi[1]
.sym 71454 spi_out.count_spi[0]
.sym 71490 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 71493 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 71494 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 71498 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 71499 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 71500 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 71502 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 71503 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 71504 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 71505 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 71510 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 71518 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 71523 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 71524 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 71525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 71526 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 71530 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 71531 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 71532 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 71542 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 71543 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 71544 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 71548 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 71556 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 71559 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 71561 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 71562 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 71567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 71570 CLK$SB_IO_IN_$glb_clk
.sym 71571 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 71573 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 71574 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 71575 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 71576 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 71577 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 71578 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 71584 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 71588 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[15]
.sym 71592 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 71596 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 71603 $PACKER_VCC_NET
.sym 71607 $PACKER_VCC_NET
.sym 71613 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 71617 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 71618 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 71619 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 71620 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 71621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 71622 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[15]
.sym 71623 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[16]
.sym 71624 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 71625 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 71626 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 71627 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 71635 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 71645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 71647 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 71648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 71651 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 71653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 71654 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 71655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 71657 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 71659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 71660 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 71661 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 71663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 71665 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 71666 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 71667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 71669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 71671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 71672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 71673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 71675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 71677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 71678 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 71679 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 71681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 71683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 71684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[15]
.sym 71685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 71687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 71689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 71690 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[16]
.sym 71691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 71696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 71697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 71698 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 71700 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[17]
.sym 71701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 71702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 71711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[16]
.sym 71713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 71728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 71731 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 71738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 71739 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 71741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 71742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 71746 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 71748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 71749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 71750 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 71751 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 71755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 71756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 71757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[17]
.sym 71758 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 71759 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 71762 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 71765 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 71768 $nextpnr_ICESTORM_LC_4$I3
.sym 71770 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[17]
.sym 71771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 71772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 71778 $nextpnr_ICESTORM_LC_4$I3
.sym 71781 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 71782 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 71783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 71787 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 71788 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 71790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 71794 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 71795 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 71796 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 71800 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 71801 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 71802 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 71806 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 71807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 71808 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 71812 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 71813 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 71814 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 71816 CLK$SB_IO_IN_$glb_clk
.sym 71817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 71861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 71864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 71866 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 71870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[15]
.sym 71871 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 71873 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 71875 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 71878 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 71881 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 71883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 71884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 71885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[16]
.sym 71886 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 71887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 71891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 71893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 71894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 71897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 71899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 71900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 71901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 71903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 71905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 71906 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 71907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 71909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 71911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 71912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 71913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 71915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 71917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 71918 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 71919 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 71921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 71923 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 71924 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 71925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 71927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 71929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 71930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[15]
.sym 71931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 71933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 71935 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 71936 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[16]
.sym 71937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 71977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 71993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[17]
.sym 72003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 72014 $nextpnr_ICESTORM_LC_18$I3
.sym 72016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 72017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[17]
.sym 72018 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 72024 $nextpnr_ICESTORM_LC_18$I3
.sym 72723 CLK$SB_IO_IN
.sym 72745 CLK$SB_IO_IN
.sym 72780 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 72800 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 72823 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 72824 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 72831 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 72838 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 72841 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]
.sym 72842 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 72852 $nextpnr_ICESTORM_LC_15$O
.sym 72854 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]
.sym 72858 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 72861 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 72865 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 72868 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 72871 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 72873 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]
.sym 72877 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 72878 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 72880 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]
.sym 72885 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]
.sym 72890 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 72891 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 72892 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]
.sym 72899 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 72900 CLK$SB_IO_IN_$glb_clk
.sym 72901 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 72908 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 72917 spi_out.spi_master.master_ready
.sym 72987 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R
.sym 72989 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 72997 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 73023 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 73041 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 73063 CLK$SB_IO_IN_$glb_clk
.sym 73064 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_R
.sym 73110 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 73122 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[1]
.sym 73151 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[1]
.sym 73186 CLK$SB_IO_IN_$glb_clk
.sym 73187 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 73206 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 73242 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[6]
.sym 73243 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[2]
.sym 73245 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[3]
.sym 73249 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 73255 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[5]
.sym 73258 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[4]
.sym 73262 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[4]
.sym 73276 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[6]
.sym 73282 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[2]
.sym 73292 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[5]
.sym 73300 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[3]
.sym 73309 CLK$SB_IO_IN_$glb_clk
.sym 73310 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 73322 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 73344 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 73355 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[1]
.sym 73362 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 73379 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[7]
.sym 73381 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 73388 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[1]
.sym 73405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 73416 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[7]
.sym 73432 CLK$SB_IO_IN_$glb_clk
.sym 73433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 73484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[4]
.sym 73494 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[3]
.sym 73495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[2]
.sym 73504 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 73506 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[1]
.sym 73508 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[1]
.sym 73527 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[4]
.sym 73535 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[3]
.sym 73551 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[2]
.sym 73555 CLK$SB_IO_IN_$glb_clk
.sym 73556 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 73580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[4]
.sym 73585 spi_out.spi_master.master_ready
.sym 73609 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 73611 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 73667 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 73678 CLK$SB_IO_IN_$glb_clk
.sym 73679 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 73680 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73687 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 73710 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 73713 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73728 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 73731 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 73732 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 73734 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 73737 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73743 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 73746 $PACKER_VCC_NET
.sym 73752 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 73753 $nextpnr_ICESTORM_LC_26$O
.sym 73756 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73759 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 73761 $PACKER_VCC_NET
.sym 73762 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 73766 $PACKER_VCC_NET
.sym 73767 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 73769 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 73773 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 73775 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 73796 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 73797 $PACKER_VCC_NET
.sym 73799 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73800 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 73801 CLK$SB_IO_IN_$glb_clk
.sym 73802 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 73804 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 73809 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 73816 spi_out.spi_master.master_ready
.sym 73828 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 73849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[6]
.sym 73855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[2]
.sym 73856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[4]
.sym 73857 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[5]
.sym 73858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[3]
.sym 73860 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[1]
.sym 73879 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[2]
.sym 73889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[1]
.sym 73895 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[3]
.sym 73903 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[5]
.sym 73907 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[6]
.sym 73914 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[4]
.sym 73924 CLK$SB_IO_IN_$glb_clk
.sym 73925 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 73933 PIN_15$SB_IO_OUT
.sym 73958 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 73967 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 73968 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 73969 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 73970 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 73971 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 73972 $PACKER_VCC_NET
.sym 73973 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 73974 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 73975 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 73976 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 73977 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 73978 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 73979 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 73981 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 73982 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 73983 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 73984 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 73988 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 73993 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 73994 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 73995 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 73996 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 74000 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 74001 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 74003 $PACKER_VCC_NET
.sym 74008 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 74012 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 74013 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 74015 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 74018 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 74019 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 74020 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 74024 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 74025 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 74027 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 74030 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 74031 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 74032 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 74036 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 74037 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 74038 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 74039 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 74042 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 74043 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 74044 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 74045 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 74046 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 74047 CLK$SB_IO_IN_$glb_clk
.sym 74048 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_S
.sym 74066 PIN_15$SB_IO_OUT
.sym 74068 $PACKER_VCC_NET
.sym 74091 spi_out.send_data[4]
.sym 74095 spi_out.spi_master.r_SM_CS[0]
.sym 74099 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 74103 spi_out.send_data[3]
.sym 74105 spi_out.send_data[6]
.sym 74107 spi_out.send_data[5]
.sym 74109 spi_out.send_data[7]
.sym 74112 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 74117 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 74118 spi_out.spi_master.master_ready
.sym 74119 spi_out.spi_master.r_SM_CS[1]
.sym 74123 spi_out.send_data[6]
.sym 74129 spi_out.send_data[7]
.sym 74137 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 74141 spi_out.send_data[4]
.sym 74147 spi_out.spi_master.r_SM_CS[1]
.sym 74148 spi_out.spi_master.r_SM_CS[0]
.sym 74153 spi_out.spi_master.master_ready
.sym 74154 spi_out.spi_master.r_SM_CS[1]
.sym 74155 spi_out.spi_master.r_SM_CS[0]
.sym 74156 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 74162 spi_out.send_data[5]
.sym 74168 spi_out.send_data[3]
.sym 74169 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 74170 CLK$SB_IO_IN_$glb_clk
.sym 74191 spi_out.spi_master.r_SM_CS[0]
.sym 74196 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 74203 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_I0_O
.sym 74219 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 74224 PIN_16_SB_LUT4_O_I3[1]
.sym 74231 spi_out.spi_master.r_SM_CS[1]
.sym 74232 spi_out.spi_master.master_ready
.sym 74239 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 74243 spi_out.spi_master.r_SM_CS[0]
.sym 74252 spi_out.spi_master.master_ready
.sym 74253 spi_out.spi_master.r_SM_CS[1]
.sym 74254 spi_out.spi_master.r_SM_CS[0]
.sym 74255 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 74261 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 74270 PIN_16_SB_LUT4_O_I3[1]
.sym 74271 spi_out.spi_master.master_ready
.sym 74272 spi_out.spi_master.r_SM_CS[1]
.sym 74273 spi_out.spi_master.r_SM_CS[0]
.sym 74327 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 74338 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 74339 PIN_16_SB_LUT4_O_I3[1]
.sym 74342 spi_out.spi_master.r_SM_CS[0]
.sym 74343 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 74345 spi_out.start_tx_SB_LUT4_I3_O[2]
.sym 74346 spi_out.spi_master.r_SM_CS[1]
.sym 74347 PIN_16_SB_LUT4_O_I3[0]
.sym 74360 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 74371 spi_out.spi_master.r_SM_CS[0]
.sym 74372 spi_out.spi_master.r_SM_CS[1]
.sym 74381 spi_out.start_tx_SB_LUT4_I3_O[2]
.sym 74382 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 74384 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 74387 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 74411 PIN_16_SB_LUT4_O_I3[1]
.sym 74414 PIN_16_SB_LUT4_O_I3[0]
.sym 74415 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 74416 CLK$SB_IO_IN_$glb_clk
.sym 74429 spi_out.addr_SB_DFFESR_Q_R
.sym 74435 PIN_16_SB_LUT4_O_I3[1]
.sym 74438 PIN_16_SB_LUT4_O_I3[0]
.sym 74565 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[6]
.sym 74572 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.almost_done
.sym 74664 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[3]
.sym 74665 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[2]
.sym 74666 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[4]
.sym 74667 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[5]
.sym 74669 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[0]
.sym 74670 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[1]
.sym 74693 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 74699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 74721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[3]
.sym 74727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[1]
.sym 74730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[2]
.sym 74731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[4]
.sym 74732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.almost_done
.sym 74734 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[0]
.sym 74747 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[2]
.sym 74752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[1]
.sym 74764 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[3]
.sym 74771 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[0]
.sym 74777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[4]
.sym 74784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.almost_done
.sym 74785 CLK$SB_IO_IN_$glb_clk
.sym 74797 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 74809 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 74815 spi_out.addr[2]
.sym 74820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 74829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[5]
.sym 74831 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[4]
.sym 74839 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[6]
.sym 74844 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[3]
.sym 74846 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[2]
.sym 74857 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 74864 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[4]
.sym 74870 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[6]
.sym 74875 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[3]
.sym 74879 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[5]
.sym 74904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[2]
.sym 74908 CLK$SB_IO_IN_$glb_clk
.sym 74909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 74925 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[6]
.sym 75079 spi_out.addr[0]
.sym 75084 spi_out.addr[2]
.sym 75085 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 75086 spi_out.addr[4]
.sym 75087 spi_out.addr_SB_DFFESR_Q_R
.sym 75101 spi_out.addr[3]
.sym 75105 spi_out.addr[1]
.sym 75106 $nextpnr_ICESTORM_LC_2$O
.sym 75108 spi_out.addr[0]
.sym 75112 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 75114 spi_out.addr[1]
.sym 75118 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 75120 spi_out.addr[2]
.sym 75122 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 75124 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 75126 spi_out.addr[3]
.sym 75128 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 75132 spi_out.addr[4]
.sym 75134 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 75137 spi_out.addr[0]
.sym 75149 spi_out.addr[0]
.sym 75152 spi_out.addr[1]
.sym 75153 fft_block.fft_finish_SB_LUT4_I0_O_SB_LUT4_I3_O
.sym 75154 CLK$SB_IO_IN_$glb_clk
.sym 75155 spi_out.addr_SB_DFFESR_Q_R
.sym 75157 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 75158 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 75159 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 75160 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 75161 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 75175 spi_out.addr_SB_DFFESR_Q_R
.sym 75181 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 75197 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 75198 PIN_21$SB_IO_OUT
.sym 75199 spi_out.start_tx_SB_DFFE_Q_E
.sym 75200 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 75203 fft_block.fft_finish_SB_LUT4_I0_O[3]
.sym 75206 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 75209 spi_out.addr[4]
.sym 75226 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 75227 spi_out.state_SB_DFFESR_Q_D[0]
.sym 75242 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 75243 PIN_21$SB_IO_OUT
.sym 75244 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 75245 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 75248 spi_out.state_SB_DFFESR_Q_D[0]
.sym 75249 fft_block.fft_finish_SB_LUT4_I0_O[3]
.sym 75251 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 75266 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 75267 spi_out.addr[4]
.sym 75268 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 75269 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 75275 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 75276 spi_out.start_tx_SB_DFFE_Q_E
.sym 75277 CLK$SB_IO_IN_$glb_clk
.sym 75297 $PACKER_VCC_NET
.sym 75312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 75322 spi_out.state_SB_DFFESR_Q_E
.sym 75326 spi_out.state_SB_DFFESR_Q_D[0]
.sym 75329 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 75331 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 75333 spi_out.state_SB_DFFESR_Q_R
.sym 75334 PIN_21$SB_IO_OUT
.sym 75335 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 75337 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 75338 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 75341 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 75350 fft_block.fft_finish_SB_LUT4_I0_O[3]
.sym 75353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 75360 spi_out.state_SB_DFFESR_Q_D[0]
.sym 75365 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 75366 fft_block.fft_finish_SB_LUT4_I0_O[3]
.sym 75367 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 75368 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 75371 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 75372 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 75377 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 75379 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 75384 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 75386 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 75389 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 75390 PIN_21$SB_IO_OUT
.sym 75391 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 75392 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 75395 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 75396 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 75397 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 75398 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 75399 spi_out.state_SB_DFFESR_Q_E
.sym 75400 CLK$SB_IO_IN_$glb_clk
.sym 75401 spi_out.state_SB_DFFESR_Q_R
.sym 75404 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 75422 PIN_21$SB_IO_OUT
.sym 75446 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 75447 spi_out.addr_SB_DFFESR_Q_R
.sym 75453 spi_out.count_spi[2]
.sym 75454 spi_out.count_spi[1]
.sym 75456 spi_out.count_spi[0]
.sym 75457 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[0]
.sym 75470 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 75471 spi_out.count_spi[4]
.sym 75472 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 75475 $nextpnr_ICESTORM_LC_33$O
.sym 75478 spi_out.count_spi[0]
.sym 75481 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 75483 spi_out.count_spi[1]
.sym 75487 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 75489 spi_out.count_spi[2]
.sym 75491 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 75493 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 75496 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 75497 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 75499 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 75501 spi_out.count_spi[4]
.sym 75503 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 75507 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 75509 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 75512 spi_out.count_spi[0]
.sym 75513 spi_out.count_spi[4]
.sym 75514 spi_out.count_spi[1]
.sym 75515 spi_out.count_spi[2]
.sym 75518 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 75519 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 75520 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[0]
.sym 75522 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 75523 CLK$SB_IO_IN_$glb_clk
.sym 75524 spi_out.addr_SB_DFFESR_Q_R
.sym 75526 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 75527 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 75528 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 75529 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 75530 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 75531 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 75532 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 75569 spi_out.count_spi[1]
.sym 75576 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 75579 spi_out.count_spi[0]
.sym 75584 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 75586 spi_out.addr_SB_DFFESR_Q_R
.sym 75593 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 75600 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 75608 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 75617 spi_out.count_spi[1]
.sym 75618 spi_out.count_spi[0]
.sym 75630 spi_out.count_spi[0]
.sym 75645 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_I1_O
.sym 75646 CLK$SB_IO_IN_$glb_clk
.sym 75647 spi_out.addr_SB_DFFESR_Q_R
.sym 75648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 75649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 75650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 75652 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 75653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[16]
.sym 75655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 75663 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 75673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 75693 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 75700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 75702 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 75706 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 75707 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 75711 $PACKER_VCC_NET
.sym 75715 $PACKER_VCC_NET
.sym 75717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 75718 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 75719 $PACKER_VCC_NET
.sym 75721 $nextpnr_ICESTORM_LC_69$O
.sym 75723 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 75727 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 75729 $PACKER_VCC_NET
.sym 75730 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 75731 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 75733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 75735 $PACKER_VCC_NET
.sym 75736 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 75737 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 75740 $PACKER_VCC_NET
.sym 75741 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 75743 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 75746 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 75752 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 75753 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 75754 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 75755 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 75758 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 75769 CLK$SB_IO_IN_$glb_clk
.sym 75770 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 75790 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 75813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 75815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 75819 $PACKER_VCC_NET
.sym 75821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 75823 $PACKER_VCC_NET
.sym 75826 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 75827 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 75837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 75838 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 75844 $nextpnr_ICESTORM_LC_52$O
.sym 75847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 75850 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 75852 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 75853 $PACKER_VCC_NET
.sym 75854 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 75856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 75858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 75859 $PACKER_VCC_NET
.sym 75860 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 75864 $PACKER_VCC_NET
.sym 75865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 75866 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 75875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 75876 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 75877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 75881 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 75882 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 75883 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 75884 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 75888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 75892 CLK$SB_IO_IN_$glb_clk
.sym 75893 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 76165 PIN_21$SB_IO_OUT
.sym 76901 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 76944 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 77062 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 77078 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 77107 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 77139 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 77140 CLK$SB_IO_IN_$glb_clk
.sym 77160 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 77276 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 77300 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 77792 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 77799 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 77802 spi_out.spi_master.master_ready
.sym 77809 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 77820 spi_out.spi_master.master_ready
.sym 77822 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 77832 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 77834 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 77874 spi_out.spi_master.master_ready
.sym 77875 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 77877 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_LUT4_I3_O
.sym 77878 CLK$SB_IO_IN_$glb_clk
.sym 77879 spi_out.spi_master.master_ready
.sym 77926 spi_out.spi_master.master_ready
.sym 77941 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 77946 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 77952 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 77961 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 77990 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 77992 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 77993 spi_out.spi_master.master_ready
.sym 78001 CLK$SB_IO_IN_$glb_clk
.sym 78045 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 78050 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 78051 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 78069 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 78071 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 78119 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 78120 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 78121 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 78122 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 78123 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_E
.sym 78124 CLK$SB_IO_IN_$glb_clk
.sym 78375 PIN_16$SB_IO_OUT
.sym 78386 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.almost_done
.sym 78785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[5]
.sym 78786 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[6]
.sym 78792 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[4]
.sym 78795 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 78798 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[3]
.sym 78804 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[1]
.sym 78807 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[2]
.sym 78816 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[4]
.sym 78822 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[3]
.sym 78828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[5]
.sym 78834 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[6]
.sym 78846 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[1]
.sym 78853 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[2]
.sym 78862 CLK$SB_IO_IN_$glb_clk
.sym 78863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 78875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 79121 PIN_21$SB_IO_OUT
.sym 79275 $PACKER_VCC_NET
.sym 79276 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 79277 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 79279 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 79283 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 79287 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 79303 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 79306 $nextpnr_ICESTORM_LC_60$O
.sym 79308 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 79312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 79314 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 79315 $PACKER_VCC_NET
.sym 79316 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 79318 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 79320 $PACKER_VCC_NET
.sym 79321 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 79322 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 79325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 79327 $PACKER_VCC_NET
.sym 79328 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 79331 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 79332 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 79333 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 79334 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 79337 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 79354 CLK$SB_IO_IN_$glb_clk
.sym 79355 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 79389 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 79507 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 79511 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 79525 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 79531 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 79545 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 79565 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 79567 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 79568 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 79600 CLK$SB_IO_IN_$glb_clk
.sym 79601 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 79621 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 79636 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 79645 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 79648 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[16]
.sym 79649 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 79653 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 79655 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 79658 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 79659 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 79664 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 79669 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[15]
.sym 79670 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 79671 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 79672 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 79673 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 79675 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 79677 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 79678 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 79681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 79683 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 79684 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 79685 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 79687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 79689 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 79690 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 79691 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 79693 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 79695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 79696 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 79697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 79699 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 79701 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 79702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 79703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 79705 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 79707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 79708 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 79709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 79711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 79713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[15]
.sym 79714 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 79715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 79717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 79719 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 79720 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[16]
.sym 79721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 79761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 79766 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 79772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 79774 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 79775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 79776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 79780 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 79786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 79787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[17]
.sym 79788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 79792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 79796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 79798 $nextpnr_ICESTORM_LC_7$I3
.sym 79800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[17]
.sym 79801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 79802 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 79808 $nextpnr_ICESTORM_LC_7$I3
.sym 79811 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 79812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 79814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 79823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 79824 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 79825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 79829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 79830 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 79832 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 79842 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 79843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 79844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 79846 CLK$SB_IO_IN_$glb_clk
.sym 79847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O_$glb_sr
.sym 79877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 80598 PIN_21$SB_IO_OUT
.sym 82512 PIN_16_SB_LUT4_O_I3[0]
.sym 82544 PIN_16_SB_LUT4_O_I3[0]
.sym 82592 PIN_16$SB_IO_OUT
.sym 86781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 87154 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 90374 PIN_15$SB_IO_OUT
.sym 92965 PIN_21$SB_IO_OUT
.sym 93471 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 97212 PIN_21$SB_IO_OUT
.sym 98896 PIN_16$SB_IO_OUT
.sym 101395 PIN_14$SB_IO_OUT
.sym 103114 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 104669 PIN_21$SB_IO_OUT
.sym 104685 PIN_21$SB_IO_OUT
.sym 104952 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 104972 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 105006 CLK$SB_IO_IN_$glb_clk
.sym 105026 PIN_14$SB_IO_OUT
.sym 106012 PIN_15$SB_IO_OUT
.sym 110581 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 114531 PIN_16$SB_IO_OUT
.sym 117879 PIN_15$SB_IO_OUT
.sym 119096 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 121334 PIN_14$SB_IO_OUT
.sym 121820 PIN_15$SB_IO_OUT
.sym 126889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 126896 PIN_16$SB_IO_OUT
.sym 131803 PIN_16$SB_IO_OUT
.sym 134262 PIN_14$SB_IO_OUT
.sym 134275 PIN_14$SB_IO_OUT
.sym 134382 PIN_15$SB_IO_OUT
.sym 134391 PIN_15$SB_IO_OUT
.sym 134650 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 134681 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 134694 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_DFFNE_Q_E
.sym 134711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 134712 PIN_16$SB_IO_OUT
.sym 134723 PIN_16$SB_IO_OUT
.sym 134726 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 135175 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 135179 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 135180 $PACKER_VCC_NET
.sym 135181 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 135183 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 135184 $PACKER_VCC_NET
.sym 135185 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 135187 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 135188 $PACKER_VCC_NET
.sym 135189 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 135190 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 135191 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[1]
.sym 135192 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[2]
.sym 135193 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[3]
.sym 135205 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.count[0]
.sym 135207 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 135211 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 135212 $PACKER_VCC_NET
.sym 135213 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 135215 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 135216 $PACKER_VCC_NET
.sym 135217 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 135219 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 135220 $PACKER_VCC_NET
.sym 135221 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 135229 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 135234 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[0]
.sym 135235 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[1]
.sym 135236 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[2]
.sym 135237 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.count[3]
.sym 135239 fft_block.reg_stage.w_cps_reg[28]
.sym 135240 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[3]
.sym 135241 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 135245 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 135248 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 135249 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_a[3]
.sym 135251 fft_block.reg_stage.w_cps_reg[28]
.sym 135252 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[2]
.sym 135253 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 135256 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 135257 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 135261 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[5]
.sym 135265 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 135268 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 135269 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_a[6]
.sym 135272 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 135273 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_a[5]
.sym 135274 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 135286 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 135290 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 135294 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 135300 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 135301 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_a[0]
.sym 135303 fft_block.reg_stage.w_cps_reg[34]
.sym 135304 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[8]
.sym 135305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 135307 fft_block.reg_stage.w_cps_reg[31]
.sym 135308 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[5]
.sym 135309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 135311 fft_block.reg_stage.w_cps_reg[28]
.sym 135312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[7]
.sym 135313 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 135319 fft_block.reg_stage.w_cps_reg[27]
.sym 135320 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[1]
.sym 135321 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 135327 fft_block.reg_stage.w_cps_reg[31]
.sym 135328 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[6]
.sym 135329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 135331 fft_block.reg_stage.w_cps_reg[28]
.sym 135332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[4]
.sym 135333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 135358 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 135362 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 135382 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 135390 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 135399 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 135403 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 135404 $PACKER_VCC_NET
.sym 135405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 135407 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 135408 $PACKER_VCC_NET
.sym 135409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 135411 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 135412 $PACKER_VCC_NET
.sym 135413 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 135414 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 135415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[1]
.sym 135416 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[2]
.sym 135417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[3]
.sym 135421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.count[0]
.sym 135432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 135433 fft_block.start_calc
.sym 135434 $PACKER_GND_NET
.sym 135443 fft_block.start_calc
.sym 135444 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.almost_done
.sym 135445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 135467 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 135468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 135469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 135486 fft_block.reg_stage.w_cps_reg[35]
.sym 135522 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 135523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 135524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[8]
.sym 135525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 135538 fft_block.reg_stage.w_cps_in[7]
.sym 135550 fft_block.reg_stage.w_cps_in[4]
.sym 135580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 135581 fft_block.start_calc
.sym 135586 $PACKER_GND_NET
.sym 135623 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 135628 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 135630 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[0]
.sym 135631 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3_SB_LUT4_O_I1[1]
.sym 135632 fft_block.stage[1]
.sym 135633 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3_SB_LUT4_O_I1[3]
.sym 135636 fft_block.stage[1]
.sym 135637 fft_block.stage[0]
.sym 135640 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 135641 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 135645 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 135646 fft_block.stage[0]
.sym 135647 fft_block.stage[1]
.sym 135648 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[10]
.sym 135649 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1]
.sym 135651 $PACKER_VCC_NET
.sym 135652 fft_block.reg_stage.idx_map.stage_plus_SB_LUT4_O_1_I3[1]
.sym 135653 fft_block.stage[0]
.sym 135655 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 135659 $PACKER_VCC_NET
.sym 135660 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 135665 $nextpnr_ICESTORM_LC_80$I3
.sym 135669 fft_block.counter_N_SB_DFFESR_Q_E
.sym 135677 fft_block.stage[0]
.sym 135678 fft_block.stage_SB_DFFESR_Q_R
.sym 135692 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 135693 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 135694 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 135695 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 135696 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 135697 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 135700 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 135701 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 135702 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 135706 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 135711 fft_block.sel_in_SB_DFFE_Q_D[1]
.sym 135712 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 135713 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 135714 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 135715 insert_data
.sym 135716 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 135717 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 135730 fft_block.fill_regs
.sym 135737 fft_block.state_SB_DFFESR_Q_R
.sym 135752 fft_block.stage[1]
.sym 135753 fft_block.reg_stage.c_map.state[0]
.sym 135754 fft_block.reg_stage.w_c_map_addr[0]
.sym 135755 fft_block.reg_stage.w_c_map_addr[1]
.sym 135756 fft_block.fill_regs
.sym 135757 fft_block.reg_stage.c_map.state[0]
.sym 135758 fft_block.reg_stage.w_c_map_addr[0]
.sym 135759 fft_block.reg_stage.w_c_map_addr[1]
.sym 135760 fft_block.fill_regs
.sym 135761 fft_block.reg_stage.c_map.state[0]
.sym 135762 fft_block.reg_stage.c_map.we_SB_DFFE_Q_E
.sym 135767 fft_block.reg_stage.w_c_map_addr[0]
.sym 135768 fft_block.reg_stage.w_c_map_addr[1]
.sym 135769 fft_block.reg_stage.w_we_c_map
.sym 135772 fft_block.reg_stage.c_data.cps_in_SB_DFFESR_Q_R[0]
.sym 135773 fft_block.stage[0]
.sym 135781 fft_block.reg_stage.c_map.state[0]
.sym 135802 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 135809 fft_block.reg_stage.w_c_map_addr[0]
.sym 135815 count[0]
.sym 135820 count[1]
.sym 135824 count[2]
.sym 135825 count_SB_DFF_Q_D_SB_LUT4_O_I3[2]
.sym 135828 count[3]
.sym 135829 count_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 135832 count[4]
.sym 135833 count_SB_DFF_Q_D_SB_LUT4_O_I3[4]
.sym 135836 count[5]
.sym 135837 count_SB_DFF_Q_D_SB_LUT4_O_I3[5]
.sym 135840 count[6]
.sym 135841 count_SB_DFF_Q_D_SB_LUT4_O_I3[6]
.sym 135844 count[7]
.sym 135845 count_SB_DFF_Q_D_SB_LUT4_O_I3[7]
.sym 135848 count[8]
.sym 135849 count_SB_DFF_Q_D_SB_LUT4_O_I3[8]
.sym 135852 count[9]
.sym 135853 count_SB_DFF_Q_D_SB_LUT4_O_I3[9]
.sym 135856 count[10]
.sym 135857 count_SB_DFF_Q_D_SB_LUT4_O_I3[10]
.sym 135860 count[11]
.sym 135861 count_SB_DFF_Q_D_SB_LUT4_O_I3[11]
.sym 135864 count[12]
.sym 135865 count_SB_DFF_Q_D_SB_LUT4_O_I3[12]
.sym 135868 count[13]
.sym 135869 count_SB_DFF_Q_D_SB_LUT4_O_I3[13]
.sym 135872 count[14]
.sym 135873 count_SB_DFF_Q_D_SB_LUT4_O_I3[14]
.sym 135876 count[15]
.sym 135877 count_SB_DFF_Q_D_SB_LUT4_O_I3[15]
.sym 135880 count[16]
.sym 135881 count_SB_DFF_Q_D_SB_LUT4_O_I3[16]
.sym 135884 count[17]
.sym 135885 count_SB_DFF_Q_D_SB_LUT4_O_I3[17]
.sym 135888 count[18]
.sym 135889 count_SB_DFF_Q_D_SB_LUT4_O_I3[18]
.sym 135892 count[19]
.sym 135893 count_SB_DFF_Q_D_SB_LUT4_O_I3[19]
.sym 135896 count[20]
.sym 135897 count_SB_DFF_Q_D_SB_LUT4_O_I3[20]
.sym 135898 count[19]
.sym 135899 count[20]
.sym 135900 insert_data
.sym 135901 count[2]
.sym 135902 count[15]
.sym 135903 count[16]
.sym 135904 count[17]
.sym 135905 count[18]
.sym 135909 count[0]
.sym 135975 fft_block.reg_stage.w_cms_reg[11]
.sym 135976 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[3]
.sym 135977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 135979 fft_block.reg_stage.w_cms_reg[11]
.sym 135980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[7]
.sym 135981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 135983 fft_block.reg_stage.w_cms_reg[10]
.sym 135984 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[2]
.sym 135985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 135991 fft_block.reg_stage.w_cms_reg[11]
.sym 135992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[4]
.sym 135993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 135995 fft_block.reg_stage.w_cms_reg[10]
.sym 135996 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[5]
.sym 135997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 136003 fft_block.reg_stage.w_cms_reg[10]
.sym 136004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[6]
.sym 136005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 136010 fft_block.reg_stage.w_cms_reg[16]
.sym 136231 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 136232 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 136233 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 136235 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 136236 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 136237 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 136239 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 136240 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 136241 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 136245 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[6]
.sym 136247 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 136248 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 136249 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 136251 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 136252 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 136253 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 136255 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 136256 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 136257 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 136261 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[3]
.sym 136263 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[9]
.sym 136264 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 136267 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[10]
.sym 136268 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[1]
.sym 136269 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 136271 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[11]
.sym 136272 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[2]
.sym 136273 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 136275 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[12]
.sym 136276 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[3]
.sym 136277 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 136279 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[13]
.sym 136280 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[4]
.sym 136281 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 136283 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[14]
.sym 136284 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[5]
.sym 136285 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 136287 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[15]
.sym 136288 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[6]
.sym 136289 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 136291 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[16]
.sym 136292 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 136293 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 136295 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[17]
.sym 136296 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 136297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 136301 $nextpnr_ICESTORM_LC_13$I3
.sym 136305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[3]
.sym 136308 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 136309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_a[1]
.sym 136311 fft_block.reg_stage.w_cms_reg[28]
.sym 136312 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[5]
.sym 136313 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 136315 fft_block.reg_stage.w_cms_reg[28]
.sym 136316 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[2]
.sym 136317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 136319 fft_block.reg_stage.w_cms_reg[27]
.sym 136320 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[4]
.sym 136321 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 136323 fft_block.reg_stage.w_cms_reg[27]
.sym 136324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[3]
.sym 136325 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 136329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 136331 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 136332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 136333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 136336 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 136337 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_a[4]
.sym 136341 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 136343 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 136344 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 136345 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 136349 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[5]
.sym 136352 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 136353 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_a[2]
.sym 136357 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[4]
.sym 136360 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 136361 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.p_a[7]
.sym 136363 fft_block.reg_stage.w_cms_reg[28]
.sym 136364 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[6]
.sym 136365 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 136367 fft_block.reg_stage.w_cms_reg[27]
.sym 136368 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[1]
.sym 136369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 136371 fft_block.reg_stage.w_cms_reg[27]
.sym 136372 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[7]
.sym 136373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.o_busy
.sym 136376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 136377 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_a[5]
.sym 136380 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 136381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_a[4]
.sym 136384 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 136385 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_a[3]
.sym 136391 fft_block.start_calc
.sym 136392 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.almost_done
.sym 136393 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 136398 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 136409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 136413 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_DFFESS_Q_S
.sym 136421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 136428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 136429 fft_block.start_calc
.sym 136441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy_SB_LUT4_I3_O
.sym 136442 $PACKER_GND_NET
.sym 136455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 136456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 136457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 136461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[5]
.sym 136464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 136465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 136468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[5]
.sym 136469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[4]
.sym 136470 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[5]
.sym 136471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 136472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 136473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 136474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[6]
.sym 136475 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 136476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 136477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 136480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[4]
.sym 136481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[3]
.sym 136487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 136492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 136493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 136496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 136497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 136500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 136501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 136504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 136505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 136508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 136509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 136512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 136513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 136516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 136517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 136520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 136521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 136523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[6]
.sym 136524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[5]
.sym 136525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 136527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 136528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 136529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 136531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[8]
.sym 136532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 136533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 136535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[7]
.sym 136536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 136537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[6]
.sym 136539 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[7]
.sym 136540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 136541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 136543 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 136544 fft_block.reg_stage.w_input_regs[53]
.sym 136545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 136547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 136548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[8]
.sym 136549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[7]
.sym 136551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 136552 fft_block.reg_stage.w_input_regs[55]
.sym 136553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 136555 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 136556 fft_block.reg_stage.w_input_regs[53]
.sym 136557 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[5]
.sym 136559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 136560 fft_block.reg_stage.w_input_regs[55]
.sym 136561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[7]
.sym 136562 fft_block.reg_stage.w_cms_in[1]
.sym 136571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 136572 fft_block.reg_stage.w_input_regs[54]
.sym 136573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 136575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 136576 fft_block.reg_stage.w_input_regs[54]
.sym 136577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[6]
.sym 136578 fft_block.reg_stage.w_cms_in[0]
.sym 136588 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 136589 fft_block.start_calc
.sym 136595 fft_block.start_calc
.sym 136596 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 136597 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 136602 $PACKER_GND_NET
.sym 136615 addr_count[2]
.sym 136616 fft_block.counter_N[2]
.sym 136617 insert_data
.sym 136619 fft_block.reg_stage.w_index_out[0]
.sym 136620 fft_block.reg_stage.w_index_out[2]
.sym 136621 fft_block.reg_stage.w_index_out[1]
.sym 136622 fft_block.reg_stage.w_cms_in[7]
.sym 136627 fft_block.reg_stage.w_index_out[0]
.sym 136628 fft_block.reg_stage.w_index_out[1]
.sym 136629 fft_block.reg_stage.w_index_out[2]
.sym 136630 fft_block.reg_stage.w_cps_in[0]
.sym 136634 fft_block.reg_stage.w_cps_in[8]
.sym 136647 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[0]
.sym 136648 fft_block.stage[1]
.sym 136649 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3[2]
.sym 136650 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 136651 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 136652 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 136653 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 136655 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[0]
.sym 136656 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 136657 fft_block.stage[0]
.sym 136659 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 136660 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1[0]
.sym 136661 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[1]
.sym 136663 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 136664 fft_block.stage[1]
.sym 136665 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_I3[2]
.sym 136667 fft_block.counter_N[0]
.sym 136668 addr_count[0]
.sym 136669 insert_data
.sym 136670 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[0]
.sym 136671 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[1]
.sym 136672 fft_block.stage[1]
.sym 136673 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I3_SB_LUT4_O_I3[3]
.sym 136674 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[0]
.sym 136675 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0[1]
.sym 136676 fft_block.stage[1]
.sym 136677 fft_block.stage[0]
.sym 136679 insert_data
.sym 136684 insert_data
.sym 136687 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[1]
.sym 136688 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[2]
.sym 136689 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_2_I1_SB_LUT4_O_1_I1[3]
.sym 136690 fft_block.reg_stage.idx_map.index_out_SB_LUT4_O_1_I0_SB_LUT4_O_I3[0]
.sym 136694 fft_block.reg_stage.idx_map.stage_plus[1]
.sym 136699 fft_block.counter_N[2]
.sym 136700 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 136701 addr_count_SB_DFFESR_Q_R[2]
.sym 136702 fft_block.counter_N[1]
.sym 136703 fft_block.counter_N[0]
.sym 136705 insert_data
.sym 136709 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 136711 fft_block.counter_N[0]
.sym 136716 fft_block.counter_N[1]
.sym 136720 fft_block.counter_N[2]
.sym 136721 fft_block.counter_N_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 136722 fft_block.stage[0]
.sym 136723 fft_block.stage[1]
.sym 136724 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 136725 fft_block.start_calc_SB_DFFE_Q_E[3]
.sym 136726 insert_data
.sym 136727 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 136728 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 136729 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 136731 fft_block.stage[0]
.sym 136732 fft_block.stage[1]
.sym 136733 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 136737 fft_block.counter_N[0]
.sym 136740 fft_block.counter_N[1]
.sym 136741 fft_block.counter_N[0]
.sym 136742 fft_block.stage[0]
.sym 136743 fft_block.stage[1]
.sym 136744 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 136745 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 136748 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 136749 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 136750 insert_data
.sym 136751 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 136752 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 136753 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[3]
.sym 136754 insert_data
.sym 136755 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2[0]
.sym 136756 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 136757 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[2]
.sym 136758 fft_block.fill_regs_SB_DFFE_Q_D
.sym 136765 fft_block.fill_regs_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 136768 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[0]
.sym 136769 fft_block.sel_in_SB_DFFE_Q_E_SB_LUT4_O_I3[1]
.sym 136780 fft_block.reg_stage.c_map.stage_data[0]
.sym 136781 fft_block.reg_stage.w_cps_in[8]
.sym 136783 fft_block.reg_stage.w_c_map_addr[1]
.sym 136784 fft_block.stage[0]
.sym 136785 fft_block.reg_stage.w_c_map_addr[0]
.sym 136805 fft_block.reg_stage.c_map.stage_data[0]
.sym 136807 fft_block.reg_stage.w_c_map_addr[1]
.sym 136808 fft_block.reg_stage.w_c_map_addr[0]
.sym 136809 fft_block.reg_stage.w_we_c_map
.sym 136811 fft_block.reg_stage.w_c_map_addr[0]
.sym 136812 fft_block.reg_stage.w_c_map_addr[1]
.sym 136813 fft_block.reg_stage.w_we_c_map
.sym 136816 fft_block.reg_stage.w_c_map_addr[0]
.sym 136817 fft_block.reg_stage.w_c_map_addr[1]
.sym 136818 fft_block.reg_stage.c_map.count_data_SB_DFFESR_Q_D[0]
.sym 136823 fft_block.reg_stage.w_c_map_addr[0]
.sym 136824 fft_block.reg_stage.w_c_map_addr[1]
.sym 136825 fft_block.reg_stage.w_we_c_map
.sym 136852 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 136853 fft_block.start_calc
.sym 136858 count[3]
.sym 136859 count[4]
.sym 136860 count[5]
.sym 136861 count[6]
.sym 136862 $PACKER_GND_NET
.sym 136879 count[0]
.sym 136880 count[1]
.sym 136881 insert_data_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 136886 fft_block.reg_stage.w_cms_in[0]
.sym 136894 count[11]
.sym 136895 count[12]
.sym 136896 count[13]
.sym 136897 count[14]
.sym 136898 count[7]
.sym 136899 count[8]
.sym 136900 count[9]
.sym 136901 count[10]
.sym 136912 count[1]
.sym 136913 count[0]
.sym 136918 insert_data_SB_DFF_Q_D_SB_LUT4_O_I0[0]
.sym 136919 insert_data_SB_DFF_Q_D_SB_LUT4_O_I0[1]
.sym 136920 addr_count_SB_DFFESR_Q_R[2]
.sym 136921 insert_data
.sym 136926 insert_data_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 136927 insert_data_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 136928 insert_data_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 136929 insert_data_SB_DFF_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 136934 $PACKER_GND_NET
.sym 136939 fft_block.start_calc
.sym 136940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.almost_done
.sym 136941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 136945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[3]
.sym 136960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 136961 fft_block.start_calc
.sym 136970 fft_block.reg_stage.w_cms_in[1]
.sym 136974 fft_block.reg_stage.w_cps_in[4]
.sym 136978 fft_block.reg_stage.w_cps_in[8]
.sym 136986 fft_block.reg_stage.w_cms_in[7]
.sym 136994 fft_block.reg_stage.w_cps_in[7]
.sym 136998 fft_block.reg_stage.w_cms_in[7]
.sym 137006 fft_block.reg_stage.w_cms_in[1]
.sym 137014 fft_block.reg_stage.w_cps_in[8]
.sym 137022 fft_block.reg_stage.w_cps_in[7]
.sym 137038 fft_block.reg_stage.w_cps_reg[17]
.sym 137255 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[9]
.sym 137256 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 137259 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[10]
.sym 137260 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 137261 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 137263 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[11]
.sym 137264 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[2]
.sym 137265 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 137267 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[12]
.sym 137268 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 137269 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 137271 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[13]
.sym 137272 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[4]
.sym 137273 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 137275 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[14]
.sym 137276 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[5]
.sym 137277 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 137279 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[15]
.sym 137280 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[6]
.sym 137281 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 137283 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[16]
.sym 137284 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 137285 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 137287 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[17]
.sym 137288 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 137289 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 137293 $nextpnr_ICESTORM_LC_14$I3
.sym 137297 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[2]
.sym 137299 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 137300 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 137301 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 137303 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 137304 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 137305 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 137307 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 137308 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 137309 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 137313 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[4]
.sym 137317 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[1]
.sym 137319 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[9]
.sym 137320 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 137323 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[10]
.sym 137324 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 137325 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 137327 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[11]
.sym 137328 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[2]
.sym 137329 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 137331 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[12]
.sym 137332 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 137333 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 137335 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[13]
.sym 137336 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[4]
.sym 137337 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 137339 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[14]
.sym 137340 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[5]
.sym 137341 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 137343 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[15]
.sym 137344 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[6]
.sym 137345 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 137347 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[16]
.sym 137348 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 137349 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 137351 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[17]
.sym 137352 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 137353 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 137357 $nextpnr_ICESTORM_LC_11$I3
.sym 137359 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 137360 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 137361 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 137363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 137364 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 137365 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 137367 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 137368 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 137369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 137371 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 137372 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 137373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 137375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 137376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 137377 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 137379 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 137380 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 137381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 137388 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 137389 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_a[0]
.sym 137390 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 137391 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[9]
.sym 137392 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 137393 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 137396 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 137397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_a[7]
.sym 137401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[6]
.sym 137405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[2]
.sym 137408 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 137409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_a[1]
.sym 137413 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 137416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 137417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_a[6]
.sym 137421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 137422 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 137429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 137433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 137437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137438 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 137444 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 137445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.p_a[2]
.sym 137448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 137449 fft_block.start_calc
.sym 137450 $PACKER_GND_NET
.sym 137455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137456 fft_block.reg_stage.w_input_regs[61]
.sym 137457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 137459 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137460 fft_block.reg_stage.w_input_regs[61]
.sym 137461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[5]
.sym 137464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 137465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 137467 fft_block.start_calc
.sym 137468 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.almost_done
.sym 137469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 137472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 137473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 137475 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137476 fft_block.reg_stage.w_input_regs[60]
.sym 137477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 137479 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137480 fft_block.reg_stage.w_input_regs[62]
.sym 137481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 137483 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137484 fft_block.reg_stage.w_input_regs[59]
.sym 137485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 137487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 137488 fft_block.reg_stage.w_input_regs[58]
.sym 137489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 137491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 137492 fft_block.reg_stage.w_input_regs[58]
.sym 137493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[2]
.sym 137495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137496 fft_block.reg_stage.w_input_regs[60]
.sym 137497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[4]
.sym 137498 fft_block.reg_stage.w_cms_reg[34]
.sym 137503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 137504 fft_block.reg_stage.w_input_regs[59]
.sym 137505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[3]
.sym 137507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 137508 fft_block.reg_stage.w_input_regs[62]
.sym 137509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[6]
.sym 137511 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 137512 fft_block.reg_stage.w_input_regs[63]
.sym 137513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 137517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 137519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 137520 fft_block.reg_stage.w_input_regs[52]
.sym 137521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 137523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 137524 fft_block.reg_stage.w_input_regs[63]
.sym 137525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[7]
.sym 137527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 137528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[2]
.sym 137529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[1]
.sym 137531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[3]
.sym 137532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 137533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_y[2]
.sym 137537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[3]
.sym 137547 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 137548 fft_block.reg_stage.w_input_regs[52]
.sym 137549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[4]
.sym 137551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 137552 fft_block.reg_stage.w_input_regs[51]
.sym 137553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 137562 fft_block.reg_stage.w_c_in[1]
.sym 137567 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 137568 fft_block.reg_stage.w_input_regs[51]
.sym 137569 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[3]
.sym 137575 fft_block.reg_stage.w_cps_reg[25]
.sym 137576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[8]
.sym 137577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 137583 fft_block.reg_stage.w_cms_reg[18]
.sym 137584 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[7]
.sym 137585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 137591 fft_block.reg_stage.w_cms_reg[19]
.sym 137592 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[6]
.sym 137593 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 137595 fft_block.reg_stage.w_cps_reg[19]
.sym 137596 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[7]
.sym 137597 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 137611 fft_block.start_calc
.sym 137612 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.almost_done
.sym 137613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 137622 fft_block.reg_stage.w_cps_reg[26]
.sym 137638 fft_block.reg_stage.w_cps_in[7]
.sym 137642 fft_block.reg_stage.w_cps_in[4]
.sym 137646 fft_block.reg_stage.w_cms_in[1]
.sym 137650 fft_block.reg_stage.w_cps_in[0]
.sym 137654 fft_block.reg_stage.w_cms_in[0]
.sym 137662 fft_block.reg_stage.w_cps_in[8]
.sym 137666 fft_block.reg_stage.w_cms_in[7]
.sym 137671 addr_count[0]
.sym 137676 addr_count[1]
.sym 137680 addr_count[2]
.sym 137681 addr_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 137683 addr_count[1]
.sym 137684 addr_count[2]
.sym 137685 insert_data
.sym 137689 addr_count[0]
.sym 137692 addr_count[1]
.sym 137693 addr_count[0]
.sym 137696 addr_count_SB_DFFESR_Q_R_SB_LUT4_O_I2[0]
.sym 137697 addr_count[2]
.sym 137703 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 137707 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 137708 $PACKER_VCC_NET
.sym 137709 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 137711 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 137712 $PACKER_VCC_NET
.sym 137713 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 137715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 137716 $PACKER_VCC_NET
.sym 137717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 137721 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 137722 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[0]
.sym 137723 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[1]
.sym 137724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[2]
.sym 137725 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.count[3]
.sym 137732 fft_block.counter_N[0]
.sym 137733 fft_block.counter_N[1]
.sym 137745 fft_block.sel_in_SB_DFFE_Q_E
.sym 137762 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 137767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 137768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 137769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 137771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 137772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 137773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 137777 fft_block.reg_stage.w_c_in[7]
.sym 137779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 137780 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 137781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 137782 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 137783 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[9]
.sym 137784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 137785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 137789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 137795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 137796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 137797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 137800 fft_block.reg_stage.w_cps_in[8]
.sym 137801 fft_block.reg_stage.c_map.stage_data[0]
.sym 137808 fft_block.reg_stage.w_cps_in[8]
.sym 137809 fft_block.reg_stage.c_map.stage_data[0]
.sym 137817 fft_block.reg_stage.c_map.stage_data[0]
.sym 137824 fft_block.reg_stage.w_cps_in[8]
.sym 137825 fft_block.reg_stage.c_map.stage_data[0]
.sym 137841 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 137846 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_done_SB_DFFSR_Q_D[0]
.sym 137856 fft_block.reg_stage.w_cps_in[8]
.sym 137857 fft_block.reg_stage.c_map.stage_data[0]
.sym 137864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_done_SB_DFFSR_Q_D[0]
.sym 137865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_done_SB_DFFSR_Q_D[1]
.sym 137866 $PACKER_GND_NET
.sym 137872 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 137873 fft_block.start_calc
.sym 137891 fft_block.start_calc
.sym 137892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.almost_done
.sym 137893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 137902 fft_block.reg_stage.w_cps_in[0]
.sym 137910 fft_block.reg_stage.w_cms_in[0]
.sym 137914 fft_block.reg_stage.w_cps_in[4]
.sym 137922 fft_block.reg_stage.w_c_in[1]
.sym 137926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 137933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[4]
.sym 137936 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 137937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_a[2]
.sym 137940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 137941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_a[3]
.sym 137942 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 137949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 137953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[2]
.sym 137959 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 137960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 137961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 137963 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 137964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 137965 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 137969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 137971 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 137972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 137973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 137975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 137976 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 137977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 137979 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 137980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 137981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 137983 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 137984 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 137985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 137986 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 137987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[9]
.sym 137988 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 137989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 137991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[9]
.sym 137992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 137995 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[10]
.sym 137996 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 137997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 137999 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[11]
.sym 138000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[2]
.sym 138001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 138003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[12]
.sym 138004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 138005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 138007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[13]
.sym 138008 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[4]
.sym 138009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 138011 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[14]
.sym 138012 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[5]
.sym 138013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 138015 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[15]
.sym 138016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[6]
.sym 138017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 138019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[16]
.sym 138020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 138021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 138023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[17]
.sym 138024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 138025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 138029 $nextpnr_ICESTORM_LC_38$I3
.sym 138042 fft_block.reg_stage.w_cms_reg[7]
.sym 138059 fft_block.reg_stage.w_cps_reg[13]
.sym 138060 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[6]
.sym 138061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 138063 fft_block.reg_stage.w_cps_reg[16]
.sym 138064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[8]
.sym 138065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 138071 fft_block.reg_stage.w_cps_reg[13]
.sym 138072 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[5]
.sym 138073 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 138075 fft_block.reg_stage.w_cps_reg[10]
.sym 138076 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[7]
.sym 138077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 138278 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 138285 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[1]
.sym 138289 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[5]
.sym 138294 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 138300 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 138301 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_a[4]
.sym 138304 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 138305 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_a[1]
.sym 138309 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[4]
.sym 138311 fft_block.reg_stage.w_cps_reg[18]
.sym 138312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[1]
.sym 138313 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 138315 fft_block.reg_stage.w_cps_reg[19]
.sym 138316 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[3]
.sym 138317 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 138320 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 138321 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_a[5]
.sym 138323 fft_block.reg_stage.w_cps_reg[19]
.sym 138324 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[2]
.sym 138325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 138328 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 138329 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_a[2]
.sym 138333 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[2]
.sym 138337 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 138339 fft_block.reg_stage.w_cps_reg[19]
.sym 138340 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[4]
.sym 138341 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 138343 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[9]
.sym 138344 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 138347 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[10]
.sym 138348 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[1]
.sym 138349 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 138351 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[11]
.sym 138352 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[2]
.sym 138353 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 138355 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[12]
.sym 138356 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[3]
.sym 138357 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 138359 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[13]
.sym 138360 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[4]
.sym 138361 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 138363 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[14]
.sym 138364 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[5]
.sym 138365 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 138367 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[15]
.sym 138368 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[6]
.sym 138369 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 138371 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[16]
.sym 138372 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 138373 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 138375 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[17]
.sym 138376 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 138377 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 138381 $nextpnr_ICESTORM_LC_19$I3
.sym 138382 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[5]
.sym 138383 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 138384 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138385 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 138388 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 138389 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 138391 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 138392 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138393 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 138396 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 138397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[3]
.sym 138398 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[4]
.sym 138399 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138400 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 138401 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 138405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.pwire[1]
.sym 138407 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[8]
.sym 138408 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 138411 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[7]
.sym 138412 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 138413 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 138414 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[6]
.sym 138415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138416 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 138417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 138420 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 138421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 138424 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 138425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 138427 fft_block.reg_stage.w_cms_reg[18]
.sym 138428 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[1]
.sym 138429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 138431 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[5]
.sym 138432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[4]
.sym 138444 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 138445 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 138446 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[1]
.sym 138447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 138448 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 138449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 138455 fft_block.reg_stage.w_cms_reg[19]
.sym 138456 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[2]
.sym 138457 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 138459 fft_block.reg_stage.w_cms_reg[18]
.sym 138460 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[3]
.sym 138461 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 138467 fft_block.start_calc
.sym 138468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.almost_done
.sym 138469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 138470 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[2]
.sym 138471 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 138472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 138473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 138474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[4]
.sym 138475 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 138477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 138481 fft_block.reg_stage.w_input_regs[122]
.sym 138483 fft_block.reg_stage.w_cms_reg[18]
.sym 138484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[4]
.sym 138485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 138487 fft_block.reg_stage.w_cps_reg[22]
.sym 138488 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[5]
.sym 138489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 138491 fft_block.reg_stage.w_cms_reg[19]
.sym 138492 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[5]
.sym 138493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 138495 fft_block.reg_stage.w_cps_reg[22]
.sym 138496 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[6]
.sym 138497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.o_busy
.sym 138498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[3]
.sym 138499 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 138500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 138503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 138513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 138516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 138517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 138520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 138521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 138524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 138525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 138528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 138529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 138530 fft_block.reg_stage.w_input_regs[127]
.sym 138533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 138534 fft_block.reg_stage.w_input_regs[57]
.sym 138535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 138536 fft_block.reg_stage.w_input_regs[56]
.sym 138537 fft_block.reg_stage.w_input_regs[120]
.sym 138538 fft_block.w_fft_in[2]
.sym 138542 fft_block.w_fft_in[8]
.sym 138548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_re[1]
.sym 138549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_e_im[1]
.sym 138550 fft_block.reg_stage.w_input_regs[120]
.sym 138551 fft_block.reg_stage.w_input_regs[56]
.sym 138552 fft_block.reg_stage.w_input_regs[57]
.sym 138553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_im[1]
.sym 138558 fft_block.w_fft_in[1]
.sym 138565 fft_block.reg_stage.w_input_regs[120]
.sym 138571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 138572 fft_block.reg_stage.w_input_regs[49]
.sym 138573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 138579 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 138580 fft_block.reg_stage.w_input_regs[50]
.sym 138581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 138582 $PACKER_GND_NET
.sym 138587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 138588 fft_block.reg_stage.w_input_regs[50]
.sym 138589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[2]
.sym 138592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.o_busy
.sym 138593 fft_block.start_calc
.sym 138595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 138596 fft_block.reg_stage.w_input_regs[49]
.sym 138597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.w_neg_b_re[1]
.sym 138599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 138605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 138608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 138609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 138612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 138613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 138616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 138617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 138620 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 138621 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 138624 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 138625 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 138626 fft_block.reg_stage.w_input_regs[119]
.sym 138629 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 138633 fft_block.reg_stage.w_input_regs[112]
.sym 138637 fft_block.reg_stage.w_input_regs[115]
.sym 138638 fft_block.reg_stage.w_cms_reg[25]
.sym 138661 fft_block.reg_stage.w_input_regs[114]
.sym 138662 fft_block.w_fft_in[0]
.sym 138667 fft_block.reg_stage.w_index_out[0]
.sym 138668 fft_block.reg_stage.w_index_out[2]
.sym 138669 fft_block.reg_stage.w_index_out[1]
.sym 138670 fft_block.w_fft_in[2]
.sym 138675 fft_block.reg_stage.w_index_out[2]
.sym 138676 fft_block.reg_stage.w_index_out[0]
.sym 138677 fft_block.reg_stage.w_index_out[1]
.sym 138685 addr_count[2]
.sym 138686 fft_block.w_fft_in[3]
.sym 138691 fft_block.reg_stage.w_index_out[0]
.sym 138692 fft_block.reg_stage.w_index_out[2]
.sym 138693 fft_block.reg_stage.w_index_out[1]
.sym 138696 addr_count_SB_DFFESR_Q_R_SB_LUT4_O_I2[0]
.sym 138697 addr_count[2]
.sym 138699 fft_block.reg_stage.w_index_out[2]
.sym 138700 fft_block.reg_stage.w_index_out[1]
.sym 138701 fft_block.reg_stage.w_index_out[0]
.sym 138708 addr_count[0]
.sym 138709 addr_count[1]
.sym 138711 fft_block.reg_stage.w_index_out[0]
.sym 138712 fft_block.reg_stage.w_index_out[2]
.sym 138713 fft_block.reg_stage.w_index_out[1]
.sym 138714 fft_block.w_fft_in[1]
.sym 138723 fft_block.reg_stage.w_index_out[1]
.sym 138724 fft_block.reg_stage.w_index_out[2]
.sym 138725 fft_block.reg_stage.w_index_out[0]
.sym 138737 fft_block.reg_stage.w_input_regs[64]
.sym 138738 fft_block.w_fft_in[0]
.sym 138748 fft_block.reg_stage.w_input_regs[64]
.sym 138749 fft_block.reg_stage.w_input_regs[0]
.sym 138757 fft_block.reg_stage.w_cps_in[8]
.sym 138760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 138761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_a[4]
.sym 138765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[2]
.sym 138769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[4]
.sym 138773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[3]
.sym 138776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 138777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_a[3]
.sym 138782 fft_block.reg_stage.w_c_in[1]
.sym 138791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[9]
.sym 138792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 138795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[10]
.sym 138796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 138797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 138799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[11]
.sym 138800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[2]
.sym 138801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 138803 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[12]
.sym 138804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 138805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 138807 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[13]
.sym 138808 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[4]
.sym 138809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 138811 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[14]
.sym 138812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[5]
.sym 138813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 138815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[15]
.sym 138816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[6]
.sym 138817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 138819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[16]
.sym 138820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 138821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 138823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[17]
.sym 138824 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 138825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 138829 $nextpnr_ICESTORM_LC_12$I3
.sym 138830 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 138834 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 138840 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 138841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_a[0]
.sym 138845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[5]
.sym 138846 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 138853 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[6]
.sym 138858 fft_block.reg_stage.w_c_in[1]
.sym 138873 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 138878 fft_block.reg_stage.w_cps_in[0]
.sym 138890 fft_block.w_fft_in[0]
.sym 138912 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 138913 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.almost_done
.sym 138923 fft_block.reg_stage.w_cps_reg[1]
.sym 138924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[4]
.sym 138925 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 138928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 138929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 138931 fft_block.reg_stage.w_cps_reg[9]
.sym 138932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[1]
.sym 138933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 138935 fft_block.reg_stage.w_cps_reg[10]
.sym 138936 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[2]
.sym 138937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 138943 fft_block.reg_stage.w_cps_reg[1]
.sym 138944 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[3]
.sym 138945 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 138947 fft_block.reg_stage.w_cps_reg[1]
.sym 138948 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[2]
.sym 138949 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 138953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[6]
.sym 138956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 138957 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_a[7]
.sym 138960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 138961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_a[4]
.sym 138964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 138965 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_a[6]
.sym 138968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 138969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_a[0]
.sym 138978 fft_block.reg_stage.w_cps_reg[8]
.sym 138983 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[9]
.sym 138984 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 138987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[10]
.sym 138988 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[1]
.sym 138989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 138991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[11]
.sym 138992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[2]
.sym 138993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 138995 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[12]
.sym 138996 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[3]
.sym 138997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 138999 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[13]
.sym 139000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[4]
.sym 139001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 139003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[14]
.sym 139004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[5]
.sym 139005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 139007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[15]
.sym 139008 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[6]
.sym 139009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 139011 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[16]
.sym 139012 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 139013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 139015 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[17]
.sym 139016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 139017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 139021 $nextpnr_ICESTORM_LC_37$I3
.sym 139023 fft_block.reg_stage.w_cps_reg[7]
.sym 139024 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[8]
.sym 139025 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 139027 fft_block.reg_stage.w_cps_reg[4]
.sym 139028 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[5]
.sym 139029 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 139033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[5]
.sym 139037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.pwire[1]
.sym 139039 fft_block.reg_stage.w_cps_reg[1]
.sym 139040 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[7]
.sym 139041 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 139043 fft_block.reg_stage.w_cps_reg[4]
.sym 139044 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[6]
.sym 139045 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 139047 fft_block.reg_stage.w_cms_reg[0]
.sym 139048 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[4]
.sym 139049 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 139051 fft_block.reg_stage.w_cms_reg[1]
.sym 139052 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[6]
.sym 139053 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 139055 fft_block.reg_stage.w_cms_reg[1]
.sym 139056 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[5]
.sym 139057 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 139059 fft_block.reg_stage.w_cps_reg[10]
.sym 139060 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[4]
.sym 139061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 139063 fft_block.reg_stage.w_cms_reg[0]
.sym 139064 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[3]
.sym 139065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 139067 fft_block.reg_stage.w_cps_reg[10]
.sym 139068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[3]
.sym 139069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.o_busy
.sym 139071 fft_block.reg_stage.w_cms_reg[0]
.sym 139072 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[7]
.sym 139073 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 139075 fft_block.reg_stage.w_cms_reg[1]
.sym 139076 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[2]
.sym 139077 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 139079 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 139080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 139081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 139099 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 139100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 139101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 139303 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[9]
.sym 139304 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 139307 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[10]
.sym 139308 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[1]
.sym 139309 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 139311 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[11]
.sym 139312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[2]
.sym 139313 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 139315 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[12]
.sym 139316 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[3]
.sym 139317 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 139319 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[13]
.sym 139320 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[4]
.sym 139321 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 139323 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[14]
.sym 139324 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[5]
.sym 139325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 139327 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[15]
.sym 139328 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[6]
.sym 139329 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 139331 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[16]
.sym 139332 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 139333 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 139335 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[17]
.sym 139336 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 139337 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 139341 $nextpnr_ICESTORM_LC_8$I3
.sym 139343 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 139344 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 139345 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 139347 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 139348 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 139349 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 139353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[6]
.sym 139356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 139357 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_a[0]
.sym 139359 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 139360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 139361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 139364 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 139365 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_a[6]
.sym 139366 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 139370 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 139374 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[4]
.sym 139378 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 139382 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 139388 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 139389 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_a[3]
.sym 139390 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 139396 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 139397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.p_a[7]
.sym 139399 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139404 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139408 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 139409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 139412 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 139413 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 139416 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 139417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 139420 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 139421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 139424 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 139425 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 139428 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 139429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 139432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 139433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 139435 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[6]
.sym 139436 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[5]
.sym 139439 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 139440 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 139443 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 139444 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139445 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 139447 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[7]
.sym 139448 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[6]
.sym 139451 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 139452 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 139453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 139456 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[3]
.sym 139457 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[2]
.sym 139458 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 139459 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[8]
.sym 139460 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[8]
.sym 139461 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[7]
.sym 139463 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139464 fft_block.reg_stage.w_input_regs[38]
.sym 139465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 139467 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139468 fft_block.reg_stage.w_input_regs[38]
.sym 139469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[6]
.sym 139471 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139472 fft_block.reg_stage.w_input_regs[39]
.sym 139473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 139474 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[2]
.sym 139475 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 139476 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b_SB_DFF_Q_6_D_SB_LUT4_O_I2[0]
.sym 139477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 139480 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 139481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 139483 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139484 fft_block.reg_stage.w_input_regs[39]
.sym 139485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[7]
.sym 139487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139488 fft_block.reg_stage.w_input_regs[37]
.sym 139489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 139490 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[3]
.sym 139491 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 139492 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 139495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139496 fft_block.reg_stage.w_input_regs[36]
.sym 139497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 139499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139500 fft_block.reg_stage.w_input_regs[36]
.sym 139501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[4]
.sym 139514 fft_block.w_fft_in[10]
.sym 139519 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139520 fft_block.reg_stage.w_input_regs[37]
.sym 139521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[5]
.sym 139526 fft_block.w_fft_in[8]
.sym 139533 fft_block.reg_stage.w_input_regs[121]
.sym 139537 fft_block.reg_stage.w_input_regs[123]
.sym 139539 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139540 fft_block.reg_stage.w_input_regs[35]
.sym 139541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 139542 fft_block.w_fft_in[1]
.sym 139547 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139548 fft_block.reg_stage.w_input_regs[35]
.sym 139549 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[3]
.sym 139551 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139552 fft_block.reg_stage.w_input_regs[122]
.sym 139553 fft_block.reg_stage.w_input_regs[58]
.sym 139554 fft_block.reg_stage.w_input_regs[121]
.sym 139555 fft_block.reg_stage.w_input_regs[57]
.sym 139556 fft_block.reg_stage.w_input_regs[120]
.sym 139557 fft_block.reg_stage.w_input_regs[56]
.sym 139559 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139568 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 139569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 139572 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 139573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 139576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 139577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 139580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 139581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 139584 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 139585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 139586 fft_block.reg_stage.w_input_regs[103]
.sym 139589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 139591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 139592 fft_block.reg_stage.w_input_regs[113]
.sym 139593 fft_block.reg_stage.w_input_regs[49]
.sym 139595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139596 fft_block.reg_stage.w_input_regs[122]
.sym 139597 fft_block.reg_stage.w_input_regs[58]
.sym 139599 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139600 fft_block.reg_stage.w_input_regs[114]
.sym 139601 fft_block.reg_stage.w_input_regs[50]
.sym 139605 fft_block.reg_stage.w_input_regs[113]
.sym 139607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139608 fft_block.reg_stage.w_input_regs[114]
.sym 139609 fft_block.reg_stage.w_input_regs[50]
.sym 139610 fft_block.reg_stage.w_input_regs[120]
.sym 139611 fft_block.reg_stage.w_input_regs[56]
.sym 139612 fft_block.reg_stage.w_input_regs[121]
.sym 139613 fft_block.reg_stage.w_input_regs[57]
.sym 139615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139616 fft_block.reg_stage.w_input_regs[123]
.sym 139617 fft_block.reg_stage.w_input_regs[59]
.sym 139619 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 139620 fft_block.reg_stage.w_input_regs[113]
.sym 139621 fft_block.reg_stage.w_input_regs[49]
.sym 139622 fft_block.w_fft_in[6]
.sym 139629 fft_block.reg_stage.w_input_regs[100]
.sym 139630 fft_block.w_fft_in[3]
.sym 139634 fft_block.w_fft_in[0]
.sym 139640 fft_block.reg_stage.w_input_regs[112]
.sym 139641 fft_block.reg_stage.w_input_regs[48]
.sym 139645 fft_block.reg_stage.w_input_regs[101]
.sym 139649 fft_block.reg_stage.w_input_regs[116]
.sym 139651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 139652 fft_block.reg_stage.w_input_regs[115]
.sym 139653 fft_block.reg_stage.w_input_regs[51]
.sym 139657 fft_block.w_fft_in[3]
.sym 139659 fft_block.sel_in
.sym 139660 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2[1]
.sym 139661 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2[2]
.sym 139662 fft_block.w_fft_in[4]
.sym 139666 addr_count[1]
.sym 139667 addr_count[2]
.sym 139668 fft_block.sel_in
.sym 139669 addr_count[0]
.sym 139670 fft_block.w_fft_in[5]
.sym 139674 fft_block.w_fft_in[3]
.sym 139681 fft_block.reg_stage.w_input_regs[102]
.sym 139685 fft_block.reg_stage.w_input_regs[118]
.sym 139701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_DFFNE_Q_E
.sym 139702 fft_block.w_fft_in[3]
.sym 139710 fft_block.w_fft_in[2]
.sym 139714 fft_block.w_fft_in[4]
.sym 139722 fft_block.w_fft_in[4]
.sym 139726 fft_block.w_fft_in[5]
.sym 139730 fft_block.w_fft_in[1]
.sym 139734 fft_block.w_fft_in[3]
.sym 139738 fft_block.w_fft_in[0]
.sym 139742 fft_block.w_fft_in[2]
.sym 139747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 139748 fft_block.reg_stage.w_input_regs[65]
.sym 139749 fft_block.reg_stage.w_input_regs[1]
.sym 139753 fft_block.reg_stage.w_input_regs[69]
.sym 139755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 139756 fft_block.reg_stage.w_input_regs[1]
.sym 139757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 139758 fft_block.w_fft_in[6]
.sym 139765 fft_block.reg_stage.w_input_regs[65]
.sym 139769 fft_block.reg_stage.w_input_regs[68]
.sym 139771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 139772 fft_block.reg_stage.w_input_regs[1]
.sym 139773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[1]
.sym 139777 fft_block.reg_stage.w_input_regs[67]
.sym 139781 fft_block.reg_stage.w_input_regs[66]
.sym 139783 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 139793 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 139796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 139797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 139800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 139801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 139804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 139805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 139808 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 139809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 139810 fft_block.reg_stage.w_input_regs[71]
.sym 139813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 139815 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[9]
.sym 139816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 139819 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[10]
.sym 139820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[1]
.sym 139821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 139823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[11]
.sym 139824 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[2]
.sym 139825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 139827 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[12]
.sym 139828 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[3]
.sym 139829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 139831 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[13]
.sym 139832 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[4]
.sym 139833 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 139835 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[14]
.sym 139836 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[5]
.sym 139837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 139839 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[15]
.sym 139840 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[6]
.sym 139841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 139843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[16]
.sym 139844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 139845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 139847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[17]
.sym 139848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 139849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 139853 $nextpnr_ICESTORM_LC_35$I3
.sym 139855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 139856 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 139857 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 139859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 139860 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 139861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 139863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 139864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 139865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 139869 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.pwire[1]
.sym 139871 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 139872 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 139873 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 139875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 139876 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 139877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 139880 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 139881 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_a[6]
.sym 139884 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 139885 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_a[5]
.sym 139888 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 139889 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_a[1]
.sym 139894 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 139900 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 139901 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_a[7]
.sym 139904 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 139905 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_a[2]
.sym 139906 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 139931 fft_block.reg_stage.w_cps_reg[0]
.sym 139932 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.p_b[1]
.sym 139933 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 139937 fft_block.reg_stage.w_input_regs[80]
.sym 139940 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 139941 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 139943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 139949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 139952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 139953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 139956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 139957 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 139960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 139961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 139964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 139965 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 139968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 139969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 139970 fft_block.reg_stage.w_input_regs[87]
.sym 139973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_re.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 139975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139976 fft_block.reg_stage.w_input_regs[19]
.sym 139977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 139981 fft_block.reg_stage.w_input_regs[81]
.sym 139982 fft_block.w_fft_in[1]
.sym 139987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139988 fft_block.reg_stage.w_input_regs[18]
.sym 139989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 139991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139992 fft_block.reg_stage.w_input_regs[20]
.sym 139993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 139995 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 139996 fft_block.reg_stage.w_input_regs[19]
.sym 139997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[3]
.sym 139999 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 140000 fft_block.reg_stage.w_input_regs[20]
.sym 140001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[4]
.sym 140003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 140004 fft_block.reg_stage.w_input_regs[18]
.sym 140005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[2]
.sym 140006 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 140011 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 140012 fft_block.reg_stage.w_input_regs[21]
.sym 140013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 140014 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 140018 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 140024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 140025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_a[1]
.sym 140026 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 140031 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 140032 fft_block.reg_stage.w_input_regs[21]
.sym 140033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[5]
.sym 140034 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 140039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 140040 fft_block.reg_stage.w_input_regs[22]
.sym 140041 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 140042 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 140047 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 140048 fft_block.reg_stage.w_input_regs[23]
.sym 140049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 140051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 140052 fft_block.reg_stage.w_input_regs[23]
.sym 140053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[7]
.sym 140059 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 140060 fft_block.reg_stage.w_input_regs[22]
.sym 140061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[6]
.sym 140064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_b[0]
.sym 140065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.p_a[5]
.sym 140087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 140088 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 140089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 140295 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[9]
.sym 140296 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 140299 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[10]
.sym 140300 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[1]
.sym 140301 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 140303 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[11]
.sym 140304 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[2]
.sym 140305 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 140307 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[12]
.sym 140308 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[3]
.sym 140309 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 140311 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[13]
.sym 140312 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[4]
.sym 140313 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 140315 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[14]
.sym 140316 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[5]
.sym 140317 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 140319 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[15]
.sym 140320 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[6]
.sym 140321 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 140323 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[16]
.sym 140324 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 140325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 140327 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[17]
.sym 140328 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 140329 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 140333 $nextpnr_ICESTORM_LC_34$I3
.sym 140335 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 140336 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 140337 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 140339 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 140340 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 140341 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 140345 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[2]
.sym 140347 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 140348 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 140349 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 140351 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 140352 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 140353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 140357 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[3]
.sym 140359 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[9]
.sym 140360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 140363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[10]
.sym 140364 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 140365 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 140367 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[11]
.sym 140368 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[2]
.sym 140369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 140371 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[12]
.sym 140372 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 140373 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 140375 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[13]
.sym 140376 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[4]
.sym 140377 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 140379 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[14]
.sym 140380 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[5]
.sym 140381 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 140383 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[15]
.sym 140384 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[6]
.sym 140385 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 140387 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[16]
.sym 140388 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 140389 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 140391 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[17]
.sym 140392 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 140393 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 140397 $nextpnr_ICESTORM_LC_32$I3
.sym 140401 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 140405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[3]
.sym 140406 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 140407 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[9]
.sym 140408 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 140409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 140413 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 140415 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 140416 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 140417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 140419 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 140420 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 140421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 140424 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 140425 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_a[2]
.sym 140426 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 140433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[3]
.sym 140437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 140440 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 140441 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_a[3]
.sym 140444 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 140445 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_a[7]
.sym 140449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 140453 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 140455 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 140456 fft_block.reg_stage.w_input_regs[42]
.sym 140457 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 140459 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 140460 fft_block.reg_stage.w_input_regs[47]
.sym 140461 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 140463 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 140464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 140465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 140469 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 140471 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140472 fft_block.reg_stage.w_input_regs[44]
.sym 140473 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 140475 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 140476 fft_block.reg_stage.w_input_regs[46]
.sym 140477 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 140479 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b_SB_DFF_Q_6_D_SB_LUT4_O_I2[0]
.sym 140480 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[2]
.sym 140481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_y[1]
.sym 140483 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 140484 fft_block.reg_stage.w_input_regs[47]
.sym 140485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[7]
.sym 140490 fft_block.reg_stage.w_input_regs[104]
.sym 140491 fft_block.reg_stage.w_input_regs[40]
.sym 140492 fft_block.reg_stage.w_input_regs[41]
.sym 140493 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 140495 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 140496 fft_block.reg_stage.w_input_regs[42]
.sym 140497 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[2]
.sym 140500 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 140501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 140502 fft_block.reg_stage.w_input_regs[41]
.sym 140503 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[1]
.sym 140504 fft_block.reg_stage.w_input_regs[40]
.sym 140505 fft_block.reg_stage.w_input_regs[104]
.sym 140506 fft_block.w_fft_in[10]
.sym 140510 fft_block.w_fft_in[8]
.sym 140517 fft_block.reg_stage.w_input_regs[106]
.sym 140546 fft_block.w_fft_in[1]
.sym 140553 fft_block.reg_stage.w_input_regs[124]
.sym 140554 fft_block.w_fft_in[11]
.sym 140559 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 140560 fft_block.reg_stage.w_input_regs[34]
.sym 140561 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 140565 fft_block.reg_stage.w_input_regs[125]
.sym 140567 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 140568 fft_block.reg_stage.w_input_regs[33]
.sym 140569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 140571 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 140572 fft_block.reg_stage.w_input_regs[33]
.sym 140573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[1]
.sym 140574 fft_block.w_fft_in[9]
.sym 140579 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 140580 fft_block.reg_stage.w_input_regs[34]
.sym 140581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_re[2]
.sym 140586 fft_block.w_fft_in[12]
.sym 140590 fft_block.w_fft_in[11]
.sym 140596 fft_block.reg_stage.w_input_regs[96]
.sym 140597 fft_block.reg_stage.w_input_regs[32]
.sym 140601 fft_block.reg_stage.w_input_regs[98]
.sym 140605 fft_block.reg_stage.w_input_regs[97]
.sym 140609 fft_block.reg_stage.w_input_regs[96]
.sym 140611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140612 fft_block.reg_stage.w_input_regs[123]
.sym 140613 fft_block.reg_stage.w_input_regs[59]
.sym 140615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 140616 fft_block.reg_stage.w_input_regs[97]
.sym 140617 fft_block.reg_stage.w_input_regs[33]
.sym 140619 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140620 fft_block.reg_stage.w_input_regs[98]
.sym 140621 fft_block.reg_stage.w_input_regs[34]
.sym 140625 fft_block.reg_stage.w_input_regs[99]
.sym 140626 fft_block.w_fft_in[3]
.sym 140634 fft_block.w_fft_in[2]
.sym 140638 fft_block.w_fft_in[1]
.sym 140642 fft_block.w_fft_in[0]
.sym 140647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140648 fft_block.reg_stage.w_input_regs[115]
.sym 140649 fft_block.reg_stage.w_input_regs[51]
.sym 140651 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 140652 fft_block.reg_stage.w_input_regs[97]
.sym 140653 fft_block.reg_stage.w_input_regs[33]
.sym 140654 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I3[0]
.sym 140655 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I3[1]
.sym 140656 fft_block.sel_in
.sym 140657 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[3]
.sym 140659 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I1[0]
.sym 140660 fft_block.counter_N[2]
.sym 140661 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_I1[2]
.sym 140663 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140664 fft_block.reg_stage.w_input_regs[98]
.sym 140665 fft_block.reg_stage.w_input_regs[34]
.sym 140666 w_fft_out[33]
.sym 140667 w_fft_out[49]
.sym 140668 fft_block.counter_N[0]
.sym 140669 fft_block.counter_N[1]
.sym 140670 w_fft_out[32]
.sym 140671 w_fft_out[48]
.sym 140672 fft_block.counter_N[0]
.sym 140673 fft_block.counter_N[1]
.sym 140674 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[0]
.sym 140675 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[1]
.sym 140676 fft_block.sel_in
.sym 140677 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0[3]
.sym 140678 fft_block.w_fft_in[4]
.sym 140683 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I1[0]
.sym 140684 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0_SB_LUT4_O_1_I1[1]
.sym 140685 fft_block.counter_N[2]
.sym 140687 addr_count[1]
.sym 140688 addr_count[2]
.sym 140689 addr_count[0]
.sym 140690 w_fft_out[17]
.sym 140691 w_fft_out[1]
.sym 140692 fft_block.counter_N[1]
.sym 140693 fft_block.counter_N[0]
.sym 140694 fft_block.sel_in
.sym 140695 addr_count[1]
.sym 140696 addr_count[2]
.sym 140697 addr_count[0]
.sym 140699 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140700 fft_block.reg_stage.w_input_regs[116]
.sym 140701 fft_block.reg_stage.w_input_regs[52]
.sym 140702 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[0]
.sym 140703 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[1]
.sym 140704 fft_block.mux_data_in.data_out_SB_LUT4_O_14_I0[2]
.sym 140705 fft_block.sel_in
.sym 140706 fft_block.w_fft_in[5]
.sym 140711 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140712 fft_block.reg_stage.w_input_regs[118]
.sym 140713 fft_block.reg_stage.w_input_regs[54]
.sym 140714 fft_block.w_fft_in[6]
.sym 140719 addr_count[1]
.sym 140720 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I2[1]
.sym 140721 fft_block.sel_in
.sym 140725 fft_block.reg_stage.w_input_regs[117]
.sym 140727 addr_count[2]
.sym 140728 addr_count[0]
.sym 140729 addr_count[1]
.sym 140731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140732 fft_block.reg_stage.w_input_regs[117]
.sym 140733 fft_block.reg_stage.w_input_regs[53]
.sym 140734 fft_block.counter_N[2]
.sym 140735 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I1[1]
.sym 140736 fft_block.sel_in
.sym 140737 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I1[3]
.sym 140738 fft_block.w_fft_in[7]
.sym 140743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140744 fft_block.reg_stage.w_input_regs[66]
.sym 140745 fft_block.reg_stage.w_input_regs[2]
.sym 140747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140748 fft_block.reg_stage.w_input_regs[66]
.sym 140749 fft_block.reg_stage.w_input_regs[2]
.sym 140751 addr_count[2]
.sym 140752 addr_count[0]
.sym 140753 addr_count[1]
.sym 140754 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[0]
.sym 140755 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[1]
.sym 140756 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0[2]
.sym 140757 fft_block.sel_in
.sym 140759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140760 fft_block.reg_stage.w_input_regs[119]
.sym 140761 fft_block.reg_stage.w_input_regs[55]
.sym 140763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140764 fft_block.reg_stage.w_input_regs[67]
.sym 140765 fft_block.reg_stage.w_input_regs[3]
.sym 140767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 140768 fft_block.reg_stage.w_input_regs[65]
.sym 140769 fft_block.reg_stage.w_input_regs[1]
.sym 140771 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140772 fft_block.reg_stage.w_input_regs[119]
.sym 140773 fft_block.reg_stage.w_input_regs[55]
.sym 140774 fft_block.w_fft_in[3]
.sym 140782 fft_block.w_fft_in[6]
.sym 140790 fft_block.w_fft_in[7]
.sym 140795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 140796 fft_block.reg_stage.w_input_regs[67]
.sym 140797 fft_block.reg_stage.w_input_regs[3]
.sym 140801 fft_block.reg_stage.w_input_regs[69]
.sym 140802 fft_block.w_fft_in[4]
.sym 140806 fft_block.w_fft_in[3]
.sym 140813 fft_block.reg_stage.w_input_regs[70]
.sym 140818 fft_block.w_fft_in[4]
.sym 140823 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 140824 fft_block.reg_stage.w_input_regs[2]
.sym 140825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 140827 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 140828 fft_block.reg_stage.w_input_regs[2]
.sym 140829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[2]
.sym 140830 fft_block.w_fft_in[7]
.sym 140837 fft_block.reg_stage.w_input_regs[70]
.sym 140838 fft_block.w_fft_in[7]
.sym 140843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 140844 fft_block.reg_stage.w_input_regs[3]
.sym 140845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 140847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 140848 fft_block.reg_stage.w_input_regs[3]
.sym 140849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[3]
.sym 140855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 140856 fft_block.reg_stage.w_input_regs[4]
.sym 140857 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 140863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 140864 fft_block.reg_stage.w_input_regs[4]
.sym 140865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[4]
.sym 140878 fft_block.w_fft_in[5]
.sym 140883 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 140884 fft_block.reg_stage.w_input_regs[5]
.sym 140885 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 140894 fft_block.w_fft_in[2]
.sym 140899 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 140900 fft_block.reg_stage.w_input_regs[5]
.sym 140901 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[5]
.sym 140905 fft_block.reg_stage.w_input_regs[85]
.sym 140906 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 140910 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 140915 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 140916 fft_block.reg_stage.w_input_regs[6]
.sym 140917 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 140919 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 140920 fft_block.reg_stage.w_input_regs[6]
.sym 140921 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[6]
.sym 140922 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 140933 fft_block.reg_stage.w_input_regs[86]
.sym 140935 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 140936 fft_block.reg_stage.w_input_regs[7]
.sym 140937 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 140939 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 140940 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 140941 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 140942 $PACKER_GND_NET
.sym 140949 fft_block.reg_stage.w_input_regs[84]
.sym 140952 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 140953 fft_block.start_calc
.sym 140956 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[4]
.sym 140957 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[3]
.sym 140959 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 140960 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 140961 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 140963 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_O_I1[0]
.sym 140964 fft_block.reg_stage.w_input_regs[7]
.sym 140965 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_re[7]
.sym 140966 fft_block.w_fft_in[1]
.sym 140972 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[6]
.sym 140973 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[5]
.sym 140977 fft_block.reg_stage.w_input_regs[82]
.sym 140981 fft_block.reg_stage.w_input_regs[83]
.sym 140984 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 140985 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 140986 fft_block.w_fft_in[0]
.sym 140992 fft_block.reg_stage.w_input_regs[80]
.sym 140993 fft_block.reg_stage.w_input_regs[16]
.sym 140995 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[5]
.sym 140996 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[4]
.sym 140997 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 140999 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 141000 fft_block.reg_stage.w_input_regs[17]
.sym 141001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 141003 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[7]
.sym 141004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 141005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 141007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 141008 fft_block.reg_stage.w_input_regs[17]
.sym 141009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_re[1]
.sym 141010 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[4]
.sym 141011 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 141012 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 141013 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 141015 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[8]
.sym 141016 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 141017 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 141018 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[5]
.sym 141019 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 141020 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 141021 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 141024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 141025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 141026 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[6]
.sym 141027 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 141028 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 141029 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 141030 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[3]
.sym 141031 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 141032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 141033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 141036 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 141037 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 141039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 141040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 141041 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 141042 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[2]
.sym 141043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 141044 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 141045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 141047 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[2]
.sym 141048 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[2]
.sym 141049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[1]
.sym 141052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 141053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 141055 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[3]
.sym 141056 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 141057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[2]
.sym 141060 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 141061 fft_block.start_calc
.sym 141066 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[1]
.sym 141067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[1]
.sym 141068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 141069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 141070 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[5]
.sym 141071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 141072 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 141073 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 141074 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[4]
.sym 141075 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 141076 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 141077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 141079 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 141080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I2_O[1]
.sym 141081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 141084 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[4]
.sym 141085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[3]
.sym 141088 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[5]
.sym 141089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[4]
.sym 141095 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[7]
.sym 141096 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 141097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 141100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 141101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 141107 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[8]
.sym 141108 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 141109 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 141111 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[6]
.sym 141112 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 141113 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[5]
.sym 141114 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[6]
.sym 141115 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 141116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[4].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 141117 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 141119 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 141120 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 141121 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 141123 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[7]
.sym 141124 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 141125 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[6]
.sym 141319 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 141320 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 141321 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 141323 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 141324 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 141325 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 141327 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 141328 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 141329 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 141331 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 141332 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 141333 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 141335 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 141336 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 141337 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 141341 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 141343 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 141344 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 141345 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 141347 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 141348 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 141349 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 141351 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[9]
.sym 141352 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 141355 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[10]
.sym 141356 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 141357 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 141359 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[11]
.sym 141360 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[2]
.sym 141361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 141363 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[12]
.sym 141364 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 141365 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 141367 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[13]
.sym 141368 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[4]
.sym 141369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 141371 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[14]
.sym 141372 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[5]
.sym 141373 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 141375 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[15]
.sym 141376 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[6]
.sym 141377 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 141379 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[16]
.sym 141380 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 141381 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 141383 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[17]
.sym 141384 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 141385 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 141389 $nextpnr_ICESTORM_LC_16$I3
.sym 141393 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[4]
.sym 141397 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[1]
.sym 141401 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[5]
.sym 141403 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 141404 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 141405 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 141409 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[6]
.sym 141411 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 141412 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 141413 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 141416 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 141417 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_a[6]
.sym 141420 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 141421 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_a[5]
.sym 141424 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 141425 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_a[4]
.sym 141429 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 141432 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 141433 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_a[1]
.sym 141436 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 141437 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.o_busy
.sym 141444 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 141445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 141449 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 141454 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[5]
.sym 141461 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 141465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 141479 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141480 fft_block.reg_stage.w_input_regs[45]
.sym 141481 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 141483 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141484 fft_block.reg_stage.w_input_regs[43]
.sym 141485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 141487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141488 fft_block.reg_stage.w_input_regs[43]
.sym 141489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[3]
.sym 141499 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141500 fft_block.reg_stage.w_input_regs[44]
.sym 141501 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[4]
.sym 141503 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141504 fft_block.reg_stage.w_input_regs[46]
.sym 141505 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[6]
.sym 141507 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141508 fft_block.reg_stage.w_input_regs[45]
.sym 141509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_neg_b_im[5]
.sym 141511 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 141517 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 141520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 141521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 141524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 141525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 141528 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 141529 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 141532 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 141533 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 141536 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 141537 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 141538 fft_block.reg_stage.w_input_regs[111]
.sym 141541 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 141545 fft_block.reg_stage.w_input_regs[104]
.sym 141549 fft_block.reg_stage.w_input_regs[107]
.sym 141553 fft_block.reg_stage.w_input_regs[110]
.sym 141554 fft_block.w_fft_in[8]
.sym 141565 fft_block.reg_stage.w_input_regs[108]
.sym 141566 fft_block.w_fft_in[9]
.sym 141570 fft_block.w_fft_in[10]
.sym 141578 fft_block.w_fft_in[13]
.sym 141594 fft_block.w_fft_in[12]
.sym 141606 fft_block.w_fft_in[11]
.sym 141614 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[0]
.sym 141615 fft_block.counter_N[2]
.sym 141616 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0[2]
.sym 141617 fft_block.sel_in
.sym 141623 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141624 fft_block.reg_stage.w_input_regs[125]
.sym 141625 fft_block.reg_stage.w_input_regs[61]
.sym 141633 fft_block.reg_stage.w_input_regs[126]
.sym 141635 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141636 fft_block.reg_stage.w_input_regs[124]
.sym 141637 fft_block.reg_stage.w_input_regs[60]
.sym 141642 fft_block.w_fft_in[2]
.sym 141650 fft_block.w_fft_in[0]
.sym 141654 fft_block.w_fft_in[11]
.sym 141671 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I3_SB_LUT4_O_I1[0]
.sym 141672 fft_block.counter_N[2]
.sym 141673 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I3_SB_LUT4_O_I1[2]
.sym 141675 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141676 fft_block.reg_stage.w_input_regs[116]
.sym 141677 fft_block.reg_stage.w_input_regs[52]
.sym 141678 w_fft_out[16]
.sym 141679 w_fft_out[0]
.sym 141680 fft_block.counter_N[1]
.sym 141681 fft_block.counter_N[0]
.sym 141683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141684 fft_block.reg_stage.w_input_regs[99]
.sym 141685 fft_block.reg_stage.w_input_regs[35]
.sym 141686 w_fft_out[35]
.sym 141687 w_fft_out[51]
.sym 141688 fft_block.counter_N[0]
.sym 141689 fft_block.counter_N[1]
.sym 141690 w_fft_out[19]
.sym 141691 w_fft_out[3]
.sym 141692 fft_block.counter_N[1]
.sym 141693 fft_block.counter_N[0]
.sym 141695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141696 fft_block.reg_stage.w_input_regs[99]
.sym 141697 fft_block.reg_stage.w_input_regs[35]
.sym 141699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141700 fft_block.reg_stage.w_input_regs[100]
.sym 141701 fft_block.reg_stage.w_input_regs[36]
.sym 141702 w_fft_out[20]
.sym 141703 w_fft_out[4]
.sym 141704 fft_block.counter_N[1]
.sym 141705 fft_block.counter_N[0]
.sym 141706 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 141707 w_fft_out[52]
.sym 141708 w_fft_out[36]
.sym 141709 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 141710 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0[0]
.sym 141711 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0[1]
.sym 141712 fft_block.mux_data_in.data_out_SB_LUT4_O_5_I2_SB_LUT4_O_I0[2]
.sym 141713 fft_block.counter_N[2]
.sym 141723 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141724 fft_block.reg_stage.w_input_regs[100]
.sym 141725 fft_block.reg_stage.w_input_regs[36]
.sym 141726 fft_block.w_fft_in[4]
.sym 141730 fft_block.w_fft_in[5]
.sym 141735 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141736 fft_block.reg_stage.w_input_regs[117]
.sym 141737 fft_block.reg_stage.w_input_regs[53]
.sym 141743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141744 fft_block.reg_stage.w_input_regs[126]
.sym 141745 fft_block.reg_stage.w_input_regs[62]
.sym 141746 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I1_SB_LUT4_O_I0[0]
.sym 141747 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I1_SB_LUT4_O_I0[1]
.sym 141748 fft_block.mux_data_in.data_out_SB_LUT4_O_4_I1_SB_LUT4_O_I0[2]
.sym 141749 fft_block.sel_in
.sym 141751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141752 fft_block.reg_stage.w_input_regs[118]
.sym 141753 fft_block.reg_stage.w_input_regs[54]
.sym 141755 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141756 fft_block.reg_stage.w_input_regs[126]
.sym 141757 fft_block.reg_stage.w_input_regs[62]
.sym 141762 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 141763 w_fft_out[53]
.sym 141764 w_fft_out[37]
.sym 141765 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 141766 fft_block.w_fft_in[7]
.sym 141770 fft_block.w_fft_in[4]
.sym 141774 w_fft_out[22]
.sym 141775 w_fft_out[6]
.sym 141776 fft_block.counter_N[1]
.sym 141777 fft_block.counter_N[0]
.sym 141778 w_fft_out[21]
.sym 141779 w_fft_out[5]
.sym 141780 fft_block.counter_N[1]
.sym 141781 fft_block.counter_N[0]
.sym 141783 w_fft_out[38]
.sym 141784 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 141785 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[2]
.sym 141786 fft_block.w_fft_in[5]
.sym 141790 w_fft_out[54]
.sym 141791 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 141792 fft_block.counter_N[2]
.sym 141793 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3[3]
.sym 141794 fft_block.w_fft_in[6]
.sym 141802 fft_block.w_fft_in[7]
.sym 141806 w_fft_out[23]
.sym 141807 w_fft_out[7]
.sym 141808 fft_block.counter_N[1]
.sym 141809 fft_block.counter_N[0]
.sym 141811 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141812 fft_block.reg_stage.w_input_regs[68]
.sym 141813 fft_block.reg_stage.w_input_regs[4]
.sym 141814 fft_block.w_fft_in[6]
.sym 141823 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1[0]
.sym 141824 fft_block.counter_N[2]
.sym 141825 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0_SB_LUT4_O_1_I1[2]
.sym 141826 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[0]
.sym 141827 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[1]
.sym 141828 fft_block.mux_data_in.data_out_SB_LUT4_O_11_I0[2]
.sym 141829 fft_block.sel_in
.sym 141831 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141832 fft_block.reg_stage.w_input_regs[70]
.sym 141833 fft_block.reg_stage.w_input_regs[6]
.sym 141835 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141836 fft_block.reg_stage.w_input_regs[69]
.sym 141837 fft_block.reg_stage.w_input_regs[5]
.sym 141839 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141840 fft_block.reg_stage.w_input_regs[70]
.sym 141841 fft_block.reg_stage.w_input_regs[6]
.sym 141843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141844 fft_block.reg_stage.w_input_regs[71]
.sym 141845 fft_block.reg_stage.w_input_regs[7]
.sym 141847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141848 fft_block.reg_stage.w_input_regs[68]
.sym 141849 fft_block.reg_stage.w_input_regs[4]
.sym 141851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141852 fft_block.reg_stage.w_input_regs[71]
.sym 141853 fft_block.reg_stage.w_input_regs[7]
.sym 141855 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141856 fft_block.reg_stage.w_input_regs[69]
.sym 141857 fft_block.reg_stage.w_input_regs[5]
.sym 141859 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141860 fft_block.reg_stage.w_input_regs[84]
.sym 141861 fft_block.reg_stage.w_input_regs[20]
.sym 141862 fft_block.w_fft_in[5]
.sym 141874 fft_block.w_fft_in[7]
.sym 141878 fft_block.w_fft_in[6]
.sym 141894 fft_block.w_fft_in[5]
.sym 141910 fft_block.w_fft_in[6]
.sym 141918 fft_block.w_fft_in[2]
.sym 141941 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy_SB_DFFESS_Q_E
.sym 141942 fft_block.w_fft_in[7]
.sym 141947 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141948 fft_block.reg_stage.w_input_regs[84]
.sym 141949 fft_block.reg_stage.w_input_regs[20]
.sym 141953 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 141960 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 141961 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 141964 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 141965 fft_block.start_calc
.sym 141967 fft_block.start_calc
.sym 141968 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.almost_done
.sym 141969 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 141971 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[3]
.sym 141972 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 141973 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[2]
.sym 141975 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b_SB_DFF_Q_6_D_SB_LUT4_O_I2[0]
.sym 141976 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 141977 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 141978 $PACKER_GND_NET
.sym 141983 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141984 fft_block.reg_stage.w_input_regs[83]
.sym 141985 fft_block.reg_stage.w_input_regs[19]
.sym 141987 fft_block.start_calc
.sym 141988 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 141989 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.o_busy
.sym 141995 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 141996 fft_block.reg_stage.w_input_regs[82]
.sym 141997 fft_block.reg_stage.w_input_regs[18]
.sym 142003 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 142004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 142005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 142006 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 142007 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[8]
.sym 142008 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[8]
.sym 142009 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[7]
.sym 142011 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 142012 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 142013 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 142016 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 142017 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 142019 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[7]
.sym 142020 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I2_O[2]
.sym 142021 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[6]
.sym 142031 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 142032 fft_block.reg_stage.w_input_regs[81]
.sym 142033 fft_block.reg_stage.w_input_regs[17]
.sym 142039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 142040 fft_block.reg_stage.w_input_regs[81]
.sym 142041 fft_block.reg_stage.w_input_regs[17]
.sym 142047 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142048 fft_block.reg_stage.w_input_regs[82]
.sym 142049 fft_block.reg_stage.w_input_regs[18]
.sym 142055 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 142056 fft_block.reg_stage.w_input_regs[30]
.sym 142057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 142059 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142060 fft_block.reg_stage.w_input_regs[29]
.sym 142061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 142063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 142064 fft_block.reg_stage.w_input_regs[31]
.sym 142065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 142071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 142072 fft_block.reg_stage.w_input_regs[31]
.sym 142073 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[7]
.sym 142077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 142079 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 142080 fft_block.reg_stage.w_input_regs[30]
.sym 142081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[6]
.sym 142082 $PACKER_GND_NET
.sym 142087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 142092 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 142093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 142096 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 142097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 142100 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 142101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 142104 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 142105 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 142108 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 142109 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 142112 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 142113 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 142116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 142117 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 142120 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 142121 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 142123 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 142124 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 142125 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 142130 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_E.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I0[0]
.sym 142131 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_re[8]
.sym 142132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[8]
.sym 142133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_y[7]
.sym 142151 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 142155 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 142156 $PACKER_VCC_NET
.sym 142157 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 142159 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 142160 $PACKER_VCC_NET
.sym 142161 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 142163 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 142164 $PACKER_VCC_NET
.sym 142165 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 142169 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 142178 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[0]
.sym 142179 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[1]
.sym 142180 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[2]
.sym 142181 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.count[3]
.sym 142343 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 142347 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 142348 $PACKER_VCC_NET
.sym 142349 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 142351 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 142352 $PACKER_VCC_NET
.sym 142353 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 142355 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 142356 $PACKER_VCC_NET
.sym 142357 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 142361 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 142366 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[0]
.sym 142367 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[1]
.sym 142368 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[2]
.sym 142369 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.count[3]
.sym 142379 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 142380 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 142381 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 142383 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 142384 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 142385 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 142387 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 142388 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 142389 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 142395 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 142396 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 142397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 142399 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 142400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 142401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 142403 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 142404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 142405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 142407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 142408 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 142411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 142412 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 142413 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 142415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 142416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 142417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 142419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 142420 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 142421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 142423 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 142424 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 142425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 142427 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 142428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 142429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 142431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[15]
.sym 142432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 142433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 142435 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[16]
.sym 142436 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 142437 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 142439 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[17]
.sym 142440 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 142441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 142445 $nextpnr_ICESTORM_LC_36$I3
.sym 142449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy
.sym 142451 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 142452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 142453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 142455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 142456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 142457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 142465 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 142474 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 142484 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 142485 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.p_a[0]
.sym 142503 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[9]
.sym 142508 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[10]
.sym 142509 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[9]
.sym 142512 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[11]
.sym 142513 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 142516 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[12]
.sym 142517 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 142520 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[13]
.sym 142521 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 142524 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[14]
.sym 142525 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 142546 fft_block.reg_stage.w_input_regs[104]
.sym 142547 fft_block.reg_stage.w_input_regs[40]
.sym 142548 fft_block.reg_stage.w_input_regs[105]
.sym 142549 fft_block.reg_stage.w_input_regs[41]
.sym 142557 fft_block.reg_stage.w_input_regs[105]
.sym 142574 fft_block.w_fft_in[9]
.sym 142594 fft_block.reg_stage.w_input_regs[105]
.sym 142595 fft_block.reg_stage.w_input_regs[41]
.sym 142596 fft_block.reg_stage.w_input_regs[104]
.sym 142597 fft_block.reg_stage.w_input_regs[40]
.sym 142607 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142608 fft_block.reg_stage.w_input_regs[106]
.sym 142609 fft_block.reg_stage.w_input_regs[42]
.sym 142613 fft_block.reg_stage.w_input_regs[124]
.sym 142619 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142620 fft_block.reg_stage.w_input_regs[106]
.sym 142621 fft_block.reg_stage.w_input_regs[42]
.sym 142631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142632 fft_block.reg_stage.w_input_regs[107]
.sym 142633 fft_block.reg_stage.w_input_regs[43]
.sym 142635 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142636 fft_block.reg_stage.w_input_regs[124]
.sym 142637 fft_block.reg_stage.w_input_regs[60]
.sym 142643 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142644 fft_block.reg_stage.w_input_regs[107]
.sym 142645 fft_block.reg_stage.w_input_regs[43]
.sym 142647 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142648 fft_block.reg_stage.w_input_regs[125]
.sym 142649 fft_block.reg_stage.w_input_regs[61]
.sym 142651 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142652 fft_block.reg_stage.w_input_regs[108]
.sym 142653 fft_block.reg_stage.w_input_regs[44]
.sym 142657 fft_block.reg_stage.w_input_regs[109]
.sym 142662 w_fft_out[40]
.sym 142663 w_fft_out[56]
.sym 142664 fft_block.counter_N[0]
.sym 142665 fft_block.counter_N[1]
.sym 142666 fft_block.counter_N[2]
.sym 142667 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_I1[1]
.sym 142668 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O_SB_LUT4_O_I1[2]
.sym 142669 fft_block.sel_in
.sym 142670 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I0[0]
.sym 142671 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I0[1]
.sym 142672 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I0[2]
.sym 142673 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_I2_SB_LUT4_O_I0[3]
.sym 142674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 142675 w_fft_out[24]
.sym 142676 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 142677 w_fft_out[40]
.sym 142679 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_O_I1[0]
.sym 142680 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_O_I1[1]
.sym 142681 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_O_I1[2]
.sym 142682 w_fft_out[8]
.sym 142683 w_fft_out[24]
.sym 142684 fft_block.counter_N[1]
.sym 142685 fft_block.counter_N[0]
.sym 142686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[0]
.sym 142687 w_fft_out[56]
.sym 142688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[2]
.sym 142689 w_fft_out[0]
.sym 142690 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[0]
.sym 142691 w_fft_out[57]
.sym 142692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[2]
.sym 142693 w_fft_out[33]
.sym 142694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[0]
.sym 142695 w_fft_out[59]
.sym 142696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[2]
.sym 142697 w_fft_out[3]
.sym 142698 w_fft_out[19]
.sym 142699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[2]
.sym 142700 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[2]
.sym 142701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_O_I1_SB_LUT4_O_2_I2[3]
.sym 142702 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[1]
.sym 142703 w_fft_out[51]
.sym 142704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[2]
.sym 142705 w_fft_out[35]
.sym 142706 w_fft_out[32]
.sym 142707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[2]
.sym 142708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[2]
.sym 142709 w_fft_out[16]
.sym 142710 w_fft_out[49]
.sym 142711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[1]
.sym 142712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[2]
.sym 142713 w_fft_out[17]
.sym 142716 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 142717 w_fft_out[43]
.sym 142718 w_fft_out[48]
.sym 142719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[1]
.sym 142720 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[0]
.sym 142721 w_fft_out[8]
.sym 142723 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_O_I1[0]
.sym 142724 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_O_I1[1]
.sym 142725 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O_SB_LUT4_O_I1[2]
.sym 142726 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[1]
.sym 142727 w_fft_out[52]
.sym 142728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[2]
.sym 142729 w_fft_out[20]
.sym 142731 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142732 fft_block.reg_stage.w_input_regs[101]
.sym 142733 fft_block.reg_stage.w_input_regs[37]
.sym 142734 w_fft_out[11]
.sym 142735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[0]
.sym 142736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 142737 w_fft_out[27]
.sym 142738 w_fft_out[11]
.sym 142739 w_fft_out[43]
.sym 142740 fft_block.counter_N[0]
.sym 142741 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_I3[3]
.sym 142743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142744 fft_block.reg_stage.w_input_regs[101]
.sym 142745 fft_block.reg_stage.w_input_regs[37]
.sym 142746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[0]
.sym 142747 w_fft_out[60]
.sym 142748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[2]
.sym 142749 w_fft_out[4]
.sym 142754 w_fft_out[27]
.sym 142755 w_fft_out[59]
.sym 142756 fft_block.counter_N[0]
.sym 142757 fft_block.counter_N[1]
.sym 142758 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[1]
.sym 142759 w_fft_out[53]
.sym 142760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[0]
.sym 142761 w_fft_out[61]
.sym 142763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142764 fft_block.reg_stage.w_input_regs[103]
.sym 142765 fft_block.reg_stage.w_input_regs[39]
.sym 142767 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142768 fft_block.reg_stage.w_input_regs[103]
.sym 142769 fft_block.reg_stage.w_input_regs[39]
.sym 142771 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142772 fft_block.reg_stage.w_input_regs[102]
.sym 142773 fft_block.reg_stage.w_input_regs[38]
.sym 142774 spi_out.addr[3]
.sym 142775 spi_out.addr[0]
.sym 142776 spi_out.addr[2]
.sym 142777 spi_out.addr[1]
.sym 142778 spi_out.addr[3]
.sym 142779 spi_out.addr[0]
.sym 142780 spi_out.addr[1]
.sym 142781 spi_out.addr[2]
.sym 142783 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142784 fft_block.reg_stage.w_input_regs[102]
.sym 142785 fft_block.reg_stage.w_input_regs[38]
.sym 142786 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[2]
.sym 142787 w_fft_out[37]
.sym 142788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 142789 w_fft_out[45]
.sym 142790 fft_block.w_fft_in[14]
.sym 142794 fft_block.w_fft_in[15]
.sym 142798 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[0]
.sym 142799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[1]
.sym 142800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[2]
.sym 142801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_I0[3]
.sym 142802 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[1]
.sym 142803 w_fft_out[55]
.sym 142804 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[2]
.sym 142805 w_fft_out[7]
.sym 142810 w_fft_out[38]
.sym 142811 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[2]
.sym 142812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[2]
.sym 142813 w_fft_out[22]
.sym 142814 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[1]
.sym 142815 w_fft_out[54]
.sym 142816 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[2]
.sym 142817 w_fft_out[6]
.sym 142818 w_fft_out[39]
.sym 142819 w_fft_out[55]
.sym 142820 fft_block.counter_N[0]
.sym 142821 fft_block.counter_N[1]
.sym 142822 spi_out.addr[3]
.sym 142823 spi_out.addr[2]
.sym 142824 spi_out.addr[0]
.sym 142825 spi_out.addr[1]
.sym 142834 spi_out.addr[3]
.sym 142835 spi_out.addr[2]
.sym 142836 spi_out.addr[0]
.sym 142837 spi_out.addr[1]
.sym 142838 w_fft_out[5]
.sym 142839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[2]
.sym 142840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 142841 w_fft_out[29]
.sym 142846 fft_block.w_fft_in[14]
.sym 142850 w_fft_out[13]
.sym 142851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[0]
.sym 142852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[2]
.sym 142853 w_fft_out[21]
.sym 142910 fft_block.sel_in_SB_DFFE_Q_D[0]
.sym 142923 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142924 fft_block.reg_stage.w_input_regs[87]
.sym 142925 fft_block.reg_stage.w_input_regs[23]
.sym 142927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142928 fft_block.reg_stage.w_input_regs[86]
.sym 142929 fft_block.reg_stage.w_input_regs[22]
.sym 142931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142932 fft_block.reg_stage.w_input_regs[92]
.sym 142933 fft_block.reg_stage.w_input_regs[28]
.sym 142935 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142936 fft_block.reg_stage.w_input_regs[91]
.sym 142937 fft_block.reg_stage.w_input_regs[27]
.sym 142939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142940 fft_block.reg_stage.w_input_regs[87]
.sym 142941 fft_block.reg_stage.w_input_regs[23]
.sym 142943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142944 fft_block.reg_stage.w_input_regs[86]
.sym 142945 fft_block.reg_stage.w_input_regs[22]
.sym 142959 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142960 fft_block.reg_stage.w_input_regs[85]
.sym 142961 fft_block.reg_stage.w_input_regs[21]
.sym 142975 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 142976 fft_block.reg_stage.w_input_regs[85]
.sym 142977 fft_block.reg_stage.w_input_regs[21]
.sym 142983 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 142988 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 142989 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 142992 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 142993 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 142996 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 142997 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 143000 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 143001 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 143004 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 143005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 143008 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 143009 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 143012 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 143013 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 143016 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 143017 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 143019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_re.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143020 fft_block.reg_stage.w_input_regs[83]
.sym 143021 fft_block.reg_stage.w_input_regs[19]
.sym 143024 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[2]
.sym 143025 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_y[1]
.sym 143052 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 143053 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 143054 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[3]
.sym 143055 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 143056 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 143057 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 143059 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 143060 fft_block.reg_stage.w_input_regs[28]
.sym 143061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 143062 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[2]
.sym 143063 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_E.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_1_O[1]
.sym 143064 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b_SB_DFF_Q_6_D_SB_LUT4_O_I2[0]
.sym 143065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 143075 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 143076 fft_block.reg_stage.w_input_regs[28]
.sym 143077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[4]
.sym 143079 fft_block.start_calc
.sym 143080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.almost_done
.sym 143081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 143085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 143095 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143096 fft_block.reg_stage.w_input_regs[29]
.sym 143097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[5]
.sym 143113 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 143116 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 143117 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_a[4]
.sym 143118 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 143125 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[5]
.sym 143137 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 143141 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 143143 fft_block.reg_stage.w_cms_reg[11]
.sym 143144 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[1]
.sym 143145 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 143399 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 143400 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 143403 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 143404 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 143405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 143407 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 143408 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 143409 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 143411 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 143412 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 143413 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 143415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 143416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 143417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 143419 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 143420 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 143421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 143423 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[15]
.sym 143424 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 143425 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 143427 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[16]
.sym 143428 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 143429 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 143431 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[17]
.sym 143432 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 143433 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 143437 $nextpnr_ICESTORM_LC_9$I3
.sym 143441 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 143445 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 143449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 143453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 143454 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.pwire[0]
.sym 143455 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[9]
.sym 143456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 143457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 143461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 143464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 143465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_a[1]
.sym 143480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 143481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_a[0]
.sym 143484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 143485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_a[3]
.sym 143486 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 143487 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[9]
.sym 143488 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 143489 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 143492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 143493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.p_a[7]
.sym 143498 fft_block.reg_stage.c_data.cosinus[3][3]
.sym 143506 fft_block.reg_stage.w_cps_reg[28]
.sym 143513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 143514 fft_block.reg_stage.c_data.cosinus[3][0]
.sym 143522 fft_block.reg_stage.c_data.cosinus[3][7]
.sym 143527 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[9]
.sym 143532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[10]
.sym 143533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[9]
.sym 143536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[11]
.sym 143537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 143540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[12]
.sym 143541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 143544 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[13]
.sym 143545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 143548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[14]
.sym 143549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 143553 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[9]
.sym 143559 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[9]
.sym 143564 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[10]
.sym 143565 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[9]
.sym 143568 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[11]
.sym 143569 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 143572 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[12]
.sym 143573 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 143576 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[13]
.sym 143577 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 143580 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[14]
.sym 143581 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 143598 fft_block.reg_stage.w_c_in[7]
.sym 143618 fft_block.reg_stage.w_c_in[3]
.sym 143622 fft_block.w_fft_in[10]
.sym 143650 fft_block.w_fft_in[9]
.sym 143654 w_fft_out[44]
.sym 143655 w_fft_out[60]
.sym 143656 fft_block.counter_N[0]
.sym 143657 fft_block.counter_N[1]
.sym 143658 w_fft_out[42]
.sym 143659 w_fft_out[58]
.sym 143660 fft_block.counter_N[0]
.sym 143661 fft_block.counter_N[1]
.sym 143667 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143668 fft_block.reg_stage.w_input_regs[109]
.sym 143669 fft_block.reg_stage.w_input_regs[45]
.sym 143675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143676 fft_block.reg_stage.w_input_regs[109]
.sym 143677 fft_block.reg_stage.w_input_regs[45]
.sym 143678 w_fft_out[9]
.sym 143679 w_fft_out[41]
.sym 143680 fft_block.counter_N[0]
.sym 143681 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 143683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143684 fft_block.reg_stage.w_input_regs[108]
.sym 143685 fft_block.reg_stage.w_input_regs[44]
.sym 143686 fft_block.w_fft_in[12]
.sym 143690 w_fft_out[41]
.sym 143691 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 143692 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[2]
.sym 143693 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[3]
.sym 143694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[0]
.sym 143695 w_fft_out[10]
.sym 143696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[0]
.sym 143697 w_fft_out[58]
.sym 143700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 143701 w_fft_out[25]
.sym 143702 w_fft_out[25]
.sym 143703 w_fft_out[57]
.sym 143704 fft_block.counter_N[0]
.sym 143705 fft_block.counter_N[1]
.sym 143706 w_fft_out[2]
.sym 143707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[2]
.sym 143708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I2[2]
.sym 143709 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I2[3]
.sym 143710 fft_block.w_fft_in[13]
.sym 143716 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 143717 w_fft_out[42]
.sym 143718 w_fft_out[18]
.sym 143719 w_fft_out[2]
.sym 143720 fft_block.counter_N[1]
.sym 143721 fft_block.counter_N[0]
.sym 143722 fft_block.w_fft_in[12]
.sym 143726 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[0]
.sym 143727 w_fft_out[9]
.sym 143728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[2]
.sym 143729 w_fft_out[1]
.sym 143730 w_fft_out[34]
.sym 143731 w_fft_out[50]
.sym 143732 fft_block.counter_N[2]
.sym 143733 fft_block.counter_N[0]
.sym 143734 w_fft_out[34]
.sym 143735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[2]
.sym 143736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 143737 w_fft_out[26]
.sym 143738 fft_block.w_fft_in[13]
.sym 143746 w_fft_out[50]
.sym 143747 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[1]
.sym 143748 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[2]
.sym 143749 w_fft_out[18]
.sym 143754 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[0]
.sym 143755 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[1]
.sym 143756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[2]
.sym 143757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0[3]
.sym 143759 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143760 fft_block.reg_stage.w_input_regs[110]
.sym 143761 fft_block.reg_stage.w_input_regs[46]
.sym 143766 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[2]
.sym 143767 w_fft_out[36]
.sym 143768 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 143769 w_fft_out[28]
.sym 143774 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[0]
.sym 143775 w_fft_out[12]
.sym 143776 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 143777 w_fft_out[44]
.sym 143779 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143780 fft_block.reg_stage.w_input_regs[110]
.sym 143781 fft_block.reg_stage.w_input_regs[46]
.sym 143783 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143784 fft_block.reg_stage.w_input_regs[111]
.sym 143785 fft_block.reg_stage.w_input_regs[47]
.sym 143786 w_fft_out[61]
.sym 143787 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 143788 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[2]
.sym 143789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2[3]
.sym 143791 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143792 fft_block.reg_stage.w_input_regs[127]
.sym 143793 fft_block.reg_stage.w_input_regs[63]
.sym 143795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143796 fft_block.reg_stage.w_input_regs[127]
.sym 143797 fft_block.reg_stage.w_input_regs[63]
.sym 143798 spi_out.addr[3]
.sym 143799 spi_out.addr[1]
.sym 143800 spi_out.addr[0]
.sym 143801 spi_out.addr[2]
.sym 143803 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143804 fft_block.reg_stage.w_input_regs[111]
.sym 143805 fft_block.reg_stage.w_input_regs[47]
.sym 143807 w_fft_out[45]
.sym 143808 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 143809 fft_block.counter_N[2]
.sym 143810 spi_out.addr[3]
.sym 143811 spi_out.addr[2]
.sym 143812 spi_out.addr[0]
.sym 143813 spi_out.addr[1]
.sym 143814 w_fft_out[47]
.sym 143815 w_fft_out[63]
.sym 143816 fft_block.counter_N[0]
.sym 143817 fft_block.counter_N[1]
.sym 143818 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[0]
.sym 143819 w_fft_out[63]
.sym 143820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 143821 w_fft_out[31]
.sym 143822 fft_block.w_fft_in[14]
.sym 143826 w_fft_out[15]
.sym 143827 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[0]
.sym 143828 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[2]
.sym 143829 w_fft_out[39]
.sym 143830 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[0]
.sym 143831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[1]
.sym 143832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[2]
.sym 143833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I0[3]
.sym 143834 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[0]
.sym 143835 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[1]
.sym 143836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[2]
.sym 143837 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_I0[3]
.sym 143838 w_fft_out[14]
.sym 143839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I1[0]
.sym 143840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_1_I2[0]
.sym 143841 w_fft_out[62]
.sym 143842 fft_block.w_fft_in[15]
.sym 143846 w_fft_out[30]
.sym 143847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[0]
.sym 143848 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 143849 w_fft_out[46]
.sym 143850 w_fft_out[46]
.sym 143851 w_fft_out[62]
.sym 143852 fft_block.counter_N[0]
.sym 143853 fft_block.counter_N[1]
.sym 143854 w_fft_out[13]
.sym 143855 w_fft_out[29]
.sym 143856 fft_block.counter_N[1]
.sym 143857 fft_block.counter_N[0]
.sym 143858 w_fft_out[23]
.sym 143859 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O_SB_LUT4_O_I1[2]
.sym 143860 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 143861 w_fft_out[47]
.sym 143862 spi_out.addr[3]
.sym 143863 spi_out.addr[2]
.sym 143864 spi_out.addr[0]
.sym 143865 spi_out.addr[1]
.sym 143866 fft_block.w_fft_in[14]
.sym 143870 fft_block.w_fft_in[15]
.sym 143874 spi_out.addr[3]
.sym 143875 spi_out.addr[2]
.sym 143876 spi_out.addr[1]
.sym 143877 spi_out.addr[0]
.sym 143882 fft_block.w_fft_in[15]
.sym 143886 fft_block.w_fft_in[14]
.sym 143893 fft_block.reg_stage.w_input_regs[94]
.sym 143898 fft_block.w_fft_in[13]
.sym 143918 fft_block.w_fft_in[12]
.sym 143934 fft_block.w_fft_in[11]
.sym 143947 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143948 fft_block.reg_stage.w_input_regs[92]
.sym 143949 fft_block.reg_stage.w_input_regs[28]
.sym 143951 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 143952 fft_block.reg_stage.w_input_regs[91]
.sym 143953 fft_block.reg_stage.w_input_regs[27]
.sym 143954 fft_block.w_fft_in[11]
.sym 143958 fft_block.w_fft_in[13]
.sym 143966 fft_block.w_fft_in[12]
.sym 143974 fft_block.reg_stage.w_c_in[0]
.sym 143981 fft_block.reg_stage.w_input_regs[93]
.sym 143985 fft_block.reg_stage.w_input_regs[91]
.sym 143997 fft_block.reg_stage.w_cps_in[7]
.sym 143999 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 144000 fft_block.reg_stage.w_input_regs[12]
.sym 144001 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 144005 fft_block.reg_stage.w_input_regs[92]
.sym 144007 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 144008 fft_block.reg_stage.w_input_regs[14]
.sym 144009 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 144011 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 144012 fft_block.reg_stage.w_input_regs[15]
.sym 144013 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 144015 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[6].genblk1.f.y_SB_LUT4_I3_1_O[0]
.sym 144016 fft_block.reg_stage.w_input_regs[15]
.sym 144017 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[7]
.sym 144018 fft_block.w_fft_in[9]
.sym 144025 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 144029 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 144033 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 144034 fft_block.w_fft_in[10]
.sym 144039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 144044 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 144045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 144048 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 144049 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 144052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 144053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 144056 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 144057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 144060 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 144061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 144064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 144065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 144066 fft_block.reg_stage.w_input_regs[95]
.sym 144069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 144073 fft_block.reg_stage.w_input_regs[88]
.sym 144074 fft_block.reg_stage.w_input_regs[88]
.sym 144075 fft_block.reg_stage.w_input_regs[24]
.sym 144076 fft_block.reg_stage.w_input_regs[25]
.sym 144077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 144079 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 144080 fft_block.reg_stage.w_input_regs[26]
.sym 144081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 144083 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 144084 fft_block.reg_stage.w_input_regs[26]
.sym 144085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[2]
.sym 144087 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144088 fft_block.reg_stage.w_input_regs[27]
.sym 144089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 144090 fft_block.reg_stage.w_input_regs[25]
.sym 144091 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[1]
.sym 144092 fft_block.reg_stage.w_input_regs[24]
.sym 144093 fft_block.reg_stage.w_input_regs[88]
.sym 144095 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144096 fft_block.reg_stage.w_input_regs[27]
.sym 144097 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_neg_b_im[3]
.sym 144098 fft_block.w_fft_in[8]
.sym 144102 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[1]
.sym 144109 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 144126 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.w_e_im[3]
.sym 144133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 144136 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 144137 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_a[5]
.sym 144140 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 144141 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_a[1]
.sym 144144 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 144145 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.o_busy
.sym 144147 fft_block.reg_stage.w_cms_reg[0]
.sym 144148 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[1]
.sym 144149 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 144152 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 144153 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_a[2]
.sym 144156 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 144157 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_a[3]
.sym 144160 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 144161 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_a[0]
.sym 144164 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 144165 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_a[6]
.sym 144173 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 144176 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 144177 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.p_a[7]
.sym 144181 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[2]
.sym 144189 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[5]
.sym 144193 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[4]
.sym 144197 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[3]
.sym 144391 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 144395 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 144396 $PACKER_VCC_NET
.sym 144397 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 144399 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 144400 $PACKER_VCC_NET
.sym 144401 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 144403 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 144404 $PACKER_VCC_NET
.sym 144405 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 144414 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 144415 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[1]
.sym 144416 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[2]
.sym 144417 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[3]
.sym 144421 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.count[0]
.sym 144461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 144463 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 144464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 144465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 144478 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 144479 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 144480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 144481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 144485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 144487 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 144492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 144493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 144496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 144497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 144500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 144501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 144504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 144505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 144508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 144509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 144513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 144517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 144519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[9]
.sym 144524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[10]
.sym 144525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[9]
.sym 144528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[11]
.sym 144529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 144532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[12]
.sym 144533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 144536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[13]
.sym 144537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 144540 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[14]
.sym 144541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 144545 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[9]
.sym 144570 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 144582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 144583 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 144584 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 144585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 144586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 144587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 144588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 144589 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 144590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 144591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 144592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 144593 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 144596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 144597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 144598 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[1]
.sym 144599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_re[1]
.sym 144600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.w_e_im[1]
.sym 144601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 144603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 144604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 144605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[10]
.sym 144609 fft_block.counter_N[2]
.sym 144614 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 144615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 144616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 144617 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 144622 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 144623 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 144624 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 144625 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 144634 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 144635 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 144636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 144637 fft_block.counter_N[2]
.sym 144644 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[11]
.sym 144645 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[11]
.sym 144649 fft_block.counter_N[1]
.sym 144650 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 144651 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 144652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 144653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 144670 fft_block.counter_N[1]
.sym 144671 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1[1]
.sym 144672 fft_block.mux_data_in.data_out_SB_LUT4_O_3_I1[2]
.sym 144673 fft_block.sel_in
.sym 144679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 144680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 144681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 144682 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[0]
.sym 144683 fft_block.mux_data_in.data_out_SB_LUT4_O_I0[1]
.sym 144684 fft_block.counter_N[2]
.sym 144685 fft_block.sel_in
.sym 144690 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 144691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 144692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 144693 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 144694 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144695 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 144696 fft_block.counter_N[2]
.sym 144697 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 144698 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 144699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 144700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 144701 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 144702 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 144703 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 144704 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 144705 fft_block.counter_N[2]
.sym 144710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 144711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 144712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 144713 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 144715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[0]
.sym 144716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O[1]
.sym 144717 fft_block.counter_N[2]
.sym 144718 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 144719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 144720 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 144721 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 144722 fft_block.counter_N[1]
.sym 144723 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1[1]
.sym 144724 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1[2]
.sym 144725 fft_block.sel_in
.sym 144727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 144728 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 144729 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 144730 w_fft_out[10]
.sym 144731 w_fft_out[26]
.sym 144732 fft_block.counter_N[2]
.sym 144733 fft_block.counter_N[0]
.sym 144734 fft_block.w_fft_in[13]
.sym 144739 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 144740 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[13]
.sym 144741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[13]
.sym 144742 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144743 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 144744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 144745 fft_block.counter_N[2]
.sym 144746 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 144747 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 144748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 144749 fft_block.counter_N[2]
.sym 144752 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 144753 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 144754 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 144755 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 144756 fft_block.counter_N[0]
.sym 144757 fft_block.counter_N[1]
.sym 144760 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 144761 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[11]
.sym 144762 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144763 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 144764 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[14]
.sym 144765 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 144766 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 144767 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 144768 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 144769 fft_block.sel_in
.sym 144770 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 144771 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 144772 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[10]
.sym 144773 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 144774 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 144775 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 144776 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[0]
.sym 144777 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[1]
.sym 144780 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[0]
.sym 144781 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[1]
.sym 144782 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 144783 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 144784 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 144785 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 144786 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 144787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 144788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 144789 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 144790 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 144791 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 144792 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 144793 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 144794 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[12]
.sym 144795 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[12]
.sym 144796 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[0]
.sym 144797 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[1]
.sym 144800 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[0]
.sym 144801 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I2[1]
.sym 144802 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 144803 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 144804 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[12]
.sym 144805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 144807 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I1[0]
.sym 144808 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 144809 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 144813 fft_block.reg_stage.w_input_regs[110]
.sym 144814 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I1[0]
.sym 144815 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 144816 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 144817 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 144818 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 144819 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 144820 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 144821 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 144822 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I1[0]
.sym 144823 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[13]
.sym 144824 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[13]
.sym 144825 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 144830 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144831 fft_block.counter_N[1]
.sym 144832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 144833 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 144834 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 144835 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 144836 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[14]
.sym 144837 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 144838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 144840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 144841 fft_block.counter_N[2]
.sym 144842 w_fft_out[15]
.sym 144843 w_fft_out[31]
.sym 144844 fft_block.counter_N[1]
.sym 144845 fft_block.counter_N[0]
.sym 144846 fft_block.w_fft_in[15]
.sym 144850 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 144851 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 144852 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 144853 fft_block.counter_N[2]
.sym 144866 fft_block.counter_N[2]
.sym 144867 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[1]
.sym 144868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I1[2]
.sym 144869 fft_block.sel_in
.sym 144870 fft_block.counter_N[2]
.sym 144871 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0_SB_LUT4_O_I1[1]
.sym 144872 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0_SB_LUT4_O_I1[2]
.sym 144873 fft_block.sel_in
.sym 144874 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[0]
.sym 144875 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[1]
.sym 144876 fft_block.counter_N[2]
.sym 144877 fft_block.mux_data_in.data_out_SB_LUT4_O_8_I0[3]
.sym 144879 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144880 fft_block.reg_stage.w_input_regs[79]
.sym 144881 fft_block.reg_stage.w_input_regs[15]
.sym 144883 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 144884 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 144885 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 144887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144888 fft_block.reg_stage.w_input_regs[95]
.sym 144889 fft_block.reg_stage.w_input_regs[31]
.sym 144890 w_fft_out[30]
.sym 144891 w_fft_out[14]
.sym 144892 fft_block.counter_N[1]
.sym 144893 fft_block.counter_N[0]
.sym 144895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144896 fft_block.reg_stage.w_input_regs[95]
.sym 144897 fft_block.reg_stage.w_input_regs[31]
.sym 144899 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[8].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144900 fft_block.reg_stage.w_input_regs[79]
.sym 144901 fft_block.reg_stage.w_input_regs[15]
.sym 144903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144904 fft_block.reg_stage.w_input_regs[94]
.sym 144905 fft_block.reg_stage.w_input_regs[30]
.sym 144907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144908 fft_block.reg_stage.w_input_regs[93]
.sym 144909 fft_block.reg_stage.w_input_regs[29]
.sym 144911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144912 fft_block.reg_stage.w_input_regs[93]
.sym 144913 fft_block.reg_stage.w_input_regs[29]
.sym 144915 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144916 fft_block.reg_stage.w_input_regs[78]
.sym 144917 fft_block.reg_stage.w_input_regs[14]
.sym 144919 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144920 fft_block.reg_stage.w_input_regs[78]
.sym 144921 fft_block.reg_stage.w_input_regs[14]
.sym 144927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[6].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144928 fft_block.reg_stage.w_input_regs[94]
.sym 144929 fft_block.reg_stage.w_input_regs[30]
.sym 144934 fft_block.w_fft_in[13]
.sym 144958 fft_block.w_fft_in[12]
.sym 144962 fft_block.w_fft_in[11]
.sym 144966 fft_block.w_fft_in[13]
.sym 144977 fft_block.reg_stage.c_map.we_SB_LUT4_I3_O
.sym 144978 fft_block.w_fft_in[11]
.sym 144982 fft_block.w_fft_in[12]
.sym 144987 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 144988 fft_block.reg_stage.w_input_regs[77]
.sym 144989 fft_block.reg_stage.w_input_regs[13]
.sym 144999 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 145000 fft_block.reg_stage.w_input_regs[12]
.sym 145001 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[4]
.sym 145003 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145004 fft_block.reg_stage.w_input_regs[11]
.sym 145005 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 145007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145008 fft_block.reg_stage.w_input_regs[90]
.sym 145009 fft_block.reg_stage.w_input_regs[26]
.sym 145011 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145012 fft_block.reg_stage.w_input_regs[90]
.sym 145013 fft_block.reg_stage.w_input_regs[26]
.sym 145015 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145016 fft_block.reg_stage.w_input_regs[11]
.sym 145017 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[3]
.sym 145019 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145020 fft_block.reg_stage.w_input_regs[13]
.sym 145021 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 145027 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145028 fft_block.reg_stage.w_input_regs[13]
.sym 145029 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[5]
.sym 145031 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 145032 fft_block.reg_stage.w_input_regs[10]
.sym 145033 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 145037 fft_block.reg_stage.w_input_regs[72]
.sym 145038 fft_block.w_fft_in[9]
.sym 145042 fft_block.w_fft_in[8]
.sym 145055 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I1_O[0]
.sym 145056 fft_block.reg_stage.w_input_regs[10]
.sym 145057 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[2]
.sym 145059 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[5].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 145060 fft_block.reg_stage.w_input_regs[14]
.sym 145061 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[6]
.sym 145062 fft_block.reg_stage.w_input_regs[9]
.sym 145063 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 145064 fft_block.reg_stage.w_input_regs[8]
.sym 145065 fft_block.reg_stage.w_input_regs[72]
.sym 145066 fft_block.reg_stage.w_input_regs[72]
.sym 145067 fft_block.reg_stage.w_input_regs[8]
.sym 145068 fft_block.reg_stage.w_input_regs[9]
.sym 145069 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_neg_b_im[1]
.sym 145077 fft_block.reg_stage.w_input_regs[90]
.sym 145078 fft_block.reg_stage.w_input_regs[88]
.sym 145079 fft_block.reg_stage.w_input_regs[24]
.sym 145080 fft_block.reg_stage.w_input_regs[89]
.sym 145081 fft_block.reg_stage.w_input_regs[25]
.sym 145082 fft_block.reg_stage.w_input_regs[72]
.sym 145083 fft_block.reg_stage.w_input_regs[8]
.sym 145084 fft_block.reg_stage.w_input_regs[73]
.sym 145085 fft_block.reg_stage.w_input_regs[9]
.sym 145086 fft_block.reg_stage.w_input_regs[89]
.sym 145087 fft_block.reg_stage.w_input_regs[25]
.sym 145088 fft_block.reg_stage.w_input_regs[88]
.sym 145089 fft_block.reg_stage.w_input_regs[24]
.sym 145093 fft_block.reg_stage.w_input_regs[89]
.sym 145106 fft_block.w_fft_in[8]
.sym 145110 fft_block.w_fft_in[9]
.sym 145118 fft_block.w_fft_in[10]
.sym 145125 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy
.sym 145129 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 145132 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 145133 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_a[5]
.sym 145136 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 145137 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_a[6]
.sym 145141 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 145144 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 145145 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_a[0]
.sym 145146 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 145150 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[3]
.sym 145156 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 145157 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_a[2]
.sym 145159 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[9]
.sym 145160 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 145163 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[10]
.sym 145164 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[1]
.sym 145165 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 145167 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[11]
.sym 145168 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[2]
.sym 145169 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 145171 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[12]
.sym 145172 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[3]
.sym 145173 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 145175 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[13]
.sym 145176 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[4]
.sym 145177 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 145179 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[14]
.sym 145180 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[5]
.sym 145181 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 145183 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[15]
.sym 145184 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[6]
.sym 145185 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 145187 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[16]
.sym 145188 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[8]
.sym 145189 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 145191 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[17]
.sym 145192 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[7]
.sym 145193 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 145197 $nextpnr_ICESTORM_LC_30$I3
.sym 145199 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 145200 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 145201 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 145205 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[6]
.sym 145207 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 145208 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 145209 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 145211 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 145212 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 145213 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 145215 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 145216 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 145217 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 145221 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[1]
.sym 145241 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[8]
.sym 145414 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[3]
.sym 145426 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[5]
.sym 145430 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[4]
.sym 145442 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[6]
.sym 145447 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 145452 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 145453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 145456 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 145457 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 145460 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 145461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 145464 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 145465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 145468 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 145469 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 145472 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 145473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 145476 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 145477 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 145480 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 145481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 145484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 145485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 145488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 145489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 145492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 145493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 145496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 145497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 145500 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 145501 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 145502 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[14]
.sym 145505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 145506 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[3]
.sym 145513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 145517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 145518 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[8]
.sym 145525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[10]
.sym 145526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[6]
.sym 145530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[7]
.sym 145538 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[5]
.sym 145542 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[8]
.sym 145560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 145561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 145562 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[7]
.sym 145573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 145576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 145580 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 145581 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 145582 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[7]
.sym 145586 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 145587 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 145588 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145589 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 145596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 145597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 145602 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 145603 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 145604 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 145605 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 145606 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 145607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 145608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 145609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145610 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[7]
.sym 145614 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 145615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[9]
.sym 145616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[9]
.sym 145617 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 145618 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[8]
.sym 145622 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 145623 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 145624 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 145625 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 145628 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 145629 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 145630 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 145631 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 145632 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 145633 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 145634 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 145635 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[9]
.sym 145636 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[9]
.sym 145637 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 145638 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 145639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 145640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 145641 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 145650 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 145651 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 145652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 145653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 145654 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O[0]
.sym 145655 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O[1]
.sym 145656 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O[2]
.sym 145657 fft_block.counter_N[2]
.sym 145661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[9]
.sym 145665 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 145667 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 145668 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 145669 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 145670 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 145671 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 145672 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 145673 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 145676 fft_block.counter_N[0]
.sym 145677 fft_block.counter_N[1]
.sym 145680 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 145681 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 145686 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 145687 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 145688 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 145689 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 145690 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 145691 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 145692 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 145693 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 145694 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 145695 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[10]
.sym 145696 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[10]
.sym 145697 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145698 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 145699 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[1]
.sym 145700 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[2]
.sym 145701 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145702 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 145703 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 145704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 145705 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 145708 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I2[0]
.sym 145709 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 145712 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 145713 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 145716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I2[0]
.sym 145717 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 145718 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 145719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 145720 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I2[0]
.sym 145721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 145722 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[0]
.sym 145723 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[1]
.sym 145724 fft_block.mux_data_in.data_out_SB_LUT4_O_2_I0_SB_LUT4_O_1_I0[2]
.sym 145725 fft_block.counter_N[2]
.sym 145726 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 145727 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 145728 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 145729 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 145730 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 145731 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 145732 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 145733 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 145734 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_I2_O[0]
.sym 145735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[12]
.sym 145736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[12]
.sym 145737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 145738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 145739 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 145740 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 145741 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 145742 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145743 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 145744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 145745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145747 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145748 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[14]
.sym 145749 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[14]
.sym 145750 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_1_I0[0]
.sym 145751 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 145752 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 145753 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145755 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 145756 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 145757 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 145758 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[12]
.sym 145759 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[12]
.sym 145760 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I2[0]
.sym 145761 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1_SB_LUT4_O_I2[1]
.sym 145762 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 145763 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 145764 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O[2]
.sym 145765 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_2_O[3]
.sym 145766 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145767 fft_block.counter_N[1]
.sym 145768 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 145769 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 145770 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0[0]
.sym 145771 fft_block.counter_N[2]
.sym 145772 fft_block.counter_N[1]
.sym 145773 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0[3]
.sym 145774 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 145775 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 145776 fft_block.counter_N[2]
.sym 145777 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[3]
.sym 145781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[9]
.sym 145782 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 145783 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 145784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 145785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 145787 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 145788 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[13]
.sym 145789 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[13]
.sym 145790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 145791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 145792 fft_block.counter_N[1]
.sym 145793 fft_block.counter_N[0]
.sym 145794 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145795 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[14]
.sym 145796 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[14]
.sym 145797 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 145798 w_fft_out[12]
.sym 145799 w_fft_out[28]
.sym 145800 fft_block.counter_N[2]
.sym 145801 fft_block.counter_N[0]
.sym 145802 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 145803 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 145804 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 145805 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 145806 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[0]
.sym 145807 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[1]
.sym 145808 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[2]
.sym 145809 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_1_O[3]
.sym 145810 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 145811 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[1]
.sym 145812 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[2]
.sym 145813 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2[3]
.sym 145814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 145815 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 145816 fft_block.counter_N[1]
.sym 145817 fft_block.counter_N[0]
.sym 145819 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I1[0]
.sym 145820 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 145821 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 145824 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145825 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145826 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 145827 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 145828 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 145829 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 145830 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I1[0]
.sym 145831 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 145832 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 145833 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 145838 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0_SB_LUT4_O_I1[0]
.sym 145839 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 145840 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[13]
.sym 145841 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 145842 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 145843 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 145844 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 145845 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 145846 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I2_I0[0]
.sym 145847 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 145848 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[14]
.sym 145849 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 145850 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 145851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145852 spi_out.addr[0]
.sym 145853 spi_out.addr[1]
.sym 145854 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 145855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 145856 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 145857 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 145858 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 145859 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 145860 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_I2[2]
.sym 145861 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_I2[3]
.sym 145862 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145863 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 145864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[14]
.sym 145865 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 145866 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 145867 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 145868 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 145869 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 145870 fft_block.w_fft_in[14]
.sym 145875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145876 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[14]
.sym 145877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[14]
.sym 145878 fft_block.w_fft_in[15]
.sym 145883 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 145884 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O[1]
.sym 145885 fft_block.counter_N[0]
.sym 145886 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 145887 spi_out.addr[0]
.sym 145888 spi_out.addr[2]
.sym 145889 spi_out.addr[3]
.sym 145890 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145891 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 145892 fft_block.counter_N[1]
.sym 145893 fft_block.counter_N[0]
.sym 145894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 145895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 145896 fft_block.counter_N[1]
.sym 145897 fft_block.counter_N[0]
.sym 145898 spi_out.addr[2]
.sym 145899 spi_out.addr[0]
.sym 145900 spi_out.addr[3]
.sym 145901 spi_out.addr[1]
.sym 145902 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 145903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 145904 fft_block.counter_N[1]
.sym 145905 fft_block.counter_N[0]
.sym 145908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 145909 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 145910 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 145911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 145912 fft_block.counter_N[1]
.sym 145913 fft_block.counter_N[0]
.sym 145914 fft_block.w_fft_in[15]
.sym 145918 fft_block.w_fft_in[14]
.sym 145941 fft_block.reg_stage.w_input_regs[78]
.sym 145950 fft_block.w_fft_in[15]
.sym 145954 fft_block.w_fft_in[14]
.sym 145959 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[9]
.sym 145964 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[10]
.sym 145965 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[9]
.sym 145968 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[11]
.sym 145969 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 145972 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[12]
.sym 145973 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 145976 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[13]
.sym 145977 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 145980 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[14]
.sym 145981 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 145991 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145992 fft_block.reg_stage.w_input_regs[75]
.sym 145993 fft_block.reg_stage.w_input_regs[11]
.sym 145995 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 145996 fft_block.reg_stage.w_input_regs[76]
.sym 145997 fft_block.reg_stage.w_input_regs[12]
.sym 145999 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[4].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146000 fft_block.reg_stage.w_input_regs[76]
.sym 146001 fft_block.reg_stage.w_input_regs[12]
.sym 146003 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146004 fft_block.reg_stage.w_input_regs[74]
.sym 146005 fft_block.reg_stage.w_input_regs[10]
.sym 146007 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[5].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146008 fft_block.reg_stage.w_input_regs[77]
.sym 146009 fft_block.reg_stage.w_input_regs[13]
.sym 146011 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[2].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146012 fft_block.reg_stage.w_input_regs[74]
.sym 146013 fft_block.reg_stage.w_input_regs[10]
.sym 146019 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[3].genblk1.f.s_SB_LUT4_O_I1[0]
.sym 146020 fft_block.reg_stage.w_input_regs[75]
.sym 146021 fft_block.reg_stage.w_input_regs[11]
.sym 146025 fft_block.reg_stage.w_input_regs[77]
.sym 146037 fft_block.reg_stage.w_input_regs[75]
.sym 146038 fft_block.w_fft_in[10]
.sym 146045 fft_block.reg_stage.w_input_regs[76]
.sym 146049 fft_block.reg_stage.w_input_regs[74]
.sym 146055 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 146060 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 146061 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 146064 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 146065 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 146068 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 146069 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 146072 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 146073 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 146076 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 146077 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 146080 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_D_im.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 146081 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 146082 fft_block.reg_stage.w_input_regs[79]
.sym 146085 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 146086 fft_block.w_fft_in[9]
.sym 146093 fft_block.reg_stage.w_input_regs[73]
.sym 146097 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.o_busy_SB_LUT4_I3_O
.sym 146104 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 146105 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_a[3]
.sym 146106 fft_block.w_fft_in[8]
.sym 146110 fft_block.reg_stage.w_input_regs[73]
.sym 146111 fft_block.reg_stage.w_input_regs[9]
.sym 146112 fft_block.reg_stage.w_input_regs[72]
.sym 146113 fft_block.reg_stage.w_input_regs[8]
.sym 146114 fft_block.w_fft_in[10]
.sym 146121 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[1]
.sym 146124 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 146125 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_a[1]
.sym 146129 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[2]
.sym 146133 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[3]
.sym 146134 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[0]
.sym 146135 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[9]
.sym 146136 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 146137 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 146141 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[6]
.sym 146145 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 146146 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[8]
.sym 146151 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[9]
.sym 146152 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 146155 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[10]
.sym 146156 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[1]
.sym 146157 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 146159 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[11]
.sym 146160 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[2]
.sym 146161 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 146163 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[12]
.sym 146164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[3]
.sym 146165 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 146167 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[13]
.sym 146168 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[4]
.sym 146169 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 146171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[14]
.sym 146172 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[5]
.sym 146173 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 146175 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[15]
.sym 146176 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[6]
.sym 146177 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 146179 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[16]
.sym 146180 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 146181 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 146183 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[17]
.sym 146184 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 146185 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 146189 $nextpnr_ICESTORM_LC_23$I3
.sym 146191 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 146192 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 146193 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 146197 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 146199 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 146200 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 146201 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 146203 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 146204 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 146205 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 146207 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 146208 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 146209 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 146211 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 146212 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 146213 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 146215 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[9]
.sym 146216 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[0]
.sym 146219 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[10]
.sym 146220 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[1]
.sym 146221 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 146223 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[11]
.sym 146224 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[2]
.sym 146225 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 146227 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[12]
.sym 146228 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[3]
.sym 146229 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 146231 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[13]
.sym 146232 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[4]
.sym 146233 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 146235 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[14]
.sym 146236 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[5]
.sym 146237 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 146239 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[15]
.sym 146240 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[6]
.sym 146241 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 146243 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[16]
.sym 146244 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[7]
.sym 146245 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 146247 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[17]
.sym 146248 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I0[8]
.sym 146249 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 146253 $nextpnr_ICESTORM_LC_31$I3
.sym 146438 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[1]
.sym 146449 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[4]
.sym 146453 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 146454 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[0]
.sym 146461 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[6]
.sym 146465 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[3]
.sym 146473 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[2]
.sym 146474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[4]
.sym 146481 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[1]
.sym 146482 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[1]
.sym 146483 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[1]
.sym 146484 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 146485 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[0]
.sym 146486 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[2]
.sym 146490 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[1]
.sym 146497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 146498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[3]
.sym 146502 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[4]
.sym 146503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[4]
.sym 146504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[3]
.sym 146505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[3]
.sym 146506 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[6]
.sym 146507 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[6]
.sym 146508 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[5]
.sym 146509 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[5]
.sym 146510 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146511 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 146512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 146513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 146514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[5]
.sym 146515 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[5]
.sym 146516 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[4]
.sym 146517 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[4]
.sym 146520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[6]
.sym 146521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[6]
.sym 146522 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[3]
.sym 146523 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[3]
.sym 146524 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[2]
.sym 146525 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[2]
.sym 146528 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[2]
.sym 146529 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[2]
.sym 146530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[2]
.sym 146534 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146535 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 146536 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 146537 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 146538 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[5]
.sym 146546 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[6]
.sym 146550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[7]
.sym 146554 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[8]
.sym 146560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 146561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 146562 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_I.partial[4]
.sym 146571 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 146572 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 146573 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 146575 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146576 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[8]
.sym 146577 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[8]
.sym 146578 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 146585 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 146591 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 146592 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 146593 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 146594 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 146595 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_i[7]
.sym 146596 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_neg_z[7]
.sym 146597 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 146600 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 146601 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 146607 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 146608 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 146609 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 146610 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 146611 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 146612 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 146613 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I3[3]
.sym 146615 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 146616 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[7]
.sym 146617 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[7]
.sym 146618 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[8]
.sym 146622 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[7]
.sym 146638 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[8]
.sym 146650 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146651 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 146652 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 146653 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 146654 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146655 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[8]
.sym 146656 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[8]
.sym 146657 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 146658 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[7]
.sym 146665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[9]
.sym 146668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 146669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 146670 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 146671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 146672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 146673 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 146676 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 146677 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 146678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[9]
.sym 146679 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[9]
.sym 146680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 146681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 146682 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[0]
.sym 146683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 146684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 146685 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 146686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 146688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 146689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 146690 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 146691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[9]
.sym 146692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 146693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 146694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 146695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 146696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 146697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 146700 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[0]
.sym 146701 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_2_I2[1]
.sym 146702 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 146703 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 146704 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 146705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 146706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 146707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 146708 fft_block.counter_N[0]
.sym 146709 fft_block.counter_N[1]
.sym 146710 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 146711 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 146712 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 146713 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 146714 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 146715 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 146716 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[2]
.sym 146717 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[3]
.sym 146719 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 146720 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[10]
.sym 146721 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[10]
.sym 146724 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146725 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 146726 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 146727 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 146728 fft_block.counter_N[0]
.sym 146729 fft_block.counter_N[1]
.sym 146730 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 146731 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 146732 fft_block.counter_N[0]
.sym 146733 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 146734 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_2_O[0]
.sym 146735 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_2_O[1]
.sym 146736 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_2_O[2]
.sym 146737 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_2_O[3]
.sym 146738 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[0]
.sym 146739 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[1]
.sym 146740 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_I0[2]
.sym 146741 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 146744 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[0]
.sym 146745 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 146746 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[0]
.sym 146747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[1]
.sym 146748 fft_block.counter_N[2]
.sym 146749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O_SB_LUT4_I0_O[3]
.sym 146751 fft_block.state_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 146752 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I3[1]
.sym 146753 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I3[2]
.sym 146754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 146755 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 146756 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[2]
.sym 146757 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[3]
.sym 146760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 146761 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 146764 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146765 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 146767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 146768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 146769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 146775 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3[1]
.sym 146776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 146777 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 146778 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 146779 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 146780 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[2]
.sym 146781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[3]
.sym 146782 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[0]
.sym 146783 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[1]
.sym 146784 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[2]
.sym 146785 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_I2_O[3]
.sym 146786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 146788 fft_block.counter_N[1]
.sym 146789 fft_block.counter_N[0]
.sym 146791 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[0]
.sym 146792 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 146793 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 146794 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 146795 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 146796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 146797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 146798 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 146799 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 146800 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[2]
.sym 146801 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 146804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_1_O[1]
.sym 146805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146806 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 146807 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 146808 fft_block.counter_N[2]
.sym 146809 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[3]
.sym 146811 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 146812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[10]
.sym 146813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[10]
.sym 146814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146815 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[0]
.sym 146816 fft_block.mux_data_in.data_out_SB_LUT4_O_6_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 146817 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 146820 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 146821 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 146824 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[0]
.sym 146825 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2[1]
.sym 146828 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[1]
.sym 146829 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 146835 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 146836 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 146837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 146838 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 146839 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 146840 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 146841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 146842 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[12]
.sym 146843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[12]
.sym 146844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 146845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 146848 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 146849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146851 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_2_O[0]
.sym 146852 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 146853 fft_block.counter_N[0]
.sym 146854 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 146855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 146856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 146857 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 146859 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 146860 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 146861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 146862 spi_out.addr[0]
.sym 146863 spi_out.addr[1]
.sym 146864 spi_out.addr[3]
.sym 146865 spi_out.addr[2]
.sym 146867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 146868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[13]
.sym 146869 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[13]
.sym 146871 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 146872 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 146873 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 146875 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146876 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 146877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 146883 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_I0[0]
.sym 146884 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 146885 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 146887 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 146888 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 146889 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 146892 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 146893 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 146894 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[12]
.sym 146895 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[12]
.sym 146896 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 146897 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 146898 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 146899 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[13]
.sym 146900 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[13]
.sym 146901 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 146904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146905 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146906 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146907 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 146908 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 146909 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 146914 spi_out.addr[2]
.sym 146915 spi_out.addr[1]
.sym 146916 spi_out.addr[0]
.sym 146917 spi_out.addr[3]
.sym 146920 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 146921 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 146923 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 146924 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 146925 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 146926 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146927 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 146928 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 146929 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 146930 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 146931 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[12]
.sym 146932 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146933 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 146934 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 146935 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 146936 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[10]
.sym 146937 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 146938 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 146939 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 146940 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[13]
.sym 146941 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 146942 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 146943 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 146944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 146945 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 146947 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_O_1_I0[0]
.sym 146948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 146949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 146951 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 146952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 146953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 146958 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 146959 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 146960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[13]
.sym 146961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[14].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 146964 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 146965 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[14]
.sym 146966 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 146967 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[12]
.sym 146968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 146972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 146973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[14]
.sym 146976 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 146977 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[11]
.sym 146980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 146981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 146982 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 146983 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 146984 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 146985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 146989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[9]
.sym 146992 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 146993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 146995 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 146996 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 146997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 146999 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 147000 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 147001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 147003 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[11].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 147004 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 147005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[10]
.sym 147012 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 147013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[11]
.sym 147015 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[9]
.sym 147020 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[10]
.sym 147021 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[9]
.sym 147024 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[11]
.sym 147025 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 147028 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[12]
.sym 147029 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 147032 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[13]
.sym 147033 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 147036 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[14]
.sym 147037 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 147047 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[9]
.sym 147052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[10]
.sym 147053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[9]
.sym 147056 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[11]
.sym 147057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 147060 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[12]
.sym 147061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 147064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[13]
.sym 147065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 147068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[14]
.sym 147069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 147086 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[5]
.sym 147097 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 147113 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 147124 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 147125 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_a[4]
.sym 147128 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_b[0]
.sym 147129 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.p_a[7]
.sym 147133 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.adder_E_im.generate_N_bit_Adder[7].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 147141 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[4]
.sym 147143 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[9]
.sym 147144 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 147147 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[10]
.sym 147148 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 147149 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 147151 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[11]
.sym 147152 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[2]
.sym 147153 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 147155 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[12]
.sym 147156 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 147157 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 147159 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[13]
.sym 147160 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[4]
.sym 147161 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 147163 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[14]
.sym 147164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[5]
.sym 147165 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 147167 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[15]
.sym 147168 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[6]
.sym 147169 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 147171 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[16]
.sym 147172 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 147173 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 147175 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[17]
.sym 147176 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 147177 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 147181 $nextpnr_ICESTORM_LC_20$I3
.sym 147183 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 147184 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 147185 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 147187 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 147188 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 147189 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 147191 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 147192 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 147193 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 147195 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 147196 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 147197 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 147199 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 147200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 147201 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 147203 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 147204 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 147205 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 147207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 147211 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 147212 $PACKER_VCC_NET
.sym 147213 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 147215 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 147216 $PACKER_VCC_NET
.sym 147217 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 147219 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 147220 $PACKER_VCC_NET
.sym 147221 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 147223 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 147224 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 147225 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 147227 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 147228 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 147229 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 147233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 147234 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[0]
.sym 147235 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[1]
.sym 147236 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[2]
.sym 147237 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.count[3]
.sym 147470 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[4]
.sym 147474 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[6]
.sym 147486 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[3]
.sym 147490 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[5]
.sym 147494 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[6]
.sym 147502 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[3]
.sym 147506 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[5]
.sym 147514 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[4]
.sym 147518 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[2]
.sym 147526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[0]
.sym 147541 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.almost_done
.sym 147550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[1]
.sym 147558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[8]
.sym 147582 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[7]
.sym 147594 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[8]
.sym 147627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 147628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 147629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 147630 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[6]
.sym 147634 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[5]
.sym 147656 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 147657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 147659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 147660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 147661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 147668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 147669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 147670 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I3[0]
.sym 147671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 147672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[7]
.sym 147673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I3[3]
.sym 147675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 147677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 147680 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[8]
.sym 147681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[8]
.sym 147682 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 147683 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 147684 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 147685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 147688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 147689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 147690 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147691 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 147692 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 147693 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 147696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 147697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[1]
.sym 147700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 147701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 147702 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 147703 fft_block.mux_data_in.data_out_SB_LUT4_O_I0_SB_LUT4_O_1_I3[1]
.sym 147704 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[2]
.sym 147705 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_2_O[3]
.sym 147706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[0]
.sym 147707 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[1]
.sym 147708 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O_SB_LUT4_I0_O[2]
.sym 147709 fft_block.counter_N[2]
.sym 147713 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 147714 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147715 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 147716 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[8]
.sym 147717 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 147720 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 147721 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0[3]
.sym 147724 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 147725 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 147728 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[6]
.sym 147729 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[6]
.sym 147732 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2[0]
.sym 147733 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[13].genblk1.f.x_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_3_I2[1]
.sym 147734 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147735 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 147736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 147737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 147738 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[3]
.sym 147739 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 147740 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[2]
.sym 147741 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_O_1_I2[3]
.sym 147742 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_O_I0[3]
.sym 147743 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I3[1]
.sym 147744 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[2]
.sym 147745 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 147746 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O_SB_LUT4_I1_I2[0]
.sym 147747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 147748 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[2]
.sym 147749 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 147750 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[0]
.sym 147751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 147752 fft_block.counter_N[1]
.sym 147753 fft_block.counter_N[0]
.sym 147755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 147756 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 147757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 147759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 147760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 147761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 147764 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 147765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 147767 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 147769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 147770 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[7]
.sym 147774 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 147775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[7]
.sym 147776 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[7]
.sym 147777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 147778 fft_block.mux_data_in.data_out_SB_LUT4_O_12_I0_SB_LUT4_O_1_I3[1]
.sym 147779 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]
.sym 147780 fft_block.mux_data_in.data_out_SB_LUT4_O_15_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 147781 fft_block.counter_N[2]
.sym 147782 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 147783 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 147784 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[2]
.sym 147785 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O_SB_LUT4_I1_I2[3]
.sym 147786 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 147787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 147788 fft_block.counter_N[1]
.sym 147789 fft_block.counter_N[0]
.sym 147790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 147791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 147792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 147793 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 147796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[8]
.sym 147797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[8]
.sym 147798 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[9]
.sym 147799 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[9]
.sym 147800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 147801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[3]
.sym 147806 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[7]
.sym 147810 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[8]
.sym 147825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.almost_done
.sym 147829 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_I1[2]
.sym 147832 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 147833 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 147838 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[8]
.sym 147844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_1_O[0]
.sym 147845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147850 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[8]
.sym 147854 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[12].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 147855 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_2_O[1]
.sym 147856 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_2_O[2]
.sym 147857 fft_block.mux_data_in.data_out_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 147862 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_2_O[1]
.sym 147863 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_2_O[2]
.sym 147864 fft_block.counter_N[1]
.sym 147865 fft_block.counter_N[0]
.sym 147866 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 147867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 147868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 147869 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 147870 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 147871 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[9]
.sym 147872 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 147873 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 147877 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[9]
.sym 147878 spi_out.addr[2]
.sym 147879 spi_out.addr[0]
.sym 147880 spi_out.addr[1]
.sym 147881 spi_out.addr[3]
.sym 147886 spi_out.addr[0]
.sym 147887 spi_out.addr[2]
.sym 147888 spi_out.addr[3]
.sym 147889 spi_out.addr[1]
.sym 147890 spi_out.addr[1]
.sym 147891 spi_out.addr[2]
.sym 147892 spi_out.addr[0]
.sym 147893 spi_out.addr[3]
.sym 147902 spi_out.addr[2]
.sym 147903 spi_out.addr[3]
.sym 147904 spi_out.addr[0]
.sym 147905 spi_out.addr[1]
.sym 147906 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[6]
.sym 147912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 147913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 147915 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 147916 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 147917 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 147919 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 147920 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 147921 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 147922 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[7]
.sym 147926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 147927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 147928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 147929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I2_1_O[3]
.sym 147931 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 147932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 147933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 147935 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 147936 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[7]
.sym 147937 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[7]
.sym 147939 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[10].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 147941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 147944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[8]
.sym 147945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 147946 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 147947 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 147948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 147949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 147951 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 147952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[8]
.sym 147953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 147954 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[8]
.sym 147958 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[0]
.sym 147959 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[10]
.sym 147960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[10]
.sym 147961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_LUT4_I0_O[3]
.sym 147962 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[7]
.sym 147966 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[9]
.sym 147967 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[9]
.sym 147968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 147969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 147972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[8]
.sym 147973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[8]
.sym 147976 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[11]
.sym 147977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[11]
.sym 147990 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[8]
.sym 148006 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 148007 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 148008 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 148009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 148012 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 148013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 148015 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 148016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 148017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 148018 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 148019 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[9]
.sym 148020 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 148021 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 148022 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[7]
.sym 148032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 148033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[8]
.sym 148034 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[8]
.sym 148054 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[7]
.sym 148071 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[9]
.sym 148076 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[10]
.sym 148077 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[9]
.sym 148080 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[11]
.sym 148081 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 148084 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[12]
.sym 148085 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 148088 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[13]
.sym 148089 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 148092 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[14]
.sym 148093 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[9].genblk1.f.x_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 148101 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[9]
.sym 148134 fft_block.reg_stage.w_c_in[0]
.sym 148158 fft_block.reg_stage.w_c_in[3]
.sym 148162 fft_block.reg_stage.w_c_in[7]
.sym 148174 fft_block.reg_stage.c_data.cosinus[1][7]
.sym 148198 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 148199 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[9]
.sym 148200 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 148201 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 148207 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 148208 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 148209 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 148213 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[0]
.sym 148217 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.pwire[5]
.sym 148263 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 148267 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 148268 $PACKER_VCC_NET
.sym 148269 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 148271 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 148272 $PACKER_VCC_NET
.sym 148273 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 148275 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 148276 $PACKER_VCC_NET
.sym 148277 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 148286 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 148287 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[1]
.sym 148288 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[2]
.sym 148289 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[3]
.sym 148293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.count[0]
.sym 148488 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[6]
.sym 148489 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[6]
.sym 148490 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 148491 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 148492 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 148493 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 148494 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 148495 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[5]
.sym 148496 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[4]
.sym 148497 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[4]
.sym 148498 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[2]
.sym 148502 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[4]
.sym 148503 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[4]
.sym 148504 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[3]
.sym 148505 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[3]
.sym 148510 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[6]
.sym 148511 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[6]
.sym 148512 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[5]
.sym 148513 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[5]
.sym 148518 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 148519 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 148520 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 148521 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 148522 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[5]
.sym 148526 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[2]
.sym 148530 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[3]
.sym 148531 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[3]
.sym 148532 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[2]
.sym 148533 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[2]
.sym 148534 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[4]
.sym 148538 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[3]
.sym 148542 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[6]
.sym 148548 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[2]
.sym 148549 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[2]
.sym 148550 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[1]
.sym 148558 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[1]
.sym 148559 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[1]
.sym 148560 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_r[0]
.sym 148561 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.w_mult_z[0]
.sym 148570 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[2]
.sym 148589 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 148590 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[1]
.sym 148594 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_R.partial[0]
.sym 148605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[6]
.sym 148613 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[4]
.sym 148615 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 148621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 148625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 148628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 148629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 148632 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 148633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 148636 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 148637 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 148640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 148641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 148644 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 148645 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 148648 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 148649 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 148652 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 148653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 148656 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 148657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 148660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 148661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 148664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 148665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 148668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 148669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 148670 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[14]
.sym 148673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 148674 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[7]
.sym 148681 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[11]
.sym 148685 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[9]
.sym 148687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 148688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 148689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 148693 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[13]
.sym 148695 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_I1[0]
.sym 148696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[7]
.sym 148697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[7]
.sym 148701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[8]
.sym 148705 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[10]
.sym 148706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 148722 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[5]
.sym 148738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[3]
.sym 148742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 148743 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 148744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 148745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 148746 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[6]
.sym 148747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[6]
.sym 148748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[5]
.sym 148749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[5]
.sym 148750 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[6]
.sym 148754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[3]
.sym 148755 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[3]
.sym 148756 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[2]
.sym 148757 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[2]
.sym 148758 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[4]
.sym 148762 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[5]
.sym 148763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[5]
.sym 148764 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[4]
.sym 148765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[4]
.sym 148768 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[2]
.sym 148769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[2]
.sym 148770 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[4]
.sym 148771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[4]
.sym 148772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[3]
.sym 148773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[3]
.sym 148775 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 148780 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 148781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[1]
.sym 148784 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 148785 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 148788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 148789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 148792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 148793 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 148796 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 148797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 148800 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 148801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 148804 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 148805 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 148808 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 148809 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 148812 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 148813 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 148816 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 148817 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 148820 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 148821 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 148824 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 148825 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 148828 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[1].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 148829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 148830 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[14]
.sym 148833 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 148837 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 148841 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[11]
.sym 148843 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 148844 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 148845 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 148846 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 148847 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 148848 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 148849 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 148851 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 148852 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 148853 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 148854 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[7]
.sym 148861 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 148864 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[8]
.sym 148865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[8]
.sym 148867 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 148868 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 148869 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[7]
.sym 148873 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[12]
.sym 148885 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[13]
.sym 148894 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[8]
.sym 148902 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[6]
.sym 148903 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 148904 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[5].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 148905 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[6]
.sym 148907 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[0]
.sym 148908 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[1]
.sym 148909 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I1_O[2]
.sym 148910 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[4]
.sym 148911 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[4]
.sym 148912 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[3]
.sym 148913 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[3]
.sym 148914 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[3]
.sym 148918 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[4]
.sym 148922 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[5]
.sym 148926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[5]
.sym 148927 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[5]
.sym 148928 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[4]
.sym 148929 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[4]
.sym 148932 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[5]
.sym 148933 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[5]
.sym 148935 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148940 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[1]
.sym 148941 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[0]
.sym 148944 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[2]
.sym 148945 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[2]
.sym 148948 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[3]
.sym 148949 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[3]
.sym 148952 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[4]
.sym 148953 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[4]
.sym 148956 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[5]
.sym 148957 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[5]
.sym 148960 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[6]
.sym 148961 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[6]
.sym 148964 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[7]
.sym 148965 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[7]
.sym 148968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[8]
.sym 148969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[8]
.sym 148972 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[9]
.sym 148973 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[9]
.sym 148976 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[10]
.sym 148977 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[10]
.sym 148980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[11]
.sym 148981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[11]
.sym 148984 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[12]
.sym 148985 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[12]
.sym 148988 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[0].genblk1.f.y_SB_LUT4_I3_O[13]
.sym 148989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[13]
.sym 148990 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[14]
.sym 148991 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[14]
.sym 148993 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.y_SB_LUT4_O_I3[14]
.sym 148997 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[12]
.sym 149001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[8]
.sym 149005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[13]
.sym 149009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[10]
.sym 149013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[9]
.sym 149017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[11]
.sym 149018 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[1]
.sym 149025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[12]
.sym 149026 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[7]
.sym 149033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 149036 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 149037 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_a[0]
.sym 149038 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[7]
.sym 149045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 149046 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 149051 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 149052 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 149053 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 149054 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 149055 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 149056 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 149057 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[8].genblk1.f.x_SB_LUT4_I3_1_O[3]
.sym 149059 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I3_I1[0]
.sym 149060 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[7]
.sym 149061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[7]
.sym 149062 fft_block.reg_stage.c_data.cosinus[2][3]
.sym 149074 fft_block.reg_stage.c_data.cosinus[2][7]
.sym 149082 fft_block.reg_stage.c_data.cosinus[2][0]
.sym 149098 fft_block.reg_stage.w_c_in[0]
.sym 149106 fft_block.reg_stage.w_c_in[3]
.sym 149122 fft_block.reg_stage.w_c_in[7]
.sym 149130 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 149166 fft_block.reg_stage.w_c_in[3]
.sym 149173 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 149182 fft_block.reg_stage.w_c_in[7]
.sym 149186 fft_block.reg_stage.w_c_in[0]
.sym 149206 fft_block.reg_stage.c_data.cosinus[0][7]
.sym 149220 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 149221 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_a[7]
.sym 149230 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[1]
.sym 149231 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_re[1]
.sym 149232 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.w_e_im[1]
.sym 149233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 149256 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 149257 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_a[3]
.sym 149264 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 149265 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_a[0]
.sym 149270 fft_block.reg_stage.w_cps_reg[10]
.sym 149274 fft_block.reg_stage.c_data.cosinus[1][3]
.sym 149280 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 149281 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_a[1]
.sym 149282 fft_block.reg_stage.c_data.cosinus[1][0]
.sym 149304 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 149305 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.p_a[7]
.sym 149511 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 149515 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 149516 $PACKER_VCC_NET
.sym 149519 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 149520 $PACKER_VCC_NET
.sym 149521 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 149523 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 149524 $PACKER_VCC_NET
.sym 149525 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 149527 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 149528 $PACKER_VCC_NET
.sym 149529 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 149533 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[2]
.sym 149541 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[3]
.sym 149542 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[4]
.sym 149546 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[5]
.sym 149550 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[7]
.sym 149558 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[3]
.sym 149562 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[1]
.sym 149566 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[2]
.sym 149570 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[6]
.sym 149574 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[6]
.sym 149582 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[4]
.sym 149583 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[4]
.sym 149584 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 149585 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[3]
.sym 149590 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[4]
.sym 149594 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[5]
.sym 149598 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 149599 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[5]
.sym 149600 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[4]
.sym 149601 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[4]
.sym 149602 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[3]
.sym 149606 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[6]
.sym 149607 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[6]
.sym 149608 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[5]
.sym 149609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[5]
.sym 149610 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[4]
.sym 149614 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[6]
.sym 149620 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[6]
.sym 149621 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[6]
.sym 149622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 149623 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 149624 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 149625 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 149629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[1]
.sym 149633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 149634 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[5]
.sym 149638 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 149639 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 149640 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 149641 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 149642 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[7]
.sym 149649 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 149653 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[7]
.sym 149657 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[2]
.sym 149658 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[3]
.sym 149659 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[3]
.sym 149660 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[2]
.sym 149661 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[2]
.sym 149664 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[2]
.sym 149665 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[2]
.sym 149666 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[1]
.sym 149667 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[1]
.sym 149668 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 149669 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[0]
.sym 149670 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 149671 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[1]
.sym 149672 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[2]
.sym 149673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_I.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 149674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[5]
.sym 149675 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[5]
.sym 149676 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[4]
.sym 149677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[4]
.sym 149678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[6]
.sym 149682 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[4]
.sym 149686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[4]
.sym 149687 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[4]
.sym 149688 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[3]
.sym 149689 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[3]
.sym 149690 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[5]
.sym 149696 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[6]
.sym 149697 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[6]
.sym 149698 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[6]
.sym 149699 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[6]
.sym 149700 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_i[5]
.sym 149701 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_neg_z[5]
.sym 149702 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[3]
.sym 149710 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[2]
.sym 149726 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[6]
.sym 149736 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[6]
.sym 149737 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[6]
.sym 149738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 149739 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 149740 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 149741 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[2].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 149744 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[2]
.sym 149745 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[2]
.sym 149746 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[4]
.sym 149747 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[4]
.sym 149748 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[3]
.sym 149749 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[3]
.sym 149750 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 149751 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 149752 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 149753 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 149754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[2]
.sym 149758 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[6]
.sym 149759 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[6]
.sym 149760 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 149761 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[5]
.sym 149762 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[3]
.sym 149763 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[3]
.sym 149764 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[2]
.sym 149765 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[2]
.sym 149769 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[6]
.sym 149770 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[0]
.sym 149777 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[2]
.sym 149781 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[1]
.sym 149782 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[1]
.sym 149789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 149790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[1]
.sym 149791 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_neg_z[1]
.sym 149792 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 149793 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_i[0]
.sym 149797 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[3]
.sym 149801 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 149802 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[6]
.sym 149806 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[2]
.sym 149810 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[4]
.sym 149814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[3]
.sym 149818 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[1]
.sym 149822 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_I.partial[5]
.sym 149829 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[4]
.sym 149830 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[7]
.sym 149837 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 149846 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 149853 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[7]
.sym 149865 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[10]
.sym 149866 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 149870 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[7]
.sym 149895 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 149900 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 149901 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 149904 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 149905 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 149908 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 149909 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 149912 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 149913 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 149916 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 149917 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 149921 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[9]
.sym 149926 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[6]
.sym 149930 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[1]
.sym 149934 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[4]
.sym 149942 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[2]
.sym 149946 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[3]
.sym 149950 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[5]
.sym 149965 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 149966 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[1]
.sym 149967 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[1]
.sym 149968 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 149969 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[0]
.sym 149970 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[1]
.sym 149974 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[2]
.sym 149980 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[3]
.sym 149981 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[3]
.sym 149982 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_I.partial[0]
.sym 149986 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[0]
.sym 149987 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_i[2]
.sym 149988 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_neg_z[2]
.sym 149989 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_I.generate_N_bit_Adder[3].genblk1.f.x_SB_LUT4_I2_O[3]
.sym 149990 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[1]
.sym 149997 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 150001 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 150005 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[2]
.sym 150009 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[6]
.sym 150013 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 150017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[1]
.sym 150018 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[0]
.sym 150022 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 150023 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 150024 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 150025 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[6].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 150027 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 150028 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 150029 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 150031 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 150032 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 150033 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 150035 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 150036 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 150037 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 150039 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 150040 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 150041 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 150042 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 150043 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 150044 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 150045 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 150049 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 150051 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 150052 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 150053 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 150055 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 150056 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 150059 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 150060 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 150061 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 150063 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 150064 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 150065 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 150067 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 150068 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 150069 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 150071 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 150072 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 150073 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 150075 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 150076 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 150077 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 150079 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[15]
.sym 150080 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 150081 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 150083 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[16]
.sym 150084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 150085 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 150087 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[17]
.sym 150088 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 150089 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 150093 $nextpnr_ICESTORM_LC_29$I3
.sym 150096 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 150097 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_a[7]
.sym 150101 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 150102 fft_block.reg_stage.w_cps_reg[19]
.sym 150108 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 150109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_a[3]
.sym 150112 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 150113 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.p_a[1]
.sym 150117 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 150119 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 150124 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 150125 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 150128 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 150129 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 150132 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 150133 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 150136 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 150137 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 150140 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 150141 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 150161 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 150180 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 150181 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.o_busy
.sym 150206 fft_block.reg_stage.c_data.cosinus[0][3]
.sym 150210 fft_block.reg_stage.c_data.cosinus[0][0]
.sym 150216 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 150217 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_a[3]
.sym 150228 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 150229 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_a[0]
.sym 150232 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_b[0]
.sym 150233 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.p_a[1]
.sym 150242 fft_block.reg_stage.w_cps_reg[1]
.sym 150256 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 150257 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 150269 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy
.sym 150281 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 150283 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 150284 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 150285 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 150289 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.o_busy_SB_LUT4_I3_O
.sym 150293 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 150297 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 150306 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 150307 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 150308 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 150309 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 150311 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 150312 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 150315 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 150316 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 150317 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 150319 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 150320 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 150321 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 150323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 150324 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 150325 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 150327 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 150328 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 150329 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 150331 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 150332 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 150333 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 150335 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[15]
.sym 150336 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 150337 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 150339 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[16]
.sym 150340 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 150341 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 150343 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[17]
.sym 150344 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 150345 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 150349 $nextpnr_ICESTORM_LC_17$I3
.sym 150351 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 150352 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 150353 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 150355 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 150356 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 150357 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 150369 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 150534 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 150535 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 150536 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]
.sym 150537 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 150539 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 150540 $PACKER_VCC_NET
.sym 150541 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 150542 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 150549 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[0]
.sym 150553 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 150557 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[4]
.sym 150567 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[0]
.sym 150572 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[1]
.sym 150576 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[2]
.sym 150580 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[3]
.sym 150584 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges_SB_DFFESR_Q_3_D[4]
.sym 150587 $PACKER_VCC_NET
.sym 150589 $nextpnr_ICESTORM_LC_25$I3
.sym 150592 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 150593 $nextpnr_ICESTORM_LC_25$COUT
.sym 150597 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Edges[1]
.sym 150598 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[0]
.sym 150602 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[3]
.sym 150603 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[3]
.sym 150604 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[2]
.sym 150605 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[2]
.sym 150606 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 150607 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 150608 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 150609 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 150614 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[2]
.sym 150622 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_R.partial[1]
.sym 150626 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[2]
.sym 150627 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[2]
.sym 150628 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[1]
.sym 150629 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[1]
.sym 150630 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[1]
.sym 150631 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[1]
.sym 150632 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_z[0]
.sym 150633 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.w_mult_r[0]
.sym 150634 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[3]
.sym 150650 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[1]
.sym 150654 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[2]
.sym 150673 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 150677 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.almost_done
.sym 150682 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[0]
.sym 150694 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[1]
.sym 150698 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[2]
.sym 150706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[0]
.sym 150718 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[3]
.sym 150726 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[5]
.sym 150730 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[2]
.sym 150734 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[4]
.sym 150738 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[6]
.sym 150742 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[7]
.sym 150746 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[1]
.sym 150754 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[3]
.sym 150758 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[4]
.sym 150762 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[0]
.sym 150770 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[1]
.sym 150771 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[1]
.sym 150772 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[0]
.sym 150773 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[0]
.sym 150774 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[1]
.sym 150782 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_R.partial[5]
.sym 150786 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[5]
.sym 150787 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[5]
.sym 150788 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_z[4]
.sym 150789 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.w_mult_r[4]
.sym 150790 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[1]
.sym 150794 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[4]
.sym 150798 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[0]
.sym 150802 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[2]
.sym 150806 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[6]
.sym 150810 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[5]
.sym 150814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[3]
.sym 150826 spi_out.send_data[0]
.sym 150830 spi_out.send_data[2]
.sym 150838 spi_out.send_data[1]
.sym 150855 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 150859 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 150860 $PACKER_VCC_NET
.sym 150863 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 150864 $PACKER_VCC_NET
.sym 150865 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[2]
.sym 150867 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 150868 $PACKER_VCC_NET
.sym 150869 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[3]
.sym 150871 spi_out.spi_master.r_CS_Inactive_Count[4]
.sym 150872 $PACKER_VCC_NET
.sym 150873 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[4]
.sym 150875 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 150876 $PACKER_VCC_NET
.sym 150877 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESS_Q_D_SB_LUT4_O_I3[5]
.sym 150881 spi_out.spi_master.r_CS_Inactive_Count[3]
.sym 150885 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 150887 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 150892 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[1]
.sym 150896 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[2]
.sym 150900 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[3]
.sym 150904 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[4]
.sym 150908 spi_out.spi_master.r_CS_Inactive_Count_SB_DFFNESR_Q_3_D[5]
.sym 150913 $nextpnr_ICESTORM_LC_6$I3
.sym 150917 spi_out.spi_master.r_CS_Inactive_Count[5]
.sym 150926 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 150933 spi_out.spi_master.r_SM_CS[1]
.sym 150942 spi_out.spi_master.r_SM_CS_SB_DFFNESS_Q_D[2]
.sym 150948 spi_out.spi_master.r_SM_CS[0]
.sym 150949 spi_out.spi_master.r_SM_CS[1]
.sym 150957 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 150985 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 150988 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 150989 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.o_busy
.sym 151014 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 151015 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[3]
.sym 151016 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[2]
.sym 151017 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[2]
.sym 151018 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[5]
.sym 151026 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[1]
.sym 151027 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[1]
.sym 151028 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[0]
.sym 151029 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[0]
.sym 151030 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 151031 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[4]
.sym 151032 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[3]
.sym 151033 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[3]
.sym 151034 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[6]
.sym 151038 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[0]
.sym 151039 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[1]
.sym 151040 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[2]
.sym 151041 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.adder_R.generate_N_bit_Adder[0].genblk1.f.x_SB_LUT4_I3_O[3]
.sym 151042 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[2]
.sym 151043 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[2]
.sym 151044 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[1]
.sym 151045 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[1]
.sym 151046 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[4]
.sym 151050 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[5]
.sym 151054 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[3]
.sym 151060 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[6]
.sym 151061 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[6]
.sym 151062 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[6]
.sym 151063 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[6]
.sym 151064 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 151065 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[5]
.sym 151066 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[5]
.sym 151067 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[5]
.sym 151068 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_z[4]
.sym 151069 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.w_mult_r[4]
.sym 151070 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[2]
.sym 151074 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[6]
.sym 151079 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 151080 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 151083 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 151084 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 151085 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 151087 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 151088 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 151089 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 151091 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 151092 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 151093 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 151095 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 151096 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 151097 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 151099 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 151100 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 151101 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 151103 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[15]
.sym 151104 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 151105 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 151107 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[16]
.sym 151108 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 151109 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 151111 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[17]
.sym 151112 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 151113 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 151117 $nextpnr_ICESTORM_LC_27$I3
.sym 151119 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 151120 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 151121 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 151125 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 151127 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 151128 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 151129 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 151130 spi_out.addr[3]
.sym 151131 spi_out.addr[2]
.sym 151132 spi_out.addr[0]
.sym 151133 spi_out.addr[1]
.sym 151135 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 151136 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 151137 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 151139 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 151140 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 151141 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 151143 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 151148 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 151149 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 151152 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 151153 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 151156 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 151157 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[3]
.sym 151160 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 151161 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[4]
.sym 151164 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 151165 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.adder_R.generate_N_bit_Adder[9].genblk1.f.y_SB_DFFE_Q_D_SB_LUT4_O_I3[5]
.sym 151238 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 151239 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 151240 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 151241 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 151243 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 151244 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 151245 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 151251 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 151252 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 151253 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 151257 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 151261 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 151263 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 151264 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 151265 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 151269 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 151271 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 151272 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 151275 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 151276 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 151277 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 151279 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 151280 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 151281 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 151283 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 151284 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 151285 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 151287 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 151288 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 151289 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 151291 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 151292 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 151293 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 151295 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[15]
.sym 151296 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 151297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 151299 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[16]
.sym 151300 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 151301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 151303 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[17]
.sym 151304 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 151305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 151309 $nextpnr_ICESTORM_LC_4$I3
.sym 151311 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 151312 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 151313 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 151315 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[7]
.sym 151316 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[7]
.sym 151317 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 151319 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 151320 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 151321 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 151323 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[5]
.sym 151324 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[5]
.sym 151325 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 151327 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 151328 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 151329 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 151331 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[4]
.sym 151332 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[4]
.sym 151333 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 151335 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 151336 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[0]
.sym 151339 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 151340 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 151341 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 151343 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 151344 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 151345 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 151347 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 151348 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 151349 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[3]
.sym 151351 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 151352 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 151353 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[4]
.sym 151355 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 151356 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[1]
.sym 151357 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[5]
.sym 151359 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[15]
.sym 151360 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[3]
.sym 151361 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[6]
.sym 151363 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[16]
.sym 151364 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 151365 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[7]
.sym 151367 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[17]
.sym 151368 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 151369 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I2[8]
.sym 151373 $nextpnr_ICESTORM_LC_18$I3
.sym 151559 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]
.sym 151564 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 151568 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 151569 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 151572 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 151573 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]
.sym 151575 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 151576 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 151577 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]
.sym 151581 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]
.sym 151583 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_Count[2]
.sym 151584 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[1]
.sym 151585 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[2]
.sym 151594 spi_out.spi_master.SPI_Master_Inst.r_Trailing_Edge_SB_DFFSR_Q_D
.sym 151609 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D_SB_LUT4_I3_O[0]
.sym 151630 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.multiplier_Z.partial[1]
.sym 151654 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[4]
.sym 151662 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[6]
.sym 151666 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[2]
.sym 151674 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[5]
.sym 151678 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[3]
.sym 151686 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[1]
.sym 151698 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[8]
.sym 151706 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.partial[7]
.sym 151718 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[1]
.sym 151730 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[4]
.sym 151734 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[3]
.sym 151746 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_I.partial[2]
.sym 151774 spi_out.spi_master.SPI_Master_Inst.o_TX_Ready_SB_DFFSR_Q_D[4]
.sym 151783 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 151787 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 151788 $PACKER_VCC_NET
.sym 151791 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 151792 $PACKER_VCC_NET
.sym 151793 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_D_SB_LUT4_O_I3[2]
.sym 151796 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[0]
.sym 151797 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 151811 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 151812 $PACKER_VCC_NET
.sym 151813 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 151814 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[2]
.sym 151822 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[1]
.sym 151826 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[3]
.sym 151830 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[5]
.sym 151834 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[6]
.sym 151838 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[4]
.sym 151847 spi_out.spi_master.r_CS_Inactive_Count[1]
.sym 151848 $PACKER_VCC_NET
.sym 151849 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 151850 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[0]
.sym 151855 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[3]
.sym 151856 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 151857 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 151859 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[1]
.sym 151860 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[5]
.sym 151861 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 151863 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[2]
.sym 151864 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[6]
.sym 151865 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 151867 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[0]
.sym 151868 spi_out.spi_master.SPI_Master_Inst.r_TX_Byte[4]
.sym 151869 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count[2]
.sym 151870 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 151871 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 151872 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 151873 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 151874 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]
.sym 151875 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]
.sym 151876 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]
.sym 151877 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 151878 spi_out.send_data[6]
.sym 151882 spi_out.send_data[7]
.sym 151889 spi_out.spi_master.r_CS_Inactive_Count[0]
.sym 151890 spi_out.send_data[4]
.sym 151896 spi_out.spi_master.r_SM_CS[1]
.sym 151897 spi_out.spi_master.r_SM_CS[0]
.sym 151898 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 151899 spi_out.spi_master.master_ready
.sym 151900 spi_out.spi_master.r_SM_CS[0]
.sym 151901 spi_out.spi_master.r_SM_CS[1]
.sym 151902 spi_out.send_data[5]
.sym 151906 spi_out.send_data[3]
.sym 151914 spi_out.spi_master.master_ready
.sym 151915 spi_out.start_tx_SB_LUT4_I3_O_SB_LUT4_O_I1[5]
.sym 151916 spi_out.spi_master.r_SM_CS[1]
.sym 151917 spi_out.spi_master.r_SM_CS[0]
.sym 151921 spi_out.spi_master.r_CS_Inactive_Count[2]
.sym 151926 spi_out.spi_master.r_SM_CS[1]
.sym 151927 spi_out.spi_master.master_ready
.sym 151928 spi_out.spi_master.r_SM_CS[0]
.sym 151929 PIN_16_SB_LUT4_O_I3[1]
.sym 151944 spi_out.spi_master.r_SM_CS[1]
.sym 151945 spi_out.spi_master.r_SM_CS[0]
.sym 151951 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 151952 spi_out.start_tx_SB_LUT4_I3_O[1]
.sym 151953 spi_out.start_tx_SB_LUT4_I3_O[2]
.sym 151954 spi_out.start_tx_SB_LUT4_I3_O[0]
.sym 151972 PIN_16_SB_LUT4_O_I3[0]
.sym 151973 PIN_16_SB_LUT4_O_I3[1]
.sym 152042 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[2]
.sym 152046 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[1]
.sym 152054 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[3]
.sym 152058 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[0]
.sym 152062 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[4]
.sym 152070 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[4]
.sym 152074 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[6]
.sym 152078 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[3]
.sym 152082 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[5]
.sym 152098 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.partial[2]
.sym 152135 spi_out.addr[0]
.sym 152140 spi_out.addr[1]
.sym 152144 spi_out.addr[2]
.sym 152145 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 152148 spi_out.addr[3]
.sym 152149 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 152152 spi_out.addr[4]
.sym 152153 spi_out.addr_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 152157 spi_out.addr[0]
.sym 152164 spi_out.addr[1]
.sym 152165 spi_out.addr[0]
.sym 152174 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 152175 PIN_21$SB_IO_OUT
.sym 152176 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 152177 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 152179 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 152180 spi_out.state_SB_DFFESR_Q_D[0]
.sym 152181 fft_block.fft_finish_SB_LUT4_I0_O[3]
.sym 152190 spi_out.addr[4]
.sym 152191 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 152192 fft_block.reg_stage.test_fft_stage.bfs[3].butterfly.twid_mult.adder_I.generate_N_bit_Adder[7].genblk1.f.x_SB_LUT4_I2_1_O[1]
.sym 152193 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 152194 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 152201 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 152202 spi_out.state_SB_DFFESR_Q_D[0]
.sym 152206 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 152207 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 152208 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 152209 fft_block.fft_finish_SB_LUT4_I0_O[3]
.sym 152212 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 152213 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 152216 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 152217 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 152220 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 152221 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 152222 PIN_21$SB_IO_OUT
.sym 152223 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 152224 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 152225 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 152226 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 152227 fft_block.fft_finish_SB_LUT4_I0_I1[1]
.sym 152228 fft_block.fft_finish_SB_LUT4_I0_I1[2]
.sym 152229 fft_block.fft_finish_SB_LUT4_I0_I1[3]
.sym 152231 spi_out.count_spi[0]
.sym 152236 spi_out.count_spi[1]
.sym 152240 spi_out.count_spi[2]
.sym 152241 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 152244 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 152245 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 152248 spi_out.count_spi[4]
.sym 152249 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[4]
.sym 152252 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 152253 spi_out.count_spi_SB_DFFESR_Q_D_SB_LUT4_O_I3[5]
.sym 152254 spi_out.count_spi[4]
.sym 152255 spi_out.count_spi[0]
.sym 152256 spi_out.count_spi[1]
.sym 152257 spi_out.count_spi[2]
.sym 152259 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[0]
.sym 152260 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[1]
.sym 152261 fft_block.fft_finish_SB_LUT4_I0_I1_SB_LUT4_O_I1[2]
.sym 152265 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 152269 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 152276 spi_out.count_spi[1]
.sym 152277 spi_out.count_spi[0]
.sym 152285 spi_out.count_spi[0]
.sym 152295 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 152299 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 152300 $PACKER_VCC_NET
.sym 152301 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 152303 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 152304 $PACKER_VCC_NET
.sym 152305 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 152307 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 152308 $PACKER_VCC_NET
.sym 152309 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 152313 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 152314 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[0]
.sym 152315 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[1]
.sym 152316 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[2]
.sym 152317 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_Z.count[3]
.sym 152321 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 152327 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 152331 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 152332 $PACKER_VCC_NET
.sym 152333 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 152335 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 152336 $PACKER_VCC_NET
.sym 152337 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 152339 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 152340 $PACKER_VCC_NET
.sym 152341 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 152347 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[9]
.sym 152348 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[9]
.sym 152349 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 152350 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 152351 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[1]
.sym 152352 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[2]
.sym 152353 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[3]
.sym 152357 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.count[0]
.sym 152593 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk_SB_DFFE_Q_E
.sym 152625 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
.sym 152808 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 152809 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]
.sym 152836 spi_out.spi_master.master_ready
.sym 152837 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 152842 fft_block.fft_finish_SB_LUT4_I0_O[0]
.sym 152863 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 152864 spi_out.spi_master.SPI_Master_Inst.r_TX_Bit_Count_SB_DFFESS_Q_S[1]
.sym 152865 spi_out.spi_master.master_ready
.sym 152898 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[0]
.sym 152899 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[1]
.sym 152900 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[2]
.sym 152901 spi_out.spi_master.SPI_Master_Inst.o_SPI_MOSI_SB_DFFE_Q_D_SB_LUT4_O_I0[3]
.sym 153062 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[4]
.sym 153066 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[3]
.sym 153070 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[5]
.sym 153074 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[6]
.sym 153082 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[1]
.sym 153086 fft_block.reg_stage.test_fft_stage.bfs[1].butterfly.twid_mult.multiplier_R.partial[2]
.sym 153191 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 153195 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 153196 $PACKER_VCC_NET
.sym 153197 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 153199 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 153200 $PACKER_VCC_NET
.sym 153201 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 153203 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 153204 $PACKER_VCC_NET
.sym 153205 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count_SB_DFFSR_Q_D_SB_LUT4_O_I3[3]
.sym 153206 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 153207 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[1]
.sym 153208 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[2]
.sym 153209 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[3]
.sym 153213 fft_block.reg_stage.test_fft_stage.bfs[2].butterfly.twid_mult.multiplier_Z.count[0]
.sym 153263 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[3]
.sym 153264 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[3]
.sym 153265 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 153287 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[9]
.sym 153288 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.pwire[0]
.sym 153291 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[10]
.sym 153292 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 153293 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[1]
.sym 153295 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[11]
.sym 153296 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 153297 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[2]
.sym 153299 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[12]
.sym 153300 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 153301 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[3]
.sym 153303 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[13]
.sym 153304 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 153305 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[4]
.sym 153307 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[14]
.sym 153308 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.pwire[1]
.sym 153309 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[5]
.sym 153311 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[15]
.sym 153312 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.pwire[3]
.sym 153313 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[6]
.sym 153315 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[16]
.sym 153316 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[8]
.sym 153317 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[7]
.sym 153319 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial[17]
.sym 153320 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_9_D_SB_LUT4_O_I2[7]
.sym 153321 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I1[8]
.sym 153325 $nextpnr_ICESTORM_LC_7$I3
.sym 153327 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[6]
.sym 153328 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[6]
.sym 153329 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 153335 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[1]
.sym 153336 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[1]
.sym 153337 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 153339 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[8]
.sym 153340 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[8]
.sym 153341 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 153347 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I1[2]
.sym 153348 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_8_D_SB_LUT4_O_I2[2]
.sym 153349 fft_block.reg_stage.test_fft_stage.bfs[0].butterfly.twid_mult.multiplier_Z.partial_SB_DFFSR_Q_D_SB_LUT4_O_I3[0]
.sym 154005 PIN_16_SB_LUT4_O_I3[0]
.sym 158766 spi_out.spi_master.SPI_Master_Inst.r_SPI_Clk
