/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2016 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Wed Sep 14 16:48:05 2016
 *                 Full Compile MD5 Checksum  2d2ed423991a1e4e4d03ca98bc390b2c
 *                     (minus title and desc)
 *                 MD5 Checksum               8cad5c3953d7e5df4439153720b00628
 *
 * lock_release:   r_1099
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1119
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_MEMC_ARC_1_H__
#define BCHP_MEMC_ARC_1_H__

/***************************************************************************
 *MEMC_ARC_1 - SCB Address Range CHeckers (ARCH) Registers
 ***************************************************************************/
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_START_ADDR 0x01b01000 /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Aliasing Checker */
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_START_ADDR_MSB 0x01b01004 /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Aliasing Checker */
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_END_ADDR 0x01b01008 /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Aliasing Checker */
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_END_ADDR_MSB 0x01b0100c /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Aliasing Checker */
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_CMD 0x01b01010 /* [RO][32] Violating SCB client-ID & Command Type for Address Aliasing Checker */
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_CLEAR 0x01b01014 /* [WO][32] ALIAS violation info write clear register */
#define BCHP_MEMC_ARC_1_ARC_0_CNTRL              0x01b01100 /* [CFG][32] Mode/Control register for Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_1_ARC_0_ADRS_RANGE_LOW     0x01b01104 /* [CFG][32] 256 Byte-aligned Lower Address of the memory range for Address Range Checker (ARC)-0. */
#define BCHP_MEMC_ARC_1_ARC_0_ADRS_RANGE_HIGH    0x01b01108 /* [CFG][32] 256 Byte-aligned Higher Address of the memory range for Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_1_ARC_0_READ_RIGHTS_0      0x01b01114 /* [CFG][32] Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_1_ARC_0_READ_RIGHTS_1      0x01b01118 /* [CFG][32] Read access right of SCB clients 32 to 63 on Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_1_ARC_0_READ_RIGHTS_2      0x01b0111c /* [CFG][32] Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_1_ARC_0_READ_RIGHTS_3      0x01b01120 /* [CFG][32] Read access right of SCB clients 96 to 127 on Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_1_ARC_0_READ_RIGHTS_4      0x01b01124 /* [CFG][32] Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_1_ARC_0_READ_RIGHTS_5      0x01b01128 /* [CFG][32] Read access right of SCB clients 160 to 191 on Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_1_ARC_0_READ_RIGHTS_6      0x01b0112c /* [CFG][32] Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_1_ARC_0_READ_RIGHTS_7      0x01b01130 /* [CFG][32] Read access right of SCB clients 224 to 255 on Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_1_ARC_0_WRITE_RIGHTS_0     0x01b01134 /* [CFG][32] Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-0 */
#define BCHP_MEMC_ARC_1_ARC_0_WRITE_RIGHTS_1     0x01b01138 /* [CFG][32] Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-0 */
#define BCHP_MEMC_ARC_1_ARC_0_WRITE_RIGHTS_2     0x01b0113c /* [CFG][32] Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-0 */
#define BCHP_MEMC_ARC_1_ARC_0_WRITE_RIGHTS_3     0x01b01140 /* [CFG][32] Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-0 */
#define BCHP_MEMC_ARC_1_ARC_0_WRITE_RIGHTS_4     0x01b01144 /* [CFG][32] Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-0 */
#define BCHP_MEMC_ARC_1_ARC_0_WRITE_RIGHTS_5     0x01b01148 /* [CFG][32] Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-0 */
#define BCHP_MEMC_ARC_1_ARC_0_WRITE_RIGHTS_6     0x01b0114c /* [CFG][32] Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-0 */
#define BCHP_MEMC_ARC_1_ARC_0_WRITE_RIGHTS_7     0x01b01150 /* [CFG][32] Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-0 */
#define BCHP_MEMC_ARC_1_ARC_0_MCP_CNTRL_0        0x01b01154 /* [CFG][32] MCP 0 Mode/Control register for Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_1_ARC_0_MCP_CNTRL_1        0x01b01158 /* [CFG][32] MCP 1 Mode/Control register for Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_START_ADDR 0x01b01164 /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_START_ADDR_MSB 0x01b01168 /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_END_ADDR 0x01b0116c /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_END_ADDR_MSB 0x01b01170 /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_CMD 0x01b01174 /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-0 */
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_CLEAR 0x01b01178 /* [CFG][32] ARC_0 violation info write clear register */
#define BCHP_MEMC_ARC_1_ARC_1_CNTRL              0x01b011c0 /* [CFG][32] Mode/Control register for Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_1_ARC_1_ADRS_RANGE_LOW     0x01b011c4 /* [CFG][32] 256 Byte-aligned Lower Address of the memory range for Address Range Checker (ARC)-1. */
#define BCHP_MEMC_ARC_1_ARC_1_ADRS_RANGE_HIGH    0x01b011c8 /* [CFG][32] 256 Byte-aligned Higher Address of the memory range for Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_1_ARC_1_READ_RIGHTS_0      0x01b011d4 /* [CFG][32] Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_1_ARC_1_READ_RIGHTS_1      0x01b011d8 /* [CFG][32] Read access right of SCB clients 32 to 63 on Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_1_ARC_1_READ_RIGHTS_2      0x01b011dc /* [CFG][32] Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_1_ARC_1_READ_RIGHTS_3      0x01b011e0 /* [CFG][32] Read access right of SCB clients 96 to 127 on Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_1_ARC_1_READ_RIGHTS_4      0x01b011e4 /* [CFG][32] Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_1_ARC_1_READ_RIGHTS_5      0x01b011e8 /* [CFG][32] Read access right of SCB clients 160 to 191 on Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_1_ARC_1_READ_RIGHTS_6      0x01b011ec /* [CFG][32] Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_1_ARC_1_READ_RIGHTS_7      0x01b011f0 /* [CFG][32] Read access right of SCB clients 224 to 255 on Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_1_ARC_1_WRITE_RIGHTS_0     0x01b011f4 /* [CFG][32] Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-1 */
#define BCHP_MEMC_ARC_1_ARC_1_WRITE_RIGHTS_1     0x01b011f8 /* [CFG][32] Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-1 */
#define BCHP_MEMC_ARC_1_ARC_1_WRITE_RIGHTS_2     0x01b011fc /* [CFG][32] Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-1 */
#define BCHP_MEMC_ARC_1_ARC_1_WRITE_RIGHTS_3     0x01b01200 /* [CFG][32] Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-1 */
#define BCHP_MEMC_ARC_1_ARC_1_WRITE_RIGHTS_4     0x01b01204 /* [CFG][32] Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-1 */
#define BCHP_MEMC_ARC_1_ARC_1_WRITE_RIGHTS_5     0x01b01208 /* [CFG][32] Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-1 */
#define BCHP_MEMC_ARC_1_ARC_1_WRITE_RIGHTS_6     0x01b0120c /* [CFG][32] Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-1 */
#define BCHP_MEMC_ARC_1_ARC_1_WRITE_RIGHTS_7     0x01b01210 /* [CFG][32] Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-1 */
#define BCHP_MEMC_ARC_1_ARC_1_MCP_CNTRL_0        0x01b01214 /* [CFG][32] MCP 0 Mode/Control register for Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_1_ARC_1_MCP_CNTRL_1        0x01b01218 /* [CFG][32] MCP 1 Mode/Control register for Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_START_ADDR 0x01b01224 /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_START_ADDR_MSB 0x01b01228 /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_END_ADDR 0x01b0122c /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_END_ADDR_MSB 0x01b01230 /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_CMD 0x01b01234 /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-1 */
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_CLEAR 0x01b01238 /* [CFG][32] ARC_1 violation info write clear register */
#define BCHP_MEMC_ARC_1_ARC_2_CNTRL              0x01b01280 /* [CFG][32] Mode/Control register for Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_1_ARC_2_ADRS_RANGE_LOW     0x01b01284 /* [CFG][32] 256 Byte-aligned Lower Address of the memory range for Address Range Checker (ARC)-2. */
#define BCHP_MEMC_ARC_1_ARC_2_ADRS_RANGE_HIGH    0x01b01288 /* [CFG][32] 256 Byte-aligned Higher Address of the memory range for Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_1_ARC_2_READ_RIGHTS_0      0x01b01294 /* [CFG][32] Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_1_ARC_2_READ_RIGHTS_1      0x01b01298 /* [CFG][32] Read access right of SCB clients 32 to 63 on Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_1_ARC_2_READ_RIGHTS_2      0x01b0129c /* [CFG][32] Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_1_ARC_2_READ_RIGHTS_3      0x01b012a0 /* [CFG][32] Read access right of SCB clients 96 to 127 on Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_1_ARC_2_READ_RIGHTS_4      0x01b012a4 /* [CFG][32] Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_1_ARC_2_READ_RIGHTS_5      0x01b012a8 /* [CFG][32] Read access right of SCB clients 160 to 191 on Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_1_ARC_2_READ_RIGHTS_6      0x01b012ac /* [CFG][32] Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_1_ARC_2_READ_RIGHTS_7      0x01b012b0 /* [CFG][32] Read access right of SCB clients 224 to 255 on Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_1_ARC_2_WRITE_RIGHTS_0     0x01b012b4 /* [CFG][32] Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-2 */
#define BCHP_MEMC_ARC_1_ARC_2_WRITE_RIGHTS_1     0x01b012b8 /* [CFG][32] Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-2 */
#define BCHP_MEMC_ARC_1_ARC_2_WRITE_RIGHTS_2     0x01b012bc /* [CFG][32] Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-2 */
#define BCHP_MEMC_ARC_1_ARC_2_WRITE_RIGHTS_3     0x01b012c0 /* [CFG][32] Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-2 */
#define BCHP_MEMC_ARC_1_ARC_2_WRITE_RIGHTS_4     0x01b012c4 /* [CFG][32] Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-2 */
#define BCHP_MEMC_ARC_1_ARC_2_WRITE_RIGHTS_5     0x01b012c8 /* [CFG][32] Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-2 */
#define BCHP_MEMC_ARC_1_ARC_2_WRITE_RIGHTS_6     0x01b012cc /* [CFG][32] Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-2 */
#define BCHP_MEMC_ARC_1_ARC_2_WRITE_RIGHTS_7     0x01b012d0 /* [CFG][32] Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-2 */
#define BCHP_MEMC_ARC_1_ARC_2_MCP_CNTRL_0        0x01b012d4 /* [CFG][32] MCP 0 Mode/Control register for Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_1_ARC_2_MCP_CNTRL_1        0x01b012d8 /* [CFG][32] MCP 1 Mode/Control register for Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_START_ADDR 0x01b012e4 /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_START_ADDR_MSB 0x01b012e8 /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_END_ADDR 0x01b012ec /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_END_ADDR_MSB 0x01b012f0 /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_CMD 0x01b012f4 /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-2 */
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_CLEAR 0x01b012f8 /* [CFG][32] ARC_2 violation info write clear register */
#define BCHP_MEMC_ARC_1_ARC_3_CNTRL              0x01b01340 /* [CFG][32] Mode/Control register for Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_1_ARC_3_ADRS_RANGE_LOW     0x01b01344 /* [CFG][32] 256 Byte-aligned Lower Address of the memory range for Address Range Checker (ARC)-3. */
#define BCHP_MEMC_ARC_1_ARC_3_ADRS_RANGE_HIGH    0x01b01348 /* [CFG][32] 256 Byte-aligned Higher Address of the memory range for Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_1_ARC_3_READ_RIGHTS_0      0x01b01354 /* [CFG][32] Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_1_ARC_3_READ_RIGHTS_1      0x01b01358 /* [CFG][32] Read access right of SCB clients 32 to 63 on Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_1_ARC_3_READ_RIGHTS_2      0x01b0135c /* [CFG][32] Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_1_ARC_3_READ_RIGHTS_3      0x01b01360 /* [CFG][32] Read access right of SCB clients 96 to 127 on Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_1_ARC_3_READ_RIGHTS_4      0x01b01364 /* [CFG][32] Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_1_ARC_3_READ_RIGHTS_5      0x01b01368 /* [CFG][32] Read access right of SCB clients 160 to 191 on Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_1_ARC_3_READ_RIGHTS_6      0x01b0136c /* [CFG][32] Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_1_ARC_3_READ_RIGHTS_7      0x01b01370 /* [CFG][32] Read access right of SCB clients 224 to 255 on Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_1_ARC_3_WRITE_RIGHTS_0     0x01b01374 /* [CFG][32] Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-3 */
#define BCHP_MEMC_ARC_1_ARC_3_WRITE_RIGHTS_1     0x01b01378 /* [CFG][32] Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-3 */
#define BCHP_MEMC_ARC_1_ARC_3_WRITE_RIGHTS_2     0x01b0137c /* [CFG][32] Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-3 */
#define BCHP_MEMC_ARC_1_ARC_3_WRITE_RIGHTS_3     0x01b01380 /* [CFG][32] Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-3 */
#define BCHP_MEMC_ARC_1_ARC_3_WRITE_RIGHTS_4     0x01b01384 /* [CFG][32] Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-3 */
#define BCHP_MEMC_ARC_1_ARC_3_WRITE_RIGHTS_5     0x01b01388 /* [CFG][32] Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-3 */
#define BCHP_MEMC_ARC_1_ARC_3_WRITE_RIGHTS_6     0x01b0138c /* [CFG][32] Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-3 */
#define BCHP_MEMC_ARC_1_ARC_3_WRITE_RIGHTS_7     0x01b01390 /* [CFG][32] Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-3 */
#define BCHP_MEMC_ARC_1_ARC_3_MCP_CNTRL_0        0x01b01394 /* [CFG][32] MCP 0 Mode/Control register for Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_1_ARC_3_MCP_CNTRL_1        0x01b01398 /* [CFG][32] MCP 1 Mode/Control register for Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_START_ADDR 0x01b013a4 /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_START_ADDR_MSB 0x01b013a8 /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_END_ADDR 0x01b013ac /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_END_ADDR_MSB 0x01b013b0 /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_CMD 0x01b013b4 /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-3 */
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_CLEAR 0x01b013b8 /* [CFG][32] ARC_3 violation info write clear register */
#define BCHP_MEMC_ARC_1_ARC_4_CNTRL              0x01b01400 /* [CFG][32] Mode/Control register for Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_1_ARC_4_ADRS_RANGE_LOW     0x01b01404 /* [CFG][32] 256 Byte-aligned Lower Address of the memory range for Address Range Checker (ARC)-4. */
#define BCHP_MEMC_ARC_1_ARC_4_ADRS_RANGE_HIGH    0x01b01408 /* [CFG][32] 256 Byte-aligned Higher Address of the memory range for Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_1_ARC_4_READ_RIGHTS_0      0x01b01414 /* [CFG][32] Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_1_ARC_4_READ_RIGHTS_1      0x01b01418 /* [CFG][32] Read access right of SCB clients 32 to 63 on Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_1_ARC_4_READ_RIGHTS_2      0x01b0141c /* [CFG][32] Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_1_ARC_4_READ_RIGHTS_3      0x01b01420 /* [CFG][32] Read access right of SCB clients 96 to 127 on Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_1_ARC_4_READ_RIGHTS_4      0x01b01424 /* [CFG][32] Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_1_ARC_4_READ_RIGHTS_5      0x01b01428 /* [CFG][32] Read access right of SCB clients 160 to 191 on Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_1_ARC_4_READ_RIGHTS_6      0x01b0142c /* [CFG][32] Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_1_ARC_4_READ_RIGHTS_7      0x01b01430 /* [CFG][32] Read access right of SCB clients 224 to 255 on Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_1_ARC_4_WRITE_RIGHTS_0     0x01b01434 /* [CFG][32] Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_ARC_1_ARC_4_WRITE_RIGHTS_1     0x01b01438 /* [CFG][32] Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_ARC_1_ARC_4_WRITE_RIGHTS_2     0x01b0143c /* [CFG][32] Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_ARC_1_ARC_4_WRITE_RIGHTS_3     0x01b01440 /* [CFG][32] Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_ARC_1_ARC_4_WRITE_RIGHTS_4     0x01b01444 /* [CFG][32] Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_ARC_1_ARC_4_WRITE_RIGHTS_5     0x01b01448 /* [CFG][32] Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_ARC_1_ARC_4_WRITE_RIGHTS_6     0x01b0144c /* [CFG][32] Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_ARC_1_ARC_4_WRITE_RIGHTS_7     0x01b01450 /* [CFG][32] Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-4 */
#define BCHP_MEMC_ARC_1_ARC_4_MCP_CNTRL_0        0x01b01454 /* [CFG][32] MCP 0 Mode/Control register for Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_1_ARC_4_MCP_CNTRL_1        0x01b01458 /* [CFG][32] MCP 1 Mode/Control register for Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_START_ADDR 0x01b01464 /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_START_ADDR_MSB 0x01b01468 /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_END_ADDR 0x01b0146c /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_END_ADDR_MSB 0x01b01470 /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_CMD 0x01b01474 /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-4 */
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_CLEAR 0x01b01478 /* [CFG][32] ARC_4 violation info write clear register */
#define BCHP_MEMC_ARC_1_ARC_5_CNTRL              0x01b014c0 /* [CFG][32] Mode/Control register for Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_1_ARC_5_ADRS_RANGE_LOW     0x01b014c4 /* [CFG][32] 256 Byte-aligned Lower Address of the memory range for Address Range Checker (ARC)-5. */
#define BCHP_MEMC_ARC_1_ARC_5_ADRS_RANGE_HIGH    0x01b014c8 /* [CFG][32] 256 Byte-aligned Higher Address of the memory range for Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_1_ARC_5_READ_RIGHTS_0      0x01b014d4 /* [CFG][32] Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_1_ARC_5_READ_RIGHTS_1      0x01b014d8 /* [CFG][32] Read access right of SCB clients 32 to 63 on Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_1_ARC_5_READ_RIGHTS_2      0x01b014dc /* [CFG][32] Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_1_ARC_5_READ_RIGHTS_3      0x01b014e0 /* [CFG][32] Read access right of SCB clients 96 to 127 on Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_1_ARC_5_READ_RIGHTS_4      0x01b014e4 /* [CFG][32] Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_1_ARC_5_READ_RIGHTS_5      0x01b014e8 /* [CFG][32] Read access right of SCB clients 160 to 191 on Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_1_ARC_5_READ_RIGHTS_6      0x01b014ec /* [CFG][32] Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_1_ARC_5_READ_RIGHTS_7      0x01b014f0 /* [CFG][32] Read access right of SCB clients 224 to 255 on Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_1_ARC_5_WRITE_RIGHTS_0     0x01b014f4 /* [CFG][32] Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_ARC_1_ARC_5_WRITE_RIGHTS_1     0x01b014f8 /* [CFG][32] Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_ARC_1_ARC_5_WRITE_RIGHTS_2     0x01b014fc /* [CFG][32] Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_ARC_1_ARC_5_WRITE_RIGHTS_3     0x01b01500 /* [CFG][32] Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_ARC_1_ARC_5_WRITE_RIGHTS_4     0x01b01504 /* [CFG][32] Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_ARC_1_ARC_5_WRITE_RIGHTS_5     0x01b01508 /* [CFG][32] Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_ARC_1_ARC_5_WRITE_RIGHTS_6     0x01b0150c /* [CFG][32] Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_ARC_1_ARC_5_WRITE_RIGHTS_7     0x01b01510 /* [CFG][32] Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-5 */
#define BCHP_MEMC_ARC_1_ARC_5_MCP_CNTRL_0        0x01b01514 /* [CFG][32] MCP 0 Mode/Control register for Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_1_ARC_5_MCP_CNTRL_1        0x01b01518 /* [CFG][32] MCP 1 Mode/Control register for Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_START_ADDR 0x01b01524 /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_START_ADDR_MSB 0x01b01528 /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_END_ADDR 0x01b0152c /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_END_ADDR_MSB 0x01b01530 /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_CMD 0x01b01534 /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-5 */
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_CLEAR 0x01b01538 /* [CFG][32] ARC_5 violation info write clear register */
#define BCHP_MEMC_ARC_1_ARC_6_CNTRL              0x01b01580 /* [CFG][32] Mode/Control register for Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_1_ARC_6_ADRS_RANGE_LOW     0x01b01584 /* [CFG][32] 256 Byte-aligned Lower Address of the memory range for Address Range Checker (ARC)-6. */
#define BCHP_MEMC_ARC_1_ARC_6_ADRS_RANGE_HIGH    0x01b01588 /* [CFG][32] 256 Byte-aligned Higher Address of the memory range for Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_1_ARC_6_READ_RIGHTS_0      0x01b01594 /* [CFG][32] Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_1_ARC_6_READ_RIGHTS_1      0x01b01598 /* [CFG][32] Read access right of SCB clients 32 to 63 on Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_1_ARC_6_READ_RIGHTS_2      0x01b0159c /* [CFG][32] Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_1_ARC_6_READ_RIGHTS_3      0x01b015a0 /* [CFG][32] Read access right of SCB clients 96 to 127 on Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_1_ARC_6_READ_RIGHTS_4      0x01b015a4 /* [CFG][32] Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_1_ARC_6_READ_RIGHTS_5      0x01b015a8 /* [CFG][32] Read access right of SCB clients 160 to 191 on Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_1_ARC_6_READ_RIGHTS_6      0x01b015ac /* [CFG][32] Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_1_ARC_6_READ_RIGHTS_7      0x01b015b0 /* [CFG][32] Read access right of SCB clients 224 to 255 on Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_1_ARC_6_WRITE_RIGHTS_0     0x01b015b4 /* [CFG][32] Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_ARC_1_ARC_6_WRITE_RIGHTS_1     0x01b015b8 /* [CFG][32] Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_ARC_1_ARC_6_WRITE_RIGHTS_2     0x01b015bc /* [CFG][32] Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_ARC_1_ARC_6_WRITE_RIGHTS_3     0x01b015c0 /* [CFG][32] Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_ARC_1_ARC_6_WRITE_RIGHTS_4     0x01b015c4 /* [CFG][32] Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_ARC_1_ARC_6_WRITE_RIGHTS_5     0x01b015c8 /* [CFG][32] Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_ARC_1_ARC_6_WRITE_RIGHTS_6     0x01b015cc /* [CFG][32] Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_ARC_1_ARC_6_WRITE_RIGHTS_7     0x01b015d0 /* [CFG][32] Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-6 */
#define BCHP_MEMC_ARC_1_ARC_6_MCP_CNTRL_0        0x01b015d4 /* [CFG][32] MCP 0 Mode/Control register for Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_1_ARC_6_MCP_CNTRL_1        0x01b015d8 /* [CFG][32] MCP 1 Mode/Control register for Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_START_ADDR 0x01b015e4 /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_START_ADDR_MSB 0x01b015e8 /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_END_ADDR 0x01b015ec /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_END_ADDR_MSB 0x01b015f0 /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_CMD 0x01b015f4 /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-6 */
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_CLEAR 0x01b015f8 /* [CFG][32] ARC_6 violation info write clear register */
#define BCHP_MEMC_ARC_1_ARC_7_CNTRL              0x01b01640 /* [CFG][32] Mode/Control register for Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_1_ARC_7_ADRS_RANGE_LOW     0x01b01644 /* [CFG][32] 256 Byte-aligned Lower Address of the memory range for Address Range Checker (ARC)-7. */
#define BCHP_MEMC_ARC_1_ARC_7_ADRS_RANGE_HIGH    0x01b01648 /* [CFG][32] 256 Byte-aligned Higher Address of the memory range for Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_1_ARC_7_READ_RIGHTS_0      0x01b01654 /* [CFG][32] Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_1_ARC_7_READ_RIGHTS_1      0x01b01658 /* [CFG][32] Read access right of SCB clients 32 to 63 on Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_1_ARC_7_READ_RIGHTS_2      0x01b0165c /* [CFG][32] Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_1_ARC_7_READ_RIGHTS_3      0x01b01660 /* [CFG][32] Read access right of SCB clients 96 to 127 on Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_1_ARC_7_READ_RIGHTS_4      0x01b01664 /* [CFG][32] Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_1_ARC_7_READ_RIGHTS_5      0x01b01668 /* [CFG][32] Read access right of SCB clients 160 to 191 on Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_1_ARC_7_READ_RIGHTS_6      0x01b0166c /* [CFG][32] Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_1_ARC_7_READ_RIGHTS_7      0x01b01670 /* [CFG][32] Read access right of SCB clients 224 to 255 on Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_1_ARC_7_WRITE_RIGHTS_0     0x01b01674 /* [CFG][32] Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_ARC_1_ARC_7_WRITE_RIGHTS_1     0x01b01678 /* [CFG][32] Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_ARC_1_ARC_7_WRITE_RIGHTS_2     0x01b0167c /* [CFG][32] Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_ARC_1_ARC_7_WRITE_RIGHTS_3     0x01b01680 /* [CFG][32] Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_ARC_1_ARC_7_WRITE_RIGHTS_4     0x01b01684 /* [CFG][32] Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_ARC_1_ARC_7_WRITE_RIGHTS_5     0x01b01688 /* [CFG][32] Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_ARC_1_ARC_7_WRITE_RIGHTS_6     0x01b0168c /* [CFG][32] Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_ARC_1_ARC_7_WRITE_RIGHTS_7     0x01b01690 /* [CFG][32] Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-7 */
#define BCHP_MEMC_ARC_1_ARC_7_MCP_CNTRL_0        0x01b01694 /* [CFG][32] MCP 0 Mode/Control register for Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_1_ARC_7_MCP_CNTRL_1        0x01b01698 /* [CFG][32] MCP 1 Mode/Control register for Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_START_ADDR 0x01b016a4 /* [RO][32] Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_START_ADDR_MSB 0x01b016a8 /* [RO][32] Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_END_ADDR 0x01b016ac /* [RO][32] Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_END_ADDR_MSB 0x01b016b0 /* [RO][32] Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_CMD 0x01b016b4 /* [RO][32] Violating SCB client-ID & Command Type for Address Range Checker (ARC)-7 */
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_CLEAR 0x01b016b8 /* [CFG][32] ARC_7 violation info write clear register */

/***************************************************************************
 *ALIAS_VIOLATION_INFO_START_ADDR - Least significant 32 bits of Violating Command Start Address for Address Aliasing Checker
 ***************************************************************************/
/* MEMC_ARC_1 :: ALIAS_VIOLATION_INFO_START_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_START_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_START_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_START_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ALIAS_VIOLATION_INFO_START_ADDR_MSB - Most significant 5 bits of Violating Command Start Address for Address Aliasing Checker
 ***************************************************************************/
/* MEMC_ARC_1 :: ALIAS_VIOLATION_INFO_START_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_START_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_START_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_1 :: ALIAS_VIOLATION_INFO_START_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ALIAS_VIOLATION_INFO_END_ADDR - Least significant 32 bits of Violating Command End Address for Address Aliasing Checker
 ***************************************************************************/
/* MEMC_ARC_1 :: ALIAS_VIOLATION_INFO_END_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_END_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_END_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_END_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ALIAS_VIOLATION_INFO_END_ADDR_MSB - Most significant 5 bits of Violating Command End Address for Address Aliasing Checker
 ***************************************************************************/
/* MEMC_ARC_1 :: ALIAS_VIOLATION_INFO_END_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_END_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_END_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_1 :: ALIAS_VIOLATION_INFO_END_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ALIAS_VIOLATION_INFO_CMD - Violating SCB client-ID & Command Type for Address Aliasing Checker
 ***************************************************************************/
/* MEMC_ARC_1 :: ALIAS_VIOLATION_INFO_CMD :: CLIENTID [31:24] */
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_CMD_CLIENTID_MASK     0xff000000
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_CMD_CLIENTID_SHIFT    24
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_CMD_CLIENTID_DEFAULT  0x00000000

/* MEMC_ARC_1 :: ALIAS_VIOLATION_INFO_CMD :: reserved0 [23:22] */
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_CMD_reserved0_MASK    0x00c00000
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_CMD_reserved0_SHIFT   22

/* MEMC_ARC_1 :: ALIAS_VIOLATION_INFO_CMD :: NMB [21:12] */
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_CMD_NMB_MASK          0x003ff000
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_CMD_NMB_SHIFT         12
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_CMD_NMB_DEFAULT       0x00000000

/* MEMC_ARC_1 :: ALIAS_VIOLATION_INFO_CMD :: STATUS [11:09] */
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_CMD_STATUS_MASK       0x00000e00
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_CMD_STATUS_SHIFT      9
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_CMD_STATUS_DEFAULT    0x00000000
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_CMD_STATUS_OK         0
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_CMD_STATUS_Invalid_Start_Addr 1
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_CMD_STATUS_Invalid_End_Addr 2
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_CMD_STATUS_Global_Range_Cross 3
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_CMD_STATUS_Over_Dram_Total_Size 4
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_CMD_STATUS_Scram_Region_Cross 5

/* MEMC_ARC_1 :: ALIAS_VIOLATION_INFO_CMD :: REQ_TYPE [08:00] */
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_CMD_REQ_TYPE_MASK     0x000001ff
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_CMD_REQ_TYPE_SHIFT    0
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_CMD_REQ_TYPE_DEFAULT  0x00000000

/***************************************************************************
 *ALIAS_VIOLATION_INFO_CLEAR - ALIAS violation info write clear register
 ***************************************************************************/
/* MEMC_ARC_1 :: ALIAS_VIOLATION_INFO_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_CLEAR_reserved0_MASK  0xfffffffe
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_CLEAR_reserved0_SHIFT 1

/* MEMC_ARC_1 :: ALIAS_VIOLATION_INFO_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_ARC_1_ALIAS_VIOLATION_INFO_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *ARC_0_CNTRL - Mode/Control register for Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_0_CNTRL :: reserved0 [31:07] */
#define BCHP_MEMC_ARC_1_ARC_0_CNTRL_reserved0_MASK                 0xffffff80
#define BCHP_MEMC_ARC_1_ARC_0_CNTRL_reserved0_SHIFT                7

/* MEMC_ARC_1 :: ARC_0_CNTRL :: MCP_CHECK [06:05] */
#define BCHP_MEMC_ARC_1_ARC_0_CNTRL_MCP_CHECK_MASK                 0x00000060
#define BCHP_MEMC_ARC_1_ARC_0_CNTRL_MCP_CHECK_SHIFT                5
#define BCHP_MEMC_ARC_1_ARC_0_CNTRL_MCP_CHECK_DEFAULT              0x00000000

/* MEMC_ARC_1 :: ARC_0_CNTRL :: WRITE_CMD_ABORT [04:04] */
#define BCHP_MEMC_ARC_1_ARC_0_CNTRL_WRITE_CMD_ABORT_MASK           0x00000010
#define BCHP_MEMC_ARC_1_ARC_0_CNTRL_WRITE_CMD_ABORT_SHIFT          4
#define BCHP_MEMC_ARC_1_ARC_0_CNTRL_WRITE_CMD_ABORT_DEFAULT        0x00000000
#define BCHP_MEMC_ARC_1_ARC_0_CNTRL_WRITE_CMD_ABORT_DISABLED       0
#define BCHP_MEMC_ARC_1_ARC_0_CNTRL_WRITE_CMD_ABORT_ENABLED        1

/* MEMC_ARC_1 :: ARC_0_CNTRL :: WRITE_CHECK [03:03] */
#define BCHP_MEMC_ARC_1_ARC_0_CNTRL_WRITE_CHECK_MASK               0x00000008
#define BCHP_MEMC_ARC_1_ARC_0_CNTRL_WRITE_CHECK_SHIFT              3
#define BCHP_MEMC_ARC_1_ARC_0_CNTRL_WRITE_CHECK_DEFAULT            0x00000000
#define BCHP_MEMC_ARC_1_ARC_0_CNTRL_WRITE_CHECK_DISABLED           0
#define BCHP_MEMC_ARC_1_ARC_0_CNTRL_WRITE_CHECK_ENABLED            1

/* MEMC_ARC_1 :: ARC_0_CNTRL :: READ_CMD_ABORT [02:02] */
#define BCHP_MEMC_ARC_1_ARC_0_CNTRL_READ_CMD_ABORT_MASK            0x00000004
#define BCHP_MEMC_ARC_1_ARC_0_CNTRL_READ_CMD_ABORT_SHIFT           2
#define BCHP_MEMC_ARC_1_ARC_0_CNTRL_READ_CMD_ABORT_DEFAULT         0x00000000
#define BCHP_MEMC_ARC_1_ARC_0_CNTRL_READ_CMD_ABORT_DISABLED        0
#define BCHP_MEMC_ARC_1_ARC_0_CNTRL_READ_CMD_ABORT_ENABLED         1

/* MEMC_ARC_1 :: ARC_0_CNTRL :: READ_CHECK [01:01] */
#define BCHP_MEMC_ARC_1_ARC_0_CNTRL_READ_CHECK_MASK                0x00000002
#define BCHP_MEMC_ARC_1_ARC_0_CNTRL_READ_CHECK_SHIFT               1
#define BCHP_MEMC_ARC_1_ARC_0_CNTRL_READ_CHECK_DEFAULT             0x00000000
#define BCHP_MEMC_ARC_1_ARC_0_CNTRL_READ_CHECK_DISABLED            0
#define BCHP_MEMC_ARC_1_ARC_0_CNTRL_READ_CHECK_ENABLED             1

/* MEMC_ARC_1 :: ARC_0_CNTRL :: MODE [00:00] */
#define BCHP_MEMC_ARC_1_ARC_0_CNTRL_MODE_MASK                      0x00000001
#define BCHP_MEMC_ARC_1_ARC_0_CNTRL_MODE_SHIFT                     0
#define BCHP_MEMC_ARC_1_ARC_0_CNTRL_MODE_DEFAULT                   0x00000000
#define BCHP_MEMC_ARC_1_ARC_0_CNTRL_MODE_NON_EXCLUSIVE             0
#define BCHP_MEMC_ARC_1_ARC_0_CNTRL_MODE_EXCLUSIVE                 1

/***************************************************************************
 *ARC_0_ADRS_RANGE_LOW - 256 Byte-aligned Lower Address of the memory range for Address Range Checker (ARC)-0.
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_0_ADRS_RANGE_LOW :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_1_ARC_0_ADRS_RANGE_LOW_ADDRESS_MASK          0xffffffff
#define BCHP_MEMC_ARC_1_ARC_0_ADRS_RANGE_LOW_ADDRESS_SHIFT         0
#define BCHP_MEMC_ARC_1_ARC_0_ADRS_RANGE_LOW_ADDRESS_DEFAULT       0x00000000

/***************************************************************************
 *ARC_0_ADRS_RANGE_HIGH - 256 Byte-aligned Higher Address of the memory range for Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_0_ADRS_RANGE_HIGH :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_1_ARC_0_ADRS_RANGE_HIGH_ADDRESS_MASK         0xffffffff
#define BCHP_MEMC_ARC_1_ARC_0_ADRS_RANGE_HIGH_ADDRESS_SHIFT        0
#define BCHP_MEMC_ARC_1_ARC_0_ADRS_RANGE_HIGH_ADDRESS_DEFAULT      0x00000000

/***************************************************************************
 *ARC_0_READ_RIGHTS_0 - Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_0_READ_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_0_READ_RIGHTS_0_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_0_READ_RIGHTS_0_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_0_READ_RIGHTS_0_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_0_READ_RIGHTS_1 - Read access right of SCB clients 32 to 63 on Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_0_READ_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_0_READ_RIGHTS_1_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_0_READ_RIGHTS_1_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_0_READ_RIGHTS_1_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_0_READ_RIGHTS_2 - Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_0_READ_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_0_READ_RIGHTS_2_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_0_READ_RIGHTS_2_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_0_READ_RIGHTS_2_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_0_READ_RIGHTS_3 - Read access right of SCB clients 96 to 127 on Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_0_READ_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_0_READ_RIGHTS_3_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_0_READ_RIGHTS_3_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_0_READ_RIGHTS_3_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_0_READ_RIGHTS_4 - Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_0_READ_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_0_READ_RIGHTS_4_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_0_READ_RIGHTS_4_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_0_READ_RIGHTS_4_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_0_READ_RIGHTS_5 - Read access right of SCB clients 160 to 191 on Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_0_READ_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_0_READ_RIGHTS_5_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_0_READ_RIGHTS_5_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_0_READ_RIGHTS_5_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_0_READ_RIGHTS_6 - Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_0_READ_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_0_READ_RIGHTS_6_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_0_READ_RIGHTS_6_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_0_READ_RIGHTS_6_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_0_READ_RIGHTS_7 - Read access right of SCB clients 224 to 255 on Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_0_READ_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_0_READ_RIGHTS_7_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_0_READ_RIGHTS_7_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_0_READ_RIGHTS_7_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_0_WRITE_RIGHTS_0 - Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-0
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_0_WRITE_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_0_WRITE_RIGHTS_0_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_0_WRITE_RIGHTS_0_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_0_WRITE_RIGHTS_0_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_0_WRITE_RIGHTS_1 - Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-0
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_0_WRITE_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_0_WRITE_RIGHTS_1_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_0_WRITE_RIGHTS_1_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_0_WRITE_RIGHTS_1_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_0_WRITE_RIGHTS_2 - Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-0
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_0_WRITE_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_0_WRITE_RIGHTS_2_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_0_WRITE_RIGHTS_2_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_0_WRITE_RIGHTS_2_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_0_WRITE_RIGHTS_3 - Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-0
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_0_WRITE_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_0_WRITE_RIGHTS_3_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_0_WRITE_RIGHTS_3_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_0_WRITE_RIGHTS_3_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_0_WRITE_RIGHTS_4 - Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-0
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_0_WRITE_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_0_WRITE_RIGHTS_4_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_0_WRITE_RIGHTS_4_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_0_WRITE_RIGHTS_4_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_0_WRITE_RIGHTS_5 - Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-0
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_0_WRITE_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_0_WRITE_RIGHTS_5_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_0_WRITE_RIGHTS_5_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_0_WRITE_RIGHTS_5_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_0_WRITE_RIGHTS_6 - Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-0
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_0_WRITE_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_0_WRITE_RIGHTS_6_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_0_WRITE_RIGHTS_6_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_0_WRITE_RIGHTS_6_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_0_WRITE_RIGHTS_7 - Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-0
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_0_WRITE_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_0_WRITE_RIGHTS_7_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_0_WRITE_RIGHTS_7_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_0_WRITE_RIGHTS_7_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_0_MCP_CNTRL_0 - MCP 0 Mode/Control register for Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_0_MCP_CNTRL_0 :: reserved0 [31:04] */
#define BCHP_MEMC_ARC_1_ARC_0_MCP_CNTRL_0_reserved0_MASK           0xfffffff0
#define BCHP_MEMC_ARC_1_ARC_0_MCP_CNTRL_0_reserved0_SHIFT          4

/* MEMC_ARC_1 :: ARC_0_MCP_CNTRL_0 :: SANDBOX [03:02] */
#define BCHP_MEMC_ARC_1_ARC_0_MCP_CNTRL_0_SANDBOX_MASK             0x0000000c
#define BCHP_MEMC_ARC_1_ARC_0_MCP_CNTRL_0_SANDBOX_SHIFT            2
#define BCHP_MEMC_ARC_1_ARC_0_MCP_CNTRL_0_SANDBOX_DEFAULT          0x00000000

/* MEMC_ARC_1 :: ARC_0_MCP_CNTRL_0 :: SECURE [01:00] */
#define BCHP_MEMC_ARC_1_ARC_0_MCP_CNTRL_0_SECURE_MASK              0x00000003
#define BCHP_MEMC_ARC_1_ARC_0_MCP_CNTRL_0_SECURE_SHIFT             0
#define BCHP_MEMC_ARC_1_ARC_0_MCP_CNTRL_0_SECURE_DEFAULT           0x00000000

/***************************************************************************
 *ARC_0_MCP_CNTRL_1 - MCP 1 Mode/Control register for Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_0_MCP_CNTRL_1 :: reserved0 [31:04] */
#define BCHP_MEMC_ARC_1_ARC_0_MCP_CNTRL_1_reserved0_MASK           0xfffffff0
#define BCHP_MEMC_ARC_1_ARC_0_MCP_CNTRL_1_reserved0_SHIFT          4

/* MEMC_ARC_1 :: ARC_0_MCP_CNTRL_1 :: SANDBOX [03:02] */
#define BCHP_MEMC_ARC_1_ARC_0_MCP_CNTRL_1_SANDBOX_MASK             0x0000000c
#define BCHP_MEMC_ARC_1_ARC_0_MCP_CNTRL_1_SANDBOX_SHIFT            2
#define BCHP_MEMC_ARC_1_ARC_0_MCP_CNTRL_1_SANDBOX_DEFAULT          0x00000000

/* MEMC_ARC_1 :: ARC_0_MCP_CNTRL_1 :: SECURE [01:00] */
#define BCHP_MEMC_ARC_1_ARC_0_MCP_CNTRL_1_SECURE_MASK              0x00000003
#define BCHP_MEMC_ARC_1_ARC_0_MCP_CNTRL_1_SECURE_SHIFT             0
#define BCHP_MEMC_ARC_1_ARC_0_MCP_CNTRL_1_SECURE_DEFAULT           0x00000000

/***************************************************************************
 *ARC_0_VIOLATION_INFO_START_ADDR - Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_0_VIOLATION_INFO_START_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_START_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_START_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_START_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_0_VIOLATION_INFO_START_ADDR_MSB - Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_0_VIOLATION_INFO_START_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_START_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_START_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_1 :: ARC_0_VIOLATION_INFO_START_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_0_VIOLATION_INFO_END_ADDR - Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_0_VIOLATION_INFO_END_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_END_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_END_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_END_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_0_VIOLATION_INFO_END_ADDR_MSB - Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_0_VIOLATION_INFO_END_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_END_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_END_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_1 :: ARC_0_VIOLATION_INFO_END_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_0_VIOLATION_INFO_CMD - Violating SCB client-ID & Command Type for Address Range Checker (ARC)-0
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_0_VIOLATION_INFO_CMD :: CLIENTID [31:24] */
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_CMD_CLIENTID_MASK     0xff000000
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_CMD_CLIENTID_SHIFT    24
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_CMD_CLIENTID_DEFAULT  0x00000000

/* MEMC_ARC_1 :: ARC_0_VIOLATION_INFO_CMD :: reserved0 [23:22] */
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_CMD_reserved0_MASK    0x00c00000
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_CMD_reserved0_SHIFT   22

/* MEMC_ARC_1 :: ARC_0_VIOLATION_INFO_CMD :: NMB [21:12] */
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_CMD_NMB_MASK          0x003ff000
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_CMD_NMB_SHIFT         12
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_CMD_NMB_DEFAULT       0x00000000

/* MEMC_ARC_1 :: ARC_0_VIOLATION_INFO_CMD :: reserved1 [11:09] */
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_CMD_reserved1_MASK    0x00000e00
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_CMD_reserved1_SHIFT   9

/* MEMC_ARC_1 :: ARC_0_VIOLATION_INFO_CMD :: REQ_TYPE [08:00] */
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_CMD_REQ_TYPE_MASK     0x000001ff
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_CMD_REQ_TYPE_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_CMD_REQ_TYPE_DEFAULT  0x00000000

/***************************************************************************
 *ARC_0_VIOLATION_INFO_CLEAR - ARC_0 violation info write clear register
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_0_VIOLATION_INFO_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_CLEAR_reserved0_MASK  0xfffffffe
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_CLEAR_reserved0_SHIFT 1

/* MEMC_ARC_1 :: ARC_0_VIOLATION_INFO_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_0_VIOLATION_INFO_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *ARC_1_CNTRL - Mode/Control register for Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_1_CNTRL :: reserved0 [31:07] */
#define BCHP_MEMC_ARC_1_ARC_1_CNTRL_reserved0_MASK                 0xffffff80
#define BCHP_MEMC_ARC_1_ARC_1_CNTRL_reserved0_SHIFT                7

/* MEMC_ARC_1 :: ARC_1_CNTRL :: MCP_CHECK [06:05] */
#define BCHP_MEMC_ARC_1_ARC_1_CNTRL_MCP_CHECK_MASK                 0x00000060
#define BCHP_MEMC_ARC_1_ARC_1_CNTRL_MCP_CHECK_SHIFT                5
#define BCHP_MEMC_ARC_1_ARC_1_CNTRL_MCP_CHECK_DEFAULT              0x00000000

/* MEMC_ARC_1 :: ARC_1_CNTRL :: WRITE_CMD_ABORT [04:04] */
#define BCHP_MEMC_ARC_1_ARC_1_CNTRL_WRITE_CMD_ABORT_MASK           0x00000010
#define BCHP_MEMC_ARC_1_ARC_1_CNTRL_WRITE_CMD_ABORT_SHIFT          4
#define BCHP_MEMC_ARC_1_ARC_1_CNTRL_WRITE_CMD_ABORT_DEFAULT        0x00000000
#define BCHP_MEMC_ARC_1_ARC_1_CNTRL_WRITE_CMD_ABORT_DISABLED       0
#define BCHP_MEMC_ARC_1_ARC_1_CNTRL_WRITE_CMD_ABORT_ENABLED        1

/* MEMC_ARC_1 :: ARC_1_CNTRL :: WRITE_CHECK [03:03] */
#define BCHP_MEMC_ARC_1_ARC_1_CNTRL_WRITE_CHECK_MASK               0x00000008
#define BCHP_MEMC_ARC_1_ARC_1_CNTRL_WRITE_CHECK_SHIFT              3
#define BCHP_MEMC_ARC_1_ARC_1_CNTRL_WRITE_CHECK_DEFAULT            0x00000000
#define BCHP_MEMC_ARC_1_ARC_1_CNTRL_WRITE_CHECK_DISABLED           0
#define BCHP_MEMC_ARC_1_ARC_1_CNTRL_WRITE_CHECK_ENABLED            1

/* MEMC_ARC_1 :: ARC_1_CNTRL :: READ_CMD_ABORT [02:02] */
#define BCHP_MEMC_ARC_1_ARC_1_CNTRL_READ_CMD_ABORT_MASK            0x00000004
#define BCHP_MEMC_ARC_1_ARC_1_CNTRL_READ_CMD_ABORT_SHIFT           2
#define BCHP_MEMC_ARC_1_ARC_1_CNTRL_READ_CMD_ABORT_DEFAULT         0x00000000
#define BCHP_MEMC_ARC_1_ARC_1_CNTRL_READ_CMD_ABORT_DISABLED        0
#define BCHP_MEMC_ARC_1_ARC_1_CNTRL_READ_CMD_ABORT_ENABLED         1

/* MEMC_ARC_1 :: ARC_1_CNTRL :: READ_CHECK [01:01] */
#define BCHP_MEMC_ARC_1_ARC_1_CNTRL_READ_CHECK_MASK                0x00000002
#define BCHP_MEMC_ARC_1_ARC_1_CNTRL_READ_CHECK_SHIFT               1
#define BCHP_MEMC_ARC_1_ARC_1_CNTRL_READ_CHECK_DEFAULT             0x00000000
#define BCHP_MEMC_ARC_1_ARC_1_CNTRL_READ_CHECK_DISABLED            0
#define BCHP_MEMC_ARC_1_ARC_1_CNTRL_READ_CHECK_ENABLED             1

/* MEMC_ARC_1 :: ARC_1_CNTRL :: MODE [00:00] */
#define BCHP_MEMC_ARC_1_ARC_1_CNTRL_MODE_MASK                      0x00000001
#define BCHP_MEMC_ARC_1_ARC_1_CNTRL_MODE_SHIFT                     0
#define BCHP_MEMC_ARC_1_ARC_1_CNTRL_MODE_DEFAULT                   0x00000000
#define BCHP_MEMC_ARC_1_ARC_1_CNTRL_MODE_NON_EXCLUSIVE             0
#define BCHP_MEMC_ARC_1_ARC_1_CNTRL_MODE_EXCLUSIVE                 1

/***************************************************************************
 *ARC_1_ADRS_RANGE_LOW - 256 Byte-aligned Lower Address of the memory range for Address Range Checker (ARC)-1.
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_1_ADRS_RANGE_LOW :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_1_ARC_1_ADRS_RANGE_LOW_ADDRESS_MASK          0xffffffff
#define BCHP_MEMC_ARC_1_ARC_1_ADRS_RANGE_LOW_ADDRESS_SHIFT         0
#define BCHP_MEMC_ARC_1_ARC_1_ADRS_RANGE_LOW_ADDRESS_DEFAULT       0x00000000

/***************************************************************************
 *ARC_1_ADRS_RANGE_HIGH - 256 Byte-aligned Higher Address of the memory range for Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_1_ADRS_RANGE_HIGH :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_1_ARC_1_ADRS_RANGE_HIGH_ADDRESS_MASK         0xffffffff
#define BCHP_MEMC_ARC_1_ARC_1_ADRS_RANGE_HIGH_ADDRESS_SHIFT        0
#define BCHP_MEMC_ARC_1_ARC_1_ADRS_RANGE_HIGH_ADDRESS_DEFAULT      0x00000000

/***************************************************************************
 *ARC_1_READ_RIGHTS_0 - Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_1_READ_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_1_READ_RIGHTS_0_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_1_READ_RIGHTS_0_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_1_READ_RIGHTS_0_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_1_READ_RIGHTS_1 - Read access right of SCB clients 32 to 63 on Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_1_READ_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_1_READ_RIGHTS_1_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_1_READ_RIGHTS_1_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_1_READ_RIGHTS_1_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_1_READ_RIGHTS_2 - Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_1_READ_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_1_READ_RIGHTS_2_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_1_READ_RIGHTS_2_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_1_READ_RIGHTS_2_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_1_READ_RIGHTS_3 - Read access right of SCB clients 96 to 127 on Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_1_READ_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_1_READ_RIGHTS_3_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_1_READ_RIGHTS_3_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_1_READ_RIGHTS_3_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_1_READ_RIGHTS_4 - Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_1_READ_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_1_READ_RIGHTS_4_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_1_READ_RIGHTS_4_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_1_READ_RIGHTS_4_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_1_READ_RIGHTS_5 - Read access right of SCB clients 160 to 191 on Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_1_READ_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_1_READ_RIGHTS_5_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_1_READ_RIGHTS_5_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_1_READ_RIGHTS_5_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_1_READ_RIGHTS_6 - Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_1_READ_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_1_READ_RIGHTS_6_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_1_READ_RIGHTS_6_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_1_READ_RIGHTS_6_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_1_READ_RIGHTS_7 - Read access right of SCB clients 224 to 255 on Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_1_READ_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_1_READ_RIGHTS_7_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_1_READ_RIGHTS_7_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_1_READ_RIGHTS_7_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_1_WRITE_RIGHTS_0 - Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-1
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_1_WRITE_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_1_WRITE_RIGHTS_0_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_1_WRITE_RIGHTS_0_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_1_WRITE_RIGHTS_0_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_1_WRITE_RIGHTS_1 - Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-1
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_1_WRITE_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_1_WRITE_RIGHTS_1_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_1_WRITE_RIGHTS_1_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_1_WRITE_RIGHTS_1_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_1_WRITE_RIGHTS_2 - Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-1
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_1_WRITE_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_1_WRITE_RIGHTS_2_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_1_WRITE_RIGHTS_2_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_1_WRITE_RIGHTS_2_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_1_WRITE_RIGHTS_3 - Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-1
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_1_WRITE_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_1_WRITE_RIGHTS_3_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_1_WRITE_RIGHTS_3_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_1_WRITE_RIGHTS_3_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_1_WRITE_RIGHTS_4 - Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-1
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_1_WRITE_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_1_WRITE_RIGHTS_4_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_1_WRITE_RIGHTS_4_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_1_WRITE_RIGHTS_4_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_1_WRITE_RIGHTS_5 - Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-1
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_1_WRITE_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_1_WRITE_RIGHTS_5_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_1_WRITE_RIGHTS_5_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_1_WRITE_RIGHTS_5_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_1_WRITE_RIGHTS_6 - Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-1
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_1_WRITE_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_1_WRITE_RIGHTS_6_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_1_WRITE_RIGHTS_6_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_1_WRITE_RIGHTS_6_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_1_WRITE_RIGHTS_7 - Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-1
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_1_WRITE_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_1_WRITE_RIGHTS_7_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_1_WRITE_RIGHTS_7_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_1_WRITE_RIGHTS_7_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_1_MCP_CNTRL_0 - MCP 0 Mode/Control register for Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_1_MCP_CNTRL_0 :: reserved0 [31:04] */
#define BCHP_MEMC_ARC_1_ARC_1_MCP_CNTRL_0_reserved0_MASK           0xfffffff0
#define BCHP_MEMC_ARC_1_ARC_1_MCP_CNTRL_0_reserved0_SHIFT          4

/* MEMC_ARC_1 :: ARC_1_MCP_CNTRL_0 :: SANDBOX [03:02] */
#define BCHP_MEMC_ARC_1_ARC_1_MCP_CNTRL_0_SANDBOX_MASK             0x0000000c
#define BCHP_MEMC_ARC_1_ARC_1_MCP_CNTRL_0_SANDBOX_SHIFT            2
#define BCHP_MEMC_ARC_1_ARC_1_MCP_CNTRL_0_SANDBOX_DEFAULT          0x00000000

/* MEMC_ARC_1 :: ARC_1_MCP_CNTRL_0 :: SECURE [01:00] */
#define BCHP_MEMC_ARC_1_ARC_1_MCP_CNTRL_0_SECURE_MASK              0x00000003
#define BCHP_MEMC_ARC_1_ARC_1_MCP_CNTRL_0_SECURE_SHIFT             0
#define BCHP_MEMC_ARC_1_ARC_1_MCP_CNTRL_0_SECURE_DEFAULT           0x00000000

/***************************************************************************
 *ARC_1_MCP_CNTRL_1 - MCP 1 Mode/Control register for Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_1_MCP_CNTRL_1 :: reserved0 [31:04] */
#define BCHP_MEMC_ARC_1_ARC_1_MCP_CNTRL_1_reserved0_MASK           0xfffffff0
#define BCHP_MEMC_ARC_1_ARC_1_MCP_CNTRL_1_reserved0_SHIFT          4

/* MEMC_ARC_1 :: ARC_1_MCP_CNTRL_1 :: SANDBOX [03:02] */
#define BCHP_MEMC_ARC_1_ARC_1_MCP_CNTRL_1_SANDBOX_MASK             0x0000000c
#define BCHP_MEMC_ARC_1_ARC_1_MCP_CNTRL_1_SANDBOX_SHIFT            2
#define BCHP_MEMC_ARC_1_ARC_1_MCP_CNTRL_1_SANDBOX_DEFAULT          0x00000000

/* MEMC_ARC_1 :: ARC_1_MCP_CNTRL_1 :: SECURE [01:00] */
#define BCHP_MEMC_ARC_1_ARC_1_MCP_CNTRL_1_SECURE_MASK              0x00000003
#define BCHP_MEMC_ARC_1_ARC_1_MCP_CNTRL_1_SECURE_SHIFT             0
#define BCHP_MEMC_ARC_1_ARC_1_MCP_CNTRL_1_SECURE_DEFAULT           0x00000000

/***************************************************************************
 *ARC_1_VIOLATION_INFO_START_ADDR - Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_1_VIOLATION_INFO_START_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_START_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_START_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_START_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_1_VIOLATION_INFO_START_ADDR_MSB - Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_1_VIOLATION_INFO_START_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_START_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_START_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_1 :: ARC_1_VIOLATION_INFO_START_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_1_VIOLATION_INFO_END_ADDR - Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_1_VIOLATION_INFO_END_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_END_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_END_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_END_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_1_VIOLATION_INFO_END_ADDR_MSB - Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_1_VIOLATION_INFO_END_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_END_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_END_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_1 :: ARC_1_VIOLATION_INFO_END_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_1_VIOLATION_INFO_CMD - Violating SCB client-ID & Command Type for Address Range Checker (ARC)-1
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_1_VIOLATION_INFO_CMD :: CLIENTID [31:24] */
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_CMD_CLIENTID_MASK     0xff000000
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_CMD_CLIENTID_SHIFT    24
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_CMD_CLIENTID_DEFAULT  0x00000000

/* MEMC_ARC_1 :: ARC_1_VIOLATION_INFO_CMD :: reserved0 [23:22] */
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_CMD_reserved0_MASK    0x00c00000
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_CMD_reserved0_SHIFT   22

/* MEMC_ARC_1 :: ARC_1_VIOLATION_INFO_CMD :: NMB [21:12] */
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_CMD_NMB_MASK          0x003ff000
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_CMD_NMB_SHIFT         12
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_CMD_NMB_DEFAULT       0x00000000

/* MEMC_ARC_1 :: ARC_1_VIOLATION_INFO_CMD :: reserved1 [11:09] */
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_CMD_reserved1_MASK    0x00000e00
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_CMD_reserved1_SHIFT   9

/* MEMC_ARC_1 :: ARC_1_VIOLATION_INFO_CMD :: REQ_TYPE [08:00] */
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_CMD_REQ_TYPE_MASK     0x000001ff
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_CMD_REQ_TYPE_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_CMD_REQ_TYPE_DEFAULT  0x00000000

/***************************************************************************
 *ARC_1_VIOLATION_INFO_CLEAR - ARC_1 violation info write clear register
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_1_VIOLATION_INFO_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_CLEAR_reserved0_MASK  0xfffffffe
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_CLEAR_reserved0_SHIFT 1

/* MEMC_ARC_1 :: ARC_1_VIOLATION_INFO_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_1_VIOLATION_INFO_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *ARC_2_CNTRL - Mode/Control register for Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_2_CNTRL :: reserved0 [31:07] */
#define BCHP_MEMC_ARC_1_ARC_2_CNTRL_reserved0_MASK                 0xffffff80
#define BCHP_MEMC_ARC_1_ARC_2_CNTRL_reserved0_SHIFT                7

/* MEMC_ARC_1 :: ARC_2_CNTRL :: MCP_CHECK [06:05] */
#define BCHP_MEMC_ARC_1_ARC_2_CNTRL_MCP_CHECK_MASK                 0x00000060
#define BCHP_MEMC_ARC_1_ARC_2_CNTRL_MCP_CHECK_SHIFT                5
#define BCHP_MEMC_ARC_1_ARC_2_CNTRL_MCP_CHECK_DEFAULT              0x00000000

/* MEMC_ARC_1 :: ARC_2_CNTRL :: WRITE_CMD_ABORT [04:04] */
#define BCHP_MEMC_ARC_1_ARC_2_CNTRL_WRITE_CMD_ABORT_MASK           0x00000010
#define BCHP_MEMC_ARC_1_ARC_2_CNTRL_WRITE_CMD_ABORT_SHIFT          4
#define BCHP_MEMC_ARC_1_ARC_2_CNTRL_WRITE_CMD_ABORT_DEFAULT        0x00000000
#define BCHP_MEMC_ARC_1_ARC_2_CNTRL_WRITE_CMD_ABORT_DISABLED       0
#define BCHP_MEMC_ARC_1_ARC_2_CNTRL_WRITE_CMD_ABORT_ENABLED        1

/* MEMC_ARC_1 :: ARC_2_CNTRL :: WRITE_CHECK [03:03] */
#define BCHP_MEMC_ARC_1_ARC_2_CNTRL_WRITE_CHECK_MASK               0x00000008
#define BCHP_MEMC_ARC_1_ARC_2_CNTRL_WRITE_CHECK_SHIFT              3
#define BCHP_MEMC_ARC_1_ARC_2_CNTRL_WRITE_CHECK_DEFAULT            0x00000000
#define BCHP_MEMC_ARC_1_ARC_2_CNTRL_WRITE_CHECK_DISABLED           0
#define BCHP_MEMC_ARC_1_ARC_2_CNTRL_WRITE_CHECK_ENABLED            1

/* MEMC_ARC_1 :: ARC_2_CNTRL :: READ_CMD_ABORT [02:02] */
#define BCHP_MEMC_ARC_1_ARC_2_CNTRL_READ_CMD_ABORT_MASK            0x00000004
#define BCHP_MEMC_ARC_1_ARC_2_CNTRL_READ_CMD_ABORT_SHIFT           2
#define BCHP_MEMC_ARC_1_ARC_2_CNTRL_READ_CMD_ABORT_DEFAULT         0x00000000
#define BCHP_MEMC_ARC_1_ARC_2_CNTRL_READ_CMD_ABORT_DISABLED        0
#define BCHP_MEMC_ARC_1_ARC_2_CNTRL_READ_CMD_ABORT_ENABLED         1

/* MEMC_ARC_1 :: ARC_2_CNTRL :: READ_CHECK [01:01] */
#define BCHP_MEMC_ARC_1_ARC_2_CNTRL_READ_CHECK_MASK                0x00000002
#define BCHP_MEMC_ARC_1_ARC_2_CNTRL_READ_CHECK_SHIFT               1
#define BCHP_MEMC_ARC_1_ARC_2_CNTRL_READ_CHECK_DEFAULT             0x00000000
#define BCHP_MEMC_ARC_1_ARC_2_CNTRL_READ_CHECK_DISABLED            0
#define BCHP_MEMC_ARC_1_ARC_2_CNTRL_READ_CHECK_ENABLED             1

/* MEMC_ARC_1 :: ARC_2_CNTRL :: MODE [00:00] */
#define BCHP_MEMC_ARC_1_ARC_2_CNTRL_MODE_MASK                      0x00000001
#define BCHP_MEMC_ARC_1_ARC_2_CNTRL_MODE_SHIFT                     0
#define BCHP_MEMC_ARC_1_ARC_2_CNTRL_MODE_DEFAULT                   0x00000000
#define BCHP_MEMC_ARC_1_ARC_2_CNTRL_MODE_NON_EXCLUSIVE             0
#define BCHP_MEMC_ARC_1_ARC_2_CNTRL_MODE_EXCLUSIVE                 1

/***************************************************************************
 *ARC_2_ADRS_RANGE_LOW - 256 Byte-aligned Lower Address of the memory range for Address Range Checker (ARC)-2.
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_2_ADRS_RANGE_LOW :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_1_ARC_2_ADRS_RANGE_LOW_ADDRESS_MASK          0xffffffff
#define BCHP_MEMC_ARC_1_ARC_2_ADRS_RANGE_LOW_ADDRESS_SHIFT         0
#define BCHP_MEMC_ARC_1_ARC_2_ADRS_RANGE_LOW_ADDRESS_DEFAULT       0x00000000

/***************************************************************************
 *ARC_2_ADRS_RANGE_HIGH - 256 Byte-aligned Higher Address of the memory range for Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_2_ADRS_RANGE_HIGH :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_1_ARC_2_ADRS_RANGE_HIGH_ADDRESS_MASK         0xffffffff
#define BCHP_MEMC_ARC_1_ARC_2_ADRS_RANGE_HIGH_ADDRESS_SHIFT        0
#define BCHP_MEMC_ARC_1_ARC_2_ADRS_RANGE_HIGH_ADDRESS_DEFAULT      0x00000000

/***************************************************************************
 *ARC_2_READ_RIGHTS_0 - Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_2_READ_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_2_READ_RIGHTS_0_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_2_READ_RIGHTS_0_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_2_READ_RIGHTS_0_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_2_READ_RIGHTS_1 - Read access right of SCB clients 32 to 63 on Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_2_READ_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_2_READ_RIGHTS_1_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_2_READ_RIGHTS_1_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_2_READ_RIGHTS_1_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_2_READ_RIGHTS_2 - Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_2_READ_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_2_READ_RIGHTS_2_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_2_READ_RIGHTS_2_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_2_READ_RIGHTS_2_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_2_READ_RIGHTS_3 - Read access right of SCB clients 96 to 127 on Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_2_READ_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_2_READ_RIGHTS_3_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_2_READ_RIGHTS_3_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_2_READ_RIGHTS_3_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_2_READ_RIGHTS_4 - Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_2_READ_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_2_READ_RIGHTS_4_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_2_READ_RIGHTS_4_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_2_READ_RIGHTS_4_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_2_READ_RIGHTS_5 - Read access right of SCB clients 160 to 191 on Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_2_READ_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_2_READ_RIGHTS_5_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_2_READ_RIGHTS_5_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_2_READ_RIGHTS_5_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_2_READ_RIGHTS_6 - Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_2_READ_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_2_READ_RIGHTS_6_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_2_READ_RIGHTS_6_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_2_READ_RIGHTS_6_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_2_READ_RIGHTS_7 - Read access right of SCB clients 224 to 255 on Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_2_READ_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_2_READ_RIGHTS_7_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_2_READ_RIGHTS_7_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_2_READ_RIGHTS_7_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_2_WRITE_RIGHTS_0 - Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-2
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_2_WRITE_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_2_WRITE_RIGHTS_0_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_2_WRITE_RIGHTS_0_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_2_WRITE_RIGHTS_0_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_2_WRITE_RIGHTS_1 - Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-2
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_2_WRITE_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_2_WRITE_RIGHTS_1_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_2_WRITE_RIGHTS_1_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_2_WRITE_RIGHTS_1_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_2_WRITE_RIGHTS_2 - Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-2
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_2_WRITE_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_2_WRITE_RIGHTS_2_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_2_WRITE_RIGHTS_2_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_2_WRITE_RIGHTS_2_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_2_WRITE_RIGHTS_3 - Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-2
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_2_WRITE_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_2_WRITE_RIGHTS_3_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_2_WRITE_RIGHTS_3_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_2_WRITE_RIGHTS_3_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_2_WRITE_RIGHTS_4 - Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-2
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_2_WRITE_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_2_WRITE_RIGHTS_4_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_2_WRITE_RIGHTS_4_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_2_WRITE_RIGHTS_4_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_2_WRITE_RIGHTS_5 - Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-2
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_2_WRITE_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_2_WRITE_RIGHTS_5_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_2_WRITE_RIGHTS_5_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_2_WRITE_RIGHTS_5_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_2_WRITE_RIGHTS_6 - Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-2
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_2_WRITE_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_2_WRITE_RIGHTS_6_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_2_WRITE_RIGHTS_6_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_2_WRITE_RIGHTS_6_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_2_WRITE_RIGHTS_7 - Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-2
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_2_WRITE_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_2_WRITE_RIGHTS_7_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_2_WRITE_RIGHTS_7_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_2_WRITE_RIGHTS_7_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_2_MCP_CNTRL_0 - MCP 0 Mode/Control register for Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_2_MCP_CNTRL_0 :: reserved0 [31:04] */
#define BCHP_MEMC_ARC_1_ARC_2_MCP_CNTRL_0_reserved0_MASK           0xfffffff0
#define BCHP_MEMC_ARC_1_ARC_2_MCP_CNTRL_0_reserved0_SHIFT          4

/* MEMC_ARC_1 :: ARC_2_MCP_CNTRL_0 :: SANDBOX [03:02] */
#define BCHP_MEMC_ARC_1_ARC_2_MCP_CNTRL_0_SANDBOX_MASK             0x0000000c
#define BCHP_MEMC_ARC_1_ARC_2_MCP_CNTRL_0_SANDBOX_SHIFT            2
#define BCHP_MEMC_ARC_1_ARC_2_MCP_CNTRL_0_SANDBOX_DEFAULT          0x00000000

/* MEMC_ARC_1 :: ARC_2_MCP_CNTRL_0 :: SECURE [01:00] */
#define BCHP_MEMC_ARC_1_ARC_2_MCP_CNTRL_0_SECURE_MASK              0x00000003
#define BCHP_MEMC_ARC_1_ARC_2_MCP_CNTRL_0_SECURE_SHIFT             0
#define BCHP_MEMC_ARC_1_ARC_2_MCP_CNTRL_0_SECURE_DEFAULT           0x00000000

/***************************************************************************
 *ARC_2_MCP_CNTRL_1 - MCP 1 Mode/Control register for Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_2_MCP_CNTRL_1 :: reserved0 [31:04] */
#define BCHP_MEMC_ARC_1_ARC_2_MCP_CNTRL_1_reserved0_MASK           0xfffffff0
#define BCHP_MEMC_ARC_1_ARC_2_MCP_CNTRL_1_reserved0_SHIFT          4

/* MEMC_ARC_1 :: ARC_2_MCP_CNTRL_1 :: SANDBOX [03:02] */
#define BCHP_MEMC_ARC_1_ARC_2_MCP_CNTRL_1_SANDBOX_MASK             0x0000000c
#define BCHP_MEMC_ARC_1_ARC_2_MCP_CNTRL_1_SANDBOX_SHIFT            2
#define BCHP_MEMC_ARC_1_ARC_2_MCP_CNTRL_1_SANDBOX_DEFAULT          0x00000000

/* MEMC_ARC_1 :: ARC_2_MCP_CNTRL_1 :: SECURE [01:00] */
#define BCHP_MEMC_ARC_1_ARC_2_MCP_CNTRL_1_SECURE_MASK              0x00000003
#define BCHP_MEMC_ARC_1_ARC_2_MCP_CNTRL_1_SECURE_SHIFT             0
#define BCHP_MEMC_ARC_1_ARC_2_MCP_CNTRL_1_SECURE_DEFAULT           0x00000000

/***************************************************************************
 *ARC_2_VIOLATION_INFO_START_ADDR - Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_2_VIOLATION_INFO_START_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_START_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_START_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_START_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_2_VIOLATION_INFO_START_ADDR_MSB - Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_2_VIOLATION_INFO_START_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_START_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_START_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_1 :: ARC_2_VIOLATION_INFO_START_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_2_VIOLATION_INFO_END_ADDR - Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_2_VIOLATION_INFO_END_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_END_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_END_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_END_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_2_VIOLATION_INFO_END_ADDR_MSB - Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_2_VIOLATION_INFO_END_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_END_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_END_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_1 :: ARC_2_VIOLATION_INFO_END_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_2_VIOLATION_INFO_CMD - Violating SCB client-ID & Command Type for Address Range Checker (ARC)-2
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_2_VIOLATION_INFO_CMD :: CLIENTID [31:24] */
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_CMD_CLIENTID_MASK     0xff000000
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_CMD_CLIENTID_SHIFT    24
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_CMD_CLIENTID_DEFAULT  0x00000000

/* MEMC_ARC_1 :: ARC_2_VIOLATION_INFO_CMD :: reserved0 [23:22] */
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_CMD_reserved0_MASK    0x00c00000
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_CMD_reserved0_SHIFT   22

/* MEMC_ARC_1 :: ARC_2_VIOLATION_INFO_CMD :: NMB [21:12] */
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_CMD_NMB_MASK          0x003ff000
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_CMD_NMB_SHIFT         12
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_CMD_NMB_DEFAULT       0x00000000

/* MEMC_ARC_1 :: ARC_2_VIOLATION_INFO_CMD :: reserved1 [11:09] */
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_CMD_reserved1_MASK    0x00000e00
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_CMD_reserved1_SHIFT   9

/* MEMC_ARC_1 :: ARC_2_VIOLATION_INFO_CMD :: REQ_TYPE [08:00] */
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_CMD_REQ_TYPE_MASK     0x000001ff
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_CMD_REQ_TYPE_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_CMD_REQ_TYPE_DEFAULT  0x00000000

/***************************************************************************
 *ARC_2_VIOLATION_INFO_CLEAR - ARC_2 violation info write clear register
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_2_VIOLATION_INFO_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_CLEAR_reserved0_MASK  0xfffffffe
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_CLEAR_reserved0_SHIFT 1

/* MEMC_ARC_1 :: ARC_2_VIOLATION_INFO_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_2_VIOLATION_INFO_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *ARC_3_CNTRL - Mode/Control register for Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_3_CNTRL :: reserved0 [31:07] */
#define BCHP_MEMC_ARC_1_ARC_3_CNTRL_reserved0_MASK                 0xffffff80
#define BCHP_MEMC_ARC_1_ARC_3_CNTRL_reserved0_SHIFT                7

/* MEMC_ARC_1 :: ARC_3_CNTRL :: MCP_CHECK [06:05] */
#define BCHP_MEMC_ARC_1_ARC_3_CNTRL_MCP_CHECK_MASK                 0x00000060
#define BCHP_MEMC_ARC_1_ARC_3_CNTRL_MCP_CHECK_SHIFT                5
#define BCHP_MEMC_ARC_1_ARC_3_CNTRL_MCP_CHECK_DEFAULT              0x00000000

/* MEMC_ARC_1 :: ARC_3_CNTRL :: WRITE_CMD_ABORT [04:04] */
#define BCHP_MEMC_ARC_1_ARC_3_CNTRL_WRITE_CMD_ABORT_MASK           0x00000010
#define BCHP_MEMC_ARC_1_ARC_3_CNTRL_WRITE_CMD_ABORT_SHIFT          4
#define BCHP_MEMC_ARC_1_ARC_3_CNTRL_WRITE_CMD_ABORT_DEFAULT        0x00000000
#define BCHP_MEMC_ARC_1_ARC_3_CNTRL_WRITE_CMD_ABORT_DISABLED       0
#define BCHP_MEMC_ARC_1_ARC_3_CNTRL_WRITE_CMD_ABORT_ENABLED        1

/* MEMC_ARC_1 :: ARC_3_CNTRL :: WRITE_CHECK [03:03] */
#define BCHP_MEMC_ARC_1_ARC_3_CNTRL_WRITE_CHECK_MASK               0x00000008
#define BCHP_MEMC_ARC_1_ARC_3_CNTRL_WRITE_CHECK_SHIFT              3
#define BCHP_MEMC_ARC_1_ARC_3_CNTRL_WRITE_CHECK_DEFAULT            0x00000000
#define BCHP_MEMC_ARC_1_ARC_3_CNTRL_WRITE_CHECK_DISABLED           0
#define BCHP_MEMC_ARC_1_ARC_3_CNTRL_WRITE_CHECK_ENABLED            1

/* MEMC_ARC_1 :: ARC_3_CNTRL :: READ_CMD_ABORT [02:02] */
#define BCHP_MEMC_ARC_1_ARC_3_CNTRL_READ_CMD_ABORT_MASK            0x00000004
#define BCHP_MEMC_ARC_1_ARC_3_CNTRL_READ_CMD_ABORT_SHIFT           2
#define BCHP_MEMC_ARC_1_ARC_3_CNTRL_READ_CMD_ABORT_DEFAULT         0x00000000
#define BCHP_MEMC_ARC_1_ARC_3_CNTRL_READ_CMD_ABORT_DISABLED        0
#define BCHP_MEMC_ARC_1_ARC_3_CNTRL_READ_CMD_ABORT_ENABLED         1

/* MEMC_ARC_1 :: ARC_3_CNTRL :: READ_CHECK [01:01] */
#define BCHP_MEMC_ARC_1_ARC_3_CNTRL_READ_CHECK_MASK                0x00000002
#define BCHP_MEMC_ARC_1_ARC_3_CNTRL_READ_CHECK_SHIFT               1
#define BCHP_MEMC_ARC_1_ARC_3_CNTRL_READ_CHECK_DEFAULT             0x00000000
#define BCHP_MEMC_ARC_1_ARC_3_CNTRL_READ_CHECK_DISABLED            0
#define BCHP_MEMC_ARC_1_ARC_3_CNTRL_READ_CHECK_ENABLED             1

/* MEMC_ARC_1 :: ARC_3_CNTRL :: MODE [00:00] */
#define BCHP_MEMC_ARC_1_ARC_3_CNTRL_MODE_MASK                      0x00000001
#define BCHP_MEMC_ARC_1_ARC_3_CNTRL_MODE_SHIFT                     0
#define BCHP_MEMC_ARC_1_ARC_3_CNTRL_MODE_DEFAULT                   0x00000000
#define BCHP_MEMC_ARC_1_ARC_3_CNTRL_MODE_NON_EXCLUSIVE             0
#define BCHP_MEMC_ARC_1_ARC_3_CNTRL_MODE_EXCLUSIVE                 1

/***************************************************************************
 *ARC_3_ADRS_RANGE_LOW - 256 Byte-aligned Lower Address of the memory range for Address Range Checker (ARC)-3.
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_3_ADRS_RANGE_LOW :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_1_ARC_3_ADRS_RANGE_LOW_ADDRESS_MASK          0xffffffff
#define BCHP_MEMC_ARC_1_ARC_3_ADRS_RANGE_LOW_ADDRESS_SHIFT         0
#define BCHP_MEMC_ARC_1_ARC_3_ADRS_RANGE_LOW_ADDRESS_DEFAULT       0x00000000

/***************************************************************************
 *ARC_3_ADRS_RANGE_HIGH - 256 Byte-aligned Higher Address of the memory range for Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_3_ADRS_RANGE_HIGH :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_1_ARC_3_ADRS_RANGE_HIGH_ADDRESS_MASK         0xffffffff
#define BCHP_MEMC_ARC_1_ARC_3_ADRS_RANGE_HIGH_ADDRESS_SHIFT        0
#define BCHP_MEMC_ARC_1_ARC_3_ADRS_RANGE_HIGH_ADDRESS_DEFAULT      0x00000000

/***************************************************************************
 *ARC_3_READ_RIGHTS_0 - Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_3_READ_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_3_READ_RIGHTS_0_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_3_READ_RIGHTS_0_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_3_READ_RIGHTS_0_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_3_READ_RIGHTS_1 - Read access right of SCB clients 32 to 63 on Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_3_READ_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_3_READ_RIGHTS_1_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_3_READ_RIGHTS_1_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_3_READ_RIGHTS_1_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_3_READ_RIGHTS_2 - Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_3_READ_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_3_READ_RIGHTS_2_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_3_READ_RIGHTS_2_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_3_READ_RIGHTS_2_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_3_READ_RIGHTS_3 - Read access right of SCB clients 96 to 127 on Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_3_READ_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_3_READ_RIGHTS_3_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_3_READ_RIGHTS_3_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_3_READ_RIGHTS_3_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_3_READ_RIGHTS_4 - Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_3_READ_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_3_READ_RIGHTS_4_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_3_READ_RIGHTS_4_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_3_READ_RIGHTS_4_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_3_READ_RIGHTS_5 - Read access right of SCB clients 160 to 191 on Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_3_READ_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_3_READ_RIGHTS_5_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_3_READ_RIGHTS_5_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_3_READ_RIGHTS_5_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_3_READ_RIGHTS_6 - Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_3_READ_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_3_READ_RIGHTS_6_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_3_READ_RIGHTS_6_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_3_READ_RIGHTS_6_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_3_READ_RIGHTS_7 - Read access right of SCB clients 224 to 255 on Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_3_READ_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_3_READ_RIGHTS_7_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_3_READ_RIGHTS_7_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_3_READ_RIGHTS_7_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_3_WRITE_RIGHTS_0 - Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-3
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_3_WRITE_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_3_WRITE_RIGHTS_0_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_3_WRITE_RIGHTS_0_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_3_WRITE_RIGHTS_0_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_3_WRITE_RIGHTS_1 - Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-3
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_3_WRITE_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_3_WRITE_RIGHTS_1_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_3_WRITE_RIGHTS_1_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_3_WRITE_RIGHTS_1_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_3_WRITE_RIGHTS_2 - Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-3
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_3_WRITE_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_3_WRITE_RIGHTS_2_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_3_WRITE_RIGHTS_2_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_3_WRITE_RIGHTS_2_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_3_WRITE_RIGHTS_3 - Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-3
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_3_WRITE_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_3_WRITE_RIGHTS_3_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_3_WRITE_RIGHTS_3_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_3_WRITE_RIGHTS_3_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_3_WRITE_RIGHTS_4 - Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-3
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_3_WRITE_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_3_WRITE_RIGHTS_4_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_3_WRITE_RIGHTS_4_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_3_WRITE_RIGHTS_4_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_3_WRITE_RIGHTS_5 - Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-3
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_3_WRITE_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_3_WRITE_RIGHTS_5_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_3_WRITE_RIGHTS_5_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_3_WRITE_RIGHTS_5_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_3_WRITE_RIGHTS_6 - Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-3
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_3_WRITE_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_3_WRITE_RIGHTS_6_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_3_WRITE_RIGHTS_6_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_3_WRITE_RIGHTS_6_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_3_WRITE_RIGHTS_7 - Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-3
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_3_WRITE_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_3_WRITE_RIGHTS_7_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_3_WRITE_RIGHTS_7_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_3_WRITE_RIGHTS_7_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_3_MCP_CNTRL_0 - MCP 0 Mode/Control register for Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_3_MCP_CNTRL_0 :: reserved0 [31:04] */
#define BCHP_MEMC_ARC_1_ARC_3_MCP_CNTRL_0_reserved0_MASK           0xfffffff0
#define BCHP_MEMC_ARC_1_ARC_3_MCP_CNTRL_0_reserved0_SHIFT          4

/* MEMC_ARC_1 :: ARC_3_MCP_CNTRL_0 :: SANDBOX [03:02] */
#define BCHP_MEMC_ARC_1_ARC_3_MCP_CNTRL_0_SANDBOX_MASK             0x0000000c
#define BCHP_MEMC_ARC_1_ARC_3_MCP_CNTRL_0_SANDBOX_SHIFT            2
#define BCHP_MEMC_ARC_1_ARC_3_MCP_CNTRL_0_SANDBOX_DEFAULT          0x00000000

/* MEMC_ARC_1 :: ARC_3_MCP_CNTRL_0 :: SECURE [01:00] */
#define BCHP_MEMC_ARC_1_ARC_3_MCP_CNTRL_0_SECURE_MASK              0x00000003
#define BCHP_MEMC_ARC_1_ARC_3_MCP_CNTRL_0_SECURE_SHIFT             0
#define BCHP_MEMC_ARC_1_ARC_3_MCP_CNTRL_0_SECURE_DEFAULT           0x00000000

/***************************************************************************
 *ARC_3_MCP_CNTRL_1 - MCP 1 Mode/Control register for Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_3_MCP_CNTRL_1 :: reserved0 [31:04] */
#define BCHP_MEMC_ARC_1_ARC_3_MCP_CNTRL_1_reserved0_MASK           0xfffffff0
#define BCHP_MEMC_ARC_1_ARC_3_MCP_CNTRL_1_reserved0_SHIFT          4

/* MEMC_ARC_1 :: ARC_3_MCP_CNTRL_1 :: SANDBOX [03:02] */
#define BCHP_MEMC_ARC_1_ARC_3_MCP_CNTRL_1_SANDBOX_MASK             0x0000000c
#define BCHP_MEMC_ARC_1_ARC_3_MCP_CNTRL_1_SANDBOX_SHIFT            2
#define BCHP_MEMC_ARC_1_ARC_3_MCP_CNTRL_1_SANDBOX_DEFAULT          0x00000000

/* MEMC_ARC_1 :: ARC_3_MCP_CNTRL_1 :: SECURE [01:00] */
#define BCHP_MEMC_ARC_1_ARC_3_MCP_CNTRL_1_SECURE_MASK              0x00000003
#define BCHP_MEMC_ARC_1_ARC_3_MCP_CNTRL_1_SECURE_SHIFT             0
#define BCHP_MEMC_ARC_1_ARC_3_MCP_CNTRL_1_SECURE_DEFAULT           0x00000000

/***************************************************************************
 *ARC_3_VIOLATION_INFO_START_ADDR - Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_3_VIOLATION_INFO_START_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_START_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_START_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_START_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_3_VIOLATION_INFO_START_ADDR_MSB - Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_3_VIOLATION_INFO_START_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_START_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_START_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_1 :: ARC_3_VIOLATION_INFO_START_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_3_VIOLATION_INFO_END_ADDR - Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_3_VIOLATION_INFO_END_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_END_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_END_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_END_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_3_VIOLATION_INFO_END_ADDR_MSB - Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_3_VIOLATION_INFO_END_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_END_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_END_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_1 :: ARC_3_VIOLATION_INFO_END_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_3_VIOLATION_INFO_CMD - Violating SCB client-ID & Command Type for Address Range Checker (ARC)-3
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_3_VIOLATION_INFO_CMD :: CLIENTID [31:24] */
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_CMD_CLIENTID_MASK     0xff000000
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_CMD_CLIENTID_SHIFT    24
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_CMD_CLIENTID_DEFAULT  0x00000000

/* MEMC_ARC_1 :: ARC_3_VIOLATION_INFO_CMD :: reserved0 [23:22] */
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_CMD_reserved0_MASK    0x00c00000
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_CMD_reserved0_SHIFT   22

/* MEMC_ARC_1 :: ARC_3_VIOLATION_INFO_CMD :: NMB [21:12] */
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_CMD_NMB_MASK          0x003ff000
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_CMD_NMB_SHIFT         12
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_CMD_NMB_DEFAULT       0x00000000

/* MEMC_ARC_1 :: ARC_3_VIOLATION_INFO_CMD :: reserved1 [11:09] */
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_CMD_reserved1_MASK    0x00000e00
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_CMD_reserved1_SHIFT   9

/* MEMC_ARC_1 :: ARC_3_VIOLATION_INFO_CMD :: REQ_TYPE [08:00] */
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_CMD_REQ_TYPE_MASK     0x000001ff
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_CMD_REQ_TYPE_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_CMD_REQ_TYPE_DEFAULT  0x00000000

/***************************************************************************
 *ARC_3_VIOLATION_INFO_CLEAR - ARC_3 violation info write clear register
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_3_VIOLATION_INFO_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_CLEAR_reserved0_MASK  0xfffffffe
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_CLEAR_reserved0_SHIFT 1

/* MEMC_ARC_1 :: ARC_3_VIOLATION_INFO_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_3_VIOLATION_INFO_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *ARC_4_CNTRL - Mode/Control register for Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_4_CNTRL :: reserved0 [31:07] */
#define BCHP_MEMC_ARC_1_ARC_4_CNTRL_reserved0_MASK                 0xffffff80
#define BCHP_MEMC_ARC_1_ARC_4_CNTRL_reserved0_SHIFT                7

/* MEMC_ARC_1 :: ARC_4_CNTRL :: MCP_CHECK [06:05] */
#define BCHP_MEMC_ARC_1_ARC_4_CNTRL_MCP_CHECK_MASK                 0x00000060
#define BCHP_MEMC_ARC_1_ARC_4_CNTRL_MCP_CHECK_SHIFT                5
#define BCHP_MEMC_ARC_1_ARC_4_CNTRL_MCP_CHECK_DEFAULT              0x00000000

/* MEMC_ARC_1 :: ARC_4_CNTRL :: WRITE_CMD_ABORT [04:04] */
#define BCHP_MEMC_ARC_1_ARC_4_CNTRL_WRITE_CMD_ABORT_MASK           0x00000010
#define BCHP_MEMC_ARC_1_ARC_4_CNTRL_WRITE_CMD_ABORT_SHIFT          4
#define BCHP_MEMC_ARC_1_ARC_4_CNTRL_WRITE_CMD_ABORT_DEFAULT        0x00000000
#define BCHP_MEMC_ARC_1_ARC_4_CNTRL_WRITE_CMD_ABORT_DISABLED       0
#define BCHP_MEMC_ARC_1_ARC_4_CNTRL_WRITE_CMD_ABORT_ENABLED        1

/* MEMC_ARC_1 :: ARC_4_CNTRL :: WRITE_CHECK [03:03] */
#define BCHP_MEMC_ARC_1_ARC_4_CNTRL_WRITE_CHECK_MASK               0x00000008
#define BCHP_MEMC_ARC_1_ARC_4_CNTRL_WRITE_CHECK_SHIFT              3
#define BCHP_MEMC_ARC_1_ARC_4_CNTRL_WRITE_CHECK_DEFAULT            0x00000000
#define BCHP_MEMC_ARC_1_ARC_4_CNTRL_WRITE_CHECK_DISABLED           0
#define BCHP_MEMC_ARC_1_ARC_4_CNTRL_WRITE_CHECK_ENABLED            1

/* MEMC_ARC_1 :: ARC_4_CNTRL :: READ_CMD_ABORT [02:02] */
#define BCHP_MEMC_ARC_1_ARC_4_CNTRL_READ_CMD_ABORT_MASK            0x00000004
#define BCHP_MEMC_ARC_1_ARC_4_CNTRL_READ_CMD_ABORT_SHIFT           2
#define BCHP_MEMC_ARC_1_ARC_4_CNTRL_READ_CMD_ABORT_DEFAULT         0x00000000
#define BCHP_MEMC_ARC_1_ARC_4_CNTRL_READ_CMD_ABORT_DISABLED        0
#define BCHP_MEMC_ARC_1_ARC_4_CNTRL_READ_CMD_ABORT_ENABLED         1

/* MEMC_ARC_1 :: ARC_4_CNTRL :: READ_CHECK [01:01] */
#define BCHP_MEMC_ARC_1_ARC_4_CNTRL_READ_CHECK_MASK                0x00000002
#define BCHP_MEMC_ARC_1_ARC_4_CNTRL_READ_CHECK_SHIFT               1
#define BCHP_MEMC_ARC_1_ARC_4_CNTRL_READ_CHECK_DEFAULT             0x00000000
#define BCHP_MEMC_ARC_1_ARC_4_CNTRL_READ_CHECK_DISABLED            0
#define BCHP_MEMC_ARC_1_ARC_4_CNTRL_READ_CHECK_ENABLED             1

/* MEMC_ARC_1 :: ARC_4_CNTRL :: MODE [00:00] */
#define BCHP_MEMC_ARC_1_ARC_4_CNTRL_MODE_MASK                      0x00000001
#define BCHP_MEMC_ARC_1_ARC_4_CNTRL_MODE_SHIFT                     0
#define BCHP_MEMC_ARC_1_ARC_4_CNTRL_MODE_DEFAULT                   0x00000000
#define BCHP_MEMC_ARC_1_ARC_4_CNTRL_MODE_NON_EXCLUSIVE             0
#define BCHP_MEMC_ARC_1_ARC_4_CNTRL_MODE_EXCLUSIVE                 1

/***************************************************************************
 *ARC_4_ADRS_RANGE_LOW - 256 Byte-aligned Lower Address of the memory range for Address Range Checker (ARC)-4.
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_4_ADRS_RANGE_LOW :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_1_ARC_4_ADRS_RANGE_LOW_ADDRESS_MASK          0xffffffff
#define BCHP_MEMC_ARC_1_ARC_4_ADRS_RANGE_LOW_ADDRESS_SHIFT         0
#define BCHP_MEMC_ARC_1_ARC_4_ADRS_RANGE_LOW_ADDRESS_DEFAULT       0x00000000

/***************************************************************************
 *ARC_4_ADRS_RANGE_HIGH - 256 Byte-aligned Higher Address of the memory range for Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_4_ADRS_RANGE_HIGH :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_1_ARC_4_ADRS_RANGE_HIGH_ADDRESS_MASK         0xffffffff
#define BCHP_MEMC_ARC_1_ARC_4_ADRS_RANGE_HIGH_ADDRESS_SHIFT        0
#define BCHP_MEMC_ARC_1_ARC_4_ADRS_RANGE_HIGH_ADDRESS_DEFAULT      0x00000000

/***************************************************************************
 *ARC_4_READ_RIGHTS_0 - Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_4_READ_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_4_READ_RIGHTS_0_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_4_READ_RIGHTS_0_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_4_READ_RIGHTS_0_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_4_READ_RIGHTS_1 - Read access right of SCB clients 32 to 63 on Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_4_READ_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_4_READ_RIGHTS_1_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_4_READ_RIGHTS_1_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_4_READ_RIGHTS_1_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_4_READ_RIGHTS_2 - Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_4_READ_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_4_READ_RIGHTS_2_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_4_READ_RIGHTS_2_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_4_READ_RIGHTS_2_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_4_READ_RIGHTS_3 - Read access right of SCB clients 96 to 127 on Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_4_READ_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_4_READ_RIGHTS_3_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_4_READ_RIGHTS_3_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_4_READ_RIGHTS_3_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_4_READ_RIGHTS_4 - Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_4_READ_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_4_READ_RIGHTS_4_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_4_READ_RIGHTS_4_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_4_READ_RIGHTS_4_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_4_READ_RIGHTS_5 - Read access right of SCB clients 160 to 191 on Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_4_READ_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_4_READ_RIGHTS_5_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_4_READ_RIGHTS_5_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_4_READ_RIGHTS_5_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_4_READ_RIGHTS_6 - Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_4_READ_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_4_READ_RIGHTS_6_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_4_READ_RIGHTS_6_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_4_READ_RIGHTS_6_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_4_READ_RIGHTS_7 - Read access right of SCB clients 224 to 255 on Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_4_READ_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_4_READ_RIGHTS_7_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_4_READ_RIGHTS_7_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_4_READ_RIGHTS_7_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_4_WRITE_RIGHTS_0 - Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_4_WRITE_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_4_WRITE_RIGHTS_0_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_4_WRITE_RIGHTS_0_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_4_WRITE_RIGHTS_0_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_4_WRITE_RIGHTS_1 - Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_4_WRITE_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_4_WRITE_RIGHTS_1_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_4_WRITE_RIGHTS_1_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_4_WRITE_RIGHTS_1_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_4_WRITE_RIGHTS_2 - Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_4_WRITE_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_4_WRITE_RIGHTS_2_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_4_WRITE_RIGHTS_2_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_4_WRITE_RIGHTS_2_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_4_WRITE_RIGHTS_3 - Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_4_WRITE_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_4_WRITE_RIGHTS_3_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_4_WRITE_RIGHTS_3_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_4_WRITE_RIGHTS_3_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_4_WRITE_RIGHTS_4 - Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_4_WRITE_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_4_WRITE_RIGHTS_4_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_4_WRITE_RIGHTS_4_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_4_WRITE_RIGHTS_4_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_4_WRITE_RIGHTS_5 - Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_4_WRITE_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_4_WRITE_RIGHTS_5_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_4_WRITE_RIGHTS_5_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_4_WRITE_RIGHTS_5_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_4_WRITE_RIGHTS_6 - Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_4_WRITE_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_4_WRITE_RIGHTS_6_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_4_WRITE_RIGHTS_6_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_4_WRITE_RIGHTS_6_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_4_WRITE_RIGHTS_7 - Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-4
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_4_WRITE_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_4_WRITE_RIGHTS_7_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_4_WRITE_RIGHTS_7_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_4_WRITE_RIGHTS_7_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_4_MCP_CNTRL_0 - MCP 0 Mode/Control register for Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_4_MCP_CNTRL_0 :: reserved0 [31:04] */
#define BCHP_MEMC_ARC_1_ARC_4_MCP_CNTRL_0_reserved0_MASK           0xfffffff0
#define BCHP_MEMC_ARC_1_ARC_4_MCP_CNTRL_0_reserved0_SHIFT          4

/* MEMC_ARC_1 :: ARC_4_MCP_CNTRL_0 :: SANDBOX [03:02] */
#define BCHP_MEMC_ARC_1_ARC_4_MCP_CNTRL_0_SANDBOX_MASK             0x0000000c
#define BCHP_MEMC_ARC_1_ARC_4_MCP_CNTRL_0_SANDBOX_SHIFT            2
#define BCHP_MEMC_ARC_1_ARC_4_MCP_CNTRL_0_SANDBOX_DEFAULT          0x00000000

/* MEMC_ARC_1 :: ARC_4_MCP_CNTRL_0 :: SECURE [01:00] */
#define BCHP_MEMC_ARC_1_ARC_4_MCP_CNTRL_0_SECURE_MASK              0x00000003
#define BCHP_MEMC_ARC_1_ARC_4_MCP_CNTRL_0_SECURE_SHIFT             0
#define BCHP_MEMC_ARC_1_ARC_4_MCP_CNTRL_0_SECURE_DEFAULT           0x00000000

/***************************************************************************
 *ARC_4_MCP_CNTRL_1 - MCP 1 Mode/Control register for Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_4_MCP_CNTRL_1 :: reserved0 [31:04] */
#define BCHP_MEMC_ARC_1_ARC_4_MCP_CNTRL_1_reserved0_MASK           0xfffffff0
#define BCHP_MEMC_ARC_1_ARC_4_MCP_CNTRL_1_reserved0_SHIFT          4

/* MEMC_ARC_1 :: ARC_4_MCP_CNTRL_1 :: SANDBOX [03:02] */
#define BCHP_MEMC_ARC_1_ARC_4_MCP_CNTRL_1_SANDBOX_MASK             0x0000000c
#define BCHP_MEMC_ARC_1_ARC_4_MCP_CNTRL_1_SANDBOX_SHIFT            2
#define BCHP_MEMC_ARC_1_ARC_4_MCP_CNTRL_1_SANDBOX_DEFAULT          0x00000000

/* MEMC_ARC_1 :: ARC_4_MCP_CNTRL_1 :: SECURE [01:00] */
#define BCHP_MEMC_ARC_1_ARC_4_MCP_CNTRL_1_SECURE_MASK              0x00000003
#define BCHP_MEMC_ARC_1_ARC_4_MCP_CNTRL_1_SECURE_SHIFT             0
#define BCHP_MEMC_ARC_1_ARC_4_MCP_CNTRL_1_SECURE_DEFAULT           0x00000000

/***************************************************************************
 *ARC_4_VIOLATION_INFO_START_ADDR - Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_4_VIOLATION_INFO_START_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_START_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_START_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_START_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_4_VIOLATION_INFO_START_ADDR_MSB - Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_4_VIOLATION_INFO_START_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_START_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_START_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_1 :: ARC_4_VIOLATION_INFO_START_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_4_VIOLATION_INFO_END_ADDR - Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_4_VIOLATION_INFO_END_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_END_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_END_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_END_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_4_VIOLATION_INFO_END_ADDR_MSB - Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_4_VIOLATION_INFO_END_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_END_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_END_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_1 :: ARC_4_VIOLATION_INFO_END_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_4_VIOLATION_INFO_CMD - Violating SCB client-ID & Command Type for Address Range Checker (ARC)-4
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_4_VIOLATION_INFO_CMD :: CLIENTID [31:24] */
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_CMD_CLIENTID_MASK     0xff000000
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_CMD_CLIENTID_SHIFT    24
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_CMD_CLIENTID_DEFAULT  0x00000000

/* MEMC_ARC_1 :: ARC_4_VIOLATION_INFO_CMD :: reserved0 [23:22] */
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_CMD_reserved0_MASK    0x00c00000
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_CMD_reserved0_SHIFT   22

/* MEMC_ARC_1 :: ARC_4_VIOLATION_INFO_CMD :: NMB [21:12] */
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_CMD_NMB_MASK          0x003ff000
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_CMD_NMB_SHIFT         12
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_CMD_NMB_DEFAULT       0x00000000

/* MEMC_ARC_1 :: ARC_4_VIOLATION_INFO_CMD :: reserved1 [11:09] */
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_CMD_reserved1_MASK    0x00000e00
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_CMD_reserved1_SHIFT   9

/* MEMC_ARC_1 :: ARC_4_VIOLATION_INFO_CMD :: REQ_TYPE [08:00] */
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_CMD_REQ_TYPE_MASK     0x000001ff
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_CMD_REQ_TYPE_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_CMD_REQ_TYPE_DEFAULT  0x00000000

/***************************************************************************
 *ARC_4_VIOLATION_INFO_CLEAR - ARC_4 violation info write clear register
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_4_VIOLATION_INFO_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_CLEAR_reserved0_MASK  0xfffffffe
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_CLEAR_reserved0_SHIFT 1

/* MEMC_ARC_1 :: ARC_4_VIOLATION_INFO_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_4_VIOLATION_INFO_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *ARC_5_CNTRL - Mode/Control register for Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_5_CNTRL :: reserved0 [31:07] */
#define BCHP_MEMC_ARC_1_ARC_5_CNTRL_reserved0_MASK                 0xffffff80
#define BCHP_MEMC_ARC_1_ARC_5_CNTRL_reserved0_SHIFT                7

/* MEMC_ARC_1 :: ARC_5_CNTRL :: MCP_CHECK [06:05] */
#define BCHP_MEMC_ARC_1_ARC_5_CNTRL_MCP_CHECK_MASK                 0x00000060
#define BCHP_MEMC_ARC_1_ARC_5_CNTRL_MCP_CHECK_SHIFT                5
#define BCHP_MEMC_ARC_1_ARC_5_CNTRL_MCP_CHECK_DEFAULT              0x00000000

/* MEMC_ARC_1 :: ARC_5_CNTRL :: WRITE_CMD_ABORT [04:04] */
#define BCHP_MEMC_ARC_1_ARC_5_CNTRL_WRITE_CMD_ABORT_MASK           0x00000010
#define BCHP_MEMC_ARC_1_ARC_5_CNTRL_WRITE_CMD_ABORT_SHIFT          4
#define BCHP_MEMC_ARC_1_ARC_5_CNTRL_WRITE_CMD_ABORT_DEFAULT        0x00000000
#define BCHP_MEMC_ARC_1_ARC_5_CNTRL_WRITE_CMD_ABORT_DISABLED       0
#define BCHP_MEMC_ARC_1_ARC_5_CNTRL_WRITE_CMD_ABORT_ENABLED        1

/* MEMC_ARC_1 :: ARC_5_CNTRL :: WRITE_CHECK [03:03] */
#define BCHP_MEMC_ARC_1_ARC_5_CNTRL_WRITE_CHECK_MASK               0x00000008
#define BCHP_MEMC_ARC_1_ARC_5_CNTRL_WRITE_CHECK_SHIFT              3
#define BCHP_MEMC_ARC_1_ARC_5_CNTRL_WRITE_CHECK_DEFAULT            0x00000000
#define BCHP_MEMC_ARC_1_ARC_5_CNTRL_WRITE_CHECK_DISABLED           0
#define BCHP_MEMC_ARC_1_ARC_5_CNTRL_WRITE_CHECK_ENABLED            1

/* MEMC_ARC_1 :: ARC_5_CNTRL :: READ_CMD_ABORT [02:02] */
#define BCHP_MEMC_ARC_1_ARC_5_CNTRL_READ_CMD_ABORT_MASK            0x00000004
#define BCHP_MEMC_ARC_1_ARC_5_CNTRL_READ_CMD_ABORT_SHIFT           2
#define BCHP_MEMC_ARC_1_ARC_5_CNTRL_READ_CMD_ABORT_DEFAULT         0x00000000
#define BCHP_MEMC_ARC_1_ARC_5_CNTRL_READ_CMD_ABORT_DISABLED        0
#define BCHP_MEMC_ARC_1_ARC_5_CNTRL_READ_CMD_ABORT_ENABLED         1

/* MEMC_ARC_1 :: ARC_5_CNTRL :: READ_CHECK [01:01] */
#define BCHP_MEMC_ARC_1_ARC_5_CNTRL_READ_CHECK_MASK                0x00000002
#define BCHP_MEMC_ARC_1_ARC_5_CNTRL_READ_CHECK_SHIFT               1
#define BCHP_MEMC_ARC_1_ARC_5_CNTRL_READ_CHECK_DEFAULT             0x00000000
#define BCHP_MEMC_ARC_1_ARC_5_CNTRL_READ_CHECK_DISABLED            0
#define BCHP_MEMC_ARC_1_ARC_5_CNTRL_READ_CHECK_ENABLED             1

/* MEMC_ARC_1 :: ARC_5_CNTRL :: MODE [00:00] */
#define BCHP_MEMC_ARC_1_ARC_5_CNTRL_MODE_MASK                      0x00000001
#define BCHP_MEMC_ARC_1_ARC_5_CNTRL_MODE_SHIFT                     0
#define BCHP_MEMC_ARC_1_ARC_5_CNTRL_MODE_DEFAULT                   0x00000000
#define BCHP_MEMC_ARC_1_ARC_5_CNTRL_MODE_NON_EXCLUSIVE             0
#define BCHP_MEMC_ARC_1_ARC_5_CNTRL_MODE_EXCLUSIVE                 1

/***************************************************************************
 *ARC_5_ADRS_RANGE_LOW - 256 Byte-aligned Lower Address of the memory range for Address Range Checker (ARC)-5.
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_5_ADRS_RANGE_LOW :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_1_ARC_5_ADRS_RANGE_LOW_ADDRESS_MASK          0xffffffff
#define BCHP_MEMC_ARC_1_ARC_5_ADRS_RANGE_LOW_ADDRESS_SHIFT         0
#define BCHP_MEMC_ARC_1_ARC_5_ADRS_RANGE_LOW_ADDRESS_DEFAULT       0x00000000

/***************************************************************************
 *ARC_5_ADRS_RANGE_HIGH - 256 Byte-aligned Higher Address of the memory range for Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_5_ADRS_RANGE_HIGH :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_1_ARC_5_ADRS_RANGE_HIGH_ADDRESS_MASK         0xffffffff
#define BCHP_MEMC_ARC_1_ARC_5_ADRS_RANGE_HIGH_ADDRESS_SHIFT        0
#define BCHP_MEMC_ARC_1_ARC_5_ADRS_RANGE_HIGH_ADDRESS_DEFAULT      0x00000000

/***************************************************************************
 *ARC_5_READ_RIGHTS_0 - Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_5_READ_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_5_READ_RIGHTS_0_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_5_READ_RIGHTS_0_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_5_READ_RIGHTS_0_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_5_READ_RIGHTS_1 - Read access right of SCB clients 32 to 63 on Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_5_READ_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_5_READ_RIGHTS_1_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_5_READ_RIGHTS_1_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_5_READ_RIGHTS_1_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_5_READ_RIGHTS_2 - Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_5_READ_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_5_READ_RIGHTS_2_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_5_READ_RIGHTS_2_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_5_READ_RIGHTS_2_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_5_READ_RIGHTS_3 - Read access right of SCB clients 96 to 127 on Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_5_READ_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_5_READ_RIGHTS_3_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_5_READ_RIGHTS_3_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_5_READ_RIGHTS_3_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_5_READ_RIGHTS_4 - Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_5_READ_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_5_READ_RIGHTS_4_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_5_READ_RIGHTS_4_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_5_READ_RIGHTS_4_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_5_READ_RIGHTS_5 - Read access right of SCB clients 160 to 191 on Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_5_READ_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_5_READ_RIGHTS_5_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_5_READ_RIGHTS_5_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_5_READ_RIGHTS_5_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_5_READ_RIGHTS_6 - Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_5_READ_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_5_READ_RIGHTS_6_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_5_READ_RIGHTS_6_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_5_READ_RIGHTS_6_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_5_READ_RIGHTS_7 - Read access right of SCB clients 224 to 255 on Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_5_READ_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_5_READ_RIGHTS_7_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_5_READ_RIGHTS_7_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_5_READ_RIGHTS_7_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_5_WRITE_RIGHTS_0 - Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_5_WRITE_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_5_WRITE_RIGHTS_0_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_5_WRITE_RIGHTS_0_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_5_WRITE_RIGHTS_0_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_5_WRITE_RIGHTS_1 - Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_5_WRITE_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_5_WRITE_RIGHTS_1_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_5_WRITE_RIGHTS_1_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_5_WRITE_RIGHTS_1_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_5_WRITE_RIGHTS_2 - Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_5_WRITE_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_5_WRITE_RIGHTS_2_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_5_WRITE_RIGHTS_2_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_5_WRITE_RIGHTS_2_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_5_WRITE_RIGHTS_3 - Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_5_WRITE_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_5_WRITE_RIGHTS_3_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_5_WRITE_RIGHTS_3_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_5_WRITE_RIGHTS_3_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_5_WRITE_RIGHTS_4 - Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_5_WRITE_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_5_WRITE_RIGHTS_4_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_5_WRITE_RIGHTS_4_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_5_WRITE_RIGHTS_4_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_5_WRITE_RIGHTS_5 - Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_5_WRITE_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_5_WRITE_RIGHTS_5_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_5_WRITE_RIGHTS_5_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_5_WRITE_RIGHTS_5_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_5_WRITE_RIGHTS_6 - Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_5_WRITE_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_5_WRITE_RIGHTS_6_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_5_WRITE_RIGHTS_6_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_5_WRITE_RIGHTS_6_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_5_WRITE_RIGHTS_7 - Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-5
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_5_WRITE_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_5_WRITE_RIGHTS_7_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_5_WRITE_RIGHTS_7_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_5_WRITE_RIGHTS_7_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_5_MCP_CNTRL_0 - MCP 0 Mode/Control register for Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_5_MCP_CNTRL_0 :: reserved0 [31:04] */
#define BCHP_MEMC_ARC_1_ARC_5_MCP_CNTRL_0_reserved0_MASK           0xfffffff0
#define BCHP_MEMC_ARC_1_ARC_5_MCP_CNTRL_0_reserved0_SHIFT          4

/* MEMC_ARC_1 :: ARC_5_MCP_CNTRL_0 :: SANDBOX [03:02] */
#define BCHP_MEMC_ARC_1_ARC_5_MCP_CNTRL_0_SANDBOX_MASK             0x0000000c
#define BCHP_MEMC_ARC_1_ARC_5_MCP_CNTRL_0_SANDBOX_SHIFT            2
#define BCHP_MEMC_ARC_1_ARC_5_MCP_CNTRL_0_SANDBOX_DEFAULT          0x00000000

/* MEMC_ARC_1 :: ARC_5_MCP_CNTRL_0 :: SECURE [01:00] */
#define BCHP_MEMC_ARC_1_ARC_5_MCP_CNTRL_0_SECURE_MASK              0x00000003
#define BCHP_MEMC_ARC_1_ARC_5_MCP_CNTRL_0_SECURE_SHIFT             0
#define BCHP_MEMC_ARC_1_ARC_5_MCP_CNTRL_0_SECURE_DEFAULT           0x00000000

/***************************************************************************
 *ARC_5_MCP_CNTRL_1 - MCP 1 Mode/Control register for Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_5_MCP_CNTRL_1 :: reserved0 [31:04] */
#define BCHP_MEMC_ARC_1_ARC_5_MCP_CNTRL_1_reserved0_MASK           0xfffffff0
#define BCHP_MEMC_ARC_1_ARC_5_MCP_CNTRL_1_reserved0_SHIFT          4

/* MEMC_ARC_1 :: ARC_5_MCP_CNTRL_1 :: SANDBOX [03:02] */
#define BCHP_MEMC_ARC_1_ARC_5_MCP_CNTRL_1_SANDBOX_MASK             0x0000000c
#define BCHP_MEMC_ARC_1_ARC_5_MCP_CNTRL_1_SANDBOX_SHIFT            2
#define BCHP_MEMC_ARC_1_ARC_5_MCP_CNTRL_1_SANDBOX_DEFAULT          0x00000000

/* MEMC_ARC_1 :: ARC_5_MCP_CNTRL_1 :: SECURE [01:00] */
#define BCHP_MEMC_ARC_1_ARC_5_MCP_CNTRL_1_SECURE_MASK              0x00000003
#define BCHP_MEMC_ARC_1_ARC_5_MCP_CNTRL_1_SECURE_SHIFT             0
#define BCHP_MEMC_ARC_1_ARC_5_MCP_CNTRL_1_SECURE_DEFAULT           0x00000000

/***************************************************************************
 *ARC_5_VIOLATION_INFO_START_ADDR - Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_5_VIOLATION_INFO_START_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_START_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_START_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_START_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_5_VIOLATION_INFO_START_ADDR_MSB - Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_5_VIOLATION_INFO_START_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_START_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_START_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_1 :: ARC_5_VIOLATION_INFO_START_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_5_VIOLATION_INFO_END_ADDR - Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_5_VIOLATION_INFO_END_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_END_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_END_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_END_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_5_VIOLATION_INFO_END_ADDR_MSB - Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_5_VIOLATION_INFO_END_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_END_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_END_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_1 :: ARC_5_VIOLATION_INFO_END_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_5_VIOLATION_INFO_CMD - Violating SCB client-ID & Command Type for Address Range Checker (ARC)-5
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_5_VIOLATION_INFO_CMD :: CLIENTID [31:24] */
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_CMD_CLIENTID_MASK     0xff000000
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_CMD_CLIENTID_SHIFT    24
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_CMD_CLIENTID_DEFAULT  0x00000000

/* MEMC_ARC_1 :: ARC_5_VIOLATION_INFO_CMD :: reserved0 [23:22] */
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_CMD_reserved0_MASK    0x00c00000
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_CMD_reserved0_SHIFT   22

/* MEMC_ARC_1 :: ARC_5_VIOLATION_INFO_CMD :: NMB [21:12] */
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_CMD_NMB_MASK          0x003ff000
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_CMD_NMB_SHIFT         12
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_CMD_NMB_DEFAULT       0x00000000

/* MEMC_ARC_1 :: ARC_5_VIOLATION_INFO_CMD :: reserved1 [11:09] */
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_CMD_reserved1_MASK    0x00000e00
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_CMD_reserved1_SHIFT   9

/* MEMC_ARC_1 :: ARC_5_VIOLATION_INFO_CMD :: REQ_TYPE [08:00] */
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_CMD_REQ_TYPE_MASK     0x000001ff
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_CMD_REQ_TYPE_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_CMD_REQ_TYPE_DEFAULT  0x00000000

/***************************************************************************
 *ARC_5_VIOLATION_INFO_CLEAR - ARC_5 violation info write clear register
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_5_VIOLATION_INFO_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_CLEAR_reserved0_MASK  0xfffffffe
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_CLEAR_reserved0_SHIFT 1

/* MEMC_ARC_1 :: ARC_5_VIOLATION_INFO_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_5_VIOLATION_INFO_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *ARC_6_CNTRL - Mode/Control register for Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_6_CNTRL :: reserved0 [31:07] */
#define BCHP_MEMC_ARC_1_ARC_6_CNTRL_reserved0_MASK                 0xffffff80
#define BCHP_MEMC_ARC_1_ARC_6_CNTRL_reserved0_SHIFT                7

/* MEMC_ARC_1 :: ARC_6_CNTRL :: MCP_CHECK [06:05] */
#define BCHP_MEMC_ARC_1_ARC_6_CNTRL_MCP_CHECK_MASK                 0x00000060
#define BCHP_MEMC_ARC_1_ARC_6_CNTRL_MCP_CHECK_SHIFT                5
#define BCHP_MEMC_ARC_1_ARC_6_CNTRL_MCP_CHECK_DEFAULT              0x00000000

/* MEMC_ARC_1 :: ARC_6_CNTRL :: WRITE_CMD_ABORT [04:04] */
#define BCHP_MEMC_ARC_1_ARC_6_CNTRL_WRITE_CMD_ABORT_MASK           0x00000010
#define BCHP_MEMC_ARC_1_ARC_6_CNTRL_WRITE_CMD_ABORT_SHIFT          4
#define BCHP_MEMC_ARC_1_ARC_6_CNTRL_WRITE_CMD_ABORT_DEFAULT        0x00000000
#define BCHP_MEMC_ARC_1_ARC_6_CNTRL_WRITE_CMD_ABORT_DISABLED       0
#define BCHP_MEMC_ARC_1_ARC_6_CNTRL_WRITE_CMD_ABORT_ENABLED        1

/* MEMC_ARC_1 :: ARC_6_CNTRL :: WRITE_CHECK [03:03] */
#define BCHP_MEMC_ARC_1_ARC_6_CNTRL_WRITE_CHECK_MASK               0x00000008
#define BCHP_MEMC_ARC_1_ARC_6_CNTRL_WRITE_CHECK_SHIFT              3
#define BCHP_MEMC_ARC_1_ARC_6_CNTRL_WRITE_CHECK_DEFAULT            0x00000000
#define BCHP_MEMC_ARC_1_ARC_6_CNTRL_WRITE_CHECK_DISABLED           0
#define BCHP_MEMC_ARC_1_ARC_6_CNTRL_WRITE_CHECK_ENABLED            1

/* MEMC_ARC_1 :: ARC_6_CNTRL :: READ_CMD_ABORT [02:02] */
#define BCHP_MEMC_ARC_1_ARC_6_CNTRL_READ_CMD_ABORT_MASK            0x00000004
#define BCHP_MEMC_ARC_1_ARC_6_CNTRL_READ_CMD_ABORT_SHIFT           2
#define BCHP_MEMC_ARC_1_ARC_6_CNTRL_READ_CMD_ABORT_DEFAULT         0x00000000
#define BCHP_MEMC_ARC_1_ARC_6_CNTRL_READ_CMD_ABORT_DISABLED        0
#define BCHP_MEMC_ARC_1_ARC_6_CNTRL_READ_CMD_ABORT_ENABLED         1

/* MEMC_ARC_1 :: ARC_6_CNTRL :: READ_CHECK [01:01] */
#define BCHP_MEMC_ARC_1_ARC_6_CNTRL_READ_CHECK_MASK                0x00000002
#define BCHP_MEMC_ARC_1_ARC_6_CNTRL_READ_CHECK_SHIFT               1
#define BCHP_MEMC_ARC_1_ARC_6_CNTRL_READ_CHECK_DEFAULT             0x00000000
#define BCHP_MEMC_ARC_1_ARC_6_CNTRL_READ_CHECK_DISABLED            0
#define BCHP_MEMC_ARC_1_ARC_6_CNTRL_READ_CHECK_ENABLED             1

/* MEMC_ARC_1 :: ARC_6_CNTRL :: MODE [00:00] */
#define BCHP_MEMC_ARC_1_ARC_6_CNTRL_MODE_MASK                      0x00000001
#define BCHP_MEMC_ARC_1_ARC_6_CNTRL_MODE_SHIFT                     0
#define BCHP_MEMC_ARC_1_ARC_6_CNTRL_MODE_DEFAULT                   0x00000000
#define BCHP_MEMC_ARC_1_ARC_6_CNTRL_MODE_NON_EXCLUSIVE             0
#define BCHP_MEMC_ARC_1_ARC_6_CNTRL_MODE_EXCLUSIVE                 1

/***************************************************************************
 *ARC_6_ADRS_RANGE_LOW - 256 Byte-aligned Lower Address of the memory range for Address Range Checker (ARC)-6.
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_6_ADRS_RANGE_LOW :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_1_ARC_6_ADRS_RANGE_LOW_ADDRESS_MASK          0xffffffff
#define BCHP_MEMC_ARC_1_ARC_6_ADRS_RANGE_LOW_ADDRESS_SHIFT         0
#define BCHP_MEMC_ARC_1_ARC_6_ADRS_RANGE_LOW_ADDRESS_DEFAULT       0x00000000

/***************************************************************************
 *ARC_6_ADRS_RANGE_HIGH - 256 Byte-aligned Higher Address of the memory range for Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_6_ADRS_RANGE_HIGH :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_1_ARC_6_ADRS_RANGE_HIGH_ADDRESS_MASK         0xffffffff
#define BCHP_MEMC_ARC_1_ARC_6_ADRS_RANGE_HIGH_ADDRESS_SHIFT        0
#define BCHP_MEMC_ARC_1_ARC_6_ADRS_RANGE_HIGH_ADDRESS_DEFAULT      0x00000000

/***************************************************************************
 *ARC_6_READ_RIGHTS_0 - Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_6_READ_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_6_READ_RIGHTS_0_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_6_READ_RIGHTS_0_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_6_READ_RIGHTS_0_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_6_READ_RIGHTS_1 - Read access right of SCB clients 32 to 63 on Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_6_READ_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_6_READ_RIGHTS_1_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_6_READ_RIGHTS_1_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_6_READ_RIGHTS_1_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_6_READ_RIGHTS_2 - Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_6_READ_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_6_READ_RIGHTS_2_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_6_READ_RIGHTS_2_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_6_READ_RIGHTS_2_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_6_READ_RIGHTS_3 - Read access right of SCB clients 96 to 127 on Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_6_READ_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_6_READ_RIGHTS_3_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_6_READ_RIGHTS_3_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_6_READ_RIGHTS_3_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_6_READ_RIGHTS_4 - Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_6_READ_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_6_READ_RIGHTS_4_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_6_READ_RIGHTS_4_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_6_READ_RIGHTS_4_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_6_READ_RIGHTS_5 - Read access right of SCB clients 160 to 191 on Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_6_READ_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_6_READ_RIGHTS_5_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_6_READ_RIGHTS_5_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_6_READ_RIGHTS_5_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_6_READ_RIGHTS_6 - Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_6_READ_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_6_READ_RIGHTS_6_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_6_READ_RIGHTS_6_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_6_READ_RIGHTS_6_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_6_READ_RIGHTS_7 - Read access right of SCB clients 224 to 255 on Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_6_READ_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_6_READ_RIGHTS_7_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_6_READ_RIGHTS_7_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_6_READ_RIGHTS_7_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_6_WRITE_RIGHTS_0 - Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_6_WRITE_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_6_WRITE_RIGHTS_0_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_6_WRITE_RIGHTS_0_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_6_WRITE_RIGHTS_0_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_6_WRITE_RIGHTS_1 - Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_6_WRITE_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_6_WRITE_RIGHTS_1_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_6_WRITE_RIGHTS_1_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_6_WRITE_RIGHTS_1_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_6_WRITE_RIGHTS_2 - Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_6_WRITE_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_6_WRITE_RIGHTS_2_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_6_WRITE_RIGHTS_2_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_6_WRITE_RIGHTS_2_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_6_WRITE_RIGHTS_3 - Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_6_WRITE_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_6_WRITE_RIGHTS_3_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_6_WRITE_RIGHTS_3_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_6_WRITE_RIGHTS_3_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_6_WRITE_RIGHTS_4 - Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_6_WRITE_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_6_WRITE_RIGHTS_4_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_6_WRITE_RIGHTS_4_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_6_WRITE_RIGHTS_4_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_6_WRITE_RIGHTS_5 - Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_6_WRITE_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_6_WRITE_RIGHTS_5_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_6_WRITE_RIGHTS_5_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_6_WRITE_RIGHTS_5_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_6_WRITE_RIGHTS_6 - Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_6_WRITE_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_6_WRITE_RIGHTS_6_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_6_WRITE_RIGHTS_6_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_6_WRITE_RIGHTS_6_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_6_WRITE_RIGHTS_7 - Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-6
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_6_WRITE_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_6_WRITE_RIGHTS_7_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_6_WRITE_RIGHTS_7_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_6_WRITE_RIGHTS_7_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_6_MCP_CNTRL_0 - MCP 0 Mode/Control register for Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_6_MCP_CNTRL_0 :: reserved0 [31:04] */
#define BCHP_MEMC_ARC_1_ARC_6_MCP_CNTRL_0_reserved0_MASK           0xfffffff0
#define BCHP_MEMC_ARC_1_ARC_6_MCP_CNTRL_0_reserved0_SHIFT          4

/* MEMC_ARC_1 :: ARC_6_MCP_CNTRL_0 :: SANDBOX [03:02] */
#define BCHP_MEMC_ARC_1_ARC_6_MCP_CNTRL_0_SANDBOX_MASK             0x0000000c
#define BCHP_MEMC_ARC_1_ARC_6_MCP_CNTRL_0_SANDBOX_SHIFT            2
#define BCHP_MEMC_ARC_1_ARC_6_MCP_CNTRL_0_SANDBOX_DEFAULT          0x00000000

/* MEMC_ARC_1 :: ARC_6_MCP_CNTRL_0 :: SECURE [01:00] */
#define BCHP_MEMC_ARC_1_ARC_6_MCP_CNTRL_0_SECURE_MASK              0x00000003
#define BCHP_MEMC_ARC_1_ARC_6_MCP_CNTRL_0_SECURE_SHIFT             0
#define BCHP_MEMC_ARC_1_ARC_6_MCP_CNTRL_0_SECURE_DEFAULT           0x00000000

/***************************************************************************
 *ARC_6_MCP_CNTRL_1 - MCP 1 Mode/Control register for Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_6_MCP_CNTRL_1 :: reserved0 [31:04] */
#define BCHP_MEMC_ARC_1_ARC_6_MCP_CNTRL_1_reserved0_MASK           0xfffffff0
#define BCHP_MEMC_ARC_1_ARC_6_MCP_CNTRL_1_reserved0_SHIFT          4

/* MEMC_ARC_1 :: ARC_6_MCP_CNTRL_1 :: SANDBOX [03:02] */
#define BCHP_MEMC_ARC_1_ARC_6_MCP_CNTRL_1_SANDBOX_MASK             0x0000000c
#define BCHP_MEMC_ARC_1_ARC_6_MCP_CNTRL_1_SANDBOX_SHIFT            2
#define BCHP_MEMC_ARC_1_ARC_6_MCP_CNTRL_1_SANDBOX_DEFAULT          0x00000000

/* MEMC_ARC_1 :: ARC_6_MCP_CNTRL_1 :: SECURE [01:00] */
#define BCHP_MEMC_ARC_1_ARC_6_MCP_CNTRL_1_SECURE_MASK              0x00000003
#define BCHP_MEMC_ARC_1_ARC_6_MCP_CNTRL_1_SECURE_SHIFT             0
#define BCHP_MEMC_ARC_1_ARC_6_MCP_CNTRL_1_SECURE_DEFAULT           0x00000000

/***************************************************************************
 *ARC_6_VIOLATION_INFO_START_ADDR - Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_6_VIOLATION_INFO_START_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_START_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_START_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_START_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_6_VIOLATION_INFO_START_ADDR_MSB - Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_6_VIOLATION_INFO_START_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_START_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_START_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_1 :: ARC_6_VIOLATION_INFO_START_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_6_VIOLATION_INFO_END_ADDR - Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_6_VIOLATION_INFO_END_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_END_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_END_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_END_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_6_VIOLATION_INFO_END_ADDR_MSB - Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_6_VIOLATION_INFO_END_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_END_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_END_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_1 :: ARC_6_VIOLATION_INFO_END_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_6_VIOLATION_INFO_CMD - Violating SCB client-ID & Command Type for Address Range Checker (ARC)-6
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_6_VIOLATION_INFO_CMD :: CLIENTID [31:24] */
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_CMD_CLIENTID_MASK     0xff000000
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_CMD_CLIENTID_SHIFT    24
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_CMD_CLIENTID_DEFAULT  0x00000000

/* MEMC_ARC_1 :: ARC_6_VIOLATION_INFO_CMD :: reserved0 [23:22] */
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_CMD_reserved0_MASK    0x00c00000
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_CMD_reserved0_SHIFT   22

/* MEMC_ARC_1 :: ARC_6_VIOLATION_INFO_CMD :: NMB [21:12] */
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_CMD_NMB_MASK          0x003ff000
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_CMD_NMB_SHIFT         12
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_CMD_NMB_DEFAULT       0x00000000

/* MEMC_ARC_1 :: ARC_6_VIOLATION_INFO_CMD :: reserved1 [11:09] */
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_CMD_reserved1_MASK    0x00000e00
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_CMD_reserved1_SHIFT   9

/* MEMC_ARC_1 :: ARC_6_VIOLATION_INFO_CMD :: REQ_TYPE [08:00] */
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_CMD_REQ_TYPE_MASK     0x000001ff
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_CMD_REQ_TYPE_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_CMD_REQ_TYPE_DEFAULT  0x00000000

/***************************************************************************
 *ARC_6_VIOLATION_INFO_CLEAR - ARC_6 violation info write clear register
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_6_VIOLATION_INFO_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_CLEAR_reserved0_MASK  0xfffffffe
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_CLEAR_reserved0_SHIFT 1

/* MEMC_ARC_1 :: ARC_6_VIOLATION_INFO_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_6_VIOLATION_INFO_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *ARC_7_CNTRL - Mode/Control register for Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_7_CNTRL :: reserved0 [31:07] */
#define BCHP_MEMC_ARC_1_ARC_7_CNTRL_reserved0_MASK                 0xffffff80
#define BCHP_MEMC_ARC_1_ARC_7_CNTRL_reserved0_SHIFT                7

/* MEMC_ARC_1 :: ARC_7_CNTRL :: MCP_CHECK [06:05] */
#define BCHP_MEMC_ARC_1_ARC_7_CNTRL_MCP_CHECK_MASK                 0x00000060
#define BCHP_MEMC_ARC_1_ARC_7_CNTRL_MCP_CHECK_SHIFT                5
#define BCHP_MEMC_ARC_1_ARC_7_CNTRL_MCP_CHECK_DEFAULT              0x00000000

/* MEMC_ARC_1 :: ARC_7_CNTRL :: WRITE_CMD_ABORT [04:04] */
#define BCHP_MEMC_ARC_1_ARC_7_CNTRL_WRITE_CMD_ABORT_MASK           0x00000010
#define BCHP_MEMC_ARC_1_ARC_7_CNTRL_WRITE_CMD_ABORT_SHIFT          4
#define BCHP_MEMC_ARC_1_ARC_7_CNTRL_WRITE_CMD_ABORT_DEFAULT        0x00000000
#define BCHP_MEMC_ARC_1_ARC_7_CNTRL_WRITE_CMD_ABORT_DISABLED       0
#define BCHP_MEMC_ARC_1_ARC_7_CNTRL_WRITE_CMD_ABORT_ENABLED        1

/* MEMC_ARC_1 :: ARC_7_CNTRL :: WRITE_CHECK [03:03] */
#define BCHP_MEMC_ARC_1_ARC_7_CNTRL_WRITE_CHECK_MASK               0x00000008
#define BCHP_MEMC_ARC_1_ARC_7_CNTRL_WRITE_CHECK_SHIFT              3
#define BCHP_MEMC_ARC_1_ARC_7_CNTRL_WRITE_CHECK_DEFAULT            0x00000000
#define BCHP_MEMC_ARC_1_ARC_7_CNTRL_WRITE_CHECK_DISABLED           0
#define BCHP_MEMC_ARC_1_ARC_7_CNTRL_WRITE_CHECK_ENABLED            1

/* MEMC_ARC_1 :: ARC_7_CNTRL :: READ_CMD_ABORT [02:02] */
#define BCHP_MEMC_ARC_1_ARC_7_CNTRL_READ_CMD_ABORT_MASK            0x00000004
#define BCHP_MEMC_ARC_1_ARC_7_CNTRL_READ_CMD_ABORT_SHIFT           2
#define BCHP_MEMC_ARC_1_ARC_7_CNTRL_READ_CMD_ABORT_DEFAULT         0x00000000
#define BCHP_MEMC_ARC_1_ARC_7_CNTRL_READ_CMD_ABORT_DISABLED        0
#define BCHP_MEMC_ARC_1_ARC_7_CNTRL_READ_CMD_ABORT_ENABLED         1

/* MEMC_ARC_1 :: ARC_7_CNTRL :: READ_CHECK [01:01] */
#define BCHP_MEMC_ARC_1_ARC_7_CNTRL_READ_CHECK_MASK                0x00000002
#define BCHP_MEMC_ARC_1_ARC_7_CNTRL_READ_CHECK_SHIFT               1
#define BCHP_MEMC_ARC_1_ARC_7_CNTRL_READ_CHECK_DEFAULT             0x00000000
#define BCHP_MEMC_ARC_1_ARC_7_CNTRL_READ_CHECK_DISABLED            0
#define BCHP_MEMC_ARC_1_ARC_7_CNTRL_READ_CHECK_ENABLED             1

/* MEMC_ARC_1 :: ARC_7_CNTRL :: MODE [00:00] */
#define BCHP_MEMC_ARC_1_ARC_7_CNTRL_MODE_MASK                      0x00000001
#define BCHP_MEMC_ARC_1_ARC_7_CNTRL_MODE_SHIFT                     0
#define BCHP_MEMC_ARC_1_ARC_7_CNTRL_MODE_DEFAULT                   0x00000000
#define BCHP_MEMC_ARC_1_ARC_7_CNTRL_MODE_NON_EXCLUSIVE             0
#define BCHP_MEMC_ARC_1_ARC_7_CNTRL_MODE_EXCLUSIVE                 1

/***************************************************************************
 *ARC_7_ADRS_RANGE_LOW - 256 Byte-aligned Lower Address of the memory range for Address Range Checker (ARC)-7.
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_7_ADRS_RANGE_LOW :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_1_ARC_7_ADRS_RANGE_LOW_ADDRESS_MASK          0xffffffff
#define BCHP_MEMC_ARC_1_ARC_7_ADRS_RANGE_LOW_ADDRESS_SHIFT         0
#define BCHP_MEMC_ARC_1_ARC_7_ADRS_RANGE_LOW_ADDRESS_DEFAULT       0x00000000

/***************************************************************************
 *ARC_7_ADRS_RANGE_HIGH - 256 Byte-aligned Higher Address of the memory range for Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_7_ADRS_RANGE_HIGH :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_1_ARC_7_ADRS_RANGE_HIGH_ADDRESS_MASK         0xffffffff
#define BCHP_MEMC_ARC_1_ARC_7_ADRS_RANGE_HIGH_ADDRESS_SHIFT        0
#define BCHP_MEMC_ARC_1_ARC_7_ADRS_RANGE_HIGH_ADDRESS_DEFAULT      0x00000000

/***************************************************************************
 *ARC_7_READ_RIGHTS_0 - Read access right of SCB clients 0 to 31 on Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_7_READ_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_7_READ_RIGHTS_0_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_7_READ_RIGHTS_0_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_7_READ_RIGHTS_0_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_7_READ_RIGHTS_1 - Read access right of SCB clients 32 to 63 on Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_7_READ_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_7_READ_RIGHTS_1_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_7_READ_RIGHTS_1_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_7_READ_RIGHTS_1_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_7_READ_RIGHTS_2 - Read access right of SCB clients 64 to 95 on Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_7_READ_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_7_READ_RIGHTS_2_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_7_READ_RIGHTS_2_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_7_READ_RIGHTS_2_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_7_READ_RIGHTS_3 - Read access right of SCB clients 96 to 127 on Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_7_READ_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_7_READ_RIGHTS_3_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_7_READ_RIGHTS_3_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_7_READ_RIGHTS_3_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_7_READ_RIGHTS_4 - Read access right of SCB clients 128 to 159 on Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_7_READ_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_7_READ_RIGHTS_4_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_7_READ_RIGHTS_4_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_7_READ_RIGHTS_4_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_7_READ_RIGHTS_5 - Read access right of SCB clients 160 to 191 on Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_7_READ_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_7_READ_RIGHTS_5_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_7_READ_RIGHTS_5_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_7_READ_RIGHTS_5_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_7_READ_RIGHTS_6 - Read access right of SCB clients 192 to 223 on Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_7_READ_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_7_READ_RIGHTS_6_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_7_READ_RIGHTS_6_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_7_READ_RIGHTS_6_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_7_READ_RIGHTS_7 - Read access right of SCB clients 224 to 255 on Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_7_READ_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_7_READ_RIGHTS_7_ACCESS_RIGHT_MASK      0xffffffff
#define BCHP_MEMC_ARC_1_ARC_7_READ_RIGHTS_7_ACCESS_RIGHT_SHIFT     0
#define BCHP_MEMC_ARC_1_ARC_7_READ_RIGHTS_7_ACCESS_RIGHT_DEFAULT   0x00000000

/***************************************************************************
 *ARC_7_WRITE_RIGHTS_0 - Write access right of SCB clients 0 to 31 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_7_WRITE_RIGHTS_0 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_7_WRITE_RIGHTS_0_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_7_WRITE_RIGHTS_0_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_7_WRITE_RIGHTS_0_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_7_WRITE_RIGHTS_1 - Write access right of SCB clients 32 to 63 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_7_WRITE_RIGHTS_1 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_7_WRITE_RIGHTS_1_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_7_WRITE_RIGHTS_1_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_7_WRITE_RIGHTS_1_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_7_WRITE_RIGHTS_2 - Write access right of SCB clients 64 to 95 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_7_WRITE_RIGHTS_2 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_7_WRITE_RIGHTS_2_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_7_WRITE_RIGHTS_2_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_7_WRITE_RIGHTS_2_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_7_WRITE_RIGHTS_3 - Write access right of SCB clients 96 to 127 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_7_WRITE_RIGHTS_3 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_7_WRITE_RIGHTS_3_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_7_WRITE_RIGHTS_3_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_7_WRITE_RIGHTS_3_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_7_WRITE_RIGHTS_4 - Write access right of SCB clients 128 to 159 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_7_WRITE_RIGHTS_4 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_7_WRITE_RIGHTS_4_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_7_WRITE_RIGHTS_4_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_7_WRITE_RIGHTS_4_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_7_WRITE_RIGHTS_5 - Write access right of SCB clients 160 to 191 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_7_WRITE_RIGHTS_5 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_7_WRITE_RIGHTS_5_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_7_WRITE_RIGHTS_5_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_7_WRITE_RIGHTS_5_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_7_WRITE_RIGHTS_6 - Write access right of SCB clients 192 to 223 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_7_WRITE_RIGHTS_6 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_7_WRITE_RIGHTS_6_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_7_WRITE_RIGHTS_6_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_7_WRITE_RIGHTS_6_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_7_WRITE_RIGHTS_7 - Write access right of SCB clients 224 to 255 on Address Range Checker(ARC)-7
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_7_WRITE_RIGHTS_7 :: ACCESS_RIGHT [31:00] */
#define BCHP_MEMC_ARC_1_ARC_7_WRITE_RIGHTS_7_ACCESS_RIGHT_MASK     0xffffffff
#define BCHP_MEMC_ARC_1_ARC_7_WRITE_RIGHTS_7_ACCESS_RIGHT_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_7_WRITE_RIGHTS_7_ACCESS_RIGHT_DEFAULT  0x00000000

/***************************************************************************
 *ARC_7_MCP_CNTRL_0 - MCP 0 Mode/Control register for Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_7_MCP_CNTRL_0 :: reserved0 [31:04] */
#define BCHP_MEMC_ARC_1_ARC_7_MCP_CNTRL_0_reserved0_MASK           0xfffffff0
#define BCHP_MEMC_ARC_1_ARC_7_MCP_CNTRL_0_reserved0_SHIFT          4

/* MEMC_ARC_1 :: ARC_7_MCP_CNTRL_0 :: SANDBOX [03:02] */
#define BCHP_MEMC_ARC_1_ARC_7_MCP_CNTRL_0_SANDBOX_MASK             0x0000000c
#define BCHP_MEMC_ARC_1_ARC_7_MCP_CNTRL_0_SANDBOX_SHIFT            2
#define BCHP_MEMC_ARC_1_ARC_7_MCP_CNTRL_0_SANDBOX_DEFAULT          0x00000000

/* MEMC_ARC_1 :: ARC_7_MCP_CNTRL_0 :: SECURE [01:00] */
#define BCHP_MEMC_ARC_1_ARC_7_MCP_CNTRL_0_SECURE_MASK              0x00000003
#define BCHP_MEMC_ARC_1_ARC_7_MCP_CNTRL_0_SECURE_SHIFT             0
#define BCHP_MEMC_ARC_1_ARC_7_MCP_CNTRL_0_SECURE_DEFAULT           0x00000000

/***************************************************************************
 *ARC_7_MCP_CNTRL_1 - MCP 1 Mode/Control register for Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_7_MCP_CNTRL_1 :: reserved0 [31:04] */
#define BCHP_MEMC_ARC_1_ARC_7_MCP_CNTRL_1_reserved0_MASK           0xfffffff0
#define BCHP_MEMC_ARC_1_ARC_7_MCP_CNTRL_1_reserved0_SHIFT          4

/* MEMC_ARC_1 :: ARC_7_MCP_CNTRL_1 :: SANDBOX [03:02] */
#define BCHP_MEMC_ARC_1_ARC_7_MCP_CNTRL_1_SANDBOX_MASK             0x0000000c
#define BCHP_MEMC_ARC_1_ARC_7_MCP_CNTRL_1_SANDBOX_SHIFT            2
#define BCHP_MEMC_ARC_1_ARC_7_MCP_CNTRL_1_SANDBOX_DEFAULT          0x00000000

/* MEMC_ARC_1 :: ARC_7_MCP_CNTRL_1 :: SECURE [01:00] */
#define BCHP_MEMC_ARC_1_ARC_7_MCP_CNTRL_1_SECURE_MASK              0x00000003
#define BCHP_MEMC_ARC_1_ARC_7_MCP_CNTRL_1_SECURE_SHIFT             0
#define BCHP_MEMC_ARC_1_ARC_7_MCP_CNTRL_1_SECURE_DEFAULT           0x00000000

/***************************************************************************
 *ARC_7_VIOLATION_INFO_START_ADDR - Least significant 32 bits of Violating Command Start Address for Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_7_VIOLATION_INFO_START_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_START_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_START_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_START_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_7_VIOLATION_INFO_START_ADDR_MSB - Most significant 5 bits of Violating Command Start Address for Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_7_VIOLATION_INFO_START_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_START_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_START_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_1 :: ARC_7_VIOLATION_INFO_START_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_START_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_7_VIOLATION_INFO_END_ADDR - Least significant 32 bits of Violating Command End Address for Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_7_VIOLATION_INFO_END_ADDR :: ADDRESS [31:00] */
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_END_ADDR_ADDRESS_MASK 0xffffffff
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_END_ADDR_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_END_ADDR_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_7_VIOLATION_INFO_END_ADDR_MSB - Most significant 5 bits of Violating Command End Address for Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_7_VIOLATION_INFO_END_ADDR_MSB :: reserved0 [31:05] */
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_END_ADDR_MSB_reserved0_MASK 0xffffffe0
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_END_ADDR_MSB_reserved0_SHIFT 5

/* MEMC_ARC_1 :: ARC_7_VIOLATION_INFO_END_ADDR_MSB :: ADDRESS [04:00] */
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_MASK 0x0000001f
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_END_ADDR_MSB_ADDRESS_DEFAULT 0x00000000

/***************************************************************************
 *ARC_7_VIOLATION_INFO_CMD - Violating SCB client-ID & Command Type for Address Range Checker (ARC)-7
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_7_VIOLATION_INFO_CMD :: CLIENTID [31:24] */
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_CMD_CLIENTID_MASK     0xff000000
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_CMD_CLIENTID_SHIFT    24
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_CMD_CLIENTID_DEFAULT  0x00000000

/* MEMC_ARC_1 :: ARC_7_VIOLATION_INFO_CMD :: reserved0 [23:22] */
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_CMD_reserved0_MASK    0x00c00000
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_CMD_reserved0_SHIFT   22

/* MEMC_ARC_1 :: ARC_7_VIOLATION_INFO_CMD :: NMB [21:12] */
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_CMD_NMB_MASK          0x003ff000
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_CMD_NMB_SHIFT         12
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_CMD_NMB_DEFAULT       0x00000000

/* MEMC_ARC_1 :: ARC_7_VIOLATION_INFO_CMD :: reserved1 [11:09] */
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_CMD_reserved1_MASK    0x00000e00
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_CMD_reserved1_SHIFT   9

/* MEMC_ARC_1 :: ARC_7_VIOLATION_INFO_CMD :: REQ_TYPE [08:00] */
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_CMD_REQ_TYPE_MASK     0x000001ff
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_CMD_REQ_TYPE_SHIFT    0
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_CMD_REQ_TYPE_DEFAULT  0x00000000

/***************************************************************************
 *ARC_7_VIOLATION_INFO_CLEAR - ARC_7 violation info write clear register
 ***************************************************************************/
/* MEMC_ARC_1 :: ARC_7_VIOLATION_INFO_CLEAR :: reserved0 [31:01] */
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_CLEAR_reserved0_MASK  0xfffffffe
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_CLEAR_reserved0_SHIFT 1

/* MEMC_ARC_1 :: ARC_7_VIOLATION_INFO_CLEAR :: WRITE_CLEAR [00:00] */
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_CLEAR_WRITE_CLEAR_MASK 0x00000001
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_CLEAR_WRITE_CLEAR_SHIFT 0
#define BCHP_MEMC_ARC_1_ARC_7_VIOLATION_INFO_CLEAR_WRITE_CLEAR_DEFAULT 0x00000000

#endif /* #ifndef BCHP_MEMC_ARC_1_H__ */

/* End of File */
