INFO: [HLS 200-10] Running 'D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'mlodt' on host 'minh' (Windows NT_amd64 version 6.2) on Wed Dec 18 00:12:47 +0700 2024
INFO: [HLS 200-10] In directory 'D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/18_12_2024'
INFO: [HLS 200-10] Opening project 'D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/18_12_2024/conv2d'.
INFO: [HLS 200-10] Adding design file 'convolution2d.h' to the project
INFO: [HLS 200-10] Adding test bench file 'testbench.c' to the project
INFO: [HLS 200-10] Opening solution 'D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/18_12_2024/conv2d/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
ERROR: [HLS 200-70] Cannot find any design unit to elaborate.
Error in linking the design.
    while executing
"source D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/18_12_2024/conv2d/solution1/csynth.tcl"
    invoked from within
"hls::main D:/Hoc_tap/Nam3_2024_2025/Ki1/PhanCungChoDL/Conv2D/18_12_2024/conv2d/solution1/csynth.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$args"
    (procedure "hls_proc" line 5)
    invoked from within
"hls_proc $argv"
