
/*
 * Auto generated Run-Time-Environment Configuration File
 *      *** Do not modify ! ***
 *
 * Project: 'APP1' 
 * Target:  'APP2' 
 */

#ifndef RTE_COMPONENTS_H
#define RTE_COMPONENTS_H


/*
 * Define the Device Header File: 
 */
#define CMSIS_device_header "tle989x.h"

/* Infineon::Device:ConfigWizard:0.0.0 */
#define CONFIGWIZARD 2
/* Infineon::Device:TLELib:ADC1:0.4.9 */
#define RTE_DEVICE_TLELIB_ADC1
/* Infineon::Device:TLELib:ADC2:0.5.7 */
#define RTE_DEVICE_TLELIB_ADC2
/* Infineon::Device:TLELib:BDRV:0.8.2 */
#define RTE_DEVICE_TLELIB_BDRV
/* Infineon::Device:TLELib:BOOTROM:0.3.1 */
#define RTE_DEVICE_TLELIB_BOOTROM
/* Infineon::Device:TLELib:CANCONTR:0.3.3 */
#define RTE_DEVICE_TLELIB_CANCONTR
/* Infineon::Device:TLELib:CANTRX:0.3.4 */
#define RTE_DEVICE_TLELIB_CANTRX
/* Infineon::Device:TLELib:CCU7:0.4.0 */
#define RTE_DEVICE_TLELIB_CCU7
/* Infineon::Device:TLELib:CSACSC:0.2.8 */
#define RTE_DEVICE_TLELIB_CSACSC
/* Infineon::Device:TLELib:DMA:0.3.2 */
#define RTE_DEVICE_TLELIB_DMA
/* Infineon::Device:TLELib:GPIO:0.2.6 */
#define RTE_DEVICE_TLELIB_GPIO
/* Infineon::Device:TLELib:GPT12:0.6.2 */
#define RTE_DEVICE_TLELIB_GPT12
/* Infineon::Device:TLELib:INT:0.3.1 */
#define RTE_DEVICE_TLELIB_INT
/* Infineon::Device:TLELib:ISR:0.5.0 */
#define RTE_DEVICE_TLELIB_ISR
/* Infineon::Device:TLELib:MON:0.3.4 */
#define RTE_DEVICE_TLELIB_MON
/* Infineon::Device:TLELib:PMU:0.5.7 */
#define RTE_DEVICE_TLELIB_PMU
/* Infineon::Device:TLELib:SCU:0.5.4 */
#define RTE_DEVICE_TLELIB_SCU
/* Infineon::Device:TLELib:SDADC:0.4.0 */
#define RTE_DEVICE_TLELIB_SDADC
/* Infineon::Device:TLELib:SSC:0.3.8 */
#define RTE_DEVICE_TLELIB_SSC
/* Infineon::Device:TLELib:TIMER2X:0.5.0 */
#define RTE_DEVICE_TLELIB_TIMER2X
/* Infineon::Device:TLELib:UART:0.5.9 */
#define RTE_DEVICE_TLELIB_UART


#endif /* RTE_COMPONENTS_H */
