

================================================================
== Vitis HLS Report for 'conv_1d_cl_array_ap_fixed_1u_array_ap_fixed_16_6_5_3_0_16u_config2_s'
================================================================
* Date:           Fri Mar  1 05:35:48 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        alveo_hls4ml
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.275 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       19|       19|  63.327 ns|  63.327 ns|   19|   19|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputWidth  |       17|       17|         4|          1|          1|    15|       yes|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.24>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_iw = alloca i32 1"   --->   Operation 7 'alloca' 'i_iw' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %layer2_out, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %layer25_out, void @empty_14, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln21 = store i4 0, i4 %i_iw" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_stream.h:21]   --->   Operation 10 'store' 'store_ln21' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.body" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_stream.h:21]   --->   Operation 11 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i_iw_7 = load i4 %i_iw" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_stream.h:21]   --->   Operation 12 'load' 'i_iw_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.65ns)   --->   "%icmp_ln21 = icmp_eq  i4 %i_iw_7, i4 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_stream.h:21]   --->   Operation 13 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 15, i64 15, i64 15"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.70ns)   --->   "%i_iw_8 = add i4 %i_iw_7, i4 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_stream.h:21]   --->   Operation 15 'add' 'i_iw_8' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %for.body.split, void %if.end" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_stream.h:21]   --->   Operation 16 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%pX_3_load = load i32 %pX_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:360]   --->   Operation 17 'load' 'pX_3_load' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.85ns)   --->   "%icmp_ln360_1 = icmp_sgt  i32 %pX_3_load, i32 6" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:360]   --->   Operation 18 'icmp' 'icmp_ln360_1' <Predicate = (!icmp_ln21)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.88ns)   --->   "%add_ln384 = add i32 %pX_3_load, i32 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:384]   --->   Operation 19 'add' 'add_ln384' <Predicate = (!icmp_ln21)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.85ns)   --->   "%icmp_ln384 = icmp_eq  i32 %add_ln384, i32 15" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:384]   --->   Operation 20 'icmp' 'icmp_ln384' <Predicate = (!icmp_ln21)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln384 = br i1 %icmp_ln384, void %if.else.i, void %if.then12.i" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:384]   --->   Operation 21 'br' 'br_ln384' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.38ns)   --->   "%store_ln389 = store i32 %add_ln384, i32 %pX_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:389]   --->   Operation 22 'store' 'store_ln389' <Predicate = (!icmp_ln21 & !icmp_ln384)> <Delay = 0.38>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%store_ln386 = store i32 0, i32 %pX_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:386]   --->   Operation 23 'store' 'store_ln386' <Predicate = (!icmp_ln21 & icmp_ln384)> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%br_ln388 = br void %for.inc" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:388]   --->   Operation 24 'br' 'br_ln388' <Predicate = (!icmp_ln21 & icmp_ln384)> <Delay = 0.38>
ST_1 : Operation 25 [1/1] (0.38ns)   --->   "%store_ln21 = store i4 %i_iw_8, i4 %i_iw" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_stream.h:21]   --->   Operation 25 'store' 'store_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.94>
ST_2 : Operation 26 [1/1] (1.21ns)   --->   "%a_V_7 = read i16 @_ssdm_op_Read.ap_fifo.volatile.i16P0A, i16 %layer25_out" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_stream.h:23]   --->   Operation 26 'read' 'a_V_7' <Predicate = (!icmp_ln21)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 15> <FIFO>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%a_V_1 = load i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_5" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:172]   --->   Operation 27 'load' 'a_V_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%a_V_2 = load i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:172]   --->   Operation 28 'load' 'a_V_2' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%store_ln172 = store i16 %a_V_2, i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_5" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:172]   --->   Operation 29 'store' 'store_ln172' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%a_V_3 = load i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:172]   --->   Operation 30 'load' 'a_V_3' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%store_ln172 = store i16 %a_V_3, i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:172]   --->   Operation 31 'store' 'store_ln172' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%a_V_4 = load i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:172]   --->   Operation 32 'load' 'a_V_4' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%store_ln172 = store i16 %a_V_4, i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:172]   --->   Operation 33 'store' 'store_ln172' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%a_V_5 = load i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:172]   --->   Operation 34 'load' 'a_V_5' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%store_ln172 = store i16 %a_V_5, i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:172]   --->   Operation 35 'store' 'store_ln172' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%a_V_6 = load i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:172]   --->   Operation 36 'load' 'a_V_6' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%store_ln172 = store i16 %a_V_6, i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:172]   --->   Operation 37 'store' 'store_ln172' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln181 = store i16 %a_V_7, i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:181]   --->   Operation 38 'store' 'store_ln181' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sX_3_load = load i32 %sX_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:360]   --->   Operation 39 'load' 'sX_3_load' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.85ns)   --->   "%icmp_ln360 = icmp_eq  i32 %sX_3_load, i32 7" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:360]   --->   Operation 40 'icmp' 'icmp_ln360' <Predicate = (!icmp_ln21)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.12ns)   --->   "%and_ln360 = and i1 %icmp_ln360, i1 %icmp_ln360_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:360]   --->   Operation 41 'and' 'and_ln360' <Predicate = (!icmp_ln21)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln360 = br i1 %and_ln360, void %if.end.i, void %xcl_inline.for.body.i.0" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:360]   --->   Operation 42 'br' 'br_ln360' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%shl_ln1273_65 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_1, i5 0"   --->   Operation 43 'bitconcatenate' 'shl_ln1273_65' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.81ns)   --->   "%r_V_171 = sub i21 0, i21 %shl_ln1273_65"   --->   Operation 44 'sub' 'r_V_171' <Predicate = (and_ln360)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln818_104 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_171, i32 5, i32 20"   --->   Operation 45 'partselect' 'trunc_ln818_104' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%shl_ln1273_67 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_1, i3 0"   --->   Operation 46 'bitconcatenate' 'shl_ln1273_67' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1273_6 = sext i19 %shl_ln1273_67"   --->   Operation 47 'sext' 'sext_ln1273_6' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.80ns)   --->   "%r_V_173 = sub i20 0, i20 %sext_ln1273_6"   --->   Operation 48 'sub' 'r_V_173' <Predicate = (and_ln360)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln818_106 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_173, i32 5, i32 19"   --->   Operation 49 'partselect' 'trunc_ln818_106' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln818_1 = sext i15 %trunc_ln818_106"   --->   Operation 50 'sext' 'sext_ln818_1' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1273_7 = sext i16 %a_V_2"   --->   Operation 51 'sext' 'sext_ln1273_7' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.94ns)   --->   "%r_V_176 = mul i21 %sext_ln1273_7, i21 11"   --->   Operation 52 'mul' 'r_V_176' <Predicate = (and_ln360)> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln818_109 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_176, i32 5, i32 20"   --->   Operation 53 'partselect' 'trunc_ln818_109' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln1273_69 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_2, i3 0"   --->   Operation 54 'bitconcatenate' 'shl_ln1273_69' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln1273_8 = sext i19 %shl_ln1273_69"   --->   Operation 55 'sext' 'sext_ln1273_8' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln1273_70 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_2, i1 0"   --->   Operation 56 'bitconcatenate' 'shl_ln1273_70' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%sext_ln1273_9 = sext i17 %shl_ln1273_70"   --->   Operation 57 'sext' 'sext_ln1273_9' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.80ns)   --->   "%r_V_177 = sub i20 %sext_ln1273_9, i20 %sext_ln1273_8"   --->   Operation 58 'sub' 'r_V_177' <Predicate = (and_ln360)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln818_110 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_177, i32 5, i32 19"   --->   Operation 59 'partselect' 'trunc_ln818_110' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln818_2 = sext i15 %trunc_ln818_110"   --->   Operation 60 'sext' 'sext_ln818_2' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (1.94ns)   --->   "%r_V_178 = mul i21 %sext_ln1273_7, i21 2097139"   --->   Operation 61 'mul' 'r_V_178' <Predicate = (and_ln360)> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln818_111 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_178, i32 5, i32 20"   --->   Operation 62 'partselect' 'trunc_ln818_111' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1273_10 = sext i16 %a_V_3"   --->   Operation 63 'sext' 'sext_ln1273_10' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln1273_73 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_3, i2 0"   --->   Operation 64 'bitconcatenate' 'shl_ln1273_73' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln1273_13 = sext i18 %shl_ln1273_73"   --->   Operation 65 'sext' 'sext_ln1273_13' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.79ns)   --->   "%r_V_182 = add i19 %sext_ln1273_13, i19 %sext_ln1273_10"   --->   Operation 66 'add' 'r_V_182' <Predicate = (and_ln360)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln818_115 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_182, i32 5, i32 18"   --->   Operation 67 'partselect' 'trunc_ln818_115' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln1273_14 = sext i16 %a_V_4"   --->   Operation 68 'sext' 'sext_ln1273_14' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln1273_77 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_4, i2 0"   --->   Operation 69 'bitconcatenate' 'shl_ln1273_77' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1273_18 = sext i18 %shl_ln1273_77"   --->   Operation 70 'sext' 'sext_ln1273_18' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.79ns)   --->   "%r_V_186 = sub i19 %sext_ln1273_18, i19 %sext_ln1273_14"   --->   Operation 71 'sub' 'r_V_186' <Predicate = (and_ln360)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln818_119 = partselect i14 @_ssdm_op_PartSelect.i14.i19.i32.i32, i19 %r_V_186, i32 5, i32 18"   --->   Operation 72 'partselect' 'trunc_ln818_119' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%shl_ln1273_79 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_5, i1 0"   --->   Operation 73 'bitconcatenate' 'shl_ln1273_79' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln1273_19 = sext i17 %shl_ln1273_79"   --->   Operation 74 'sext' 'sext_ln1273_19' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.79ns)   --->   "%r_V_188 = sub i18 0, i18 %sext_ln1273_19"   --->   Operation 75 'sub' 'r_V_188' <Predicate = (and_ln360)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln818_121 = partselect i13 @_ssdm_op_PartSelect.i13.i18.i32.i32, i18 %r_V_188, i32 5, i32 17"   --->   Operation 76 'partselect' 'trunc_ln818_121' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i16 %a_V_6"   --->   Operation 77 'sext' 'sext_ln1270' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%shl_ln1273_82 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_6, i5 0"   --->   Operation 78 'bitconcatenate' 'shl_ln1273_82' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.81ns)   --->   "%r_V_190 = sub i21 0, i21 %shl_ln1273_82"   --->   Operation 79 'sub' 'r_V_190' <Predicate = (and_ln360)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln818_124 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_190, i32 5, i32 20"   --->   Operation 80 'partselect' 'trunc_ln818_124' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (1.94ns)   --->   "%mul_ln1270 = mul i21 %sext_ln1270, i21 19"   --->   Operation 81 'mul' 'mul_ln1270' <Predicate = (and_ln360)> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln818_126 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %mul_ln1270, i32 5, i32 20"   --->   Operation 82 'partselect' 'trunc_ln818_126' <Predicate = (and_ln360)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_128 = add i16 %trunc_ln818_124, i16 64512"   --->   Operation 83 'add' 'add_ln813_128' <Predicate = (and_ln360)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 84 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_129 = add i16 %add_ln813_128, i16 %trunc_ln818_104"   --->   Operation 84 'add' 'add_ln813_129' <Predicate = (and_ln360)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 85 [1/1] (0.77ns)   --->   "%add_ln813_142 = add i16 %sext_ln818_1, i16 %sext_ln818_2"   --->   Operation 85 'add' 'add_ln813_142' <Predicate = (and_ln360)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.88ns)   --->   "%add_ln391 = add i32 %sX_3_load, i32 1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:391]   --->   Operation 86 'add' 'add_ln391' <Predicate = (!icmp_ln21 & !icmp_ln384)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.22ns)   --->   "%select_ln391 = select i1 %icmp_ln360, i32 7, i32 %add_ln391" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:391]   --->   Operation 87 'select' 'select_ln391' <Predicate = (!icmp_ln21 & !icmp_ln384)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 88 'br' 'br_ln0' <Predicate = (!icmp_ln21 & !icmp_ln384)> <Delay = 0.38>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%storemerge = phi i32 %select_ln391, void %if.else.i, i32 0, void %if.then12.i" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:391]   --->   Operation 89 'phi' 'storemerge' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln387 = store i32 %storemerge, i32 %sX_3" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:387]   --->   Operation 90 'store' 'store_ln387' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln21 = br void %for.body" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_stream.h:21]   --->   Operation 91 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.27>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%specpipeline_ln22 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_stream.h:22]   --->   Operation 92 'specpipeline' 'specpipeline_ln22' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%specloopname_ln21 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_stream.h:21]   --->   Operation 93 'specloopname' 'specloopname_ln21' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%a_V = load i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_6" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:172]   --->   Operation 94 'load' 'a_V' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%store_ln172 = store i16 %a_V_1, i16 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_6" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:172]   --->   Operation 95 'store' 'store_ln172' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1273 = sext i16 %a_V"   --->   Operation 96 'sext' 'sext_ln1273' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V, i5 0"   --->   Operation 97 'bitconcatenate' 'shl_ln' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.81ns)   --->   "%r_V = sub i21 0, i21 %shl_ln"   --->   Operation 98 'sub' 'r_V' <Predicate = (and_ln360)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V, i32 5, i32 20"   --->   Operation 99 'partselect' 'trunc_ln' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%shl_ln1273_s = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V, i3 0"   --->   Operation 100 'bitconcatenate' 'shl_ln1273_s' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln1273_1 = sext i19 %shl_ln1273_s"   --->   Operation 101 'sext' 'sext_ln1273_1' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln1273_63 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V, i1 0"   --->   Operation 102 'bitconcatenate' 'shl_ln1273_63' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%sext_ln1273_2 = sext i17 %shl_ln1273_63"   --->   Operation 103 'sext' 'sext_ln1273_2' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.80ns)   --->   "%r_V_169 = sub i20 %sext_ln1273_1, i20 %sext_ln1273_2"   --->   Operation 104 'sub' 'r_V_169' <Predicate = (and_ln360)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "%trunc_ln818_s = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_169, i32 5, i32 19"   --->   Operation 105 'partselect' 'trunc_ln818_s' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln818 = sext i15 %trunc_ln818_s"   --->   Operation 106 'sext' 'sext_ln818' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%shl_ln1273_64 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V, i4 0"   --->   Operation 107 'bitconcatenate' 'shl_ln1273_64' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%sext_ln1273_3 = sext i20 %shl_ln1273_64"   --->   Operation 108 'sext' 'sext_ln1273_3' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.80ns)   --->   "%r_V_170 = sub i21 %sext_ln1273, i21 %sext_ln1273_3"   --->   Operation 109 'sub' 'r_V_170' <Predicate = (and_ln360)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln818_103 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_170, i32 5, i32 20"   --->   Operation 110 'partselect' 'trunc_ln818_103' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln1273_4 = sext i16 %a_V_1"   --->   Operation 111 'sext' 'sext_ln1273_4' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%shl_ln1273_66 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_1, i4 0"   --->   Operation 112 'bitconcatenate' 'shl_ln1273_66' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln1273_5 = sext i20 %shl_ln1273_66"   --->   Operation 113 'sext' 'sext_ln1273_5' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (0.80ns)   --->   "%r_V_172 = sub i21 %sext_ln1273_5, i21 %sext_ln1273_4"   --->   Operation 114 'sub' 'r_V_172' <Predicate = (and_ln360)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "%trunc_ln818_105 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_172, i32 5, i32 20"   --->   Operation 115 'partselect' 'trunc_ln818_105' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (0.80ns)   --->   "%r_V_174 = add i21 %sext_ln1273_5, i21 %sext_ln1273_4"   --->   Operation 116 'add' 'r_V_174' <Predicate = (and_ln360)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%trunc_ln818_107 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_174, i32 5, i32 20"   --->   Operation 117 'partselect' 'trunc_ln818_107' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%shl_ln1273_68 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_2, i5 0"   --->   Operation 118 'bitconcatenate' 'shl_ln1273_68' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.81ns)   --->   "%r_V_175 = sub i21 0, i21 %shl_ln1273_68"   --->   Operation 119 'sub' 'r_V_175' <Predicate = (and_ln360)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%trunc_ln818_108 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_175, i32 5, i32 20"   --->   Operation 120 'partselect' 'trunc_ln818_108' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%sext_ln1273_11 = sext i16 %a_V_3"   --->   Operation 121 'sext' 'sext_ln1273_11' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%shl_ln1273_71 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_3, i5 0"   --->   Operation 122 'bitconcatenate' 'shl_ln1273_71' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.81ns)   --->   "%r_V_179 = sub i21 0, i21 %shl_ln1273_71"   --->   Operation 123 'sub' 'r_V_179' <Predicate = (and_ln360)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%trunc_ln818_112 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_179, i32 5, i32 20"   --->   Operation 124 'partselect' 'trunc_ln818_112' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%shl_ln1273_72 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_3, i4 0"   --->   Operation 125 'bitconcatenate' 'shl_ln1273_72' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%sext_ln1273_12 = sext i20 %shl_ln1273_72"   --->   Operation 126 'sext' 'sext_ln1273_12' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.80ns)   --->   "%r_V_180 = sub i21 %sext_ln1273_11, i21 %sext_ln1273_12"   --->   Operation 127 'sub' 'r_V_180' <Predicate = (and_ln360)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln818_113 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_180, i32 5, i32 20"   --->   Operation 128 'partselect' 'trunc_ln818_113' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.80ns)   --->   "%r_V_181 = add i21 %sext_ln1273_12, i21 %sext_ln1273_11"   --->   Operation 129 'add' 'r_V_181' <Predicate = (and_ln360)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln818_114 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_181, i32 5, i32 20"   --->   Operation 130 'partselect' 'trunc_ln818_114' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i14 %trunc_ln818_115" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 131 'sext' 'sext_ln70' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln1273_15 = sext i16 %a_V_4"   --->   Operation 132 'sext' 'sext_ln1273_15' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%shl_ln1273_74 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_4, i5 0"   --->   Operation 133 'bitconcatenate' 'shl_ln1273_74' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.81ns)   --->   "%r_V_183 = sub i21 0, i21 %shl_ln1273_74"   --->   Operation 134 'sub' 'r_V_183' <Predicate = (and_ln360)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln818_116 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_183, i32 5, i32 20"   --->   Operation 135 'partselect' 'trunc_ln818_116' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%shl_ln1273_75 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_4, i4 0"   --->   Operation 136 'bitconcatenate' 'shl_ln1273_75' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln1273_16 = sext i20 %shl_ln1273_75"   --->   Operation 137 'sext' 'sext_ln1273_16' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%shl_ln1273_76 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_4, i1 0"   --->   Operation 138 'bitconcatenate' 'shl_ln1273_76' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%sext_ln1273_17 = sext i17 %shl_ln1273_76"   --->   Operation 139 'sext' 'sext_ln1273_17' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.80ns)   --->   "%r_V_184 = sub i21 %sext_ln1273_16, i21 %sext_ln1273_17"   --->   Operation 140 'sub' 'r_V_184' <Predicate = (and_ln360)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%trunc_ln818_117 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_184, i32 5, i32 20"   --->   Operation 141 'partselect' 'trunc_ln818_117' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.80ns)   --->   "%r_V_185 = add i21 %sext_ln1273_16, i21 %sext_ln1273_15"   --->   Operation 142 'add' 'r_V_185' <Predicate = (and_ln360)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln818_118 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_185, i32 5, i32 20"   --->   Operation 143 'partselect' 'trunc_ln818_118' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%sext_ln70_1 = sext i14 %trunc_ln818_119" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 144 'sext' 'sext_ln70_1' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%shl_ln1273_78 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_5, i5 0"   --->   Operation 145 'bitconcatenate' 'shl_ln1273_78' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.81ns)   --->   "%r_V_187 = sub i21 0, i21 %shl_ln1273_78"   --->   Operation 146 'sub' 'r_V_187' <Predicate = (and_ln360)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%trunc_ln818_120 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_187, i32 5, i32 20"   --->   Operation 147 'partselect' 'trunc_ln818_120' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln1273_20 = sext i13 %trunc_ln818_121"   --->   Operation 148 'sext' 'sext_ln1273_20' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%shl_ln1273_80 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_5, i4 0"   --->   Operation 149 'bitconcatenate' 'shl_ln1273_80' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%sext_ln1273_21 = sext i20 %shl_ln1273_80"   --->   Operation 150 'sext' 'sext_ln1273_21' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln1273_81 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %a_V_5, i2 0"   --->   Operation 151 'bitconcatenate' 'shl_ln1273_81' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%sext_ln1273_22 = sext i18 %shl_ln1273_81"   --->   Operation 152 'sext' 'sext_ln1273_22' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.80ns)   --->   "%r_V_189 = sub i21 %sext_ln1273_21, i21 %sext_ln1273_22"   --->   Operation 153 'sub' 'r_V_189' <Predicate = (and_ln360)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%trunc_ln818_122 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_189, i32 5, i32 20"   --->   Operation 154 'partselect' 'trunc_ln818_122' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 155 [1/1] (0.00ns)   --->   "%trunc_ln818_123 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_5, i32 3, i32 15"   --->   Operation 155 'partselect' 'trunc_ln818_123' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln70_2 = sext i13 %trunc_ln818_123" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_mult.h:70]   --->   Operation 156 'sext' 'sext_ln70_2' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%sext_ln1273_23 = sext i16 %a_V_6"   --->   Operation 157 'sext' 'sext_ln1273_23' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%shl_ln1273_83 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_6, i4 0"   --->   Operation 158 'bitconcatenate' 'shl_ln1273_83' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%sext_ln1273_24 = sext i20 %shl_ln1273_83"   --->   Operation 159 'sext' 'sext_ln1273_24' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%shl_ln1273_84 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_6, i1 0"   --->   Operation 160 'bitconcatenate' 'shl_ln1273_84' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln1273_25 = sext i17 %shl_ln1273_84"   --->   Operation 161 'sext' 'sext_ln1273_25' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.80ns)   --->   "%r_V_191 = sub i21 %sext_ln1273_24, i21 %sext_ln1273_25"   --->   Operation 162 'sub' 'r_V_191' <Predicate = (and_ln360)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%trunc_ln818_125 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_191, i32 5, i32 20"   --->   Operation 163 'partselect' 'trunc_ln818_125' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 164 [1/1] (0.00ns)   --->   "%shl_ln1273_85 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i16.i3, i16 %a_V_6, i3 0"   --->   Operation 164 'bitconcatenate' 'shl_ln1273_85' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln1273_26 = sext i19 %shl_ln1273_85"   --->   Operation 165 'sext' 'sext_ln1273_26' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.80ns)   --->   "%r_V_192 = add i20 %sext_ln1273_26, i20 %sext_ln1273_23"   --->   Operation 166 'add' 'r_V_192' <Predicate = (and_ln360)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln818_127 = partselect i15 @_ssdm_op_PartSelect.i15.i20.i32.i32, i20 %r_V_192, i32 5, i32 19"   --->   Operation 167 'partselect' 'trunc_ln818_127' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%sext_ln818_3 = sext i15 %trunc_ln818_127"   --->   Operation 168 'sext' 'sext_ln818_3' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%shl_ln1273_86 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i16.i5, i16 %a_V_7, i5 0"   --->   Operation 169 'bitconcatenate' 'shl_ln1273_86' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 170 [1/1] (0.81ns)   --->   "%r_V_193 = sub i21 0, i21 %shl_ln1273_86"   --->   Operation 170 'sub' 'r_V_193' <Predicate = (and_ln360)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln818_128 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_193, i32 5, i32 20"   --->   Operation 171 'partselect' 'trunc_ln818_128' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%trunc_ln818_129 = partselect i13 @_ssdm_op_PartSelect.i13.i16.i32.i32, i16 %a_V_7, i32 3, i32 15"   --->   Operation 172 'partselect' 'trunc_ln818_129' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln1273_27 = sext i13 %trunc_ln818_129"   --->   Operation 173 'sext' 'sext_ln1273_27' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%shl_ln1273_87 = bitconcatenate i20 @_ssdm_op_BitConcatenate.i20.i16.i4, i16 %a_V_7, i4 0"   --->   Operation 174 'bitconcatenate' 'shl_ln1273_87' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln1273_28 = sext i20 %shl_ln1273_87"   --->   Operation 175 'sext' 'sext_ln1273_28' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%shl_ln1273_88 = bitconcatenate i17 @_ssdm_op_BitConcatenate.i17.i16.i1, i16 %a_V_7, i1 0"   --->   Operation 176 'bitconcatenate' 'shl_ln1273_88' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln1273_29 = sext i17 %shl_ln1273_88"   --->   Operation 177 'sext' 'sext_ln1273_29' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.80ns)   --->   "%r_V_194 = sub i21 %sext_ln1273_28, i21 %sext_ln1273_29"   --->   Operation 178 'sub' 'r_V_194' <Predicate = (and_ln360)> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln818_130 = partselect i16 @_ssdm_op_PartSelect.i16.i21.i32.i32, i21 %r_V_194, i32 5, i32 20"   --->   Operation 179 'partselect' 'trunc_ln818_130' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln818_131 = partselect i14 @_ssdm_op_PartSelect.i14.i16.i32.i32, i16 %a_V_7, i32 2, i32 15"   --->   Operation 180 'partselect' 'trunc_ln818_131' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i14 %trunc_ln818_131"   --->   Operation 181 'sext' 'sext_ln813' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.78ns)   --->   "%add_ln813 = add i16 %trunc_ln818_120, i16 %trunc_ln818_116"   --->   Operation 182 'add' 'add_ln813' <Predicate = (and_ln360)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.78ns)   --->   "%add_ln813_125 = add i16 %trunc_ln818_112, i16 %trunc_ln"   --->   Operation 183 'add' 'add_ln813_125' <Predicate = (and_ln360)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_126 = add i16 %add_ln813_125, i16 %add_ln813"   --->   Operation 184 'add' 'add_ln813_126' <Predicate = (and_ln360)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 185 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_127 = add i16 %trunc_ln818_128, i16 %trunc_ln818_108"   --->   Operation 185 'add' 'add_ln813_127' <Predicate = (and_ln360)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 186 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_130 = add i16 %add_ln813_129, i16 %add_ln813_127"   --->   Operation 186 'add' 'add_ln813_130' <Predicate = (and_ln360)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 187 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%res_out_V = add i16 %add_ln813_130, i16 %add_ln813_126"   --->   Operation 187 'add' 'res_out_V' <Predicate = (and_ln360)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 188 [1/1] (0.78ns)   --->   "%add_ln813_132 = add i16 %trunc_ln818_105, i16 %trunc_ln818_109"   --->   Operation 188 'add' 'add_ln813_132' <Predicate = (and_ln360)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.78ns)   --->   "%add_ln813_133 = add i16 %trunc_ln818_113, i16 %trunc_ln818_117"   --->   Operation 189 'add' 'add_ln813_133' <Predicate = (and_ln360)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_134 = add i16 %add_ln813_133, i16 %add_ln813_132"   --->   Operation 190 'add' 'add_ln813_134' <Predicate = (and_ln360)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 191 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_135 = add i16 %trunc_ln818_125, i16 %sext_ln818"   --->   Operation 191 'add' 'add_ln813_135' <Predicate = (and_ln360)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 192 [1/1] (0.75ns)   --->   "%add_ln813_136 = add i14 %sext_ln1273_27, i14 %sext_ln1273_20"   --->   Operation 192 'add' 'add_ln813_136' <Predicate = (and_ln360)> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%sext_ln813_34 = sext i14 %add_ln813_136"   --->   Operation 193 'sext' 'sext_ln813_34' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 194 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_137 = add i16 %sext_ln813_34, i16 %add_ln813_135"   --->   Operation 194 'add' 'add_ln813_137' <Predicate = (and_ln360)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 195 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%res_out_V_4 = add i16 %add_ln813_137, i16 %add_ln813_134"   --->   Operation 195 'add' 'res_out_V_4' <Predicate = (and_ln360)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 196 [1/1] (0.78ns)   --->   "%add_ln813_139 = add i16 %trunc_ln818_118, i16 %trunc_ln818_122"   --->   Operation 196 'add' 'add_ln813_139' <Predicate = (and_ln360)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_140 = add i16 %add_ln813_139, i16 %trunc_ln818_114"   --->   Operation 197 'add' 'add_ln813_140' <Predicate = (and_ln360)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 198 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_141 = add i16 %trunc_ln818_126, i16 %trunc_ln818_130"   --->   Operation 198 'add' 'add_ln813_141' <Predicate = (and_ln360)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 199 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln813_143 = add i16 %add_ln813_142, i16 %add_ln813_141"   --->   Operation 199 'add' 'add_ln813_143' <Predicate = (and_ln360)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 200 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%res_out_V_2 = add i16 %add_ln813_143, i16 %add_ln813_140"   --->   Operation 200 'add' 'res_out_V_2' <Predicate = (and_ln360)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 201 [1/1] (0.78ns)   --->   "%add_ln813_145 = add i16 %trunc_ln818_103, i16 %trunc_ln818_107"   --->   Operation 201 'add' 'add_ln813_145' <Predicate = (and_ln360)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 202 [1/1] (0.78ns)   --->   "%add_ln813_146 = add i16 %trunc_ln818_111, i16 %sext_ln818_3"   --->   Operation 202 'add' 'add_ln813_146' <Predicate = (and_ln360)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_147 = add i16 %add_ln813_146, i16 %add_ln813_145"   --->   Operation 203 'add' 'add_ln813_147' <Predicate = (and_ln360)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 204 [1/1] (0.76ns)   --->   "%add_ln813_148 = add i15 %sext_ln813, i15 %sext_ln70"   --->   Operation 204 'add' 'add_ln813_148' <Predicate = (and_ln360)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln813_35 = sext i15 %add_ln813_148"   --->   Operation 205 'sext' 'sext_ln813_35' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.76ns)   --->   "%add_ln813_149 = add i15 %sext_ln70_1, i15 %sext_ln70_2"   --->   Operation 206 'add' 'add_ln813_149' <Predicate = (and_ln360)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%sext_ln813_36 = sext i15 %add_ln813_149"   --->   Operation 207 'sext' 'sext_ln813_36' <Predicate = (and_ln360)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.77ns)   --->   "%add_ln813_150 = add i16 %sext_ln813_36, i16 %sext_ln813_35"   --->   Operation 208 'add' 'add_ln813_150' <Predicate = (and_ln360)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%res_out_V_3 = add i16 %add_ln813_150, i16 %add_ln813_147"   --->   Operation 209 'add' 'res_out_V_3' <Predicate = (and_ln360)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%ret_ln31 = ret" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv1d_stream.h:31]   --->   Operation 216 'ret' 'ret_ln31' <Predicate = (icmp_ln21)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.06>
ST_4 : Operation 210 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:360]   --->   Operation 210 'specregionbegin' 'rbegin' <Predicate = (and_ln360)> <Delay = 0.00>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 127, void @empty_15, void @empty_1, void @empty_1, void @empty_1" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 211 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = (and_ln360)> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%or_ln380_s = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16.i16, i16 %res_out_V_3, i16 %res_out_V, i16 %res_out_V, i16 %res_out_V, i16 %res_out_V_2, i16 %res_out_V, i16 %res_out_V, i16 %res_out_V, i16 %res_out_V, i16 %res_out_V, i16 %res_out_V, i16 %res_out_V, i16 %res_out_V, i16 %res_out_V, i16 %res_out_V_4, i16 %res_out_V" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:380]   --->   Operation 212 'bitconcatenate' 'or_ln380_s' <Predicate = (and_ln360)> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (1.06ns)   --->   "%write_ln380 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %layer2_out, i256 %or_ln380_s" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:380]   --->   Operation 213 'write' 'write_ln380' <Predicate = (and_ln360)> <Delay = 1.06> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.06> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 8> <FIFO>
ST_4 : Operation 214 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:381]   --->   Operation 214 'specregionend' 'rend' <Predicate = (and_ln360)> <Delay = 0.00>
ST_4 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln381 = br void %if.end.i" [/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:381]   --->   Operation 215 'br' 'br_ln381' <Predicate = (and_ln360)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2.25ns
The critical path consists of the following:
	'load' operation ('pX_3_load', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:360) on static variable 'pX_3' [43]  (0 ns)
	'add' operation ('add_ln384', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:384) [212]  (0.88 ns)
	'icmp' operation ('icmp_ln384', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:384) [213]  (0.859 ns)
	blocking operation 0.509 ns on control path)

 <State 2>: 1.94ns
The critical path consists of the following:
	'load' operation ('a.V', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:172) on static variable 'void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4' [30]  (0 ns)
	'mul' operation ('r.V') [84]  (1.94 ns)

 <State 3>: 2.27ns
The critical path consists of the following:
	'load' operation ('a.V', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:172) on static variable 'void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_6' [27]  (0 ns)
	'sub' operation ('r.V') [52]  (0.815 ns)
	'add' operation ('add_ln813_125') [177]  (0.785 ns)
	'add' operation ('add_ln813_126') [178]  (0 ns)
	'add' operation ('res_out.V') [183]  (0.675 ns)

 <State 4>: 1.06ns
The critical path consists of the following:
	fifo write operation ('write_ln380', /home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:380) on port 'layer2_out' (/home/ayvol/accelerator_wrapper/src/nnet_utils/nnet_conv_stream.h:380) [208]  (1.06 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
