<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US7053666 - Phase frequency detector - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Phase frequency detector"><meta name="DC.contributor" content="Geum-Young Tak" scheme="inventor"><meta name="DC.contributor" content="Seok-Bong Hyun" scheme="inventor"><meta name="DC.contributor" content="Kyung-Hwan Park" scheme="inventor"><meta name="DC.contributor" content="Tae-Young Kang" scheme="inventor"><meta name="DC.contributor" content="Seong-Su Park" scheme="inventor"><meta name="DC.contributor" content="Electronics And Telecommunications Research Institute" scheme="assignee"><meta name="DC.date" content="2004-12-29" scheme="dateSubmitted"><meta name="DC.description" content="Provided is a phase frequency detector for use in a phase locked loop (PLL) or a delay locked loop (DLL), the phase frequency detector including: an UP signal output unit having a first stage operated according to a reference clock delayed by a predetermined time and a reset signal, a second stage operated according to the reference clock and an output of the first stage, and an inverter for inverting an output of the second stage; a DOWN signal output unit having: a first stage operated according to an outer clock delayed by a predetermined time and the reset signal, a second stage operated according to the outer clock and an output of the first stage, and an inverter for inverting an output of the second stage; and a logic gate logically combining the output of the second stage of the UP signal output unit and the output of the second stage of the DOWN signal output unit to generate the reset signal, thereby a phase range of the input signal with which an effective control signal can be obtained is wide so that low power consumption and low noise characteristics can be obtained due to fast phase lock, low power consumption of a dynamic logic, and fast signal transmission."><meta name="DC.date" content="2006-5-30" scheme="issued"><meta name="DC.relation" content="US:5317283" scheme="references"><meta name="DC.relation" content="US:5373255" scheme="references"><meta name="DC.relation" content="US:5592109" scheme="references"><meta name="DC.relation" content="US:5661419" scheme="references"><meta name="DC.relation" content="US:5736872" scheme="references"><meta name="DC.relation" content="US:5896066" scheme="references"><meta name="DC.relation" content="US:5963058" scheme="references"><meta name="DC.relation" content="US:6037806" scheme="references"><meta name="DC.relation" content="US:6157263" scheme="references"><meta name="DC.relation" content="US:6831485" scheme="references"><meta name="citation_reference" content="Mozhgan Mansuri, et al.; &quot;Fast Frequency Acquisition Phase-Frequency Detectors for GSamples/s Phase-Locked Loops&quot;; IEEE Journal of Solid-State Circuits, vol. 37, No. 10, Oct. 2003, pp. 1331-1334."><meta name="citation_reference" content="Sungjoon Kim, et al.; &quot;A 960-Mb/s/pin Interface for Skew-Tolerant Bus Using Low Jitter PLL&quot;; IEEE Journal of Solid-State Circuits, vol. 32, No. 5, May 1997, pp. 691-700."><meta name="citation_patent_number" content="US:7053666"><meta name="citation_patent_application_number" content="US:11/023,379"><link rel="canonical" href="http://www.google.com/patents/US7053666"/><meta property="og:url" content="http://www.google.com/patents/US7053666"/><meta name="title" content="Patent US7053666 - Phase frequency detector"/><meta name="description" content="Provided is a phase frequency detector for use in a phase locked loop (PLL) or a delay locked loop (DLL), the phase frequency detector including: an UP signal output unit having a first stage operated according to a reference clock delayed by a predetermined time and a reset signal, a second stage operated according to the reference clock and an output of the first stage, and an inverter for inverting an output of the second stage; a DOWN signal output unit having: a first stage operated according to an outer clock delayed by a predetermined time and the reset signal, a second stage operated according to the outer clock and an output of the first stage, and an inverter for inverting an output of the second stage; and a logic gate logically combining the output of the second stage of the UP signal output unit and the output of the second stage of the DOWN signal output unit to generate the reset signal, thereby a phase range of the input signal with which an effective control signal can be obtained is wide so that low power consumption and low noise characteristics can be obtained due to fast phase lock, low power consumption of a dynamic logic, and fast signal transmission."/><meta property="og:title" content="Patent US7053666 - Phase frequency detector"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("xpjtU_ngCMrtoATm2oLoDA"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("JPN"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("xpjtU_ngCMrtoATm2oLoDA"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("JPN"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us7053666?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US7053666"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=mCJ0BAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS7053666&amp;usg=AFQjCNEsEZ0PZrZ0THrOik3rCdRvTxHXlA" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US7053666.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US7053666.pdf"></a><a class="appbar-application-grant-link" data-label="Application" href="/patents/US20060055434"></a><a class="appbar-application-grant-link" data-selected="true" data-label="Grant" href="/patents/US7053666"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US7053666" style="display:none"><span itemprop="description">Provided is a phase frequency detector for use in a phase locked loop (PLL) or a delay locked loop (DLL), the phase frequency detector including: an UP signal output unit having a first stage operated according to a reference clock delayed by a predetermined time and a reset signal, a second stage operated...</span><span itemprop="url">http://www.google.com/patents/US7053666?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US7053666 - Phase frequency detector</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US7053666 - Phase frequency detector" title="Patent US7053666 - Phase frequency detector"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US7053666 B2</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 11/023,379</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">May 30, 2006</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Dec 29, 2004</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Nov 9, 2004</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US20060055434">US20060055434</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">023379, </span><span class="patent-bibdata-value">11023379, </span><span class="patent-bibdata-value">US 7053666 B2, </span><span class="patent-bibdata-value">US 7053666B2, </span><span class="patent-bibdata-value">US-B2-7053666, </span><span class="patent-bibdata-value">US7053666 B2, </span><span class="patent-bibdata-value">US7053666B2</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Geum-Young+Tak%22">Geum-Young Tak</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Seok-Bong+Hyun%22">Seok-Bong Hyun</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Kyung-Hwan+Park%22">Kyung-Hwan Park</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Tae-Young+Kang%22">Tae-Young Kang</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Seong-Su+Park%22">Seong-Su Park</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Electronics+And+Telecommunications+Research+Institute%22">Electronics And Telecommunications Research Institute</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US7053666.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7053666.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US7053666.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (10),</span> <span class="patent-bibdata-value"><a href="#npl-citations">Non-Patent Citations</a> (2),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (8),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (8),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (7)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=mCJ0BAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/7053666&usg=AFQjCNHjJSHEjXu2XMxocG8DLX7E-aeInA">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=mCJ0BAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D7053666&usg=AFQjCNELotJX7WXfp446nNNfUTi2P-yiqQ">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=mCJ0BAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D7053666B2%26KC%3DB2%26FT%3DD&usg=AFQjCNHtFyNYyQ2QiEv5p0n40z6k8P2BRw">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT55587601" lang="EN" load-source="patent-office">Phase frequency detector</invention-title></span><br><span class="patent-number">US 7053666 B2</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA50986328" lang="EN" load-source="patent-office"> <div num="p-0001" class="abstract">Provided is a phase frequency detector for use in a phase locked loop (PLL) or a delay locked loop (DLL), the phase frequency detector including: an UP signal output unit having a first stage operated according to a reference clock delayed by a predetermined time and a reset signal, a second stage operated according to the reference clock and an output of the first stage, and an inverter for inverting an output of the second stage; a DOWN signal output unit having: a first stage operated according to an outer clock delayed by a predetermined time and the reset signal, a second stage operated according to the outer clock and an output of the first stage, and an inverter for inverting an output of the second stage; and a logic gate logically combining the output of the second stage of the UP signal output unit and the output of the second stage of the DOWN signal output unit to generate the reset signal, thereby a phase range of the input signal with which an effective control signal can be obtained is wide so that low power consumption and low noise characteristics can be obtained due to fast phase lock, low power consumption of a dynamic logic, and fast signal transmission.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(5)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7053666B2/US07053666-20060530-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7053666B2/US07053666-20060530-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7053666B2/US07053666-20060530-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7053666B2/US07053666-20060530-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7053666B2/US07053666-20060530-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7053666B2/US07053666-20060530-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7053666B2/US07053666-20060530-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7053666B2/US07053666-20060530-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US7053666B2/US07053666-20060530-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US7053666B2/US07053666-20060530-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(9)</span></span></div><div class="patent-text"><div mxw-id="PCLM9024223" lang="EN" load-source="patent-office" class="claims">
  <div class="claim"> <div id="CLM-00001" num="00001" class="claim">
    <div class="claim-text">1. A phase frequency detector comprising:
<div class="claim-text">an UP signal output unit having a first stage operated according to a reference clock delayed by a predetermined time and a reset signal, a second stage operated according to the reference clock and an output of the first stage, and an inverter for inverting an output of the second stage;</div>
<div class="claim-text">a DOWN signal output unit having: a first stage operated according to an outer clock delayed by a predetermined time and the reset signal, a second stage operated according to the outer clock and an output of the first stage, and an inverter for inverting an output of the second stage; and</div>
<div class="claim-text">a logic gate logically combining the output of the second stage of the UP signal output unit and the output of the second stage of the DOWN signal output unit to generate the reset signal.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00002" num="00002" class="claim">
    <div class="claim-text">2. The phase frequency detector according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first stage of the UP signal output unit comprises:
<div class="claim-text">first and second transistors connected in series between a power supply voltage and an output node; and</div>
<div class="claim-text">a third transistor connected between the output node and the ground,</div>
<div class="claim-text">wherein the reset signal is input to gates of the first and third transistors, and the delayed reference clock is input to a gate of the second transistor.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00003" num="00003" class="claim">
    <div class="claim-text">3. The phase frequency detector according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the second stage of the UP signal output unit comprises:
<div class="claim-text">a first transistor connected between a power supply voltage and an output node; and</div>
<div class="claim-text">second and third transistors connected in series between the output node and the ground,</div>
<div class="claim-text">wherein the reference clock is input to a gate of the second transistor, and gates of the first and third transistors are connected to the output node of the first stage.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00004" num="00004" class="claim">
    <div class="claim-text">4. The phase frequency detector according to <claim-ref idref="CLM-00003">claim 3</claim-ref>, further comprising a fourth transistor connected between the output of the second stage and a connection point of the second transistor and the third transistor, and operated according to the delayed reference clock.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00005" num="00005" class="claim">
    <div class="claim-text">5. The phase frequency detector according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first stage of the DOWN signal output unit comprises:
<div class="claim-text">first and second transistors connected in series between a power supply voltage and an output node; and</div>
<div class="claim-text">a third transistor connected between the output node and the ground,</div>
<div class="claim-text">wherein the reset signal is input to gates of the first and third transistors, and the delayed outer clock is input to a gate of the second transistor.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00006" num="00006" class="claim">
    <div class="claim-text">6. The phase frequency detector according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the second stage of the DOWN signal output unit comprises:
<div class="claim-text">a first transistor connected between a power supply voltage and an output node; and</div>
<div class="claim-text">second and third transistors connected in series between the output node and the ground,</div>
<div class="claim-text">wherein the outer clock is input to a gate of the second transistor, and gates of the first and third transistors are connected to the output node of the first stage.</div>
</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00007" num="00007" class="claim">
    <div class="claim-text">7. The phase frequency detector according to <claim-ref idref="CLM-00006">claim 6</claim-ref>, further comprising a fourth transistor connected between the output of the second stage and a connection point of the second transistor and the third transistor, and operated according to the delayed outer clock.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00008" num="00008" class="claim">
    <div class="claim-text">8. The phase frequency detector according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the delayed reference clock and the delayed outer clock are delayed through delay means, respectively.</div>
  </div>
  </div> <div class="claim-dependent"> <div id="CLM-00009" num="00009" class="claim">
    <div class="claim-text">9. The phase frequency detector according to <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the predetermined time is set to be shorter than a time from a rising edge of a later input clock between the reference clock and the outer clock to a falling edge of the reset signal.</div>
  </div>
</div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES16046767" lang="EN" load-source="patent-office" class="description">
<heading>CROSS-REFERENCE TO RELATED APPLICATION</heading> <p num="p-0002">This application claims priority to and the benefit of Korean Patent Application No. 2004-90672, filed on Nov. 9, 2004, the disclosure of which is incorporated herein by reference in its entirety.</p>
  <heading>BACKGROUND</heading> <p num="p-0003">1. Field of the Invention</p>
  <p num="p-0004">The present invention relates to a phase frequency detector for use in a phase locked loop (PLL) or a delay locked loop (DLL) and, more specifically, to a phase frequency detector capable of operating at a high frequency and having fast phase lock, low power consumption, and low noise characteristics.</p>
  <p num="p-0005">2. Discussion of Related Art</p>
  <p num="p-0006">A phase locked loop (hereinafter, referred to as PLL), which is a frequency feedback circuit that generates any frequency according to a predetermined clock signal, is used for a frequency synthesizer and a data processor, etc.</p>
  <p num="p-0007">In general, the PLL includes a reference frequency generator, a voltage controlled oscillator (VCO), a frequency divider for dividing a frequency output from the VCO, a phase frequency detector (hereinafter, referred to as PFD) for receiving the reference frequency and the divided frequency to detect a phase, a charge pump for receiving a phase difference signal output from the PFD, and a loop filter for removing a high frequency component of a signal output from the charge pump. An output frequency of the VCO is controlled according to the voltage output through the loop filter.</p>
  <p num="p-0008">The PFD receives the reference frequency and the divided frequency to output UP and DOWN signals. Here, the phase difference between two frequencies is represented by a difference of a pulse width of the UP and DOWN signals. When different frequencies are input, the frequency difference corresponds to a difference of the average pulse width of the UP and DOWN signals.</p>
  <p num="p-0009">As shown in <figref idrefs="DRAWINGS">FIG. 1</figref>, the typical PFD includes flip-flops <b>1</b> and <b>2</b> for receiving a reference frequency clock CKref and a divided frequency clock CKout, respectively, to output the UP and DOWN signals; and a NAND gate <b>3</b> for logically combining the UP and DOWN signals to generate a reset signal for resetting the flip-flips <b>1</b> and <b>2</b>.</p>
  <p num="p-0010">Referring to <figref idrefs="DRAWINGS">FIG. 2</figref>, the UP signal becomes “1” at a rising edge of the reference frequency clock CKref and the DOWN signal becomes “1” at a rising edge of the divided frequency clock CKout. When both UP and DOWN signals become “1”, the flip-flops <b>1</b> and <b>2</b> are reset by the output of the NAND gate <b>3</b> so that both UP and DOWN signals become “0”. The UP signal which is the phase difference of the CKref and the CKout, is transferred to the charge pump so that the output frequency of the VCO is increased or decreased.</p>
  <p num="p-0011">In the PFD used for the PLL, delay means is generally inserted into a reset path to prevent a dead zone such that certain duration pulses are simultaneously output through UP and DOWN signal output terminals when phases of two input clocks CKref and CKout are matched. The charge pump connected to the output stage of the PFD requires more than a certain number of duration pulses for an exact switching operation so that the extremely small delay means is not allowed in the reset path. Typically, a size of the delay means is typically determined such that the pulse duration time output through the UP and DOWN signal output terminals is 300 ps or more.</p>
  <p num="p-0012">As the pulse duration output through the UP and DOWN signal output terminals become longer, Δ in <figref idrefs="DRAWINGS">FIG. 3</figref> becomes larger. In this case, when the UP and DOWN signals are output in a reversed direction rather than the fixed direction, a time required for phase lock becomes longer. In addition, as the frequencies of the input clocks CKref and CKout become higher, a ratio of the pulse width for preventing the dead zone to the compared clock period becomes larger. Therefore, Δ becomes larger and the operation speed of the PFD reaches a limitation. When Δ is more than π, the phase lock is not guaranteed. [Ref. Mansuri M. etc. “Fast frequency acquisition phase-frequency detectors for Gsamples/s phase-locked loops”, Solid-State Circuits, IEEE Journal of Vol. 37, pp 1331–1334, 2002. 10.].</p>
  <p num="p-0013">Mansuri M. etc. proposed a phase frequency detector arranged as in <figref idrefs="DRAWINGS">FIG. 4</figref> to improve the problems. <figref idrefs="DRAWINGS">FIG. 5</figref> is a waveform showing the operation characteristics of the phase frequency detector shown in <figref idrefs="DRAWINGS">FIG. 4</figref>, which shows that the time for locking phase becomes shorter.</p>
  <p num="p-0014">When a phase error is close to 2π, pulses P<sub>ref </sub>and P<sub>out </sub>delayed by an inverter remain high during a predetermined time after a falling edge of the reset signal RST so that right UP and DOWN signals are output. When the predetermined time is t<b>1</b>, an ON current of transistors N<b>1</b>, N<b>2</b>, N<b>3</b> or N<b>4</b>, N<b>5</b>, N<b>6</b> connected in series should be sufficient to change a state of the latch to output the UP and DOWN signals as high states during t<b>1</b> time. For the operation of the fast phase lock, the state of the latch should be changed even when t<b>1</b> is extremely short. Therefore, channel widths of the transistors N<b>1</b>, N<b>2</b>, N<b>3</b> or N<b>4</b>, N<b>5</b>, N<b>6</b> should be large so that it is difficult to reduce power consumption.</p>
  <heading>SUMMARY OF THE INVENTION</heading> <p num="p-0015">The present invention is directed to a phase frequency detector capable of operating at a high frequency and having fast phase lock, low power consumption, and low noise characteristics.</p>
  <p num="p-0016">One aspect of the present invention is to provide a phase frequency detector including: an UP signal output unit having a first stage operated according to a reference clock delayed by a predetermined time and a reset signal, a second stage operated according to the reference clock and an output of the first stage, and an inverter for inverting an output of the second stage; a DOWN signal output unit having: a first stage operated according to an outer clock delayed by a predetermined time and the reset signal, a second stage operated according to the outer clock and an output of the first stage, and an inverter for inverting an output of the second stage; and a logic gate logically combining the output of the second stage of the UP signal output unit and the output of the second stage of the DOWN signal output unit to generate the reset signal.</p>
  <p num="p-0017">The first stage of the UP signal output unit includes: first and second transistors connected in series between a power supply voltage and an output node; and a third transistor connected between the output node and ground, and wherein the reset signal is input to gates of the first and third transistors, and the delayed reference clock is input to a gate of the second transistor.</p>
  <p num="p-0018">The second stage of the UP signal output unit includes: a first transistor connected between a power supply voltage and an output node; and second and third transistors connected in series between the output node and ground, and wherein the reference clock is input to a gate of the second transistor, and gates of the first and third transistors are connected to the output node.</p>
  <p num="p-0019">The phase frequency detector may further include: a fourth transistor connected between the output of the second stage and a connection of the second transistor and the third transistor, wherein the fourth transistor is operated according to the delayed reference clock.</p>
  <p num="p-0020">The first stage of the DOWN signal output unit includes: first and second transistors connected in series between a power supply voltage and an output node; and a third transistor connected between the output node and ground, and wherein the reset signal is input to gates of the first and third transistors, and the delayed outer clock is input to a gate of the second transistor.</p>
  <p num="p-0021">The second stage of the DOWN signal output unit includes: a first transistor connected between a power supply voltage and an output node; and second and third transistors connected in series between the output node and ground, and wherein the outer clock is input to a gate of the second transistor, and gates of the first and third transistors are connected to the output node.</p>
  <p num="p-0022">The phase frequency detector may further include: a fourth transistor connected between the output of the second stage and a connection of the second transistor and the third transistor, wherein the fourth transistor is operated according to the delayed outer clock.</p>
  <p num="p-0023">The predetermined time may be set to be shorter than a time from a rising edge of a later input clock between the reference clock and the outer clock to a falling edge of the reset signal.</p>
<description-of-drawings> <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p num="p-0024">The above and other features of the present invention will be described in reference to certain exemplary embodiments thereof with reference to the attached drawings in which:</p>
    <p num="p-0025"> <figref idrefs="DRAWINGS">FIG. 1</figref> is a circuit diagram for explaining a conventional phase frequency detector;</p>
    <p num="p-0026"> <figref idrefs="DRAWINGS">FIG. 2</figref> is a timing diagram for explaining the operation of <figref idrefs="DRAWINGS">FIG. 1</figref>;</p>
    <p num="p-0027"> <figref idrefs="DRAWINGS">FIG. 3</figref> is a waveform for explaining the operation characteristics of <figref idrefs="DRAWINGS">FIG. 1</figref>;</p>
    <p num="p-0028"> <figref idrefs="DRAWINGS">FIG. 4</figref> is a circuit diagram showing another example of the conventional phase frequency detector;</p>
    <p num="p-0029"> <figref idrefs="DRAWINGS">FIG. 5</figref> is a waveform for explaining the operation characteristics of <figref idrefs="DRAWINGS">FIG. 4</figref>;</p>
    <p num="p-0030"> <figref idrefs="DRAWINGS">FIG. 6</figref> is a circuit diagram for explaining a phase frequency detector according to a first embodiment of the present invention;</p>
    <p num="p-0031"> <figref idrefs="DRAWINGS">FIG. 7</figref> is a timing diagram for explaining the operation of <figref idrefs="DRAWINGS">FIG. 6</figref>; and</p>
    <p num="p-0032"> <figref idrefs="DRAWINGS">FIG. 8</figref> is a circuit diagram for explaining a phase frequency detector according to a second embodiment of the present invention.</p>
  </description-of-drawings> <heading>DETAILED DESCRIPTION OF PREFERRED EMBODIMENTS</heading> <p num="p-0033">Exemplary embodiments of the present invention will now be described in detail with reference to the accompanying drawings. The following embodiments are provided for a thorough understanding to those skilled in the art, and a variety of modification can be made and the scope of the present invention is not limited to the embodiments described below.</p>
  <p num="p-0034"> <figref idrefs="DRAWINGS">FIG. 6</figref> is a circuit diagram for explaining a phase frequency detector according to a first embodiment of the present invention.</p>
  <p num="p-0035">The phase frequency detector (PFD) of the present invention includes: an UP signal output unit <b>10</b> for receiving a reference clock CLKref and a predetermined time delayed reference clock D_CLKref; a DOWN signal output unit <b>20</b> for receiving an outer clock CLKout and a predetermined time delayed outer clock D_CLKout; and a logical gate for logically combining outputs of the UP signal output unit <b>10</b> and the DOWN signal output unit <b>20</b> to generate a reset signal RST.</p>
  <p num="p-0036">The UP signal output unit <b>10</b> includes: a first stage operated according to the predetermined time delayed reference clock D_CLKref, delayed by delay means D<b>1</b>, and the reset signal RST; a second stage operated according to the reference clock CLKref and an output of the first stage; and an inverter I<b>1</b> for inverting an output of the second stage.</p>
  <p num="p-0037">The first stage includes transistors Mp<b>11</b> and Mp<b>12</b> connected in series between a power supply voltage Vcc and an output node K<b>11</b> and a transistor Mn<b>11</b> connected between the output node K<b>11</b> and the ground, wherein the reset signal RST is input to gates of the transistors Mp<b>1</b> and Mn<b>11</b>, and the predetermined time delayed reference clock D_CLKref is input to a gate of the transistor Mp<b>12</b> through the delay means D<b>1</b>.</p>
  <p num="p-0038">The second stage includes a transistor M<b>13</b> connected between the power supply voltage Vcc and an output node K<b>12</b> and transistors Mn<b>12</b> and Mn<b>13</b> connected in series between the output node K<b>12</b> and the ground, wherein the reference clock CLKref is input to a gate of the transistor Mn<b>12</b>, and gates of the transistors Mp<b>13</b> and Mn<b>13</b> are connected to the output node K<b>11</b>.</p>
  <p num="p-0039">The inverter I<b>1</b> is connected between the output node K<b>12</b> and the UP signal output terminal.</p>
  <p num="p-0040">The DOWN signal output unit <b>20</b> includes: a first stage operated according to the predetermined time delayed outer clock D_CLKout, delayed through delay means D<b>2</b>, and the reset signal RST; a second stage operated according to the outer clock CLKout and an output of the first stage; and an inverter <b>12</b> for inverting an output of the second stage.</p>
  <p num="p-0041">The first stage includes: transistors Mp<b>21</b> and Mp<b>22</b> connected in series between the power supply voltage Vcc and an output node K<b>21</b>; and a transistor Mn<b>21</b> connected between the output node K<b>21</b> and the ground, wherein the reset signal RST is input to gates of the transistors Mp<b>21</b> and Mn<b>21</b>, and the predetermined time delayed outer clock D_CLKout is input to a gate of the transistor Mp<b>22</b> through the delay means D<b>2</b>.</p>
  <p num="p-0042">The second stage includes: a transistor Mp<b>23</b> connected between the power supply voltage Vcc and an output node K<b>22</b>; and transistors Mn<b>22</b> and Mn<b>23</b> connected in series between the output node K<b>22</b> and the ground, wherein the outer clock CLKout is input to a gate of the transistor Mn<b>22</b>, and gates of the transistors Mp<b>23</b> and Mn<b>23</b> are connected to the output node K<b>21</b>.</p>
  <p num="p-0043">The inverter <b>12</b> is connected between the output node K<b>22</b> and the DOWN signal output terminal.</p>
  <p num="p-0044">The delay means D<b>1</b> and D<b>2</b> may include, for example, an even number of inverters, and the logic gate <b>30</b> may include, for example, a NOR gate to logically combine the signal output through the output nodes K<b>12</b> and K<b>22</b> to generate the reset signal RST.</p>
  <p num="p-0045">In the PFD of the present invention arranged as described above, the reference clock CLKref is delayed by td<b>1</b> by the delay means D<b>1</b>, and in case of td<b>1</b>&lt;td<b>5</b>, it has the operation characteristics as shown in <figref idrefs="DRAWINGS">FIG. 5</figref>. In other words, the delay time td<b>1</b> is set to be shorter than a time td<b>5</b> from a rising edge of the later input clock of the reference clock CLKref and the outer clock CLKout to a falling edge of the reset signal RST. Here, td<b>1</b>=td<b>5</b>−(δ/2π)/fclk and the smaller δ is preferable. However, it is desirable that td<b>1</b> is determined to have some margin of δ in consideration of characteristics such as processing conditions and temperature.</p>
  <p num="p-0046">Referring to <figref idrefs="DRAWINGS">FIG. 7</figref>, td<b>2</b> refers to a delay time taken from the gate of the transistor Mn<b>12</b> to the UP signal output terminal, and td<b>3</b> refers to a delay time taken from the input of the reset signal RST to the UP signal output terminal. As for td<b>3</b>, td<b>6</b> refers to a delay time taken from the input of the reset signal to the UP signal output terminal, but a rising edge and a falling edge are converse.</p>
  <p num="p-0047">td<b>4</b> refers to a pulse width for preventing dead zone, which is determined by a delay time of the logic gate <b>30</b> located in the reset path. In <figref idrefs="DRAWINGS">FIG. 7</figref>, about 3 periods of phase is compared, in which operation at the rising edge of the second clock CLKref is different from that in <figref idrefs="DRAWINGS">FIG. 3</figref>. For this portion, a phase difference between the reference clock CLKref and the outer clock CLKout exists in range of 2π−Δ&lt;ΔΦ&lt;2π−δ, in which a missing edge does not occur and the UP signal becomes high earlier than the DOWN signal, in the same manner shown; in <figref idrefs="DRAWINGS">FIG. 5</figref>. In the third period with ΔΦ≧2π−δ, the DOWN signal becomes high first.</p>
  <p num="p-0048">Assuming that the loads connected to the UP and DOWN signal output terminals have the same amplitude and the same rising and falling edges, the PFD of the present invention shown in <figref idrefs="DRAWINGS">FIG. 7</figref> has smaller power consumption compared to the conventional PFD shown in <figref idrefs="DRAWINGS">FIG. 4</figref>. In case of the conventional PFD shown in <figref idrefs="DRAWINGS">FIG. 4</figref>, in order to change a state of a latch, current driving capability of the transistors P<b>1</b> and P<b>2</b> and current driving capabilities of the transistors N<b>1</b>, N<b>2</b>, N<b>3</b> or N<b>3</b>, N<b>4</b>, N<b>5</b> connected in series should be larger than that of a positive feedback of the latch. Therefore, since the channel width of the transistor should be much larger than that shown in <figref idrefs="DRAWINGS">FIG. 7</figref>, more power is consumed to drive the PFD of <figref idrefs="DRAWINGS">FIG. 4</figref> at the same operating frequency.</p>
  <p num="p-0049">Since the PFD of the present invention arranged in <figref idrefs="DRAWINGS">FIG. 6</figref> includes a dynamic logic, there is little room that jitter occurs. In <figref idrefs="DRAWINGS">FIG. 7</figref>, the phase difference is indicated by a duration difference between the UP signal and the DOWN signal. A variation of the td<b>2</b> difference and a variation of the td<b>6</b> difference for the UP signal output unit <b>10</b> and the DOWN signal output unit <b>20</b> are indicated by a jitter, so that when the PFD of the present invention is applied, the noise characteristic of the PLL is improved.</p>
  <p num="p-0050">The delay time td<b>2</b> taken from the input of the reference clock CLKref and the UP signal output is equal to a sum of a time for the transistor Mn<b>12</b> to discharge precharged charges in the input stage of the inverter I<b>1</b> and a delay time of one inverter. Therefore, the delay time td<b>2</b> is extremely short so that it may be differ from a delay time taken from the input of the outer clock CLKout to the DOWN signal output. In addition, the delay time td<b>6</b> taken from the input of the reset signal RST to the UP signal output is equal to a sum of a time for the transistor Mn<b>11</b> to discharge precharged charges in the gate of the transistor Mp<b>13</b> and Mn<b>13</b> and a time for the transistor Mp<b>13</b> to precharge the gate of the inverter I<b>1</b>. The delay time td<b>6</b> is also extremely short so that it may be differ from a delay time taken from the input of the reset clock RST to the DOWN signal output.</p>
  <p num="p-0051">However, for the conventional PFD shown in <figref idrefs="DRAWINGS">FIG. 4</figref>, the path from the input to the output is longer and the state change speed of the latch is slower than that for a case where the charges of the precharged gate are discharged. Therefore, it will have a longer delay time and there is more chance that the jitter occurs.</p>
  <p num="p-0052">A cutoff frequency of the PFD arranged as shown in <figref idrefs="DRAWINGS">FIG. 6</figref> is equal to td<b>5</b>*fclk*2π&lt;π when a duty ratio of two input clocks is 50%. This is the same cutoff frequency as that for the general PFD having a characteristic shown in <figref idrefs="DRAWINGS">FIG. 3</figref>, but smaller than that for the PFD shown in <figref idrefs="DRAWINGS">FIG. 4</figref>. However, the PFD of <figref idrefs="DRAWINGS">FIG. 6</figref> can operate at a higher frequency, as the duty ratio becomes larger. Since reference clock CLKref typically has a duty ratio of 50%, a sign of the outer clock CLKout should be adjusted such that the rising edge has a higher duty ratio to ensure the operation at the maximum frequency when used in the PLL. When the reset time is about 300 ps, td<b>5</b> is about 500 ps and the cutoff frequency fclk is about 1 GHz. However, since the PFD of <figref idrefs="DRAWINGS">FIG. 6</figref> has the same characteristic as that shown in <figref idrefs="DRAWINGS">FIG. 5</figref>, it is possible to have a fast phase acquisition and low power consumption and low noise characteristics. Therefore, it is suitable when the input frequency is less than 1 GHz.</p>
  <p num="p-0053"> <figref idrefs="DRAWINGS">FIG. 8</figref> is a circuit diagram for explaining a phase frequency detector according to a second embodiment of the present invention, where transistors Mn<b>14</b> and Mn<b>24</b> are added to the phase frequency detector of <figref idrefs="DRAWINGS">FIG. 6</figref>.</p>
  <p num="p-0054">The transistor Mn<b>14</b> connected between the output node K<b>12</b> and a node K<b>13</b> receives the delayed reference clock D_CLKref through a gate, and the transistor Mn<b>24</b> connected between the output node K<b>22</b> and a node K<b>23</b> receives the delayed outer clock D_CLKout through a gate.</p>
  <p num="p-0055">The PFD according to the present embodiment has the same operation characteristic as that of <figref idrefs="DRAWINGS">FIG. 5</figref>, and the cutoff frequency becomes td<b>5</b>*fclk*2π&lt;π, which is different from that for the PFD of <figref idrefs="DRAWINGS">FIG. 6</figref>. Therefore, the cutoff frequency is twice higher than that for the PFD of <figref idrefs="DRAWINGS">FIG. 6</figref>. This is the same cutoff frequency as that for the conventional PFD arranged as shown in <figref idrefs="DRAWINGS">FIG. 4</figref>.</p>
  <p num="p-0056">The PFD according to the present invention has almost the same power consumption and noise characteristic as the PFD of <figref idrefs="DRAWINGS">FIG. 6</figref>, so that it has a better performance than the PFD of <figref idrefs="DRAWINGS">FIG. 4</figref>. However, since the PFD of <figref idrefs="DRAWINGS">FIG. 8</figref> has two more transistors Mn<b>14</b> and Mn<b>24</b> that the PFD of <figref idrefs="DRAWINGS">FIG. 6</figref>, the PFD of <figref idrefs="DRAWINGS">FIG. 8</figref> is preferably operated at a high frequency where the PFD of <figref idrefs="DRAWINGS">FIG. 6</figref> is difficult to be operated.</p>
  <p num="p-0057">As described above, a phase frequency detector of the present invention uses a dynamic logic and a delay circuit so that the effective control signal can be output even when a phase difference between two clock signals is significantly close to 360 degrees. Therefore, a phase range of the input signal with which the effective control signal can be obtained is wide so that high frequency operation is available and a low power consumption and a low noise characteristic can be achieved due to a fast phase lock, a low power consumption of the dynamic logic, and a fast signal transmission.</p>
  <p num="p-0058">As described above, exemplary embodiments of the present invention have been described with reference to the detailed description and the drawings. Terms are used for illustration only, and should not be construed to limit the scope of the present invention described in the claims. Therefore, those skilled in the art will appreciate that a variety of modifications and equivalents thereto can be made. Accordingly, the scope of the present invention will be defined to the subject matter of the following claims.</p>
</div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5317283">US5317283</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 8, 1993</td><td class="patent-data-table-td patent-date-value">May 31, 1994</td><td class="patent-data-table-td ">Nokia Mobile Phones, Ltd.</td><td class="patent-data-table-td ">Method to reduce noise in PLL frequency synthesis</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5373255">US5373255</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jul 28, 1993</td><td class="patent-data-table-td patent-date-value">Dec 13, 1994</td><td class="patent-data-table-td ">Motorola, Inc.</td><td class="patent-data-table-td ">Low-power, jitter-compensated phase locked loop and method therefor</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5592109">US5592109</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 14, 1995</td><td class="patent-data-table-td patent-date-value">Jan 7, 1997</td><td class="patent-data-table-td ">Mitsubishi Denki Kabushiki Kaisha</td><td class="patent-data-table-td ">For detecting a phase difference</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5661419">US5661419</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 23, 1996</td><td class="patent-data-table-td patent-date-value">Aug 26, 1997</td><td class="patent-data-table-td ">Sun Microsystems, Inc.</td><td class="patent-data-table-td ">Dynamic phase-frequency detector circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5736872">US5736872</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 31, 1996</td><td class="patent-data-table-td patent-date-value">Apr 7, 1998</td><td class="patent-data-table-td ">Sgs-Thomson Microelectronics S.A.</td><td class="patent-data-table-td ">Low voltage high speed phase frequency detector</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5896066">US5896066</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 24, 1996</td><td class="patent-data-table-td patent-date-value">Apr 20, 1999</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">PLL synthesizer having a reset circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5963058">US5963058</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 19, 1997</td><td class="patent-data-table-td patent-date-value">Oct 5, 1999</td><td class="patent-data-table-td ">Intel Corporation</td><td class="patent-data-table-td ">Integrated circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6037806">US6037806</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 27, 1998</td><td class="patent-data-table-td patent-date-value">Mar 14, 2000</td><td class="patent-data-table-td ">Texas Instruments Incorporated</td><td class="patent-data-table-td ">High speed phase/frequency detector</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6157263">US6157263</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 16, 1998</td><td class="patent-data-table-td patent-date-value">Dec 5, 2000</td><td class="patent-data-table-td ">Silicon Image, Inc.</td><td class="patent-data-table-td ">High-speed and high-precision phase locked loop having phase detector with dynamic logic structure</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6831485">US6831485</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 16, 2003</td><td class="patent-data-table-td patent-date-value">Dec 14, 2004</td><td class="patent-data-table-td ">National Chiao Tung University</td><td class="patent-data-table-td ">Phase frequency detector with a narrow control pulse</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="npl-citations"></a><div class="patent-section-header"><span class="patent-section-title">Non-Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th colspan="3"class="patent-data-table-th">Reference</th></tr></thead><tr><td class="patent-data-table-td ">1</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Mozhgan Mansuri, et al.; "<a href='http://scholar.google.com/scholar?q="Fast+Frequency+Acquisition+Phase-Frequency+Detectors+for+GSamples%2Fs+Phase-Locked+Loops"'>Fast Frequency Acquisition Phase-Frequency Detectors for GSamples/s Phase-Locked Loops</a>"; IEEE Journal of Solid-State Circuits, vol. 37, No. 10, Oct. 2003, pp. 1331-1334.</td></tr><tr><td class="patent-data-table-td ">2</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Sungjoon Kim, et al.; "<a href='http://scholar.google.com/scholar?q="A+960-Mb%2Fs%2Fpin+Interface+for+Skew-Tolerant+Bus+Using+Low+Jitter+PLL"'>A 960-Mb/s/pin Interface for Skew-Tolerant Bus Using Low Jitter PLL</a>"; IEEE Journal of Solid-State Circuits, vol. 32, No. 5, May 1997, pp. 691-700.</td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7388408">US7388408</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 26, 2006</td><td class="patent-data-table-td patent-date-value">Jun 17, 2008</td><td class="patent-data-table-td ">Via Technologies Inc.</td><td class="patent-data-table-td ">Phase-frequency detector capable of reducing dead zone</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7564315">US7564315</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 9, 2006</td><td class="patent-data-table-td patent-date-value">Jul 21, 2009</td><td class="patent-data-table-td ">Sun Microsystems, Inc.</td><td class="patent-data-table-td ">System and method for pre-charged linear phase-frequency detector</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7750683">US7750683</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Oct 15, 2008</td><td class="patent-data-table-td patent-date-value">Jul 6, 2010</td><td class="patent-data-table-td ">Etron Technology, Inc.</td><td class="patent-data-table-td ">Phase/frequency detector</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7839177">US7839177</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Nov 7, 2008</td><td class="patent-data-table-td patent-date-value">Nov 23, 2010</td><td class="patent-data-table-td ">Altera Corporation</td><td class="patent-data-table-td ">Techniques for phase detection with fast reset</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7940088">US7940088</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 31, 2009</td><td class="patent-data-table-td patent-date-value">May 10, 2011</td><td class="patent-data-table-td ">Pmc-Sierra, Inc.</td><td class="patent-data-table-td ">High speed phase frequency detector</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7952405">US7952405</a></td><td class="patent-data-table-td patent-date-value">Jun 29, 2009</td><td class="patent-data-table-td patent-date-value">May 31, 2011</td><td class="patent-data-table-td ">Hynix Semiconductor Inc.</td><td class="patent-data-table-td ">Semiconductor device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US8643402">US8643402</a></td><td class="patent-data-table-td patent-date-value">Nov 30, 2011</td><td class="patent-data-table-td patent-date-value">Feb 4, 2014</td><td class="patent-data-table-td ">Taiwan Semiconductor Manufacturing Company, Ltd.</td><td class="patent-data-table-td ">Phase frequency detector circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN101615907B?cl=en">CN101615907B</a></td><td class="patent-data-table-td patent-date-value">Jul 31, 2009</td><td class="patent-data-table-td patent-date-value">Jul 11, 2012</td><td class="patent-data-table-td ">钰创科技股份有限公司</td><td class="patent-data-table-td ">Phase/frequency detector</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=mCJ0BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc327/defs327.htm&usg=AFQjCNFoZx7H6EhU2a-QMFPGAY1I73oBzw#C327S003000">327/3</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=mCJ0BAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc327/defs327.htm&usg=AFQjCNFoZx7H6EhU2a-QMFPGAY1I73oBzw#C327S012000">327/12</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=mCJ0BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H03D0013000000">H03D13/00</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=mCJ0BAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G01R0025000000">G01R25/00</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=mCJ0BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H03D13/004">H03D13/004</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=mCJ0BAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H03L7/0891">H03L7/0891</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">H03L7/089C</span>, <span class="nested-value">H03D13/00B1</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Oct 25, 2013</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 13, 2010</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CLAIMS 8 AND 9 ARE CANCELLED. CLAIM 1 IS DETERMINED TO BE PATENTABLE AS AMENDED. CLAIMS 2-7, DEPENDENT ON AN AMENDED CLAIM, ARE DETERMINED TO BE PATENTABLE. NEW CLAIMS 10 AND 11 ARE ADDED AND DETERMINED TO BE PATENTABLE.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 5, 2010</td><td class="patent-data-table-td ">ERR</td><td class="patent-data-table-td ">Erratum</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">&quot;ALL REFERENCE TO REEXAMINATION CERTIFICATE NO. C1 7053666 TO TAK, ET AL OF SEOUL (KR) FOR PHASE FREQUENCY DETECTOR, APPEARING IN THE OFFICIAL GAZETTE OF 20090728, SHOULD BE DELETED SINCE THE REEXAMINATION CERTIFICATE HAS BEEN VACATED.&quot;</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 28, 2009</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jul 28, 2009</td><td class="patent-data-table-td ">FPB1</td><td class="patent-data-table-td ">Expired due to reexamination which canceled all claims</td><td class="patent-data-table-td "></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 19, 2006</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20060707</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Dec 29, 2004</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">ELECTRONICS AND TELECOMMUNICATIONS RESEARCH INSTIT</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TAK, GEUM-YOUNG;HYUN, SEOK-BONG;PARK, KYUNG-HWAN;AND OTHERS;REEL/FRAME:016134/0344</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20041206</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U31_q1ig8yYGxcAP3LTU1Lknn7NNw\u0026id=mCJ0BAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U1HGwdlYjqVMH6US9F92X6dAfgNcg\u0026id=mCJ0BAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U1eitutaTemBp6me0gy0AH3UwAm7A","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Phase_frequency_detector.pdf?id=mCJ0BAABERAJ\u0026output=pdf\u0026sig=ACfU3U3xNopHnsIrWzLnLUgCZVC2LTqhkw"},"sample_url":"http://www.google.com/patents/reader?id=mCJ0BAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>