Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Oct  3 18:57:06 2019
| Host         : Danielitoh running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 5 register/latch pins with no clock driven by root clock pin: nolabel_line42/nolabel_line12/nolabel_line36/clk_1Hz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line45/nolabel_line33/clk_1Hz_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line45/nolabel_line34/u1/slow_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line50/N_eo_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line50/N_eo_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line50/N_eo_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line50/N_eo_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line50/N_eo_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line50/nolabel_line31/u1/slow_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line50/nolabel_line32/u1/slow_clk_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line51/N_sn_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line51/N_sn_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line51/N_sn_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line51/N_sn_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: nolabel_line51/N_sn_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line51/nolabel_line31/u1/slow_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: nolabel_line51/nolabel_line33/u1/slow_clk_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: nolabel_line55/nolabel_line22/nolabel_line34/clk_1Hz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 59 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.266        0.000                      0                  471        0.199        0.000                      0                  471        4.500        0.000                       0                   251  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.266        0.000                      0                  471        0.199        0.000                      0                  471        4.500        0.000                       0                   251  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.266ns  (required time - arrival time)
  Source:                 nolabel_line50/nolabel_line32/u1/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/nolabel_line32/u1/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.890ns (21.450%)  route 3.259ns (78.550%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.624     5.145    nolabel_line50/nolabel_line32/u1/clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  nolabel_line50/nolabel_line32/u1/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  nolabel_line50/nolabel_line32/u1/counter_reg[18]/Q
                         net (fo=2, routed)           0.963     6.626    nolabel_line50/nolabel_line32/u1/counter_reg[18]
    SLICE_X65Y90         LUT6 (Prop_lut6_I0_O)        0.124     6.750 r  nolabel_line50/nolabel_line32/u1/counter[0]_i_7__2/O
                         net (fo=1, routed)           0.433     7.183    nolabel_line50/nolabel_line32/u1/counter[0]_i_7__2_n_0
    SLICE_X65Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.307 r  nolabel_line50/nolabel_line32/u1/counter[0]_i_3__2/O
                         net (fo=2, routed)           0.958     8.265    nolabel_line50/nolabel_line32/u1/counter[0]_i_3__2_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.389 r  nolabel_line50/nolabel_line32/u1/counter[0]_i_1__2/O
                         net (fo=27, routed)          0.905     9.294    nolabel_line50/nolabel_line32/u1/counter[0]_i_1__2_n_0
    SLICE_X64Y90         FDRE                                         r  nolabel_line50/nolabel_line32/u1/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.507    14.848    nolabel_line50/nolabel_line32/u1/clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  nolabel_line50/nolabel_line32/u1/counter_reg[20]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y90         FDRE (Setup_fdre_C_R)       -0.524    14.561    nolabel_line50/nolabel_line32/u1/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  5.266    

Slack (MET) :             5.266ns  (required time - arrival time)
  Source:                 nolabel_line50/nolabel_line32/u1/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/nolabel_line32/u1/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.890ns (21.450%)  route 3.259ns (78.550%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.624     5.145    nolabel_line50/nolabel_line32/u1/clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  nolabel_line50/nolabel_line32/u1/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  nolabel_line50/nolabel_line32/u1/counter_reg[18]/Q
                         net (fo=2, routed)           0.963     6.626    nolabel_line50/nolabel_line32/u1/counter_reg[18]
    SLICE_X65Y90         LUT6 (Prop_lut6_I0_O)        0.124     6.750 r  nolabel_line50/nolabel_line32/u1/counter[0]_i_7__2/O
                         net (fo=1, routed)           0.433     7.183    nolabel_line50/nolabel_line32/u1/counter[0]_i_7__2_n_0
    SLICE_X65Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.307 r  nolabel_line50/nolabel_line32/u1/counter[0]_i_3__2/O
                         net (fo=2, routed)           0.958     8.265    nolabel_line50/nolabel_line32/u1/counter[0]_i_3__2_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.389 r  nolabel_line50/nolabel_line32/u1/counter[0]_i_1__2/O
                         net (fo=27, routed)          0.905     9.294    nolabel_line50/nolabel_line32/u1/counter[0]_i_1__2_n_0
    SLICE_X64Y90         FDRE                                         r  nolabel_line50/nolabel_line32/u1/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.507    14.848    nolabel_line50/nolabel_line32/u1/clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  nolabel_line50/nolabel_line32/u1/counter_reg[21]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y90         FDRE (Setup_fdre_C_R)       -0.524    14.561    nolabel_line50/nolabel_line32/u1/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  5.266    

Slack (MET) :             5.266ns  (required time - arrival time)
  Source:                 nolabel_line50/nolabel_line32/u1/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/nolabel_line32/u1/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.890ns (21.450%)  route 3.259ns (78.550%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.624     5.145    nolabel_line50/nolabel_line32/u1/clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  nolabel_line50/nolabel_line32/u1/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  nolabel_line50/nolabel_line32/u1/counter_reg[18]/Q
                         net (fo=2, routed)           0.963     6.626    nolabel_line50/nolabel_line32/u1/counter_reg[18]
    SLICE_X65Y90         LUT6 (Prop_lut6_I0_O)        0.124     6.750 r  nolabel_line50/nolabel_line32/u1/counter[0]_i_7__2/O
                         net (fo=1, routed)           0.433     7.183    nolabel_line50/nolabel_line32/u1/counter[0]_i_7__2_n_0
    SLICE_X65Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.307 r  nolabel_line50/nolabel_line32/u1/counter[0]_i_3__2/O
                         net (fo=2, routed)           0.958     8.265    nolabel_line50/nolabel_line32/u1/counter[0]_i_3__2_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.389 r  nolabel_line50/nolabel_line32/u1/counter[0]_i_1__2/O
                         net (fo=27, routed)          0.905     9.294    nolabel_line50/nolabel_line32/u1/counter[0]_i_1__2_n_0
    SLICE_X64Y90         FDRE                                         r  nolabel_line50/nolabel_line32/u1/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.507    14.848    nolabel_line50/nolabel_line32/u1/clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  nolabel_line50/nolabel_line32/u1/counter_reg[22]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y90         FDRE (Setup_fdre_C_R)       -0.524    14.561    nolabel_line50/nolabel_line32/u1/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  5.266    

Slack (MET) :             5.266ns  (required time - arrival time)
  Source:                 nolabel_line50/nolabel_line32/u1/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/nolabel_line32/u1/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.890ns (21.450%)  route 3.259ns (78.550%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.624     5.145    nolabel_line50/nolabel_line32/u1/clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  nolabel_line50/nolabel_line32/u1/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  nolabel_line50/nolabel_line32/u1/counter_reg[18]/Q
                         net (fo=2, routed)           0.963     6.626    nolabel_line50/nolabel_line32/u1/counter_reg[18]
    SLICE_X65Y90         LUT6 (Prop_lut6_I0_O)        0.124     6.750 r  nolabel_line50/nolabel_line32/u1/counter[0]_i_7__2/O
                         net (fo=1, routed)           0.433     7.183    nolabel_line50/nolabel_line32/u1/counter[0]_i_7__2_n_0
    SLICE_X65Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.307 r  nolabel_line50/nolabel_line32/u1/counter[0]_i_3__2/O
                         net (fo=2, routed)           0.958     8.265    nolabel_line50/nolabel_line32/u1/counter[0]_i_3__2_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.389 r  nolabel_line50/nolabel_line32/u1/counter[0]_i_1__2/O
                         net (fo=27, routed)          0.905     9.294    nolabel_line50/nolabel_line32/u1/counter[0]_i_1__2_n_0
    SLICE_X64Y90         FDRE                                         r  nolabel_line50/nolabel_line32/u1/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.507    14.848    nolabel_line50/nolabel_line32/u1/clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  nolabel_line50/nolabel_line32/u1/counter_reg[23]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X64Y90         FDRE (Setup_fdre_C_R)       -0.524    14.561    nolabel_line50/nolabel_line32/u1/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.561    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  5.266    

Slack (MET) :             5.328ns  (required time - arrival time)
  Source:                 nolabel_line51/N_sn_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line51/N_sn_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.675ns  (logic 2.050ns (43.855%)  route 2.625ns (56.145%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.558     5.079    nolabel_line51/clk_IBUF_BUFG
    SLICE_X57Y92         FDRE                                         r  nolabel_line51/N_sn_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y92         FDRE (Prop_fdre_C_Q)         0.456     5.535 f  nolabel_line51/N_sn_reg[4]/Q
                         net (fo=13, routed)          1.220     6.755    nolabel_line51/N_sn[4]
    SLICE_X58Y91         LUT2 (Prop_lut2_I1_O)        0.153     6.908 r  nolabel_line51/cruce_sn_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.520     7.427    nolabel_line51/cruce_sn_OBUF_inst_i_3_n_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I0_O)        0.327     7.754 r  nolabel_line51/cruce_sn_OBUF_inst_i_2/O
                         net (fo=2, routed)           0.310     8.064    nolabel_line51/N_sn_reg[5]_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I1_O)        0.124     8.188 r  nolabel_line51/N_sn[4]_i_6/O
                         net (fo=1, routed)           0.575     8.763    nolabel_line51/N_sn[4]_i_6_n_0
    SLICE_X57Y92         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     9.419 r  nolabel_line51/N_sn_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.419    nolabel_line51/N_sn_reg[4]_i_1_n_0
    SLICE_X57Y93         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.753 r  nolabel_line51/N_sn_reg[6]_i_2/O[1]
                         net (fo=1, routed)           0.000     9.753    nolabel_line51/N_sn_reg[6]_i_2_n_6
    SLICE_X57Y93         FDRE                                         r  nolabel_line51/N_sn_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.443    14.784    nolabel_line51/clk_IBUF_BUFG
    SLICE_X57Y93         FDRE                                         r  nolabel_line51/N_sn_reg[6]/C
                         clock pessimism              0.271    15.055    
                         clock uncertainty           -0.035    15.020    
    SLICE_X57Y93         FDRE (Setup_fdre_C_D)        0.062    15.082    nolabel_line51/N_sn_reg[6]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                          -9.753    
  -------------------------------------------------------------------
                         slack                                  5.328    

Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 nolabel_line50/N_eo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/N_eo_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 1.064ns (24.711%)  route 3.242ns (75.289%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.624     5.145    nolabel_line50/clk_IBUF_BUFG
    SLICE_X59Y91         FDRE                                         r  nolabel_line50/N_eo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  nolabel_line50/N_eo_reg[4]/Q
                         net (fo=12, routed)          1.042     6.643    nolabel_line50/N_eo[4]
    SLICE_X58Y92         LUT4 (Prop_lut4_I0_O)        0.152     6.795 r  nolabel_line50/cruce_eo_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.817     7.611    nolabel_line50/cruce_eo_OBUF_inst_i_3_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I5_O)        0.332     7.943 r  nolabel_line50/cruce_eo_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.470     8.413    nolabel_line50/nolabel_line32/d2/cruce_eo_OBUF
    SLICE_X58Y87         LUT3 (Prop_lut3_I0_O)        0.124     8.537 r  nolabel_line50/nolabel_line32/d2/N_eo[6]_i_1/O
                         net (fo=7, routed)           0.914     9.451    nolabel_line50/nolabel_line32_n_0
    SLICE_X59Y92         FDRE                                         r  nolabel_line50/N_eo_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.507    14.848    nolabel_line50/clk_IBUF_BUFG
    SLICE_X59Y92         FDRE                                         r  nolabel_line50/N_eo_reg[5]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X59Y92         FDRE (Setup_fdre_C_CE)      -0.205    14.880    nolabel_line50/N_eo_reg[5]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                  5.429    

Slack (MET) :             5.429ns  (required time - arrival time)
  Source:                 nolabel_line50/N_eo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/N_eo_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.306ns  (logic 1.064ns (24.711%)  route 3.242ns (75.289%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.624     5.145    nolabel_line50/clk_IBUF_BUFG
    SLICE_X59Y91         FDRE                                         r  nolabel_line50/N_eo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y91         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  nolabel_line50/N_eo_reg[4]/Q
                         net (fo=12, routed)          1.042     6.643    nolabel_line50/N_eo[4]
    SLICE_X58Y92         LUT4 (Prop_lut4_I0_O)        0.152     6.795 r  nolabel_line50/cruce_eo_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.817     7.611    nolabel_line50/cruce_eo_OBUF_inst_i_3_n_0
    SLICE_X58Y90         LUT6 (Prop_lut6_I5_O)        0.332     7.943 r  nolabel_line50/cruce_eo_OBUF_inst_i_1/O
                         net (fo=3, routed)           0.470     8.413    nolabel_line50/nolabel_line32/d2/cruce_eo_OBUF
    SLICE_X58Y87         LUT3 (Prop_lut3_I0_O)        0.124     8.537 r  nolabel_line50/nolabel_line32/d2/N_eo[6]_i_1/O
                         net (fo=7, routed)           0.914     9.451    nolabel_line50/nolabel_line32_n_0
    SLICE_X59Y92         FDRE                                         r  nolabel_line50/N_eo_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.507    14.848    nolabel_line50/clk_IBUF_BUFG
    SLICE_X59Y92         FDRE                                         r  nolabel_line50/N_eo_reg[6]/C
                         clock pessimism              0.272    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X59Y92         FDRE (Setup_fdre_C_CE)      -0.205    14.880    nolabel_line50/N_eo_reg[6]
  -------------------------------------------------------------------
                         required time                         14.880    
                         arrival time                          -9.451    
  -------------------------------------------------------------------
                         slack                                  5.429    

Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 nolabel_line50/nolabel_line32/u1/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/nolabel_line32/u1/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.890ns (22.190%)  route 3.121ns (77.810%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.624     5.145    nolabel_line50/nolabel_line32/u1/clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  nolabel_line50/nolabel_line32/u1/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  nolabel_line50/nolabel_line32/u1/counter_reg[18]/Q
                         net (fo=2, routed)           0.963     6.626    nolabel_line50/nolabel_line32/u1/counter_reg[18]
    SLICE_X65Y90         LUT6 (Prop_lut6_I0_O)        0.124     6.750 r  nolabel_line50/nolabel_line32/u1/counter[0]_i_7__2/O
                         net (fo=1, routed)           0.433     7.183    nolabel_line50/nolabel_line32/u1/counter[0]_i_7__2_n_0
    SLICE_X65Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.307 r  nolabel_line50/nolabel_line32/u1/counter[0]_i_3__2/O
                         net (fo=2, routed)           0.958     8.265    nolabel_line50/nolabel_line32/u1/counter[0]_i_3__2_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.389 r  nolabel_line50/nolabel_line32/u1/counter[0]_i_1__2/O
                         net (fo=27, routed)          0.766     9.156    nolabel_line50/nolabel_line32/u1/counter[0]_i_1__2_n_0
    SLICE_X64Y89         FDRE                                         r  nolabel_line50/nolabel_line32/u1/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.507    14.848    nolabel_line50/nolabel_line32/u1/clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  nolabel_line50/nolabel_line32/u1/counter_reg[16]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X64Y89         FDRE (Setup_fdre_C_R)       -0.524    14.586    nolabel_line50/nolabel_line32/u1/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.156    
  -------------------------------------------------------------------
                         slack                                  5.430    

Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 nolabel_line50/nolabel_line32/u1/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/nolabel_line32/u1/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.890ns (22.190%)  route 3.121ns (77.810%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.624     5.145    nolabel_line50/nolabel_line32/u1/clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  nolabel_line50/nolabel_line32/u1/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  nolabel_line50/nolabel_line32/u1/counter_reg[18]/Q
                         net (fo=2, routed)           0.963     6.626    nolabel_line50/nolabel_line32/u1/counter_reg[18]
    SLICE_X65Y90         LUT6 (Prop_lut6_I0_O)        0.124     6.750 r  nolabel_line50/nolabel_line32/u1/counter[0]_i_7__2/O
                         net (fo=1, routed)           0.433     7.183    nolabel_line50/nolabel_line32/u1/counter[0]_i_7__2_n_0
    SLICE_X65Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.307 r  nolabel_line50/nolabel_line32/u1/counter[0]_i_3__2/O
                         net (fo=2, routed)           0.958     8.265    nolabel_line50/nolabel_line32/u1/counter[0]_i_3__2_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.389 r  nolabel_line50/nolabel_line32/u1/counter[0]_i_1__2/O
                         net (fo=27, routed)          0.766     9.156    nolabel_line50/nolabel_line32/u1/counter[0]_i_1__2_n_0
    SLICE_X64Y89         FDRE                                         r  nolabel_line50/nolabel_line32/u1/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.507    14.848    nolabel_line50/nolabel_line32/u1/clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  nolabel_line50/nolabel_line32/u1/counter_reg[17]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X64Y89         FDRE (Setup_fdre_C_R)       -0.524    14.586    nolabel_line50/nolabel_line32/u1/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.156    
  -------------------------------------------------------------------
                         slack                                  5.430    

Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 nolabel_line50/nolabel_line32/u1/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/nolabel_line32/u1/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.011ns  (logic 0.890ns (22.190%)  route 3.121ns (77.810%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.624     5.145    nolabel_line50/nolabel_line32/u1/clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  nolabel_line50/nolabel_line32/u1/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y89         FDRE (Prop_fdre_C_Q)         0.518     5.663 r  nolabel_line50/nolabel_line32/u1/counter_reg[18]/Q
                         net (fo=2, routed)           0.963     6.626    nolabel_line50/nolabel_line32/u1/counter_reg[18]
    SLICE_X65Y90         LUT6 (Prop_lut6_I0_O)        0.124     6.750 r  nolabel_line50/nolabel_line32/u1/counter[0]_i_7__2/O
                         net (fo=1, routed)           0.433     7.183    nolabel_line50/nolabel_line32/u1/counter[0]_i_7__2_n_0
    SLICE_X65Y90         LUT4 (Prop_lut4_I0_O)        0.124     7.307 r  nolabel_line50/nolabel_line32/u1/counter[0]_i_3__2/O
                         net (fo=2, routed)           0.958     8.265    nolabel_line50/nolabel_line32/u1/counter[0]_i_3__2_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I0_O)        0.124     8.389 r  nolabel_line50/nolabel_line32/u1/counter[0]_i_1__2/O
                         net (fo=27, routed)          0.766     9.156    nolabel_line50/nolabel_line32/u1/counter[0]_i_1__2_n_0
    SLICE_X64Y89         FDRE                                         r  nolabel_line50/nolabel_line32/u1/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         1.507    14.848    nolabel_line50/nolabel_line32/u1/clk_IBUF_BUFG
    SLICE_X64Y89         FDRE                                         r  nolabel_line50/nolabel_line32/u1/counter_reg[18]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X64Y89         FDRE (Setup_fdre_C_R)       -0.524    14.586    nolabel_line50/nolabel_line32/u1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.586    
                         arrival time                          -9.156    
  -------------------------------------------------------------------
                         slack                                  5.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 nolabel_line50/nolabel_line31/u1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/nolabel_line31/u1/slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.923%)  route 0.094ns (31.077%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.588     1.471    nolabel_line50/nolabel_line31/u1/clk_IBUF_BUFG
    SLICE_X60Y86         FDRE                                         r  nolabel_line50/nolabel_line31/u1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y86         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  nolabel_line50/nolabel_line31/u1/counter_reg[12]/Q
                         net (fo=3, routed)           0.094     1.729    nolabel_line50/nolabel_line31/u1/counter_reg[12]
    SLICE_X61Y86         LUT6 (Prop_lut6_I2_O)        0.045     1.774 r  nolabel_line50/nolabel_line31/u1/slow_clk_i_1__1/O
                         net (fo=1, routed)           0.000     1.774    nolabel_line50/nolabel_line31/u1/slow_clk_i_1__1_n_0
    SLICE_X61Y86         FDRE                                         r  nolabel_line50/nolabel_line31/u1/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.856     1.984    nolabel_line50/nolabel_line31/u1/clk_IBUF_BUFG
    SLICE_X61Y86         FDRE                                         r  nolabel_line50/nolabel_line31/u1/slow_clk_reg/C
                         clock pessimism             -0.500     1.484    
    SLICE_X61Y86         FDRE (Hold_fdre_C_D)         0.091     1.575    nolabel_line50/nolabel_line31/u1/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 nolabel_line51/nolabel_line31/u1/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line51/nolabel_line31/u1/slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.209ns (57.478%)  route 0.155ns (42.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.561     1.444    nolabel_line51/nolabel_line31/u1/clk_IBUF_BUFG
    SLICE_X54Y87         FDRE                                         r  nolabel_line51/nolabel_line31/u1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y87         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  nolabel_line51/nolabel_line31/u1/counter_reg[13]/Q
                         net (fo=3, routed)           0.155     1.763    nolabel_line51/nolabel_line31/u1/counter_reg[13]
    SLICE_X56Y87         LUT6 (Prop_lut6_I1_O)        0.045     1.808 r  nolabel_line51/nolabel_line31/u1/slow_clk_i_1__3/O
                         net (fo=1, routed)           0.000     1.808    nolabel_line51/nolabel_line31/u1/slow_clk_i_1__3_n_0
    SLICE_X56Y87         FDRE                                         r  nolabel_line51/nolabel_line31/u1/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.830     1.958    nolabel_line51/nolabel_line31/u1/clk_IBUF_BUFG
    SLICE_X56Y87         FDRE                                         r  nolabel_line51/nolabel_line31/u1/slow_clk_reg/C
                         clock pessimism             -0.478     1.480    
    SLICE_X56Y87         FDRE (Hold_fdre_C_D)         0.120     1.600    nolabel_line51/nolabel_line31/u1/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 nolabel_line45/nolabel_line34/u1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/nolabel_line34/u1/slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.395%)  route 0.162ns (46.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.562     1.445    nolabel_line45/nolabel_line34/u1/clk_IBUF_BUFG
    SLICE_X57Y85         FDRE                                         r  nolabel_line45/nolabel_line34/u1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line45/nolabel_line34/u1/counter_reg[12]/Q
                         net (fo=3, routed)           0.162     1.749    nolabel_line45/nolabel_line34/u1/counter_reg[12]
    SLICE_X56Y84         LUT6 (Prop_lut6_I2_O)        0.045     1.794 r  nolabel_line45/nolabel_line34/u1/slow_clk_i_1/O
                         net (fo=1, routed)           0.000     1.794    nolabel_line45/nolabel_line34/u1/slow_clk_i_1_n_0
    SLICE_X56Y84         FDRE                                         r  nolabel_line45/nolabel_line34/u1/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.828     1.956    nolabel_line45/nolabel_line34/u1/clk_IBUF_BUFG
    SLICE_X56Y84         FDRE                                         r  nolabel_line45/nolabel_line34/u1/slow_clk_reg/C
                         clock pessimism             -0.497     1.459    
    SLICE_X56Y84         FDRE (Hold_fdre_C_D)         0.120     1.579    nolabel_line45/nolabel_line34/u1/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 nolabel_line50/nolabel_line32/u1/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line50/nolabel_line32/u1/slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.209ns (60.757%)  route 0.135ns (39.243%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.591     1.474    nolabel_line50/nolabel_line32/u1/clk_IBUF_BUFG
    SLICE_X64Y88         FDRE                                         r  nolabel_line50/nolabel_line32/u1/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y88         FDRE (Prop_fdre_C_Q)         0.164     1.638 r  nolabel_line50/nolabel_line32/u1/counter_reg[12]/Q
                         net (fo=3, routed)           0.135     1.773    nolabel_line50/nolabel_line32/u1/counter_reg[12]
    SLICE_X65Y87         LUT6 (Prop_lut6_I2_O)        0.045     1.818 r  nolabel_line50/nolabel_line32/u1/slow_clk_i_1__0/O
                         net (fo=1, routed)           0.000     1.818    nolabel_line50/nolabel_line32/u1/slow_clk_i_1__0_n_0
    SLICE_X65Y87         FDRE                                         r  nolabel_line50/nolabel_line32/u1/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.859     1.987    nolabel_line50/nolabel_line32/u1/clk_IBUF_BUFG
    SLICE_X65Y87         FDRE                                         r  nolabel_line50/nolabel_line32/u1/slow_clk_reg/C
                         clock pessimism             -0.499     1.488    
    SLICE_X65Y87         FDRE (Hold_fdre_C_D)         0.091     1.579    nolabel_line50/nolabel_line32/u1/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 nolabel_line51/nolabel_line33/u1/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line51/nolabel_line33/u1/slow_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.862%)  route 0.220ns (54.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.561     1.444    nolabel_line51/nolabel_line33/u1/clk_IBUF_BUFG
    SLICE_X55Y87         FDRE                                         r  nolabel_line51/nolabel_line33/u1/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y87         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  nolabel_line51/nolabel_line33/u1/counter_reg[13]/Q
                         net (fo=3, routed)           0.220     1.805    nolabel_line51/nolabel_line33/u1/counter_reg[13]
    SLICE_X56Y86         LUT6 (Prop_lut6_I1_O)        0.045     1.850 r  nolabel_line51/nolabel_line33/u1/slow_clk_i_1__2/O
                         net (fo=1, routed)           0.000     1.850    nolabel_line51/nolabel_line33/u1/slow_clk_i_1__2_n_0
    SLICE_X56Y86         FDRE                                         r  nolabel_line51/nolabel_line33/u1/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.829     1.957    nolabel_line51/nolabel_line33/u1/clk_IBUF_BUFG
    SLICE_X56Y86         FDRE                                         r  nolabel_line51/nolabel_line33/u1/slow_clk_reg/C
                         clock pessimism             -0.478     1.479    
    SLICE_X56Y86         FDRE (Hold_fdre_C_D)         0.120     1.599    nolabel_line51/nolabel_line33/u1/slow_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.850    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 nolabel_line51/N_sn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line51/N_sn_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.565     1.448    nolabel_line51/clk_IBUF_BUFG
    SLICE_X57Y91         FDRE                                         r  nolabel_line51/N_sn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y91         FDRE (Prop_fdre_C_Q)         0.141     1.589 f  nolabel_line51/N_sn_reg[0]/Q
                         net (fo=5, routed)           0.179     1.769    nolabel_line51/N_sn_reg[0]_0[0]
    SLICE_X57Y91         LUT1 (Prop_lut1_I0_O)        0.042     1.811 r  nolabel_line51/N_sn[0]_i_1/O
                         net (fo=1, routed)           0.000     1.811    nolabel_line51/N_sn[0]_i_1_n_0
    SLICE_X57Y91         FDRE                                         r  nolabel_line51/N_sn_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.833     1.961    nolabel_line51/clk_IBUF_BUFG
    SLICE_X57Y91         FDRE                                         r  nolabel_line51/N_sn_reg[0]/C
                         clock pessimism             -0.513     1.448    
    SLICE_X57Y91         FDRE (Hold_fdre_C_D)         0.105     1.553    nolabel_line51/N_sn_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line45/nolabel_line34/u1/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/nolabel_line34/u1/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.563     1.446    nolabel_line45/nolabel_line34/u1/clk_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  nolabel_line45/nolabel_line34/u1/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  nolabel_line45/nolabel_line34/u1/counter_reg[23]/Q
                         net (fo=2, routed)           0.117     1.704    nolabel_line45/nolabel_line34/u1/counter_reg[23]
    SLICE_X57Y87         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  nolabel_line45/nolabel_line34/u1/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    nolabel_line45/nolabel_line34/u1/counter_reg[20]_i_1_n_4
    SLICE_X57Y87         FDRE                                         r  nolabel_line45/nolabel_line34/u1/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.830     1.958    nolabel_line45/nolabel_line34/u1/clk_IBUF_BUFG
    SLICE_X57Y87         FDRE                                         r  nolabel_line45/nolabel_line34/u1/counter_reg[23]/C
                         clock pessimism             -0.512     1.446    
    SLICE_X57Y87         FDRE (Hold_fdre_C_D)         0.105     1.551    nolabel_line45/nolabel_line34/u1/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line42/nolabel_line12/nolabel_line36/clk_1Hz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line42/nolabel_line12/nolabel_line36/clk_1Hz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.566     1.449    nolabel_line42/nolabel_line12/nolabel_line36/clk_IBUF_BUFG
    SLICE_X57Y94         FDRE                                         r  nolabel_line42/nolabel_line12/nolabel_line36/clk_1Hz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  nolabel_line42/nolabel_line12/nolabel_line36/clk_1Hz_reg/Q
                         net (fo=6, routed)           0.168     1.758    nolabel_line42/nolabel_line12/nolabel_line36/clk_1Hz_reg_0
    SLICE_X57Y94         LUT5 (Prop_lut5_I4_O)        0.045     1.803 r  nolabel_line42/nolabel_line12/nolabel_line36/clk_1Hz_i_1/O
                         net (fo=1, routed)           0.000     1.803    nolabel_line42/nolabel_line12/nolabel_line36/clk_1Hz_i_1_n_0
    SLICE_X57Y94         FDRE                                         r  nolabel_line42/nolabel_line12/nolabel_line36/clk_1Hz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.834     1.962    nolabel_line42/nolabel_line12/nolabel_line36/clk_IBUF_BUFG
    SLICE_X57Y94         FDRE                                         r  nolabel_line42/nolabel_line12/nolabel_line36/clk_1Hz_reg/C
                         clock pessimism             -0.513     1.449    
    SLICE_X57Y94         FDRE (Hold_fdre_C_D)         0.091     1.540    nolabel_line42/nolabel_line12/nolabel_line36/clk_1Hz_reg
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line45/nolabel_line33/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/nolabel_line33/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.560     1.443    nolabel_line45/nolabel_line33/clk_IBUF_BUFG
    SLICE_X53Y86         FDRE                                         r  nolabel_line45/nolabel_line33/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y86         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  nolabel_line45/nolabel_line33/counter_reg[4]/Q
                         net (fo=2, routed)           0.119     1.704    nolabel_line45/nolabel_line33/counter[4]
    SLICE_X53Y86         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  nolabel_line45/nolabel_line33/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.812    nolabel_line45/nolabel_line33/data0[4]
    SLICE_X53Y86         FDRE                                         r  nolabel_line45/nolabel_line33/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.829     1.957    nolabel_line45/nolabel_line33/clk_IBUF_BUFG
    SLICE_X53Y86         FDRE                                         r  nolabel_line45/nolabel_line33/counter_reg[4]/C
                         clock pessimism             -0.514     1.443    
    SLICE_X53Y86         FDRE (Hold_fdre_C_D)         0.105     1.548    nolabel_line45/nolabel_line33/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 nolabel_line45/nolabel_line34/u1/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line45/nolabel_line34/u1/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.562     1.445    nolabel_line45/nolabel_line34/u1/clk_IBUF_BUFG
    SLICE_X57Y85         FDRE                                         r  nolabel_line45/nolabel_line34/u1/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  nolabel_line45/nolabel_line34/u1/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.706    nolabel_line45/nolabel_line34/u1/counter_reg[15]
    SLICE_X57Y85         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  nolabel_line45/nolabel_line34/u1/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    nolabel_line45/nolabel_line34/u1/counter_reg[12]_i_1_n_4
    SLICE_X57Y85         FDRE                                         r  nolabel_line45/nolabel_line34/u1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=250, routed)         0.829     1.957    nolabel_line45/nolabel_line34/u1/clk_IBUF_BUFG
    SLICE_X57Y85         FDRE                                         r  nolabel_line45/nolabel_line34/u1/counter_reg[15]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X57Y85         FDRE (Hold_fdre_C_D)         0.105     1.550    nolabel_line45/nolabel_line34/u1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y89   nolabel_line42/lights_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y90   nolabel_line42/lights_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y89   nolabel_line42/lights_reg[1]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y90   nolabel_line42/lights_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y89   nolabel_line42/lights_reg[2]_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y89   nolabel_line42/lights_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X54Y93   nolabel_line42/lights_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y93   nolabel_line42/nolabel_line12/nolabel_line36/counter_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y89   nolabel_line45/nolabel_line33/clk_1Hz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y90   nolabel_line50/N_eo_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y88   nolabel_line50/nolabel_line31/u1/counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y88   nolabel_line50/nolabel_line31/u1/counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y85   nolabel_line50/nolabel_line32/u1/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y85   nolabel_line50/nolabel_line32/u1/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y86   nolabel_line50/nolabel_line32/u1/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y86   nolabel_line50/nolabel_line32/u1/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y89   nolabel_line55/nolabel_line22/nolabel_line34/counter_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y88   nolabel_line50/nolabel_line31/u1/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y88   nolabel_line50/nolabel_line31/u1/counter_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y89   nolabel_line42/lights_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y90   nolabel_line42/lights_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y89   nolabel_line42/lights_reg[1]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y90   nolabel_line42/lights_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y89   nolabel_line42/lights_reg[2]_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y89   nolabel_line42/lights_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y89   nolabel_line45/nolabel_line33/clk_1Hz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y89   nolabel_line45/nolabel_line33/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y88   nolabel_line45/nolabel_line33/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X53Y88   nolabel_line45/nolabel_line33/counter_reg[11]/C



