// Seed: 2768975778
module module_0 (
    output uwire id_0,
    input supply0 id_1,
    input wand id_2,
    input wire id_3,
    output wire id_4,
    input supply0 id_5,
    output supply1 id_6
    , id_8
);
  wire id_9;
endmodule
module module_1 (
    input wand id_0,
    output tri1 id_1,
    output supply0 id_2,
    output tri1 id_3,
    input supply1 id_4,
    output wor id_5
    , id_14,
    input supply1 id_6,
    output supply0 id_7,
    output wire id_8,
    output tri0 id_9,
    output tri1 id_10,
    input tri0 id_11
    , id_15,
    output wor id_12
);
  assign id_3 = id_14 || 1;
  module_0(
      id_8, id_11, id_4, id_4, id_9, id_4, id_7
  );
endmodule
