Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Sat Oct 25 08:51:54 2025
| Host         : LENOVO8309 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file div_fre_1s_timing_summary_routed.rpt -pb div_fre_1s_timing_summary_routed.pb -rpx div_fre_1s_timing_summary_routed.rpx -warn_on_violation
| Design       : div_fre_1s
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    4           
TIMING-18  Warning   Missing input or output delay   1           
TIMING-20  Warning   Non-clocked latch               2           
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (65)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (65)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: resetint_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u1/dataout_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u1/dataout_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u1/dataout_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u1/dataout_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u1/dataout_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u1/dataout_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u1/dataout_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u1/dataout_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u1/dataout_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u1/dataout_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u1/dataout_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u1/dataout_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u1/dataout_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u1/dataout_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u1/dataout_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u1/dataout_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u1/dataout_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u1/dataout_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u1/dataout_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u1/dataout_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u1/dataout_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u1/dataout_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u1/dataout_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u1/dataout_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u1/dataout_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u1/dataout_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u1/dataout_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u1/dataout_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u1/dataout_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u1/dataout_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u1/dataout_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: u1/dataout_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.328        0.000                      0                   32        0.261        0.000                      0                   32        4.500        0.000                       0                    33  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.328        0.000                      0                   32        0.261        0.000                      0                   32        4.500        0.000                       0                    33  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.328ns  (required time - arrival time)
  Source:                 u1/dataout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dataout_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.670ns  (logic 1.920ns (71.922%)  route 0.750ns (28.078%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.634     5.155    u1/clock
    SLICE_X3Y12          FDCE                                         r  u1/dataout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  u1/dataout_reg[9]/Q
                         net (fo=4, routed)           0.750     6.361    u1/cuenta[9]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.035 r  u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    u1/dataout_reg[8]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.149    u1/dataout_reg[12]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.263    u1/dataout_reg[16]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  u1/dataout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.377    u1/dataout_reg[20]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  u1/dataout_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.491    u1/dataout_reg[24]_i_1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.825 r  u1/dataout_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.825    u1/dataout_reg[28]_i_1_n_6
    SLICE_X3Y17          FDCE                                         r  u1/dataout_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.511    14.852    u1/clock
    SLICE_X3Y17          FDCE                                         r  u1/dataout_reg[29]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y17          FDCE (Setup_fdce_C_D)        0.062    15.153    u1/dataout_reg[29]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -7.825    
  -------------------------------------------------------------------
                         slack                                  7.328    

Slack (MET) :             7.349ns  (required time - arrival time)
  Source:                 u1/dataout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dataout_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.649ns  (logic 1.899ns (71.700%)  route 0.750ns (28.300%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.634     5.155    u1/clock
    SLICE_X3Y12          FDCE                                         r  u1/dataout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  u1/dataout_reg[9]/Q
                         net (fo=4, routed)           0.750     6.361    u1/cuenta[9]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.035 r  u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    u1/dataout_reg[8]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.149    u1/dataout_reg[12]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.263    u1/dataout_reg[16]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  u1/dataout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.377    u1/dataout_reg[20]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  u1/dataout_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.491    u1/dataout_reg[24]_i_1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.804 r  u1/dataout_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.804    u1/dataout_reg[28]_i_1_n_4
    SLICE_X3Y17          FDCE                                         r  u1/dataout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.511    14.852    u1/clock
    SLICE_X3Y17          FDCE                                         r  u1/dataout_reg[31]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y17          FDCE (Setup_fdce_C_D)        0.062    15.153    u1/dataout_reg[31]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -7.804    
  -------------------------------------------------------------------
                         slack                                  7.349    

Slack (MET) :             7.423ns  (required time - arrival time)
  Source:                 u1/dataout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dataout_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.575ns  (logic 1.825ns (70.886%)  route 0.750ns (29.114%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.634     5.155    u1/clock
    SLICE_X3Y12          FDCE                                         r  u1/dataout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  u1/dataout_reg[9]/Q
                         net (fo=4, routed)           0.750     6.361    u1/cuenta[9]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.035 r  u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    u1/dataout_reg[8]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.149    u1/dataout_reg[12]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.263    u1/dataout_reg[16]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  u1/dataout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.377    u1/dataout_reg[20]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  u1/dataout_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.491    u1/dataout_reg[24]_i_1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.730 r  u1/dataout_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.730    u1/dataout_reg[28]_i_1_n_5
    SLICE_X3Y17          FDCE                                         r  u1/dataout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.511    14.852    u1/clock
    SLICE_X3Y17          FDCE                                         r  u1/dataout_reg[30]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y17          FDCE (Setup_fdce_C_D)        0.062    15.153    u1/dataout_reg[30]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -7.730    
  -------------------------------------------------------------------
                         slack                                  7.423    

Slack (MET) :             7.439ns  (required time - arrival time)
  Source:                 u1/dataout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dataout_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.559ns  (logic 1.809ns (70.704%)  route 0.750ns (29.296%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.634     5.155    u1/clock
    SLICE_X3Y12          FDCE                                         r  u1/dataout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  u1/dataout_reg[9]/Q
                         net (fo=4, routed)           0.750     6.361    u1/cuenta[9]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.035 r  u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    u1/dataout_reg[8]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.149    u1/dataout_reg[12]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.263    u1/dataout_reg[16]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  u1/dataout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.377    u1/dataout_reg[20]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.491 r  u1/dataout_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.491    u1/dataout_reg[24]_i_1_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.714 r  u1/dataout_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.714    u1/dataout_reg[28]_i_1_n_7
    SLICE_X3Y17          FDCE                                         r  u1/dataout_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.511    14.852    u1/clock
    SLICE_X3Y17          FDCE                                         r  u1/dataout_reg[28]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X3Y17          FDCE (Setup_fdce_C_D)        0.062    15.153    u1/dataout_reg[28]
  -------------------------------------------------------------------
                         required time                         15.153    
                         arrival time                          -7.714    
  -------------------------------------------------------------------
                         slack                                  7.439    

Slack (MET) :             7.443ns  (required time - arrival time)
  Source:                 u1/dataout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dataout_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.556ns  (logic 1.806ns (70.670%)  route 0.750ns (29.330%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.634     5.155    u1/clock
    SLICE_X3Y12          FDCE                                         r  u1/dataout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  u1/dataout_reg[9]/Q
                         net (fo=4, routed)           0.750     6.361    u1/cuenta[9]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.035 r  u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    u1/dataout_reg[8]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.149    u1/dataout_reg[12]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.263    u1/dataout_reg[16]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  u1/dataout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.377    u1/dataout_reg[20]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.711 r  u1/dataout_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.711    u1/dataout_reg[24]_i_1_n_6
    SLICE_X3Y16          FDCE                                         r  u1/dataout_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.512    14.853    u1/clock
    SLICE_X3Y16          FDCE                                         r  u1/dataout_reg[25]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y16          FDCE (Setup_fdce_C_D)        0.062    15.154    u1/dataout_reg[25]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                  7.443    

Slack (MET) :             7.464ns  (required time - arrival time)
  Source:                 u1/dataout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dataout_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 1.785ns (70.427%)  route 0.750ns (29.573%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.634     5.155    u1/clock
    SLICE_X3Y12          FDCE                                         r  u1/dataout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  u1/dataout_reg[9]/Q
                         net (fo=4, routed)           0.750     6.361    u1/cuenta[9]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.035 r  u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    u1/dataout_reg[8]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.149    u1/dataout_reg[12]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.263    u1/dataout_reg[16]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  u1/dataout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.377    u1/dataout_reg[20]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.690 r  u1/dataout_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.690    u1/dataout_reg[24]_i_1_n_4
    SLICE_X3Y16          FDCE                                         r  u1/dataout_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.512    14.853    u1/clock
    SLICE_X3Y16          FDCE                                         r  u1/dataout_reg[27]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y16          FDCE (Setup_fdce_C_D)        0.062    15.154    u1/dataout_reg[27]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -7.690    
  -------------------------------------------------------------------
                         slack                                  7.464    

Slack (MET) :             7.538ns  (required time - arrival time)
  Source:                 u1/dataout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dataout_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.461ns  (logic 1.711ns (69.537%)  route 0.750ns (30.463%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.634     5.155    u1/clock
    SLICE_X3Y12          FDCE                                         r  u1/dataout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  u1/dataout_reg[9]/Q
                         net (fo=4, routed)           0.750     6.361    u1/cuenta[9]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.035 r  u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    u1/dataout_reg[8]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.149    u1/dataout_reg[12]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.263    u1/dataout_reg[16]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  u1/dataout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.377    u1/dataout_reg[20]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.616 r  u1/dataout_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.616    u1/dataout_reg[24]_i_1_n_5
    SLICE_X3Y16          FDCE                                         r  u1/dataout_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.512    14.853    u1/clock
    SLICE_X3Y16          FDCE                                         r  u1/dataout_reg[26]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y16          FDCE (Setup_fdce_C_D)        0.062    15.154    u1/dataout_reg[26]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -7.616    
  -------------------------------------------------------------------
                         slack                                  7.538    

Slack (MET) :             7.554ns  (required time - arrival time)
  Source:                 u1/dataout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dataout_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 1.695ns (69.338%)  route 0.750ns (30.662%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.634     5.155    u1/clock
    SLICE_X3Y12          FDCE                                         r  u1/dataout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  u1/dataout_reg[9]/Q
                         net (fo=4, routed)           0.750     6.361    u1/cuenta[9]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.035 r  u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    u1/dataout_reg[8]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.149    u1/dataout_reg[12]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.263    u1/dataout_reg[16]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.377 r  u1/dataout_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.377    u1/dataout_reg[20]_i_1_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.600 r  u1/dataout_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.600    u1/dataout_reg[24]_i_1_n_7
    SLICE_X3Y16          FDCE                                         r  u1/dataout_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.512    14.853    u1/clock
    SLICE_X3Y16          FDCE                                         r  u1/dataout_reg[24]/C
                         clock pessimism              0.274    15.127    
                         clock uncertainty           -0.035    15.092    
    SLICE_X3Y16          FDCE (Setup_fdce_C_D)        0.062    15.154    u1/dataout_reg[24]
  -------------------------------------------------------------------
                         required time                         15.154    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                  7.554    

Slack (MET) :             7.558ns  (required time - arrival time)
  Source:                 u1/dataout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dataout_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 1.692ns (69.300%)  route 0.750ns (30.700%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.634     5.155    u1/clock
    SLICE_X3Y12          FDCE                                         r  u1/dataout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  u1/dataout_reg[9]/Q
                         net (fo=4, routed)           0.750     6.361    u1/cuenta[9]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.035 r  u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    u1/dataout_reg[8]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.149    u1/dataout_reg[12]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.263    u1/dataout_reg[16]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.597 r  u1/dataout_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.597    u1/dataout_reg[20]_i_1_n_6
    SLICE_X3Y15          FDCE                                         r  u1/dataout_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.513    14.854    u1/clock
    SLICE_X3Y15          FDCE                                         r  u1/dataout_reg[21]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X3Y15          FDCE (Setup_fdce_C_D)        0.062    15.155    u1/dataout_reg[21]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -7.597    
  -------------------------------------------------------------------
                         slack                                  7.558    

Slack (MET) :             7.579ns  (required time - arrival time)
  Source:                 u1/dataout_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dataout_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.421ns  (logic 1.671ns (69.034%)  route 0.750ns (30.966%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.634     5.155    u1/clock
    SLICE_X3Y12          FDCE                                         r  u1/dataout_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  u1/dataout_reg[9]/Q
                         net (fo=4, routed)           0.750     6.361    u1/cuenta[9]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.035 r  u1/dataout_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.035    u1/dataout_reg[8]_i_1_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.149 r  u1/dataout_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.149    u1/dataout_reg[12]_i_1_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.263 r  u1/dataout_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.263    u1/dataout_reg[16]_i_1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.576 r  u1/dataout_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.576    u1/dataout_reg[20]_i_1_n_4
    SLICE_X3Y15          FDCE                                         r  u1/dataout_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.513    14.854    u1/clock
    SLICE_X3Y15          FDCE                                         r  u1/dataout_reg[23]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X3Y15          FDCE (Setup_fdce_C_D)        0.062    15.155    u1/dataout_reg[23]
  -------------------------------------------------------------------
                         required time                         15.155    
                         arrival time                          -7.576    
  -------------------------------------------------------------------
                         slack                                  7.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 u1/dataout_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dataout_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.472    u1/clock
    SLICE_X3Y17          FDCE                                         r  u1/dataout_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  u1/dataout_reg[31]/Q
                         net (fo=3, routed)           0.117     1.730    u1/cuenta[31]
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  u1/dataout_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    u1/dataout_reg[28]_i_1_n_4
    SLICE_X3Y17          FDCE                                         r  u1/dataout_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.858     1.985    u1/clock
    SLICE_X3Y17          FDCE                                         r  u1/dataout_reg[31]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X3Y17          FDCE (Hold_fdce_C_D)         0.105     1.577    u1/dataout_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u1/dataout_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dataout_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.474    u1/clock
    SLICE_X3Y13          FDCE                                         r  u1/dataout_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u1/dataout_reg[15]/Q
                         net (fo=3, routed)           0.120     1.735    u1/cuenta[15]
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  u1/dataout_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    u1/dataout_reg[12]_i_1_n_4
    SLICE_X3Y13          FDCE                                         r  u1/dataout_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     1.988    u1/clock
    SLICE_X3Y13          FDCE                                         r  u1/dataout_reg[15]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y13          FDCE (Hold_fdce_C_D)         0.105     1.579    u1/dataout_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u1/dataout_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dataout_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.593     1.476    u1/clock
    SLICE_X3Y10          FDCE                                         r  u1/dataout_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u1/dataout_reg[3]/Q
                         net (fo=2, routed)           0.120     1.737    u1/cuenta[3]
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  u1/dataout_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    u1/dataout_reg[0]_i_1_n_4
    SLICE_X3Y10          FDCE                                         r  u1/dataout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.864     1.991    u1/clock
    SLICE_X3Y10          FDCE                                         r  u1/dataout_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y10          FDCE (Hold_fdce_C_D)         0.105     1.581    u1/dataout_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u1/dataout_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dataout_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.593     1.476    u1/clock
    SLICE_X3Y11          FDCE                                         r  u1/dataout_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u1/dataout_reg[7]/Q
                         net (fo=4, routed)           0.120     1.737    u1/cuenta[7]
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  u1/dataout_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    u1/dataout_reg[4]_i_1_n_4
    SLICE_X3Y11          FDCE                                         r  u1/dataout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.864     1.991    u1/clock
    SLICE_X3Y11          FDCE                                         r  u1/dataout_reg[7]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y11          FDCE (Hold_fdce_C_D)         0.105     1.581    u1/dataout_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 u1/dataout_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dataout_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.474    u1/clock
    SLICE_X3Y14          FDCE                                         r  u1/dataout_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u1/dataout_reg[19]/Q
                         net (fo=4, routed)           0.120     1.735    u1/cuenta[19]
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  u1/dataout_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    u1/dataout_reg[16]_i_1_n_4
    SLICE_X3Y14          FDCE                                         r  u1/dataout_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     1.988    u1/clock
    SLICE_X3Y14          FDCE                                         r  u1/dataout_reg[19]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y14          FDCE (Hold_fdce_C_D)         0.105     1.579    u1/dataout_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 u1/dataout_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dataout_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.256ns (68.984%)  route 0.115ns (31.016%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.593     1.476    u1/clock
    SLICE_X3Y10          FDCE                                         r  u1/dataout_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDCE (Prop_fdce_C_Q)         0.141     1.617 f  u1/dataout_reg[0]/Q
                         net (fo=2, routed)           0.115     1.732    u1/cuenta[0]
    SLICE_X3Y10          LUT1 (Prop_lut1_I0_O)        0.045     1.777 r  u1/dataout[0]_i_3/O
                         net (fo=1, routed)           0.000     1.777    u1/dataout[0]_i_3_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.847 r  u1/dataout_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    u1/dataout_reg[0]_i_1_n_7
    SLICE_X3Y10          FDCE                                         r  u1/dataout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.864     1.991    u1/clock
    SLICE_X3Y10          FDCE                                         r  u1/dataout_reg[0]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y10          FDCE (Hold_fdce_C_D)         0.105     1.581    u1/dataout_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u1/dataout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dataout_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.474    u1/clock
    SLICE_X3Y13          FDCE                                         r  u1/dataout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u1/dataout_reg[12]/Q
                         net (fo=3, routed)           0.116     1.731    u1/cuenta[12]
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.846 r  u1/dataout_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.846    u1/dataout_reg[12]_i_1_n_7
    SLICE_X3Y13          FDCE                                         r  u1/dataout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     1.988    u1/clock
    SLICE_X3Y13          FDCE                                         r  u1/dataout_reg[12]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y13          FDCE (Hold_fdce_C_D)         0.105     1.579    u1/dataout_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u1/dataout_reg[30]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dataout_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.589     1.472    u1/clock
    SLICE_X3Y17          FDCE                                         r  u1/dataout_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  u1/dataout_reg[30]/Q
                         net (fo=3, routed)           0.121     1.734    u1/cuenta[30]
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.845 r  u1/dataout_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.845    u1/dataout_reg[28]_i_1_n_5
    SLICE_X3Y17          FDCE                                         r  u1/dataout_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.858     1.985    u1/clock
    SLICE_X3Y17          FDCE                                         r  u1/dataout_reg[30]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X3Y17          FDCE (Hold_fdce_C_D)         0.105     1.577    u1/dataout_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u1/dataout_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dataout_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.474    u1/clock
    SLICE_X3Y15          FDCE                                         r  u1/dataout_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u1/dataout_reg[20]/Q
                         net (fo=5, routed)           0.117     1.732    u1/cuenta[20]
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  u1/dataout_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    u1/dataout_reg[20]_i_1_n_7
    SLICE_X3Y15          FDCE                                         r  u1/dataout_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.860     1.987    u1/clock
    SLICE_X3Y15          FDCE                                         r  u1/dataout_reg[20]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X3Y15          FDCE (Hold_fdce_C_D)         0.105     1.579    u1/dataout_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 u1/dataout_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/dataout_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.474    u1/clock
    SLICE_X3Y14          FDCE                                         r  u1/dataout_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u1/dataout_reg[16]/Q
                         net (fo=3, routed)           0.117     1.732    u1/cuenta[16]
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.847 r  u1/dataout_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.847    u1/dataout_reg[16]_i_1_n_7
    SLICE_X3Y14          FDCE                                         r  u1/dataout_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     1.988    u1/clock
    SLICE_X3Y14          FDCE                                         r  u1/dataout_reg[16]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y14          FDCE (Hold_fdce_C_D)         0.105     1.579    u1/dataout_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y10    u1/dataout_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y12    u1/dataout_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y12    u1/dataout_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y13    u1/dataout_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y13    u1/dataout_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y13    u1/dataout_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y13    u1/dataout_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y14    u1/dataout_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y14    u1/dataout_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    u1/dataout_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    u1/dataout_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    u1/dataout_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    u1/dataout_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    u1/dataout_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    u1/dataout_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y13    u1/dataout_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y13    u1/dataout_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y13    u1/dataout_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y13    u1/dataout_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    u1/dataout_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y10    u1/dataout_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    u1/dataout_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    u1/dataout_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    u1/dataout_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y12    u1/dataout_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y13    u1/dataout_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y13    u1/dataout_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y13    u1/dataout_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y13    u1/dataout_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 frecu_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            frecu
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.148ns  (logic 4.064ns (66.103%)  route 2.084ns (33.897%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          LDCE                         0.000     0.000 r  frecu_reg/L7/G
    SLICE_X4Y12          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  frecu_reg/L7/Q
                         net (fo=1, routed)           2.084     2.643    frecu_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     6.148 r  frecu_OBUF_inst/O
                         net (fo=0)                   0.000     6.148    frecu
    U16                                                               r  frecu (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetint_reg/G
                            (positive level-sensitive latch)
  Destination:            frecu_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.745ns  (logic 0.873ns (31.806%)  route 1.872ns (68.194%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          LDCE                         0.000     0.000 r  resetint_reg/G
    SLICE_X2Y14          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  resetint_reg/Q
                         net (fo=4, routed)           1.121     1.746    u1/resetint
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124     1.870 f  u1/frecu_reg_i_2/O
                         net (fo=2, routed)           0.750     2.621    frecu_reg/CLR
    SLICE_X4Y12          LUT3 (Prop_lut3_I1_O)        0.124     2.745 r  frecu_reg/L3_1/O
                         net (fo=1, routed)           0.000     2.745    frecu_reg/D0
    SLICE_X4Y12          LDCE                                         r  frecu_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetint_reg/G
                            (positive level-sensitive latch)
  Destination:            resetint_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.352ns  (logic 0.749ns (31.846%)  route 1.603ns (68.154%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          LDCE                         0.000     0.000 r  resetint_reg/G
    SLICE_X2Y14          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  resetint_reg/Q
                         net (fo=4, routed)           0.968     1.593    u1/resetint
    SLICE_X2Y15          LUT6 (Prop_lut6_I4_O)        0.124     1.717 f  u1/resetint_reg_i_1/O
                         net (fo=1, routed)           0.635     2.352    u1_n_2
    SLICE_X2Y14          LDCE                                         f  resetint_reg/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetint_reg/G
                            (positive level-sensitive latch)
  Destination:            resetint_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.762ns  (logic 0.223ns (29.266%)  route 0.539ns (70.734%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          LDCE                         0.000     0.000 r  resetint_reg/G
    SLICE_X2Y14          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  resetint_reg/Q
                         net (fo=4, routed)           0.336     0.514    u1/resetint
    SLICE_X2Y15          LUT6 (Prop_lut6_I4_O)        0.045     0.559 f  u1/resetint_reg_i_1/O
                         net (fo=1, routed)           0.203     0.762    u1_n_2
    SLICE_X2Y14          LDCE                                         f  resetint_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 resetint_reg/G
                            (positive level-sensitive latch)
  Destination:            frecu_reg/L7/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.867ns  (logic 0.268ns (30.924%)  route 0.599ns (69.076%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          LDCE                         0.000     0.000 r  resetint_reg/G
    SLICE_X2Y14          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  resetint_reg/Q
                         net (fo=4, routed)           0.247     0.425    u1/resetint
    SLICE_X2Y14          LUT6 (Prop_lut6_I0_O)        0.045     0.470 r  u1/frecu_reg_i_3/O
                         net (fo=2, routed)           0.351     0.822    frecu_reg/PRE
    SLICE_X4Y12          LUT3 (Prop_lut3_I0_O)        0.045     0.867 r  frecu_reg/L3_1/O
                         net (fo=1, routed)           0.000     0.867    frecu_reg/D0
    SLICE_X4Y12          LDCE                                         r  frecu_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 frecu_reg/L7/G
                            (positive level-sensitive latch)
  Destination:            frecu
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.364ns (73.141%)  route 0.501ns (26.859%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y12          LDCE                         0.000     0.000 r  frecu_reg/L7/G
    SLICE_X4Y12          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  frecu_reg/L7/Q
                         net (fo=1, routed)           0.501     0.659    frecu_OBUF
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.865 r  frecu_OBUF_inst/O
                         net (fo=0)                   0.000     1.865    frecu
    U16                                                               r  frecu (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/dataout_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frecu_reg/L7/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.204ns  (logic 1.076ns (20.678%)  route 4.128ns (79.322%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.634     5.155    u1/clock
    SLICE_X3Y12          FDCE                                         r  u1/dataout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 f  u1/dataout_reg[10]/Q
                         net (fo=4, routed)           0.876     6.488    u1/cuenta[10]
    SLICE_X2Y12          LUT5 (Prop_lut5_I4_O)        0.124     6.612 r  u1/frecu_reg_i_23/O
                         net (fo=1, routed)           0.771     7.383    u1/frecu_reg_i_23_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I3_O)        0.124     7.507 f  u1/frecu_reg_i_18/O
                         net (fo=2, routed)           1.028     8.535    u1/frecu_reg_i_18_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I4_O)        0.124     8.659 f  u1/frecu_reg_i_13/O
                         net (fo=1, routed)           0.466     9.125    u1/frecu_reg_i_13_n_0
    SLICE_X2Y14          LUT6 (Prop_lut6_I3_O)        0.124     9.249 r  u1/frecu_reg_i_3/O
                         net (fo=2, routed)           0.986    10.235    frecu_reg/PRE
    SLICE_X4Y12          LUT3 (Prop_lut3_I0_O)        0.124    10.359 r  frecu_reg/L3_1/O
                         net (fo=1, routed)           0.000    10.359    frecu_reg/D0
    SLICE_X4Y12          LDCE                                         r  frecu_reg/L7/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/dataout_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetint_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.892ns  (logic 0.952ns (19.459%)  route 3.940ns (80.541%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.634     5.155    u1/clock
    SLICE_X3Y12          FDCE                                         r  u1/dataout_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDCE (Prop_fdce_C_Q)         0.456     5.611 r  u1/dataout_reg[10]/Q
                         net (fo=4, routed)           0.884     6.496    u1/cuenta[10]
    SLICE_X2Y12          LUT5 (Prop_lut5_I4_O)        0.124     6.620 r  u1/frecu_reg_i_21/O
                         net (fo=1, routed)           1.006     7.625    u1/frecu_reg_i_21_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I4_O)        0.124     7.749 r  u1/frecu_reg_i_16/O
                         net (fo=1, routed)           0.734     8.483    u1/frecu_reg_i_16_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I1_O)        0.124     8.607 f  u1/frecu_reg_i_10/O
                         net (fo=2, routed)           0.682     9.289    u1/frecu_reg_i_10_n_0
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124     9.413 f  u1/resetint_reg_i_1/O
                         net (fo=1, routed)           0.635    10.047    u1_n_2
    SLICE_X2Y14          LDCE                                         f  resetint_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/dataout_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetint_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.774ns  (logic 1.054ns (27.928%)  route 2.720ns (72.072%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.631     5.152    u1/clock
    SLICE_X3Y15          FDCE                                         r  u1/dataout_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.456     5.608 r  u1/dataout_reg[23]/Q
                         net (fo=5, routed)           1.033     6.641    u1/cuenta[23]
    SLICE_X2Y14          LUT4 (Prop_lut4_I0_O)        0.146     6.787 f  u1/frecu_reg_i_14/O
                         net (fo=1, routed)           0.495     7.282    u1/frecu_reg_i_14_n_0
    SLICE_X2Y12          LUT5 (Prop_lut5_I4_O)        0.328     7.610 f  u1/frecu_reg_i_7/O
                         net (fo=1, routed)           0.659     8.269    u1/frecu_reg_i_7_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I3_O)        0.124     8.393 r  u1/frecu_reg_i_1/O
                         net (fo=4, routed)           0.533     8.926    eqOp
    SLICE_X2Y14          LDCE                                         r  resetint_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u1/dataout_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetint_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.553ns  (logic 0.186ns (33.650%)  route 0.367ns (66.350%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.590     1.473    u1/clock
    SLICE_X3Y16          FDCE                                         r  u1/dataout_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 r  u1/dataout_reg[27]/Q
                         net (fo=6, routed)           0.164     1.778    u1/cuenta[27]
    SLICE_X2Y15          LUT6 (Prop_lut6_I2_O)        0.045     1.823 f  u1/resetint_reg_i_1/O
                         net (fo=1, routed)           0.203     2.026    u1_n_2
    SLICE_X2Y14          LDCE                                         f  resetint_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/dataout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetint_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.617ns  (logic 0.231ns (37.435%)  route 0.386ns (62.565%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.474    u1/clock
    SLICE_X3Y13          FDCE                                         r  u1/dataout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u1/dataout_reg[12]/Q
                         net (fo=3, routed)           0.099     1.714    u1/cuenta[12]
    SLICE_X2Y13          LUT3 (Prop_lut3_I0_O)        0.045     1.759 f  u1/frecu_reg_i_4/O
                         net (fo=2, routed)           0.103     1.862    u1/frecu_reg_i_4_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I0_O)        0.045     1.907 r  u1/frecu_reg_i_1/O
                         net (fo=4, routed)           0.184     2.091    eqOp
    SLICE_X2Y14          LDCE                                         r  resetint_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u1/dataout_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            frecu_reg/L7/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.672ns  (logic 0.276ns (41.065%)  route 0.396ns (58.935%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.591     1.474    u1/clock
    SLICE_X3Y13          FDCE                                         r  u1/dataout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  u1/dataout_reg[12]/Q
                         net (fo=3, routed)           0.099     1.714    u1/cuenta[12]
    SLICE_X2Y13          LUT3 (Prop_lut3_I0_O)        0.045     1.759 f  u1/frecu_reg_i_4/O
                         net (fo=2, routed)           0.103     1.862    u1/frecu_reg_i_4_n_0
    SLICE_X2Y13          LUT6 (Prop_lut6_I0_O)        0.045     1.907 r  u1/frecu_reg_i_1/O
                         net (fo=4, routed)           0.194     2.101    frecu_reg/D
    SLICE_X4Y12          LUT3 (Prop_lut3_I2_O)        0.045     2.146 r  frecu_reg/L3_1/O
                         net (fo=1, routed)           0.000     2.146    frecu_reg/D0
    SLICE_X4Y12          LDCE                                         r  frecu_reg/L7/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/dataout_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.455ns  (logic 1.575ns (45.595%)  route 1.880ns (54.405%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=1, routed)           0.860     2.311    u1/reset_IBUF
    SLICE_X2Y17          LUT2 (Prop_lut2_I1_O)        0.124     2.435 f  u1/dataout[0]_i_2/O
                         net (fo=32, routed)          1.019     3.455    u1/reset0_out
    SLICE_X3Y12          FDCE                                         f  u1/dataout_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.515     4.856    u1/clock
    SLICE_X3Y12          FDCE                                         r  u1/dataout_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/dataout_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.455ns  (logic 1.575ns (45.595%)  route 1.880ns (54.405%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=1, routed)           0.860     2.311    u1/reset_IBUF
    SLICE_X2Y17          LUT2 (Prop_lut2_I1_O)        0.124     2.435 f  u1/dataout[0]_i_2/O
                         net (fo=32, routed)          1.019     3.455    u1/reset0_out
    SLICE_X3Y12          FDCE                                         f  u1/dataout_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.515     4.856    u1/clock
    SLICE_X3Y12          FDCE                                         r  u1/dataout_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/dataout_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.455ns  (logic 1.575ns (45.595%)  route 1.880ns (54.405%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=1, routed)           0.860     2.311    u1/reset_IBUF
    SLICE_X2Y17          LUT2 (Prop_lut2_I1_O)        0.124     2.435 f  u1/dataout[0]_i_2/O
                         net (fo=32, routed)          1.019     3.455    u1/reset0_out
    SLICE_X3Y12          FDCE                                         f  u1/dataout_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.515     4.856    u1/clock
    SLICE_X3Y12          FDCE                                         r  u1/dataout_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/dataout_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.455ns  (logic 1.575ns (45.595%)  route 1.880ns (54.405%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.856ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=1, routed)           0.860     2.311    u1/reset_IBUF
    SLICE_X2Y17          LUT2 (Prop_lut2_I1_O)        0.124     2.435 f  u1/dataout[0]_i_2/O
                         net (fo=32, routed)          1.019     3.455    u1/reset0_out
    SLICE_X3Y12          FDCE                                         f  u1/dataout_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.515     4.856    u1/clock
    SLICE_X3Y12          FDCE                                         r  u1/dataout_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/dataout_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.316ns  (logic 1.575ns (47.498%)  route 1.741ns (52.502%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=1, routed)           0.860     2.311    u1/reset_IBUF
    SLICE_X2Y17          LUT2 (Prop_lut2_I1_O)        0.124     2.435 f  u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.881     3.316    u1/reset0_out
    SLICE_X3Y11          FDCE                                         f  u1/dataout_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.516     4.857    u1/clock
    SLICE_X3Y11          FDCE                                         r  u1/dataout_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/dataout_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.316ns  (logic 1.575ns (47.498%)  route 1.741ns (52.502%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=1, routed)           0.860     2.311    u1/reset_IBUF
    SLICE_X2Y17          LUT2 (Prop_lut2_I1_O)        0.124     2.435 f  u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.881     3.316    u1/reset0_out
    SLICE_X3Y11          FDCE                                         f  u1/dataout_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.516     4.857    u1/clock
    SLICE_X3Y11          FDCE                                         r  u1/dataout_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/dataout_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.316ns  (logic 1.575ns (47.498%)  route 1.741ns (52.502%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=1, routed)           0.860     2.311    u1/reset_IBUF
    SLICE_X2Y17          LUT2 (Prop_lut2_I1_O)        0.124     2.435 f  u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.881     3.316    u1/reset0_out
    SLICE_X3Y11          FDCE                                         f  u1/dataout_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.516     4.857    u1/clock
    SLICE_X3Y11          FDCE                                         r  u1/dataout_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/dataout_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.316ns  (logic 1.575ns (47.498%)  route 1.741ns (52.502%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.857ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.857ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=1, routed)           0.860     2.311    u1/reset_IBUF
    SLICE_X2Y17          LUT2 (Prop_lut2_I1_O)        0.124     2.435 f  u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.881     3.316    u1/reset0_out
    SLICE_X3Y11          FDCE                                         f  u1/dataout_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.516     4.857    u1/clock
    SLICE_X3Y11          FDCE                                         r  u1/dataout_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/dataout_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.298ns  (logic 1.575ns (47.762%)  route 1.723ns (52.238%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=1, routed)           0.860     2.311    u1/reset_IBUF
    SLICE_X2Y17          LUT2 (Prop_lut2_I1_O)        0.124     2.435 f  u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.863     3.298    u1/reset0_out
    SLICE_X3Y13          FDCE                                         f  u1/dataout_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.514     4.855    u1/clock
    SLICE_X3Y13          FDCE                                         r  u1/dataout_reg[12]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            u1/dataout_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.298ns  (logic 1.575ns (47.762%)  route 1.723ns (52.238%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 f  reset_IBUF_inst/O
                         net (fo=1, routed)           0.860     2.311    u1/reset_IBUF
    SLICE_X2Y17          LUT2 (Prop_lut2_I1_O)        0.124     2.435 f  u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.863     3.298    u1/reset0_out
    SLICE_X3Y13          FDCE                                         f  u1/dataout_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          1.514     4.855    u1/clock
    SLICE_X3Y13          FDCE                                         r  u1/dataout_reg[13]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 resetint_reg/G
                            (positive level-sensitive latch)
  Destination:            u1/dataout_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.223ns (33.440%)  route 0.444ns (66.560%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          LDCE                         0.000     0.000 r  resetint_reg/G
    SLICE_X2Y14          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  resetint_reg/Q
                         net (fo=4, routed)           0.291     0.469    u1/resetint
    SLICE_X2Y17          LUT2 (Prop_lut2_I0_O)        0.045     0.514 f  u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.152     0.667    u1/reset0_out
    SLICE_X3Y16          FDCE                                         f  u1/dataout_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.859     1.986    u1/clock
    SLICE_X3Y16          FDCE                                         r  u1/dataout_reg[24]/C

Slack:                    inf
  Source:                 resetint_reg/G
                            (positive level-sensitive latch)
  Destination:            u1/dataout_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.223ns (33.440%)  route 0.444ns (66.560%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          LDCE                         0.000     0.000 r  resetint_reg/G
    SLICE_X2Y14          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  resetint_reg/Q
                         net (fo=4, routed)           0.291     0.469    u1/resetint
    SLICE_X2Y17          LUT2 (Prop_lut2_I0_O)        0.045     0.514 f  u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.152     0.667    u1/reset0_out
    SLICE_X3Y16          FDCE                                         f  u1/dataout_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.859     1.986    u1/clock
    SLICE_X3Y16          FDCE                                         r  u1/dataout_reg[25]/C

Slack:                    inf
  Source:                 resetint_reg/G
                            (positive level-sensitive latch)
  Destination:            u1/dataout_reg[26]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.223ns (33.440%)  route 0.444ns (66.560%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          LDCE                         0.000     0.000 r  resetint_reg/G
    SLICE_X2Y14          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  resetint_reg/Q
                         net (fo=4, routed)           0.291     0.469    u1/resetint
    SLICE_X2Y17          LUT2 (Prop_lut2_I0_O)        0.045     0.514 f  u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.152     0.667    u1/reset0_out
    SLICE_X3Y16          FDCE                                         f  u1/dataout_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.859     1.986    u1/clock
    SLICE_X3Y16          FDCE                                         r  u1/dataout_reg[26]/C

Slack:                    inf
  Source:                 resetint_reg/G
                            (positive level-sensitive latch)
  Destination:            u1/dataout_reg[27]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.223ns (33.440%)  route 0.444ns (66.560%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          LDCE                         0.000     0.000 r  resetint_reg/G
    SLICE_X2Y14          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  resetint_reg/Q
                         net (fo=4, routed)           0.291     0.469    u1/resetint
    SLICE_X2Y17          LUT2 (Prop_lut2_I0_O)        0.045     0.514 f  u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.152     0.667    u1/reset0_out
    SLICE_X3Y16          FDCE                                         f  u1/dataout_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.859     1.986    u1/clock
    SLICE_X3Y16          FDCE                                         r  u1/dataout_reg[27]/C

Slack:                    inf
  Source:                 resetint_reg/G
                            (positive level-sensitive latch)
  Destination:            u1/dataout_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.223ns (30.676%)  route 0.504ns (69.324%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          LDCE                         0.000     0.000 r  resetint_reg/G
    SLICE_X2Y14          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  resetint_reg/Q
                         net (fo=4, routed)           0.291     0.469    u1/resetint
    SLICE_X2Y17          LUT2 (Prop_lut2_I0_O)        0.045     0.514 f  u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.212     0.727    u1/reset0_out
    SLICE_X3Y14          FDCE                                         f  u1/dataout_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     1.988    u1/clock
    SLICE_X3Y14          FDCE                                         r  u1/dataout_reg[16]/C

Slack:                    inf
  Source:                 resetint_reg/G
                            (positive level-sensitive latch)
  Destination:            u1/dataout_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.223ns (30.676%)  route 0.504ns (69.324%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          LDCE                         0.000     0.000 r  resetint_reg/G
    SLICE_X2Y14          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  resetint_reg/Q
                         net (fo=4, routed)           0.291     0.469    u1/resetint
    SLICE_X2Y17          LUT2 (Prop_lut2_I0_O)        0.045     0.514 f  u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.212     0.727    u1/reset0_out
    SLICE_X3Y14          FDCE                                         f  u1/dataout_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     1.988    u1/clock
    SLICE_X3Y14          FDCE                                         r  u1/dataout_reg[17]/C

Slack:                    inf
  Source:                 resetint_reg/G
                            (positive level-sensitive latch)
  Destination:            u1/dataout_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.223ns (30.676%)  route 0.504ns (69.324%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          LDCE                         0.000     0.000 r  resetint_reg/G
    SLICE_X2Y14          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  resetint_reg/Q
                         net (fo=4, routed)           0.291     0.469    u1/resetint
    SLICE_X2Y17          LUT2 (Prop_lut2_I0_O)        0.045     0.514 f  u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.212     0.727    u1/reset0_out
    SLICE_X3Y14          FDCE                                         f  u1/dataout_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     1.988    u1/clock
    SLICE_X3Y14          FDCE                                         r  u1/dataout_reg[18]/C

Slack:                    inf
  Source:                 resetint_reg/G
                            (positive level-sensitive latch)
  Destination:            u1/dataout_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.223ns (30.676%)  route 0.504ns (69.324%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          LDCE                         0.000     0.000 r  resetint_reg/G
    SLICE_X2Y14          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  resetint_reg/Q
                         net (fo=4, routed)           0.291     0.469    u1/resetint
    SLICE_X2Y17          LUT2 (Prop_lut2_I0_O)        0.045     0.514 f  u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.212     0.727    u1/reset0_out
    SLICE_X3Y14          FDCE                                         f  u1/dataout_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.861     1.988    u1/clock
    SLICE_X3Y14          FDCE                                         r  u1/dataout_reg[19]/C

Slack:                    inf
  Source:                 resetint_reg/G
                            (positive level-sensitive latch)
  Destination:            u1/dataout_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.223ns (30.520%)  route 0.508ns (69.480%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          LDCE                         0.000     0.000 r  resetint_reg/G
    SLICE_X2Y14          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  resetint_reg/Q
                         net (fo=4, routed)           0.291     0.469    u1/resetint
    SLICE_X2Y17          LUT2 (Prop_lut2_I0_O)        0.045     0.514 f  u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.216     0.731    u1/reset0_out
    SLICE_X3Y15          FDCE                                         f  u1/dataout_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.860     1.987    u1/clock
    SLICE_X3Y15          FDCE                                         r  u1/dataout_reg[20]/C

Slack:                    inf
  Source:                 resetint_reg/G
                            (positive level-sensitive latch)
  Destination:            u1/dataout_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.731ns  (logic 0.223ns (30.520%)  route 0.508ns (69.480%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          LDCE                         0.000     0.000 r  resetint_reg/G
    SLICE_X2Y14          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  resetint_reg/Q
                         net (fo=4, routed)           0.291     0.469    u1/resetint
    SLICE_X2Y17          LUT2 (Prop_lut2_I0_O)        0.045     0.514 f  u1/dataout[0]_i_2/O
                         net (fo=32, routed)          0.216     0.731    u1/reset0_out
    SLICE_X3Y15          FDCE                                         f  u1/dataout_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=32, routed)          0.860     1.987    u1/clock
    SLICE_X3Y15          FDCE                                         r  u1/dataout_reg[21]/C





