#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Aug 11 20:04:02 2022
# Process ID: 11716
# Current directory: D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1
# Command line: vivado.exe -log bd_top_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_top_wrapper.tcl
# Log file: D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/bd_top_wrapper.vds
# Journal file: D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source bd_top_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Xilinx_Project/soc_like_0x7C00/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.2/data/ip'.
add_files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 306.312 ; gain = 8.473
Command: synth_design -top bd_top_wrapper -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17500 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 872.223 ; gain = 235.656
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_top_wrapper' [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/hdl/bd_top_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [D:/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
INFO: [Synth 8-6157] synthesizing module 'bd_top' [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_top_axi_bram_ctrl_0_0' [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_axi_bram_ctrl_0_0' (2#1) [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_axi_bram_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_top_axi_crossbar_0_0' [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_axi_crossbar_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_axi_crossbar_0_0' (3#1) [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_axi_crossbar_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_top_axi_ethernetlite_0_0' [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_axi_ethernetlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_axi_ethernetlite_0_0' (4#1) [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_axi_ethernetlite_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_top_axi_iic_0_2' [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_axi_iic_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_axi_iic_0_2' (5#1) [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_axi_iic_0_2_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_iic_0' of module 'bd_top_axi_iic_0_2' has 27 connections declared, but only 26 given [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:859]
INFO: [Synth 8-6157] synthesizing module 'bd_top_xlconcat_0_1' [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_xlconcat_0_1/synth/bd_top_xlconcat_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 4 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (6#1) [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_xlconcat_0_1' (7#1) [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_xlconcat_0_1/synth/bd_top_xlconcat_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'bd_top_xlconstant_0_3' [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_xlconstant_0_3/synth/bd_top_xlconstant_0_3.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant' [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant' (8#1) [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_xlconstant_0_3' (9#1) [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_xlconstant_0_3/synth/bd_top_xlconstant_0_3.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_top_axi_intc_0_0' [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_axi_intc_0_0' (10#1) [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_top_axi_interconnect_0_0' [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:1638]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_UT0WVP' [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:3855]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_UT0WVP' (11#1) [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:3855]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1HO6BC4' [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:4085]
INFO: [Synth 8-6157] synthesizing module 'bd_top_auto_cc_0' [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_auto_cc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_auto_cc_0' (12#1) [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_auto_cc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_top_auto_pc_0' [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_auto_pc_0' (13#1) [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_auto_pc_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'bd_top_auto_pc_0' has 70 connections declared, but only 68 given [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:4478]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1HO6BC4' (14#1) [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:4085]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_1SJWPW6' [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:4549]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_1SJWPW6' (15#1) [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:4549]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_JNBB0N' [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:4779]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_JNBB0N' (16#1) [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:4779]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_1FY0ELU' [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:5009]
INFO: [Synth 8-6157] synthesizing module 'bd_top_auto_pc_1' [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_auto_pc_1' (17#1) [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_auto_pc_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'bd_top_auto_pc_1' has 56 connections declared, but only 54 given [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:5232]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_1FY0ELU' (18#1) [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:5009]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_5XGLLV' [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:5289]
INFO: [Synth 8-6157] synthesizing module 'bd_top_auto_pc_2' [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_auto_pc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_auto_pc_2' (19#1) [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_auto_pc_2_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'bd_top_auto_pc_2' has 56 connections declared, but only 54 given [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:5512]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_5XGLLV' (20#1) [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:5289]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_GT6YS1' [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:5569]
INFO: [Synth 8-6157] synthesizing module 'bd_top_auto_pc_3' [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_auto_pc_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_auto_pc_3' (21#1) [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_auto_pc_3_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'bd_top_auto_pc_3' has 56 connections declared, but only 54 given [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:5792]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_GT6YS1' (22#1) [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:5569]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_14SAQYO' [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:5849]
INFO: [Synth 8-6157] synthesizing module 'bd_top_auto_pc_4' [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_auto_pc_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_auto_pc_4' (23#1) [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_auto_pc_4_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'bd_top_auto_pc_4' has 56 connections declared, but only 54 given [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:6072]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_14SAQYO' (24#1) [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:5849]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_7SHG6Y' [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:6129]
INFO: [Synth 8-6157] synthesizing module 'bd_top_auto_cc_1' [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_auto_cc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_auto_cc_1' (25#1) [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_auto_cc_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_cc' of module 'bd_top_auto_cc_1' has 74 connections declared, but only 72 given [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:6420]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_7SHG6Y' (26#1) [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:6129]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_OKD6G4' [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:6495]
INFO: [Synth 8-6157] synthesizing module 'bd_top_auto_cc_2' [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_auto_cc_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_auto_cc_2' (27#1) [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_auto_cc_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_top_auto_pc_5' [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_auto_pc_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_auto_pc_5' (28#1) [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_auto_pc_5_stub.v:6]
WARNING: [Synth 8-7023] instance 'auto_pc' of module 'bd_top_auto_pc_5' has 79 connections declared, but only 77 given [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:6933]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_OKD6G4' (29#1) [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:6495]
INFO: [Synth 8-6157] synthesizing module 'bd_top_xbar_0' [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_xbar_0' (30#1) [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_axi_interconnect_0_0' (31#1) [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:1638]
INFO: [Synth 8-6157] synthesizing module 'bd_top_axi_uart16550_0_0' [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_axi_uart16550_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_axi_uart16550_0_0' (32#1) [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_axi_uart16550_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_uart16550_0' of module 'bd_top_axi_uart16550_0_0' has 35 connections declared, but only 27 given [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:1202]
INFO: [Synth 8-6157] synthesizing module 'bd_top_blk_mem_gen_0_0' [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_blk_mem_gen_0_0' (33#1) [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_blk_mem_gen_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_top_clk_wiz_3_0' [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_clk_wiz_3_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_clk_wiz_3_0' (34#1) [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_clk_wiz_3_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_top_clk_wiz_2_0' [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_clk_wiz_2_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_clk_wiz_2_0' (35#1) [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_clk_wiz_2_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_top_clk_wiz_1_0' [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_clk_wiz_1_0' (36#1) [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_top_clk_wiz_0_0' [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_clk_wiz_0_0' (37#1) [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_clk_wiz_0_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'bd_top_confreg_0_1' [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_confreg_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_confreg_0_1' (38#1) [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_confreg_0_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'confreg_0' of module 'bd_top_confreg_0_1' has 58 connections declared, but only 47 given [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:1251]
INFO: [Synth 8-6157] synthesizing module 'bd_top_xlconstant_0_1' [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_xlconstant_0_1/synth/bd_top_xlconstant_0_1.v:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_xlconstant_0_1' (39#1) [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_xlconstant_0_1/synth/bd_top_xlconstant_0_1.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_top_xlconstant_1_0' [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_xlconstant_1_0/synth/bd_top_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 1 - type: integer 
	Parameter CONST_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized0' (39#1) [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_xlconstant_1_0' (40#1) [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_xlconstant_1_0/synth/bd_top_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_top_xlconstant_0_0' [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_xlconstant_0_0/synth/bd_top_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized1' [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 8168 - type: integer 
	Parameter CONST_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_6_xlconstant__parameterized1' (40#1) [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ipshared/34f7/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_xlconstant_0_0' (41#1) [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_xlconstant_0_0/synth/bd_top_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_top_xlconcat_0_0' [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_xlconcat_0_0/synth/bd_top_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat__parameterized0' [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 6 - type: integer 
	Parameter NUM_PORTS bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat__parameterized0' (41#1) [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_xlconcat_0_0' (42#1) [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_xlconcat_0_0/synth/bd_top_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'bd_top_xlconstant_0_2' [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_xlconstant_0_2/synth/bd_top_xlconstant_0_2.v:57]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_xlconstant_0_2' (43#1) [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_xlconstant_0_2/synth/bd_top_xlconstant_0_2.v:57]
INFO: [Synth 8-6157] synthesizing module 'bd_top_gpu_top_0_1' [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_gpu_top_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_gpu_top_0_1' (44#1) [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_gpu_top_0_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'gpu_top_0' of module 'bd_top_gpu_top_0_1' has 50 connections declared, but only 48 given [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:1315]
INFO: [Synth 8-6157] synthesizing module 'bd_top_mig_7series_0_0' [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_mig_7series_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_mig_7series_0_0' (45#1) [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_mig_7series_0_0_stub.v:5]
WARNING: [Synth 8-7023] instance 'mig_7series_0' of module 'bd_top_mig_7series_0_0' has 63 connections declared, but only 55 given [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:1364]
INFO: [Synth 8-6157] synthesizing module 'bd_top_mycpu_0_0' [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_mycpu_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_mycpu_0_0' (46#1) [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_mycpu_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'mycpu_0' of module 'bd_top_mycpu_0_0' has 163 connections declared, but only 155 given [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:1420]
INFO: [Synth 8-6157] synthesizing module 'bd_top_proc_sys_reset_0_0' [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_proc_sys_reset_0_0' (47#1) [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'bd_top_proc_sys_reset_0_0' has 10 connections declared, but only 8 given [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:1576]
INFO: [Synth 8-6157] synthesizing module 'bd_top_util_vector_logic_0_0' [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_util_vector_logic_0_0' (48#1) [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_util_vector_logic_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_top_reset_synchronizer_0_0' [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_reset_synchronizer_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_reset_synchronizer_0_0' (49#1) [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_reset_synchronizer_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'bd_top_spi_flash_ctrl_0_0' [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_spi_flash_ctrl_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_spi_flash_ctrl_0_0' (50#1) [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/.Xil/Vivado-11716-DESKTOP-V9918HG/realtime/bd_top_spi_flash_ctrl_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'spi_flash_ctrl_0' of module 'bd_top_spi_flash_ctrl_0_0' has 47 connections declared, but only 43 given [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:1592]
INFO: [Synth 8-6155] done synthesizing module 'bd_top' (51#1) [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/synth/bd_top.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_top_wrapper' (52#1) [D:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/hdl/bd_top_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat__parameterized0 has unconnected port In31[0]
WARNING: [Synth 8-3331] design m08_couplers_imp_7SHG6Y has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m08_couplers_imp_7SHG6Y has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m08_couplers_imp_7SHG6Y has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m08_couplers_imp_7SHG6Y has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m08_couplers_imp_7SHG6Y has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m08_couplers_imp_7SHG6Y has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m08_couplers_imp_7SHG6Y has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m08_couplers_imp_7SHG6Y has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m08_couplers_imp_7SHG6Y has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m08_couplers_imp_7SHG6Y has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m07_couplers_imp_14SAQYO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_14SAQYO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_araddr[14]
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_araddr[13]
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_awaddr[31]
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_awaddr[30]
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_awaddr[29]
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_awaddr[28]
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_awaddr[27]
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_awaddr[26]
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_awaddr[25]
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_awaddr[24]
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_awaddr[23]
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_awaddr[22]
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_awaddr[21]
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_awaddr[20]
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_awaddr[19]
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_awaddr[18]
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_awaddr[17]
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_awaddr[16]
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_awaddr[15]
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_awaddr[14]
WARNING: [Synth 8-3331] design m06_couplers_imp_GT6YS1 has unconnected port S_AXI_awaddr[13]
WARNING: [Synth 8-3331] design m05_couplers_imp_5XGLLV has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_5XGLLV has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_1FY0ELU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_1FY0ELU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_1FY0ELU has unconnected port S_AXI_araddr[31]
WARNING: [Synth 8-3331] design m04_couplers_imp_1FY0ELU has unconnected port S_AXI_araddr[30]
WARNING: [Synth 8-3331] design m04_couplers_imp_1FY0ELU has unconnected port S_AXI_araddr[29]
WARNING: [Synth 8-3331] design m04_couplers_imp_1FY0ELU has unconnected port S_AXI_araddr[28]
WARNING: [Synth 8-3331] design m04_couplers_imp_1FY0ELU has unconnected port S_AXI_araddr[27]
WARNING: [Synth 8-3331] design m04_couplers_imp_1FY0ELU has unconnected port S_AXI_araddr[26]
WARNING: [Synth 8-3331] design m04_couplers_imp_1FY0ELU has unconnected port S_AXI_araddr[25]
WARNING: [Synth 8-3331] design m04_couplers_imp_1FY0ELU has unconnected port S_AXI_araddr[24]
WARNING: [Synth 8-3331] design m04_couplers_imp_1FY0ELU has unconnected port S_AXI_araddr[23]
WARNING: [Synth 8-3331] design m04_couplers_imp_1FY0ELU has unconnected port S_AXI_araddr[22]
WARNING: [Synth 8-3331] design m04_couplers_imp_1FY0ELU has unconnected port S_AXI_araddr[21]
WARNING: [Synth 8-3331] design m04_couplers_imp_1FY0ELU has unconnected port S_AXI_araddr[20]
WARNING: [Synth 8-3331] design m04_couplers_imp_1FY0ELU has unconnected port S_AXI_araddr[19]
WARNING: [Synth 8-3331] design m04_couplers_imp_1FY0ELU has unconnected port S_AXI_araddr[18]
WARNING: [Synth 8-3331] design m04_couplers_imp_1FY0ELU has unconnected port S_AXI_araddr[17]
WARNING: [Synth 8-3331] design m04_couplers_imp_1FY0ELU has unconnected port S_AXI_araddr[16]
WARNING: [Synth 8-3331] design m04_couplers_imp_1FY0ELU has unconnected port S_AXI_araddr[15]
WARNING: [Synth 8-3331] design m04_couplers_imp_1FY0ELU has unconnected port S_AXI_araddr[14]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 956.559 ; gain = 319.992
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 956.559 ; gain = 319.992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 956.559 ; gain = 319.992
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 956.559 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_0_0/bd_top_clk_wiz_0_0/bd_top_clk_wiz_0_0_in_context.xdc] for cell 'bd_top_i/clk_pll_cpu'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_0_0/bd_top_clk_wiz_0_0/bd_top_clk_wiz_0_0_in_context.xdc] for cell 'bd_top_i/clk_pll_cpu'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_1_0/bd_top_clk_wiz_1_0/bd_top_clk_wiz_1_0_in_context.xdc] for cell 'bd_top_i/clk_pll_33'
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_1_0/bd_top_clk_wiz_1_0/bd_top_clk_wiz_1_0_in_context.xdc:1]
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_1_0/bd_top_clk_wiz_1_0/bd_top_clk_wiz_1_0_in_context.xdc] for cell 'bd_top_i/clk_pll_33'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_2_0/bd_top_clk_wiz_2_0/bd_top_clk_wiz_2_0_in_context.xdc] for cell 'bd_top_i/clk_pll_200'
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_2_0/bd_top_clk_wiz_2_0/bd_top_clk_wiz_2_0_in_context.xdc:1]
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_2_0/bd_top_clk_wiz_2_0/bd_top_clk_wiz_2_0_in_context.xdc] for cell 'bd_top_i/clk_pll_200'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_3_0/bd_top_clk_wiz_3_0/bd_top_clk_wiz_3_0_in_context.xdc] for cell 'bd_top_i/clk_pll_100'
WARNING: [Constraints 18-619] A clock with name 'clk' already exists, overwriting the previous clock with the same name. [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_3_0/bd_top_clk_wiz_3_0/bd_top_clk_wiz_3_0_in_context.xdc:1]
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_3_0/bd_top_clk_wiz_3_0/bd_top_clk_wiz_3_0_in_context.xdc] for cell 'bd_top_i/clk_pll_100'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_proc_sys_reset_0_0/bd_top_proc_sys_reset_0_0/bd_top_proc_sys_reset_0_0_in_context.xdc] for cell 'bd_top_i/proc_sys_reset_0'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_proc_sys_reset_0_0/bd_top_proc_sys_reset_0_0/bd_top_proc_sys_reset_0_0_in_context.xdc] for cell 'bd_top_i/proc_sys_reset_0'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mycpu_0_0/bd_top_mycpu_0_0/bd_top_mycpu_0_0_in_context.xdc] for cell 'bd_top_i/mycpu_0'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mycpu_0_0/bd_top_mycpu_0_0/bd_top_mycpu_0_0_in_context.xdc] for cell 'bd_top_i/mycpu_0'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_xbar_0/bd_top_xbar_0/bd_top_xbar_0_in_context.xdc] for cell 'bd_top_i/axi_interconnect_0/xbar'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_xbar_0/bd_top_xbar_0/bd_top_xbar_0_in_context.xdc] for cell 'bd_top_i/axi_interconnect_0/xbar'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_crossbar_0_0/bd_top_axi_crossbar_0_0/bd_top_axi_crossbar_0_0_in_context.xdc] for cell 'bd_top_i/axi_crossbar_0'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_crossbar_0_0/bd_top_axi_crossbar_0_0/bd_top_axi_crossbar_0_0_in_context.xdc] for cell 'bd_top_i/axi_crossbar_0'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_bram_ctrl_0_0/bd_top_axi_bram_ctrl_0_0/bd_top_axi_bram_ctrl_0_0_in_context.xdc] for cell 'bd_top_i/axi_bram_ctrl_0'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_bram_ctrl_0_0/bd_top_axi_bram_ctrl_0_0/bd_top_axi_bram_ctrl_0_0_in_context.xdc] for cell 'bd_top_i/axi_bram_ctrl_0'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_blk_mem_gen_0_0/bd_top_blk_mem_gen_0_0/bd_top_blk_mem_gen_0_0_in_context.xdc] for cell 'bd_top_i/blk_mem_gen_0'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_blk_mem_gen_0_0/bd_top_blk_mem_gen_0_0/bd_top_blk_mem_gen_0_0_in_context.xdc] for cell 'bd_top_i/blk_mem_gen_0'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_spi_flash_ctrl_0_0/bd_top_spi_flash_ctrl_0_0/bd_top_spi_flash_ctrl_0_0_in_context.xdc] for cell 'bd_top_i/spi_flash_ctrl_0'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_spi_flash_ctrl_0_0/bd_top_spi_flash_ctrl_0_0/bd_top_spi_flash_ctrl_0_0_in_context.xdc] for cell 'bd_top_i/spi_flash_ctrl_0'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_confreg_0_1/bd_top_confreg_0_1/bd_top_confreg_0_1_in_context.xdc] for cell 'bd_top_i/confreg_0'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_confreg_0_1/bd_top_confreg_0_1/bd_top_confreg_0_1_in_context.xdc] for cell 'bd_top_i/confreg_0'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_gpu_top_0_1/bd_top_gpu_top_0_1/bd_top_gpu_top_0_1_in_context.xdc] for cell 'bd_top_i/gpu_top_0'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_gpu_top_0_1/bd_top_gpu_top_0_1/bd_top_gpu_top_0_1_in_context.xdc] for cell 'bd_top_i/gpu_top_0'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_uart16550_0_0/bd_top_axi_uart16550_0_0/bd_top_axi_uart16550_0_0_in_context.xdc] for cell 'bd_top_i/axi_uart16550_0'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_uart16550_0_0/bd_top_axi_uart16550_0_0/bd_top_axi_uart16550_0_0_in_context.xdc] for cell 'bd_top_i/axi_uart16550_0'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_ethernetlite_0_0/bd_top_axi_ethernetlite_0_0/bd_top_axi_ethernetlite_0_0_in_context.xdc] for cell 'bd_top_i/axi_ethernetlite_0'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_ethernetlite_0_0/bd_top_axi_ethernetlite_0_0/bd_top_axi_ethernetlite_0_0_in_context.xdc] for cell 'bd_top_i/axi_ethernetlite_0'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_intc_0_0/bd_top_axi_intc_0_0/bd_top_axi_intc_0_0_in_context.xdc] for cell 'bd_top_i/axi_intc_0'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_intc_0_0/bd_top_axi_intc_0_0/bd_top_axi_intc_0_0_in_context.xdc] for cell 'bd_top_i/axi_intc_0'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc] for cell 'bd_top_i/mig_7series_0'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc] for cell 'bd_top_i/mig_7series_0'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_iic_0_2/bd_top_axi_iic_0_2/bd_top_axi_iic_0_2_in_context.xdc] for cell 'bd_top_i/axi_iic_0'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_iic_0_2/bd_top_axi_iic_0_2/bd_top_axi_iic_0_2_in_context.xdc] for cell 'bd_top_i/axi_iic_0'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_util_vector_logic_0_0/bd_top_util_vector_logic_0_0/bd_top_util_vector_logic_0_0_in_context.xdc] for cell 'bd_top_i/reset_not'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_util_vector_logic_0_0/bd_top_util_vector_logic_0_0/bd_top_util_vector_logic_0_0_in_context.xdc] for cell 'bd_top_i/reset_not'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_reset_synchronizer_0_0/bd_top_reset_synchronizer_0_0/bd_top_reset_synchronizer_0_0_in_context.xdc] for cell 'bd_top_i/reset_synchronizer_mem'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_reset_synchronizer_0_0/bd_top_reset_synchronizer_0_0/bd_top_reset_synchronizer_0_0_in_context.xdc] for cell 'bd_top_i/reset_synchronizer_mem'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_auto_cc_2/bd_top_auto_cc_2/bd_top_auto_cc_2_in_context.xdc] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_auto_cc_2/bd_top_auto_cc_2/bd_top_auto_cc_2_in_context.xdc] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_cc'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_auto_pc_5/bd_top_auto_pc_5/bd_top_auto_pc_5_in_context.xdc] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_pc'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_auto_pc_5/bd_top_auto_pc_5/bd_top_auto_pc_5_in_context.xdc] for cell 'bd_top_i/axi_interconnect_0/s00_couplers/auto_pc'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_auto_cc_0/bd_top_auto_cc_0/bd_top_auto_cc_0_in_context.xdc] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_auto_cc_0/bd_top_auto_cc_0/bd_top_auto_cc_0_in_context.xdc] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_cc'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_auto_pc_0/bd_top_auto_pc_0/bd_top_auto_pc_0_in_context.xdc] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_pc'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_auto_pc_0/bd_top_auto_pc_0/bd_top_auto_pc_0_in_context.xdc] for cell 'bd_top_i/axi_interconnect_0/m01_couplers/auto_pc'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_auto_pc_1/bd_top_auto_pc_1/bd_top_auto_pc_1_in_context.xdc] for cell 'bd_top_i/axi_interconnect_0/m04_couplers/auto_pc'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_auto_pc_1/bd_top_auto_pc_1/bd_top_auto_pc_1_in_context.xdc] for cell 'bd_top_i/axi_interconnect_0/m04_couplers/auto_pc'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_auto_pc_2/bd_top_auto_pc_2/bd_top_auto_pc_2_in_context.xdc] for cell 'bd_top_i/axi_interconnect_0/m05_couplers/auto_pc'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_auto_pc_2/bd_top_auto_pc_2/bd_top_auto_pc_2_in_context.xdc] for cell 'bd_top_i/axi_interconnect_0/m05_couplers/auto_pc'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_auto_pc_3/bd_top_auto_pc_3/bd_top_auto_pc_1_in_context.xdc] for cell 'bd_top_i/axi_interconnect_0/m06_couplers/auto_pc'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_auto_pc_3/bd_top_auto_pc_3/bd_top_auto_pc_1_in_context.xdc] for cell 'bd_top_i/axi_interconnect_0/m06_couplers/auto_pc'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_auto_pc_4/bd_top_auto_pc_4/bd_top_auto_pc_2_in_context.xdc] for cell 'bd_top_i/axi_interconnect_0/m07_couplers/auto_pc'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_auto_pc_4/bd_top_auto_pc_4/bd_top_auto_pc_2_in_context.xdc] for cell 'bd_top_i/axi_interconnect_0/m07_couplers/auto_pc'
Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_auto_cc_1/bd_top_auto_cc_1/bd_top_auto_cc_1_in_context.xdc] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc'
Finished Parsing XDC File [d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_auto_cc_1/bd_top_auto_cc_1/bd_top_auto_cc_1_in_context.xdc] for cell 'bd_top_i/axi_interconnect_0/m08_couplers/auto_cc'
Parsing XDC File [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc]
WARNING: [Vivado 12-584] No ports matched 'UTMI_clk'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:201]
WARNING: [Vivado 12-627] No clocks matched 'utmi_clk'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:202]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:202]
WARNING: [Vivado 12-584] No ports matched 'UTMI_data_io[*]'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:202]
WARNING: [Vivado 12-627] No clocks matched 'utmi_clk'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:203]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:203]
WARNING: [Vivado 12-584] No ports matched 'UTMI_data_io[*]'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:203]
WARNING: [Vivado 12-627] No clocks matched 'utmi_clk'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:204]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:204]
WARNING: [Vivado 12-584] No ports matched 'UTMI_txvalid'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:204]
WARNING: [Vivado 12-627] No clocks matched 'utmi_clk'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:205]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:205]
WARNING: [Vivado 12-584] No ports matched 'UTMI_txvalid'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:205]
WARNING: [Vivado 12-584] No ports matched 'UTMI_*'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:207]
WARNING: [Vivado 12-584] No ports matched 'UTMI_chrgvbus'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:209]
WARNING: [Vivado 12-584] No ports matched 'UTMI_clk'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:210]
WARNING: [Vivado 12-584] No ports matched 'UTMI_data_io[0]'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:211]
WARNING: [Vivado 12-584] No ports matched 'UTMI_data_io[1]'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:212]
WARNING: [Vivado 12-584] No ports matched 'UTMI_data_io[2]'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:213]
WARNING: [Vivado 12-584] No ports matched 'UTMI_data_io[3]'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:214]
WARNING: [Vivado 12-584] No ports matched 'UTMI_data_io[4]'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:215]
WARNING: [Vivado 12-584] No ports matched 'UTMI_data_io[5]'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:216]
WARNING: [Vivado 12-584] No ports matched 'UTMI_data_io[6]'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:217]
WARNING: [Vivado 12-584] No ports matched 'UTMI_data_io[7]'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:218]
WARNING: [Vivado 12-584] No ports matched 'UTMI_dischrgvbus'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:219]
WARNING: [Vivado 12-584] No ports matched 'UTMI_dmpulldown'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:220]
WARNING: [Vivado 12-584] No ports matched 'UTMI_dppulldown'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:221]
WARNING: [Vivado 12-584] No ports matched 'UTMI_hostdisc'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:222]
WARNING: [Vivado 12-584] No ports matched 'UTMI_iddig'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:223]
WARNING: [Vivado 12-584] No ports matched 'UTMI_idpullup'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:224]
WARNING: [Vivado 12-584] No ports matched 'UTMI_linestate[0]'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:225]
WARNING: [Vivado 12-584] No ports matched 'UTMI_linestate[1]'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:226]
WARNING: [Vivado 12-584] No ports matched 'UTMI_opmode[0]'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:227]
WARNING: [Vivado 12-584] No ports matched 'UTMI_opmode[1]'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:228]
WARNING: [Vivado 12-584] No ports matched 'UTMI_reset'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:229]
WARNING: [Vivado 12-584] No ports matched 'UTMI_rxactive'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:230]
WARNING: [Vivado 12-584] No ports matched 'UTMI_rxerror'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:231]
WARNING: [Vivado 12-584] No ports matched 'UTMI_rxvalid'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:232]
WARNING: [Vivado 12-584] No ports matched 'UTMI_sessend'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:233]
WARNING: [Vivado 12-584] No ports matched 'UTMI_suspend_n'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:234]
WARNING: [Vivado 12-584] No ports matched 'UTMI_termsel'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:235]
WARNING: [Vivado 12-584] No ports matched 'UTMI_txready'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:236]
WARNING: [Vivado 12-584] No ports matched 'UTMI_txvalid'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:237]
WARNING: [Vivado 12-584] No ports matched 'UTMI_vbusvalid'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:238]
WARNING: [Vivado 12-584] No ports matched 'UTMI_xcvrsel[0]'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:239]
WARNING: [Vivado 12-584] No ports matched 'UTMI_xcvrsel[1]'. [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc:240]
Finished Parsing XDC File [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/bd_top_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Xilinx_Project/soc_like_0x7C00/xdc/soc_like_0x7C00.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/bd_top_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/bd_top_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1045.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1045.297 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'bd_top_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1049.152 ; gain = 412.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1049.152 ; gain = 412.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_3_0/bd_top_clk_wiz_3_0/bd_top_clk_wiz_3_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_clk_wiz_3_0/bd_top_clk_wiz_3_0/bd_top_clk_wiz_3_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for SPI_MISO. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_spi_flash_ctrl_0_0/bd_top_spi_flash_ctrl_0_0/bd_top_spi_flash_ctrl_0_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SPI_MISO. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_spi_flash_ctrl_0_0/bd_top_spi_flash_ctrl_0_0/bd_top_spi_flash_ctrl_0_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for SPI_MOSI. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_spi_flash_ctrl_0_0/bd_top_spi_flash_ctrl_0_0/bd_top_spi_flash_ctrl_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for SPI_MOSI. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_spi_flash_ctrl_0_0/bd_top_spi_flash_ctrl_0_0/bd_top_spi_flash_ctrl_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for ct_sda. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_gpu_top_0_1/bd_top_gpu_top_0_1/bd_top_gpu_top_0_1_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ct_sda. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_gpu_top_0_1/bd_top_gpu_top_0_1/bd_top_gpu_top_0_1_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for MII_rx_clk. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_ethernetlite_0_0/bd_top_axi_ethernetlite_0_0/bd_top_axi_ethernetlite_0_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MII_rx_clk. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_ethernetlite_0_0/bd_top_axi_ethernetlite_0_0/bd_top_axi_ethernetlite_0_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for MII_tx_clk. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_ethernetlite_0_0/bd_top_axi_ethernetlite_0_0/bd_top_axi_ethernetlite_0_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for MII_tx_clk. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_axi_ethernetlite_0_0/bd_top_axi_ethernetlite_0_0/bd_top_axi_ethernetlite_0_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[0]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[0]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[10]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[10]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[11]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[11]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[12]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[12]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[1]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[1]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[2]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[2]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[3]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[3]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[4]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[4]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[5]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[5]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[6]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[6]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[7]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[7]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[8]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[8]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_addr[9]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_addr[9]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ba[0]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ba[0]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ba[1]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ba[1]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ba[2]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ba[2]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_cas_n. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_cas_n. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ck_n[0]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ck_n[0]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ck_p[0]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ck_p[0]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_cke[0]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_cke[0]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dm[0]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dm[0]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dm[1]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dm[1]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[0]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[0]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[10]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[10]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[11]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[11]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[12]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[12]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[13]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[13]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[14]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[14]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[15]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[15]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[1]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[1]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[2]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[2]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[3]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[3]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[4]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[4]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[5]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[5]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[6]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[6]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[7]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[7]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[8]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[8]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dq[9]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dq[9]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_n[0]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_n[0]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_n[1]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_n[1]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_p[0]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_p[0]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_dqs_p[1]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_dqs_p[1]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_odt[0]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_odt[0]. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_ras_n. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_ras_n. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_reset_n. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_reset_n. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR3_we_n. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR3_we_n. (constraint file  d:/Xilinx_Project/soc_like_0x7C00/bd/bd_top/ip/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0/bd_top_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property DONT_TOUCH = true for bd_top_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_top_i/clk_pll_cpu. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_top_i/clk_pll_33. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_top_i/clk_pll_200. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_top_i/clk_pll_100. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_top_i/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_top_i/mycpu_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_top_i/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_top_i/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_top_i/axi_crossbar_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_top_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_top_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_top_i/spi_flash_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_top_i/const_spi_addr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_top_i/confreg_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_top_i/gpu_top_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_top_i/axi_uart16550_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_top_i/const_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_top_i/const_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_top_i/axi_ethernetlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_top_i/axi_intc_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_top_i/mig_7series_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_top_i/axi_iic_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_top_i/reset_not. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_top_i/reset_synchronizer_mem. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_top_i/cpu_int_concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_top_i/axi_int_concat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_top_i/cpu_int_const0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_top_i/axi_int_const0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_top_i/axi_interconnect_0/s00_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_top_i/axi_interconnect_0/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_top_i/axi_interconnect_0/m01_couplers/auto_cc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_top_i/axi_interconnect_0/m01_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_top_i/axi_interconnect_0/m04_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_top_i/axi_interconnect_0/m05_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_top_i/axi_interconnect_0/m06_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_top_i/axi_interconnect_0/m07_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for bd_top_i/axi_interconnect_0/m08_couplers/auto_cc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1049.152 ; gain = 412.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1049.152 ; gain = 412.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1049.152 ; gain = 412.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
WARNING: [Synth 8-565] redefining clock 'clk'
WARNING: [Synth 8-565] redefining clock 'clk'
WARNING: [Synth 8-565] redefining clock 'clk'
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1049.152 ; gain = 412.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1049.152 ; gain = 412.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1049.152 ; gain = 412.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1049.152 ; gain = 412.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1049.152 ; gain = 412.586
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1049.152 ; gain = 412.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1049.152 ; gain = 412.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1049.152 ; gain = 412.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1049.152 ; gain = 412.586
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |bd_top_xbar_0                 |         1|
|2     |bd_top_auto_cc_0              |         1|
|3     |bd_top_auto_pc_0              |         1|
|4     |bd_top_auto_pc_1              |         1|
|5     |bd_top_auto_pc_2              |         1|
|6     |bd_top_auto_pc_3              |         1|
|7     |bd_top_auto_pc_4              |         1|
|8     |bd_top_auto_cc_1              |         1|
|9     |bd_top_auto_cc_2              |         1|
|10    |bd_top_auto_pc_5              |         1|
|11    |bd_top_axi_bram_ctrl_0_0      |         1|
|12    |bd_top_axi_crossbar_0_0       |         1|
|13    |bd_top_axi_ethernetlite_0_0   |         1|
|14    |bd_top_axi_iic_0_2            |         1|
|15    |bd_top_axi_intc_0_0           |         1|
|16    |bd_top_axi_uart16550_0_0      |         1|
|17    |bd_top_blk_mem_gen_0_0        |         1|
|18    |bd_top_clk_wiz_3_0            |         1|
|19    |bd_top_clk_wiz_2_0            |         1|
|20    |bd_top_clk_wiz_1_0            |         1|
|21    |bd_top_clk_wiz_0_0            |         1|
|22    |bd_top_confreg_0_1            |         1|
|23    |bd_top_gpu_top_0_1            |         1|
|24    |bd_top_mig_7series_0_0        |         1|
|25    |bd_top_mycpu_0_0              |         1|
|26    |bd_top_proc_sys_reset_0_0     |         1|
|27    |bd_top_util_vector_logic_0_0  |         1|
|28    |bd_top_reset_synchronizer_0_0 |         1|
|29    |bd_top_spi_flash_ctrl_0_0     |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |bd_top_auto_cc_0              |     1|
|2     |bd_top_auto_cc_1              |     1|
|3     |bd_top_auto_cc_2              |     1|
|4     |bd_top_auto_pc_0              |     1|
|5     |bd_top_auto_pc_1              |     1|
|6     |bd_top_auto_pc_2              |     1|
|7     |bd_top_auto_pc_3              |     1|
|8     |bd_top_auto_pc_4              |     1|
|9     |bd_top_auto_pc_5              |     1|
|10    |bd_top_axi_bram_ctrl_0_0      |     1|
|11    |bd_top_axi_crossbar_0_0       |     1|
|12    |bd_top_axi_ethernetlite_0_0   |     1|
|13    |bd_top_axi_iic_0_2            |     1|
|14    |bd_top_axi_intc_0_0           |     1|
|15    |bd_top_axi_uart16550_0_0      |     1|
|16    |bd_top_blk_mem_gen_0_0        |     1|
|17    |bd_top_clk_wiz_0_0            |     1|
|18    |bd_top_clk_wiz_1_0            |     1|
|19    |bd_top_clk_wiz_2_0            |     1|
|20    |bd_top_clk_wiz_3_0            |     1|
|21    |bd_top_confreg_0_1            |     1|
|22    |bd_top_gpu_top_0_1            |     1|
|23    |bd_top_mig_7series_0_0        |     1|
|24    |bd_top_mycpu_0_0              |     1|
|25    |bd_top_proc_sys_reset_0_0     |     1|
|26    |bd_top_reset_synchronizer_0_0 |     1|
|27    |bd_top_spi_flash_ctrl_0_0     |     1|
|28    |bd_top_util_vector_logic_0_0  |     1|
|29    |bd_top_xbar_0                 |     1|
|30    |IBUF                          |    24|
|31    |IOBUF                         |     3|
|32    |OBUF                          |    58|
+------+------------------------------+------+

Report Instance Areas: 
+------+-----------------------+----------------------------+------+
|      |Instance               |Module                      |Cells |
+------+-----------------------+----------------------------+------+
|1     |top                    |                            |  5300|
|2     |  bd_top_i             |bd_top                      |  5215|
|3     |    axi_int_concat     |bd_top_xlconcat_0_1         |     0|
|4     |    axi_int_const0     |bd_top_xlconstant_0_3       |     0|
|5     |    axi_interconnect_0 |bd_top_axi_interconnect_0_0 |  3112|
|6     |      m01_couplers     |m01_couplers_imp_1HO6BC4    |   398|
|7     |      m04_couplers     |m04_couplers_imp_1FY0ELU    |   115|
|8     |      m05_couplers     |m05_couplers_imp_5XGLLV     |   153|
|9     |      m06_couplers     |m06_couplers_imp_GT6YS1     |   115|
|10    |      m07_couplers     |m07_couplers_imp_14SAQYO    |   153|
|11    |      m08_couplers     |m08_couplers_imp_7SHG6Y     |   196|
|12    |      s00_couplers     |s00_couplers_imp_OKD6G4     |   452|
|13    |    const_0            |bd_top_xlconstant_0_1       |     0|
|14    |    const_1            |bd_top_xlconstant_1_0       |     0|
|15    |    const_spi_addr     |bd_top_xlconstant_0_0       |     0|
|16    |    cpu_int_concat     |bd_top_xlconcat_0_0         |     0|
|17    |    cpu_int_const0     |bd_top_xlconstant_0_2       |     0|
+------+-----------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1049.152 ; gain = 412.586
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 1049.152 ; gain = 319.992
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1049.152 ; gain = 412.586
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1049.152 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1074.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
132 Infos, 165 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1074.805 ; gain = 768.492
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1074.805 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'D:/Xilinx_Project/soc_like_0x7C00/vivado/soc_like_0x7C00.runs/synth_1/bd_top_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_top_wrapper_utilization_synth.rpt -pb bd_top_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Aug 11 20:04:34 2022...
