Classic Timing Analyzer report for SSP
Tue Oct 18 22:56:51 2016
Quartus II 64-Bit Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk_in'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                 ;
+------------------------------+-------+---------------+----------------------------------+--------------+---------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From         ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------+---------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 7.157 ns                         ; clk_out~reg0 ; clk_out ; clk_in     ; --       ; 0            ;
; Clock Setup: 'clk_in'        ; N/A   ; None          ; 287.36 MHz ( period = 3.480 ns ) ; counter[0]   ; Q       ; clk_in     ; clk_in   ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;              ;         ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------+---------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EPM570T144C5       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk_in          ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk_in'                                                                                                                                                                          ;
+-------+------------------------------------------------+------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From       ; To           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 287.36 MHz ( period = 3.480 ns )               ; counter[0] ; Q            ; clk_in     ; clk_in   ; None                        ; None                      ; 2.771 ns                ;
; N/A   ; 302.11 MHz ( period = 3.310 ns )               ; counter[1] ; Q            ; clk_in     ; clk_in   ; None                        ; None                      ; 2.601 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[1] ; counter[1]   ; clk_in     ; clk_in   ; None                        ; None                      ; 2.537 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[3] ; Q            ; clk_in     ; clk_in   ; None                        ; None                      ; 2.391 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[3] ; counter[0]   ; clk_in     ; clk_in   ; None                        ; None                      ; 2.360 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[1] ; counter[0]   ; clk_in     ; clk_in   ; None                        ; None                      ; 2.232 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[1] ; counter[3]   ; clk_in     ; clk_in   ; None                        ; None                      ; 2.229 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[0] ; counter[3]   ; clk_in     ; clk_in   ; None                        ; None                      ; 2.147 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[0] ; counter[2]   ; clk_in     ; clk_in   ; None                        ; None                      ; 2.144 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[0] ; counter[0]   ; clk_in     ; clk_in   ; None                        ; None                      ; 2.142 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[2] ; Q            ; clk_in     ; clk_in   ; None                        ; None                      ; 2.084 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[2] ; counter[1]   ; clk_in     ; clk_in   ; None                        ; None                      ; 2.047 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[2] ; counter[3]   ; clk_in     ; clk_in   ; None                        ; None                      ; 2.045 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[2] ; counter[2]   ; clk_in     ; clk_in   ; None                        ; None                      ; 2.041 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[3] ; counter[3]   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.887 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[3] ; counter[1]   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.782 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Q          ; Q            ; clk_in     ; clk_in   ; None                        ; None                      ; 1.781 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[2] ; counter[0]   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.577 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[0] ; counter[1]   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.575 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; counter[1] ; counter[2]   ; clk_in     ; clk_in   ; None                        ; None                      ; 1.553 ns                ;
; N/A   ; Restricted to 304.04 MHz ( period = 3.289 ns ) ; Q          ; clk_out~reg0 ; clk_in     ; clk_in   ; None                        ; None                      ; 1.259 ns                ;
+-------+------------------------------------------------+------------+--------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+--------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To      ; From Clock ;
+-------+--------------+------------+--------------+---------+------------+
; N/A   ; None         ; 7.157 ns   ; clk_out~reg0 ; clk_out ; clk_in     ;
+-------+--------------+------------+--------------+---------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Tue Oct 18 22:56:51 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SSP -c SSP
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk_in" is an undefined clock
Info: Clock "clk_in" has Internal fmax of 287.36 MHz between source register "counter[0]" and destination register "Q" (period= 3.48 ns)
    Info: + Longest register to register delay is 2.771 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y7_N8; Fanout = 5; REG Node = 'counter[0]'
        Info: 2: + IC(0.961 ns) + CELL(0.914 ns) = 1.875 ns; Loc. = LC_X1_Y7_N5; Fanout = 1; COMB Node = 'Equal0~0'
        Info: 3: + IC(0.305 ns) + CELL(0.591 ns) = 2.771 ns; Loc. = LC_X1_Y7_N6; Fanout = 2; REG Node = 'Q'
        Info: Total cell delay = 1.505 ns ( 54.31 % )
        Info: Total interconnect delay = 1.266 ns ( 45.69 % )
    Info: - Smallest clock skew is 0.000 ns
        Info: + Shortest clock path from clock "clk_in" to destination register is 3.681 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 6; CLK Node = 'clk_in'
            Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X1_Y7_N6; Fanout = 2; REG Node = 'Q'
            Info: Total cell delay = 2.081 ns ( 56.53 % )
            Info: Total interconnect delay = 1.600 ns ( 43.47 % )
        Info: - Longest clock path from clock "clk_in" to source register is 3.681 ns
            Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 6; CLK Node = 'clk_in'
            Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X1_Y7_N8; Fanout = 5; REG Node = 'counter[0]'
            Info: Total cell delay = 2.081 ns ( 56.53 % )
            Info: Total interconnect delay = 1.600 ns ( 43.47 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Micro setup delay of destination is 0.333 ns
Info: tco from clock "clk_in" to destination pin "clk_out" through register "clk_out~reg0" is 7.157 ns
    Info: + Longest clock path from clock "clk_in" to source register is 3.681 ns
        Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 6; CLK Node = 'clk_in'
        Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X1_Y7_N7; Fanout = 1; REG Node = 'clk_out~reg0'
        Info: Total cell delay = 2.081 ns ( 56.53 % )
        Info: Total interconnect delay = 1.600 ns ( 43.47 % )
    Info: + Micro clock to output delay of source is 0.376 ns
    Info: + Longest register to pin delay is 3.100 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X1_Y7_N7; Fanout = 1; REG Node = 'clk_out~reg0'
        Info: 2: + IC(0.778 ns) + CELL(2.322 ns) = 3.100 ns; Loc. = PIN_8; Fanout = 0; PIN Node = 'clk_out'
        Info: Total cell delay = 2.322 ns ( 74.90 % )
        Info: Total interconnect delay = 0.778 ns ( 25.10 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 223 megabytes
    Info: Processing ended: Tue Oct 18 22:56:51 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


