From ba085beae49aeecbd27cd36682b95d06bee73444 Mon Sep 17 00:00:00 2001
From: bigsupersquid <bigsupersquid@gmail.com>
Date: Fri, 17 May 2019 10:52:52 -0500
Subject: [PATCH] vram

---
 arch/arm/boot/dts/mt6580-s8pro.dts | 116 ++++++++++---------------------------
 1 file changed, 32 insertions(+), 84 deletions(-)

diff --git a/arch/arm/boot/dts/mt6580-s8pro.dts b/arch/arm/boot/dts/mt6580-s8pro.dts
index e249ad3..bc4dff8 100644
--- a/arch/arm/boot/dts/mt6580-s8pro.dts
+++ b/arch/arm/boot/dts/mt6580-s8pro.dts
@@ -6,12 +6,8 @@
  */
 
 /dts-v1/;
-#include <dt-bindings/interrupt-controller/irq.h>
-#include <dt-bindings/interrupt-controller/arm-gic.h>
-#include <dt-bindings/clock/mt2701-clk.h>
-#include <dt-bindings/power/mt2701-power.h>
-#include <dt-bindings/phy/phy.h>
 #include "mt6580.dtsi"
+#include <dt-bindings/phy/phy.h>
 
 / {
 	model = "MediaTek MT6580 ZGPAX s8pro";
@@ -23,7 +19,7 @@
 	};
 
 	chosen {
-        bootargs = "console=tty0 console=ttyMT0,921600n1 console=ttyS0,921600n8 initrd=0x84000000,0x04000000 loglevel=8 ramoops.mem_address=0x83f10000 ramoops.mem_size=0xe0000 ramoops.console_size=0x10000 ramoops.ecc=1";
+        bootargs = "console=tty0 console=ttyMT0,921600n1 console=ttyS0,921600n8 initrd=0x84000000,0x04000000 loglevel=8 vram=1048576 ramoops.mem_address=0x83f10000 ramoops.mem_size=0xe0000 ramoops.console_size=0x10000 ramoops.ecc=1";
 		linux,initrd-start = <0x84000000>;
 		linux,initrd-end = <0x88000000>;
 		stdout-path = "serial0:921600n8";
@@ -74,112 +70,64 @@
 		};
 	};
 
-
-	topckgen: syscon@10000000 {
-		compatible = "mediatek,mt6580-topckgen",
-			     "mediatek,mt2701-topckgen",
-			     "syscon";
-		reg = <0 0x10000000 0 0x1000>;
-		#clock-cells = <1>;
-	};
-
-	infracfg: syscon@10001000 {
-		compatible = "mediatek,mt6580-infracfg",
-			     "mediatek,mt2701-infracfg",
-			     "syscon";
-		reg = <0 0x10001000 0 0x1000>;
-		#clock-cells = <1>;
-		#reset-cells = <1>;
-	};
-
-	apmixedsys: syscon@10018000 {
-		compatible = "mediatek,mt6580-apmixedsys",
-			     "mediatek,mt2701-apmixedsys",
-			     "syscon";
-		reg = <0 0x10018000 0 0x1000>;
-		#clock-cells = <1>;
-	};
-
-	hifsys: syscon@1a000000 {
-		compatible = "mediatek,6580-hifsys",
-			     "mediatek,mt2701-hifsys",
-			     "syscon";
-		reg = <0 0x1a000000 0 0x1000>;
-		#clock-cells = <1>;
-		#reset-cells = <1>;
-	};
-
-	scpsys: scpsys@10006000 {
-		compatible = "mediatek,mt6580-scpsys",
-			     "mediatek,mt2701-scpsys",
-			     "syscon";
-		#power-domain-cells = <1>;
-		reg = <0 0x10006000 0 0x1000>;
-		infracfg = <&infracfg>;
-		clocks = <&topckgen CLK_TOP_MM_SEL>,
-			 <&topckgen CLK_TOP_MFG_SEL>,
-			 <&topckgen CLK_TOP_ETHIF_SEL>;
-		clock-names = "mm", "mfg", "ethif";
-	};
-
-	clk26m: oscillator-0 {
-		compatible = "fixed-clock";
-		#clock-cells = <0>;
-		clock-frequency = <26000000>;
-		clock-output-names = "clk26m";
-	};
-
     cpus {
 		enable-method = "mediatek,mt6589-smp";
         cpu@0 {
             reg = <0x0>;
-			clocks = <&infracfg CLK_INFRA_CPUSEL>,
-				 <&apmixedsys CLK_APMIXED_MAINPLL>;
-			clock-names = "cpu", "intermediate";
+//			clocks = <&infracfg CLK_INFRA_CPUSEL>,
+//				 <&apmixedsys CLK_APMIXED_MAINPLL>;
+//			clock-names = "cpu", "intermediate";
 			operating-points-v2 = <&cpu_opp_table>;
 			#cooling-cells = <2>;
             clock-frequency = <0x6553f100>;
         };
         cpu@1 {
             reg = <0x1>;
-			clocks = <&infracfg CLK_INFRA_CPUSEL>,
-				 <&apmixedsys CLK_APMIXED_MAINPLL>;
-			clock-names = "cpu", "intermediate";
+//			clocks = <&infracfg CLK_INFRA_CPUSEL>,
+//				 <&apmixedsys CLK_APMIXED_MAINPLL>;
+//			clock-names = "cpu", "intermediate";
 			operating-points-v2 = <&cpu_opp_table>;
 			#cooling-cells = <2>;
             clock-frequency = <0x6553f100>;
         };
         cpu@2 {
             reg = <0x2>;
-			clocks = <&infracfg CLK_INFRA_CPUSEL>,
-				 <&apmixedsys CLK_APMIXED_MAINPLL>;
-			clock-names = "cpu", "intermediate";
+//			clocks = <&infracfg CLK_INFRA_CPUSEL>,
+//				 <&apmixedsys CLK_APMIXED_MAINPLL>;
+//			clock-names = "cpu", "intermediate";
 			operating-points-v2 = <&cpu_opp_table>;
 			#cooling-cells = <2>;
             clock-frequency = <0x6553f100>;
         };
         cpu@3 {
             reg = <0x3>;
-			clocks = <&infracfg CLK_INFRA_CPUSEL>,
-				 <&apmixedsys CLK_APMIXED_MAINPLL>;
-			clock-names = "cpu", "intermediate";
+//			clocks = <&infracfg CLK_INFRA_CPUSEL>,
+//				 <&apmixedsys CLK_APMIXED_MAINPLL>;
+//			clock-names = "cpu", "intermediate";
 			operating-points-v2 = <&cpu_opp_table>;
 			#cooling-cells = <2>;
             clock-frequency = <0x6553f100>;
         };
     };
-    
+
+	usb@11100000 {
+		compatible = "generic-xhci";
+		reg = <0x11100000 0x10000>;
+            interrupts = <0x0 0x4 0x4>;
+	};
+
+/*    
 	usb0: usb@11100000 {
 		compatible = "mediatek,mt6580-xhci",
 				"mediatek,mt8173-xhci";
 		reg = <0 0x11100000 0 0x10000>,
 			<0 0x11100000 0 0x10000>;
 		reg-names = "mac", "ippc";
-		interrupts = <GIC_SPI 196 IRQ_TYPE_LEVEL_LOW>;
-		clocks = <&hifsys CLK_HIFSYS_USB0PHY>,
-			<&topckgen CLK_TOP_ETHIF_SEL>;
-		clock-names = "sys_ck", "ref_ck";
-		power-domains = <&scpsys MT2701_POWER_DOMAIN_HIF>;
+//		interrupts = <GIC_SPI 196 IRQ_TYPE_LEVEL_LOW>;
+//		clocks = <&hifsys CLK_HIFSYS_USB0PHY>,
+//			<&topckgen CLK_TOP_ETHIF_SEL>;
+//		clock-names = "sys_ck", "ref_ck";
+//		power-domains = <&scpsys MT2701_POWER_DOMAIN_HIF>;
 		phys = <&u2port0 PHY_TYPE_USB2>, <&u3port0 PHY_TYPE_USB3>;
 		status = "disabled";
 	};
@@ -195,21 +143,21 @@
 
 		u2port0: usb-phy@11100800 {
 			reg = <0 0x11100800 0 0x01000>;
-			clocks = <&topckgen CLK_TOP_USB_PHY48M>;
-			clock-names = "ref";
+//			clocks = <&topckgen CLK_TOP_USB_PHY48M>;
+//			clock-names = "ref";
 			#phy-cells = <1>;
 			status = "okay";
 		};
 
 		u3port0: usb-phy@11100900 {
 			reg = <0 0x11100900 0 0x10000>;
-			clocks = <&clk26m>;
-			clock-names = "ref";
+//			clocks = <&clk26m>;
+//			clock-names = "ref";
 			#phy-cells = <1>;
 			status = "okay";
 		};
 	};
-
+*/
 	memory {
 		device_type = "memory";
 		reg = <0x80000000 0x20000000>;
-- 
1.9.1

