#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Dec  3 03:42:30 2019
# Process ID: 4480
# Current directory: C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Pipelined_CPU_Factorial_GPIO_with_Data_Forwarding
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8624 C:\Users\Sidarth Shahri\Documents\CMPE 140 Assignments\Assignment 8\Pipelined_CPU_Factorial_GPIO_with_Data_Forwarding\Pipelined_CPU_Factorial_GPIO.xpr
# Log file: C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Pipelined_CPU_Factorial_GPIO_with_Data_Forwarding/vivado.log
# Journal file: C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Pipelined_CPU_Factorial_GPIO_with_Data_Forwarding\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Pipelined_CPU_Factorial_GPIO_with_Data_Forwarding/Pipelined_CPU_Factorial_GPIO.xpr}
update_compile_order -fileset sources_1
close [ open {C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Pipelined_CPU_Factorial_GPIO_with_Data_Forwarding/Pipelined_CPU_Factorial_GPIO.srcs/sources_1/new/forwarding_logic.v} w ]
add_files {{C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Pipelined_CPU_Factorial_GPIO_with_Data_Forwarding/Pipelined_CPU_Factorial_GPIO.srcs/sources_1/new/forwarding_logic.v}}
update_compile_order -fileset sources_1
close [ open {C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Pipelined_CPU_Factorial_GPIO_with_Data_Forwarding/Pipelined_CPU_Factorial_GPIO.srcs/sources_1/new/mux3.v} w ]
add_files {{C:/Users/Sidarth Shahri/Documents/CMPE 140 Assignments/Assignment 8/Pipelined_CPU_Factorial_GPIO_with_Data_Forwarding/Pipelined_CPU_Factorial_GPIO.srcs/sources_1/new/mux3.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
source tb_Pipelined_SoC.tcl
relaunch_sim
synth_design -rtl -name rtl_1
close_design
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
