/* Verilog netlist generated by SCUBA Diamond (64-bit) 3.8.0.115.3 */
/* Module Version: 4.9 */
/* D:\lscc\diamond\3.8_x64\ispfpga\bin\nt64\scuba.exe -w -n multiplier_mod_signed -lang verilog -synth lse -bus_exp 7 -bb -arch xo2c00 -type dspmult -simple_portname -pfu_mult -widtha 16 -widthb 16 -widthp 32 -signed -PL_stages 1 -input_reg -output_reg -clk0 -ce0 -rst0  */
/* Thu Feb 23 21:49:47 2017 */


`timescale 1 ns / 1 ps
module multiplier_mod_signed (Clock, ClkEn, Aclr, DataA, DataB, Result)/* synthesis NGD_DRC_MASK=1 */;
    input wire Clock;
    input wire ClkEn;
    input wire Aclr;
    input wire [15:0] DataA;
    input wire [15:0] DataB;
    output wire [31:0] Result;
GSR GSR_INST (.GSR(1'b1));
PUR PUR_INST (.PUR(1'b1));
    wire rego_o_0;
    wire rego_o_1;
    wire rego_o_2;
    wire rego_o_3;
    wire rego_o_4;
    wire rego_o_5;
    wire rego_o_6;
    wire rego_o_7;
    wire f_multiplier_mod_signed_0_pp_0_0;
    wire multiplier_mod_signed_0_pp_0_0;
    wire f_multiplier_mod_signed_0_pp_0_1;
    wire f_s_multiplier_mod_signed_0_0_2;
    wire f_s_multiplier_mod_signed_0_0_3;
    wire multiplier_mod_signed_0_pp_2_4;
    wire multiplier_mod_signed_0_pp_4_8;
    wire multiplier_mod_signed_0_pp_6_12;
    wire s_multiplier_mod_signed_0_0_2;
    wire multiplier_mod_signed_0_pp_1_2;
    wire s_multiplier_mod_signed_0_0_3;
    wire s_multiplier_mod_signed_0_0_4;
    wire co_multiplier_mod_signed_0_0_1;
    wire s_multiplier_mod_signed_0_0_5;
    wire s_multiplier_mod_signed_0_0_6;
    wire co_multiplier_mod_signed_0_0_2;
    wire s_multiplier_mod_signed_0_0_7;
    wire s_multiplier_mod_signed_0_0_8;
    wire co_multiplier_mod_signed_0_0_3;
    wire s_multiplier_mod_signed_0_0_9;
    wire s_multiplier_mod_signed_0_0_10;
    wire co_multiplier_mod_signed_0_0_4;
    wire s_multiplier_mod_signed_0_0_11;
    wire s_multiplier_mod_signed_0_0_12;
    wire co_multiplier_mod_signed_0_0_5;
    wire s_multiplier_mod_signed_0_0_13;
    wire s_multiplier_mod_signed_0_0_14;
    wire co_multiplier_mod_signed_0_0_6;
    wire s_multiplier_mod_signed_0_0_15;
    wire s_multiplier_mod_signed_0_0_16;
    wire co_multiplier_mod_signed_0_0_7;
    wire s_multiplier_mod_signed_0_0_17;
    wire s_multiplier_mod_signed_0_0_18;
    wire co_multiplier_mod_signed_0_0_8;
    wire multiplier_mod_signed_0_pp_0_17;
    wire s_multiplier_mod_signed_0_0_19;
    wire s_multiplier_mod_signed_0_0_20;
    wire co_multiplier_mod_signed_0_0_9;
    wire multiplier_mod_signed_0_pp_1_19;
    wire s_multiplier_mod_signed_0_0_21;
    wire co_multiplier_mod_signed_0_0_10;
    wire s_multiplier_mod_signed_0_1_6;
    wire multiplier_mod_signed_0_pp_3_6;
    wire s_multiplier_mod_signed_0_1_7;
    wire s_multiplier_mod_signed_0_1_8;
    wire co_multiplier_mod_signed_0_1_1;
    wire s_multiplier_mod_signed_0_1_9;
    wire s_multiplier_mod_signed_0_1_10;
    wire co_multiplier_mod_signed_0_1_2;
    wire s_multiplier_mod_signed_0_1_11;
    wire s_multiplier_mod_signed_0_1_12;
    wire co_multiplier_mod_signed_0_1_3;
    wire s_multiplier_mod_signed_0_1_13;
    wire s_multiplier_mod_signed_0_1_14;
    wire co_multiplier_mod_signed_0_1_4;
    wire s_multiplier_mod_signed_0_1_15;
    wire s_multiplier_mod_signed_0_1_16;
    wire co_multiplier_mod_signed_0_1_5;
    wire s_multiplier_mod_signed_0_1_17;
    wire s_multiplier_mod_signed_0_1_18;
    wire co_multiplier_mod_signed_0_1_6;
    wire s_multiplier_mod_signed_0_1_19;
    wire s_multiplier_mod_signed_0_1_20;
    wire co_multiplier_mod_signed_0_1_7;
    wire s_multiplier_mod_signed_0_1_21;
    wire s_multiplier_mod_signed_0_1_22;
    wire co_multiplier_mod_signed_0_1_8;
    wire multiplier_mod_signed_0_pp_2_21;
    wire s_multiplier_mod_signed_0_1_23;
    wire s_multiplier_mod_signed_0_1_24;
    wire co_multiplier_mod_signed_0_1_9;
    wire multiplier_mod_signed_0_pp_3_23;
    wire s_multiplier_mod_signed_0_1_25;
    wire co_multiplier_mod_signed_0_1_10;
    wire s_multiplier_mod_signed_0_2_10;
    wire multiplier_mod_signed_0_pp_5_10;
    wire s_multiplier_mod_signed_0_2_11;
    wire s_multiplier_mod_signed_0_2_12;
    wire co_multiplier_mod_signed_0_2_1;
    wire s_multiplier_mod_signed_0_2_13;
    wire s_multiplier_mod_signed_0_2_14;
    wire co_multiplier_mod_signed_0_2_2;
    wire s_multiplier_mod_signed_0_2_15;
    wire s_multiplier_mod_signed_0_2_16;
    wire co_multiplier_mod_signed_0_2_3;
    wire s_multiplier_mod_signed_0_2_17;
    wire s_multiplier_mod_signed_0_2_18;
    wire co_multiplier_mod_signed_0_2_4;
    wire s_multiplier_mod_signed_0_2_19;
    wire s_multiplier_mod_signed_0_2_20;
    wire co_multiplier_mod_signed_0_2_5;
    wire s_multiplier_mod_signed_0_2_21;
    wire s_multiplier_mod_signed_0_2_22;
    wire co_multiplier_mod_signed_0_2_6;
    wire s_multiplier_mod_signed_0_2_23;
    wire s_multiplier_mod_signed_0_2_24;
    wire co_multiplier_mod_signed_0_2_7;
    wire s_multiplier_mod_signed_0_2_25;
    wire s_multiplier_mod_signed_0_2_26;
    wire co_multiplier_mod_signed_0_2_8;
    wire multiplier_mod_signed_0_pp_4_25;
    wire s_multiplier_mod_signed_0_2_27;
    wire s_multiplier_mod_signed_0_2_28;
    wire co_multiplier_mod_signed_0_2_9;
    wire multiplier_mod_signed_0_pp_5_27;
    wire s_multiplier_mod_signed_0_2_29;
    wire co_multiplier_mod_signed_0_2_10;
    wire s_multiplier_mod_signed_0_3_14;
    wire multiplier_mod_signed_0_pp_7_14;
    wire s_multiplier_mod_signed_0_3_15;
    wire s_multiplier_mod_signed_0_3_16;
    wire co_multiplier_mod_signed_0_3_1;
    wire s_multiplier_mod_signed_0_3_17;
    wire s_multiplier_mod_signed_0_3_18;
    wire co_multiplier_mod_signed_0_3_2;
    wire s_multiplier_mod_signed_0_3_19;
    wire s_multiplier_mod_signed_0_3_20;
    wire co_multiplier_mod_signed_0_3_3;
    wire s_multiplier_mod_signed_0_3_21;
    wire s_multiplier_mod_signed_0_3_22;
    wire co_multiplier_mod_signed_0_3_4;
    wire s_multiplier_mod_signed_0_3_23;
    wire s_multiplier_mod_signed_0_3_24;
    wire co_multiplier_mod_signed_0_3_5;
    wire s_multiplier_mod_signed_0_3_25;
    wire s_multiplier_mod_signed_0_3_26;
    wire co_multiplier_mod_signed_0_3_6;
    wire s_multiplier_mod_signed_0_3_27;
    wire s_multiplier_mod_signed_0_3_28;
    wire co_multiplier_mod_signed_0_3_7;
    wire s_multiplier_mod_signed_0_3_29;
    wire s_multiplier_mod_signed_0_3_30;
    wire co_multiplier_mod_signed_0_3_8;
    wire multiplier_mod_signed_0_pp_6_29;
    wire s_multiplier_mod_signed_0_3_31;
    wire co_multiplier_mod_signed_0_3_10;
    wire co_multiplier_mod_signed_0_3_9;
    wire multiplier_mod_signed_0_pp_7_31;
    wire s_multiplier_mod_signed_0_4_4;
    wire f_multiplier_mod_signed_0_pp_2_4;
    wire f_s_multiplier_mod_signed_0_0_4;
    wire s_multiplier_mod_signed_0_4_5;
    wire s_multiplier_mod_signed_0_4_6;
    wire co_multiplier_mod_signed_0_4_1;
    wire f_multiplier_mod_signed_0_pp_2_5;
    wire f_s_multiplier_mod_signed_0_1_6;
    wire f_s_multiplier_mod_signed_0_0_5;
    wire f_s_multiplier_mod_signed_0_0_6;
    wire s_multiplier_mod_signed_0_4_7;
    wire co_multiplier_mod_signed_0_4_2;
    wire f_s_multiplier_mod_signed_0_1_7;
    wire f_s_multiplier_mod_signed_0_1_8;
    wire f_s_multiplier_mod_signed_0_0_7;
    wire f_s_multiplier_mod_signed_0_0_8;
    wire co_multiplier_mod_signed_0_4_3;
    wire f_s_multiplier_mod_signed_0_1_9;
    wire f_s_multiplier_mod_signed_0_1_10;
    wire f_s_multiplier_mod_signed_0_0_9;
    wire f_s_multiplier_mod_signed_0_0_10;
    wire co_multiplier_mod_signed_0_4_4;
    wire f_s_multiplier_mod_signed_0_1_11;
    wire f_s_multiplier_mod_signed_0_1_12;
    wire f_s_multiplier_mod_signed_0_0_11;
    wire f_s_multiplier_mod_signed_0_0_12;
    wire co_multiplier_mod_signed_0_4_5;
    wire f_s_multiplier_mod_signed_0_1_13;
    wire f_s_multiplier_mod_signed_0_1_14;
    wire f_s_multiplier_mod_signed_0_0_13;
    wire f_s_multiplier_mod_signed_0_0_14;
    wire co_multiplier_mod_signed_0_4_6;
    wire f_s_multiplier_mod_signed_0_1_15;
    wire f_s_multiplier_mod_signed_0_1_16;
    wire f_s_multiplier_mod_signed_0_0_15;
    wire f_s_multiplier_mod_signed_0_0_16;
    wire co_multiplier_mod_signed_0_4_7;
    wire f_s_multiplier_mod_signed_0_1_17;
    wire f_s_multiplier_mod_signed_0_1_18;
    wire f_s_multiplier_mod_signed_0_0_17;
    wire f_s_multiplier_mod_signed_0_0_18;
    wire co_multiplier_mod_signed_0_4_8;
    wire f_s_multiplier_mod_signed_0_1_19;
    wire f_s_multiplier_mod_signed_0_1_20;
    wire f_s_multiplier_mod_signed_0_0_19;
    wire f_s_multiplier_mod_signed_0_0_20;
    wire co_multiplier_mod_signed_0_4_9;
    wire f_s_multiplier_mod_signed_0_1_21;
    wire f_s_multiplier_mod_signed_0_1_22;
    wire f_s_multiplier_mod_signed_0_0_21;
    wire co_multiplier_mod_signed_0_4_10;
    wire f_s_multiplier_mod_signed_0_1_23;
    wire f_s_multiplier_mod_signed_0_1_24;
    wire co_multiplier_mod_signed_0_4_11;
    wire f_s_multiplier_mod_signed_0_1_25;
    wire co_multiplier_mod_signed_0_4_12;
    wire f_multiplier_mod_signed_0_pp_6_12;
    wire f_s_multiplier_mod_signed_0_2_12;
    wire co_multiplier_mod_signed_0_5_1;
    wire f_multiplier_mod_signed_0_pp_6_13;
    wire f_s_multiplier_mod_signed_0_3_14;
    wire f_s_multiplier_mod_signed_0_2_13;
    wire f_s_multiplier_mod_signed_0_2_14;
    wire co_multiplier_mod_signed_0_5_2;
    wire f_s_multiplier_mod_signed_0_3_15;
    wire f_s_multiplier_mod_signed_0_3_16;
    wire f_s_multiplier_mod_signed_0_2_15;
    wire f_s_multiplier_mod_signed_0_2_16;
    wire co_multiplier_mod_signed_0_5_3;
    wire f_s_multiplier_mod_signed_0_3_17;
    wire f_s_multiplier_mod_signed_0_3_18;
    wire f_s_multiplier_mod_signed_0_2_17;
    wire f_s_multiplier_mod_signed_0_2_18;
    wire co_multiplier_mod_signed_0_5_4;
    wire f_s_multiplier_mod_signed_0_3_19;
    wire f_s_multiplier_mod_signed_0_3_20;
    wire f_s_multiplier_mod_signed_0_2_19;
    wire f_s_multiplier_mod_signed_0_2_20;
    wire co_multiplier_mod_signed_0_5_5;
    wire f_s_multiplier_mod_signed_0_3_21;
    wire f_s_multiplier_mod_signed_0_3_22;
    wire f_s_multiplier_mod_signed_0_2_21;
    wire f_s_multiplier_mod_signed_0_2_22;
    wire co_multiplier_mod_signed_0_5_6;
    wire f_s_multiplier_mod_signed_0_3_23;
    wire f_s_multiplier_mod_signed_0_3_24;
    wire f_s_multiplier_mod_signed_0_2_23;
    wire f_s_multiplier_mod_signed_0_2_24;
    wire co_multiplier_mod_signed_0_5_7;
    wire f_s_multiplier_mod_signed_0_3_25;
    wire f_s_multiplier_mod_signed_0_3_26;
    wire f_s_multiplier_mod_signed_0_2_25;
    wire f_s_multiplier_mod_signed_0_2_26;
    wire co_multiplier_mod_signed_0_5_8;
    wire f_s_multiplier_mod_signed_0_3_27;
    wire f_s_multiplier_mod_signed_0_3_28;
    wire f_s_multiplier_mod_signed_0_2_27;
    wire f_s_multiplier_mod_signed_0_2_28;
    wire co_multiplier_mod_signed_0_5_9;
    wire f_s_multiplier_mod_signed_0_3_29;
    wire f_s_multiplier_mod_signed_0_3_30;
    wire f_s_multiplier_mod_signed_0_2_29;
    wire co_multiplier_mod_signed_0_5_11;
    wire co_multiplier_mod_signed_0_5_10;
    wire f_s_multiplier_mod_signed_0_3_31;
    wire rego_o_8;
    wire f_multiplier_mod_signed_0_pp_4_8;
    wire s_multiplier_mod_signed_0_4_8;
    wire rego_o_9;
    wire rego_o_10;
    wire co_t_multiplier_mod_signed_0_6_1;
    wire f_multiplier_mod_signed_0_pp_4_9;
    wire f_s_multiplier_mod_signed_0_2_10;
    wire s_multiplier_mod_signed_0_4_9;
    wire s_multiplier_mod_signed_0_4_10;
    wire rego_o_11;
    wire rego_o_12;
    wire co_t_multiplier_mod_signed_0_6_2;
    wire f_s_multiplier_mod_signed_0_2_11;
    wire s_multiplier_mod_signed_0_5_12;
    wire s_multiplier_mod_signed_0_4_11;
    wire s_multiplier_mod_signed_0_4_12;
    wire rego_o_13;
    wire rego_o_14;
    wire co_t_multiplier_mod_signed_0_6_3;
    wire s_multiplier_mod_signed_0_5_13;
    wire s_multiplier_mod_signed_0_5_14;
    wire s_multiplier_mod_signed_0_4_13;
    wire s_multiplier_mod_signed_0_4_14;
    wire rego_o_15;
    wire rego_o_16;
    wire co_t_multiplier_mod_signed_0_6_4;
    wire s_multiplier_mod_signed_0_5_15;
    wire s_multiplier_mod_signed_0_5_16;
    wire s_multiplier_mod_signed_0_4_15;
    wire s_multiplier_mod_signed_0_4_16;
    wire rego_o_17;
    wire rego_o_18;
    wire co_t_multiplier_mod_signed_0_6_5;
    wire s_multiplier_mod_signed_0_5_17;
    wire s_multiplier_mod_signed_0_5_18;
    wire s_multiplier_mod_signed_0_4_17;
    wire s_multiplier_mod_signed_0_4_18;
    wire rego_o_19;
    wire rego_o_20;
    wire co_t_multiplier_mod_signed_0_6_6;
    wire s_multiplier_mod_signed_0_5_19;
    wire s_multiplier_mod_signed_0_5_20;
    wire s_multiplier_mod_signed_0_4_19;
    wire s_multiplier_mod_signed_0_4_20;
    wire rego_o_21;
    wire rego_o_22;
    wire co_t_multiplier_mod_signed_0_6_7;
    wire s_multiplier_mod_signed_0_5_21;
    wire s_multiplier_mod_signed_0_5_22;
    wire s_multiplier_mod_signed_0_4_21;
    wire s_multiplier_mod_signed_0_4_22;
    wire rego_o_23;
    wire rego_o_24;
    wire co_t_multiplier_mod_signed_0_6_8;
    wire s_multiplier_mod_signed_0_5_23;
    wire s_multiplier_mod_signed_0_5_24;
    wire s_multiplier_mod_signed_0_4_23;
    wire s_multiplier_mod_signed_0_4_24;
    wire rego_o_25;
    wire rego_o_26;
    wire co_t_multiplier_mod_signed_0_6_9;
    wire s_multiplier_mod_signed_0_5_25;
    wire s_multiplier_mod_signed_0_5_26;
    wire s_multiplier_mod_signed_0_4_25;
    wire s_multiplier_mod_signed_0_4_26;
    wire rego_o_27;
    wire rego_o_28;
    wire co_t_multiplier_mod_signed_0_6_10;
    wire s_multiplier_mod_signed_0_5_27;
    wire s_multiplier_mod_signed_0_5_28;
    wire s_multiplier_mod_signed_0_4_27;
    wire rego_o_29;
    wire rego_o_30;
    wire co_t_multiplier_mod_signed_0_6_11;
    wire s_multiplier_mod_signed_0_5_29;
    wire s_multiplier_mod_signed_0_5_30;
    wire rego_o_31;
    wire co_t_multiplier_mod_signed_0_6_13;
    wire co_t_multiplier_mod_signed_0_6_12;
    wire s_multiplier_mod_signed_0_5_31;
    wire multiplier_mod_signed_0_pp_0_2;
    wire multiplier_mod_signed_0_pp_0_1;
    wire multiplier_mod_signed_0_cin_lr_0;
    wire multiplier_mod_signed_0_pp_0_4;
    wire multiplier_mod_signed_0_pp_0_3;
    wire mco;
    wire multiplier_mod_signed_0_pp_0_6;
    wire multiplier_mod_signed_0_pp_0_5;
    wire mco_1;
    wire multiplier_mod_signed_0_pp_0_8;
    wire multiplier_mod_signed_0_pp_0_7;
    wire mco_2;
    wire multiplier_mod_signed_0_pp_0_10;
    wire multiplier_mod_signed_0_pp_0_9;
    wire mco_3;
    wire multiplier_mod_signed_0_pp_0_12;
    wire multiplier_mod_signed_0_pp_0_11;
    wire mco_4;
    wire multiplier_mod_signed_0_pp_0_14;
    wire multiplier_mod_signed_0_pp_0_13;
    wire mco_5;
    wire regb_b_0;
    wire mfco;
    wire multiplier_mod_signed_0_pp_0_16;
    wire multiplier_mod_signed_0_pp_0_15;
    wire mco_6;
    wire multiplier_mod_signed_0_mult_0_7_n1;
    wire multiplier_mod_signed_0_mult_0_7_n2;
    wire regb_b_1;
    wire multiplier_mod_signed_0_pp_1_4;
    wire multiplier_mod_signed_0_pp_1_3;
    wire multiplier_mod_signed_0_cin_lr_2;
    wire multiplier_mod_signed_0_pp_1_6;
    wire multiplier_mod_signed_0_pp_1_5;
    wire mco_7;
    wire multiplier_mod_signed_0_pp_1_8;
    wire multiplier_mod_signed_0_pp_1_7;
    wire mco_8;
    wire multiplier_mod_signed_0_pp_1_10;
    wire multiplier_mod_signed_0_pp_1_9;
    wire mco_9;
    wire multiplier_mod_signed_0_pp_1_12;
    wire multiplier_mod_signed_0_pp_1_11;
    wire mco_10;
    wire multiplier_mod_signed_0_pp_1_14;
    wire multiplier_mod_signed_0_pp_1_13;
    wire mco_11;
    wire multiplier_mod_signed_0_pp_1_16;
    wire multiplier_mod_signed_0_pp_1_15;
    wire mco_12;
    wire mfco_1;
    wire multiplier_mod_signed_0_pp_1_18;
    wire multiplier_mod_signed_0_pp_1_17;
    wire mco_13;
    wire regb_b_2;
    wire multiplier_mod_signed_0_mult_2_7_n1;
    wire multiplier_mod_signed_0_mult_2_7_n2;
    wire regb_b_3;
    wire multiplier_mod_signed_0_pp_2_6;
    wire multiplier_mod_signed_0_pp_2_5;
    wire multiplier_mod_signed_0_cin_lr_4;
    wire multiplier_mod_signed_0_pp_2_8;
    wire multiplier_mod_signed_0_pp_2_7;
    wire mco_14;
    wire multiplier_mod_signed_0_pp_2_10;
    wire multiplier_mod_signed_0_pp_2_9;
    wire mco_15;
    wire multiplier_mod_signed_0_pp_2_12;
    wire multiplier_mod_signed_0_pp_2_11;
    wire mco_16;
    wire multiplier_mod_signed_0_pp_2_14;
    wire multiplier_mod_signed_0_pp_2_13;
    wire mco_17;
    wire multiplier_mod_signed_0_pp_2_16;
    wire multiplier_mod_signed_0_pp_2_15;
    wire mco_18;
    wire multiplier_mod_signed_0_pp_2_18;
    wire multiplier_mod_signed_0_pp_2_17;
    wire mco_19;
    wire mfco_2;
    wire multiplier_mod_signed_0_pp_2_20;
    wire multiplier_mod_signed_0_pp_2_19;
    wire mco_20;
    wire regb_b_4;
    wire multiplier_mod_signed_0_mult_4_7_n1;
    wire multiplier_mod_signed_0_mult_4_7_n2;
    wire regb_b_5;
    wire multiplier_mod_signed_0_pp_3_8;
    wire multiplier_mod_signed_0_pp_3_7;
    wire multiplier_mod_signed_0_cin_lr_6;
    wire multiplier_mod_signed_0_pp_3_10;
    wire multiplier_mod_signed_0_pp_3_9;
    wire mco_21;
    wire multiplier_mod_signed_0_pp_3_12;
    wire multiplier_mod_signed_0_pp_3_11;
    wire mco_22;
    wire multiplier_mod_signed_0_pp_3_14;
    wire multiplier_mod_signed_0_pp_3_13;
    wire mco_23;
    wire multiplier_mod_signed_0_pp_3_16;
    wire multiplier_mod_signed_0_pp_3_15;
    wire mco_24;
    wire multiplier_mod_signed_0_pp_3_18;
    wire multiplier_mod_signed_0_pp_3_17;
    wire mco_25;
    wire multiplier_mod_signed_0_pp_3_20;
    wire multiplier_mod_signed_0_pp_3_19;
    wire mco_26;
    wire mfco_3;
    wire multiplier_mod_signed_0_pp_3_22;
    wire multiplier_mod_signed_0_pp_3_21;
    wire mco_27;
    wire regb_b_6;
    wire multiplier_mod_signed_0_mult_6_7_n1;
    wire multiplier_mod_signed_0_mult_6_7_n2;
    wire regb_b_7;
    wire multiplier_mod_signed_0_pp_4_10;
    wire multiplier_mod_signed_0_pp_4_9;
    wire multiplier_mod_signed_0_cin_lr_8;
    wire multiplier_mod_signed_0_pp_4_12;
    wire multiplier_mod_signed_0_pp_4_11;
    wire mco_28;
    wire multiplier_mod_signed_0_pp_4_14;
    wire multiplier_mod_signed_0_pp_4_13;
    wire mco_29;
    wire multiplier_mod_signed_0_pp_4_16;
    wire multiplier_mod_signed_0_pp_4_15;
    wire mco_30;
    wire multiplier_mod_signed_0_pp_4_18;
    wire multiplier_mod_signed_0_pp_4_17;
    wire mco_31;
    wire multiplier_mod_signed_0_pp_4_20;
    wire multiplier_mod_signed_0_pp_4_19;
    wire mco_32;
    wire multiplier_mod_signed_0_pp_4_22;
    wire multiplier_mod_signed_0_pp_4_21;
    wire mco_33;
    wire mfco_4;
    wire multiplier_mod_signed_0_pp_4_24;
    wire multiplier_mod_signed_0_pp_4_23;
    wire mco_34;
    wire regb_b_8;
    wire multiplier_mod_signed_0_mult_8_7_n1;
    wire multiplier_mod_signed_0_mult_8_7_n2;
    wire regb_b_9;
    wire multiplier_mod_signed_0_pp_5_12;
    wire multiplier_mod_signed_0_pp_5_11;
    wire multiplier_mod_signed_0_cin_lr_10;
    wire multiplier_mod_signed_0_pp_5_14;
    wire multiplier_mod_signed_0_pp_5_13;
    wire mco_35;
    wire multiplier_mod_signed_0_pp_5_16;
    wire multiplier_mod_signed_0_pp_5_15;
    wire mco_36;
    wire multiplier_mod_signed_0_pp_5_18;
    wire multiplier_mod_signed_0_pp_5_17;
    wire mco_37;
    wire multiplier_mod_signed_0_pp_5_20;
    wire multiplier_mod_signed_0_pp_5_19;
    wire mco_38;
    wire multiplier_mod_signed_0_pp_5_22;
    wire multiplier_mod_signed_0_pp_5_21;
    wire mco_39;
    wire multiplier_mod_signed_0_pp_5_24;
    wire multiplier_mod_signed_0_pp_5_23;
    wire mco_40;
    wire mfco_5;
    wire multiplier_mod_signed_0_pp_5_26;
    wire multiplier_mod_signed_0_pp_5_25;
    wire mco_41;
    wire regb_b_10;
    wire multiplier_mod_signed_0_mult_10_7_n1;
    wire multiplier_mod_signed_0_mult_10_7_n2;
    wire regb_b_11;
    wire multiplier_mod_signed_0_pp_6_14;
    wire multiplier_mod_signed_0_pp_6_13;
    wire multiplier_mod_signed_0_cin_lr_12;
    wire rega_a_0;
    wire multiplier_mod_signed_0_pp_6_16;
    wire multiplier_mod_signed_0_pp_6_15;
    wire mco_42;
    wire multiplier_mod_signed_0_pp_6_18;
    wire multiplier_mod_signed_0_pp_6_17;
    wire mco_43;
    wire multiplier_mod_signed_0_pp_6_20;
    wire multiplier_mod_signed_0_pp_6_19;
    wire mco_44;
    wire multiplier_mod_signed_0_pp_6_22;
    wire multiplier_mod_signed_0_pp_6_21;
    wire mco_45;
    wire multiplier_mod_signed_0_pp_6_24;
    wire multiplier_mod_signed_0_pp_6_23;
    wire mco_46;
    wire multiplier_mod_signed_0_pp_6_26;
    wire multiplier_mod_signed_0_pp_6_25;
    wire mco_47;
    wire mfco_6;
    wire multiplier_mod_signed_0_pp_6_28;
    wire multiplier_mod_signed_0_pp_6_27;
    wire mco_48;
    wire regb_b_12;
    wire multiplier_mod_signed_0_mult_12_7_n1;
    wire multiplier_mod_signed_0_mult_12_7_n2;
    wire regb_b_13;
    wire multiplier_mod_signed_0_pp_7_16;
    wire multiplier_mod_signed_0_pp_7_15;
    wire multiplier_mod_signed_0_cin_lr_14;
    wire rega_a_2;
    wire multiplier_mod_signed_0_mult_14_0_n1;
    wire rega_a_1;
    wire multiplier_mod_signed_0_mult_14_0_n0;
    wire multiplier_mod_signed_0_pp_7_18;
    wire multiplier_mod_signed_0_pp_7_17;
    wire mco_49;
    wire rega_a_4;
    wire multiplier_mod_signed_0_mult_14_1_n1;
    wire rega_a_3;
    wire multiplier_mod_signed_0_mult_14_1_n0;
    wire multiplier_mod_signed_0_pp_7_20;
    wire multiplier_mod_signed_0_pp_7_19;
    wire mco_50;
    wire rega_a_6;
    wire multiplier_mod_signed_0_mult_14_2_n1;
    wire rega_a_5;
    wire multiplier_mod_signed_0_mult_14_2_n0;
    wire multiplier_mod_signed_0_pp_7_22;
    wire multiplier_mod_signed_0_pp_7_21;
    wire mco_51;
    wire rega_a_8;
    wire multiplier_mod_signed_0_mult_14_3_n1;
    wire rega_a_7;
    wire multiplier_mod_signed_0_mult_14_3_n0;
    wire multiplier_mod_signed_0_pp_7_24;
    wire multiplier_mod_signed_0_pp_7_23;
    wire mco_52;
    wire rega_a_10;
    wire multiplier_mod_signed_0_mult_14_4_n1;
    wire rega_a_9;
    wire multiplier_mod_signed_0_mult_14_4_n0;
    wire multiplier_mod_signed_0_pp_7_26;
    wire multiplier_mod_signed_0_pp_7_25;
    wire mco_53;
    wire rega_a_12;
    wire multiplier_mod_signed_0_mult_14_5_n1;
    wire rega_a_11;
    wire multiplier_mod_signed_0_mult_14_5_n0;
    wire multiplier_mod_signed_0_pp_7_28;
    wire multiplier_mod_signed_0_pp_7_27;
    wire mco_54;
    wire rega_a_14;
    wire multiplier_mod_signed_0_mult_14_6_n1;
    wire rega_a_13;
    wire multiplier_mod_signed_0_mult_14_6_n0;
    wire mfco_7;
    wire multiplier_mod_signed_0_pp_7_30;
    wire multiplier_mod_signed_0_pp_7_29;
    wire mco_55;
    wire regb_b_14;
    wire scuba_vlo;
    wire regb_b_15;
    wire rega_a_15;
    wire multiplier_mod_signed_0_mult_14_7_n2;
    wire scuba_vhi;
    wire multiplier_mod_signed_0_mult_14_7_n0;

    AND2 AND2_t37 (.A(rega_a_0), .B(regb_b_0), .Z(multiplier_mod_signed_0_pp_0_0));

    ND2 ND2_t36 (.A(rega_a_15), .B(regb_b_0), .Z(multiplier_mod_signed_0_mult_0_7_n2));

    ND2 ND2_t35 (.A(rega_a_15), .B(regb_b_1), .Z(multiplier_mod_signed_0_mult_0_7_n1));

    AND2 AND2_t34 (.A(rega_a_0), .B(regb_b_2), .Z(multiplier_mod_signed_0_pp_1_2));

    ND2 ND2_t33 (.A(rega_a_15), .B(regb_b_2), .Z(multiplier_mod_signed_0_mult_2_7_n2));

    ND2 ND2_t32 (.A(rega_a_15), .B(regb_b_3), .Z(multiplier_mod_signed_0_mult_2_7_n1));

    AND2 AND2_t31 (.A(rega_a_0), .B(regb_b_4), .Z(multiplier_mod_signed_0_pp_2_4));

    ND2 ND2_t30 (.A(rega_a_15), .B(regb_b_4), .Z(multiplier_mod_signed_0_mult_4_7_n2));

    ND2 ND2_t29 (.A(rega_a_15), .B(regb_b_5), .Z(multiplier_mod_signed_0_mult_4_7_n1));

    AND2 AND2_t28 (.A(rega_a_0), .B(regb_b_6), .Z(multiplier_mod_signed_0_pp_3_6));

    ND2 ND2_t27 (.A(rega_a_15), .B(regb_b_6), .Z(multiplier_mod_signed_0_mult_6_7_n2));

    ND2 ND2_t26 (.A(rega_a_15), .B(regb_b_7), .Z(multiplier_mod_signed_0_mult_6_7_n1));

    AND2 AND2_t25 (.A(rega_a_0), .B(regb_b_8), .Z(multiplier_mod_signed_0_pp_4_8));

    ND2 ND2_t24 (.A(rega_a_15), .B(regb_b_8), .Z(multiplier_mod_signed_0_mult_8_7_n2));

    ND2 ND2_t23 (.A(rega_a_15), .B(regb_b_9), .Z(multiplier_mod_signed_0_mult_8_7_n1));

    AND2 AND2_t22 (.A(rega_a_0), .B(regb_b_10), .Z(multiplier_mod_signed_0_pp_5_10));

    ND2 ND2_t21 (.A(rega_a_15), .B(regb_b_10), .Z(multiplier_mod_signed_0_mult_10_7_n2));

    ND2 ND2_t20 (.A(rega_a_15), .B(regb_b_11), .Z(multiplier_mod_signed_0_mult_10_7_n1));

    AND2 AND2_t19 (.A(rega_a_0), .B(regb_b_12), .Z(multiplier_mod_signed_0_pp_6_12));

    ND2 ND2_t18 (.A(rega_a_15), .B(regb_b_12), .Z(multiplier_mod_signed_0_mult_12_7_n2));

    ND2 ND2_t17 (.A(rega_a_15), .B(regb_b_13), .Z(multiplier_mod_signed_0_mult_12_7_n1));

    AND2 AND2_t16 (.A(rega_a_0), .B(regb_b_14), .Z(multiplier_mod_signed_0_pp_7_14));

    ND2 ND2_t15 (.A(rega_a_1), .B(regb_b_15), .Z(multiplier_mod_signed_0_mult_14_0_n1));

    ND2 ND2_t14 (.A(rega_a_0), .B(regb_b_15), .Z(multiplier_mod_signed_0_mult_14_0_n0));

    ND2 ND2_t13 (.A(rega_a_3), .B(regb_b_15), .Z(multiplier_mod_signed_0_mult_14_1_n1));

    ND2 ND2_t12 (.A(rega_a_2), .B(regb_b_15), .Z(multiplier_mod_signed_0_mult_14_1_n0));

    ND2 ND2_t11 (.A(rega_a_5), .B(regb_b_15), .Z(multiplier_mod_signed_0_mult_14_2_n1));

    ND2 ND2_t10 (.A(rega_a_4), .B(regb_b_15), .Z(multiplier_mod_signed_0_mult_14_2_n0));

    ND2 ND2_t9 (.A(rega_a_7), .B(regb_b_15), .Z(multiplier_mod_signed_0_mult_14_3_n1));

    ND2 ND2_t8 (.A(rega_a_6), .B(regb_b_15), .Z(multiplier_mod_signed_0_mult_14_3_n0));

    ND2 ND2_t7 (.A(rega_a_9), .B(regb_b_15), .Z(multiplier_mod_signed_0_mult_14_4_n1));

    ND2 ND2_t6 (.A(rega_a_8), .B(regb_b_15), .Z(multiplier_mod_signed_0_mult_14_4_n0));

    ND2 ND2_t5 (.A(rega_a_11), .B(regb_b_15), .Z(multiplier_mod_signed_0_mult_14_5_n1));

    ND2 ND2_t4 (.A(rega_a_10), .B(regb_b_15), .Z(multiplier_mod_signed_0_mult_14_5_n0));

    ND2 ND2_t3 (.A(rega_a_13), .B(regb_b_15), .Z(multiplier_mod_signed_0_mult_14_6_n1));

    ND2 ND2_t2 (.A(rega_a_12), .B(regb_b_15), .Z(multiplier_mod_signed_0_mult_14_6_n0));

    ND2 ND2_t1 (.A(rega_a_15), .B(regb_b_14), .Z(multiplier_mod_signed_0_mult_14_7_n2));

    ND2 ND2_t0 (.A(rega_a_14), .B(regb_b_15), .Z(multiplier_mod_signed_0_mult_14_7_n0));

    FD1P3DX FF_149 (.D(DataA[0]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(rega_a_0))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_148 (.D(DataA[1]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(rega_a_1))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_147 (.D(DataA[2]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(rega_a_2))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_146 (.D(DataA[3]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(rega_a_3))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_145 (.D(DataA[4]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(rega_a_4))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_144 (.D(DataA[5]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(rega_a_5))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_143 (.D(DataA[6]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(rega_a_6))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_142 (.D(DataA[7]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(rega_a_7))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_141 (.D(DataA[8]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(rega_a_8))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_140 (.D(DataA[9]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(rega_a_9))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_139 (.D(DataA[10]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(rega_a_10))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_138 (.D(DataA[11]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(rega_a_11))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_137 (.D(DataA[12]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(rega_a_12))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_136 (.D(DataA[13]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(rega_a_13))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_135 (.D(DataA[14]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(rega_a_14))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_134 (.D(DataA[15]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(rega_a_15))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_133 (.D(DataB[0]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(regb_b_0))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_132 (.D(DataB[1]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(regb_b_1))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_131 (.D(DataB[2]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(regb_b_2))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_130 (.D(DataB[3]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(regb_b_3))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_129 (.D(DataB[4]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(regb_b_4))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_128 (.D(DataB[5]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(regb_b_5))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_127 (.D(DataB[6]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(regb_b_6))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_126 (.D(DataB[7]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(regb_b_7))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_125 (.D(DataB[8]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(regb_b_8))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_124 (.D(DataB[9]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(regb_b_9))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_123 (.D(DataB[10]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(regb_b_10))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_122 (.D(DataB[11]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(regb_b_11))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_121 (.D(DataB[12]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(regb_b_12))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_120 (.D(DataB[13]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(regb_b_13))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_119 (.D(DataB[14]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(regb_b_14))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_118 (.D(DataB[15]), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(regb_b_15))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_117 (.D(rego_o_0), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[0]))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_116 (.D(rego_o_1), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[1]))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_115 (.D(rego_o_2), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[2]))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_114 (.D(rego_o_3), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[3]))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_113 (.D(rego_o_4), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[4]))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_112 (.D(rego_o_5), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[5]))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_111 (.D(rego_o_6), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[6]))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_110 (.D(rego_o_7), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[7]))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_109 (.D(rego_o_8), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[8]))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_108 (.D(rego_o_9), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[9]))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_107 (.D(rego_o_10), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[10]))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_106 (.D(rego_o_11), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[11]))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_105 (.D(rego_o_12), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[12]))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_104 (.D(rego_o_13), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[13]))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_103 (.D(rego_o_14), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[14]))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_102 (.D(rego_o_15), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[15]))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_101 (.D(rego_o_16), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[16]))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_100 (.D(rego_o_17), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[17]))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_99 (.D(rego_o_18), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[18]))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_98 (.D(rego_o_19), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[19]))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_97 (.D(rego_o_20), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[20]))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_96 (.D(rego_o_21), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[21]))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_95 (.D(rego_o_22), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[22]))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_94 (.D(rego_o_23), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[23]))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_93 (.D(rego_o_24), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[24]))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_92 (.D(rego_o_25), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[25]))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_91 (.D(rego_o_26), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[26]))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_90 (.D(rego_o_27), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[27]))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_89 (.D(rego_o_28), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[28]))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_88 (.D(rego_o_29), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[29]))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_87 (.D(rego_o_30), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[30]))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_86 (.D(rego_o_31), .SP(ClkEn), .CK(Clock), .CD(Aclr), .Q(Result[31]))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_85 (.D(multiplier_mod_signed_0_pp_0_0), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_multiplier_mod_signed_0_pp_0_0))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_84 (.D(multiplier_mod_signed_0_pp_0_1), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_multiplier_mod_signed_0_pp_0_1))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_83 (.D(s_multiplier_mod_signed_0_0_2), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_0_2))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_82 (.D(s_multiplier_mod_signed_0_0_3), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_0_3))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_81 (.D(s_multiplier_mod_signed_0_0_4), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_0_4))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_80 (.D(s_multiplier_mod_signed_0_0_5), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_0_5))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_79 (.D(s_multiplier_mod_signed_0_0_6), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_0_6))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_78 (.D(s_multiplier_mod_signed_0_0_7), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_0_7))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_77 (.D(s_multiplier_mod_signed_0_0_8), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_0_8))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_76 (.D(s_multiplier_mod_signed_0_0_9), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_0_9))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_75 (.D(s_multiplier_mod_signed_0_0_10), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_0_10))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_74 (.D(s_multiplier_mod_signed_0_0_11), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_0_11))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_73 (.D(s_multiplier_mod_signed_0_0_12), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_0_12))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_72 (.D(s_multiplier_mod_signed_0_0_13), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_0_13))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_71 (.D(s_multiplier_mod_signed_0_0_14), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_0_14))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_70 (.D(s_multiplier_mod_signed_0_0_15), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_0_15))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_69 (.D(s_multiplier_mod_signed_0_0_16), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_0_16))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_68 (.D(s_multiplier_mod_signed_0_0_17), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_0_17))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_67 (.D(s_multiplier_mod_signed_0_0_18), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_0_18))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_66 (.D(s_multiplier_mod_signed_0_0_19), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_0_19))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_65 (.D(s_multiplier_mod_signed_0_0_20), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_0_20))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_64 (.D(s_multiplier_mod_signed_0_0_21), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_0_21))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_63 (.D(multiplier_mod_signed_0_pp_2_4), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_multiplier_mod_signed_0_pp_2_4))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_62 (.D(multiplier_mod_signed_0_pp_2_5), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_multiplier_mod_signed_0_pp_2_5))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_61 (.D(s_multiplier_mod_signed_0_1_6), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_1_6))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_60 (.D(s_multiplier_mod_signed_0_1_7), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_1_7))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_59 (.D(s_multiplier_mod_signed_0_1_8), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_1_8))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_58 (.D(s_multiplier_mod_signed_0_1_9), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_1_9))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_57 (.D(s_multiplier_mod_signed_0_1_10), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_1_10))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_56 (.D(s_multiplier_mod_signed_0_1_11), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_1_11))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_55 (.D(s_multiplier_mod_signed_0_1_12), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_1_12))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_54 (.D(s_multiplier_mod_signed_0_1_13), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_1_13))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_53 (.D(s_multiplier_mod_signed_0_1_14), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_1_14))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_52 (.D(s_multiplier_mod_signed_0_1_15), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_1_15))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_51 (.D(s_multiplier_mod_signed_0_1_16), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_1_16))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_50 (.D(s_multiplier_mod_signed_0_1_17), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_1_17))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_49 (.D(s_multiplier_mod_signed_0_1_18), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_1_18))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_48 (.D(s_multiplier_mod_signed_0_1_19), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_1_19))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_47 (.D(s_multiplier_mod_signed_0_1_20), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_1_20))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_46 (.D(s_multiplier_mod_signed_0_1_21), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_1_21))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_45 (.D(s_multiplier_mod_signed_0_1_22), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_1_22))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_44 (.D(s_multiplier_mod_signed_0_1_23), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_1_23))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_43 (.D(s_multiplier_mod_signed_0_1_24), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_1_24))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_42 (.D(s_multiplier_mod_signed_0_1_25), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_1_25))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_41 (.D(multiplier_mod_signed_0_pp_4_8), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_multiplier_mod_signed_0_pp_4_8))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_40 (.D(multiplier_mod_signed_0_pp_4_9), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_multiplier_mod_signed_0_pp_4_9))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_39 (.D(s_multiplier_mod_signed_0_2_10), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_2_10))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_38 (.D(s_multiplier_mod_signed_0_2_11), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_2_11))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_37 (.D(s_multiplier_mod_signed_0_2_12), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_2_12))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_36 (.D(s_multiplier_mod_signed_0_2_13), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_2_13))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_35 (.D(s_multiplier_mod_signed_0_2_14), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_2_14))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_34 (.D(s_multiplier_mod_signed_0_2_15), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_2_15))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_33 (.D(s_multiplier_mod_signed_0_2_16), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_2_16))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_32 (.D(s_multiplier_mod_signed_0_2_17), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_2_17))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_31 (.D(s_multiplier_mod_signed_0_2_18), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_2_18))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_30 (.D(s_multiplier_mod_signed_0_2_19), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_2_19))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_29 (.D(s_multiplier_mod_signed_0_2_20), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_2_20))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_28 (.D(s_multiplier_mod_signed_0_2_21), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_2_21))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_27 (.D(s_multiplier_mod_signed_0_2_22), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_2_22))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_26 (.D(s_multiplier_mod_signed_0_2_23), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_2_23))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_25 (.D(s_multiplier_mod_signed_0_2_24), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_2_24))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_24 (.D(s_multiplier_mod_signed_0_2_25), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_2_25))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_23 (.D(s_multiplier_mod_signed_0_2_26), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_2_26))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_22 (.D(s_multiplier_mod_signed_0_2_27), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_2_27))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_21 (.D(s_multiplier_mod_signed_0_2_28), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_2_28))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_20 (.D(s_multiplier_mod_signed_0_2_29), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_2_29))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_19 (.D(multiplier_mod_signed_0_pp_6_12), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_multiplier_mod_signed_0_pp_6_12))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_18 (.D(multiplier_mod_signed_0_pp_6_13), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_multiplier_mod_signed_0_pp_6_13))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_17 (.D(s_multiplier_mod_signed_0_3_14), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_3_14))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_16 (.D(s_multiplier_mod_signed_0_3_15), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_3_15))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_15 (.D(s_multiplier_mod_signed_0_3_16), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_3_16))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_14 (.D(s_multiplier_mod_signed_0_3_17), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_3_17))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_13 (.D(s_multiplier_mod_signed_0_3_18), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_3_18))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_12 (.D(s_multiplier_mod_signed_0_3_19), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_3_19))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_11 (.D(s_multiplier_mod_signed_0_3_20), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_3_20))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_10 (.D(s_multiplier_mod_signed_0_3_21), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_3_21))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_9 (.D(s_multiplier_mod_signed_0_3_22), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_3_22))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_8 (.D(s_multiplier_mod_signed_0_3_23), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_3_23))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_7 (.D(s_multiplier_mod_signed_0_3_24), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_3_24))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_6 (.D(s_multiplier_mod_signed_0_3_25), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_3_25))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_5 (.D(s_multiplier_mod_signed_0_3_26), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_3_26))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_4 (.D(s_multiplier_mod_signed_0_3_27), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_3_27))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_3 (.D(s_multiplier_mod_signed_0_3_28), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_3_28))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_2 (.D(s_multiplier_mod_signed_0_3_29), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_3_29))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_1 (.D(s_multiplier_mod_signed_0_3_30), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_3_30))
             /* synthesis GSR="ENABLED" */;

    FD1P3DX FF_0 (.D(s_multiplier_mod_signed_0_3_31), .SP(ClkEn), .CK(Clock), 
        .CD(Aclr), .Q(f_s_multiplier_mod_signed_0_3_31))
             /* synthesis GSR="ENABLED" */;

    FADD2B multiplier_mod_signed_0_cin_lr_add_0 (.A0(scuba_vlo), .A1(scuba_vlo), 
        .B0(scuba_vlo), .B1(scuba_vlo), .CI(scuba_vlo), .COUT(multiplier_mod_signed_0_cin_lr_0), 
        .S0(), .S1());

    FADD2B multiplier_mod_signed_0_Cadd_0_8 (.A0(scuba_vlo), .A1(scuba_vlo), 
        .B0(scuba_vlo), .B1(scuba_vlo), .CI(mfco), .COUT(), .S0(multiplier_mod_signed_0_pp_0_17), 
        .S1());

    FADD2B multiplier_mod_signed_0_cin_lr_add_2 (.A0(scuba_vlo), .A1(scuba_vlo), 
        .B0(scuba_vlo), .B1(scuba_vlo), .CI(scuba_vlo), .COUT(multiplier_mod_signed_0_cin_lr_2), 
        .S0(), .S1());

    FADD2B multiplier_mod_signed_0_Cadd_2_8 (.A0(scuba_vlo), .A1(scuba_vlo), 
        .B0(scuba_vlo), .B1(scuba_vlo), .CI(mfco_1), .COUT(), .S0(multiplier_mod_signed_0_pp_1_19), 
        .S1());

    FADD2B multiplier_mod_signed_0_cin_lr_add_4 (.A0(scuba_vlo), .A1(scuba_vlo), 
        .B0(scuba_vlo), .B1(scuba_vlo), .CI(scuba_vlo), .COUT(multiplier_mod_signed_0_cin_lr_4), 
        .S0(), .S1());

    FADD2B multiplier_mod_signed_0_Cadd_4_8 (.A0(scuba_vlo), .A1(scuba_vlo), 
        .B0(scuba_vlo), .B1(scuba_vlo), .CI(mfco_2), .COUT(), .S0(multiplier_mod_signed_0_pp_2_21), 
        .S1());

    FADD2B multiplier_mod_signed_0_cin_lr_add_6 (.A0(scuba_vlo), .A1(scuba_vlo), 
        .B0(scuba_vlo), .B1(scuba_vlo), .CI(scuba_vlo), .COUT(multiplier_mod_signed_0_cin_lr_6), 
        .S0(), .S1());

    FADD2B multiplier_mod_signed_0_Cadd_6_8 (.A0(scuba_vlo), .A1(scuba_vlo), 
        .B0(scuba_vlo), .B1(scuba_vlo), .CI(mfco_3), .COUT(), .S0(multiplier_mod_signed_0_pp_3_23), 
        .S1());

    FADD2B multiplier_mod_signed_0_cin_lr_add_8 (.A0(scuba_vlo), .A1(scuba_vlo), 
        .B0(scuba_vlo), .B1(scuba_vlo), .CI(scuba_vlo), .COUT(multiplier_mod_signed_0_cin_lr_8), 
        .S0(), .S1());

    FADD2B multiplier_mod_signed_0_Cadd_8_8 (.A0(scuba_vlo), .A1(scuba_vlo), 
        .B0(scuba_vlo), .B1(scuba_vlo), .CI(mfco_4), .COUT(), .S0(multiplier_mod_signed_0_pp_4_25), 
        .S1());

    FADD2B multiplier_mod_signed_0_cin_lr_add_10 (.A0(scuba_vlo), .A1(scuba_vlo), 
        .B0(scuba_vlo), .B1(scuba_vlo), .CI(scuba_vlo), .COUT(multiplier_mod_signed_0_cin_lr_10), 
        .S0(), .S1());

    FADD2B multiplier_mod_signed_0_Cadd_10_8 (.A0(scuba_vlo), .A1(scuba_vlo), 
        .B0(scuba_vlo), .B1(scuba_vlo), .CI(mfco_5), .COUT(), .S0(multiplier_mod_signed_0_pp_5_27), 
        .S1());

    FADD2B multiplier_mod_signed_0_cin_lr_add_12 (.A0(scuba_vlo), .A1(scuba_vlo), 
        .B0(scuba_vlo), .B1(scuba_vlo), .CI(scuba_vlo), .COUT(multiplier_mod_signed_0_cin_lr_12), 
        .S0(), .S1());

    FADD2B multiplier_mod_signed_0_Cadd_12_8 (.A0(scuba_vlo), .A1(scuba_vlo), 
        .B0(scuba_vlo), .B1(scuba_vlo), .CI(mfco_6), .COUT(), .S0(multiplier_mod_signed_0_pp_6_29), 
        .S1());

    FADD2B multiplier_mod_signed_0_cin_lr_add_14 (.A0(scuba_vlo), .A1(scuba_vlo), 
        .B0(scuba_vlo), .B1(scuba_vlo), .CI(scuba_vlo), .COUT(multiplier_mod_signed_0_cin_lr_14), 
        .S0(), .S1());

    FADD2B multiplier_mod_signed_0_Cadd_14_8 (.A0(scuba_vhi), .A1(scuba_vlo), 
        .B0(scuba_vlo), .B1(scuba_vlo), .CI(mfco_7), .COUT(), .S0(multiplier_mod_signed_0_pp_7_31), 
        .S1());

    FADD2B Cadd_multiplier_mod_signed_0_0_1 (.A0(scuba_vlo), .A1(multiplier_mod_signed_0_pp_0_2), 
        .B0(scuba_vlo), .B1(multiplier_mod_signed_0_pp_1_2), .CI(scuba_vlo), 
        .COUT(co_multiplier_mod_signed_0_0_1), .S0(), .S1(s_multiplier_mod_signed_0_0_2));

    FADD2B multiplier_mod_signed_0_add_0_2 (.A0(multiplier_mod_signed_0_pp_0_3), 
        .A1(multiplier_mod_signed_0_pp_0_4), .B0(multiplier_mod_signed_0_pp_1_3), 
        .B1(multiplier_mod_signed_0_pp_1_4), .CI(co_multiplier_mod_signed_0_0_1), 
        .COUT(co_multiplier_mod_signed_0_0_2), .S0(s_multiplier_mod_signed_0_0_3), 
        .S1(s_multiplier_mod_signed_0_0_4));

    FADD2B multiplier_mod_signed_0_add_0_3 (.A0(multiplier_mod_signed_0_pp_0_5), 
        .A1(multiplier_mod_signed_0_pp_0_6), .B0(multiplier_mod_signed_0_pp_1_5), 
        .B1(multiplier_mod_signed_0_pp_1_6), .CI(co_multiplier_mod_signed_0_0_2), 
        .COUT(co_multiplier_mod_signed_0_0_3), .S0(s_multiplier_mod_signed_0_0_5), 
        .S1(s_multiplier_mod_signed_0_0_6));

    FADD2B multiplier_mod_signed_0_add_0_4 (.A0(multiplier_mod_signed_0_pp_0_7), 
        .A1(multiplier_mod_signed_0_pp_0_8), .B0(multiplier_mod_signed_0_pp_1_7), 
        .B1(multiplier_mod_signed_0_pp_1_8), .CI(co_multiplier_mod_signed_0_0_3), 
        .COUT(co_multiplier_mod_signed_0_0_4), .S0(s_multiplier_mod_signed_0_0_7), 
        .S1(s_multiplier_mod_signed_0_0_8));

    FADD2B multiplier_mod_signed_0_add_0_5 (.A0(multiplier_mod_signed_0_pp_0_9), 
        .A1(multiplier_mod_signed_0_pp_0_10), .B0(multiplier_mod_signed_0_pp_1_9), 
        .B1(multiplier_mod_signed_0_pp_1_10), .CI(co_multiplier_mod_signed_0_0_4), 
        .COUT(co_multiplier_mod_signed_0_0_5), .S0(s_multiplier_mod_signed_0_0_9), 
        .S1(s_multiplier_mod_signed_0_0_10));

    FADD2B multiplier_mod_signed_0_add_0_6 (.A0(multiplier_mod_signed_0_pp_0_11), 
        .A1(multiplier_mod_signed_0_pp_0_12), .B0(multiplier_mod_signed_0_pp_1_11), 
        .B1(multiplier_mod_signed_0_pp_1_12), .CI(co_multiplier_mod_signed_0_0_5), 
        .COUT(co_multiplier_mod_signed_0_0_6), .S0(s_multiplier_mod_signed_0_0_11), 
        .S1(s_multiplier_mod_signed_0_0_12));

    FADD2B multiplier_mod_signed_0_add_0_7 (.A0(multiplier_mod_signed_0_pp_0_13), 
        .A1(multiplier_mod_signed_0_pp_0_14), .B0(multiplier_mod_signed_0_pp_1_13), 
        .B1(multiplier_mod_signed_0_pp_1_14), .CI(co_multiplier_mod_signed_0_0_6), 
        .COUT(co_multiplier_mod_signed_0_0_7), .S0(s_multiplier_mod_signed_0_0_13), 
        .S1(s_multiplier_mod_signed_0_0_14));

    FADD2B multiplier_mod_signed_0_add_0_8 (.A0(multiplier_mod_signed_0_pp_0_15), 
        .A1(multiplier_mod_signed_0_pp_0_16), .B0(multiplier_mod_signed_0_pp_1_15), 
        .B1(multiplier_mod_signed_0_pp_1_16), .CI(co_multiplier_mod_signed_0_0_7), 
        .COUT(co_multiplier_mod_signed_0_0_8), .S0(s_multiplier_mod_signed_0_0_15), 
        .S1(s_multiplier_mod_signed_0_0_16));

    FADD2B multiplier_mod_signed_0_add_0_9 (.A0(multiplier_mod_signed_0_pp_0_17), 
        .A1(scuba_vlo), .B0(multiplier_mod_signed_0_pp_1_17), .B1(multiplier_mod_signed_0_pp_1_18), 
        .CI(co_multiplier_mod_signed_0_0_8), .COUT(co_multiplier_mod_signed_0_0_9), 
        .S0(s_multiplier_mod_signed_0_0_17), .S1(s_multiplier_mod_signed_0_0_18));

    FADD2B multiplier_mod_signed_0_add_0_10 (.A0(scuba_vlo), .A1(scuba_vlo), 
        .B0(multiplier_mod_signed_0_pp_1_19), .B1(scuba_vlo), .CI(co_multiplier_mod_signed_0_0_9), 
        .COUT(co_multiplier_mod_signed_0_0_10), .S0(s_multiplier_mod_signed_0_0_19), 
        .S1(s_multiplier_mod_signed_0_0_20));

    FADD2B Cadd_multiplier_mod_signed_0_0_11 (.A0(scuba_vlo), .A1(scuba_vlo), 
        .B0(scuba_vlo), .B1(scuba_vlo), .CI(co_multiplier_mod_signed_0_0_10), 
        .COUT(), .S0(s_multiplier_mod_signed_0_0_21), .S1());

    FADD2B Cadd_multiplier_mod_signed_0_1_1 (.A0(scuba_vlo), .A1(multiplier_mod_signed_0_pp_2_6), 
        .B0(scuba_vlo), .B1(multiplier_mod_signed_0_pp_3_6), .CI(scuba_vlo), 
        .COUT(co_multiplier_mod_signed_0_1_1), .S0(), .S1(s_multiplier_mod_signed_0_1_6));

    FADD2B multiplier_mod_signed_0_add_1_2 (.A0(multiplier_mod_signed_0_pp_2_7), 
        .A1(multiplier_mod_signed_0_pp_2_8), .B0(multiplier_mod_signed_0_pp_3_7), 
        .B1(multiplier_mod_signed_0_pp_3_8), .CI(co_multiplier_mod_signed_0_1_1), 
        .COUT(co_multiplier_mod_signed_0_1_2), .S0(s_multiplier_mod_signed_0_1_7), 
        .S1(s_multiplier_mod_signed_0_1_8));

    FADD2B multiplier_mod_signed_0_add_1_3 (.A0(multiplier_mod_signed_0_pp_2_9), 
        .A1(multiplier_mod_signed_0_pp_2_10), .B0(multiplier_mod_signed_0_pp_3_9), 
        .B1(multiplier_mod_signed_0_pp_3_10), .CI(co_multiplier_mod_signed_0_1_2), 
        .COUT(co_multiplier_mod_signed_0_1_3), .S0(s_multiplier_mod_signed_0_1_9), 
        .S1(s_multiplier_mod_signed_0_1_10));

    FADD2B multiplier_mod_signed_0_add_1_4 (.A0(multiplier_mod_signed_0_pp_2_11), 
        .A1(multiplier_mod_signed_0_pp_2_12), .B0(multiplier_mod_signed_0_pp_3_11), 
        .B1(multiplier_mod_signed_0_pp_3_12), .CI(co_multiplier_mod_signed_0_1_3), 
        .COUT(co_multiplier_mod_signed_0_1_4), .S0(s_multiplier_mod_signed_0_1_11), 
        .S1(s_multiplier_mod_signed_0_1_12));

    FADD2B multiplier_mod_signed_0_add_1_5 (.A0(multiplier_mod_signed_0_pp_2_13), 
        .A1(multiplier_mod_signed_0_pp_2_14), .B0(multiplier_mod_signed_0_pp_3_13), 
        .B1(multiplier_mod_signed_0_pp_3_14), .CI(co_multiplier_mod_signed_0_1_4), 
        .COUT(co_multiplier_mod_signed_0_1_5), .S0(s_multiplier_mod_signed_0_1_13), 
        .S1(s_multiplier_mod_signed_0_1_14));

    FADD2B multiplier_mod_signed_0_add_1_6 (.A0(multiplier_mod_signed_0_pp_2_15), 
        .A1(multiplier_mod_signed_0_pp_2_16), .B0(multiplier_mod_signed_0_pp_3_15), 
        .B1(multiplier_mod_signed_0_pp_3_16), .CI(co_multiplier_mod_signed_0_1_5), 
        .COUT(co_multiplier_mod_signed_0_1_6), .S0(s_multiplier_mod_signed_0_1_15), 
        .S1(s_multiplier_mod_signed_0_1_16));

    FADD2B multiplier_mod_signed_0_add_1_7 (.A0(multiplier_mod_signed_0_pp_2_17), 
        .A1(multiplier_mod_signed_0_pp_2_18), .B0(multiplier_mod_signed_0_pp_3_17), 
        .B1(multiplier_mod_signed_0_pp_3_18), .CI(co_multiplier_mod_signed_0_1_6), 
        .COUT(co_multiplier_mod_signed_0_1_7), .S0(s_multiplier_mod_signed_0_1_17), 
        .S1(s_multiplier_mod_signed_0_1_18));

    FADD2B multiplier_mod_signed_0_add_1_8 (.A0(multiplier_mod_signed_0_pp_2_19), 
        .A1(multiplier_mod_signed_0_pp_2_20), .B0(multiplier_mod_signed_0_pp_3_19), 
        .B1(multiplier_mod_signed_0_pp_3_20), .CI(co_multiplier_mod_signed_0_1_7), 
        .COUT(co_multiplier_mod_signed_0_1_8), .S0(s_multiplier_mod_signed_0_1_19), 
        .S1(s_multiplier_mod_signed_0_1_20));

    FADD2B multiplier_mod_signed_0_add_1_9 (.A0(multiplier_mod_signed_0_pp_2_21), 
        .A1(scuba_vlo), .B0(multiplier_mod_signed_0_pp_3_21), .B1(multiplier_mod_signed_0_pp_3_22), 
        .CI(co_multiplier_mod_signed_0_1_8), .COUT(co_multiplier_mod_signed_0_1_9), 
        .S0(s_multiplier_mod_signed_0_1_21), .S1(s_multiplier_mod_signed_0_1_22));

    FADD2B multiplier_mod_signed_0_add_1_10 (.A0(scuba_vlo), .A1(scuba_vlo), 
        .B0(multiplier_mod_signed_0_pp_3_23), .B1(scuba_vlo), .CI(co_multiplier_mod_signed_0_1_9), 
        .COUT(co_multiplier_mod_signed_0_1_10), .S0(s_multiplier_mod_signed_0_1_23), 
        .S1(s_multiplier_mod_signed_0_1_24));

    FADD2B Cadd_multiplier_mod_signed_0_1_11 (.A0(scuba_vlo), .A1(scuba_vlo), 
        .B0(scuba_vlo), .B1(scuba_vlo), .CI(co_multiplier_mod_signed_0_1_10), 
        .COUT(), .S0(s_multiplier_mod_signed_0_1_25), .S1());

    FADD2B Cadd_multiplier_mod_signed_0_2_1 (.A0(scuba_vlo), .A1(multiplier_mod_signed_0_pp_4_10), 
        .B0(scuba_vlo), .B1(multiplier_mod_signed_0_pp_5_10), .CI(scuba_vlo), 
        .COUT(co_multiplier_mod_signed_0_2_1), .S0(), .S1(s_multiplier_mod_signed_0_2_10));

    FADD2B multiplier_mod_signed_0_add_2_2 (.A0(multiplier_mod_signed_0_pp_4_11), 
        .A1(multiplier_mod_signed_0_pp_4_12), .B0(multiplier_mod_signed_0_pp_5_11), 
        .B1(multiplier_mod_signed_0_pp_5_12), .CI(co_multiplier_mod_signed_0_2_1), 
        .COUT(co_multiplier_mod_signed_0_2_2), .S0(s_multiplier_mod_signed_0_2_11), 
        .S1(s_multiplier_mod_signed_0_2_12));

    FADD2B multiplier_mod_signed_0_add_2_3 (.A0(multiplier_mod_signed_0_pp_4_13), 
        .A1(multiplier_mod_signed_0_pp_4_14), .B0(multiplier_mod_signed_0_pp_5_13), 
        .B1(multiplier_mod_signed_0_pp_5_14), .CI(co_multiplier_mod_signed_0_2_2), 
        .COUT(co_multiplier_mod_signed_0_2_3), .S0(s_multiplier_mod_signed_0_2_13), 
        .S1(s_multiplier_mod_signed_0_2_14));

    FADD2B multiplier_mod_signed_0_add_2_4 (.A0(multiplier_mod_signed_0_pp_4_15), 
        .A1(multiplier_mod_signed_0_pp_4_16), .B0(multiplier_mod_signed_0_pp_5_15), 
        .B1(multiplier_mod_signed_0_pp_5_16), .CI(co_multiplier_mod_signed_0_2_3), 
        .COUT(co_multiplier_mod_signed_0_2_4), .S0(s_multiplier_mod_signed_0_2_15), 
        .S1(s_multiplier_mod_signed_0_2_16));

    FADD2B multiplier_mod_signed_0_add_2_5 (.A0(multiplier_mod_signed_0_pp_4_17), 
        .A1(multiplier_mod_signed_0_pp_4_18), .B0(multiplier_mod_signed_0_pp_5_17), 
        .B1(multiplier_mod_signed_0_pp_5_18), .CI(co_multiplier_mod_signed_0_2_4), 
        .COUT(co_multiplier_mod_signed_0_2_5), .S0(s_multiplier_mod_signed_0_2_17), 
        .S1(s_multiplier_mod_signed_0_2_18));

    FADD2B multiplier_mod_signed_0_add_2_6 (.A0(multiplier_mod_signed_0_pp_4_19), 
        .A1(multiplier_mod_signed_0_pp_4_20), .B0(multiplier_mod_signed_0_pp_5_19), 
        .B1(multiplier_mod_signed_0_pp_5_20), .CI(co_multiplier_mod_signed_0_2_5), 
        .COUT(co_multiplier_mod_signed_0_2_6), .S0(s_multiplier_mod_signed_0_2_19), 
        .S1(s_multiplier_mod_signed_0_2_20));

    FADD2B multiplier_mod_signed_0_add_2_7 (.A0(multiplier_mod_signed_0_pp_4_21), 
        .A1(multiplier_mod_signed_0_pp_4_22), .B0(multiplier_mod_signed_0_pp_5_21), 
        .B1(multiplier_mod_signed_0_pp_5_22), .CI(co_multiplier_mod_signed_0_2_6), 
        .COUT(co_multiplier_mod_signed_0_2_7), .S0(s_multiplier_mod_signed_0_2_21), 
        .S1(s_multiplier_mod_signed_0_2_22));

    FADD2B multiplier_mod_signed_0_add_2_8 (.A0(multiplier_mod_signed_0_pp_4_23), 
        .A1(multiplier_mod_signed_0_pp_4_24), .B0(multiplier_mod_signed_0_pp_5_23), 
        .B1(multiplier_mod_signed_0_pp_5_24), .CI(co_multiplier_mod_signed_0_2_7), 
        .COUT(co_multiplier_mod_signed_0_2_8), .S0(s_multiplier_mod_signed_0_2_23), 
        .S1(s_multiplier_mod_signed_0_2_24));

    FADD2B multiplier_mod_signed_0_add_2_9 (.A0(multiplier_mod_signed_0_pp_4_25), 
        .A1(scuba_vlo), .B0(multiplier_mod_signed_0_pp_5_25), .B1(multiplier_mod_signed_0_pp_5_26), 
        .CI(co_multiplier_mod_signed_0_2_8), .COUT(co_multiplier_mod_signed_0_2_9), 
        .S0(s_multiplier_mod_signed_0_2_25), .S1(s_multiplier_mod_signed_0_2_26));

    FADD2B multiplier_mod_signed_0_add_2_10 (.A0(scuba_vlo), .A1(scuba_vlo), 
        .B0(multiplier_mod_signed_0_pp_5_27), .B1(scuba_vlo), .CI(co_multiplier_mod_signed_0_2_9), 
        .COUT(co_multiplier_mod_signed_0_2_10), .S0(s_multiplier_mod_signed_0_2_27), 
        .S1(s_multiplier_mod_signed_0_2_28));

    FADD2B Cadd_multiplier_mod_signed_0_2_11 (.A0(scuba_vlo), .A1(scuba_vlo), 
        .B0(scuba_vlo), .B1(scuba_vlo), .CI(co_multiplier_mod_signed_0_2_10), 
        .COUT(), .S0(s_multiplier_mod_signed_0_2_29), .S1());

    FADD2B Cadd_multiplier_mod_signed_0_3_1 (.A0(scuba_vlo), .A1(multiplier_mod_signed_0_pp_6_14), 
        .B0(scuba_vlo), .B1(multiplier_mod_signed_0_pp_7_14), .CI(scuba_vlo), 
        .COUT(co_multiplier_mod_signed_0_3_1), .S0(), .S1(s_multiplier_mod_signed_0_3_14));

    FADD2B multiplier_mod_signed_0_add_3_2 (.A0(multiplier_mod_signed_0_pp_6_15), 
        .A1(multiplier_mod_signed_0_pp_6_16), .B0(multiplier_mod_signed_0_pp_7_15), 
        .B1(multiplier_mod_signed_0_pp_7_16), .CI(co_multiplier_mod_signed_0_3_1), 
        .COUT(co_multiplier_mod_signed_0_3_2), .S0(s_multiplier_mod_signed_0_3_15), 
        .S1(s_multiplier_mod_signed_0_3_16));

    FADD2B multiplier_mod_signed_0_add_3_3 (.A0(multiplier_mod_signed_0_pp_6_17), 
        .A1(multiplier_mod_signed_0_pp_6_18), .B0(multiplier_mod_signed_0_pp_7_17), 
        .B1(multiplier_mod_signed_0_pp_7_18), .CI(co_multiplier_mod_signed_0_3_2), 
        .COUT(co_multiplier_mod_signed_0_3_3), .S0(s_multiplier_mod_signed_0_3_17), 
        .S1(s_multiplier_mod_signed_0_3_18));

    FADD2B multiplier_mod_signed_0_add_3_4 (.A0(multiplier_mod_signed_0_pp_6_19), 
        .A1(multiplier_mod_signed_0_pp_6_20), .B0(multiplier_mod_signed_0_pp_7_19), 
        .B1(multiplier_mod_signed_0_pp_7_20), .CI(co_multiplier_mod_signed_0_3_3), 
        .COUT(co_multiplier_mod_signed_0_3_4), .S0(s_multiplier_mod_signed_0_3_19), 
        .S1(s_multiplier_mod_signed_0_3_20));

    FADD2B multiplier_mod_signed_0_add_3_5 (.A0(multiplier_mod_signed_0_pp_6_21), 
        .A1(multiplier_mod_signed_0_pp_6_22), .B0(multiplier_mod_signed_0_pp_7_21), 
        .B1(multiplier_mod_signed_0_pp_7_22), .CI(co_multiplier_mod_signed_0_3_4), 
        .COUT(co_multiplier_mod_signed_0_3_5), .S0(s_multiplier_mod_signed_0_3_21), 
        .S1(s_multiplier_mod_signed_0_3_22));

    FADD2B multiplier_mod_signed_0_add_3_6 (.A0(multiplier_mod_signed_0_pp_6_23), 
        .A1(multiplier_mod_signed_0_pp_6_24), .B0(multiplier_mod_signed_0_pp_7_23), 
        .B1(multiplier_mod_signed_0_pp_7_24), .CI(co_multiplier_mod_signed_0_3_5), 
        .COUT(co_multiplier_mod_signed_0_3_6), .S0(s_multiplier_mod_signed_0_3_23), 
        .S1(s_multiplier_mod_signed_0_3_24));

    FADD2B multiplier_mod_signed_0_add_3_7 (.A0(multiplier_mod_signed_0_pp_6_25), 
        .A1(multiplier_mod_signed_0_pp_6_26), .B0(multiplier_mod_signed_0_pp_7_25), 
        .B1(multiplier_mod_signed_0_pp_7_26), .CI(co_multiplier_mod_signed_0_3_6), 
        .COUT(co_multiplier_mod_signed_0_3_7), .S0(s_multiplier_mod_signed_0_3_25), 
        .S1(s_multiplier_mod_signed_0_3_26));

    FADD2B multiplier_mod_signed_0_add_3_8 (.A0(multiplier_mod_signed_0_pp_6_27), 
        .A1(multiplier_mod_signed_0_pp_6_28), .B0(multiplier_mod_signed_0_pp_7_27), 
        .B1(multiplier_mod_signed_0_pp_7_28), .CI(co_multiplier_mod_signed_0_3_7), 
        .COUT(co_multiplier_mod_signed_0_3_8), .S0(s_multiplier_mod_signed_0_3_27), 
        .S1(s_multiplier_mod_signed_0_3_28));

    FADD2B multiplier_mod_signed_0_add_3_9 (.A0(multiplier_mod_signed_0_pp_6_29), 
        .A1(scuba_vlo), .B0(multiplier_mod_signed_0_pp_7_29), .B1(multiplier_mod_signed_0_pp_7_30), 
        .CI(co_multiplier_mod_signed_0_3_8), .COUT(co_multiplier_mod_signed_0_3_9), 
        .S0(s_multiplier_mod_signed_0_3_29), .S1(s_multiplier_mod_signed_0_3_30));

    FADD2B multiplier_mod_signed_0_add_3_10 (.A0(scuba_vlo), .A1(scuba_vlo), 
        .B0(multiplier_mod_signed_0_pp_7_31), .B1(scuba_vlo), .CI(co_multiplier_mod_signed_0_3_9), 
        .COUT(co_multiplier_mod_signed_0_3_10), .S0(s_multiplier_mod_signed_0_3_31), 
        .S1());

    FADD2B Cadd_multiplier_mod_signed_0_4_1 (.A0(scuba_vlo), .A1(f_s_multiplier_mod_signed_0_0_4), 
        .B0(scuba_vlo), .B1(f_multiplier_mod_signed_0_pp_2_4), .CI(scuba_vlo), 
        .COUT(co_multiplier_mod_signed_0_4_1), .S0(), .S1(s_multiplier_mod_signed_0_4_4));

    FADD2B multiplier_mod_signed_0_add_4_2 (.A0(f_s_multiplier_mod_signed_0_0_5), 
        .A1(f_s_multiplier_mod_signed_0_0_6), .B0(f_multiplier_mod_signed_0_pp_2_5), 
        .B1(f_s_multiplier_mod_signed_0_1_6), .CI(co_multiplier_mod_signed_0_4_1), 
        .COUT(co_multiplier_mod_signed_0_4_2), .S0(s_multiplier_mod_signed_0_4_5), 
        .S1(s_multiplier_mod_signed_0_4_6));

    FADD2B multiplier_mod_signed_0_add_4_3 (.A0(f_s_multiplier_mod_signed_0_0_7), 
        .A1(f_s_multiplier_mod_signed_0_0_8), .B0(f_s_multiplier_mod_signed_0_1_7), 
        .B1(f_s_multiplier_mod_signed_0_1_8), .CI(co_multiplier_mod_signed_0_4_2), 
        .COUT(co_multiplier_mod_signed_0_4_3), .S0(s_multiplier_mod_signed_0_4_7), 
        .S1(s_multiplier_mod_signed_0_4_8));

    FADD2B multiplier_mod_signed_0_add_4_4 (.A0(f_s_multiplier_mod_signed_0_0_9), 
        .A1(f_s_multiplier_mod_signed_0_0_10), .B0(f_s_multiplier_mod_signed_0_1_9), 
        .B1(f_s_multiplier_mod_signed_0_1_10), .CI(co_multiplier_mod_signed_0_4_3), 
        .COUT(co_multiplier_mod_signed_0_4_4), .S0(s_multiplier_mod_signed_0_4_9), 
        .S1(s_multiplier_mod_signed_0_4_10));

    FADD2B multiplier_mod_signed_0_add_4_5 (.A0(f_s_multiplier_mod_signed_0_0_11), 
        .A1(f_s_multiplier_mod_signed_0_0_12), .B0(f_s_multiplier_mod_signed_0_1_11), 
        .B1(f_s_multiplier_mod_signed_0_1_12), .CI(co_multiplier_mod_signed_0_4_4), 
        .COUT(co_multiplier_mod_signed_0_4_5), .S0(s_multiplier_mod_signed_0_4_11), 
        .S1(s_multiplier_mod_signed_0_4_12));

    FADD2B multiplier_mod_signed_0_add_4_6 (.A0(f_s_multiplier_mod_signed_0_0_13), 
        .A1(f_s_multiplier_mod_signed_0_0_14), .B0(f_s_multiplier_mod_signed_0_1_13), 
        .B1(f_s_multiplier_mod_signed_0_1_14), .CI(co_multiplier_mod_signed_0_4_5), 
        .COUT(co_multiplier_mod_signed_0_4_6), .S0(s_multiplier_mod_signed_0_4_13), 
        .S1(s_multiplier_mod_signed_0_4_14));

    FADD2B multiplier_mod_signed_0_add_4_7 (.A0(f_s_multiplier_mod_signed_0_0_15), 
        .A1(f_s_multiplier_mod_signed_0_0_16), .B0(f_s_multiplier_mod_signed_0_1_15), 
        .B1(f_s_multiplier_mod_signed_0_1_16), .CI(co_multiplier_mod_signed_0_4_6), 
        .COUT(co_multiplier_mod_signed_0_4_7), .S0(s_multiplier_mod_signed_0_4_15), 
        .S1(s_multiplier_mod_signed_0_4_16));

    FADD2B multiplier_mod_signed_0_add_4_8 (.A0(f_s_multiplier_mod_signed_0_0_17), 
        .A1(f_s_multiplier_mod_signed_0_0_18), .B0(f_s_multiplier_mod_signed_0_1_17), 
        .B1(f_s_multiplier_mod_signed_0_1_18), .CI(co_multiplier_mod_signed_0_4_7), 
        .COUT(co_multiplier_mod_signed_0_4_8), .S0(s_multiplier_mod_signed_0_4_17), 
        .S1(s_multiplier_mod_signed_0_4_18));

    FADD2B multiplier_mod_signed_0_add_4_9 (.A0(f_s_multiplier_mod_signed_0_0_19), 
        .A1(f_s_multiplier_mod_signed_0_0_20), .B0(f_s_multiplier_mod_signed_0_1_19), 
        .B1(f_s_multiplier_mod_signed_0_1_20), .CI(co_multiplier_mod_signed_0_4_8), 
        .COUT(co_multiplier_mod_signed_0_4_9), .S0(s_multiplier_mod_signed_0_4_19), 
        .S1(s_multiplier_mod_signed_0_4_20));

    FADD2B multiplier_mod_signed_0_add_4_10 (.A0(f_s_multiplier_mod_signed_0_0_21), 
        .A1(scuba_vlo), .B0(f_s_multiplier_mod_signed_0_1_21), .B1(f_s_multiplier_mod_signed_0_1_22), 
        .CI(co_multiplier_mod_signed_0_4_9), .COUT(co_multiplier_mod_signed_0_4_10), 
        .S0(s_multiplier_mod_signed_0_4_21), .S1(s_multiplier_mod_signed_0_4_22));

    FADD2B multiplier_mod_signed_0_add_4_11 (.A0(scuba_vlo), .A1(scuba_vlo), 
        .B0(f_s_multiplier_mod_signed_0_1_23), .B1(f_s_multiplier_mod_signed_0_1_24), 
        .CI(co_multiplier_mod_signed_0_4_10), .COUT(co_multiplier_mod_signed_0_4_11), 
        .S0(s_multiplier_mod_signed_0_4_23), .S1(s_multiplier_mod_signed_0_4_24));

    FADD2B multiplier_mod_signed_0_add_4_12 (.A0(scuba_vlo), .A1(scuba_vlo), 
        .B0(f_s_multiplier_mod_signed_0_1_25), .B1(scuba_vlo), .CI(co_multiplier_mod_signed_0_4_11), 
        .COUT(co_multiplier_mod_signed_0_4_12), .S0(s_multiplier_mod_signed_0_4_25), 
        .S1(s_multiplier_mod_signed_0_4_26));

    FADD2B Cadd_multiplier_mod_signed_0_4_13 (.A0(scuba_vlo), .A1(scuba_vlo), 
        .B0(scuba_vlo), .B1(scuba_vlo), .CI(co_multiplier_mod_signed_0_4_12), 
        .COUT(), .S0(s_multiplier_mod_signed_0_4_27), .S1());

    FADD2B Cadd_multiplier_mod_signed_0_5_1 (.A0(scuba_vlo), .A1(f_s_multiplier_mod_signed_0_2_12), 
        .B0(scuba_vlo), .B1(f_multiplier_mod_signed_0_pp_6_12), .CI(scuba_vlo), 
        .COUT(co_multiplier_mod_signed_0_5_1), .S0(), .S1(s_multiplier_mod_signed_0_5_12));

    FADD2B multiplier_mod_signed_0_add_5_2 (.A0(f_s_multiplier_mod_signed_0_2_13), 
        .A1(f_s_multiplier_mod_signed_0_2_14), .B0(f_multiplier_mod_signed_0_pp_6_13), 
        .B1(f_s_multiplier_mod_signed_0_3_14), .CI(co_multiplier_mod_signed_0_5_1), 
        .COUT(co_multiplier_mod_signed_0_5_2), .S0(s_multiplier_mod_signed_0_5_13), 
        .S1(s_multiplier_mod_signed_0_5_14));

    FADD2B multiplier_mod_signed_0_add_5_3 (.A0(f_s_multiplier_mod_signed_0_2_15), 
        .A1(f_s_multiplier_mod_signed_0_2_16), .B0(f_s_multiplier_mod_signed_0_3_15), 
        .B1(f_s_multiplier_mod_signed_0_3_16), .CI(co_multiplier_mod_signed_0_5_2), 
        .COUT(co_multiplier_mod_signed_0_5_3), .S0(s_multiplier_mod_signed_0_5_15), 
        .S1(s_multiplier_mod_signed_0_5_16));

    FADD2B multiplier_mod_signed_0_add_5_4 (.A0(f_s_multiplier_mod_signed_0_2_17), 
        .A1(f_s_multiplier_mod_signed_0_2_18), .B0(f_s_multiplier_mod_signed_0_3_17), 
        .B1(f_s_multiplier_mod_signed_0_3_18), .CI(co_multiplier_mod_signed_0_5_3), 
        .COUT(co_multiplier_mod_signed_0_5_4), .S0(s_multiplier_mod_signed_0_5_17), 
        .S1(s_multiplier_mod_signed_0_5_18));

    FADD2B multiplier_mod_signed_0_add_5_5 (.A0(f_s_multiplier_mod_signed_0_2_19), 
        .A1(f_s_multiplier_mod_signed_0_2_20), .B0(f_s_multiplier_mod_signed_0_3_19), 
        .B1(f_s_multiplier_mod_signed_0_3_20), .CI(co_multiplier_mod_signed_0_5_4), 
        .COUT(co_multiplier_mod_signed_0_5_5), .S0(s_multiplier_mod_signed_0_5_19), 
        .S1(s_multiplier_mod_signed_0_5_20));

    FADD2B multiplier_mod_signed_0_add_5_6 (.A0(f_s_multiplier_mod_signed_0_2_21), 
        .A1(f_s_multiplier_mod_signed_0_2_22), .B0(f_s_multiplier_mod_signed_0_3_21), 
        .B1(f_s_multiplier_mod_signed_0_3_22), .CI(co_multiplier_mod_signed_0_5_5), 
        .COUT(co_multiplier_mod_signed_0_5_6), .S0(s_multiplier_mod_signed_0_5_21), 
        .S1(s_multiplier_mod_signed_0_5_22));

    FADD2B multiplier_mod_signed_0_add_5_7 (.A0(f_s_multiplier_mod_signed_0_2_23), 
        .A1(f_s_multiplier_mod_signed_0_2_24), .B0(f_s_multiplier_mod_signed_0_3_23), 
        .B1(f_s_multiplier_mod_signed_0_3_24), .CI(co_multiplier_mod_signed_0_5_6), 
        .COUT(co_multiplier_mod_signed_0_5_7), .S0(s_multiplier_mod_signed_0_5_23), 
        .S1(s_multiplier_mod_signed_0_5_24));

    FADD2B multiplier_mod_signed_0_add_5_8 (.A0(f_s_multiplier_mod_signed_0_2_25), 
        .A1(f_s_multiplier_mod_signed_0_2_26), .B0(f_s_multiplier_mod_signed_0_3_25), 
        .B1(f_s_multiplier_mod_signed_0_3_26), .CI(co_multiplier_mod_signed_0_5_7), 
        .COUT(co_multiplier_mod_signed_0_5_8), .S0(s_multiplier_mod_signed_0_5_25), 
        .S1(s_multiplier_mod_signed_0_5_26));

    FADD2B multiplier_mod_signed_0_add_5_9 (.A0(f_s_multiplier_mod_signed_0_2_27), 
        .A1(f_s_multiplier_mod_signed_0_2_28), .B0(f_s_multiplier_mod_signed_0_3_27), 
        .B1(f_s_multiplier_mod_signed_0_3_28), .CI(co_multiplier_mod_signed_0_5_8), 
        .COUT(co_multiplier_mod_signed_0_5_9), .S0(s_multiplier_mod_signed_0_5_27), 
        .S1(s_multiplier_mod_signed_0_5_28));

    FADD2B multiplier_mod_signed_0_add_5_10 (.A0(f_s_multiplier_mod_signed_0_2_29), 
        .A1(scuba_vlo), .B0(f_s_multiplier_mod_signed_0_3_29), .B1(f_s_multiplier_mod_signed_0_3_30), 
        .CI(co_multiplier_mod_signed_0_5_9), .COUT(co_multiplier_mod_signed_0_5_10), 
        .S0(s_multiplier_mod_signed_0_5_29), .S1(s_multiplier_mod_signed_0_5_30));

    FADD2B multiplier_mod_signed_0_add_5_11 (.A0(scuba_vlo), .A1(scuba_vlo), 
        .B0(f_s_multiplier_mod_signed_0_3_31), .B1(scuba_vlo), .CI(co_multiplier_mod_signed_0_5_10), 
        .COUT(co_multiplier_mod_signed_0_5_11), .S0(s_multiplier_mod_signed_0_5_31), 
        .S1());

    FADD2B Cadd_t_multiplier_mod_signed_0_6_1 (.A0(scuba_vlo), .A1(s_multiplier_mod_signed_0_4_8), 
        .B0(scuba_vlo), .B1(f_multiplier_mod_signed_0_pp_4_8), .CI(scuba_vlo), 
        .COUT(co_t_multiplier_mod_signed_0_6_1), .S0(), .S1(rego_o_8));

    FADD2B t_multiplier_mod_signed_0_add_6_2 (.A0(s_multiplier_mod_signed_0_4_9), 
        .A1(s_multiplier_mod_signed_0_4_10), .B0(f_multiplier_mod_signed_0_pp_4_9), 
        .B1(f_s_multiplier_mod_signed_0_2_10), .CI(co_t_multiplier_mod_signed_0_6_1), 
        .COUT(co_t_multiplier_mod_signed_0_6_2), .S0(rego_o_9), .S1(rego_o_10));

    FADD2B t_multiplier_mod_signed_0_add_6_3 (.A0(s_multiplier_mod_signed_0_4_11), 
        .A1(s_multiplier_mod_signed_0_4_12), .B0(f_s_multiplier_mod_signed_0_2_11), 
        .B1(s_multiplier_mod_signed_0_5_12), .CI(co_t_multiplier_mod_signed_0_6_2), 
        .COUT(co_t_multiplier_mod_signed_0_6_3), .S0(rego_o_11), .S1(rego_o_12));

    FADD2B t_multiplier_mod_signed_0_add_6_4 (.A0(s_multiplier_mod_signed_0_4_13), 
        .A1(s_multiplier_mod_signed_0_4_14), .B0(s_multiplier_mod_signed_0_5_13), 
        .B1(s_multiplier_mod_signed_0_5_14), .CI(co_t_multiplier_mod_signed_0_6_3), 
        .COUT(co_t_multiplier_mod_signed_0_6_4), .S0(rego_o_13), .S1(rego_o_14));

    FADD2B t_multiplier_mod_signed_0_add_6_5 (.A0(s_multiplier_mod_signed_0_4_15), 
        .A1(s_multiplier_mod_signed_0_4_16), .B0(s_multiplier_mod_signed_0_5_15), 
        .B1(s_multiplier_mod_signed_0_5_16), .CI(co_t_multiplier_mod_signed_0_6_4), 
        .COUT(co_t_multiplier_mod_signed_0_6_5), .S0(rego_o_15), .S1(rego_o_16));

    FADD2B t_multiplier_mod_signed_0_add_6_6 (.A0(s_multiplier_mod_signed_0_4_17), 
        .A1(s_multiplier_mod_signed_0_4_18), .B0(s_multiplier_mod_signed_0_5_17), 
        .B1(s_multiplier_mod_signed_0_5_18), .CI(co_t_multiplier_mod_signed_0_6_5), 
        .COUT(co_t_multiplier_mod_signed_0_6_6), .S0(rego_o_17), .S1(rego_o_18));

    FADD2B t_multiplier_mod_signed_0_add_6_7 (.A0(s_multiplier_mod_signed_0_4_19), 
        .A1(s_multiplier_mod_signed_0_4_20), .B0(s_multiplier_mod_signed_0_5_19), 
        .B1(s_multiplier_mod_signed_0_5_20), .CI(co_t_multiplier_mod_signed_0_6_6), 
        .COUT(co_t_multiplier_mod_signed_0_6_7), .S0(rego_o_19), .S1(rego_o_20));

    FADD2B t_multiplier_mod_signed_0_add_6_8 (.A0(s_multiplier_mod_signed_0_4_21), 
        .A1(s_multiplier_mod_signed_0_4_22), .B0(s_multiplier_mod_signed_0_5_21), 
        .B1(s_multiplier_mod_signed_0_5_22), .CI(co_t_multiplier_mod_signed_0_6_7), 
        .COUT(co_t_multiplier_mod_signed_0_6_8), .S0(rego_o_21), .S1(rego_o_22));

    FADD2B t_multiplier_mod_signed_0_add_6_9 (.A0(s_multiplier_mod_signed_0_4_23), 
        .A1(s_multiplier_mod_signed_0_4_24), .B0(s_multiplier_mod_signed_0_5_23), 
        .B1(s_multiplier_mod_signed_0_5_24), .CI(co_t_multiplier_mod_signed_0_6_8), 
        .COUT(co_t_multiplier_mod_signed_0_6_9), .S0(rego_o_23), .S1(rego_o_24));

    FADD2B t_multiplier_mod_signed_0_add_6_10 (.A0(s_multiplier_mod_signed_0_4_25), 
        .A1(s_multiplier_mod_signed_0_4_26), .B0(s_multiplier_mod_signed_0_5_25), 
        .B1(s_multiplier_mod_signed_0_5_26), .CI(co_t_multiplier_mod_signed_0_6_9), 
        .COUT(co_t_multiplier_mod_signed_0_6_10), .S0(rego_o_25), .S1(rego_o_26));

    FADD2B t_multiplier_mod_signed_0_add_6_11 (.A0(s_multiplier_mod_signed_0_4_27), 
        .A1(scuba_vlo), .B0(s_multiplier_mod_signed_0_5_27), .B1(s_multiplier_mod_signed_0_5_28), 
        .CI(co_t_multiplier_mod_signed_0_6_10), .COUT(co_t_multiplier_mod_signed_0_6_11), 
        .S0(rego_o_27), .S1(rego_o_28));

    FADD2B t_multiplier_mod_signed_0_add_6_12 (.A0(scuba_vlo), .A1(scuba_vlo), 
        .B0(s_multiplier_mod_signed_0_5_29), .B1(s_multiplier_mod_signed_0_5_30), 
        .CI(co_t_multiplier_mod_signed_0_6_11), .COUT(co_t_multiplier_mod_signed_0_6_12), 
        .S0(rego_o_29), .S1(rego_o_30));

    FADD2B t_multiplier_mod_signed_0_add_6_13 (.A0(scuba_vlo), .A1(scuba_vlo), 
        .B0(s_multiplier_mod_signed_0_5_31), .B1(scuba_vlo), .CI(co_t_multiplier_mod_signed_0_6_12), 
        .COUT(co_t_multiplier_mod_signed_0_6_13), .S0(rego_o_31), .S1());

    MULT2 multiplier_mod_signed_0_mult_0_0 (.A0(rega_a_0), .A1(rega_a_1), 
        .A2(rega_a_1), .A3(rega_a_2), .B0(regb_b_1), .B1(regb_b_0), .B2(regb_b_1), 
        .B3(regb_b_0), .CI(multiplier_mod_signed_0_cin_lr_0), .P0(multiplier_mod_signed_0_pp_0_1), 
        .P1(multiplier_mod_signed_0_pp_0_2), .CO(mco));

    MULT2 multiplier_mod_signed_0_mult_0_1 (.A0(rega_a_2), .A1(rega_a_3), 
        .A2(rega_a_3), .A3(rega_a_4), .B0(regb_b_1), .B1(regb_b_0), .B2(regb_b_1), 
        .B3(regb_b_0), .CI(mco), .P0(multiplier_mod_signed_0_pp_0_3), .P1(multiplier_mod_signed_0_pp_0_4), 
        .CO(mco_1));

    MULT2 multiplier_mod_signed_0_mult_0_2 (.A0(rega_a_4), .A1(rega_a_5), 
        .A2(rega_a_5), .A3(rega_a_6), .B0(regb_b_1), .B1(regb_b_0), .B2(regb_b_1), 
        .B3(regb_b_0), .CI(mco_1), .P0(multiplier_mod_signed_0_pp_0_5), 
        .P1(multiplier_mod_signed_0_pp_0_6), .CO(mco_2));

    MULT2 multiplier_mod_signed_0_mult_0_3 (.A0(rega_a_6), .A1(rega_a_7), 
        .A2(rega_a_7), .A3(rega_a_8), .B0(regb_b_1), .B1(regb_b_0), .B2(regb_b_1), 
        .B3(regb_b_0), .CI(mco_2), .P0(multiplier_mod_signed_0_pp_0_7), 
        .P1(multiplier_mod_signed_0_pp_0_8), .CO(mco_3));

    MULT2 multiplier_mod_signed_0_mult_0_4 (.A0(rega_a_8), .A1(rega_a_9), 
        .A2(rega_a_9), .A3(rega_a_10), .B0(regb_b_1), .B1(regb_b_0), .B2(regb_b_1), 
        .B3(regb_b_0), .CI(mco_3), .P0(multiplier_mod_signed_0_pp_0_9), 
        .P1(multiplier_mod_signed_0_pp_0_10), .CO(mco_4));

    MULT2 multiplier_mod_signed_0_mult_0_5 (.A0(rega_a_10), .A1(rega_a_11), 
        .A2(rega_a_11), .A3(rega_a_12), .B0(regb_b_1), .B1(regb_b_0), .B2(regb_b_1), 
        .B3(regb_b_0), .CI(mco_4), .P0(multiplier_mod_signed_0_pp_0_11), 
        .P1(multiplier_mod_signed_0_pp_0_12), .CO(mco_5));

    MULT2 multiplier_mod_signed_0_mult_0_6 (.A0(rega_a_12), .A1(rega_a_13), 
        .A2(rega_a_13), .A3(rega_a_14), .B0(regb_b_1), .B1(regb_b_0), .B2(regb_b_1), 
        .B3(regb_b_0), .CI(mco_5), .P0(multiplier_mod_signed_0_pp_0_13), 
        .P1(multiplier_mod_signed_0_pp_0_14), .CO(mco_6));

    MULT2 multiplier_mod_signed_0_mult_0_7 (.A0(rega_a_14), .A1(multiplier_mod_signed_0_mult_0_7_n2), 
        .A2(multiplier_mod_signed_0_mult_0_7_n1), .A3(scuba_vhi), .B0(regb_b_1), 
        .B1(scuba_vhi), .B2(scuba_vhi), .B3(scuba_vhi), .CI(mco_6), .P0(multiplier_mod_signed_0_pp_0_15), 
        .P1(multiplier_mod_signed_0_pp_0_16), .CO(mfco));

    MULT2 multiplier_mod_signed_0_mult_2_0 (.A0(rega_a_0), .A1(rega_a_1), 
        .A2(rega_a_1), .A3(rega_a_2), .B0(regb_b_3), .B1(regb_b_2), .B2(regb_b_3), 
        .B3(regb_b_2), .CI(multiplier_mod_signed_0_cin_lr_2), .P0(multiplier_mod_signed_0_pp_1_3), 
        .P1(multiplier_mod_signed_0_pp_1_4), .CO(mco_7));

    MULT2 multiplier_mod_signed_0_mult_2_1 (.A0(rega_a_2), .A1(rega_a_3), 
        .A2(rega_a_3), .A3(rega_a_4), .B0(regb_b_3), .B1(regb_b_2), .B2(regb_b_3), 
        .B3(regb_b_2), .CI(mco_7), .P0(multiplier_mod_signed_0_pp_1_5), 
        .P1(multiplier_mod_signed_0_pp_1_6), .CO(mco_8));

    MULT2 multiplier_mod_signed_0_mult_2_2 (.A0(rega_a_4), .A1(rega_a_5), 
        .A2(rega_a_5), .A3(rega_a_6), .B0(regb_b_3), .B1(regb_b_2), .B2(regb_b_3), 
        .B3(regb_b_2), .CI(mco_8), .P0(multiplier_mod_signed_0_pp_1_7), 
        .P1(multiplier_mod_signed_0_pp_1_8), .CO(mco_9));

    MULT2 multiplier_mod_signed_0_mult_2_3 (.A0(rega_a_6), .A1(rega_a_7), 
        .A2(rega_a_7), .A3(rega_a_8), .B0(regb_b_3), .B1(regb_b_2), .B2(regb_b_3), 
        .B3(regb_b_2), .CI(mco_9), .P0(multiplier_mod_signed_0_pp_1_9), 
        .P1(multiplier_mod_signed_0_pp_1_10), .CO(mco_10));

    MULT2 multiplier_mod_signed_0_mult_2_4 (.A0(rega_a_8), .A1(rega_a_9), 
        .A2(rega_a_9), .A3(rega_a_10), .B0(regb_b_3), .B1(regb_b_2), .B2(regb_b_3), 
        .B3(regb_b_2), .CI(mco_10), .P0(multiplier_mod_signed_0_pp_1_11), 
        .P1(multiplier_mod_signed_0_pp_1_12), .CO(mco_11));

    MULT2 multiplier_mod_signed_0_mult_2_5 (.A0(rega_a_10), .A1(rega_a_11), 
        .A2(rega_a_11), .A3(rega_a_12), .B0(regb_b_3), .B1(regb_b_2), .B2(regb_b_3), 
        .B3(regb_b_2), .CI(mco_11), .P0(multiplier_mod_signed_0_pp_1_13), 
        .P1(multiplier_mod_signed_0_pp_1_14), .CO(mco_12));

    MULT2 multiplier_mod_signed_0_mult_2_6 (.A0(rega_a_12), .A1(rega_a_13), 
        .A2(rega_a_13), .A3(rega_a_14), .B0(regb_b_3), .B1(regb_b_2), .B2(regb_b_3), 
        .B3(regb_b_2), .CI(mco_12), .P0(multiplier_mod_signed_0_pp_1_15), 
        .P1(multiplier_mod_signed_0_pp_1_16), .CO(mco_13));

    MULT2 multiplier_mod_signed_0_mult_2_7 (.A0(rega_a_14), .A1(multiplier_mod_signed_0_mult_2_7_n2), 
        .A2(multiplier_mod_signed_0_mult_2_7_n1), .A3(scuba_vlo), .B0(regb_b_3), 
        .B1(scuba_vhi), .B2(scuba_vhi), .B3(regb_b_2), .CI(mco_13), .P0(multiplier_mod_signed_0_pp_1_17), 
        .P1(multiplier_mod_signed_0_pp_1_18), .CO(mfco_1));

    MULT2 multiplier_mod_signed_0_mult_4_0 (.A0(rega_a_0), .A1(rega_a_1), 
        .A2(rega_a_1), .A3(rega_a_2), .B0(regb_b_5), .B1(regb_b_4), .B2(regb_b_5), 
        .B3(regb_b_4), .CI(multiplier_mod_signed_0_cin_lr_4), .P0(multiplier_mod_signed_0_pp_2_5), 
        .P1(multiplier_mod_signed_0_pp_2_6), .CO(mco_14));

    MULT2 multiplier_mod_signed_0_mult_4_1 (.A0(rega_a_2), .A1(rega_a_3), 
        .A2(rega_a_3), .A3(rega_a_4), .B0(regb_b_5), .B1(regb_b_4), .B2(regb_b_5), 
        .B3(regb_b_4), .CI(mco_14), .P0(multiplier_mod_signed_0_pp_2_7), 
        .P1(multiplier_mod_signed_0_pp_2_8), .CO(mco_15));

    MULT2 multiplier_mod_signed_0_mult_4_2 (.A0(rega_a_4), .A1(rega_a_5), 
        .A2(rega_a_5), .A3(rega_a_6), .B0(regb_b_5), .B1(regb_b_4), .B2(regb_b_5), 
        .B3(regb_b_4), .CI(mco_15), .P0(multiplier_mod_signed_0_pp_2_9), 
        .P1(multiplier_mod_signed_0_pp_2_10), .CO(mco_16));

    MULT2 multiplier_mod_signed_0_mult_4_3 (.A0(rega_a_6), .A1(rega_a_7), 
        .A2(rega_a_7), .A3(rega_a_8), .B0(regb_b_5), .B1(regb_b_4), .B2(regb_b_5), 
        .B3(regb_b_4), .CI(mco_16), .P0(multiplier_mod_signed_0_pp_2_11), 
        .P1(multiplier_mod_signed_0_pp_2_12), .CO(mco_17));

    MULT2 multiplier_mod_signed_0_mult_4_4 (.A0(rega_a_8), .A1(rega_a_9), 
        .A2(rega_a_9), .A3(rega_a_10), .B0(regb_b_5), .B1(regb_b_4), .B2(regb_b_5), 
        .B3(regb_b_4), .CI(mco_17), .P0(multiplier_mod_signed_0_pp_2_13), 
        .P1(multiplier_mod_signed_0_pp_2_14), .CO(mco_18));

    MULT2 multiplier_mod_signed_0_mult_4_5 (.A0(rega_a_10), .A1(rega_a_11), 
        .A2(rega_a_11), .A3(rega_a_12), .B0(regb_b_5), .B1(regb_b_4), .B2(regb_b_5), 
        .B3(regb_b_4), .CI(mco_18), .P0(multiplier_mod_signed_0_pp_2_15), 
        .P1(multiplier_mod_signed_0_pp_2_16), .CO(mco_19));

    MULT2 multiplier_mod_signed_0_mult_4_6 (.A0(rega_a_12), .A1(rega_a_13), 
        .A2(rega_a_13), .A3(rega_a_14), .B0(regb_b_5), .B1(regb_b_4), .B2(regb_b_5), 
        .B3(regb_b_4), .CI(mco_19), .P0(multiplier_mod_signed_0_pp_2_17), 
        .P1(multiplier_mod_signed_0_pp_2_18), .CO(mco_20));

    MULT2 multiplier_mod_signed_0_mult_4_7 (.A0(rega_a_14), .A1(multiplier_mod_signed_0_mult_4_7_n2), 
        .A2(multiplier_mod_signed_0_mult_4_7_n1), .A3(scuba_vlo), .B0(regb_b_5), 
        .B1(scuba_vhi), .B2(scuba_vhi), .B3(regb_b_4), .CI(mco_20), .P0(multiplier_mod_signed_0_pp_2_19), 
        .P1(multiplier_mod_signed_0_pp_2_20), .CO(mfco_2));

    MULT2 multiplier_mod_signed_0_mult_6_0 (.A0(rega_a_0), .A1(rega_a_1), 
        .A2(rega_a_1), .A3(rega_a_2), .B0(regb_b_7), .B1(regb_b_6), .B2(regb_b_7), 
        .B3(regb_b_6), .CI(multiplier_mod_signed_0_cin_lr_6), .P0(multiplier_mod_signed_0_pp_3_7), 
        .P1(multiplier_mod_signed_0_pp_3_8), .CO(mco_21));

    MULT2 multiplier_mod_signed_0_mult_6_1 (.A0(rega_a_2), .A1(rega_a_3), 
        .A2(rega_a_3), .A3(rega_a_4), .B0(regb_b_7), .B1(regb_b_6), .B2(regb_b_7), 
        .B3(regb_b_6), .CI(mco_21), .P0(multiplier_mod_signed_0_pp_3_9), 
        .P1(multiplier_mod_signed_0_pp_3_10), .CO(mco_22));

    MULT2 multiplier_mod_signed_0_mult_6_2 (.A0(rega_a_4), .A1(rega_a_5), 
        .A2(rega_a_5), .A3(rega_a_6), .B0(regb_b_7), .B1(regb_b_6), .B2(regb_b_7), 
        .B3(regb_b_6), .CI(mco_22), .P0(multiplier_mod_signed_0_pp_3_11), 
        .P1(multiplier_mod_signed_0_pp_3_12), .CO(mco_23));

    MULT2 multiplier_mod_signed_0_mult_6_3 (.A0(rega_a_6), .A1(rega_a_7), 
        .A2(rega_a_7), .A3(rega_a_8), .B0(regb_b_7), .B1(regb_b_6), .B2(regb_b_7), 
        .B3(regb_b_6), .CI(mco_23), .P0(multiplier_mod_signed_0_pp_3_13), 
        .P1(multiplier_mod_signed_0_pp_3_14), .CO(mco_24));

    MULT2 multiplier_mod_signed_0_mult_6_4 (.A0(rega_a_8), .A1(rega_a_9), 
        .A2(rega_a_9), .A3(rega_a_10), .B0(regb_b_7), .B1(regb_b_6), .B2(regb_b_7), 
        .B3(regb_b_6), .CI(mco_24), .P0(multiplier_mod_signed_0_pp_3_15), 
        .P1(multiplier_mod_signed_0_pp_3_16), .CO(mco_25));

    MULT2 multiplier_mod_signed_0_mult_6_5 (.A0(rega_a_10), .A1(rega_a_11), 
        .A2(rega_a_11), .A3(rega_a_12), .B0(regb_b_7), .B1(regb_b_6), .B2(regb_b_7), 
        .B3(regb_b_6), .CI(mco_25), .P0(multiplier_mod_signed_0_pp_3_17), 
        .P1(multiplier_mod_signed_0_pp_3_18), .CO(mco_26));

    MULT2 multiplier_mod_signed_0_mult_6_6 (.A0(rega_a_12), .A1(rega_a_13), 
        .A2(rega_a_13), .A3(rega_a_14), .B0(regb_b_7), .B1(regb_b_6), .B2(regb_b_7), 
        .B3(regb_b_6), .CI(mco_26), .P0(multiplier_mod_signed_0_pp_3_19), 
        .P1(multiplier_mod_signed_0_pp_3_20), .CO(mco_27));

    MULT2 multiplier_mod_signed_0_mult_6_7 (.A0(rega_a_14), .A1(multiplier_mod_signed_0_mult_6_7_n2), 
        .A2(multiplier_mod_signed_0_mult_6_7_n1), .A3(scuba_vlo), .B0(regb_b_7), 
        .B1(scuba_vhi), .B2(scuba_vhi), .B3(regb_b_6), .CI(mco_27), .P0(multiplier_mod_signed_0_pp_3_21), 
        .P1(multiplier_mod_signed_0_pp_3_22), .CO(mfco_3));

    MULT2 multiplier_mod_signed_0_mult_8_0 (.A0(rega_a_0), .A1(rega_a_1), 
        .A2(rega_a_1), .A3(rega_a_2), .B0(regb_b_9), .B1(regb_b_8), .B2(regb_b_9), 
        .B3(regb_b_8), .CI(multiplier_mod_signed_0_cin_lr_8), .P0(multiplier_mod_signed_0_pp_4_9), 
        .P1(multiplier_mod_signed_0_pp_4_10), .CO(mco_28));

    MULT2 multiplier_mod_signed_0_mult_8_1 (.A0(rega_a_2), .A1(rega_a_3), 
        .A2(rega_a_3), .A3(rega_a_4), .B0(regb_b_9), .B1(regb_b_8), .B2(regb_b_9), 
        .B3(regb_b_8), .CI(mco_28), .P0(multiplier_mod_signed_0_pp_4_11), 
        .P1(multiplier_mod_signed_0_pp_4_12), .CO(mco_29));

    MULT2 multiplier_mod_signed_0_mult_8_2 (.A0(rega_a_4), .A1(rega_a_5), 
        .A2(rega_a_5), .A3(rega_a_6), .B0(regb_b_9), .B1(regb_b_8), .B2(regb_b_9), 
        .B3(regb_b_8), .CI(mco_29), .P0(multiplier_mod_signed_0_pp_4_13), 
        .P1(multiplier_mod_signed_0_pp_4_14), .CO(mco_30));

    MULT2 multiplier_mod_signed_0_mult_8_3 (.A0(rega_a_6), .A1(rega_a_7), 
        .A2(rega_a_7), .A3(rega_a_8), .B0(regb_b_9), .B1(regb_b_8), .B2(regb_b_9), 
        .B3(regb_b_8), .CI(mco_30), .P0(multiplier_mod_signed_0_pp_4_15), 
        .P1(multiplier_mod_signed_0_pp_4_16), .CO(mco_31));

    MULT2 multiplier_mod_signed_0_mult_8_4 (.A0(rega_a_8), .A1(rega_a_9), 
        .A2(rega_a_9), .A3(rega_a_10), .B0(regb_b_9), .B1(regb_b_8), .B2(regb_b_9), 
        .B3(regb_b_8), .CI(mco_31), .P0(multiplier_mod_signed_0_pp_4_17), 
        .P1(multiplier_mod_signed_0_pp_4_18), .CO(mco_32));

    MULT2 multiplier_mod_signed_0_mult_8_5 (.A0(rega_a_10), .A1(rega_a_11), 
        .A2(rega_a_11), .A3(rega_a_12), .B0(regb_b_9), .B1(regb_b_8), .B2(regb_b_9), 
        .B3(regb_b_8), .CI(mco_32), .P0(multiplier_mod_signed_0_pp_4_19), 
        .P1(multiplier_mod_signed_0_pp_4_20), .CO(mco_33));

    MULT2 multiplier_mod_signed_0_mult_8_6 (.A0(rega_a_12), .A1(rega_a_13), 
        .A2(rega_a_13), .A3(rega_a_14), .B0(regb_b_9), .B1(regb_b_8), .B2(regb_b_9), 
        .B3(regb_b_8), .CI(mco_33), .P0(multiplier_mod_signed_0_pp_4_21), 
        .P1(multiplier_mod_signed_0_pp_4_22), .CO(mco_34));

    MULT2 multiplier_mod_signed_0_mult_8_7 (.A0(rega_a_14), .A1(multiplier_mod_signed_0_mult_8_7_n2), 
        .A2(multiplier_mod_signed_0_mult_8_7_n1), .A3(scuba_vlo), .B0(regb_b_9), 
        .B1(scuba_vhi), .B2(scuba_vhi), .B3(regb_b_8), .CI(mco_34), .P0(multiplier_mod_signed_0_pp_4_23), 
        .P1(multiplier_mod_signed_0_pp_4_24), .CO(mfco_4));

    MULT2 multiplier_mod_signed_0_mult_10_0 (.A0(rega_a_0), .A1(rega_a_1), 
        .A2(rega_a_1), .A3(rega_a_2), .B0(regb_b_11), .B1(regb_b_10), .B2(regb_b_11), 
        .B3(regb_b_10), .CI(multiplier_mod_signed_0_cin_lr_10), .P0(multiplier_mod_signed_0_pp_5_11), 
        .P1(multiplier_mod_signed_0_pp_5_12), .CO(mco_35));

    MULT2 multiplier_mod_signed_0_mult_10_1 (.A0(rega_a_2), .A1(rega_a_3), 
        .A2(rega_a_3), .A3(rega_a_4), .B0(regb_b_11), .B1(regb_b_10), .B2(regb_b_11), 
        .B3(regb_b_10), .CI(mco_35), .P0(multiplier_mod_signed_0_pp_5_13), 
        .P1(multiplier_mod_signed_0_pp_5_14), .CO(mco_36));

    MULT2 multiplier_mod_signed_0_mult_10_2 (.A0(rega_a_4), .A1(rega_a_5), 
        .A2(rega_a_5), .A3(rega_a_6), .B0(regb_b_11), .B1(regb_b_10), .B2(regb_b_11), 
        .B3(regb_b_10), .CI(mco_36), .P0(multiplier_mod_signed_0_pp_5_15), 
        .P1(multiplier_mod_signed_0_pp_5_16), .CO(mco_37));

    MULT2 multiplier_mod_signed_0_mult_10_3 (.A0(rega_a_6), .A1(rega_a_7), 
        .A2(rega_a_7), .A3(rega_a_8), .B0(regb_b_11), .B1(regb_b_10), .B2(regb_b_11), 
        .B3(regb_b_10), .CI(mco_37), .P0(multiplier_mod_signed_0_pp_5_17), 
        .P1(multiplier_mod_signed_0_pp_5_18), .CO(mco_38));

    MULT2 multiplier_mod_signed_0_mult_10_4 (.A0(rega_a_8), .A1(rega_a_9), 
        .A2(rega_a_9), .A3(rega_a_10), .B0(regb_b_11), .B1(regb_b_10), .B2(regb_b_11), 
        .B3(regb_b_10), .CI(mco_38), .P0(multiplier_mod_signed_0_pp_5_19), 
        .P1(multiplier_mod_signed_0_pp_5_20), .CO(mco_39));

    MULT2 multiplier_mod_signed_0_mult_10_5 (.A0(rega_a_10), .A1(rega_a_11), 
        .A2(rega_a_11), .A3(rega_a_12), .B0(regb_b_11), .B1(regb_b_10), 
        .B2(regb_b_11), .B3(regb_b_10), .CI(mco_39), .P0(multiplier_mod_signed_0_pp_5_21), 
        .P1(multiplier_mod_signed_0_pp_5_22), .CO(mco_40));

    MULT2 multiplier_mod_signed_0_mult_10_6 (.A0(rega_a_12), .A1(rega_a_13), 
        .A2(rega_a_13), .A3(rega_a_14), .B0(regb_b_11), .B1(regb_b_10), 
        .B2(regb_b_11), .B3(regb_b_10), .CI(mco_40), .P0(multiplier_mod_signed_0_pp_5_23), 
        .P1(multiplier_mod_signed_0_pp_5_24), .CO(mco_41));

    MULT2 multiplier_mod_signed_0_mult_10_7 (.A0(rega_a_14), .A1(multiplier_mod_signed_0_mult_10_7_n2), 
        .A2(multiplier_mod_signed_0_mult_10_7_n1), .A3(scuba_vlo), .B0(regb_b_11), 
        .B1(scuba_vhi), .B2(scuba_vhi), .B3(regb_b_10), .CI(mco_41), .P0(multiplier_mod_signed_0_pp_5_25), 
        .P1(multiplier_mod_signed_0_pp_5_26), .CO(mfco_5));

    MULT2 multiplier_mod_signed_0_mult_12_0 (.A0(rega_a_0), .A1(rega_a_1), 
        .A2(rega_a_1), .A3(rega_a_2), .B0(regb_b_13), .B1(regb_b_12), .B2(regb_b_13), 
        .B3(regb_b_12), .CI(multiplier_mod_signed_0_cin_lr_12), .P0(multiplier_mod_signed_0_pp_6_13), 
        .P1(multiplier_mod_signed_0_pp_6_14), .CO(mco_42));

    MULT2 multiplier_mod_signed_0_mult_12_1 (.A0(rega_a_2), .A1(rega_a_3), 
        .A2(rega_a_3), .A3(rega_a_4), .B0(regb_b_13), .B1(regb_b_12), .B2(regb_b_13), 
        .B3(regb_b_12), .CI(mco_42), .P0(multiplier_mod_signed_0_pp_6_15), 
        .P1(multiplier_mod_signed_0_pp_6_16), .CO(mco_43));

    MULT2 multiplier_mod_signed_0_mult_12_2 (.A0(rega_a_4), .A1(rega_a_5), 
        .A2(rega_a_5), .A3(rega_a_6), .B0(regb_b_13), .B1(regb_b_12), .B2(regb_b_13), 
        .B3(regb_b_12), .CI(mco_43), .P0(multiplier_mod_signed_0_pp_6_17), 
        .P1(multiplier_mod_signed_0_pp_6_18), .CO(mco_44));

    MULT2 multiplier_mod_signed_0_mult_12_3 (.A0(rega_a_6), .A1(rega_a_7), 
        .A2(rega_a_7), .A3(rega_a_8), .B0(regb_b_13), .B1(regb_b_12), .B2(regb_b_13), 
        .B3(regb_b_12), .CI(mco_44), .P0(multiplier_mod_signed_0_pp_6_19), 
        .P1(multiplier_mod_signed_0_pp_6_20), .CO(mco_45));

    MULT2 multiplier_mod_signed_0_mult_12_4 (.A0(rega_a_8), .A1(rega_a_9), 
        .A2(rega_a_9), .A3(rega_a_10), .B0(regb_b_13), .B1(regb_b_12), .B2(regb_b_13), 
        .B3(regb_b_12), .CI(mco_45), .P0(multiplier_mod_signed_0_pp_6_21), 
        .P1(multiplier_mod_signed_0_pp_6_22), .CO(mco_46));

    MULT2 multiplier_mod_signed_0_mult_12_5 (.A0(rega_a_10), .A1(rega_a_11), 
        .A2(rega_a_11), .A3(rega_a_12), .B0(regb_b_13), .B1(regb_b_12), 
        .B2(regb_b_13), .B3(regb_b_12), .CI(mco_46), .P0(multiplier_mod_signed_0_pp_6_23), 
        .P1(multiplier_mod_signed_0_pp_6_24), .CO(mco_47));

    MULT2 multiplier_mod_signed_0_mult_12_6 (.A0(rega_a_12), .A1(rega_a_13), 
        .A2(rega_a_13), .A3(rega_a_14), .B0(regb_b_13), .B1(regb_b_12), 
        .B2(regb_b_13), .B3(regb_b_12), .CI(mco_47), .P0(multiplier_mod_signed_0_pp_6_25), 
        .P1(multiplier_mod_signed_0_pp_6_26), .CO(mco_48));

    MULT2 multiplier_mod_signed_0_mult_12_7 (.A0(rega_a_14), .A1(multiplier_mod_signed_0_mult_12_7_n2), 
        .A2(multiplier_mod_signed_0_mult_12_7_n1), .A3(scuba_vlo), .B0(regb_b_13), 
        .B1(scuba_vhi), .B2(scuba_vhi), .B3(regb_b_12), .CI(mco_48), .P0(multiplier_mod_signed_0_pp_6_27), 
        .P1(multiplier_mod_signed_0_pp_6_28), .CO(mfco_6));

    MULT2 multiplier_mod_signed_0_mult_14_0 (.A0(multiplier_mod_signed_0_mult_14_0_n0), 
        .A1(rega_a_1), .A2(multiplier_mod_signed_0_mult_14_0_n1), .A3(rega_a_2), 
        .B0(scuba_vhi), .B1(regb_b_14), .B2(scuba_vhi), .B3(regb_b_14), 
        .CI(multiplier_mod_signed_0_cin_lr_14), .P0(multiplier_mod_signed_0_pp_7_15), 
        .P1(multiplier_mod_signed_0_pp_7_16), .CO(mco_49));

    MULT2 multiplier_mod_signed_0_mult_14_1 (.A0(multiplier_mod_signed_0_mult_14_1_n0), 
        .A1(rega_a_3), .A2(multiplier_mod_signed_0_mult_14_1_n1), .A3(rega_a_4), 
        .B0(scuba_vhi), .B1(regb_b_14), .B2(scuba_vhi), .B3(regb_b_14), 
        .CI(mco_49), .P0(multiplier_mod_signed_0_pp_7_17), .P1(multiplier_mod_signed_0_pp_7_18), 
        .CO(mco_50));

    MULT2 multiplier_mod_signed_0_mult_14_2 (.A0(multiplier_mod_signed_0_mult_14_2_n0), 
        .A1(rega_a_5), .A2(multiplier_mod_signed_0_mult_14_2_n1), .A3(rega_a_6), 
        .B0(scuba_vhi), .B1(regb_b_14), .B2(scuba_vhi), .B3(regb_b_14), 
        .CI(mco_50), .P0(multiplier_mod_signed_0_pp_7_19), .P1(multiplier_mod_signed_0_pp_7_20), 
        .CO(mco_51));

    MULT2 multiplier_mod_signed_0_mult_14_3 (.A0(multiplier_mod_signed_0_mult_14_3_n0), 
        .A1(rega_a_7), .A2(multiplier_mod_signed_0_mult_14_3_n1), .A3(rega_a_8), 
        .B0(scuba_vhi), .B1(regb_b_14), .B2(scuba_vhi), .B3(regb_b_14), 
        .CI(mco_51), .P0(multiplier_mod_signed_0_pp_7_21), .P1(multiplier_mod_signed_0_pp_7_22), 
        .CO(mco_52));

    MULT2 multiplier_mod_signed_0_mult_14_4 (.A0(multiplier_mod_signed_0_mult_14_4_n0), 
        .A1(rega_a_9), .A2(multiplier_mod_signed_0_mult_14_4_n1), .A3(rega_a_10), 
        .B0(scuba_vhi), .B1(regb_b_14), .B2(scuba_vhi), .B3(regb_b_14), 
        .CI(mco_52), .P0(multiplier_mod_signed_0_pp_7_23), .P1(multiplier_mod_signed_0_pp_7_24), 
        .CO(mco_53));

    MULT2 multiplier_mod_signed_0_mult_14_5 (.A0(multiplier_mod_signed_0_mult_14_5_n0), 
        .A1(rega_a_11), .A2(multiplier_mod_signed_0_mult_14_5_n1), .A3(rega_a_12), 
        .B0(scuba_vhi), .B1(regb_b_14), .B2(scuba_vhi), .B3(regb_b_14), 
        .CI(mco_53), .P0(multiplier_mod_signed_0_pp_7_25), .P1(multiplier_mod_signed_0_pp_7_26), 
        .CO(mco_54));

    MULT2 multiplier_mod_signed_0_mult_14_6 (.A0(multiplier_mod_signed_0_mult_14_6_n0), 
        .A1(rega_a_13), .A2(multiplier_mod_signed_0_mult_14_6_n1), .A3(rega_a_14), 
        .B0(scuba_vhi), .B1(regb_b_14), .B2(scuba_vhi), .B3(regb_b_14), 
        .CI(mco_54), .P0(multiplier_mod_signed_0_pp_7_27), .P1(multiplier_mod_signed_0_pp_7_28), 
        .CO(mco_55));

    VLO scuba_vlo_inst (.Z(scuba_vlo));

    VHI scuba_vhi_inst (.Z(scuba_vhi));

    MULT2 multiplier_mod_signed_0_mult_14_7 (.A0(multiplier_mod_signed_0_mult_14_7_n0), 
        .A1(multiplier_mod_signed_0_mult_14_7_n2), .A2(rega_a_15), .A3(scuba_vlo), 
        .B0(scuba_vhi), .B1(scuba_vhi), .B2(regb_b_15), .B3(regb_b_14), 
        .CI(mco_55), .P0(multiplier_mod_signed_0_pp_7_29), .P1(multiplier_mod_signed_0_pp_7_30), 
        .CO(mfco_7));

    assign rego_o_0 = f_multiplier_mod_signed_0_pp_0_0;
    assign rego_o_1 = f_multiplier_mod_signed_0_pp_0_1;
    assign rego_o_2 = f_s_multiplier_mod_signed_0_0_2;
    assign rego_o_3 = f_s_multiplier_mod_signed_0_0_3;
    assign rego_o_4 = s_multiplier_mod_signed_0_4_4;
    assign rego_o_5 = s_multiplier_mod_signed_0_4_5;
    assign rego_o_6 = s_multiplier_mod_signed_0_4_6;
    assign rego_o_7 = s_multiplier_mod_signed_0_4_7;


    // exemplar begin
    // exemplar attribute FF_149 GSR ENABLED
    // exemplar attribute FF_148 GSR ENABLED
    // exemplar attribute FF_147 GSR ENABLED
    // exemplar attribute FF_146 GSR ENABLED
    // exemplar attribute FF_145 GSR ENABLED
    // exemplar attribute FF_144 GSR ENABLED
    // exemplar attribute FF_143 GSR ENABLED
    // exemplar attribute FF_142 GSR ENABLED
    // exemplar attribute FF_141 GSR ENABLED
    // exemplar attribute FF_140 GSR ENABLED
    // exemplar attribute FF_139 GSR ENABLED
    // exemplar attribute FF_138 GSR ENABLED
    // exemplar attribute FF_137 GSR ENABLED
    // exemplar attribute FF_136 GSR ENABLED
    // exemplar attribute FF_135 GSR ENABLED
    // exemplar attribute FF_134 GSR ENABLED
    // exemplar attribute FF_133 GSR ENABLED
    // exemplar attribute FF_132 GSR ENABLED
    // exemplar attribute FF_131 GSR ENABLED
    // exemplar attribute FF_130 GSR ENABLED
    // exemplar attribute FF_129 GSR ENABLED
    // exemplar attribute FF_128 GSR ENABLED
    // exemplar attribute FF_127 GSR ENABLED
    // exemplar attribute FF_126 GSR ENABLED
    // exemplar attribute FF_125 GSR ENABLED
    // exemplar attribute FF_124 GSR ENABLED
    // exemplar attribute FF_123 GSR ENABLED
    // exemplar attribute FF_122 GSR ENABLED
    // exemplar attribute FF_121 GSR ENABLED
    // exemplar attribute FF_120 GSR ENABLED
    // exemplar attribute FF_119 GSR ENABLED
    // exemplar attribute FF_118 GSR ENABLED
    // exemplar attribute FF_117 GSR ENABLED
    // exemplar attribute FF_116 GSR ENABLED
    // exemplar attribute FF_115 GSR ENABLED
    // exemplar attribute FF_114 GSR ENABLED
    // exemplar attribute FF_113 GSR ENABLED
    // exemplar attribute FF_112 GSR ENABLED
    // exemplar attribute FF_111 GSR ENABLED
    // exemplar attribute FF_110 GSR ENABLED
    // exemplar attribute FF_109 GSR ENABLED
    // exemplar attribute FF_108 GSR ENABLED
    // exemplar attribute FF_107 GSR ENABLED
    // exemplar attribute FF_106 GSR ENABLED
    // exemplar attribute FF_105 GSR ENABLED
    // exemplar attribute FF_104 GSR ENABLED
    // exemplar attribute FF_103 GSR ENABLED
    // exemplar attribute FF_102 GSR ENABLED
    // exemplar attribute FF_101 GSR ENABLED
    // exemplar attribute FF_100 GSR ENABLED
    // exemplar attribute FF_99 GSR ENABLED
    // exemplar attribute FF_98 GSR ENABLED
    // exemplar attribute FF_97 GSR ENABLED
    // exemplar attribute FF_96 GSR ENABLED
    // exemplar attribute FF_95 GSR ENABLED
    // exemplar attribute FF_94 GSR ENABLED
    // exemplar attribute FF_93 GSR ENABLED
    // exemplar attribute FF_92 GSR ENABLED
    // exemplar attribute FF_91 GSR ENABLED
    // exemplar attribute FF_90 GSR ENABLED
    // exemplar attribute FF_89 GSR ENABLED
    // exemplar attribute FF_88 GSR ENABLED
    // exemplar attribute FF_87 GSR ENABLED
    // exemplar attribute FF_86 GSR ENABLED
    // exemplar attribute FF_85 GSR ENABLED
    // exemplar attribute FF_84 GSR ENABLED
    // exemplar attribute FF_83 GSR ENABLED
    // exemplar attribute FF_82 GSR ENABLED
    // exemplar attribute FF_81 GSR ENABLED
    // exemplar attribute FF_80 GSR ENABLED
    // exemplar attribute FF_79 GSR ENABLED
    // exemplar attribute FF_78 GSR ENABLED
    // exemplar attribute FF_77 GSR ENABLED
    // exemplar attribute FF_76 GSR ENABLED
    // exemplar attribute FF_75 GSR ENABLED
    // exemplar attribute FF_74 GSR ENABLED
    // exemplar attribute FF_73 GSR ENABLED
    // exemplar attribute FF_72 GSR ENABLED
    // exemplar attribute FF_71 GSR ENABLED
    // exemplar attribute FF_70 GSR ENABLED
    // exemplar attribute FF_69 GSR ENABLED
    // exemplar attribute FF_68 GSR ENABLED
    // exemplar attribute FF_67 GSR ENABLED
    // exemplar attribute FF_66 GSR ENABLED
    // exemplar attribute FF_65 GSR ENABLED
    // exemplar attribute FF_64 GSR ENABLED
    // exemplar attribute FF_63 GSR ENABLED
    // exemplar attribute FF_62 GSR ENABLED
    // exemplar attribute FF_61 GSR ENABLED
    // exemplar attribute FF_60 GSR ENABLED
    // exemplar attribute FF_59 GSR ENABLED
    // exemplar attribute FF_58 GSR ENABLED
    // exemplar attribute FF_57 GSR ENABLED
    // exemplar attribute FF_56 GSR ENABLED
    // exemplar attribute FF_55 GSR ENABLED
    // exemplar attribute FF_54 GSR ENABLED
    // exemplar attribute FF_53 GSR ENABLED
    // exemplar attribute FF_52 GSR ENABLED
    // exemplar attribute FF_51 GSR ENABLED
    // exemplar attribute FF_50 GSR ENABLED
    // exemplar attribute FF_49 GSR ENABLED
    // exemplar attribute FF_48 GSR ENABLED
    // exemplar attribute FF_47 GSR ENABLED
    // exemplar attribute FF_46 GSR ENABLED
    // exemplar attribute FF_45 GSR ENABLED
    // exemplar attribute FF_44 GSR ENABLED
    // exemplar attribute FF_43 GSR ENABLED
    // exemplar attribute FF_42 GSR ENABLED
    // exemplar attribute FF_41 GSR ENABLED
    // exemplar attribute FF_40 GSR ENABLED
    // exemplar attribute FF_39 GSR ENABLED
    // exemplar attribute FF_38 GSR ENABLED
    // exemplar attribute FF_37 GSR ENABLED
    // exemplar attribute FF_36 GSR ENABLED
    // exemplar attribute FF_35 GSR ENABLED
    // exemplar attribute FF_34 GSR ENABLED
    // exemplar attribute FF_33 GSR ENABLED
    // exemplar attribute FF_32 GSR ENABLED
    // exemplar attribute FF_31 GSR ENABLED
    // exemplar attribute FF_30 GSR ENABLED
    // exemplar attribute FF_29 GSR ENABLED
    // exemplar attribute FF_28 GSR ENABLED
    // exemplar attribute FF_27 GSR ENABLED
    // exemplar attribute FF_26 GSR ENABLED
    // exemplar attribute FF_25 GSR ENABLED
    // exemplar attribute FF_24 GSR ENABLED
    // exemplar attribute FF_23 GSR ENABLED
    // exemplar attribute FF_22 GSR ENABLED
    // exemplar attribute FF_21 GSR ENABLED
    // exemplar attribute FF_20 GSR ENABLED
    // exemplar attribute FF_19 GSR ENABLED
    // exemplar attribute FF_18 GSR ENABLED
    // exemplar attribute FF_17 GSR ENABLED
    // exemplar attribute FF_16 GSR ENABLED
    // exemplar attribute FF_15 GSR ENABLED
    // exemplar attribute FF_14 GSR ENABLED
    // exemplar attribute FF_13 GSR ENABLED
    // exemplar attribute FF_12 GSR ENABLED
    // exemplar attribute FF_11 GSR ENABLED
    // exemplar attribute FF_10 GSR ENABLED
    // exemplar attribute FF_9 GSR ENABLED
    // exemplar attribute FF_8 GSR ENABLED
    // exemplar attribute FF_7 GSR ENABLED
    // exemplar attribute FF_6 GSR ENABLED
    // exemplar attribute FF_5 GSR ENABLED
    // exemplar attribute FF_4 GSR ENABLED
    // exemplar attribute FF_3 GSR ENABLED
    // exemplar attribute FF_2 GSR ENABLED
    // exemplar attribute FF_1 GSR ENABLED
    // exemplar attribute FF_0 GSR ENABLED
    // exemplar end

endmodule
