
MPU6050_F411.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b8ec  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008ac  0800ba90  0800ba90  0001ba90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c33c  0800c33c  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800c33c  0800c33c  0001c33c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c344  0800c344  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800c344  0800c344  0001c344  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c34c  0800c34c  0001c34c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800c350  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000046c  200001e4  0800c534  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000650  0800c534  00020650  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   000186f1  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000336d  00000000  00000000  00038905  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001378  00000000  00000000  0003bc78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001258  00000000  00000000  0003cff0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001cb40  00000000  00000000  0003e248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018076  00000000  00000000  0005ad88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a1ccb  00000000  00000000  00072dfe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00114ac9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006774  00000000  00000000  00114b1c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e4 	.word	0x200001e4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800ba74 	.word	0x0800ba74

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e8 	.word	0x200001e8
 80001dc:	0800ba74 	.word	0x0800ba74

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b974 	b.w	8000f58 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	4604      	mov	r4, r0
 8000c90:	468e      	mov	lr, r1
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d14d      	bne.n	8000d32 <__udivmoddi4+0xaa>
 8000c96:	428a      	cmp	r2, r1
 8000c98:	4694      	mov	ip, r2
 8000c9a:	d969      	bls.n	8000d70 <__udivmoddi4+0xe8>
 8000c9c:	fab2 f282 	clz	r2, r2
 8000ca0:	b152      	cbz	r2, 8000cb8 <__udivmoddi4+0x30>
 8000ca2:	fa01 f302 	lsl.w	r3, r1, r2
 8000ca6:	f1c2 0120 	rsb	r1, r2, #32
 8000caa:	fa20 f101 	lsr.w	r1, r0, r1
 8000cae:	fa0c fc02 	lsl.w	ip, ip, r2
 8000cb2:	ea41 0e03 	orr.w	lr, r1, r3
 8000cb6:	4094      	lsls	r4, r2
 8000cb8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cbc:	0c21      	lsrs	r1, r4, #16
 8000cbe:	fbbe f6f8 	udiv	r6, lr, r8
 8000cc2:	fa1f f78c 	uxth.w	r7, ip
 8000cc6:	fb08 e316 	mls	r3, r8, r6, lr
 8000cca:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000cce:	fb06 f107 	mul.w	r1, r6, r7
 8000cd2:	4299      	cmp	r1, r3
 8000cd4:	d90a      	bls.n	8000cec <__udivmoddi4+0x64>
 8000cd6:	eb1c 0303 	adds.w	r3, ip, r3
 8000cda:	f106 30ff 	add.w	r0, r6, #4294967295
 8000cde:	f080 811f 	bcs.w	8000f20 <__udivmoddi4+0x298>
 8000ce2:	4299      	cmp	r1, r3
 8000ce4:	f240 811c 	bls.w	8000f20 <__udivmoddi4+0x298>
 8000ce8:	3e02      	subs	r6, #2
 8000cea:	4463      	add	r3, ip
 8000cec:	1a5b      	subs	r3, r3, r1
 8000cee:	b2a4      	uxth	r4, r4
 8000cf0:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cf4:	fb08 3310 	mls	r3, r8, r0, r3
 8000cf8:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000cfc:	fb00 f707 	mul.w	r7, r0, r7
 8000d00:	42a7      	cmp	r7, r4
 8000d02:	d90a      	bls.n	8000d1a <__udivmoddi4+0x92>
 8000d04:	eb1c 0404 	adds.w	r4, ip, r4
 8000d08:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d0c:	f080 810a 	bcs.w	8000f24 <__udivmoddi4+0x29c>
 8000d10:	42a7      	cmp	r7, r4
 8000d12:	f240 8107 	bls.w	8000f24 <__udivmoddi4+0x29c>
 8000d16:	4464      	add	r4, ip
 8000d18:	3802      	subs	r0, #2
 8000d1a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d1e:	1be4      	subs	r4, r4, r7
 8000d20:	2600      	movs	r6, #0
 8000d22:	b11d      	cbz	r5, 8000d2c <__udivmoddi4+0xa4>
 8000d24:	40d4      	lsrs	r4, r2
 8000d26:	2300      	movs	r3, #0
 8000d28:	e9c5 4300 	strd	r4, r3, [r5]
 8000d2c:	4631      	mov	r1, r6
 8000d2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d32:	428b      	cmp	r3, r1
 8000d34:	d909      	bls.n	8000d4a <__udivmoddi4+0xc2>
 8000d36:	2d00      	cmp	r5, #0
 8000d38:	f000 80ef 	beq.w	8000f1a <__udivmoddi4+0x292>
 8000d3c:	2600      	movs	r6, #0
 8000d3e:	e9c5 0100 	strd	r0, r1, [r5]
 8000d42:	4630      	mov	r0, r6
 8000d44:	4631      	mov	r1, r6
 8000d46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d4a:	fab3 f683 	clz	r6, r3
 8000d4e:	2e00      	cmp	r6, #0
 8000d50:	d14a      	bne.n	8000de8 <__udivmoddi4+0x160>
 8000d52:	428b      	cmp	r3, r1
 8000d54:	d302      	bcc.n	8000d5c <__udivmoddi4+0xd4>
 8000d56:	4282      	cmp	r2, r0
 8000d58:	f200 80f9 	bhi.w	8000f4e <__udivmoddi4+0x2c6>
 8000d5c:	1a84      	subs	r4, r0, r2
 8000d5e:	eb61 0303 	sbc.w	r3, r1, r3
 8000d62:	2001      	movs	r0, #1
 8000d64:	469e      	mov	lr, r3
 8000d66:	2d00      	cmp	r5, #0
 8000d68:	d0e0      	beq.n	8000d2c <__udivmoddi4+0xa4>
 8000d6a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d6e:	e7dd      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000d70:	b902      	cbnz	r2, 8000d74 <__udivmoddi4+0xec>
 8000d72:	deff      	udf	#255	; 0xff
 8000d74:	fab2 f282 	clz	r2, r2
 8000d78:	2a00      	cmp	r2, #0
 8000d7a:	f040 8092 	bne.w	8000ea2 <__udivmoddi4+0x21a>
 8000d7e:	eba1 010c 	sub.w	r1, r1, ip
 8000d82:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d86:	fa1f fe8c 	uxth.w	lr, ip
 8000d8a:	2601      	movs	r6, #1
 8000d8c:	0c20      	lsrs	r0, r4, #16
 8000d8e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d92:	fb07 1113 	mls	r1, r7, r3, r1
 8000d96:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d9a:	fb0e f003 	mul.w	r0, lr, r3
 8000d9e:	4288      	cmp	r0, r1
 8000da0:	d908      	bls.n	8000db4 <__udivmoddi4+0x12c>
 8000da2:	eb1c 0101 	adds.w	r1, ip, r1
 8000da6:	f103 38ff 	add.w	r8, r3, #4294967295
 8000daa:	d202      	bcs.n	8000db2 <__udivmoddi4+0x12a>
 8000dac:	4288      	cmp	r0, r1
 8000dae:	f200 80cb 	bhi.w	8000f48 <__udivmoddi4+0x2c0>
 8000db2:	4643      	mov	r3, r8
 8000db4:	1a09      	subs	r1, r1, r0
 8000db6:	b2a4      	uxth	r4, r4
 8000db8:	fbb1 f0f7 	udiv	r0, r1, r7
 8000dbc:	fb07 1110 	mls	r1, r7, r0, r1
 8000dc0:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000dc4:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc8:	45a6      	cmp	lr, r4
 8000dca:	d908      	bls.n	8000dde <__udivmoddi4+0x156>
 8000dcc:	eb1c 0404 	adds.w	r4, ip, r4
 8000dd0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dd4:	d202      	bcs.n	8000ddc <__udivmoddi4+0x154>
 8000dd6:	45a6      	cmp	lr, r4
 8000dd8:	f200 80bb 	bhi.w	8000f52 <__udivmoddi4+0x2ca>
 8000ddc:	4608      	mov	r0, r1
 8000dde:	eba4 040e 	sub.w	r4, r4, lr
 8000de2:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000de6:	e79c      	b.n	8000d22 <__udivmoddi4+0x9a>
 8000de8:	f1c6 0720 	rsb	r7, r6, #32
 8000dec:	40b3      	lsls	r3, r6
 8000dee:	fa22 fc07 	lsr.w	ip, r2, r7
 8000df2:	ea4c 0c03 	orr.w	ip, ip, r3
 8000df6:	fa20 f407 	lsr.w	r4, r0, r7
 8000dfa:	fa01 f306 	lsl.w	r3, r1, r6
 8000dfe:	431c      	orrs	r4, r3
 8000e00:	40f9      	lsrs	r1, r7
 8000e02:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000e06:	fa00 f306 	lsl.w	r3, r0, r6
 8000e0a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000e0e:	0c20      	lsrs	r0, r4, #16
 8000e10:	fa1f fe8c 	uxth.w	lr, ip
 8000e14:	fb09 1118 	mls	r1, r9, r8, r1
 8000e18:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e1c:	fb08 f00e 	mul.w	r0, r8, lr
 8000e20:	4288      	cmp	r0, r1
 8000e22:	fa02 f206 	lsl.w	r2, r2, r6
 8000e26:	d90b      	bls.n	8000e40 <__udivmoddi4+0x1b8>
 8000e28:	eb1c 0101 	adds.w	r1, ip, r1
 8000e2c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e30:	f080 8088 	bcs.w	8000f44 <__udivmoddi4+0x2bc>
 8000e34:	4288      	cmp	r0, r1
 8000e36:	f240 8085 	bls.w	8000f44 <__udivmoddi4+0x2bc>
 8000e3a:	f1a8 0802 	sub.w	r8, r8, #2
 8000e3e:	4461      	add	r1, ip
 8000e40:	1a09      	subs	r1, r1, r0
 8000e42:	b2a4      	uxth	r4, r4
 8000e44:	fbb1 f0f9 	udiv	r0, r1, r9
 8000e48:	fb09 1110 	mls	r1, r9, r0, r1
 8000e4c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000e50:	fb00 fe0e 	mul.w	lr, r0, lr
 8000e54:	458e      	cmp	lr, r1
 8000e56:	d908      	bls.n	8000e6a <__udivmoddi4+0x1e2>
 8000e58:	eb1c 0101 	adds.w	r1, ip, r1
 8000e5c:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e60:	d26c      	bcs.n	8000f3c <__udivmoddi4+0x2b4>
 8000e62:	458e      	cmp	lr, r1
 8000e64:	d96a      	bls.n	8000f3c <__udivmoddi4+0x2b4>
 8000e66:	3802      	subs	r0, #2
 8000e68:	4461      	add	r1, ip
 8000e6a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e6e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e72:	eba1 010e 	sub.w	r1, r1, lr
 8000e76:	42a1      	cmp	r1, r4
 8000e78:	46c8      	mov	r8, r9
 8000e7a:	46a6      	mov	lr, r4
 8000e7c:	d356      	bcc.n	8000f2c <__udivmoddi4+0x2a4>
 8000e7e:	d053      	beq.n	8000f28 <__udivmoddi4+0x2a0>
 8000e80:	b15d      	cbz	r5, 8000e9a <__udivmoddi4+0x212>
 8000e82:	ebb3 0208 	subs.w	r2, r3, r8
 8000e86:	eb61 010e 	sbc.w	r1, r1, lr
 8000e8a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e8e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e92:	40f1      	lsrs	r1, r6
 8000e94:	431f      	orrs	r7, r3
 8000e96:	e9c5 7100 	strd	r7, r1, [r5]
 8000e9a:	2600      	movs	r6, #0
 8000e9c:	4631      	mov	r1, r6
 8000e9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ea2:	f1c2 0320 	rsb	r3, r2, #32
 8000ea6:	40d8      	lsrs	r0, r3
 8000ea8:	fa0c fc02 	lsl.w	ip, ip, r2
 8000eac:	fa21 f303 	lsr.w	r3, r1, r3
 8000eb0:	4091      	lsls	r1, r2
 8000eb2:	4301      	orrs	r1, r0
 8000eb4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb8:	fa1f fe8c 	uxth.w	lr, ip
 8000ebc:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ec0:	fb07 3610 	mls	r6, r7, r0, r3
 8000ec4:	0c0b      	lsrs	r3, r1, #16
 8000ec6:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000eca:	fb00 f60e 	mul.w	r6, r0, lr
 8000ece:	429e      	cmp	r6, r3
 8000ed0:	fa04 f402 	lsl.w	r4, r4, r2
 8000ed4:	d908      	bls.n	8000ee8 <__udivmoddi4+0x260>
 8000ed6:	eb1c 0303 	adds.w	r3, ip, r3
 8000eda:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ede:	d22f      	bcs.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee0:	429e      	cmp	r6, r3
 8000ee2:	d92d      	bls.n	8000f40 <__udivmoddi4+0x2b8>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4463      	add	r3, ip
 8000ee8:	1b9b      	subs	r3, r3, r6
 8000eea:	b289      	uxth	r1, r1
 8000eec:	fbb3 f6f7 	udiv	r6, r3, r7
 8000ef0:	fb07 3316 	mls	r3, r7, r6, r3
 8000ef4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef8:	fb06 f30e 	mul.w	r3, r6, lr
 8000efc:	428b      	cmp	r3, r1
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x28a>
 8000f00:	eb1c 0101 	adds.w	r1, ip, r1
 8000f04:	f106 38ff 	add.w	r8, r6, #4294967295
 8000f08:	d216      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0a:	428b      	cmp	r3, r1
 8000f0c:	d914      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000f0e:	3e02      	subs	r6, #2
 8000f10:	4461      	add	r1, ip
 8000f12:	1ac9      	subs	r1, r1, r3
 8000f14:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000f18:	e738      	b.n	8000d8c <__udivmoddi4+0x104>
 8000f1a:	462e      	mov	r6, r5
 8000f1c:	4628      	mov	r0, r5
 8000f1e:	e705      	b.n	8000d2c <__udivmoddi4+0xa4>
 8000f20:	4606      	mov	r6, r0
 8000f22:	e6e3      	b.n	8000cec <__udivmoddi4+0x64>
 8000f24:	4618      	mov	r0, r3
 8000f26:	e6f8      	b.n	8000d1a <__udivmoddi4+0x92>
 8000f28:	454b      	cmp	r3, r9
 8000f2a:	d2a9      	bcs.n	8000e80 <__udivmoddi4+0x1f8>
 8000f2c:	ebb9 0802 	subs.w	r8, r9, r2
 8000f30:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000f34:	3801      	subs	r0, #1
 8000f36:	e7a3      	b.n	8000e80 <__udivmoddi4+0x1f8>
 8000f38:	4646      	mov	r6, r8
 8000f3a:	e7ea      	b.n	8000f12 <__udivmoddi4+0x28a>
 8000f3c:	4620      	mov	r0, r4
 8000f3e:	e794      	b.n	8000e6a <__udivmoddi4+0x1e2>
 8000f40:	4640      	mov	r0, r8
 8000f42:	e7d1      	b.n	8000ee8 <__udivmoddi4+0x260>
 8000f44:	46d0      	mov	r8, sl
 8000f46:	e77b      	b.n	8000e40 <__udivmoddi4+0x1b8>
 8000f48:	3b02      	subs	r3, #2
 8000f4a:	4461      	add	r1, ip
 8000f4c:	e732      	b.n	8000db4 <__udivmoddi4+0x12c>
 8000f4e:	4630      	mov	r0, r6
 8000f50:	e709      	b.n	8000d66 <__udivmoddi4+0xde>
 8000f52:	4464      	add	r4, ip
 8000f54:	3802      	subs	r0, #2
 8000f56:	e742      	b.n	8000dde <__udivmoddi4+0x156>

08000f58 <__aeabi_idiv0>:
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop

08000f5c <_ZSt5atan2ff>:
  using ::atan2;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  atan2(float __y, float __x)
  { return __builtin_atan2f(__y, __x); }
 8000f5c:	b580      	push	{r7, lr}
 8000f5e:	b082      	sub	sp, #8
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	ed87 0a01 	vstr	s0, [r7, #4]
 8000f66:	edc7 0a00 	vstr	s1, [r7]
 8000f6a:	edd7 0a00 	vldr	s1, [r7]
 8000f6e:	ed97 0a01 	vldr	s0, [r7, #4]
 8000f72:	f006 ff17 	bl	8007da4 <atan2f>
 8000f76:	eef0 7a40 	vmov.f32	s15, s0
 8000f7a:	eeb0 0a67 	vmov.f32	s0, s15
 8000f7e:	3708      	adds	r7, #8
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}

08000f84 <_ZSt3cosf>:
  using ::cos;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  cos(float __x)
  { return __builtin_cosf(__x); }
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0
 8000f8a:	ed87 0a01 	vstr	s0, [r7, #4]
 8000f8e:	ed97 0a01 	vldr	s0, [r7, #4]
 8000f92:	f006 fe7d 	bl	8007c90 <cosf>
 8000f96:	eef0 7a40 	vmov.f32	s15, s0
 8000f9a:	eeb0 0a67 	vmov.f32	s0, s15
 8000f9e:	3708      	adds	r7, #8
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}

08000fa4 <_ZSt3sinf>:
  using ::sin;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sin(float __x)
  { return __builtin_sinf(__x); }
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b082      	sub	sp, #8
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	ed87 0a01 	vstr	s0, [r7, #4]
 8000fae:	ed97 0a01 	vldr	s0, [r7, #4]
 8000fb2:	f006 feb1 	bl	8007d18 <sinf>
 8000fb6:	eef0 7a40 	vmov.f32	s15, s0
 8000fba:	eeb0 0a67 	vmov.f32	s0, s15
 8000fbe:	3708      	adds	r7, #8
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	bd80      	pop	{r7, pc}

08000fc4 <_ZSt4sqrtf>:
  using ::sqrt;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  sqrt(float __x)
  { return __builtin_sqrtf(__x); }
 8000fc4:	b580      	push	{r7, lr}
 8000fc6:	b082      	sub	sp, #8
 8000fc8:	af00      	add	r7, sp, #0
 8000fca:	ed87 0a01 	vstr	s0, [r7, #4]
 8000fce:	ed97 0a01 	vldr	s0, [r7, #4]
 8000fd2:	f006 fee9 	bl	8007da8 <sqrtf>
 8000fd6:	eef0 7a40 	vmov.f32	s15, s0
 8000fda:	eeb0 0a67 	vmov.f32	s0, s15
 8000fde:	3708      	adds	r7, #8
 8000fe0:	46bd      	mov	sp, r7
 8000fe2:	bd80      	pop	{r7, pc}

08000fe4 <_ZN6KalmanC1Ef>:
#include <Kalman_cpp.h>
#include "math.h"

float PI = 3.1416;

Kalman::Kalman(float z0)
 8000fe4:	b480      	push	{r7}
 8000fe6:	b083      	sub	sp, #12
 8000fe8:	af00      	add	r7, sp, #0
 8000fea:	6078      	str	r0, [r7, #4]
 8000fec:	ed87 0a00 	vstr	s0, [r7]
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	4a09      	ldr	r2, [pc, #36]	; (8001018 <_ZN6KalmanC1Ef+0x34>)
 8000ff4:	601a      	str	r2, [r3, #0]
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8000ffc:	605a      	str	r2, [r3, #4]
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	4a06      	ldr	r2, [pc, #24]	; (800101c <_ZN6KalmanC1Ef+0x38>)
 8001002:	609a      	str	r2, [r3, #8]
{
	x = z0;
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	683a      	ldr	r2, [r7, #0]
 8001008:	60da      	str	r2, [r3, #12]
}
 800100a:	687b      	ldr	r3, [r7, #4]
 800100c:	4618      	mov	r0, r3
 800100e:	370c      	adds	r7, #12
 8001010:	46bd      	mov	sp, r7
 8001012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001016:	4770      	bx	lr
 8001018:	3e051eb8 	.word	0x3e051eb8
 800101c:	447a0000 	.word	0x447a0000

08001020 <_ZN6Kalman6updateEf>:

float Kalman::update(float z)
{
 8001020:	b480      	push	{r7}
 8001022:	b085      	sub	sp, #20
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
 8001028:	ed87 0a00 	vstr	s0, [r7]
	float D_ = D + Q;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	ed93 7a02 	vldr	s14, [r3, #8]
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	edd3 7a00 	vldr	s15, [r3]
 8001038:	ee77 7a27 	vadd.f32	s15, s14, s15
 800103c:	edc7 7a03 	vstr	s15, [r7, #12]
	float K = D_ / (D_ + R);
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	ed93 7a01 	vldr	s14, [r3, #4]
 8001046:	edd7 7a03 	vldr	s15, [r7, #12]
 800104a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800104e:	edd7 6a03 	vldr	s13, [r7, #12]
 8001052:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001056:	edc7 7a02 	vstr	s15, [r7, #8]
	x = x + K * (z - x);
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	ed93 7a03 	vldr	s14, [r3, #12]
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	edd3 7a03 	vldr	s15, [r3, #12]
 8001066:	edd7 6a00 	vldr	s13, [r7]
 800106a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800106e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001072:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001076:	ee77 7a27 	vadd.f32	s15, s14, s15
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	edc3 7a03 	vstr	s15, [r3, #12]
	D = (1 - K) * D_;
 8001080:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001084:	edd7 7a02 	vldr	s15, [r7, #8]
 8001088:	ee37 7a67 	vsub.f32	s14, s14, s15
 800108c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001090:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	edc3 7a02 	vstr	s15, [r3, #8]
	return x;
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	68db      	ldr	r3, [r3, #12]
 800109e:	ee07 3a90 	vmov	s15, r3
}
 80010a2:	eeb0 0a67 	vmov.f32	s0, s15
 80010a6:	3714      	adds	r7, #20
 80010a8:	46bd      	mov	sp, r7
 80010aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ae:	4770      	bx	lr

080010b0 <_ZN10GradFilterC1Effi>:

GradFilter::GradFilter(float beta_1, float eps_1, int count_to_change_params)
 80010b0:	b480      	push	{r7}
 80010b2:	b085      	sub	sp, #20
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	60f8      	str	r0, [r7, #12]
 80010b8:	ed87 0a02 	vstr	s0, [r7, #8]
 80010bc:	edc7 0a01 	vstr	s1, [r7, #4]
 80010c0:	6039      	str	r1, [r7, #0]
 80010c2:	68fb      	ldr	r3, [r7, #12]
 80010c4:	4a0c      	ldr	r2, [pc, #48]	; (80010f8 <_ZN10GradFilterC1Effi+0x48>)
 80010c6:	601a      	str	r2, [r3, #0]
 80010c8:	68fb      	ldr	r3, [r7, #12]
 80010ca:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80010ce:	609a      	str	r2, [r3, #8]
{
	beta1 = beta_1;
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	68ba      	ldr	r2, [r7, #8]
 80010d4:	605a      	str	r2, [r3, #4]
	eps1 = eps_1;
 80010d6:	68fb      	ldr	r3, [r7, #12]
 80010d8:	687a      	ldr	r2, [r7, #4]
 80010da:	60da      	str	r2, [r3, #12]
	cnt_thres = count_to_change_params;
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	683a      	ldr	r2, [r7, #0]
 80010e0:	621a      	str	r2, [r3, #32]
	cnt = 0;
 80010e2:	68fb      	ldr	r3, [r7, #12]
 80010e4:	2200      	movs	r2, #0
 80010e6:	61da      	str	r2, [r3, #28]
}
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	4618      	mov	r0, r3
 80010ec:	3714      	adds	r7, #20
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	41700000 	.word	0x41700000

080010fc <_ZN10GradFilter4initEf>:
{
	roll = atan2(gz, gx);
}

void GradFilter::init(float roll0)
{
 80010fc:	b480      	push	{r7}
 80010fe:	b083      	sub	sp, #12
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
 8001104:	ed87 0a00 	vstr	s0, [r7]
	roll = roll0;
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	683a      	ldr	r2, [r7, #0]
 800110c:	611a      	str	r2, [r3, #16]
}
 800110e:	bf00      	nop
 8001110:	370c      	adds	r7, #12
 8001112:	46bd      	mov	sp, r7
 8001114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001118:	4770      	bx	lr
	...

0800111c <_ZN10GradFilter6updateEffff>:

float GradFilter::update(float wz, float gx, float gy, float delT)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	ed2d 8b02 	vpush	{d8}
 8001122:	b08a      	sub	sp, #40	; 0x28
 8001124:	af00      	add	r7, sp, #0
 8001126:	6178      	str	r0, [r7, #20]
 8001128:	ed87 0a04 	vstr	s0, [r7, #16]
 800112c:	edc7 0a03 	vstr	s1, [r7, #12]
 8001130:	ed87 1a02 	vstr	s2, [r7, #8]
 8001134:	edc7 1a01 	vstr	s3, [r7, #4]
	if (cnt == cnt_thres)
 8001138:	697b      	ldr	r3, [r7, #20]
 800113a:	69da      	ldr	r2, [r3, #28]
 800113c:	697b      	ldr	r3, [r7, #20]
 800113e:	6a1b      	ldr	r3, [r3, #32]
 8001140:	429a      	cmp	r2, r3
 8001142:	d107      	bne.n	8001154 <_ZN10GradFilter6updateEffff+0x38>
	{
        beta = beta1;
 8001144:	697b      	ldr	r3, [r7, #20]
 8001146:	685a      	ldr	r2, [r3, #4]
 8001148:	697b      	ldr	r3, [r7, #20]
 800114a:	601a      	str	r2, [r3, #0]
        eps = eps1;
 800114c:	697b      	ldr	r3, [r7, #20]
 800114e:	68da      	ldr	r2, [r3, #12]
 8001150:	697b      	ldr	r3, [r7, #20]
 8001152:	609a      	str	r2, [r3, #8]
	}
	float norm = sqrt(gx*gx + gy*gy);
 8001154:	edd7 7a03 	vldr	s15, [r7, #12]
 8001158:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800115c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001160:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8001164:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001168:	eeb0 0a67 	vmov.f32	s0, s15
 800116c:	f7ff ff2a 	bl	8000fc4 <_ZSt4sqrtf>
 8001170:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
	if(norm == 0)
 8001174:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001178:	eef5 7a40 	vcmp.f32	s15, #0.0
 800117c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001180:	d133      	bne.n	80011ea <_ZN10GradFilter6updateEffff+0xce>
	{
		w_bias += eps*fDiv*delT;
 8001182:	697b      	ldr	r3, [r7, #20]
 8001184:	ed93 7a06 	vldr	s14, [r3, #24]
 8001188:	697b      	ldr	r3, [r7, #20]
 800118a:	edd3 6a02 	vldr	s13, [r3, #8]
 800118e:	697b      	ldr	r3, [r7, #20]
 8001190:	edd3 7a05 	vldr	s15, [r3, #20]
 8001194:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001198:	edd7 7a01 	vldr	s15, [r7, #4]
 800119c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011a4:	697b      	ldr	r3, [r7, #20]
 80011a6:	edc3 7a06 	vstr	s15, [r3, #24]
		roll += (wz - w_bias - beta*fDiv)*delT;
 80011aa:	697b      	ldr	r3, [r7, #20]
 80011ac:	ed93 7a04 	vldr	s14, [r3, #16]
 80011b0:	697b      	ldr	r3, [r7, #20]
 80011b2:	edd3 7a06 	vldr	s15, [r3, #24]
 80011b6:	edd7 6a04 	vldr	s13, [r7, #16]
 80011ba:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80011be:	697b      	ldr	r3, [r7, #20]
 80011c0:	ed93 6a00 	vldr	s12, [r3]
 80011c4:	697b      	ldr	r3, [r7, #20]
 80011c6:	edd3 7a05 	vldr	s15, [r3, #20]
 80011ca:	ee66 7a27 	vmul.f32	s15, s12, s15
 80011ce:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80011d2:	edd7 7a01 	vldr	s15, [r7, #4]
 80011d6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011da:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011de:	697b      	ldr	r3, [r7, #20]
 80011e0:	edc3 7a04 	vstr	s15, [r3, #16]
		return roll;
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	691b      	ldr	r3, [r3, #16]
 80011e8:	e0a0      	b.n	800132c <_ZN10GradFilter6updateEffff+0x210>
	}
	float gxNorm = gx/norm;
 80011ea:	edd7 6a03 	vldr	s13, [r7, #12]
 80011ee:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80011f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80011f6:	edc7 7a08 	vstr	s15, [r7, #32]
	float gyNorm = gy/norm;
 80011fa:	edd7 6a02 	vldr	s13, [r7, #8]
 80011fe:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8001202:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001206:	edc7 7a07 	vstr	s15, [r7, #28]
	fDiv = sin(roll)*gyNorm - cos(roll)*gxNorm;
 800120a:	697b      	ldr	r3, [r7, #20]
 800120c:	edd3 7a04 	vldr	s15, [r3, #16]
 8001210:	eeb0 0a67 	vmov.f32	s0, s15
 8001214:	f7ff fec6 	bl	8000fa4 <_ZSt3sinf>
 8001218:	eeb0 7a40 	vmov.f32	s14, s0
 800121c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001220:	ee27 8a27 	vmul.f32	s16, s14, s15
 8001224:	697b      	ldr	r3, [r7, #20]
 8001226:	edd3 7a04 	vldr	s15, [r3, #16]
 800122a:	eeb0 0a67 	vmov.f32	s0, s15
 800122e:	f7ff fea9 	bl	8000f84 <_ZSt3cosf>
 8001232:	eeb0 7a40 	vmov.f32	s14, s0
 8001236:	edd7 7a08 	vldr	s15, [r7, #32]
 800123a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800123e:	ee78 7a67 	vsub.f32	s15, s16, s15
 8001242:	697b      	ldr	r3, [r7, #20]
 8001244:	edc3 7a05 	vstr	s15, [r3, #20]
	w_bias += eps*fDiv*delT;
 8001248:	697b      	ldr	r3, [r7, #20]
 800124a:	ed93 7a06 	vldr	s14, [r3, #24]
 800124e:	697b      	ldr	r3, [r7, #20]
 8001250:	edd3 6a02 	vldr	s13, [r3, #8]
 8001254:	697b      	ldr	r3, [r7, #20]
 8001256:	edd3 7a05 	vldr	s15, [r3, #20]
 800125a:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800125e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001262:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001266:	ee77 7a27 	vadd.f32	s15, s14, s15
 800126a:	697b      	ldr	r3, [r7, #20]
 800126c:	edc3 7a06 	vstr	s15, [r3, #24]
	float wCalib = wz - w_bias;
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	edd3 7a06 	vldr	s15, [r3, #24]
 8001276:	ed97 7a04 	vldr	s14, [r7, #16]
 800127a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800127e:	edc7 7a06 	vstr	s15, [r7, #24]
	roll += (wCalib - beta*fDiv)*delT;
 8001282:	697b      	ldr	r3, [r7, #20]
 8001284:	ed93 7a04 	vldr	s14, [r3, #16]
 8001288:	697b      	ldr	r3, [r7, #20]
 800128a:	edd3 6a00 	vldr	s13, [r3]
 800128e:	697b      	ldr	r3, [r7, #20]
 8001290:	edd3 7a05 	vldr	s15, [r3, #20]
 8001294:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001298:	edd7 6a06 	vldr	s13, [r7, #24]
 800129c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80012a0:	edd7 7a01 	vldr	s15, [r7, #4]
 80012a4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80012a8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012ac:	697b      	ldr	r3, [r7, #20]
 80012ae:	edc3 7a04 	vstr	s15, [r3, #16]
	if (roll >= 2*PI)
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	ed93 7a04 	vldr	s14, [r3, #16]
 80012b8:	4b21      	ldr	r3, [pc, #132]	; (8001340 <_ZN10GradFilter6updateEffff+0x224>)
 80012ba:	edd3 7a00 	vldr	s15, [r3]
 80012be:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80012c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012ca:	db0c      	blt.n	80012e6 <_ZN10GradFilter6updateEffff+0x1ca>
	{
		roll -= 2*PI;
 80012cc:	697b      	ldr	r3, [r7, #20]
 80012ce:	ed93 7a04 	vldr	s14, [r3, #16]
 80012d2:	4b1b      	ldr	r3, [pc, #108]	; (8001340 <_ZN10GradFilter6updateEffff+0x224>)
 80012d4:	edd3 7a00 	vldr	s15, [r3]
 80012d8:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80012dc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012e0:	697b      	ldr	r3, [r7, #20]
 80012e2:	edc3 7a04 	vstr	s15, [r3, #16]
	}
	if (roll <= -2*PI)
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	ed93 7a04 	vldr	s14, [r3, #16]
 80012ec:	4b14      	ldr	r3, [pc, #80]	; (8001340 <_ZN10GradFilter6updateEffff+0x224>)
 80012ee:	edd3 7a00 	vldr	s15, [r3]
 80012f2:	eef8 6a00 	vmov.f32	s13, #128	; 0xc0000000 -2.0
 80012f6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80012fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80012fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001302:	d80c      	bhi.n	800131e <_ZN10GradFilter6updateEffff+0x202>
	{
		roll += 2*PI;
 8001304:	697b      	ldr	r3, [r7, #20]
 8001306:	ed93 7a04 	vldr	s14, [r3, #16]
 800130a:	4b0d      	ldr	r3, [pc, #52]	; (8001340 <_ZN10GradFilter6updateEffff+0x224>)
 800130c:	edd3 7a00 	vldr	s15, [r3]
 8001310:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001314:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001318:	697b      	ldr	r3, [r7, #20]
 800131a:	edc3 7a04 	vstr	s15, [r3, #16]
	}
	cnt++;
 800131e:	697b      	ldr	r3, [r7, #20]
 8001320:	69db      	ldr	r3, [r3, #28]
 8001322:	1c5a      	adds	r2, r3, #1
 8001324:	697b      	ldr	r3, [r7, #20]
 8001326:	61da      	str	r2, [r3, #28]
	return roll;
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	691b      	ldr	r3, [r3, #16]
}
 800132c:	ee07 3a90 	vmov	s15, r3
 8001330:	eeb0 0a67 	vmov.f32	s0, s15
 8001334:	3728      	adds	r7, #40	; 0x28
 8001336:	46bd      	mov	sp, r7
 8001338:	ecbd 8b02 	vpop	{d8}
 800133c:	bd80      	pop	{r7, pc}
 800133e:	bf00      	nop
 8001340:	20000000 	.word	0x20000000

08001344 <MPU6050_Init>:
uint32_t countTest;

//Fucntion Definitions
//1- i2c Handler 
void MPU6050_Init(I2C_HandleTypeDef *I2Chnd, MPU_ConfigTypeDef *mpuCon)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b082      	sub	sp, #8
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
 800134c:	6039      	str	r1, [r7, #0]
	//Copy I2C CubeMX handle to local library
	memcpy(&i2cHandler, I2Chnd, sizeof(*I2Chnd));
 800134e:	2254      	movs	r2, #84	; 0x54
 8001350:	6879      	ldr	r1, [r7, #4]
 8001352:	4805      	ldr	r0, [pc, #20]	; (8001368 <MPU6050_Init+0x24>)
 8001354:	f007 fc02 	bl	8008b5c <memcpy>
	//MPU config handle to local library
	MpuConfig = mpuCon;
 8001358:	4a04      	ldr	r2, [pc, #16]	; (800136c <MPU6050_Init+0x28>)
 800135a:	683b      	ldr	r3, [r7, #0]
 800135c:	6013      	str	r3, [r2, #0]
}
 800135e:	bf00      	nop
 8001360:	3708      	adds	r7, #8
 8001362:	46bd      	mov	sp, r7
 8001364:	bd80      	pop	{r7, pc}
 8001366:	bf00      	nop
 8001368:	20000200 	.word	0x20000200
 800136c:	20000254 	.word	0x20000254

08001370 <I2C_Read>:

//2- i2c Read
HAL_StatusTypeDef I2C_Read(uint8_t ADDR, uint8_t *i2cBif, uint8_t NofData)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b086      	sub	sp, #24
 8001374:	af02      	add	r7, sp, #8
 8001376:	4603      	mov	r3, r0
 8001378:	6039      	str	r1, [r7, #0]
 800137a:	71fb      	strb	r3, [r7, #7]
 800137c:	4613      	mov	r3, r2
 800137e:	71bb      	strb	r3, [r7, #6]
	uint8_t MPUADDR;
	uint8_t i2cBuf[2] = {0};
 8001380:	2300      	movs	r3, #0
 8001382:	81bb      	strh	r3, [r7, #12]
	//Need to Shift address to make it proper to i2c operation
	MPUADDR = (MPU_ADDR<<1);
 8001384:	23d0      	movs	r3, #208	; 0xd0
 8001386:	73fb      	strb	r3, [r7, #15]
	i2cBuf[0] = ADDR;
 8001388:	79fb      	ldrb	r3, [r7, #7]
 800138a:	733b      	strb	r3, [r7, #12]
	if(HAL_I2C_Master_Transmit(&i2cHandler, MPUADDR, i2cBuf, 1, 5)!= HAL_OK) return HAL_ERROR;
 800138c:	7bfb      	ldrb	r3, [r7, #15]
 800138e:	b299      	uxth	r1, r3
 8001390:	f107 020c 	add.w	r2, r7, #12
 8001394:	2305      	movs	r3, #5
 8001396:	9300      	str	r3, [sp, #0]
 8001398:	2301      	movs	r3, #1
 800139a:	480e      	ldr	r0, [pc, #56]	; (80013d4 <I2C_Read+0x64>)
 800139c:	f003 fb12 	bl	80049c4 <HAL_I2C_Master_Transmit>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d001      	beq.n	80013aa <I2C_Read+0x3a>
 80013a6:	2301      	movs	r3, #1
 80013a8:	e00f      	b.n	80013ca <I2C_Read+0x5a>
	if(HAL_I2C_Master_Receive(&i2cHandler, MPUADDR, i2cBif, NofData, 5)!= HAL_OK) return HAL_ERROR;
 80013aa:	7bfb      	ldrb	r3, [r7, #15]
 80013ac:	b299      	uxth	r1, r3
 80013ae:	79bb      	ldrb	r3, [r7, #6]
 80013b0:	b29b      	uxth	r3, r3
 80013b2:	2205      	movs	r2, #5
 80013b4:	9200      	str	r2, [sp, #0]
 80013b6:	683a      	ldr	r2, [r7, #0]
 80013b8:	4806      	ldr	r0, [pc, #24]	; (80013d4 <I2C_Read+0x64>)
 80013ba:	f003 fc01 	bl	8004bc0 <HAL_I2C_Master_Receive>
 80013be:	4603      	mov	r3, r0
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d001      	beq.n	80013c8 <I2C_Read+0x58>
 80013c4:	2301      	movs	r3, #1
 80013c6:	e000      	b.n	80013ca <I2C_Read+0x5a>
	return HAL_OK;
 80013c8:	2300      	movs	r3, #0
}
 80013ca:	4618      	mov	r0, r3
 80013cc:	3710      	adds	r7, #16
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	20000200 	.word	0x20000200

080013d8 <I2C_Write8>:

//3- i2c Write
HAL_StatusTypeDef I2C_Write8(uint8_t ADDR, uint8_t data)
{
 80013d8:	b580      	push	{r7, lr}
 80013da:	b086      	sub	sp, #24
 80013dc:	af02      	add	r7, sp, #8
 80013de:	4603      	mov	r3, r0
 80013e0:	460a      	mov	r2, r1
 80013e2:	71fb      	strb	r3, [r7, #7]
 80013e4:	4613      	mov	r3, r2
 80013e6:	71bb      	strb	r3, [r7, #6]
	uint8_t i2cData[2] = {0};
 80013e8:	2300      	movs	r3, #0
 80013ea:	81bb      	strh	r3, [r7, #12]
	i2cData[0] = ADDR;
 80013ec:	79fb      	ldrb	r3, [r7, #7]
 80013ee:	733b      	strb	r3, [r7, #12]
	i2cData[1] = data;
 80013f0:	79bb      	ldrb	r3, [r7, #6]
 80013f2:	737b      	strb	r3, [r7, #13]
	uint8_t MPUADDR = (MPU_ADDR<<1);
 80013f4:	23d0      	movs	r3, #208	; 0xd0
 80013f6:	73fb      	strb	r3, [r7, #15]
	if(HAL_I2C_Master_Transmit(&i2cHandler, MPUADDR, i2cData, 2,5)!= HAL_OK) return HAL_ERROR;
 80013f8:	7bfb      	ldrb	r3, [r7, #15]
 80013fa:	b299      	uxth	r1, r3
 80013fc:	f107 020c 	add.w	r2, r7, #12
 8001400:	2305      	movs	r3, #5
 8001402:	9300      	str	r3, [sp, #0]
 8001404:	2302      	movs	r3, #2
 8001406:	4806      	ldr	r0, [pc, #24]	; (8001420 <I2C_Write8+0x48>)
 8001408:	f003 fadc 	bl	80049c4 <HAL_I2C_Master_Transmit>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d001      	beq.n	8001416 <I2C_Write8+0x3e>
 8001412:	2301      	movs	r3, #1
 8001414:	e000      	b.n	8001418 <I2C_Write8+0x40>
	return HAL_OK;
 8001416:	2300      	movs	r3, #0
}
 8001418:	4618      	mov	r0, r3
 800141a:	3710      	adds	r7, #16
 800141c:	46bd      	mov	sp, r7
 800141e:	bd80      	pop	{r7, pc}
 8001420:	20000200 	.word	0x20000200

08001424 <MPU6050_Config>:

//4- MPU6050 Initialaztion Configuration 
void MPU6050_Config(void)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
	uint8_t Buffer = 0;
 800142a:	2300      	movs	r3, #0
 800142c:	71fb      	strb	r3, [r7, #7]
	float PI = 3.14159f;
 800142e:	4b63      	ldr	r3, [pc, #396]	; (80015bc <MPU6050_Config+0x198>)
 8001430:	603b      	str	r3, [r7, #0]
	//Clock Source 
	//Reset Device
	I2C_Write8(PWR_MAGT_1_REG, 0x80);
 8001432:	2180      	movs	r1, #128	; 0x80
 8001434:	206b      	movs	r0, #107	; 0x6b
 8001436:	f7ff ffcf 	bl	80013d8 <I2C_Write8>
	HAL_Delay(100);
 800143a:	2064      	movs	r0, #100	; 0x64
 800143c:	f001 fbe2 	bl	8002c04 <HAL_Delay>
	Buffer = MpuConfig ->ClockSource & 0x07; //change the 7th bits of register
 8001440:	4b5f      	ldr	r3, [pc, #380]	; (80015c0 <MPU6050_Config+0x19c>)
 8001442:	681b      	ldr	r3, [r3, #0]
 8001444:	781b      	ldrb	r3, [r3, #0]
 8001446:	f003 0307 	and.w	r3, r3, #7
 800144a:	71fb      	strb	r3, [r7, #7]
	Buffer |= (MpuConfig ->Sleep_Mode_Bit << 6) &0x40; // change only the 7th bit in the register
 800144c:	4b5c      	ldr	r3, [pc, #368]	; (80015c0 <MPU6050_Config+0x19c>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	791b      	ldrb	r3, [r3, #4]
 8001452:	019b      	lsls	r3, r3, #6
 8001454:	b25b      	sxtb	r3, r3
 8001456:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800145a:	b25a      	sxtb	r2, r3
 800145c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001460:	4313      	orrs	r3, r2
 8001462:	b25b      	sxtb	r3, r3
 8001464:	71fb      	strb	r3, [r7, #7]
	I2C_Write8(PWR_MAGT_1_REG, Buffer);
 8001466:	79fb      	ldrb	r3, [r7, #7]
 8001468:	4619      	mov	r1, r3
 800146a:	206b      	movs	r0, #107	; 0x6b
 800146c:	f7ff ffb4 	bl	80013d8 <I2C_Write8>
	HAL_Delay(100); // should wait 10ms after changeing the clock setting.
 8001470:	2064      	movs	r0, #100	; 0x64
 8001472:	f001 fbc7 	bl	8002c04 <HAL_Delay>
	
	//Set the Digital Low Pass Filter
	Buffer = 0;
 8001476:	2300      	movs	r3, #0
 8001478:	71fb      	strb	r3, [r7, #7]
	Buffer = MpuConfig->CONFIG_DLPF & 0x07;
 800147a:	4b51      	ldr	r3, [pc, #324]	; (80015c0 <MPU6050_Config+0x19c>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	78db      	ldrb	r3, [r3, #3]
 8001480:	f003 0307 	and.w	r3, r3, #7
 8001484:	71fb      	strb	r3, [r7, #7]
	I2C_Write8(CONFIG_REG, Buffer);
 8001486:	79fb      	ldrb	r3, [r7, #7]
 8001488:	4619      	mov	r1, r3
 800148a:	201a      	movs	r0, #26
 800148c:	f7ff ffa4 	bl	80013d8 <I2C_Write8>
	
	//Select the Gyroscope Full Scale Range
	Buffer = 0;
 8001490:	2300      	movs	r3, #0
 8001492:	71fb      	strb	r3, [r7, #7]
	Buffer = (MpuConfig->Gyro_Full_Scale << 3) & 0x18;
 8001494:	4b4a      	ldr	r3, [pc, #296]	; (80015c0 <MPU6050_Config+0x19c>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	785b      	ldrb	r3, [r3, #1]
 800149a:	00db      	lsls	r3, r3, #3
 800149c:	b2db      	uxtb	r3, r3
 800149e:	f003 0318 	and.w	r3, r3, #24
 80014a2:	71fb      	strb	r3, [r7, #7]
	I2C_Write8(GYRO_CONFIG_REG, Buffer);
 80014a4:	79fb      	ldrb	r3, [r7, #7]
 80014a6:	4619      	mov	r1, r3
 80014a8:	201b      	movs	r0, #27
 80014aa:	f7ff ff95 	bl	80013d8 <I2C_Write8>
	
	//Select the Accelerometer Full Scale Range 
	Buffer = 0; 
 80014ae:	2300      	movs	r3, #0
 80014b0:	71fb      	strb	r3, [r7, #7]
	Buffer = (MpuConfig->Accel_Full_Scale << 3) & 0x18;
 80014b2:	4b43      	ldr	r3, [pc, #268]	; (80015c0 <MPU6050_Config+0x19c>)
 80014b4:	681b      	ldr	r3, [r3, #0]
 80014b6:	789b      	ldrb	r3, [r3, #2]
 80014b8:	00db      	lsls	r3, r3, #3
 80014ba:	b2db      	uxtb	r3, r3
 80014bc:	f003 0318 	and.w	r3, r3, #24
 80014c0:	71fb      	strb	r3, [r7, #7]
	I2C_Write8(ACCEL_CONFIG_REG, Buffer);
 80014c2:	79fb      	ldrb	r3, [r7, #7]
 80014c4:	4619      	mov	r1, r3
 80014c6:	201c      	movs	r0, #28
 80014c8:	f7ff ff86 	bl	80013d8 <I2C_Write8>
	//Set SRD To Default
	MPU6050_Set_SMPRT_DIV(0x04);
 80014cc:	2004      	movs	r0, #4
 80014ce:	f000 f887 	bl	80015e0 <MPU6050_Set_SMPRT_DIV>
	
	//Accelerometer Scaling Factor, Set the Accelerometer and Gyroscope Scaling Factor
	switch (MpuConfig->Accel_Full_Scale)
 80014d2:	4b3b      	ldr	r3, [pc, #236]	; (80015c0 <MPU6050_Config+0x19c>)
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	789b      	ldrb	r3, [r3, #2]
 80014d8:	2b03      	cmp	r3, #3
 80014da:	d81f      	bhi.n	800151c <MPU6050_Config+0xf8>
 80014dc:	a201      	add	r2, pc, #4	; (adr r2, 80014e4 <MPU6050_Config+0xc0>)
 80014de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014e2:	bf00      	nop
 80014e4:	080014f5 	.word	0x080014f5
 80014e8:	080014ff 	.word	0x080014ff
 80014ec:	08001509 	.word	0x08001509
 80014f0:	08001513 	.word	0x08001513
	{
		case AFS_SEL_2g:
			accelScalingFactor = 2.00f/32768.00f;
 80014f4:	4b33      	ldr	r3, [pc, #204]	; (80015c4 <MPU6050_Config+0x1a0>)
 80014f6:	f04f 5262 	mov.w	r2, #947912704	; 0x38800000
 80014fa:	601a      	str	r2, [r3, #0]
			break;
 80014fc:	e00f      	b.n	800151e <MPU6050_Config+0xfa>
		
		case AFS_SEL_4g:
			accelScalingFactor = 4.00f/32768.00f;
 80014fe:	4b31      	ldr	r3, [pc, #196]	; (80015c4 <MPU6050_Config+0x1a0>)
 8001500:	f04f 5264 	mov.w	r2, #956301312	; 0x39000000
 8001504:	601a      	str	r2, [r3, #0]
				break;
 8001506:	e00a      	b.n	800151e <MPU6050_Config+0xfa>
		
		case AFS_SEL_8g:
			accelScalingFactor = 8.00f/32768.00f;
 8001508:	4b2e      	ldr	r3, [pc, #184]	; (80015c4 <MPU6050_Config+0x1a0>)
 800150a:	f04f 5266 	mov.w	r2, #964689920	; 0x39800000
 800150e:	601a      	str	r2, [r3, #0]
			break;
 8001510:	e005      	b.n	800151e <MPU6050_Config+0xfa>
		
		case AFS_SEL_16g:
			accelScalingFactor = 16.00f/32768.00f;
 8001512:	4b2c      	ldr	r3, [pc, #176]	; (80015c4 <MPU6050_Config+0x1a0>)
 8001514:	f04f 5268 	mov.w	r2, #973078528	; 0x3a000000
 8001518:	601a      	str	r2, [r3, #0]
			break;
 800151a:	e000      	b.n	800151e <MPU6050_Config+0xfa>
		
		default:
			break;
 800151c:	bf00      	nop
	}
	//Gyroscope Scaling Factor 
	switch (MpuConfig->Gyro_Full_Scale)
 800151e:	4b28      	ldr	r3, [pc, #160]	; (80015c0 <MPU6050_Config+0x19c>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	785b      	ldrb	r3, [r3, #1]
 8001524:	2b03      	cmp	r3, #3
 8001526:	d843      	bhi.n	80015b0 <MPU6050_Config+0x18c>
 8001528:	a201      	add	r2, pc, #4	; (adr r2, 8001530 <MPU6050_Config+0x10c>)
 800152a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800152e:	bf00      	nop
 8001530:	08001541 	.word	0x08001541
 8001534:	0800155d 	.word	0x0800155d
 8001538:	08001579 	.word	0x08001579
 800153c:	08001595 	.word	0x08001595
	{
		case FS_SEL_250:
			gyroScalingFactor = (250.0f/32768.0f)*PI/180;
 8001540:	edd7 7a00 	vldr	s15, [r7]
 8001544:	ed9f 7a20 	vldr	s14, [pc, #128]	; 80015c8 <MPU6050_Config+0x1a4>
 8001548:	ee27 7a87 	vmul.f32	s14, s15, s14
 800154c:	eddf 6a1f 	vldr	s13, [pc, #124]	; 80015cc <MPU6050_Config+0x1a8>
 8001550:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001554:	4b1e      	ldr	r3, [pc, #120]	; (80015d0 <MPU6050_Config+0x1ac>)
 8001556:	edc3 7a00 	vstr	s15, [r3]
			break;
 800155a:	e02a      	b.n	80015b2 <MPU6050_Config+0x18e>
		
		case FS_SEL_500:
			gyroScalingFactor = (500.0f/32768.0f)*PI/180;
 800155c:	edd7 7a00 	vldr	s15, [r7]
 8001560:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 80015d4 <MPU6050_Config+0x1b0>
 8001564:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001568:	eddf 6a18 	vldr	s13, [pc, #96]	; 80015cc <MPU6050_Config+0x1a8>
 800156c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001570:	4b17      	ldr	r3, [pc, #92]	; (80015d0 <MPU6050_Config+0x1ac>)
 8001572:	edc3 7a00 	vstr	s15, [r3]
			break;
 8001576:	e01c      	b.n	80015b2 <MPU6050_Config+0x18e>
		
		case FS_SEL_1000:
			gyroScalingFactor = (1000.0f/32768.0f)*PI/180;
 8001578:	edd7 7a00 	vldr	s15, [r7]
 800157c:	ed9f 7a16 	vldr	s14, [pc, #88]	; 80015d8 <MPU6050_Config+0x1b4>
 8001580:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001584:	eddf 6a11 	vldr	s13, [pc, #68]	; 80015cc <MPU6050_Config+0x1a8>
 8001588:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800158c:	4b10      	ldr	r3, [pc, #64]	; (80015d0 <MPU6050_Config+0x1ac>)
 800158e:	edc3 7a00 	vstr	s15, [r3]
			break;
 8001592:	e00e      	b.n	80015b2 <MPU6050_Config+0x18e>
		
		case FS_SEL_2000:
			gyroScalingFactor = (2000.0f/32768.0f)*PI/180;
 8001594:	edd7 7a00 	vldr	s15, [r7]
 8001598:	ed9f 7a10 	vldr	s14, [pc, #64]	; 80015dc <MPU6050_Config+0x1b8>
 800159c:	ee27 7a87 	vmul.f32	s14, s15, s14
 80015a0:	eddf 6a0a 	vldr	s13, [pc, #40]	; 80015cc <MPU6050_Config+0x1a8>
 80015a4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80015a8:	4b09      	ldr	r3, [pc, #36]	; (80015d0 <MPU6050_Config+0x1ac>)
 80015aa:	edc3 7a00 	vstr	s15, [r3]
			break;
 80015ae:	e000      	b.n	80015b2 <MPU6050_Config+0x18e>
		
		default:
			break;
 80015b0:	bf00      	nop
	}
	
}
 80015b2:	bf00      	nop
 80015b4:	3708      	adds	r7, #8
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	40490fd0 	.word	0x40490fd0
 80015c0:	20000254 	.word	0x20000254
 80015c4:	20000258 	.word	0x20000258
 80015c8:	3bfa0000 	.word	0x3bfa0000
 80015cc:	43340000 	.word	0x43340000
 80015d0:	2000025c 	.word	0x2000025c
 80015d4:	3c7a0000 	.word	0x3c7a0000
 80015d8:	3cfa0000 	.word	0x3cfa0000
 80015dc:	3d7a0000 	.word	0x3d7a0000

080015e0 <MPU6050_Set_SMPRT_DIV>:
	return Buffer;
}

//6- Set Sample Rate Divider
void MPU6050_Set_SMPRT_DIV(uint8_t SMPRTvalue)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	4603      	mov	r3, r0
 80015e8:	71fb      	strb	r3, [r7, #7]
	I2C_Write8(SMPLRT_DIV_REG, SMPRTvalue);
 80015ea:	79fb      	ldrb	r3, [r7, #7]
 80015ec:	4619      	mov	r1, r3
 80015ee:	2019      	movs	r0, #25
 80015f0:	f7ff fef2 	bl	80013d8 <I2C_Write8>
}
 80015f4:	bf00      	nop
 80015f6:	3708      	adds	r7, #8
 80015f8:	46bd      	mov	sp, r7
 80015fa:	bd80      	pop	{r7, pc}

080015fc <ReadI2C_MPU>:
	I2C_Write8(CONFIG_REG, Buffer);	
}

//9- Get Accel Raw Data
HAL_StatusTypeDef ReadI2C_MPU(void)
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b084      	sub	sp, #16
 8001600:	af00      	add	r7, sp, #0
	uint8_t AcceArr[6];
	uint8_t GyroArr[6];
	if(I2C_Read(ACCEL_XOUT_H_REG, AcceArr,6)== HAL_OK && I2C_Read(GYRO_XOUT_H_REG, GyroArr,6) == HAL_OK)
 8001602:	f107 0308 	add.w	r3, r7, #8
 8001606:	2206      	movs	r2, #6
 8001608:	4619      	mov	r1, r3
 800160a:	203b      	movs	r0, #59	; 0x3b
 800160c:	f7ff feb0 	bl	8001370 <I2C_Read>
 8001610:	4603      	mov	r3, r0
 8001612:	2b00      	cmp	r3, #0
 8001614:	d140      	bne.n	8001698 <ReadI2C_MPU+0x9c>
 8001616:	463b      	mov	r3, r7
 8001618:	2206      	movs	r2, #6
 800161a:	4619      	mov	r1, r3
 800161c:	2043      	movs	r0, #67	; 0x43
 800161e:	f7ff fea7 	bl	8001370 <I2C_Read>
 8001622:	4603      	mov	r3, r0
 8001624:	2b00      	cmp	r3, #0
 8001626:	d137      	bne.n	8001698 <ReadI2C_MPU+0x9c>
	{
		//Accel Raw Data
		Accel.x = (int16_t)((AcceArr[0]<<8) | AcceArr[1]);
 8001628:	7a3b      	ldrb	r3, [r7, #8]
 800162a:	021b      	lsls	r3, r3, #8
 800162c:	b21a      	sxth	r2, r3
 800162e:	7a7b      	ldrb	r3, [r7, #9]
 8001630:	b21b      	sxth	r3, r3
 8001632:	4313      	orrs	r3, r2
 8001634:	b21a      	sxth	r2, r3
 8001636:	4b20      	ldr	r3, [pc, #128]	; (80016b8 <ReadI2C_MPU+0xbc>)
 8001638:	801a      	strh	r2, [r3, #0]
		Accel.y = (int16_t)((AcceArr[2]<<8) | AcceArr[3]);
 800163a:	7abb      	ldrb	r3, [r7, #10]
 800163c:	021b      	lsls	r3, r3, #8
 800163e:	b21a      	sxth	r2, r3
 8001640:	7afb      	ldrb	r3, [r7, #11]
 8001642:	b21b      	sxth	r3, r3
 8001644:	4313      	orrs	r3, r2
 8001646:	b21a      	sxth	r2, r3
 8001648:	4b1b      	ldr	r3, [pc, #108]	; (80016b8 <ReadI2C_MPU+0xbc>)
 800164a:	805a      	strh	r2, [r3, #2]
		Accel.z = (int16_t)((AcceArr[4]<<8) | AcceArr[5]);
 800164c:	7b3b      	ldrb	r3, [r7, #12]
 800164e:	021b      	lsls	r3, r3, #8
 8001650:	b21a      	sxth	r2, r3
 8001652:	7b7b      	ldrb	r3, [r7, #13]
 8001654:	b21b      	sxth	r3, r3
 8001656:	4313      	orrs	r3, r2
 8001658:	b21a      	sxth	r2, r3
 800165a:	4b17      	ldr	r3, [pc, #92]	; (80016b8 <ReadI2C_MPU+0xbc>)
 800165c:	809a      	strh	r2, [r3, #4]
		//Gyro Raw Data
		Gyro.x = (int16_t)((GyroArr[0]<<8) | GyroArr[1]);
 800165e:	783b      	ldrb	r3, [r7, #0]
 8001660:	021b      	lsls	r3, r3, #8
 8001662:	b21a      	sxth	r2, r3
 8001664:	787b      	ldrb	r3, [r7, #1]
 8001666:	b21b      	sxth	r3, r3
 8001668:	4313      	orrs	r3, r2
 800166a:	b21a      	sxth	r2, r3
 800166c:	4b13      	ldr	r3, [pc, #76]	; (80016bc <ReadI2C_MPU+0xc0>)
 800166e:	801a      	strh	r2, [r3, #0]
		Gyro.y = (int16_t)((GyroArr[2]<<8) | GyroArr[3]);
 8001670:	78bb      	ldrb	r3, [r7, #2]
 8001672:	021b      	lsls	r3, r3, #8
 8001674:	b21a      	sxth	r2, r3
 8001676:	78fb      	ldrb	r3, [r7, #3]
 8001678:	b21b      	sxth	r3, r3
 800167a:	4313      	orrs	r3, r2
 800167c:	b21a      	sxth	r2, r3
 800167e:	4b0f      	ldr	r3, [pc, #60]	; (80016bc <ReadI2C_MPU+0xc0>)
 8001680:	805a      	strh	r2, [r3, #2]
		Gyro.z = (int16_t)((GyroArr[4]<<8) | GyroArr[5]);
 8001682:	793b      	ldrb	r3, [r7, #4]
 8001684:	021b      	lsls	r3, r3, #8
 8001686:	b21a      	sxth	r2, r3
 8001688:	797b      	ldrb	r3, [r7, #5]
 800168a:	b21b      	sxth	r3, r3
 800168c:	4313      	orrs	r3, r2
 800168e:	b21a      	sxth	r2, r3
 8001690:	4b0a      	ldr	r3, [pc, #40]	; (80016bc <ReadI2C_MPU+0xc0>)
 8001692:	809a      	strh	r2, [r3, #4]
		HAL_I2C_Init(&i2cHandler);
		MPU6050_Config();
		errtest++;
		return HAL_ERROR;
	}
	return HAL_OK;
 8001694:	2300      	movs	r3, #0
 8001696:	e00a      	b.n	80016ae <ReadI2C_MPU+0xb2>
		HAL_I2C_Init(&i2cHandler);
 8001698:	4809      	ldr	r0, [pc, #36]	; (80016c0 <ReadI2C_MPU+0xc4>)
 800169a:	f003 f84f 	bl	800473c <HAL_I2C_Init>
		MPU6050_Config();
 800169e:	f7ff fec1 	bl	8001424 <MPU6050_Config>
		errtest++;
 80016a2:	4b08      	ldr	r3, [pc, #32]	; (80016c4 <ReadI2C_MPU+0xc8>)
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	3301      	adds	r3, #1
 80016a8:	4a06      	ldr	r2, [pc, #24]	; (80016c4 <ReadI2C_MPU+0xc8>)
 80016aa:	6013      	str	r3, [r2, #0]
		return HAL_ERROR;
 80016ac:	2301      	movs	r3, #1
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	3710      	adds	r7, #16
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	20000260 	.word	0x20000260
 80016bc:	20000268 	.word	0x20000268
 80016c0:	20000200 	.word	0x20000200
 80016c4:	20000288 	.word	0x20000288

080016c8 <CalibrateMPU6050>:
	return HAL_OK;
}

//11- Calibrate MPU6050
HAL_StatusTypeDef CalibrateMPU6050(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	b090      	sub	sp, #64	; 0x40
 80016cc:	af00      	add	r7, sp, #0
	float accelOffset[3] = {0}, gyroOffset[3] = {0};
 80016ce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80016d2:	2200      	movs	r2, #0
 80016d4:	601a      	str	r2, [r3, #0]
 80016d6:	605a      	str	r2, [r3, #4]
 80016d8:	609a      	str	r2, [r3, #8]
 80016da:	f107 031c 	add.w	r3, r7, #28
 80016de:	2200      	movs	r2, #0
 80016e0:	601a      	str	r2, [r3, #0]
 80016e2:	605a      	str	r2, [r3, #4]
 80016e4:	609a      	str	r2, [r3, #8]
	int32_t at[3] = {0}, wt[3] = {0};
 80016e6:	f107 0310 	add.w	r3, r7, #16
 80016ea:	2200      	movs	r2, #0
 80016ec:	601a      	str	r2, [r3, #0]
 80016ee:	605a      	str	r2, [r3, #4]
 80016f0:	609a      	str	r2, [r3, #8]
 80016f2:	1d3b      	adds	r3, r7, #4
 80016f4:	2200      	movs	r2, #0
 80016f6:	601a      	str	r2, [r3, #0]
 80016f8:	605a      	str	r2, [r3, #4]
 80016fa:	609a      	str	r2, [r3, #8]
	uint16_t count = 0;
 80016fc:	2300      	movs	r3, #0
 80016fe:	87fb      	strh	r3, [r7, #62]	; 0x3e
	countTest = 0;	
 8001700:	4b48      	ldr	r3, [pc, #288]	; (8001824 <CalibrateMPU6050+0x15c>)
 8001702:	2200      	movs	r2, #0
 8001704:	601a      	str	r2, [r3, #0]
	for(int i = 0; i<20000; i++)
 8001706:	2300      	movs	r3, #0
 8001708:	63bb      	str	r3, [r7, #56]	; 0x38
 800170a:	e035      	b.n	8001778 <CalibrateMPU6050+0xb0>
	{
		if(ReadI2C_MPU() == HAL_OK)
 800170c:	f7ff ff76 	bl	80015fc <ReadI2C_MPU>
 8001710:	4603      	mov	r3, r0
 8001712:	2b00      	cmp	r3, #0
 8001714:	d12d      	bne.n	8001772 <CalibrateMPU6050+0xaa>
		{
			at[0] += Accel.x;
 8001716:	693b      	ldr	r3, [r7, #16]
 8001718:	4a43      	ldr	r2, [pc, #268]	; (8001828 <CalibrateMPU6050+0x160>)
 800171a:	f9b2 2000 	ldrsh.w	r2, [r2]
 800171e:	4413      	add	r3, r2
 8001720:	613b      	str	r3, [r7, #16]
			at[1] += Accel.y;
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	4a40      	ldr	r2, [pc, #256]	; (8001828 <CalibrateMPU6050+0x160>)
 8001726:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 800172a:	4413      	add	r3, r2
 800172c:	617b      	str	r3, [r7, #20]
			at[2] += (Accel.z - 16384);
 800172e:	69ba      	ldr	r2, [r7, #24]
 8001730:	4b3d      	ldr	r3, [pc, #244]	; (8001828 <CalibrateMPU6050+0x160>)
 8001732:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001736:	f5a3 4380 	sub.w	r3, r3, #16384	; 0x4000
 800173a:	4413      	add	r3, r2
 800173c:	61bb      	str	r3, [r7, #24]
			wt[0] += Gyro.x;
 800173e:	687b      	ldr	r3, [r7, #4]
 8001740:	4a3a      	ldr	r2, [pc, #232]	; (800182c <CalibrateMPU6050+0x164>)
 8001742:	f9b2 2000 	ldrsh.w	r2, [r2]
 8001746:	4413      	add	r3, r2
 8001748:	607b      	str	r3, [r7, #4]
			wt[1] += Gyro.y;
 800174a:	68bb      	ldr	r3, [r7, #8]
 800174c:	4a37      	ldr	r2, [pc, #220]	; (800182c <CalibrateMPU6050+0x164>)
 800174e:	f9b2 2002 	ldrsh.w	r2, [r2, #2]
 8001752:	4413      	add	r3, r2
 8001754:	60bb      	str	r3, [r7, #8]
			wt[2] += Gyro.z;
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	4a34      	ldr	r2, [pc, #208]	; (800182c <CalibrateMPU6050+0x164>)
 800175a:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 800175e:	4413      	add	r3, r2
 8001760:	60fb      	str	r3, [r7, #12]
			count++;
 8001762:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8001764:	3301      	adds	r3, #1
 8001766:	87fb      	strh	r3, [r7, #62]	; 0x3e
			countTest++;
 8001768:	4b2e      	ldr	r3, [pc, #184]	; (8001824 <CalibrateMPU6050+0x15c>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	3301      	adds	r3, #1
 800176e:	4a2d      	ldr	r2, [pc, #180]	; (8001824 <CalibrateMPU6050+0x15c>)
 8001770:	6013      	str	r3, [r2, #0]
	for(int i = 0; i<20000; i++)
 8001772:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001774:	3301      	adds	r3, #1
 8001776:	63bb      	str	r3, [r7, #56]	; 0x38
 8001778:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800177a:	f644 621f 	movw	r2, #19999	; 0x4e1f
 800177e:	4293      	cmp	r3, r2
 8001780:	ddc4      	ble.n	800170c <CalibrateMPU6050+0x44>
		}
	}
	if(count < 15000) return HAL_ERROR;
 8001782:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8001784:	f643 2297 	movw	r2, #14999	; 0x3a97
 8001788:	4293      	cmp	r3, r2
 800178a:	d801      	bhi.n	8001790 <CalibrateMPU6050+0xc8>
 800178c:	2301      	movs	r3, #1
 800178e:	e045      	b.n	800181c <CalibrateMPU6050+0x154>

	for(int i = 0; i < 3; i++){
 8001790:	2300      	movs	r3, #0
 8001792:	637b      	str	r3, [r7, #52]	; 0x34
 8001794:	e036      	b.n	8001804 <CalibrateMPU6050+0x13c>
		// calculate Acc offset
		accelOffset[i] = -(at[i]*1.0000f)/count;
 8001796:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001798:	009b      	lsls	r3, r3, #2
 800179a:	3340      	adds	r3, #64	; 0x40
 800179c:	443b      	add	r3, r7
 800179e:	f853 3c30 	ldr.w	r3, [r3, #-48]
 80017a2:	ee07 3a90 	vmov	s15, r3
 80017a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017aa:	eef1 6a67 	vneg.f32	s13, s15
 80017ae:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80017b0:	ee07 3a90 	vmov	s15, r3
 80017b4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017bc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017be:	009b      	lsls	r3, r3, #2
 80017c0:	3340      	adds	r3, #64	; 0x40
 80017c2:	443b      	add	r3, r7
 80017c4:	3b18      	subs	r3, #24
 80017c6:	edc3 7a00 	vstr	s15, [r3]
		// calculate Gyr offset
		gyroOffset[i] = -(wt[i]*1.0000f)/count;
 80017ca:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017cc:	009b      	lsls	r3, r3, #2
 80017ce:	3340      	adds	r3, #64	; 0x40
 80017d0:	443b      	add	r3, r7
 80017d2:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 80017d6:	ee07 3a90 	vmov	s15, r3
 80017da:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017de:	eef1 6a67 	vneg.f32	s13, s15
 80017e2:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 80017e4:	ee07 3a90 	vmov	s15, r3
 80017e8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80017f2:	009b      	lsls	r3, r3, #2
 80017f4:	3340      	adds	r3, #64	; 0x40
 80017f6:	443b      	add	r3, r7
 80017f8:	3b24      	subs	r3, #36	; 0x24
 80017fa:	edc3 7a00 	vstr	s15, [r3]
	for(int i = 0; i < 3; i++){
 80017fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001800:	3301      	adds	r3, #1
 8001802:	637b      	str	r3, [r7, #52]	; 0x34
 8001804:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001806:	2b02      	cmp	r3, #2
 8001808:	ddc5      	ble.n	8001796 <CalibrateMPU6050+0xce>
	}
	
	Soft_SetOffset(accelOffset, gyroOffset);
 800180a:	f107 021c 	add.w	r2, r7, #28
 800180e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001812:	4611      	mov	r1, r2
 8001814:	4618      	mov	r0, r3
 8001816:	f000 f80b 	bl	8001830 <Soft_SetOffset>
	
	return HAL_OK;
 800181a:	2300      	movs	r3, #0
}
 800181c:	4618      	mov	r0, r3
 800181e:	3740      	adds	r7, #64	; 0x40
 8001820:	46bd      	mov	sp, r7
 8001822:	bd80      	pop	{r7, pc}
 8001824:	2000028c 	.word	0x2000028c
 8001828:	20000260 	.word	0x20000260
 800182c:	20000268 	.word	0x20000268

08001830 <Soft_SetOffset>:

//12 - Set offset Soft
void Soft_SetOffset(float accelOffset[3], float gyroOffset[3])
{
 8001830:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001834:	b08a      	sub	sp, #40	; 0x28
 8001836:	af00      	add	r7, sp, #0
 8001838:	6078      	str	r0, [r7, #4]
 800183a:	6039      	str	r1, [r7, #0]
	FLASH_EraseInitTypeDef EraseInitStruct;
	uint32_t SECTORError;
	EraseInitStruct.Banks = FLASH_BANK_1;
 800183c:	2301      	movs	r3, #1
 800183e:	617b      	str	r3, [r7, #20]
	EraseInitStruct.TypeErase  = FLASH_TYPEERASE_SECTORS;
 8001840:	2300      	movs	r3, #0
 8001842:	613b      	str	r3, [r7, #16]
	EraseInitStruct.Sector = FLASH_SECTOR_7;
 8001844:	2307      	movs	r3, #7
 8001846:	61bb      	str	r3, [r7, #24]
	EraseInitStruct.NbSectors    = 1;
 8001848:	2301      	movs	r3, #1
 800184a:	61fb      	str	r3, [r7, #28]
	EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 800184c:	2302      	movs	r3, #2
 800184e:	623b      	str	r3, [r7, #32]
	
	HAL_FLASH_Unlock();
 8001850:	f002 fb5c 	bl	8003f0c <HAL_FLASH_Unlock>
	HAL_FLASHEx_Erase(&EraseInitStruct, &SECTORError);
 8001854:	f107 020c 	add.w	r2, r7, #12
 8001858:	f107 0310 	add.w	r3, r7, #16
 800185c:	4611      	mov	r1, r2
 800185e:	4618      	mov	r0, r3
 8001860:	f002 fcc6 	bl	80041f0 <HAL_FLASHEx_Erase>
	for(int i = 0; i < 3; i++)
 8001864:	2300      	movs	r3, #0
 8001866:	627b      	str	r3, [r7, #36]	; 0x24
 8001868:	e03c      	b.n	80018e4 <Soft_SetOffset+0xb4>
	{
		accel_reg_bias[i] = accelOffset[i];
 800186a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800186c:	009b      	lsls	r3, r3, #2
 800186e:	687a      	ldr	r2, [r7, #4]
 8001870:	4413      	add	r3, r2
 8001872:	681a      	ldr	r2, [r3, #0]
 8001874:	4920      	ldr	r1, [pc, #128]	; (80018f8 <Soft_SetOffset+0xc8>)
 8001876:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001878:	009b      	lsls	r3, r3, #2
 800187a:	440b      	add	r3, r1
 800187c:	601a      	str	r2, [r3, #0]
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, startAddressFlash + 4*i, *((uint32_t*)&accel_reg_bias[i]));
 800187e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001880:	f103 7300 	add.w	r3, r3, #33554432	; 0x2000000
 8001884:	f503 33c0 	add.w	r3, r3, #98304	; 0x18000
 8001888:	009b      	lsls	r3, r3, #2
 800188a:	4619      	mov	r1, r3
 800188c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800188e:	009b      	lsls	r3, r3, #2
 8001890:	4a19      	ldr	r2, [pc, #100]	; (80018f8 <Soft_SetOffset+0xc8>)
 8001892:	4413      	add	r3, r2
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	2200      	movs	r2, #0
 8001898:	461c      	mov	r4, r3
 800189a:	4615      	mov	r5, r2
 800189c:	4622      	mov	r2, r4
 800189e:	462b      	mov	r3, r5
 80018a0:	2002      	movs	r0, #2
 80018a2:	f002 fadf 	bl	8003e64 <HAL_FLASH_Program>
		gyr_reg_bias[i] = gyroOffset[i];
 80018a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018a8:	009b      	lsls	r3, r3, #2
 80018aa:	683a      	ldr	r2, [r7, #0]
 80018ac:	4413      	add	r3, r2
 80018ae:	681a      	ldr	r2, [r3, #0]
 80018b0:	4912      	ldr	r1, [pc, #72]	; (80018fc <Soft_SetOffset+0xcc>)
 80018b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018b4:	009b      	lsls	r3, r3, #2
 80018b6:	440b      	add	r3, r1
 80018b8:	601a      	str	r2, [r3, #0]
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, startAddressFlash + 4*i + 12, *((uint32_t*)&gyr_reg_bias[i]));
 80018ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80018bc:	4b10      	ldr	r3, [pc, #64]	; (8001900 <Soft_SetOffset+0xd0>)
 80018be:	4413      	add	r3, r2
 80018c0:	009b      	lsls	r3, r3, #2
 80018c2:	4619      	mov	r1, r3
 80018c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	4a0c      	ldr	r2, [pc, #48]	; (80018fc <Soft_SetOffset+0xcc>)
 80018ca:	4413      	add	r3, r2
 80018cc:	681b      	ldr	r3, [r3, #0]
 80018ce:	2200      	movs	r2, #0
 80018d0:	4698      	mov	r8, r3
 80018d2:	4691      	mov	r9, r2
 80018d4:	4642      	mov	r2, r8
 80018d6:	464b      	mov	r3, r9
 80018d8:	2002      	movs	r0, #2
 80018da:	f002 fac3 	bl	8003e64 <HAL_FLASH_Program>
	for(int i = 0; i < 3; i++)
 80018de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e0:	3301      	adds	r3, #1
 80018e2:	627b      	str	r3, [r7, #36]	; 0x24
 80018e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e6:	2b02      	cmp	r3, #2
 80018e8:	ddbf      	ble.n	800186a <Soft_SetOffset+0x3a>
	}
	HAL_FLASH_Lock();
 80018ea:	f002 fb31 	bl	8003f50 <HAL_FLASH_Lock>
}
 80018ee:	bf00      	nop
 80018f0:	3728      	adds	r7, #40	; 0x28
 80018f2:	46bd      	mov	sp, r7
 80018f4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80018f8:	20000270 	.word	0x20000270
 80018fc:	2000027c 	.word	0x2000027c
 8001900:	02018003 	.word	0x02018003

08001904 <Read_MPU_Calc>:
	return rs;
}

//15. Read MPU values calculated
HAL_StatusTypeDef Read_MPU_Calc(float* acc, float* gyr)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
 800190c:	6039      	str	r1, [r7, #0]
	if (ReadI2C_MPU() == HAL_OK)
 800190e:	f7ff fe75 	bl	80015fc <ReadI2C_MPU>
 8001912:	4603      	mov	r3, r0
 8001914:	2b00      	cmp	r3, #0
 8001916:	d17d      	bne.n	8001a14 <Read_MPU_Calc+0x110>
	{
		acc[0] = (Accel.x + accel_reg_bias[0]) * accelScalingFactor;
 8001918:	4b41      	ldr	r3, [pc, #260]	; (8001a20 <Read_MPU_Calc+0x11c>)
 800191a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800191e:	ee07 3a90 	vmov	s15, r3
 8001922:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001926:	4b3f      	ldr	r3, [pc, #252]	; (8001a24 <Read_MPU_Calc+0x120>)
 8001928:	edd3 7a00 	vldr	s15, [r3]
 800192c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001930:	4b3d      	ldr	r3, [pc, #244]	; (8001a28 <Read_MPU_Calc+0x124>)
 8001932:	edd3 7a00 	vldr	s15, [r3]
 8001936:	ee67 7a27 	vmul.f32	s15, s14, s15
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	edc3 7a00 	vstr	s15, [r3]
		acc[1] = (Accel.y + accel_reg_bias[1]) * accelScalingFactor;
 8001940:	4b37      	ldr	r3, [pc, #220]	; (8001a20 <Read_MPU_Calc+0x11c>)
 8001942:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001946:	ee07 3a90 	vmov	s15, r3
 800194a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800194e:	4b35      	ldr	r3, [pc, #212]	; (8001a24 <Read_MPU_Calc+0x120>)
 8001950:	edd3 7a01 	vldr	s15, [r3, #4]
 8001954:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001958:	4b33      	ldr	r3, [pc, #204]	; (8001a28 <Read_MPU_Calc+0x124>)
 800195a:	edd3 7a00 	vldr	s15, [r3]
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	3304      	adds	r3, #4
 8001962:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001966:	edc3 7a00 	vstr	s15, [r3]
		acc[2] = (Accel.z + accel_reg_bias[2]) * accelScalingFactor;
 800196a:	4b2d      	ldr	r3, [pc, #180]	; (8001a20 <Read_MPU_Calc+0x11c>)
 800196c:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001970:	ee07 3a90 	vmov	s15, r3
 8001974:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001978:	4b2a      	ldr	r3, [pc, #168]	; (8001a24 <Read_MPU_Calc+0x120>)
 800197a:	edd3 7a02 	vldr	s15, [r3, #8]
 800197e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001982:	4b29      	ldr	r3, [pc, #164]	; (8001a28 <Read_MPU_Calc+0x124>)
 8001984:	edd3 7a00 	vldr	s15, [r3]
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	3308      	adds	r3, #8
 800198c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001990:	edc3 7a00 	vstr	s15, [r3]
		gyr[0] = (Gyro.x + gyr_reg_bias[0]) * gyroScalingFactor;
 8001994:	4b25      	ldr	r3, [pc, #148]	; (8001a2c <Read_MPU_Calc+0x128>)
 8001996:	f9b3 3000 	ldrsh.w	r3, [r3]
 800199a:	ee07 3a90 	vmov	s15, r3
 800199e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019a2:	4b23      	ldr	r3, [pc, #140]	; (8001a30 <Read_MPU_Calc+0x12c>)
 80019a4:	edd3 7a00 	vldr	s15, [r3]
 80019a8:	ee37 7a27 	vadd.f32	s14, s14, s15
 80019ac:	4b21      	ldr	r3, [pc, #132]	; (8001a34 <Read_MPU_Calc+0x130>)
 80019ae:	edd3 7a00 	vldr	s15, [r3]
 80019b2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	edc3 7a00 	vstr	s15, [r3]
		gyr[1] = (Gyro.y + gyr_reg_bias[1]) * gyroScalingFactor;
 80019bc:	4b1b      	ldr	r3, [pc, #108]	; (8001a2c <Read_MPU_Calc+0x128>)
 80019be:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80019c2:	ee07 3a90 	vmov	s15, r3
 80019c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019ca:	4b19      	ldr	r3, [pc, #100]	; (8001a30 <Read_MPU_Calc+0x12c>)
 80019cc:	edd3 7a01 	vldr	s15, [r3, #4]
 80019d0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80019d4:	4b17      	ldr	r3, [pc, #92]	; (8001a34 <Read_MPU_Calc+0x130>)
 80019d6:	edd3 7a00 	vldr	s15, [r3]
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	3304      	adds	r3, #4
 80019de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019e2:	edc3 7a00 	vstr	s15, [r3]
		gyr[2] = (Gyro.z + gyr_reg_bias[2]) * gyroScalingFactor;
 80019e6:	4b11      	ldr	r3, [pc, #68]	; (8001a2c <Read_MPU_Calc+0x128>)
 80019e8:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 80019ec:	ee07 3a90 	vmov	s15, r3
 80019f0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019f4:	4b0e      	ldr	r3, [pc, #56]	; (8001a30 <Read_MPU_Calc+0x12c>)
 80019f6:	edd3 7a02 	vldr	s15, [r3, #8]
 80019fa:	ee37 7a27 	vadd.f32	s14, s14, s15
 80019fe:	4b0d      	ldr	r3, [pc, #52]	; (8001a34 <Read_MPU_Calc+0x130>)
 8001a00:	edd3 7a00 	vldr	s15, [r3]
 8001a04:	683b      	ldr	r3, [r7, #0]
 8001a06:	3308      	adds	r3, #8
 8001a08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a0c:	edc3 7a00 	vstr	s15, [r3]
		return HAL_OK;
 8001a10:	2300      	movs	r3, #0
 8001a12:	e000      	b.n	8001a16 <Read_MPU_Calc+0x112>
	}
	return HAL_ERROR;
 8001a14:	2301      	movs	r3, #1
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	3708      	adds	r7, #8
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	20000260 	.word	0x20000260
 8001a24:	20000270 	.word	0x20000270
 8001a28:	20000258 	.word	0x20000258
 8001a2c:	20000268 	.word	0x20000268
 8001a30:	2000027c 	.word	0x2000027c
 8001a34:	2000025c 	.word	0x2000025c

08001a38 <Flash_Assign_Param>:
uint16_t *maxRFC;
uint16_t minRFC_default;
uint16_t maxRFC_default;

void Flash_Assign_Param(uint16_t *min_RFC, uint16_t *max_RFC, uint16_t min_RFC_default, uint16_t max_RFC_default)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	b085      	sub	sp, #20
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	60f8      	str	r0, [r7, #12]
 8001a40:	60b9      	str	r1, [r7, #8]
 8001a42:	4611      	mov	r1, r2
 8001a44:	461a      	mov	r2, r3
 8001a46:	460b      	mov	r3, r1
 8001a48:	80fb      	strh	r3, [r7, #6]
 8001a4a:	4613      	mov	r3, r2
 8001a4c:	80bb      	strh	r3, [r7, #4]
	minRFC = min_RFC;
 8001a4e:	4a09      	ldr	r2, [pc, #36]	; (8001a74 <Flash_Assign_Param+0x3c>)
 8001a50:	68fb      	ldr	r3, [r7, #12]
 8001a52:	6013      	str	r3, [r2, #0]
	maxRFC = max_RFC;
 8001a54:	4a08      	ldr	r2, [pc, #32]	; (8001a78 <Flash_Assign_Param+0x40>)
 8001a56:	68bb      	ldr	r3, [r7, #8]
 8001a58:	6013      	str	r3, [r2, #0]
	minRFC_default = min_RFC_default;
 8001a5a:	4a08      	ldr	r2, [pc, #32]	; (8001a7c <Flash_Assign_Param+0x44>)
 8001a5c:	88fb      	ldrh	r3, [r7, #6]
 8001a5e:	8013      	strh	r3, [r2, #0]
	maxRFC_default = max_RFC_default;
 8001a60:	4a07      	ldr	r2, [pc, #28]	; (8001a80 <Flash_Assign_Param+0x48>)
 8001a62:	88bb      	ldrh	r3, [r7, #4]
 8001a64:	8013      	strh	r3, [r2, #0]
}
 8001a66:	bf00      	nop
 8001a68:	3714      	adds	r7, #20
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr
 8001a72:	bf00      	nop
 8001a74:	20000290 	.word	0x20000290
 8001a78:	20000294 	.word	0x20000294
 8001a7c:	20000298 	.word	0x20000298
 8001a80:	2000029a 	.word	0x2000029a

08001a84 <Flash_Soft_SetOffset>:

void Flash_Soft_SetOffset(int RFC_min, int RFC_max)
{
 8001a84:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001a88:	b088      	sub	sp, #32
 8001a8a:	af00      	add	r7, sp, #0
 8001a8c:	6078      	str	r0, [r7, #4]
 8001a8e:	6039      	str	r1, [r7, #0]
	FLASH_EraseInitTypeDef EraseInitStruct;
	uint32_t SECTORError;
	EraseInitStruct.Banks = FLASH_BANK_1;
 8001a90:	2301      	movs	r3, #1
 8001a92:	613b      	str	r3, [r7, #16]
	EraseInitStruct.TypeErase = FLASH_TYPEERASE_SECTORS;
 8001a94:	2300      	movs	r3, #0
 8001a96:	60fb      	str	r3, [r7, #12]
	EraseInitStruct.Sector = FLASH_SECTOR_7;
 8001a98:	2307      	movs	r3, #7
 8001a9a:	617b      	str	r3, [r7, #20]
	EraseInitStruct.NbSectors = 1;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	61bb      	str	r3, [r7, #24]
	EraseInitStruct.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8001aa0:	2302      	movs	r3, #2
 8001aa2:	61fb      	str	r3, [r7, #28]

	HAL_FLASH_Unlock();
 8001aa4:	f002 fa32 	bl	8003f0c <HAL_FLASH_Unlock>
	HAL_FLASHEx_Erase(&EraseInitStruct, &SECTORError);
 8001aa8:	f107 0208 	add.w	r2, r7, #8
 8001aac:	f107 030c 	add.w	r3, r7, #12
 8001ab0:	4611      	mov	r1, r2
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f002 fb9c 	bl	80041f0 <HAL_FLASHEx_Erase>

	if(RFC_min >= 0)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	db10      	blt.n	8001ae0 <Flash_Soft_SetOffset+0x5c>
	{
		*minRFC = RFC_min;
 8001abe:	4b16      	ldr	r3, [pc, #88]	; (8001b18 <Flash_Soft_SetOffset+0x94>)
 8001ac0:	681b      	ldr	r3, [r3, #0]
 8001ac2:	687a      	ldr	r2, [r7, #4]
 8001ac4:	b292      	uxth	r2, r2
 8001ac6:	801a      	strh	r2, [r3, #0]
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, startAddressRFC, *((uint32_t*)minRFC));
 8001ac8:	4b13      	ldr	r3, [pc, #76]	; (8001b18 <Flash_Soft_SetOffset+0x94>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	681b      	ldr	r3, [r3, #0]
 8001ace:	2200      	movs	r2, #0
 8001ad0:	4698      	mov	r8, r3
 8001ad2:	4691      	mov	r9, r2
 8001ad4:	4642      	mov	r2, r8
 8001ad6:	464b      	mov	r3, r9
 8001ad8:	4910      	ldr	r1, [pc, #64]	; (8001b1c <Flash_Soft_SetOffset+0x98>)
 8001ada:	2002      	movs	r0, #2
 8001adc:	f002 f9c2 	bl	8003e64 <HAL_FLASH_Program>
	}

	if(RFC_max >= 0)
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	2b00      	cmp	r3, #0
 8001ae4:	db10      	blt.n	8001b08 <Flash_Soft_SetOffset+0x84>
	{
		*maxRFC = RFC_max;
 8001ae6:	4b0e      	ldr	r3, [pc, #56]	; (8001b20 <Flash_Soft_SetOffset+0x9c>)
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	683a      	ldr	r2, [r7, #0]
 8001aec:	b292      	uxth	r2, r2
 8001aee:	801a      	strh	r2, [r3, #0]
		HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, startAddressRFC + 4, *((uint32_t*)maxRFC));
 8001af0:	4b0b      	ldr	r3, [pc, #44]	; (8001b20 <Flash_Soft_SetOffset+0x9c>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	681b      	ldr	r3, [r3, #0]
 8001af6:	2200      	movs	r2, #0
 8001af8:	461c      	mov	r4, r3
 8001afa:	4615      	mov	r5, r2
 8001afc:	4622      	mov	r2, r4
 8001afe:	462b      	mov	r3, r5
 8001b00:	4908      	ldr	r1, [pc, #32]	; (8001b24 <Flash_Soft_SetOffset+0xa0>)
 8001b02:	2002      	movs	r0, #2
 8001b04:	f002 f9ae 	bl	8003e64 <HAL_FLASH_Program>
	}

	HAL_FLASH_Lock();
 8001b08:	f002 fa22 	bl	8003f50 <HAL_FLASH_Lock>
}
 8001b0c:	bf00      	nop
 8001b0e:	3720      	adds	r7, #32
 8001b10:	46bd      	mov	sp, r7
 8001b12:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001b16:	bf00      	nop
 8001b18:	20000290 	.word	0x20000290
 8001b1c:	08060020 	.word	0x08060020
 8001b20:	20000294 	.word	0x20000294
 8001b24:	08060024 	.word	0x08060024

08001b28 <Flash_Soft_GetOffset>:


void Flash_Soft_GetOffset(void)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b083      	sub	sp, #12
 8001b2c:	af00      	add	r7, sp, #0
	float temp;
	temp = *((uint16_t*)((__IO uint32_t *)(startAddressRFC)));
 8001b2e:	4b24      	ldr	r3, [pc, #144]	; (8001bc0 <Flash_Soft_GetOffset+0x98>)
 8001b30:	881b      	ldrh	r3, [r3, #0]
 8001b32:	ee07 3a90 	vmov	s15, r3
 8001b36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b3a:	edc7 7a01 	vstr	s15, [r7, #4]
	if (isnan(temp)) *minRFC = minRFC_default;
 8001b3e:	ed97 7a01 	vldr	s14, [r7, #4]
 8001b42:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b46:	eeb4 7a67 	vcmp.f32	s14, s15
 8001b4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b4e:	d705      	bvc.n	8001b5c <Flash_Soft_GetOffset+0x34>
 8001b50:	4b1c      	ldr	r3, [pc, #112]	; (8001bc4 <Flash_Soft_GetOffset+0x9c>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a1c      	ldr	r2, [pc, #112]	; (8001bc8 <Flash_Soft_GetOffset+0xa0>)
 8001b56:	8812      	ldrh	r2, [r2, #0]
 8001b58:	801a      	strh	r2, [r3, #0]
 8001b5a:	e009      	b.n	8001b70 <Flash_Soft_GetOffset+0x48>
	else *minRFC = temp;
 8001b5c:	4b19      	ldr	r3, [pc, #100]	; (8001bc4 <Flash_Soft_GetOffset+0x9c>)
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b64:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001b68:	ee17 2a90 	vmov	r2, s15
 8001b6c:	b292      	uxth	r2, r2
 8001b6e:	801a      	strh	r2, [r3, #0]

	temp = *((uint16_t*)((__IO uint32_t *)(startAddressRFC + 4)));
 8001b70:	4b16      	ldr	r3, [pc, #88]	; (8001bcc <Flash_Soft_GetOffset+0xa4>)
 8001b72:	881b      	ldrh	r3, [r3, #0]
 8001b74:	ee07 3a90 	vmov	s15, r3
 8001b78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001b7c:	edc7 7a01 	vstr	s15, [r7, #4]
	if (isnan(temp)) *maxRFC = maxRFC_default;
 8001b80:	ed97 7a01 	vldr	s14, [r7, #4]
 8001b84:	edd7 7a01 	vldr	s15, [r7, #4]
 8001b88:	eeb4 7a67 	vcmp.f32	s14, s15
 8001b8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b90:	d705      	bvc.n	8001b9e <Flash_Soft_GetOffset+0x76>
 8001b92:	4b0f      	ldr	r3, [pc, #60]	; (8001bd0 <Flash_Soft_GetOffset+0xa8>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	4a0f      	ldr	r2, [pc, #60]	; (8001bd4 <Flash_Soft_GetOffset+0xac>)
 8001b98:	8812      	ldrh	r2, [r2, #0]
 8001b9a:	801a      	strh	r2, [r3, #0]
	else *maxRFC = temp;
}
 8001b9c:	e009      	b.n	8001bb2 <Flash_Soft_GetOffset+0x8a>
	else *maxRFC = temp;
 8001b9e:	4b0c      	ldr	r3, [pc, #48]	; (8001bd0 <Flash_Soft_GetOffset+0xa8>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ba6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001baa:	ee17 2a90 	vmov	r2, s15
 8001bae:	b292      	uxth	r2, r2
 8001bb0:	801a      	strh	r2, [r3, #0]
}
 8001bb2:	bf00      	nop
 8001bb4:	370c      	adds	r7, #12
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbc:	4770      	bx	lr
 8001bbe:	bf00      	nop
 8001bc0:	08060020 	.word	0x08060020
 8001bc4:	20000290 	.word	0x20000290
 8001bc8:	20000298 	.word	0x20000298
 8001bcc:	08060024 	.word	0x08060024
 8001bd0:	20000294 	.word	0x20000294
 8001bd4:	2000029a 	.word	0x2000029a

08001bd8 <HAL_UARTEx_RxEventCallback>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001bd8:	b580      	push	{r7, lr}
 8001bda:	b082      	sub	sp, #8
 8001bdc:	af00      	add	r7, sp, #0
 8001bde:	6078      	str	r0, [r7, #4]
 8001be0:	460b      	mov	r3, r1
 8001be2:	807b      	strh	r3, [r7, #2]
	if(huart->Instance == USART2)
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	4a0b      	ldr	r2, [pc, #44]	; (8001c18 <HAL_UARTEx_RxEventCallback+0x40>)
 8001bea:	4293      	cmp	r3, r2
 8001bec:	d10f      	bne.n	8001c0e <HAL_UARTEx_RxEventCallback+0x36>
	{
		memset(PcData,0,BUFFER_SIZE);
 8001bee:	2264      	movs	r2, #100	; 0x64
 8001bf0:	2100      	movs	r1, #0
 8001bf2:	480a      	ldr	r0, [pc, #40]	; (8001c1c <HAL_UARTEx_RxEventCallback+0x44>)
 8001bf4:	f006 ffc0 	bl	8008b78 <memset>
		memcpy(PcData,buffUART,Size);
 8001bf8:	887b      	ldrh	r3, [r7, #2]
 8001bfa:	461a      	mov	r2, r3
 8001bfc:	4908      	ldr	r1, [pc, #32]	; (8001c20 <HAL_UARTEx_RxEventCallback+0x48>)
 8001bfe:	4807      	ldr	r0, [pc, #28]	; (8001c1c <HAL_UARTEx_RxEventCallback+0x44>)
 8001c00:	f006 ffac 	bl	8008b5c <memcpy>
		HAL_UARTEx_ReceiveToIdle_DMA(&huart2, buffUART, BUFFER_SIZE);
 8001c04:	2264      	movs	r2, #100	; 0x64
 8001c06:	4906      	ldr	r1, [pc, #24]	; (8001c20 <HAL_UARTEx_RxEventCallback+0x48>)
 8001c08:	4806      	ldr	r0, [pc, #24]	; (8001c24 <HAL_UARTEx_RxEventCallback+0x4c>)
 8001c0a:	f004 feec 	bl	80069e6 <HAL_UARTEx_ReceiveToIdle_DMA>
	}
}
 8001c0e:	bf00      	nop
 8001c10:	3708      	adds	r7, #8
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}
 8001c16:	bf00      	nop
 8001c18:	40004400 	.word	0x40004400
 8001c1c:	20000300 	.word	0x20000300
 8001c20:	2000029c 	.word	0x2000029c
 8001c24:	200004a8 	.word	0x200004a8

08001c28 <UARTRXInit>:

void UARTRXInit(void) {
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	af00      	add	r7, sp, #0
	HAL_UARTEx_ReceiveToIdle_DMA(&huart2, buffUART, BUFFER_SIZE);
 8001c2c:	2264      	movs	r2, #100	; 0x64
 8001c2e:	4907      	ldr	r1, [pc, #28]	; (8001c4c <UARTRXInit+0x24>)
 8001c30:	4807      	ldr	r0, [pc, #28]	; (8001c50 <UARTRXInit+0x28>)
 8001c32:	f004 fed8 	bl	80069e6 <HAL_UARTEx_ReceiveToIdle_DMA>
	__HAL_DMA_DISABLE_IT(&hdma_usart2_rx, DMA_IT_HT);
 8001c36:	4b07      	ldr	r3, [pc, #28]	; (8001c54 <UARTRXInit+0x2c>)
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	681a      	ldr	r2, [r3, #0]
 8001c3c:	4b05      	ldr	r3, [pc, #20]	; (8001c54 <UARTRXInit+0x2c>)
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f022 0208 	bic.w	r2, r2, #8
 8001c44:	601a      	str	r2, [r3, #0]
}
 8001c46:	bf00      	nop
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	2000029c 	.word	0x2000029c
 8001c50:	200004a8 	.word	0x200004a8
 8001c54:	200004ec 	.word	0x200004ec

08001c58 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b082      	sub	sp, #8
 8001c5c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c5e:	f000 ff5f 	bl	8002b20 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c62:	f000 f825 	bl	8001cb0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c66:	f000 f9b7 	bl	8001fd8 <MX_GPIO_Init>
  MX_DMA_Init();
 8001c6a:	f000 f97f 	bl	8001f6c <MX_DMA_Init>
  MX_I2C1_Init();
 8001c6e:	f000 f8d9 	bl	8001e24 <MX_I2C1_Init>
  MX_USART2_UART_Init();
 8001c72:	f000 f951 	bl	8001f18 <MX_USART2_UART_Init>
  MX_TIM2_Init();
 8001c76:	f000 f903 	bl	8001e80 <MX_TIM2_Init>
  MX_ADC1_Init();
 8001c7a:	f000 f881 	bl	8001d80 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  UARTRXInit();
 8001c7e:	f7ff ffd3 	bl	8001c28 <UARTRXInit>
  //1. Initialise the MPU6050 module and I2C
  MPU6050_Init(&hi2c1, &myMpuConfig);
 8001c82:	463b      	mov	r3, r7
 8001c84:	4619      	mov	r1, r3
 8001c86:	4809      	ldr	r0, [pc, #36]	; (8001cac <main+0x54>)
 8001c88:	f7ff fb5c 	bl	8001344 <MPU6050_Init>
  //2. Configure Accel and Gyro parameters
  myMpuConfig.Accel_Full_Scale = AFS_SEL_4g;
 8001c8c:	2301      	movs	r3, #1
 8001c8e:	70bb      	strb	r3, [r7, #2]
  myMpuConfig.ClockSource = Internal_8MHz;
 8001c90:	2300      	movs	r3, #0
 8001c92:	703b      	strb	r3, [r7, #0]
  myMpuConfig.CONFIG_DLPF = DLPF_184A_188G_Hz;
 8001c94:	2301      	movs	r3, #1
 8001c96:	70fb      	strb	r3, [r7, #3]
  myMpuConfig.Gyro_Full_Scale = FS_SEL_500;
 8001c98:	2301      	movs	r3, #1
 8001c9a:	707b      	strb	r3, [r7, #1]
  myMpuConfig.Sleep_Mode_Bit = 0;  //1: sleep mode, 0: normal mode
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	713b      	strb	r3, [r7, #4]
  MPU6050_Config();
 8001ca0:	f7ff fbc0 	bl	8001424 <MPU6050_Config>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  myMain();
 8001ca4:	f000 fa7c 	bl	80021a0 <myMain>
  while (1)
 8001ca8:	e7fe      	b.n	8001ca8 <main+0x50>
 8001caa:	bf00      	nop
 8001cac:	2000040c 	.word	0x2000040c

08001cb0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b094      	sub	sp, #80	; 0x50
 8001cb4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001cb6:	f107 0320 	add.w	r3, r7, #32
 8001cba:	2230      	movs	r2, #48	; 0x30
 8001cbc:	2100      	movs	r1, #0
 8001cbe:	4618      	mov	r0, r3
 8001cc0:	f006 ff5a 	bl	8008b78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001cc4:	f107 030c 	add.w	r3, r7, #12
 8001cc8:	2200      	movs	r2, #0
 8001cca:	601a      	str	r2, [r3, #0]
 8001ccc:	605a      	str	r2, [r3, #4]
 8001cce:	609a      	str	r2, [r3, #8]
 8001cd0:	60da      	str	r2, [r3, #12]
 8001cd2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	60bb      	str	r3, [r7, #8]
 8001cd8:	4b27      	ldr	r3, [pc, #156]	; (8001d78 <SystemClock_Config+0xc8>)
 8001cda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cdc:	4a26      	ldr	r2, [pc, #152]	; (8001d78 <SystemClock_Config+0xc8>)
 8001cde:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ce2:	6413      	str	r3, [r2, #64]	; 0x40
 8001ce4:	4b24      	ldr	r3, [pc, #144]	; (8001d78 <SystemClock_Config+0xc8>)
 8001ce6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ce8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001cec:	60bb      	str	r3, [r7, #8]
 8001cee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	607b      	str	r3, [r7, #4]
 8001cf4:	4b21      	ldr	r3, [pc, #132]	; (8001d7c <SystemClock_Config+0xcc>)
 8001cf6:	681b      	ldr	r3, [r3, #0]
 8001cf8:	4a20      	ldr	r2, [pc, #128]	; (8001d7c <SystemClock_Config+0xcc>)
 8001cfa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001cfe:	6013      	str	r3, [r2, #0]
 8001d00:	4b1e      	ldr	r3, [pc, #120]	; (8001d7c <SystemClock_Config+0xcc>)
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001d08:	607b      	str	r3, [r7, #4]
 8001d0a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001d0c:	2301      	movs	r3, #1
 8001d0e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001d10:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001d14:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001d16:	2302      	movs	r3, #2
 8001d18:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001d1a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001d1e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001d20:	2304      	movs	r3, #4
 8001d22:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 8001d24:	2364      	movs	r3, #100	; 0x64
 8001d26:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001d28:	2302      	movs	r3, #2
 8001d2a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001d2c:	2304      	movs	r3, #4
 8001d2e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001d30:	f107 0320 	add.w	r3, r7, #32
 8001d34:	4618      	mov	r0, r3
 8001d36:	f003 fc97 	bl	8005668 <HAL_RCC_OscConfig>
 8001d3a:	4603      	mov	r3, r0
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d001      	beq.n	8001d44 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001d40:	f000 f980 	bl	8002044 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001d44:	230f      	movs	r3, #15
 8001d46:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001d48:	2302      	movs	r3, #2
 8001d4a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001d50:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d54:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001d56:	2300      	movs	r3, #0
 8001d58:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001d5a:	f107 030c 	add.w	r3, r7, #12
 8001d5e:	2103      	movs	r1, #3
 8001d60:	4618      	mov	r0, r3
 8001d62:	f003 fef9 	bl	8005b58 <HAL_RCC_ClockConfig>
 8001d66:	4603      	mov	r3, r0
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d001      	beq.n	8001d70 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8001d6c:	f000 f96a 	bl	8002044 <Error_Handler>
  }
}
 8001d70:	bf00      	nop
 8001d72:	3750      	adds	r7, #80	; 0x50
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}
 8001d78:	40023800 	.word	0x40023800
 8001d7c:	40007000 	.word	0x40007000

08001d80 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b084      	sub	sp, #16
 8001d84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001d86:	463b      	mov	r3, r7
 8001d88:	2200      	movs	r2, #0
 8001d8a:	601a      	str	r2, [r3, #0]
 8001d8c:	605a      	str	r2, [r3, #4]
 8001d8e:	609a      	str	r2, [r3, #8]
 8001d90:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001d92:	4b21      	ldr	r3, [pc, #132]	; (8001e18 <MX_ADC1_Init+0x98>)
 8001d94:	4a21      	ldr	r2, [pc, #132]	; (8001e1c <MX_ADC1_Init+0x9c>)
 8001d96:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001d98:	4b1f      	ldr	r3, [pc, #124]	; (8001e18 <MX_ADC1_Init+0x98>)
 8001d9a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001d9e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001da0:	4b1d      	ldr	r3, [pc, #116]	; (8001e18 <MX_ADC1_Init+0x98>)
 8001da2:	2200      	movs	r2, #0
 8001da4:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001da6:	4b1c      	ldr	r3, [pc, #112]	; (8001e18 <MX_ADC1_Init+0x98>)
 8001da8:	2200      	movs	r2, #0
 8001daa:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001dac:	4b1a      	ldr	r3, [pc, #104]	; (8001e18 <MX_ADC1_Init+0x98>)
 8001dae:	2200      	movs	r2, #0
 8001db0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001db2:	4b19      	ldr	r3, [pc, #100]	; (8001e18 <MX_ADC1_Init+0x98>)
 8001db4:	2200      	movs	r2, #0
 8001db6:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001dba:	4b17      	ldr	r3, [pc, #92]	; (8001e18 <MX_ADC1_Init+0x98>)
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001dc0:	4b15      	ldr	r3, [pc, #84]	; (8001e18 <MX_ADC1_Init+0x98>)
 8001dc2:	4a17      	ldr	r2, [pc, #92]	; (8001e20 <MX_ADC1_Init+0xa0>)
 8001dc4:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001dc6:	4b14      	ldr	r3, [pc, #80]	; (8001e18 <MX_ADC1_Init+0x98>)
 8001dc8:	2200      	movs	r2, #0
 8001dca:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001dcc:	4b12      	ldr	r3, [pc, #72]	; (8001e18 <MX_ADC1_Init+0x98>)
 8001dce:	2201      	movs	r2, #1
 8001dd0:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001dd2:	4b11      	ldr	r3, [pc, #68]	; (8001e18 <MX_ADC1_Init+0x98>)
 8001dd4:	2200      	movs	r2, #0
 8001dd6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001dda:	4b0f      	ldr	r3, [pc, #60]	; (8001e18 <MX_ADC1_Init+0x98>)
 8001ddc:	2201      	movs	r2, #1
 8001dde:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001de0:	480d      	ldr	r0, [pc, #52]	; (8001e18 <MX_ADC1_Init+0x98>)
 8001de2:	f000 ff33 	bl	8002c4c <HAL_ADC_Init>
 8001de6:	4603      	mov	r3, r0
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d001      	beq.n	8001df0 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8001dec:	f000 f92a 	bl	8002044 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001df0:	2301      	movs	r3, #1
 8001df2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001df4:	2301      	movs	r3, #1
 8001df6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001dfc:	463b      	mov	r3, r7
 8001dfe:	4619      	mov	r1, r3
 8001e00:	4805      	ldr	r0, [pc, #20]	; (8001e18 <MX_ADC1_Init+0x98>)
 8001e02:	f001 f86b 	bl	8002edc <HAL_ADC_ConfigChannel>
 8001e06:	4603      	mov	r3, r0
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	d001      	beq.n	8001e10 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8001e0c:	f000 f91a 	bl	8002044 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001e10:	bf00      	nop
 8001e12:	3710      	adds	r7, #16
 8001e14:	46bd      	mov	sp, r7
 8001e16:	bd80      	pop	{r7, pc}
 8001e18:	20000364 	.word	0x20000364
 8001e1c:	40012000 	.word	0x40012000
 8001e20:	0f000001 	.word	0x0f000001

08001e24 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001e28:	4b12      	ldr	r3, [pc, #72]	; (8001e74 <MX_I2C1_Init+0x50>)
 8001e2a:	4a13      	ldr	r2, [pc, #76]	; (8001e78 <MX_I2C1_Init+0x54>)
 8001e2c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001e2e:	4b11      	ldr	r3, [pc, #68]	; (8001e74 <MX_I2C1_Init+0x50>)
 8001e30:	4a12      	ldr	r2, [pc, #72]	; (8001e7c <MX_I2C1_Init+0x58>)
 8001e32:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001e34:	4b0f      	ldr	r3, [pc, #60]	; (8001e74 <MX_I2C1_Init+0x50>)
 8001e36:	2200      	movs	r2, #0
 8001e38:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001e3a:	4b0e      	ldr	r3, [pc, #56]	; (8001e74 <MX_I2C1_Init+0x50>)
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e40:	4b0c      	ldr	r3, [pc, #48]	; (8001e74 <MX_I2C1_Init+0x50>)
 8001e42:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001e46:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e48:	4b0a      	ldr	r3, [pc, #40]	; (8001e74 <MX_I2C1_Init+0x50>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001e4e:	4b09      	ldr	r3, [pc, #36]	; (8001e74 <MX_I2C1_Init+0x50>)
 8001e50:	2200      	movs	r2, #0
 8001e52:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e54:	4b07      	ldr	r3, [pc, #28]	; (8001e74 <MX_I2C1_Init+0x50>)
 8001e56:	2200      	movs	r2, #0
 8001e58:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e5a:	4b06      	ldr	r3, [pc, #24]	; (8001e74 <MX_I2C1_Init+0x50>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001e60:	4804      	ldr	r0, [pc, #16]	; (8001e74 <MX_I2C1_Init+0x50>)
 8001e62:	f002 fc6b 	bl	800473c <HAL_I2C_Init>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d001      	beq.n	8001e70 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001e6c:	f000 f8ea 	bl	8002044 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001e70:	bf00      	nop
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	2000040c 	.word	0x2000040c
 8001e78:	40005400 	.word	0x40005400
 8001e7c:	00061a80 	.word	0x00061a80

08001e80 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001e80:	b580      	push	{r7, lr}
 8001e82:	b086      	sub	sp, #24
 8001e84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e86:	f107 0308 	add.w	r3, r7, #8
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	601a      	str	r2, [r3, #0]
 8001e8e:	605a      	str	r2, [r3, #4]
 8001e90:	609a      	str	r2, [r3, #8]
 8001e92:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e94:	463b      	mov	r3, r7
 8001e96:	2200      	movs	r2, #0
 8001e98:	601a      	str	r2, [r3, #0]
 8001e9a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001e9c:	4b1d      	ldr	r3, [pc, #116]	; (8001f14 <MX_TIM2_Init+0x94>)
 8001e9e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ea2:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 99;
 8001ea4:	4b1b      	ldr	r3, [pc, #108]	; (8001f14 <MX_TIM2_Init+0x94>)
 8001ea6:	2263      	movs	r2, #99	; 0x63
 8001ea8:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001eaa:	4b1a      	ldr	r3, [pc, #104]	; (8001f14 <MX_TIM2_Init+0x94>)
 8001eac:	2200      	movs	r2, #0
 8001eae:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001eb0:	4b18      	ldr	r3, [pc, #96]	; (8001f14 <MX_TIM2_Init+0x94>)
 8001eb2:	f04f 32ff 	mov.w	r2, #4294967295
 8001eb6:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001eb8:	4b16      	ldr	r3, [pc, #88]	; (8001f14 <MX_TIM2_Init+0x94>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ebe:	4b15      	ldr	r3, [pc, #84]	; (8001f14 <MX_TIM2_Init+0x94>)
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001ec4:	4813      	ldr	r0, [pc, #76]	; (8001f14 <MX_TIM2_Init+0x94>)
 8001ec6:	f004 f867 	bl	8005f98 <HAL_TIM_Base_Init>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	2b00      	cmp	r3, #0
 8001ece:	d001      	beq.n	8001ed4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8001ed0:	f000 f8b8 	bl	8002044 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ed4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ed8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001eda:	f107 0308 	add.w	r3, r7, #8
 8001ede:	4619      	mov	r1, r3
 8001ee0:	480c      	ldr	r0, [pc, #48]	; (8001f14 <MX_TIM2_Init+0x94>)
 8001ee2:	f004 fa0b 	bl	80062fc <HAL_TIM_ConfigClockSource>
 8001ee6:	4603      	mov	r3, r0
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d001      	beq.n	8001ef0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8001eec:	f000 f8aa 	bl	8002044 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ef0:	2300      	movs	r3, #0
 8001ef2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001ef8:	463b      	mov	r3, r7
 8001efa:	4619      	mov	r1, r3
 8001efc:	4805      	ldr	r0, [pc, #20]	; (8001f14 <MX_TIM2_Init+0x94>)
 8001efe:	f004 fc11 	bl	8006724 <HAL_TIMEx_MasterConfigSynchronization>
 8001f02:	4603      	mov	r3, r0
 8001f04:	2b00      	cmp	r3, #0
 8001f06:	d001      	beq.n	8001f0c <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8001f08:	f000 f89c 	bl	8002044 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001f0c:	bf00      	nop
 8001f0e:	3718      	adds	r7, #24
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bd80      	pop	{r7, pc}
 8001f14:	20000460 	.word	0x20000460

08001f18 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001f1c:	4b11      	ldr	r3, [pc, #68]	; (8001f64 <MX_USART2_UART_Init+0x4c>)
 8001f1e:	4a12      	ldr	r2, [pc, #72]	; (8001f68 <MX_USART2_UART_Init+0x50>)
 8001f20:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001f22:	4b10      	ldr	r3, [pc, #64]	; (8001f64 <MX_USART2_UART_Init+0x4c>)
 8001f24:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001f28:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001f2a:	4b0e      	ldr	r3, [pc, #56]	; (8001f64 <MX_USART2_UART_Init+0x4c>)
 8001f2c:	2200      	movs	r2, #0
 8001f2e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001f30:	4b0c      	ldr	r3, [pc, #48]	; (8001f64 <MX_USART2_UART_Init+0x4c>)
 8001f32:	2200      	movs	r2, #0
 8001f34:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001f36:	4b0b      	ldr	r3, [pc, #44]	; (8001f64 <MX_USART2_UART_Init+0x4c>)
 8001f38:	2200      	movs	r2, #0
 8001f3a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001f3c:	4b09      	ldr	r3, [pc, #36]	; (8001f64 <MX_USART2_UART_Init+0x4c>)
 8001f3e:	220c      	movs	r2, #12
 8001f40:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001f42:	4b08      	ldr	r3, [pc, #32]	; (8001f64 <MX_USART2_UART_Init+0x4c>)
 8001f44:	2200      	movs	r2, #0
 8001f46:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001f48:	4b06      	ldr	r3, [pc, #24]	; (8001f64 <MX_USART2_UART_Init+0x4c>)
 8001f4a:	2200      	movs	r2, #0
 8001f4c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001f4e:	4805      	ldr	r0, [pc, #20]	; (8001f64 <MX_USART2_UART_Init+0x4c>)
 8001f50:	f004 fc6a 	bl	8006828 <HAL_UART_Init>
 8001f54:	4603      	mov	r3, r0
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d001      	beq.n	8001f5e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001f5a:	f000 f873 	bl	8002044 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001f5e:	bf00      	nop
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	200004a8 	.word	0x200004a8
 8001f68:	40004400 	.word	0x40004400

08001f6c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001f6c:	b580      	push	{r7, lr}
 8001f6e:	b082      	sub	sp, #8
 8001f70:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001f72:	2300      	movs	r3, #0
 8001f74:	607b      	str	r3, [r7, #4]
 8001f76:	4b17      	ldr	r3, [pc, #92]	; (8001fd4 <MX_DMA_Init+0x68>)
 8001f78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f7a:	4a16      	ldr	r2, [pc, #88]	; (8001fd4 <MX_DMA_Init+0x68>)
 8001f7c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001f80:	6313      	str	r3, [r2, #48]	; 0x30
 8001f82:	4b14      	ldr	r3, [pc, #80]	; (8001fd4 <MX_DMA_Init+0x68>)
 8001f84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f86:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f8a:	607b      	str	r3, [r7, #4]
 8001f8c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001f8e:	2300      	movs	r3, #0
 8001f90:	603b      	str	r3, [r7, #0]
 8001f92:	4b10      	ldr	r3, [pc, #64]	; (8001fd4 <MX_DMA_Init+0x68>)
 8001f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f96:	4a0f      	ldr	r2, [pc, #60]	; (8001fd4 <MX_DMA_Init+0x68>)
 8001f98:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001f9c:	6313      	str	r3, [r2, #48]	; 0x30
 8001f9e:	4b0d      	ldr	r3, [pc, #52]	; (8001fd4 <MX_DMA_Init+0x68>)
 8001fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fa2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001fa6:	603b      	str	r3, [r7, #0]
 8001fa8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001faa:	2200      	movs	r2, #0
 8001fac:	2100      	movs	r1, #0
 8001fae:	2010      	movs	r0, #16
 8001fb0:	f001 fb1f 	bl	80035f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8001fb4:	2010      	movs	r0, #16
 8001fb6:	f001 fb38 	bl	800362a <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001fba:	2200      	movs	r2, #0
 8001fbc:	2100      	movs	r1, #0
 8001fbe:	2038      	movs	r0, #56	; 0x38
 8001fc0:	f001 fb17 	bl	80035f2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001fc4:	2038      	movs	r0, #56	; 0x38
 8001fc6:	f001 fb30 	bl	800362a <HAL_NVIC_EnableIRQ>

}
 8001fca:	bf00      	nop
 8001fcc:	3708      	adds	r7, #8
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	40023800 	.word	0x40023800

08001fd8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b085      	sub	sp, #20
 8001fdc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001fde:	2300      	movs	r3, #0
 8001fe0:	60fb      	str	r3, [r7, #12]
 8001fe2:	4b17      	ldr	r3, [pc, #92]	; (8002040 <MX_GPIO_Init+0x68>)
 8001fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fe6:	4a16      	ldr	r2, [pc, #88]	; (8002040 <MX_GPIO_Init+0x68>)
 8001fe8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001fec:	6313      	str	r3, [r2, #48]	; 0x30
 8001fee:	4b14      	ldr	r3, [pc, #80]	; (8002040 <MX_GPIO_Init+0x68>)
 8001ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ff2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001ff6:	60fb      	str	r3, [r7, #12]
 8001ff8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	60bb      	str	r3, [r7, #8]
 8001ffe:	4b10      	ldr	r3, [pc, #64]	; (8002040 <MX_GPIO_Init+0x68>)
 8002000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002002:	4a0f      	ldr	r2, [pc, #60]	; (8002040 <MX_GPIO_Init+0x68>)
 8002004:	f043 0301 	orr.w	r3, r3, #1
 8002008:	6313      	str	r3, [r2, #48]	; 0x30
 800200a:	4b0d      	ldr	r3, [pc, #52]	; (8002040 <MX_GPIO_Init+0x68>)
 800200c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800200e:	f003 0301 	and.w	r3, r3, #1
 8002012:	60bb      	str	r3, [r7, #8]
 8002014:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002016:	2300      	movs	r3, #0
 8002018:	607b      	str	r3, [r7, #4]
 800201a:	4b09      	ldr	r3, [pc, #36]	; (8002040 <MX_GPIO_Init+0x68>)
 800201c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800201e:	4a08      	ldr	r2, [pc, #32]	; (8002040 <MX_GPIO_Init+0x68>)
 8002020:	f043 0302 	orr.w	r3, r3, #2
 8002024:	6313      	str	r3, [r2, #48]	; 0x30
 8002026:	4b06      	ldr	r3, [pc, #24]	; (8002040 <MX_GPIO_Init+0x68>)
 8002028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800202a:	f003 0302 	and.w	r3, r3, #2
 800202e:	607b      	str	r3, [r7, #4]
 8002030:	687b      	ldr	r3, [r7, #4]

}
 8002032:	bf00      	nop
 8002034:	3714      	adds	r7, #20
 8002036:	46bd      	mov	sp, r7
 8002038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203c:	4770      	bx	lr
 800203e:	bf00      	nop
 8002040:	40023800 	.word	0x40023800

08002044 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002044:	b480      	push	{r7}
 8002046:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002048:	b672      	cpsid	i
}
 800204a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800204c:	e7fe      	b.n	800204c <Error_Handler+0x8>
	...

08002050 <HAL_ADC_ConvCpltCallback>:
uint16_t MaxRFC = 3650;
uint16_t RangeADC;
float RFCAngle = 0;

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b082      	sub	sp, #8
 8002054:	af00      	add	r7, sp, #0
 8002056:	6078      	str	r0, [r7, #4]
    // Conversion Complete & DMA Transfer Complete As Well
	RFCAdcValue = RFCKal.update(RFCAdcValue);
 8002058:	4b13      	ldr	r3, [pc, #76]	; (80020a8 <HAL_ADC_ConvCpltCallback+0x58>)
 800205a:	881b      	ldrh	r3, [r3, #0]
 800205c:	b29b      	uxth	r3, r3
 800205e:	ee07 3a90 	vmov	s15, r3
 8002062:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002066:	eeb0 0a67 	vmov.f32	s0, s15
 800206a:	4810      	ldr	r0, [pc, #64]	; (80020ac <HAL_ADC_ConvCpltCallback+0x5c>)
 800206c:	f7fe ffd8 	bl	8001020 <_ZN6Kalman6updateEf>
 8002070:	eef0 7a40 	vmov.f32	s15, s0
 8002074:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002078:	ee17 3a90 	vmov	r3, s15
 800207c:	b29a      	uxth	r2, r3
 800207e:	4b0a      	ldr	r3, [pc, #40]	; (80020a8 <HAL_ADC_ConvCpltCallback+0x58>)
 8002080:	801a      	strh	r2, [r3, #0]
	RFCAngle = RFCAdcValue*RFC_Factor;
 8002082:	4b09      	ldr	r3, [pc, #36]	; (80020a8 <HAL_ADC_ConvCpltCallback+0x58>)
 8002084:	881b      	ldrh	r3, [r3, #0]
 8002086:	b29b      	uxth	r3, r3
 8002088:	ee07 3a90 	vmov	s15, r3
 800208c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002090:	4b07      	ldr	r3, [pc, #28]	; (80020b0 <HAL_ADC_ConvCpltCallback+0x60>)
 8002092:	edd3 7a00 	vldr	s15, [r3]
 8002096:	ee67 7a27 	vmul.f32	s15, s14, s15
 800209a:	4b06      	ldr	r3, [pc, #24]	; (80020b4 <HAL_ADC_ConvCpltCallback+0x64>)
 800209c:	edc3 7a00 	vstr	s15, [r3]
}
 80020a0:	bf00      	nop
 80020a2:	3708      	adds	r7, #8
 80020a4:	46bd      	mov	sp, r7
 80020a6:	bd80      	pop	{r7, pc}
 80020a8:	20000608 	.word	0x20000608
 80020ac:	2000057c 	.word	0x2000057c
 80020b0:	2000060c 	.word	0x2000060c
 80020b4:	20000614 	.word	0x20000614

080020b8 <_Z9RFC_Calibv>:

void RFC_Calib()
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b082      	sub	sp, #8
 80020bc:	af00      	add	r7, sp, #0
	sprintf(tx2pcData,">Bat dau hieu chinh RFC\r");
 80020be:	492d      	ldr	r1, [pc, #180]	; (8002174 <_Z9RFC_Calibv+0xbc>)
 80020c0:	482d      	ldr	r0, [pc, #180]	; (8002178 <_Z9RFC_Calibv+0xc0>)
 80020c2:	f007 f9cb 	bl	800945c <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)tx2pcData, strlen(tx2pcData), 100);
 80020c6:	482c      	ldr	r0, [pc, #176]	; (8002178 <_Z9RFC_Calibv+0xc0>)
 80020c8:	f7fe f88a 	bl	80001e0 <strlen>
 80020cc:	4603      	mov	r3, r0
 80020ce:	b29a      	uxth	r2, r3
 80020d0:	2364      	movs	r3, #100	; 0x64
 80020d2:	4929      	ldr	r1, [pc, #164]	; (8002178 <_Z9RFC_Calibv+0xc0>)
 80020d4:	4829      	ldr	r0, [pc, #164]	; (800217c <_Z9RFC_Calibv+0xc4>)
 80020d6:	f004 fbf4 	bl	80068c2 <HAL_UART_Transmit>
	while(1)
	{
		if(strstr((char*)PcData,"RFCCE"))
 80020da:	4929      	ldr	r1, [pc, #164]	; (8002180 <_Z9RFC_Calibv+0xc8>)
 80020dc:	4829      	ldr	r0, [pc, #164]	; (8002184 <_Z9RFC_Calibv+0xcc>)
 80020de:	f007 f9dd 	bl	800949c <strstr>
 80020e2:	4603      	mov	r3, r0
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d027      	beq.n	8002138 <_Z9RFC_Calibv+0x80>
 80020e8:	4b26      	ldr	r3, [pc, #152]	; (8002184 <_Z9RFC_Calibv+0xcc>)
 80020ea:	f8d3 3005 	ldr.w	r3, [r3, #5]
		{
			char str[4];
			memcpy(str,&PcData[5],sizeof(str));
 80020ee:	607b      	str	r3, [r7, #4]
			MinRFC = atoi(str);
 80020f0:	1d3b      	adds	r3, r7, #4
 80020f2:	4618      	mov	r0, r3
 80020f4:	f006 fd04 	bl	8008b00 <atoi>
 80020f8:	4603      	mov	r3, r0
 80020fa:	b29a      	uxth	r2, r3
 80020fc:	4b22      	ldr	r3, [pc, #136]	; (8002188 <_Z9RFC_Calibv+0xd0>)
 80020fe:	801a      	strh	r2, [r3, #0]
 8002100:	4b20      	ldr	r3, [pc, #128]	; (8002184 <_Z9RFC_Calibv+0xcc>)
 8002102:	f8d3 3009 	ldr.w	r3, [r3, #9]
			memcpy(str,&PcData[9],sizeof(str));
 8002106:	607b      	str	r3, [r7, #4]
			MaxRFC = atoi(str);
 8002108:	1d3b      	adds	r3, r7, #4
 800210a:	4618      	mov	r0, r3
 800210c:	f006 fcf8 	bl	8008b00 <atoi>
 8002110:	4603      	mov	r3, r0
 8002112:	b29a      	uxth	r2, r3
 8002114:	4b1d      	ldr	r3, [pc, #116]	; (800218c <_Z9RFC_Calibv+0xd4>)
 8002116:	801a      	strh	r2, [r3, #0]
			break;
 8002118:	bf00      	nop
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&RFCAdcValue, 1);
		sprintf(tx2pcData,">%d\r",RFCAdcValue);
		HAL_UART_Transmit(&huart2, (uint8_t*)tx2pcData, strlen(tx2pcData), 100);
		HAL_Delay(3);
	}
	sprintf(tx2pcData,">Hieu chinh RFC xong\r");
 800211a:	491d      	ldr	r1, [pc, #116]	; (8002190 <_Z9RFC_Calibv+0xd8>)
 800211c:	4816      	ldr	r0, [pc, #88]	; (8002178 <_Z9RFC_Calibv+0xc0>)
 800211e:	f007 f99d 	bl	800945c <siprintf>
	HAL_UART_Transmit(&huart2, (uint8_t*)tx2pcData, strlen(tx2pcData), 100);
 8002122:	4815      	ldr	r0, [pc, #84]	; (8002178 <_Z9RFC_Calibv+0xc0>)
 8002124:	f7fe f85c 	bl	80001e0 <strlen>
 8002128:	4603      	mov	r3, r0
 800212a:	b29a      	uxth	r2, r3
 800212c:	2364      	movs	r3, #100	; 0x64
 800212e:	4912      	ldr	r1, [pc, #72]	; (8002178 <_Z9RFC_Calibv+0xc0>)
 8002130:	4812      	ldr	r0, [pc, #72]	; (800217c <_Z9RFC_Calibv+0xc4>)
 8002132:	f004 fbc6 	bl	80068c2 <HAL_UART_Transmit>
}
 8002136:	e01a      	b.n	800216e <_Z9RFC_Calibv+0xb6>
		HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&RFCAdcValue, 1);
 8002138:	2201      	movs	r2, #1
 800213a:	4916      	ldr	r1, [pc, #88]	; (8002194 <_Z9RFC_Calibv+0xdc>)
 800213c:	4816      	ldr	r0, [pc, #88]	; (8002198 <_Z9RFC_Calibv+0xe0>)
 800213e:	f000 fdc9 	bl	8002cd4 <HAL_ADC_Start_DMA>
		sprintf(tx2pcData,">%d\r",RFCAdcValue);
 8002142:	4b14      	ldr	r3, [pc, #80]	; (8002194 <_Z9RFC_Calibv+0xdc>)
 8002144:	881b      	ldrh	r3, [r3, #0]
 8002146:	b29b      	uxth	r3, r3
 8002148:	461a      	mov	r2, r3
 800214a:	4914      	ldr	r1, [pc, #80]	; (800219c <_Z9RFC_Calibv+0xe4>)
 800214c:	480a      	ldr	r0, [pc, #40]	; (8002178 <_Z9RFC_Calibv+0xc0>)
 800214e:	f007 f985 	bl	800945c <siprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)tx2pcData, strlen(tx2pcData), 100);
 8002152:	4809      	ldr	r0, [pc, #36]	; (8002178 <_Z9RFC_Calibv+0xc0>)
 8002154:	f7fe f844 	bl	80001e0 <strlen>
 8002158:	4603      	mov	r3, r0
 800215a:	b29a      	uxth	r2, r3
 800215c:	2364      	movs	r3, #100	; 0x64
 800215e:	4906      	ldr	r1, [pc, #24]	; (8002178 <_Z9RFC_Calibv+0xc0>)
 8002160:	4806      	ldr	r0, [pc, #24]	; (800217c <_Z9RFC_Calibv+0xc4>)
 8002162:	f004 fbae 	bl	80068c2 <HAL_UART_Transmit>
		HAL_Delay(3);
 8002166:	2003      	movs	r0, #3
 8002168:	f000 fd4c 	bl	8002c04 <HAL_Delay>
	}
 800216c:	e7b5      	b.n	80020da <_Z9RFC_Calibv+0x22>
}
 800216e:	3708      	adds	r7, #8
 8002170:	46bd      	mov	sp, r7
 8002172:	bd80      	pop	{r7, pc}
 8002174:	0800ba90 	.word	0x0800ba90
 8002178:	2000058c 	.word	0x2000058c
 800217c:	200004a8 	.word	0x200004a8
 8002180:	0800baac 	.word	0x0800baac
 8002184:	20000300 	.word	0x20000300
 8002188:	20000004 	.word	0x20000004
 800218c:	20000006 	.word	0x20000006
 8002190:	0800bab4 	.word	0x0800bab4
 8002194:	20000608 	.word	0x20000608
 8002198:	20000364 	.word	0x20000364
 800219c:	0800bacc 	.word	0x0800bacc

080021a0 <myMain>:

int myMain(void)
{
 80021a0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80021a4:	b092      	sub	sp, #72	; 0x48
 80021a6:	af08      	add	r7, sp, #32
	Flash_Assign_Param(&MinRFC, &MaxRFC, MinRFC, MaxRFC);
 80021a8:	4b65      	ldr	r3, [pc, #404]	; (8002340 <myMain+0x1a0>)
 80021aa:	881a      	ldrh	r2, [r3, #0]
 80021ac:	4b65      	ldr	r3, [pc, #404]	; (8002344 <myMain+0x1a4>)
 80021ae:	881b      	ldrh	r3, [r3, #0]
 80021b0:	4964      	ldr	r1, [pc, #400]	; (8002344 <myMain+0x1a4>)
 80021b2:	4863      	ldr	r0, [pc, #396]	; (8002340 <myMain+0x1a0>)
 80021b4:	f7ff fc40 	bl	8001a38 <Flash_Assign_Param>
	// Init values
	Flash_Soft_GetOffset();
 80021b8:	f7ff fcb6 	bl	8001b28 <Flash_Soft_GetOffset>
	RangeADC = MaxRFC - MinRFC;
 80021bc:	4b61      	ldr	r3, [pc, #388]	; (8002344 <myMain+0x1a4>)
 80021be:	881a      	ldrh	r2, [r3, #0]
 80021c0:	4b5f      	ldr	r3, [pc, #380]	; (8002340 <myMain+0x1a0>)
 80021c2:	881b      	ldrh	r3, [r3, #0]
 80021c4:	1ad3      	subs	r3, r2, r3
 80021c6:	b29a      	uxth	r2, r3
 80021c8:	4b5f      	ldr	r3, [pc, #380]	; (8002348 <myMain+0x1a8>)
 80021ca:	801a      	strh	r2, [r3, #0]
	RFC_Factor = 360.0f/RangeADC;
 80021cc:	4b5e      	ldr	r3, [pc, #376]	; (8002348 <myMain+0x1a8>)
 80021ce:	881b      	ldrh	r3, [r3, #0]
 80021d0:	ee07 3a90 	vmov	s15, r3
 80021d4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80021d8:	eddf 6a5c 	vldr	s13, [pc, #368]	; 800234c <myMain+0x1ac>
 80021dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80021e0:	4b5b      	ldr	r3, [pc, #364]	; (8002350 <myMain+0x1b0>)
 80021e2:	edc3 7a00 	vstr	s15, [r3]

	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&RFCAdcValue, 1);
 80021e6:	2201      	movs	r2, #1
 80021e8:	495a      	ldr	r1, [pc, #360]	; (8002354 <myMain+0x1b4>)
 80021ea:	485b      	ldr	r0, [pc, #364]	; (8002358 <myMain+0x1b8>)
 80021ec:	f000 fd72 	bl	8002cd4 <HAL_ADC_Start_DMA>

	HAL_TIM_Base_Start(&htim2);
 80021f0:	485a      	ldr	r0, [pc, #360]	; (800235c <myMain+0x1bc>)
 80021f2:	f003 ff21 	bl	8006038 <HAL_TIM_Base_Start>
	uint32_t t_old = __HAL_TIM_GetCounter(&htim2);
 80021f6:	4b59      	ldr	r3, [pc, #356]	; (800235c <myMain+0x1bc>)
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021fc:	627b      	str	r3, [r7, #36]	; 0x24
	uint16_t init_loops = 50;
 80021fe:	2332      	movs	r3, #50	; 0x32
 8002200:	83fb      	strh	r3, [r7, #30]
	uint16_t num_loop = 0;
 8002202:	2300      	movs	r3, #0
 8002204:	847b      	strh	r3, [r7, #34]	; 0x22
	Roll_IMU = 0;
 8002206:	4b56      	ldr	r3, [pc, #344]	; (8002360 <myMain+0x1c0>)
 8002208:	f04f 0200 	mov.w	r2, #0
 800220c:	601a      	str	r2, [r3, #0]
	uint8_t cnt_trans = 0;
 800220e:	2300      	movs	r3, #0
 8002210:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
	while (1)
	{
		cnt_trans++;
 8002214:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8002218:	3301      	adds	r3, #1
 800221a:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
		if (strstr((char*) PcData, "IMUCS"))
 800221e:	4951      	ldr	r1, [pc, #324]	; (8002364 <myMain+0x1c4>)
 8002220:	4851      	ldr	r0, [pc, #324]	; (8002368 <myMain+0x1c8>)
 8002222:	f007 f93b 	bl	800949c <strstr>
 8002226:	4603      	mov	r3, r0
 8002228:	2b00      	cmp	r3, #0
 800222a:	d022      	beq.n	8002272 <myMain+0xd2>
		{
			sprintf(tx2pcData, ">Bat dau hieu chinh MPU6050\r");
 800222c:	494f      	ldr	r1, [pc, #316]	; (800236c <myMain+0x1cc>)
 800222e:	4850      	ldr	r0, [pc, #320]	; (8002370 <myMain+0x1d0>)
 8002230:	f007 f914 	bl	800945c <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*) tx2pcData, strlen(tx2pcData), 100);
 8002234:	484e      	ldr	r0, [pc, #312]	; (8002370 <myMain+0x1d0>)
 8002236:	f7fd ffd3 	bl	80001e0 <strlen>
 800223a:	4603      	mov	r3, r0
 800223c:	b29a      	uxth	r2, r3
 800223e:	2364      	movs	r3, #100	; 0x64
 8002240:	494b      	ldr	r1, [pc, #300]	; (8002370 <myMain+0x1d0>)
 8002242:	484c      	ldr	r0, [pc, #304]	; (8002374 <myMain+0x1d4>)
 8002244:	f004 fb3d 	bl	80068c2 <HAL_UART_Transmit>
			CalibrateMPU6050();
 8002248:	f7ff fa3e 	bl	80016c8 <CalibrateMPU6050>
			memset(PcData, 0, BUFFER_SIZE);
 800224c:	2264      	movs	r2, #100	; 0x64
 800224e:	2100      	movs	r1, #0
 8002250:	4845      	ldr	r0, [pc, #276]	; (8002368 <myMain+0x1c8>)
 8002252:	f006 fc91 	bl	8008b78 <memset>
			sprintf(tx2pcData, ">Hieu chinh xong\r");
 8002256:	4948      	ldr	r1, [pc, #288]	; (8002378 <myMain+0x1d8>)
 8002258:	4845      	ldr	r0, [pc, #276]	; (8002370 <myMain+0x1d0>)
 800225a:	f007 f8ff 	bl	800945c <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*) tx2pcData, strlen(tx2pcData), 100);
 800225e:	4844      	ldr	r0, [pc, #272]	; (8002370 <myMain+0x1d0>)
 8002260:	f7fd ffbe 	bl	80001e0 <strlen>
 8002264:	4603      	mov	r3, r0
 8002266:	b29a      	uxth	r2, r3
 8002268:	2364      	movs	r3, #100	; 0x64
 800226a:	4941      	ldr	r1, [pc, #260]	; (8002370 <myMain+0x1d0>)
 800226c:	4841      	ldr	r0, [pc, #260]	; (8002374 <myMain+0x1d4>)
 800226e:	f004 fb28 	bl	80068c2 <HAL_UART_Transmit>
		}
		if (strstr((char*) PcData, "RFCCS"))
 8002272:	4942      	ldr	r1, [pc, #264]	; (800237c <myMain+0x1dc>)
 8002274:	483c      	ldr	r0, [pc, #240]	; (8002368 <myMain+0x1c8>)
 8002276:	f007 f911 	bl	800949c <strstr>
 800227a:	4603      	mov	r3, r0
 800227c:	2b00      	cmp	r3, #0
 800227e:	d024      	beq.n	80022ca <myMain+0x12a>
		{
			RFC_Calib();
 8002280:	f7ff ff1a 	bl	80020b8 <_Z9RFC_Calibv>
			memset(PcData, 0, BUFFER_SIZE);
 8002284:	2264      	movs	r2, #100	; 0x64
 8002286:	2100      	movs	r1, #0
 8002288:	4837      	ldr	r0, [pc, #220]	; (8002368 <myMain+0x1c8>)
 800228a:	f006 fc75 	bl	8008b78 <memset>
			Flash_Soft_SetOffset(MinRFC, MaxRFC);
 800228e:	4b2c      	ldr	r3, [pc, #176]	; (8002340 <myMain+0x1a0>)
 8002290:	881b      	ldrh	r3, [r3, #0]
 8002292:	461a      	mov	r2, r3
 8002294:	4b2b      	ldr	r3, [pc, #172]	; (8002344 <myMain+0x1a4>)
 8002296:	881b      	ldrh	r3, [r3, #0]
 8002298:	4619      	mov	r1, r3
 800229a:	4610      	mov	r0, r2
 800229c:	f7ff fbf2 	bl	8001a84 <Flash_Soft_SetOffset>
			RangeADC = MaxRFC - MinRFC;
 80022a0:	4b28      	ldr	r3, [pc, #160]	; (8002344 <myMain+0x1a4>)
 80022a2:	881a      	ldrh	r2, [r3, #0]
 80022a4:	4b26      	ldr	r3, [pc, #152]	; (8002340 <myMain+0x1a0>)
 80022a6:	881b      	ldrh	r3, [r3, #0]
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	b29a      	uxth	r2, r3
 80022ac:	4b26      	ldr	r3, [pc, #152]	; (8002348 <myMain+0x1a8>)
 80022ae:	801a      	strh	r2, [r3, #0]
			RFC_Factor = 360.0f / RangeADC;
 80022b0:	4b25      	ldr	r3, [pc, #148]	; (8002348 <myMain+0x1a8>)
 80022b2:	881b      	ldrh	r3, [r3, #0]
 80022b4:	ee07 3a90 	vmov	s15, r3
 80022b8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80022bc:	eddf 6a23 	vldr	s13, [pc, #140]	; 800234c <myMain+0x1ac>
 80022c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80022c4:	4b22      	ldr	r3, [pc, #136]	; (8002350 <myMain+0x1b0>)
 80022c6:	edc3 7a00 	vstr	s15, [r3]
		}

		if (Read_MPU_Calc(acc, gyr) != HAL_OK)
 80022ca:	492d      	ldr	r1, [pc, #180]	; (8002380 <myMain+0x1e0>)
 80022cc:	482d      	ldr	r0, [pc, #180]	; (8002384 <myMain+0x1e4>)
 80022ce:	f7ff fb19 	bl	8001904 <Read_MPU_Calc>
 80022d2:	4603      	mov	r3, r0
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	bf14      	ite	ne
 80022d8:	2301      	movne	r3, #1
 80022da:	2300      	moveq	r3, #0
 80022dc:	b2db      	uxtb	r3, r3
 80022de:	2b00      	cmp	r3, #0
 80022e0:	f040 80ed 	bne.w	80024be <myMain+0x31e>
			continue;

		HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&RFCAdcValue, 1);
 80022e4:	2201      	movs	r2, #1
 80022e6:	491b      	ldr	r1, [pc, #108]	; (8002354 <myMain+0x1b4>)
 80022e8:	481b      	ldr	r0, [pc, #108]	; (8002358 <myMain+0x1b8>)
 80022ea:	f000 fcf3 	bl	8002cd4 <HAL_ADC_Start_DMA>

		float wz = gyr[2];
 80022ee:	4b24      	ldr	r3, [pc, #144]	; (8002380 <myMain+0x1e0>)
 80022f0:	689b      	ldr	r3, [r3, #8]
 80022f2:	61bb      	str	r3, [r7, #24]
		float gx = acc[1];
 80022f4:	4b23      	ldr	r3, [pc, #140]	; (8002384 <myMain+0x1e4>)
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	617b      	str	r3, [r7, #20]
		float gy = -acc[0];
 80022fa:	4b22      	ldr	r3, [pc, #136]	; (8002384 <myMain+0x1e4>)
 80022fc:	edd3 7a00 	vldr	s15, [r3]
 8002300:	eef1 7a67 	vneg.f32	s15, s15
 8002304:	edc7 7a04 	vstr	s15, [r7, #16]
		if (num_loop < init_loops)
 8002308:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800230a:	8bfb      	ldrh	r3, [r7, #30]
 800230c:	429a      	cmp	r2, r3
 800230e:	d23b      	bcs.n	8002388 <myMain+0x1e8>
		{
			Roll_IMU += atan2(gy, gx);
 8002310:	edd7 0a05 	vldr	s1, [r7, #20]
 8002314:	ed97 0a04 	vldr	s0, [r7, #16]
 8002318:	f7fe fe20 	bl	8000f5c <_ZSt5atan2ff>
 800231c:	eeb0 7a40 	vmov.f32	s14, s0
 8002320:	4b0f      	ldr	r3, [pc, #60]	; (8002360 <myMain+0x1c0>)
 8002322:	edd3 7a00 	vldr	s15, [r3]
 8002326:	ee77 7a27 	vadd.f32	s15, s14, s15
 800232a:	4b0d      	ldr	r3, [pc, #52]	; (8002360 <myMain+0x1c0>)
 800232c:	edc3 7a00 	vstr	s15, [r3]
			t_old = __HAL_TIM_GetCounter(&htim2);
 8002330:	4b0a      	ldr	r3, [pc, #40]	; (800235c <myMain+0x1bc>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002336:	627b      	str	r3, [r7, #36]	; 0x24
			num_loop++;
 8002338:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800233a:	3301      	adds	r3, #1
 800233c:	847b      	strh	r3, [r7, #34]	; 0x22
			continue;
 800233e:	e0bf      	b.n	80024c0 <myMain+0x320>
 8002340:	20000004 	.word	0x20000004
 8002344:	20000006 	.word	0x20000006
 8002348:	20000610 	.word	0x20000610
 800234c:	43b40000 	.word	0x43b40000
 8002350:	2000060c 	.word	0x2000060c
 8002354:	20000608 	.word	0x20000608
 8002358:	20000364 	.word	0x20000364
 800235c:	20000460 	.word	0x20000460
 8002360:	20000550 	.word	0x20000550
 8002364:	0800bad4 	.word	0x0800bad4
 8002368:	20000300 	.word	0x20000300
 800236c:	0800badc 	.word	0x0800badc
 8002370:	2000058c 	.word	0x2000058c
 8002374:	200004a8 	.word	0x200004a8
 8002378:	0800bafc 	.word	0x0800bafc
 800237c:	0800bb10 	.word	0x0800bb10
 8002380:	200005fc 	.word	0x200005fc
 8002384:	200005f0 	.word	0x200005f0
		}
		else if (num_loop == init_loops)
 8002388:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 800238a:	8bfb      	ldrh	r3, [r7, #30]
 800238c:	429a      	cmp	r2, r3
 800238e:	d117      	bne.n	80023c0 <myMain+0x220>
		{
			Roll_IMU /= init_loops;
 8002390:	4b4f      	ldr	r3, [pc, #316]	; (80024d0 <myMain+0x330>)
 8002392:	edd3 6a00 	vldr	s13, [r3]
 8002396:	8bfb      	ldrh	r3, [r7, #30]
 8002398:	ee07 3a90 	vmov	s15, r3
 800239c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80023a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80023a4:	4b4a      	ldr	r3, [pc, #296]	; (80024d0 <myMain+0x330>)
 80023a6:	edc3 7a00 	vstr	s15, [r3]
			Filter.init(Roll_IMU);
 80023aa:	4b49      	ldr	r3, [pc, #292]	; (80024d0 <myMain+0x330>)
 80023ac:	edd3 7a00 	vldr	s15, [r3]
 80023b0:	eeb0 0a67 	vmov.f32	s0, s15
 80023b4:	4847      	ldr	r0, [pc, #284]	; (80024d4 <myMain+0x334>)
 80023b6:	f7fe fea1 	bl	80010fc <_ZN10GradFilter4initEf>
			num_loop++;
 80023ba:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80023bc:	3301      	adds	r3, #1
 80023be:	847b      	strh	r3, [r7, #34]	; 0x22
		}

		uint32_t t_cur = __HAL_TIM_GetCounter(&htim2);
 80023c0:	4b45      	ldr	r3, [pc, #276]	; (80024d8 <myMain+0x338>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023c6:	60fb      	str	r3, [r7, #12]
		T = (t_cur - t_old) * 0.000001;
 80023c8:	68fa      	ldr	r2, [r7, #12]
 80023ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023cc:	1ad3      	subs	r3, r2, r3
 80023ce:	4618      	mov	r0, r3
 80023d0:	f7fe f8a0 	bl	8000514 <__aeabi_ui2d>
 80023d4:	a33c      	add	r3, pc, #240	; (adr r3, 80024c8 <myMain+0x328>)
 80023d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023da:	f7fe f915 	bl	8000608 <__aeabi_dmul>
 80023de:	4602      	mov	r2, r0
 80023e0:	460b      	mov	r3, r1
 80023e2:	4610      	mov	r0, r2
 80023e4:	4619      	mov	r1, r3
 80023e6:	f7fe fbe7 	bl	8000bb8 <__aeabi_d2f>
 80023ea:	4603      	mov	r3, r0
 80023ec:	4a3b      	ldr	r2, [pc, #236]	; (80024dc <myMain+0x33c>)
 80023ee:	6013      	str	r3, [r2, #0]
		t_old = t_cur;
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	627b      	str	r3, [r7, #36]	; 0x24

		Roll_IMU = Filter.update(wz, gx, gy, T);
 80023f4:	4b39      	ldr	r3, [pc, #228]	; (80024dc <myMain+0x33c>)
 80023f6:	edd3 7a00 	vldr	s15, [r3]
 80023fa:	eef0 1a67 	vmov.f32	s3, s15
 80023fe:	ed97 1a04 	vldr	s2, [r7, #16]
 8002402:	edd7 0a05 	vldr	s1, [r7, #20]
 8002406:	ed97 0a06 	vldr	s0, [r7, #24]
 800240a:	4832      	ldr	r0, [pc, #200]	; (80024d4 <myMain+0x334>)
 800240c:	f7fe fe86 	bl	800111c <_ZN10GradFilter6updateEffff>
 8002410:	eef0 7a40 	vmov.f32	s15, s0
 8002414:	4b2e      	ldr	r3, [pc, #184]	; (80024d0 <myMain+0x330>)
 8002416:	edc3 7a00 	vstr	s15, [r3]
		Roll_T = Roll_IMU*(180 / PI) - RFCAngle;
 800241a:	4b31      	ldr	r3, [pc, #196]	; (80024e0 <myMain+0x340>)
 800241c:	edd3 7a00 	vldr	s15, [r3]
 8002420:	eddf 6a30 	vldr	s13, [pc, #192]	; 80024e4 <myMain+0x344>
 8002424:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002428:	4b29      	ldr	r3, [pc, #164]	; (80024d0 <myMain+0x330>)
 800242a:	edd3 7a00 	vldr	s15, [r3]
 800242e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002432:	4b2d      	ldr	r3, [pc, #180]	; (80024e8 <myMain+0x348>)
 8002434:	edd3 7a00 	vldr	s15, [r3]
 8002438:	ee77 7a67 	vsub.f32	s15, s14, s15
 800243c:	4b2b      	ldr	r3, [pc, #172]	; (80024ec <myMain+0x34c>)
 800243e:	edc3 7a00 	vstr	s15, [r3]
		if(cnt_trans >= 1)
 8002442:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 8002446:	2b00      	cmp	r3, #0
 8002448:	f43f aee4 	beq.w	8002214 <myMain+0x74>
		{
			cnt_trans = 0;
 800244c:	2300      	movs	r3, #0
 800244e:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
			sprintf(tx2pcData, ">%.4f|%.4f|%.4f|%.4f|%.4f\r\n", Roll_IMU, wz, gx, gy, T);
 8002452:	4b1f      	ldr	r3, [pc, #124]	; (80024d0 <myMain+0x330>)
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	4618      	mov	r0, r3
 8002458:	f7fe f87e 	bl	8000558 <__aeabi_f2d>
 800245c:	e9c7 0100 	strd	r0, r1, [r7]
 8002460:	69b8      	ldr	r0, [r7, #24]
 8002462:	f7fe f879 	bl	8000558 <__aeabi_f2d>
 8002466:	4604      	mov	r4, r0
 8002468:	460d      	mov	r5, r1
 800246a:	6978      	ldr	r0, [r7, #20]
 800246c:	f7fe f874 	bl	8000558 <__aeabi_f2d>
 8002470:	4680      	mov	r8, r0
 8002472:	4689      	mov	r9, r1
 8002474:	6938      	ldr	r0, [r7, #16]
 8002476:	f7fe f86f 	bl	8000558 <__aeabi_f2d>
 800247a:	4682      	mov	sl, r0
 800247c:	468b      	mov	fp, r1
 800247e:	4b17      	ldr	r3, [pc, #92]	; (80024dc <myMain+0x33c>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	4618      	mov	r0, r3
 8002484:	f7fe f868 	bl	8000558 <__aeabi_f2d>
 8002488:	4602      	mov	r2, r0
 800248a:	460b      	mov	r3, r1
 800248c:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002490:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8002494:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002498:	e9cd 4500 	strd	r4, r5, [sp]
 800249c:	e9d7 2300 	ldrd	r2, r3, [r7]
 80024a0:	4913      	ldr	r1, [pc, #76]	; (80024f0 <myMain+0x350>)
 80024a2:	4814      	ldr	r0, [pc, #80]	; (80024f4 <myMain+0x354>)
 80024a4:	f006 ffda 	bl	800945c <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t*) tx2pcData, strlen(tx2pcData), 100);
 80024a8:	4812      	ldr	r0, [pc, #72]	; (80024f4 <myMain+0x354>)
 80024aa:	f7fd fe99 	bl	80001e0 <strlen>
 80024ae:	4603      	mov	r3, r0
 80024b0:	b29a      	uxth	r2, r3
 80024b2:	2364      	movs	r3, #100	; 0x64
 80024b4:	490f      	ldr	r1, [pc, #60]	; (80024f4 <myMain+0x354>)
 80024b6:	4810      	ldr	r0, [pc, #64]	; (80024f8 <myMain+0x358>)
 80024b8:	f004 fa03 	bl	80068c2 <HAL_UART_Transmit>
 80024bc:	e6aa      	b.n	8002214 <myMain+0x74>
			continue;
 80024be:	bf00      	nop
		}
	}
 80024c0:	e6a8      	b.n	8002214 <myMain+0x74>
 80024c2:	bf00      	nop
 80024c4:	f3af 8000 	nop.w
 80024c8:	a0b5ed8d 	.word	0xa0b5ed8d
 80024cc:	3eb0c6f7 	.word	0x3eb0c6f7
 80024d0:	20000550 	.word	0x20000550
 80024d4:	20000558 	.word	0x20000558
 80024d8:	20000460 	.word	0x20000460
 80024dc:	2000054c 	.word	0x2000054c
 80024e0:	20000000 	.word	0x20000000
 80024e4:	43340000 	.word	0x43340000
 80024e8:	20000614 	.word	0x20000614
 80024ec:	20000554 	.word	0x20000554
 80024f0:	0800bb18 	.word	0x0800bb18
 80024f4:	2000058c 	.word	0x2000058c
 80024f8:	200004a8 	.word	0x200004a8

080024fc <_Z41__static_initialization_and_destruction_0ii>:
}
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b082      	sub	sp, #8
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
 8002504:	6039      	str	r1, [r7, #0]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	2b01      	cmp	r3, #1
 800250a:	d112      	bne.n	8002532 <_Z41__static_initialization_and_destruction_0ii+0x36>
 800250c:	683b      	ldr	r3, [r7, #0]
 800250e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002512:	4293      	cmp	r3, r2
 8002514:	d10d      	bne.n	8002532 <_Z41__static_initialization_and_destruction_0ii+0x36>
GradFilter Filter(15,1,-1);
 8002516:	f04f 31ff 	mov.w	r1, #4294967295
 800251a:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 800251e:	eeb2 0a0e 	vmov.f32	s0, #46	; 0x41700000  15.0
 8002522:	4806      	ldr	r0, [pc, #24]	; (800253c <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8002524:	f7fe fdc4 	bl	80010b0 <_ZN10GradFilterC1Effi>
Kalman RFCKal(0);
 8002528:	ed9f 0a05 	vldr	s0, [pc, #20]	; 8002540 <_Z41__static_initialization_and_destruction_0ii+0x44>
 800252c:	4805      	ldr	r0, [pc, #20]	; (8002544 <_Z41__static_initialization_and_destruction_0ii+0x48>)
 800252e:	f7fe fd59 	bl	8000fe4 <_ZN6KalmanC1Ef>
}
 8002532:	bf00      	nop
 8002534:	3708      	adds	r7, #8
 8002536:	46bd      	mov	sp, r7
 8002538:	bd80      	pop	{r7, pc}
 800253a:	bf00      	nop
 800253c:	20000558 	.word	0x20000558
 8002540:	00000000 	.word	0x00000000
 8002544:	2000057c 	.word	0x2000057c

08002548 <_GLOBAL__sub_I_T>:
 8002548:	b580      	push	{r7, lr}
 800254a:	af00      	add	r7, sp, #0
 800254c:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002550:	2001      	movs	r0, #1
 8002552:	f7ff ffd3 	bl	80024fc <_Z41__static_initialization_and_destruction_0ii>
 8002556:	bd80      	pop	{r7, pc}

08002558 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002558:	b480      	push	{r7}
 800255a:	b083      	sub	sp, #12
 800255c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800255e:	2300      	movs	r3, #0
 8002560:	607b      	str	r3, [r7, #4]
 8002562:	4b10      	ldr	r3, [pc, #64]	; (80025a4 <HAL_MspInit+0x4c>)
 8002564:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002566:	4a0f      	ldr	r2, [pc, #60]	; (80025a4 <HAL_MspInit+0x4c>)
 8002568:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800256c:	6453      	str	r3, [r2, #68]	; 0x44
 800256e:	4b0d      	ldr	r3, [pc, #52]	; (80025a4 <HAL_MspInit+0x4c>)
 8002570:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002572:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002576:	607b      	str	r3, [r7, #4]
 8002578:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800257a:	2300      	movs	r3, #0
 800257c:	603b      	str	r3, [r7, #0]
 800257e:	4b09      	ldr	r3, [pc, #36]	; (80025a4 <HAL_MspInit+0x4c>)
 8002580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002582:	4a08      	ldr	r2, [pc, #32]	; (80025a4 <HAL_MspInit+0x4c>)
 8002584:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002588:	6413      	str	r3, [r2, #64]	; 0x40
 800258a:	4b06      	ldr	r3, [pc, #24]	; (80025a4 <HAL_MspInit+0x4c>)
 800258c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800258e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002592:	603b      	str	r3, [r7, #0]
 8002594:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002596:	bf00      	nop
 8002598:	370c      	adds	r7, #12
 800259a:	46bd      	mov	sp, r7
 800259c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a0:	4770      	bx	lr
 80025a2:	bf00      	nop
 80025a4:	40023800 	.word	0x40023800

080025a8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b08a      	sub	sp, #40	; 0x28
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025b0:	f107 0314 	add.w	r3, r7, #20
 80025b4:	2200      	movs	r2, #0
 80025b6:	601a      	str	r2, [r3, #0]
 80025b8:	605a      	str	r2, [r3, #4]
 80025ba:	609a      	str	r2, [r3, #8]
 80025bc:	60da      	str	r2, [r3, #12]
 80025be:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a2f      	ldr	r2, [pc, #188]	; (8002684 <HAL_ADC_MspInit+0xdc>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d157      	bne.n	800267a <HAL_ADC_MspInit+0xd2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80025ca:	2300      	movs	r3, #0
 80025cc:	613b      	str	r3, [r7, #16]
 80025ce:	4b2e      	ldr	r3, [pc, #184]	; (8002688 <HAL_ADC_MspInit+0xe0>)
 80025d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025d2:	4a2d      	ldr	r2, [pc, #180]	; (8002688 <HAL_ADC_MspInit+0xe0>)
 80025d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80025d8:	6453      	str	r3, [r2, #68]	; 0x44
 80025da:	4b2b      	ldr	r3, [pc, #172]	; (8002688 <HAL_ADC_MspInit+0xe0>)
 80025dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025de:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80025e2:	613b      	str	r3, [r7, #16]
 80025e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025e6:	2300      	movs	r3, #0
 80025e8:	60fb      	str	r3, [r7, #12]
 80025ea:	4b27      	ldr	r3, [pc, #156]	; (8002688 <HAL_ADC_MspInit+0xe0>)
 80025ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025ee:	4a26      	ldr	r2, [pc, #152]	; (8002688 <HAL_ADC_MspInit+0xe0>)
 80025f0:	f043 0301 	orr.w	r3, r3, #1
 80025f4:	6313      	str	r3, [r2, #48]	; 0x30
 80025f6:	4b24      	ldr	r3, [pc, #144]	; (8002688 <HAL_ADC_MspInit+0xe0>)
 80025f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025fa:	f003 0301 	and.w	r3, r3, #1
 80025fe:	60fb      	str	r3, [r7, #12]
 8002600:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002602:	2302      	movs	r3, #2
 8002604:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002606:	2303      	movs	r3, #3
 8002608:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800260a:	2300      	movs	r3, #0
 800260c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800260e:	f107 0314 	add.w	r3, r7, #20
 8002612:	4619      	mov	r1, r3
 8002614:	481d      	ldr	r0, [pc, #116]	; (800268c <HAL_ADC_MspInit+0xe4>)
 8002616:	f001 ff0d 	bl	8004434 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800261a:	4b1d      	ldr	r3, [pc, #116]	; (8002690 <HAL_ADC_MspInit+0xe8>)
 800261c:	4a1d      	ldr	r2, [pc, #116]	; (8002694 <HAL_ADC_MspInit+0xec>)
 800261e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002620:	4b1b      	ldr	r3, [pc, #108]	; (8002690 <HAL_ADC_MspInit+0xe8>)
 8002622:	2200      	movs	r2, #0
 8002624:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002626:	4b1a      	ldr	r3, [pc, #104]	; (8002690 <HAL_ADC_MspInit+0xe8>)
 8002628:	2200      	movs	r2, #0
 800262a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800262c:	4b18      	ldr	r3, [pc, #96]	; (8002690 <HAL_ADC_MspInit+0xe8>)
 800262e:	2200      	movs	r2, #0
 8002630:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002632:	4b17      	ldr	r3, [pc, #92]	; (8002690 <HAL_ADC_MspInit+0xe8>)
 8002634:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002638:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800263a:	4b15      	ldr	r3, [pc, #84]	; (8002690 <HAL_ADC_MspInit+0xe8>)
 800263c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8002640:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002642:	4b13      	ldr	r3, [pc, #76]	; (8002690 <HAL_ADC_MspInit+0xe8>)
 8002644:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002648:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800264a:	4b11      	ldr	r3, [pc, #68]	; (8002690 <HAL_ADC_MspInit+0xe8>)
 800264c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002650:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002652:	4b0f      	ldr	r3, [pc, #60]	; (8002690 <HAL_ADC_MspInit+0xe8>)
 8002654:	2200      	movs	r2, #0
 8002656:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002658:	4b0d      	ldr	r3, [pc, #52]	; (8002690 <HAL_ADC_MspInit+0xe8>)
 800265a:	2200      	movs	r2, #0
 800265c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800265e:	480c      	ldr	r0, [pc, #48]	; (8002690 <HAL_ADC_MspInit+0xe8>)
 8002660:	f000 fffe 	bl	8003660 <HAL_DMA_Init>
 8002664:	4603      	mov	r3, r0
 8002666:	2b00      	cmp	r3, #0
 8002668:	d001      	beq.n	800266e <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 800266a:	f7ff fceb 	bl	8002044 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	4a07      	ldr	r2, [pc, #28]	; (8002690 <HAL_ADC_MspInit+0xe8>)
 8002672:	639a      	str	r2, [r3, #56]	; 0x38
 8002674:	4a06      	ldr	r2, [pc, #24]	; (8002690 <HAL_ADC_MspInit+0xe8>)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800267a:	bf00      	nop
 800267c:	3728      	adds	r7, #40	; 0x28
 800267e:	46bd      	mov	sp, r7
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	40012000 	.word	0x40012000
 8002688:	40023800 	.word	0x40023800
 800268c:	40020000 	.word	0x40020000
 8002690:	200003ac 	.word	0x200003ac
 8002694:	40026410 	.word	0x40026410

08002698 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002698:	b580      	push	{r7, lr}
 800269a:	b08a      	sub	sp, #40	; 0x28
 800269c:	af00      	add	r7, sp, #0
 800269e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026a0:	f107 0314 	add.w	r3, r7, #20
 80026a4:	2200      	movs	r2, #0
 80026a6:	601a      	str	r2, [r3, #0]
 80026a8:	605a      	str	r2, [r3, #4]
 80026aa:	609a      	str	r2, [r3, #8]
 80026ac:	60da      	str	r2, [r3, #12]
 80026ae:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a19      	ldr	r2, [pc, #100]	; (800271c <HAL_I2C_MspInit+0x84>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d12b      	bne.n	8002712 <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026ba:	2300      	movs	r3, #0
 80026bc:	613b      	str	r3, [r7, #16]
 80026be:	4b18      	ldr	r3, [pc, #96]	; (8002720 <HAL_I2C_MspInit+0x88>)
 80026c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026c2:	4a17      	ldr	r2, [pc, #92]	; (8002720 <HAL_I2C_MspInit+0x88>)
 80026c4:	f043 0302 	orr.w	r3, r3, #2
 80026c8:	6313      	str	r3, [r2, #48]	; 0x30
 80026ca:	4b15      	ldr	r3, [pc, #84]	; (8002720 <HAL_I2C_MspInit+0x88>)
 80026cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ce:	f003 0302 	and.w	r3, r3, #2
 80026d2:	613b      	str	r3, [r7, #16]
 80026d4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80026d6:	23c0      	movs	r3, #192	; 0xc0
 80026d8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80026da:	2312      	movs	r3, #18
 80026dc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026de:	2300      	movs	r3, #0
 80026e0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026e2:	2303      	movs	r3, #3
 80026e4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80026e6:	2304      	movs	r3, #4
 80026e8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026ea:	f107 0314 	add.w	r3, r7, #20
 80026ee:	4619      	mov	r1, r3
 80026f0:	480c      	ldr	r0, [pc, #48]	; (8002724 <HAL_I2C_MspInit+0x8c>)
 80026f2:	f001 fe9f 	bl	8004434 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80026f6:	2300      	movs	r3, #0
 80026f8:	60fb      	str	r3, [r7, #12]
 80026fa:	4b09      	ldr	r3, [pc, #36]	; (8002720 <HAL_I2C_MspInit+0x88>)
 80026fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026fe:	4a08      	ldr	r2, [pc, #32]	; (8002720 <HAL_I2C_MspInit+0x88>)
 8002700:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002704:	6413      	str	r3, [r2, #64]	; 0x40
 8002706:	4b06      	ldr	r3, [pc, #24]	; (8002720 <HAL_I2C_MspInit+0x88>)
 8002708:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800270a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800270e:	60fb      	str	r3, [r7, #12]
 8002710:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8002712:	bf00      	nop
 8002714:	3728      	adds	r7, #40	; 0x28
 8002716:	46bd      	mov	sp, r7
 8002718:	bd80      	pop	{r7, pc}
 800271a:	bf00      	nop
 800271c:	40005400 	.word	0x40005400
 8002720:	40023800 	.word	0x40023800
 8002724:	40020400 	.word	0x40020400

08002728 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002728:	b580      	push	{r7, lr}
 800272a:	b084      	sub	sp, #16
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002738:	d115      	bne.n	8002766 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800273a:	2300      	movs	r3, #0
 800273c:	60fb      	str	r3, [r7, #12]
 800273e:	4b0c      	ldr	r3, [pc, #48]	; (8002770 <HAL_TIM_Base_MspInit+0x48>)
 8002740:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002742:	4a0b      	ldr	r2, [pc, #44]	; (8002770 <HAL_TIM_Base_MspInit+0x48>)
 8002744:	f043 0301 	orr.w	r3, r3, #1
 8002748:	6413      	str	r3, [r2, #64]	; 0x40
 800274a:	4b09      	ldr	r3, [pc, #36]	; (8002770 <HAL_TIM_Base_MspInit+0x48>)
 800274c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800274e:	f003 0301 	and.w	r3, r3, #1
 8002752:	60fb      	str	r3, [r7, #12]
 8002754:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8002756:	2200      	movs	r2, #0
 8002758:	2100      	movs	r1, #0
 800275a:	201c      	movs	r0, #28
 800275c:	f000 ff49 	bl	80035f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002760:	201c      	movs	r0, #28
 8002762:	f000 ff62 	bl	800362a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002766:	bf00      	nop
 8002768:	3710      	adds	r7, #16
 800276a:	46bd      	mov	sp, r7
 800276c:	bd80      	pop	{r7, pc}
 800276e:	bf00      	nop
 8002770:	40023800 	.word	0x40023800

08002774 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	b08a      	sub	sp, #40	; 0x28
 8002778:	af00      	add	r7, sp, #0
 800277a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800277c:	f107 0314 	add.w	r3, r7, #20
 8002780:	2200      	movs	r2, #0
 8002782:	601a      	str	r2, [r3, #0]
 8002784:	605a      	str	r2, [r3, #4]
 8002786:	609a      	str	r2, [r3, #8]
 8002788:	60da      	str	r2, [r3, #12]
 800278a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	4a34      	ldr	r2, [pc, #208]	; (8002864 <HAL_UART_MspInit+0xf0>)
 8002792:	4293      	cmp	r3, r2
 8002794:	d161      	bne.n	800285a <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002796:	2300      	movs	r3, #0
 8002798:	613b      	str	r3, [r7, #16]
 800279a:	4b33      	ldr	r3, [pc, #204]	; (8002868 <HAL_UART_MspInit+0xf4>)
 800279c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800279e:	4a32      	ldr	r2, [pc, #200]	; (8002868 <HAL_UART_MspInit+0xf4>)
 80027a0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027a4:	6413      	str	r3, [r2, #64]	; 0x40
 80027a6:	4b30      	ldr	r3, [pc, #192]	; (8002868 <HAL_UART_MspInit+0xf4>)
 80027a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027ae:	613b      	str	r3, [r7, #16]
 80027b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027b2:	2300      	movs	r3, #0
 80027b4:	60fb      	str	r3, [r7, #12]
 80027b6:	4b2c      	ldr	r3, [pc, #176]	; (8002868 <HAL_UART_MspInit+0xf4>)
 80027b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ba:	4a2b      	ldr	r2, [pc, #172]	; (8002868 <HAL_UART_MspInit+0xf4>)
 80027bc:	f043 0301 	orr.w	r3, r3, #1
 80027c0:	6313      	str	r3, [r2, #48]	; 0x30
 80027c2:	4b29      	ldr	r3, [pc, #164]	; (8002868 <HAL_UART_MspInit+0xf4>)
 80027c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027c6:	f003 0301 	and.w	r3, r3, #1
 80027ca:	60fb      	str	r3, [r7, #12]
 80027cc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80027ce:	230c      	movs	r3, #12
 80027d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027d2:	2302      	movs	r3, #2
 80027d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027d6:	2300      	movs	r3, #0
 80027d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80027da:	2303      	movs	r3, #3
 80027dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80027de:	2307      	movs	r3, #7
 80027e0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027e2:	f107 0314 	add.w	r3, r7, #20
 80027e6:	4619      	mov	r1, r3
 80027e8:	4820      	ldr	r0, [pc, #128]	; (800286c <HAL_UART_MspInit+0xf8>)
 80027ea:	f001 fe23 	bl	8004434 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80027ee:	4b20      	ldr	r3, [pc, #128]	; (8002870 <HAL_UART_MspInit+0xfc>)
 80027f0:	4a20      	ldr	r2, [pc, #128]	; (8002874 <HAL_UART_MspInit+0x100>)
 80027f2:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80027f4:	4b1e      	ldr	r3, [pc, #120]	; (8002870 <HAL_UART_MspInit+0xfc>)
 80027f6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80027fa:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80027fc:	4b1c      	ldr	r3, [pc, #112]	; (8002870 <HAL_UART_MspInit+0xfc>)
 80027fe:	2200      	movs	r2, #0
 8002800:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002802:	4b1b      	ldr	r3, [pc, #108]	; (8002870 <HAL_UART_MspInit+0xfc>)
 8002804:	2200      	movs	r2, #0
 8002806:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002808:	4b19      	ldr	r3, [pc, #100]	; (8002870 <HAL_UART_MspInit+0xfc>)
 800280a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800280e:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002810:	4b17      	ldr	r3, [pc, #92]	; (8002870 <HAL_UART_MspInit+0xfc>)
 8002812:	2200      	movs	r2, #0
 8002814:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002816:	4b16      	ldr	r3, [pc, #88]	; (8002870 <HAL_UART_MspInit+0xfc>)
 8002818:	2200      	movs	r2, #0
 800281a:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800281c:	4b14      	ldr	r3, [pc, #80]	; (8002870 <HAL_UART_MspInit+0xfc>)
 800281e:	2200      	movs	r2, #0
 8002820:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002822:	4b13      	ldr	r3, [pc, #76]	; (8002870 <HAL_UART_MspInit+0xfc>)
 8002824:	2200      	movs	r2, #0
 8002826:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002828:	4b11      	ldr	r3, [pc, #68]	; (8002870 <HAL_UART_MspInit+0xfc>)
 800282a:	2200      	movs	r2, #0
 800282c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800282e:	4810      	ldr	r0, [pc, #64]	; (8002870 <HAL_UART_MspInit+0xfc>)
 8002830:	f000 ff16 	bl	8003660 <HAL_DMA_Init>
 8002834:	4603      	mov	r3, r0
 8002836:	2b00      	cmp	r3, #0
 8002838:	d001      	beq.n	800283e <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 800283a:	f7ff fc03 	bl	8002044 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	4a0b      	ldr	r2, [pc, #44]	; (8002870 <HAL_UART_MspInit+0xfc>)
 8002842:	639a      	str	r2, [r3, #56]	; 0x38
 8002844:	4a0a      	ldr	r2, [pc, #40]	; (8002870 <HAL_UART_MspInit+0xfc>)
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800284a:	2200      	movs	r2, #0
 800284c:	2100      	movs	r1, #0
 800284e:	2026      	movs	r0, #38	; 0x26
 8002850:	f000 fecf 	bl	80035f2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002854:	2026      	movs	r0, #38	; 0x26
 8002856:	f000 fee8 	bl	800362a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800285a:	bf00      	nop
 800285c:	3728      	adds	r7, #40	; 0x28
 800285e:	46bd      	mov	sp, r7
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	40004400 	.word	0x40004400
 8002868:	40023800 	.word	0x40023800
 800286c:	40020000 	.word	0x40020000
 8002870:	200004ec 	.word	0x200004ec
 8002874:	40026088 	.word	0x40026088

08002878 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002878:	b480      	push	{r7}
 800287a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800287c:	e7fe      	b.n	800287c <NMI_Handler+0x4>

0800287e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800287e:	b480      	push	{r7}
 8002880:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002882:	e7fe      	b.n	8002882 <HardFault_Handler+0x4>

08002884 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002884:	b480      	push	{r7}
 8002886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002888:	e7fe      	b.n	8002888 <MemManage_Handler+0x4>

0800288a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800288a:	b480      	push	{r7}
 800288c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800288e:	e7fe      	b.n	800288e <BusFault_Handler+0x4>

08002890 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002890:	b480      	push	{r7}
 8002892:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002894:	e7fe      	b.n	8002894 <UsageFault_Handler+0x4>

08002896 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002896:	b480      	push	{r7}
 8002898:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800289a:	bf00      	nop
 800289c:	46bd      	mov	sp, r7
 800289e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a2:	4770      	bx	lr

080028a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80028a4:	b480      	push	{r7}
 80028a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80028a8:	bf00      	nop
 80028aa:	46bd      	mov	sp, r7
 80028ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b0:	4770      	bx	lr

080028b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80028b2:	b480      	push	{r7}
 80028b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80028b6:	bf00      	nop
 80028b8:	46bd      	mov	sp, r7
 80028ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028be:	4770      	bx	lr

080028c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028c0:	b580      	push	{r7, lr}
 80028c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028c4:	f000 f97e 	bl	8002bc4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028c8:	bf00      	nop
 80028ca:	bd80      	pop	{r7, pc}

080028cc <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 80028d0:	4802      	ldr	r0, [pc, #8]	; (80028dc <DMA1_Stream5_IRQHandler+0x10>)
 80028d2:	f001 f85d 	bl	8003990 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 80028d6:	bf00      	nop
 80028d8:	bd80      	pop	{r7, pc}
 80028da:	bf00      	nop
 80028dc:	200004ec 	.word	0x200004ec

080028e0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80028e4:	4802      	ldr	r0, [pc, #8]	; (80028f0 <TIM2_IRQHandler+0x10>)
 80028e6:	f003 fc01 	bl	80060ec <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80028ea:	bf00      	nop
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	20000460 	.word	0x20000460

080028f4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80028f8:	4802      	ldr	r0, [pc, #8]	; (8002904 <USART2_IRQHandler+0x10>)
 80028fa:	f004 f8d9 	bl	8006ab0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80028fe:	bf00      	nop
 8002900:	bd80      	pop	{r7, pc}
 8002902:	bf00      	nop
 8002904:	200004a8 	.word	0x200004a8

08002908 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800290c:	4802      	ldr	r0, [pc, #8]	; (8002918 <DMA2_Stream0_IRQHandler+0x10>)
 800290e:	f001 f83f 	bl	8003990 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002912:	bf00      	nop
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop
 8002918:	200003ac 	.word	0x200003ac

0800291c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800291c:	b480      	push	{r7}
 800291e:	af00      	add	r7, sp, #0
	return 1;
 8002920:	2301      	movs	r3, #1
}
 8002922:	4618      	mov	r0, r3
 8002924:	46bd      	mov	sp, r7
 8002926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292a:	4770      	bx	lr

0800292c <_kill>:

int _kill(int pid, int sig)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b082      	sub	sp, #8
 8002930:	af00      	add	r7, sp, #0
 8002932:	6078      	str	r0, [r7, #4]
 8002934:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002936:	f006 f8e7 	bl	8008b08 <__errno>
 800293a:	4603      	mov	r3, r0
 800293c:	2216      	movs	r2, #22
 800293e:	601a      	str	r2, [r3, #0]
	return -1;
 8002940:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002944:	4618      	mov	r0, r3
 8002946:	3708      	adds	r7, #8
 8002948:	46bd      	mov	sp, r7
 800294a:	bd80      	pop	{r7, pc}

0800294c <_exit>:

void _exit (int status)
{
 800294c:	b580      	push	{r7, lr}
 800294e:	b082      	sub	sp, #8
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002954:	f04f 31ff 	mov.w	r1, #4294967295
 8002958:	6878      	ldr	r0, [r7, #4]
 800295a:	f7ff ffe7 	bl	800292c <_kill>
	while (1) {}		/* Make sure we hang here */
 800295e:	e7fe      	b.n	800295e <_exit+0x12>

08002960 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	b086      	sub	sp, #24
 8002964:	af00      	add	r7, sp, #0
 8002966:	60f8      	str	r0, [r7, #12]
 8002968:	60b9      	str	r1, [r7, #8]
 800296a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800296c:	2300      	movs	r3, #0
 800296e:	617b      	str	r3, [r7, #20]
 8002970:	e00a      	b.n	8002988 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002972:	f3af 8000 	nop.w
 8002976:	4601      	mov	r1, r0
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	1c5a      	adds	r2, r3, #1
 800297c:	60ba      	str	r2, [r7, #8]
 800297e:	b2ca      	uxtb	r2, r1
 8002980:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002982:	697b      	ldr	r3, [r7, #20]
 8002984:	3301      	adds	r3, #1
 8002986:	617b      	str	r3, [r7, #20]
 8002988:	697a      	ldr	r2, [r7, #20]
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	429a      	cmp	r2, r3
 800298e:	dbf0      	blt.n	8002972 <_read+0x12>
	}

return len;
 8002990:	687b      	ldr	r3, [r7, #4]
}
 8002992:	4618      	mov	r0, r3
 8002994:	3718      	adds	r7, #24
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}

0800299a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800299a:	b580      	push	{r7, lr}
 800299c:	b086      	sub	sp, #24
 800299e:	af00      	add	r7, sp, #0
 80029a0:	60f8      	str	r0, [r7, #12]
 80029a2:	60b9      	str	r1, [r7, #8]
 80029a4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029a6:	2300      	movs	r3, #0
 80029a8:	617b      	str	r3, [r7, #20]
 80029aa:	e009      	b.n	80029c0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80029ac:	68bb      	ldr	r3, [r7, #8]
 80029ae:	1c5a      	adds	r2, r3, #1
 80029b0:	60ba      	str	r2, [r7, #8]
 80029b2:	781b      	ldrb	r3, [r3, #0]
 80029b4:	4618      	mov	r0, r3
 80029b6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029ba:	697b      	ldr	r3, [r7, #20]
 80029bc:	3301      	adds	r3, #1
 80029be:	617b      	str	r3, [r7, #20]
 80029c0:	697a      	ldr	r2, [r7, #20]
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	429a      	cmp	r2, r3
 80029c6:	dbf1      	blt.n	80029ac <_write+0x12>
	}
	return len;
 80029c8:	687b      	ldr	r3, [r7, #4]
}
 80029ca:	4618      	mov	r0, r3
 80029cc:	3718      	adds	r7, #24
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}

080029d2 <_close>:

int _close(int file)
{
 80029d2:	b480      	push	{r7}
 80029d4:	b083      	sub	sp, #12
 80029d6:	af00      	add	r7, sp, #0
 80029d8:	6078      	str	r0, [r7, #4]
	return -1;
 80029da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80029de:	4618      	mov	r0, r3
 80029e0:	370c      	adds	r7, #12
 80029e2:	46bd      	mov	sp, r7
 80029e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e8:	4770      	bx	lr

080029ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80029ea:	b480      	push	{r7}
 80029ec:	b083      	sub	sp, #12
 80029ee:	af00      	add	r7, sp, #0
 80029f0:	6078      	str	r0, [r7, #4]
 80029f2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80029f4:	683b      	ldr	r3, [r7, #0]
 80029f6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80029fa:	605a      	str	r2, [r3, #4]
	return 0;
 80029fc:	2300      	movs	r3, #0
}
 80029fe:	4618      	mov	r0, r3
 8002a00:	370c      	adds	r7, #12
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr

08002a0a <_isatty>:

int _isatty(int file)
{
 8002a0a:	b480      	push	{r7}
 8002a0c:	b083      	sub	sp, #12
 8002a0e:	af00      	add	r7, sp, #0
 8002a10:	6078      	str	r0, [r7, #4]
	return 1;
 8002a12:	2301      	movs	r3, #1
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	370c      	adds	r7, #12
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1e:	4770      	bx	lr

08002a20 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b085      	sub	sp, #20
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	60f8      	str	r0, [r7, #12]
 8002a28:	60b9      	str	r1, [r7, #8]
 8002a2a:	607a      	str	r2, [r7, #4]
	return 0;
 8002a2c:	2300      	movs	r3, #0
}
 8002a2e:	4618      	mov	r0, r3
 8002a30:	3714      	adds	r7, #20
 8002a32:	46bd      	mov	sp, r7
 8002a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a38:	4770      	bx	lr
	...

08002a3c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b086      	sub	sp, #24
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a44:	4a14      	ldr	r2, [pc, #80]	; (8002a98 <_sbrk+0x5c>)
 8002a46:	4b15      	ldr	r3, [pc, #84]	; (8002a9c <_sbrk+0x60>)
 8002a48:	1ad3      	subs	r3, r2, r3
 8002a4a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a4c:	697b      	ldr	r3, [r7, #20]
 8002a4e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a50:	4b13      	ldr	r3, [pc, #76]	; (8002aa0 <_sbrk+0x64>)
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d102      	bne.n	8002a5e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a58:	4b11      	ldr	r3, [pc, #68]	; (8002aa0 <_sbrk+0x64>)
 8002a5a:	4a12      	ldr	r2, [pc, #72]	; (8002aa4 <_sbrk+0x68>)
 8002a5c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a5e:	4b10      	ldr	r3, [pc, #64]	; (8002aa0 <_sbrk+0x64>)
 8002a60:	681a      	ldr	r2, [r3, #0]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	4413      	add	r3, r2
 8002a66:	693a      	ldr	r2, [r7, #16]
 8002a68:	429a      	cmp	r2, r3
 8002a6a:	d207      	bcs.n	8002a7c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a6c:	f006 f84c 	bl	8008b08 <__errno>
 8002a70:	4603      	mov	r3, r0
 8002a72:	220c      	movs	r2, #12
 8002a74:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a76:	f04f 33ff 	mov.w	r3, #4294967295
 8002a7a:	e009      	b.n	8002a90 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002a7c:	4b08      	ldr	r3, [pc, #32]	; (8002aa0 <_sbrk+0x64>)
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002a82:	4b07      	ldr	r3, [pc, #28]	; (8002aa0 <_sbrk+0x64>)
 8002a84:	681a      	ldr	r2, [r3, #0]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	4413      	add	r3, r2
 8002a8a:	4a05      	ldr	r2, [pc, #20]	; (8002aa0 <_sbrk+0x64>)
 8002a8c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
}
 8002a90:	4618      	mov	r0, r3
 8002a92:	3718      	adds	r7, #24
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}
 8002a98:	20020000 	.word	0x20020000
 8002a9c:	00000400 	.word	0x00000400
 8002aa0:	20000618 	.word	0x20000618
 8002aa4:	20000650 	.word	0x20000650

08002aa8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002aac:	4b06      	ldr	r3, [pc, #24]	; (8002ac8 <SystemInit+0x20>)
 8002aae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ab2:	4a05      	ldr	r2, [pc, #20]	; (8002ac8 <SystemInit+0x20>)
 8002ab4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002ab8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002abc:	bf00      	nop
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac4:	4770      	bx	lr
 8002ac6:	bf00      	nop
 8002ac8:	e000ed00 	.word	0xe000ed00

08002acc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002acc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002b04 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002ad0:	480d      	ldr	r0, [pc, #52]	; (8002b08 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002ad2:	490e      	ldr	r1, [pc, #56]	; (8002b0c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002ad4:	4a0e      	ldr	r2, [pc, #56]	; (8002b10 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002ad6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002ad8:	e002      	b.n	8002ae0 <LoopCopyDataInit>

08002ada <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002ada:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002adc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002ade:	3304      	adds	r3, #4

08002ae0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ae0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ae2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ae4:	d3f9      	bcc.n	8002ada <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ae6:	4a0b      	ldr	r2, [pc, #44]	; (8002b14 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002ae8:	4c0b      	ldr	r4, [pc, #44]	; (8002b18 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002aea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002aec:	e001      	b.n	8002af2 <LoopFillZerobss>

08002aee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002aee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002af0:	3204      	adds	r2, #4

08002af2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002af2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002af4:	d3fb      	bcc.n	8002aee <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002af6:	f7ff ffd7 	bl	8002aa8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002afa:	f006 f80b 	bl	8008b14 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002afe:	f7ff f8ab 	bl	8001c58 <main>
  bx  lr    
 8002b02:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002b04:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002b08:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b0c:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002b10:	0800c350 	.word	0x0800c350
  ldr r2, =_sbss
 8002b14:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8002b18:	20000650 	.word	0x20000650

08002b1c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b1c:	e7fe      	b.n	8002b1c <ADC_IRQHandler>
	...

08002b20 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002b24:	4b0e      	ldr	r3, [pc, #56]	; (8002b60 <HAL_Init+0x40>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	4a0d      	ldr	r2, [pc, #52]	; (8002b60 <HAL_Init+0x40>)
 8002b2a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b2e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002b30:	4b0b      	ldr	r3, [pc, #44]	; (8002b60 <HAL_Init+0x40>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a0a      	ldr	r2, [pc, #40]	; (8002b60 <HAL_Init+0x40>)
 8002b36:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002b3a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b3c:	4b08      	ldr	r3, [pc, #32]	; (8002b60 <HAL_Init+0x40>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a07      	ldr	r2, [pc, #28]	; (8002b60 <HAL_Init+0x40>)
 8002b42:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b46:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b48:	2003      	movs	r0, #3
 8002b4a:	f000 fd47 	bl	80035dc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b4e:	200f      	movs	r0, #15
 8002b50:	f000 f808 	bl	8002b64 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b54:	f7ff fd00 	bl	8002558 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b58:	2300      	movs	r3, #0
}
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	bf00      	nop
 8002b60:	40023c00 	.word	0x40023c00

08002b64 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b082      	sub	sp, #8
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b6c:	4b12      	ldr	r3, [pc, #72]	; (8002bb8 <HAL_InitTick+0x54>)
 8002b6e:	681a      	ldr	r2, [r3, #0]
 8002b70:	4b12      	ldr	r3, [pc, #72]	; (8002bbc <HAL_InitTick+0x58>)
 8002b72:	781b      	ldrb	r3, [r3, #0]
 8002b74:	4619      	mov	r1, r3
 8002b76:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b7a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b82:	4618      	mov	r0, r3
 8002b84:	f000 fd5f 	bl	8003646 <HAL_SYSTICK_Config>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d001      	beq.n	8002b92 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e00e      	b.n	8002bb0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2b0f      	cmp	r3, #15
 8002b96:	d80a      	bhi.n	8002bae <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b98:	2200      	movs	r2, #0
 8002b9a:	6879      	ldr	r1, [r7, #4]
 8002b9c:	f04f 30ff 	mov.w	r0, #4294967295
 8002ba0:	f000 fd27 	bl	80035f2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002ba4:	4a06      	ldr	r2, [pc, #24]	; (8002bc0 <HAL_InitTick+0x5c>)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002baa:	2300      	movs	r3, #0
 8002bac:	e000      	b.n	8002bb0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
}
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	3708      	adds	r7, #8
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}
 8002bb8:	20000008 	.word	0x20000008
 8002bbc:	20000010 	.word	0x20000010
 8002bc0:	2000000c 	.word	0x2000000c

08002bc4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002bc4:	b480      	push	{r7}
 8002bc6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002bc8:	4b06      	ldr	r3, [pc, #24]	; (8002be4 <HAL_IncTick+0x20>)
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	461a      	mov	r2, r3
 8002bce:	4b06      	ldr	r3, [pc, #24]	; (8002be8 <HAL_IncTick+0x24>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4413      	add	r3, r2
 8002bd4:	4a04      	ldr	r2, [pc, #16]	; (8002be8 <HAL_IncTick+0x24>)
 8002bd6:	6013      	str	r3, [r2, #0]
}
 8002bd8:	bf00      	nop
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be0:	4770      	bx	lr
 8002be2:	bf00      	nop
 8002be4:	20000010 	.word	0x20000010
 8002be8:	2000061c 	.word	0x2000061c

08002bec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002bec:	b480      	push	{r7}
 8002bee:	af00      	add	r7, sp, #0
  return uwTick;
 8002bf0:	4b03      	ldr	r3, [pc, #12]	; (8002c00 <HAL_GetTick+0x14>)
 8002bf2:	681b      	ldr	r3, [r3, #0]
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	46bd      	mov	sp, r7
 8002bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfc:	4770      	bx	lr
 8002bfe:	bf00      	nop
 8002c00:	2000061c 	.word	0x2000061c

08002c04 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b084      	sub	sp, #16
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002c0c:	f7ff ffee 	bl	8002bec <HAL_GetTick>
 8002c10:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c1c:	d005      	beq.n	8002c2a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002c1e:	4b0a      	ldr	r3, [pc, #40]	; (8002c48 <HAL_Delay+0x44>)
 8002c20:	781b      	ldrb	r3, [r3, #0]
 8002c22:	461a      	mov	r2, r3
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	4413      	add	r3, r2
 8002c28:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002c2a:	bf00      	nop
 8002c2c:	f7ff ffde 	bl	8002bec <HAL_GetTick>
 8002c30:	4602      	mov	r2, r0
 8002c32:	68bb      	ldr	r3, [r7, #8]
 8002c34:	1ad3      	subs	r3, r2, r3
 8002c36:	68fa      	ldr	r2, [r7, #12]
 8002c38:	429a      	cmp	r2, r3
 8002c3a:	d8f7      	bhi.n	8002c2c <HAL_Delay+0x28>
  {
  }
}
 8002c3c:	bf00      	nop
 8002c3e:	bf00      	nop
 8002c40:	3710      	adds	r7, #16
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}
 8002c46:	bf00      	nop
 8002c48:	20000010 	.word	0x20000010

08002c4c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b084      	sub	sp, #16
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c54:	2300      	movs	r3, #0
 8002c56:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d101      	bne.n	8002c62 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002c5e:	2301      	movs	r3, #1
 8002c60:	e033      	b.n	8002cca <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c66:	2b00      	cmp	r3, #0
 8002c68:	d109      	bne.n	8002c7e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c6a:	6878      	ldr	r0, [r7, #4]
 8002c6c:	f7ff fc9c 	bl	80025a8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2200      	movs	r2, #0
 8002c74:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c82:	f003 0310 	and.w	r3, r3, #16
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d118      	bne.n	8002cbc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c8e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002c92:	f023 0302 	bic.w	r3, r3, #2
 8002c96:	f043 0202 	orr.w	r2, r3, #2
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002c9e:	6878      	ldr	r0, [r7, #4]
 8002ca0:	f000 fa4e 	bl	8003140 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cae:	f023 0303 	bic.w	r3, r3, #3
 8002cb2:	f043 0201 	orr.w	r2, r3, #1
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	641a      	str	r2, [r3, #64]	; 0x40
 8002cba:	e001      	b.n	8002cc0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2200      	movs	r2, #0
 8002cc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002cc8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	3710      	adds	r7, #16
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	bd80      	pop	{r7, pc}
	...

08002cd4 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b086      	sub	sp, #24
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	60f8      	str	r0, [r7, #12]
 8002cdc:	60b9      	str	r1, [r7, #8]
 8002cde:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002ce0:	2300      	movs	r3, #0
 8002ce2:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002cea:	2b01      	cmp	r3, #1
 8002cec:	d101      	bne.n	8002cf2 <HAL_ADC_Start_DMA+0x1e>
 8002cee:	2302      	movs	r3, #2
 8002cf0:	e0ce      	b.n	8002e90 <HAL_ADC_Start_DMA+0x1bc>
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	2201      	movs	r2, #1
 8002cf6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	f003 0301 	and.w	r3, r3, #1
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d018      	beq.n	8002d3a <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	689a      	ldr	r2, [r3, #8]
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	f042 0201 	orr.w	r2, r2, #1
 8002d16:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002d18:	4b5f      	ldr	r3, [pc, #380]	; (8002e98 <HAL_ADC_Start_DMA+0x1c4>)
 8002d1a:	681b      	ldr	r3, [r3, #0]
 8002d1c:	4a5f      	ldr	r2, [pc, #380]	; (8002e9c <HAL_ADC_Start_DMA+0x1c8>)
 8002d1e:	fba2 2303 	umull	r2, r3, r2, r3
 8002d22:	0c9a      	lsrs	r2, r3, #18
 8002d24:	4613      	mov	r3, r2
 8002d26:	005b      	lsls	r3, r3, #1
 8002d28:	4413      	add	r3, r2
 8002d2a:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002d2c:	e002      	b.n	8002d34 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002d2e:	693b      	ldr	r3, [r7, #16]
 8002d30:	3b01      	subs	r3, #1
 8002d32:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002d34:	693b      	ldr	r3, [r7, #16]
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d1f9      	bne.n	8002d2e <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	689b      	ldr	r3, [r3, #8]
 8002d40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002d44:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002d48:	d107      	bne.n	8002d5a <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	689a      	ldr	r2, [r3, #8]
 8002d50:	68fb      	ldr	r3, [r7, #12]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002d58:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	689b      	ldr	r3, [r3, #8]
 8002d60:	f003 0301 	and.w	r3, r3, #1
 8002d64:	2b01      	cmp	r3, #1
 8002d66:	f040 8086 	bne.w	8002e76 <HAL_ADC_Start_DMA+0x1a2>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d6e:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002d72:	f023 0301 	bic.w	r3, r3, #1
 8002d76:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002d7a:	68fb      	ldr	r3, [r7, #12]
 8002d7c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	685b      	ldr	r3, [r3, #4]
 8002d84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d88:	2b00      	cmp	r3, #0
 8002d8a:	d007      	beq.n	8002d9c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d90:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002d94:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002da0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002da4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002da8:	d106      	bne.n	8002db8 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dae:	f023 0206 	bic.w	r2, r3, #6
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	645a      	str	r2, [r3, #68]	; 0x44
 8002db6:	e002      	b.n	8002dbe <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	2200      	movs	r2, #0
 8002dbc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002dbe:	68fb      	ldr	r3, [r7, #12]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002dc6:	4b36      	ldr	r3, [pc, #216]	; (8002ea0 <HAL_ADC_Start_DMA+0x1cc>)
 8002dc8:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dce:	4a35      	ldr	r2, [pc, #212]	; (8002ea4 <HAL_ADC_Start_DMA+0x1d0>)
 8002dd0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dd6:	4a34      	ldr	r2, [pc, #208]	; (8002ea8 <HAL_ADC_Start_DMA+0x1d4>)
 8002dd8:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dde:	4a33      	ldr	r2, [pc, #204]	; (8002eac <HAL_ADC_Start_DMA+0x1d8>)
 8002de0:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002dea:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	685a      	ldr	r2, [r3, #4]
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002dfa:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	689a      	ldr	r2, [r3, #8]
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002e0a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	334c      	adds	r3, #76	; 0x4c
 8002e16:	4619      	mov	r1, r3
 8002e18:	68ba      	ldr	r2, [r7, #8]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	f000 fcce 	bl	80037bc <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002e20:	697b      	ldr	r3, [r7, #20]
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	f003 031f 	and.w	r3, r3, #31
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d10f      	bne.n	8002e4c <HAL_ADC_Start_DMA+0x178>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d129      	bne.n	8002e8e <HAL_ADC_Start_DMA+0x1ba>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	689a      	ldr	r2, [r3, #8]
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002e48:	609a      	str	r2, [r3, #8]
 8002e4a:	e020      	b.n	8002e8e <HAL_ADC_Start_DMA+0x1ba>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a17      	ldr	r2, [pc, #92]	; (8002eb0 <HAL_ADC_Start_DMA+0x1dc>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d11b      	bne.n	8002e8e <HAL_ADC_Start_DMA+0x1ba>
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	689b      	ldr	r3, [r3, #8]
 8002e5c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d114      	bne.n	8002e8e <HAL_ADC_Start_DMA+0x1ba>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002e64:	68fb      	ldr	r3, [r7, #12]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	689a      	ldr	r2, [r3, #8]
 8002e6a:	68fb      	ldr	r3, [r7, #12]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002e72:	609a      	str	r2, [r3, #8]
 8002e74:	e00b      	b.n	8002e8e <HAL_ADC_Start_DMA+0x1ba>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e7a:	f043 0210 	orr.w	r2, r3, #16
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e82:	68fb      	ldr	r3, [r7, #12]
 8002e84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e86:	f043 0201 	orr.w	r2, r3, #1
 8002e8a:	68fb      	ldr	r3, [r7, #12]
 8002e8c:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002e8e:	2300      	movs	r3, #0
}
 8002e90:	4618      	mov	r0, r3
 8002e92:	3718      	adds	r7, #24
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}
 8002e98:	20000008 	.word	0x20000008
 8002e9c:	431bde83 	.word	0x431bde83
 8002ea0:	40012300 	.word	0x40012300
 8002ea4:	08003339 	.word	0x08003339
 8002ea8:	080033f3 	.word	0x080033f3
 8002eac:	0800340f 	.word	0x0800340f
 8002eb0:	40012000 	.word	0x40012000

08002eb4 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b083      	sub	sp, #12
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002ebc:	bf00      	nop
 8002ebe:	370c      	adds	r7, #12
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec6:	4770      	bx	lr

08002ec8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002ec8:	b480      	push	{r7}
 8002eca:	b083      	sub	sp, #12
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002ed0:	bf00      	nop
 8002ed2:	370c      	adds	r7, #12
 8002ed4:	46bd      	mov	sp, r7
 8002ed6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eda:	4770      	bx	lr

08002edc <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002edc:	b480      	push	{r7}
 8002ede:	b085      	sub	sp, #20
 8002ee0:	af00      	add	r7, sp, #0
 8002ee2:	6078      	str	r0, [r7, #4]
 8002ee4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ef0:	2b01      	cmp	r3, #1
 8002ef2:	d101      	bne.n	8002ef8 <HAL_ADC_ConfigChannel+0x1c>
 8002ef4:	2302      	movs	r3, #2
 8002ef6:	e113      	b.n	8003120 <HAL_ADC_ConfigChannel+0x244>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	2201      	movs	r2, #1
 8002efc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	2b09      	cmp	r3, #9
 8002f06:	d925      	bls.n	8002f54 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	681b      	ldr	r3, [r3, #0]
 8002f0c:	68d9      	ldr	r1, [r3, #12]
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	b29b      	uxth	r3, r3
 8002f14:	461a      	mov	r2, r3
 8002f16:	4613      	mov	r3, r2
 8002f18:	005b      	lsls	r3, r3, #1
 8002f1a:	4413      	add	r3, r2
 8002f1c:	3b1e      	subs	r3, #30
 8002f1e:	2207      	movs	r2, #7
 8002f20:	fa02 f303 	lsl.w	r3, r2, r3
 8002f24:	43da      	mvns	r2, r3
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	400a      	ands	r2, r1
 8002f2c:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	68d9      	ldr	r1, [r3, #12]
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	689a      	ldr	r2, [r3, #8]
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	b29b      	uxth	r3, r3
 8002f3e:	4618      	mov	r0, r3
 8002f40:	4603      	mov	r3, r0
 8002f42:	005b      	lsls	r3, r3, #1
 8002f44:	4403      	add	r3, r0
 8002f46:	3b1e      	subs	r3, #30
 8002f48:	409a      	lsls	r2, r3
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	430a      	orrs	r2, r1
 8002f50:	60da      	str	r2, [r3, #12]
 8002f52:	e022      	b.n	8002f9a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	6919      	ldr	r1, [r3, #16]
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	b29b      	uxth	r3, r3
 8002f60:	461a      	mov	r2, r3
 8002f62:	4613      	mov	r3, r2
 8002f64:	005b      	lsls	r3, r3, #1
 8002f66:	4413      	add	r3, r2
 8002f68:	2207      	movs	r2, #7
 8002f6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f6e:	43da      	mvns	r2, r3
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	400a      	ands	r2, r1
 8002f76:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	6919      	ldr	r1, [r3, #16]
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	689a      	ldr	r2, [r3, #8]
 8002f82:	683b      	ldr	r3, [r7, #0]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	b29b      	uxth	r3, r3
 8002f88:	4618      	mov	r0, r3
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	005b      	lsls	r3, r3, #1
 8002f8e:	4403      	add	r3, r0
 8002f90:	409a      	lsls	r2, r3
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	430a      	orrs	r2, r1
 8002f98:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	2b06      	cmp	r3, #6
 8002fa0:	d824      	bhi.n	8002fec <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002fa8:	683b      	ldr	r3, [r7, #0]
 8002faa:	685a      	ldr	r2, [r3, #4]
 8002fac:	4613      	mov	r3, r2
 8002fae:	009b      	lsls	r3, r3, #2
 8002fb0:	4413      	add	r3, r2
 8002fb2:	3b05      	subs	r3, #5
 8002fb4:	221f      	movs	r2, #31
 8002fb6:	fa02 f303 	lsl.w	r3, r2, r3
 8002fba:	43da      	mvns	r2, r3
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	400a      	ands	r2, r1
 8002fc2:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002fca:	683b      	ldr	r3, [r7, #0]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	b29b      	uxth	r3, r3
 8002fd0:	4618      	mov	r0, r3
 8002fd2:	683b      	ldr	r3, [r7, #0]
 8002fd4:	685a      	ldr	r2, [r3, #4]
 8002fd6:	4613      	mov	r3, r2
 8002fd8:	009b      	lsls	r3, r3, #2
 8002fda:	4413      	add	r3, r2
 8002fdc:	3b05      	subs	r3, #5
 8002fde:	fa00 f203 	lsl.w	r2, r0, r3
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	430a      	orrs	r2, r1
 8002fe8:	635a      	str	r2, [r3, #52]	; 0x34
 8002fea:	e04c      	b.n	8003086 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002fec:	683b      	ldr	r3, [r7, #0]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	2b0c      	cmp	r3, #12
 8002ff2:	d824      	bhi.n	800303e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	685a      	ldr	r2, [r3, #4]
 8002ffe:	4613      	mov	r3, r2
 8003000:	009b      	lsls	r3, r3, #2
 8003002:	4413      	add	r3, r2
 8003004:	3b23      	subs	r3, #35	; 0x23
 8003006:	221f      	movs	r2, #31
 8003008:	fa02 f303 	lsl.w	r3, r2, r3
 800300c:	43da      	mvns	r2, r3
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	400a      	ands	r2, r1
 8003014:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	b29b      	uxth	r3, r3
 8003022:	4618      	mov	r0, r3
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	685a      	ldr	r2, [r3, #4]
 8003028:	4613      	mov	r3, r2
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	4413      	add	r3, r2
 800302e:	3b23      	subs	r3, #35	; 0x23
 8003030:	fa00 f203 	lsl.w	r2, r0, r3
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	430a      	orrs	r2, r1
 800303a:	631a      	str	r2, [r3, #48]	; 0x30
 800303c:	e023      	b.n	8003086 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	685a      	ldr	r2, [r3, #4]
 8003048:	4613      	mov	r3, r2
 800304a:	009b      	lsls	r3, r3, #2
 800304c:	4413      	add	r3, r2
 800304e:	3b41      	subs	r3, #65	; 0x41
 8003050:	221f      	movs	r2, #31
 8003052:	fa02 f303 	lsl.w	r3, r2, r3
 8003056:	43da      	mvns	r2, r3
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	400a      	ands	r2, r1
 800305e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	b29b      	uxth	r3, r3
 800306c:	4618      	mov	r0, r3
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	685a      	ldr	r2, [r3, #4]
 8003072:	4613      	mov	r3, r2
 8003074:	009b      	lsls	r3, r3, #2
 8003076:	4413      	add	r3, r2
 8003078:	3b41      	subs	r3, #65	; 0x41
 800307a:	fa00 f203 	lsl.w	r2, r0, r3
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	430a      	orrs	r2, r1
 8003084:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003086:	4b29      	ldr	r3, [pc, #164]	; (800312c <HAL_ADC_ConfigChannel+0x250>)
 8003088:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	4a28      	ldr	r2, [pc, #160]	; (8003130 <HAL_ADC_ConfigChannel+0x254>)
 8003090:	4293      	cmp	r3, r2
 8003092:	d10f      	bne.n	80030b4 <HAL_ADC_ConfigChannel+0x1d8>
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	2b12      	cmp	r3, #18
 800309a:	d10b      	bne.n	80030b4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	685b      	ldr	r3, [r3, #4]
 80030ac:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	4a1d      	ldr	r2, [pc, #116]	; (8003130 <HAL_ADC_ConfigChannel+0x254>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d12b      	bne.n	8003116 <HAL_ADC_ConfigChannel+0x23a>
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4a1c      	ldr	r2, [pc, #112]	; (8003134 <HAL_ADC_ConfigChannel+0x258>)
 80030c4:	4293      	cmp	r3, r2
 80030c6:	d003      	beq.n	80030d0 <HAL_ADC_ConfigChannel+0x1f4>
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	2b11      	cmp	r3, #17
 80030ce:	d122      	bne.n	8003116 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	685b      	ldr	r3, [r3, #4]
 80030d4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	685b      	ldr	r3, [r3, #4]
 80030e0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	4a11      	ldr	r2, [pc, #68]	; (8003134 <HAL_ADC_ConfigChannel+0x258>)
 80030ee:	4293      	cmp	r3, r2
 80030f0:	d111      	bne.n	8003116 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80030f2:	4b11      	ldr	r3, [pc, #68]	; (8003138 <HAL_ADC_ConfigChannel+0x25c>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	4a11      	ldr	r2, [pc, #68]	; (800313c <HAL_ADC_ConfigChannel+0x260>)
 80030f8:	fba2 2303 	umull	r2, r3, r2, r3
 80030fc:	0c9a      	lsrs	r2, r3, #18
 80030fe:	4613      	mov	r3, r2
 8003100:	009b      	lsls	r3, r3, #2
 8003102:	4413      	add	r3, r2
 8003104:	005b      	lsls	r3, r3, #1
 8003106:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003108:	e002      	b.n	8003110 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800310a:	68bb      	ldr	r3, [r7, #8]
 800310c:	3b01      	subs	r3, #1
 800310e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8003110:	68bb      	ldr	r3, [r7, #8]
 8003112:	2b00      	cmp	r3, #0
 8003114:	d1f9      	bne.n	800310a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2200      	movs	r2, #0
 800311a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 800311e:	2300      	movs	r3, #0
}
 8003120:	4618      	mov	r0, r3
 8003122:	3714      	adds	r7, #20
 8003124:	46bd      	mov	sp, r7
 8003126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312a:	4770      	bx	lr
 800312c:	40012300 	.word	0x40012300
 8003130:	40012000 	.word	0x40012000
 8003134:	10000012 	.word	0x10000012
 8003138:	20000008 	.word	0x20000008
 800313c:	431bde83 	.word	0x431bde83

08003140 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003140:	b480      	push	{r7}
 8003142:	b085      	sub	sp, #20
 8003144:	af00      	add	r7, sp, #0
 8003146:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003148:	4b79      	ldr	r3, [pc, #484]	; (8003330 <ADC_Init+0x1f0>)
 800314a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	685b      	ldr	r3, [r3, #4]
 8003150:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	685a      	ldr	r2, [r3, #4]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	431a      	orrs	r2, r3
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	685a      	ldr	r2, [r3, #4]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003174:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	6859      	ldr	r1, [r3, #4]
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	691b      	ldr	r3, [r3, #16]
 8003180:	021a      	lsls	r2, r3, #8
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	430a      	orrs	r2, r1
 8003188:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	685a      	ldr	r2, [r3, #4]
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8003198:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	6859      	ldr	r1, [r3, #4]
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	689a      	ldr	r2, [r3, #8]
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	430a      	orrs	r2, r1
 80031aa:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	689a      	ldr	r2, [r3, #8]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80031ba:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	6899      	ldr	r1, [r3, #8]
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	68da      	ldr	r2, [r3, #12]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	430a      	orrs	r2, r1
 80031cc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80031d2:	4a58      	ldr	r2, [pc, #352]	; (8003334 <ADC_Init+0x1f4>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d022      	beq.n	800321e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	689a      	ldr	r2, [r3, #8]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80031e6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	6899      	ldr	r1, [r3, #8]
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	430a      	orrs	r2, r1
 80031f8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	689a      	ldr	r2, [r3, #8]
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003208:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	6899      	ldr	r1, [r3, #8]
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	430a      	orrs	r2, r1
 800321a:	609a      	str	r2, [r3, #8]
 800321c:	e00f      	b.n	800323e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	689a      	ldr	r2, [r3, #8]
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800322c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	689a      	ldr	r2, [r3, #8]
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	681b      	ldr	r3, [r3, #0]
 8003238:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800323c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	689a      	ldr	r2, [r3, #8]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f022 0202 	bic.w	r2, r2, #2
 800324c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	6899      	ldr	r1, [r3, #8]
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	7e1b      	ldrb	r3, [r3, #24]
 8003258:	005a      	lsls	r2, r3, #1
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	430a      	orrs	r2, r1
 8003260:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003268:	2b00      	cmp	r3, #0
 800326a:	d01b      	beq.n	80032a4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	685a      	ldr	r2, [r3, #4]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800327a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	685a      	ldr	r2, [r3, #4]
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	681b      	ldr	r3, [r3, #0]
 8003286:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800328a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	6859      	ldr	r1, [r3, #4]
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003296:	3b01      	subs	r3, #1
 8003298:	035a      	lsls	r2, r3, #13
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	430a      	orrs	r2, r1
 80032a0:	605a      	str	r2, [r3, #4]
 80032a2:	e007      	b.n	80032b4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	685a      	ldr	r2, [r3, #4]
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80032b2:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80032c2:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	69db      	ldr	r3, [r3, #28]
 80032ce:	3b01      	subs	r3, #1
 80032d0:	051a      	lsls	r2, r3, #20
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	430a      	orrs	r2, r1
 80032d8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	681b      	ldr	r3, [r3, #0]
 80032de:	689a      	ldr	r2, [r3, #8]
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80032e8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	6899      	ldr	r1, [r3, #8]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80032f6:	025a      	lsls	r2, r3, #9
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	430a      	orrs	r2, r1
 80032fe:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	689a      	ldr	r2, [r3, #8]
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800330e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	6899      	ldr	r1, [r3, #8]
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	695b      	ldr	r3, [r3, #20]
 800331a:	029a      	lsls	r2, r3, #10
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	430a      	orrs	r2, r1
 8003322:	609a      	str	r2, [r3, #8]
}
 8003324:	bf00      	nop
 8003326:	3714      	adds	r7, #20
 8003328:	46bd      	mov	sp, r7
 800332a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332e:	4770      	bx	lr
 8003330:	40012300 	.word	0x40012300
 8003334:	0f000001 	.word	0x0f000001

08003338 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b084      	sub	sp, #16
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003344:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800334a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800334e:	2b00      	cmp	r3, #0
 8003350:	d13c      	bne.n	80033cc <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003356:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	689b      	ldr	r3, [r3, #8]
 8003364:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8003368:	2b00      	cmp	r3, #0
 800336a:	d12b      	bne.n	80033c4 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003370:	2b00      	cmp	r3, #0
 8003372:	d127      	bne.n	80033c4 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800337a:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800337e:	2b00      	cmp	r3, #0
 8003380:	d006      	beq.n	8003390 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 800338c:	2b00      	cmp	r3, #0
 800338e:	d119      	bne.n	80033c4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	685a      	ldr	r2, [r3, #4]
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f022 0220 	bic.w	r2, r2, #32
 800339e:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033a4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80033ac:	68fb      	ldr	r3, [r7, #12]
 80033ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033b0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d105      	bne.n	80033c4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033bc:	f043 0201 	orr.w	r2, r3, #1
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80033c4:	68f8      	ldr	r0, [r7, #12]
 80033c6:	f7fe fe43 	bl	8002050 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80033ca:	e00e      	b.n	80033ea <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d0:	f003 0310 	and.w	r3, r3, #16
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	d003      	beq.n	80033e0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80033d8:	68f8      	ldr	r0, [r7, #12]
 80033da:	f7ff fd75 	bl	8002ec8 <HAL_ADC_ErrorCallback>
}
 80033de:	e004      	b.n	80033ea <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033e6:	6878      	ldr	r0, [r7, #4]
 80033e8:	4798      	blx	r3
}
 80033ea:	bf00      	nop
 80033ec:	3710      	adds	r7, #16
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bd80      	pop	{r7, pc}

080033f2 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80033f2:	b580      	push	{r7, lr}
 80033f4:	b084      	sub	sp, #16
 80033f6:	af00      	add	r7, sp, #0
 80033f8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033fe:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003400:	68f8      	ldr	r0, [r7, #12]
 8003402:	f7ff fd57 	bl	8002eb4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003406:	bf00      	nop
 8003408:	3710      	adds	r7, #16
 800340a:	46bd      	mov	sp, r7
 800340c:	bd80      	pop	{r7, pc}

0800340e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800340e:	b580      	push	{r7, lr}
 8003410:	b084      	sub	sp, #16
 8003412:	af00      	add	r7, sp, #0
 8003414:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800341a:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	2240      	movs	r2, #64	; 0x40
 8003420:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003426:	f043 0204 	orr.w	r2, r3, #4
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 800342e:	68f8      	ldr	r0, [r7, #12]
 8003430:	f7ff fd4a 	bl	8002ec8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003434:	bf00      	nop
 8003436:	3710      	adds	r7, #16
 8003438:	46bd      	mov	sp, r7
 800343a:	bd80      	pop	{r7, pc}

0800343c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800343c:	b480      	push	{r7}
 800343e:	b085      	sub	sp, #20
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	f003 0307 	and.w	r3, r3, #7
 800344a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800344c:	4b0c      	ldr	r3, [pc, #48]	; (8003480 <__NVIC_SetPriorityGrouping+0x44>)
 800344e:	68db      	ldr	r3, [r3, #12]
 8003450:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003452:	68ba      	ldr	r2, [r7, #8]
 8003454:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003458:	4013      	ands	r3, r2
 800345a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003460:	68bb      	ldr	r3, [r7, #8]
 8003462:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003464:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003468:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800346c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800346e:	4a04      	ldr	r2, [pc, #16]	; (8003480 <__NVIC_SetPriorityGrouping+0x44>)
 8003470:	68bb      	ldr	r3, [r7, #8]
 8003472:	60d3      	str	r3, [r2, #12]
}
 8003474:	bf00      	nop
 8003476:	3714      	adds	r7, #20
 8003478:	46bd      	mov	sp, r7
 800347a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347e:	4770      	bx	lr
 8003480:	e000ed00 	.word	0xe000ed00

08003484 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003484:	b480      	push	{r7}
 8003486:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003488:	4b04      	ldr	r3, [pc, #16]	; (800349c <__NVIC_GetPriorityGrouping+0x18>)
 800348a:	68db      	ldr	r3, [r3, #12]
 800348c:	0a1b      	lsrs	r3, r3, #8
 800348e:	f003 0307 	and.w	r3, r3, #7
}
 8003492:	4618      	mov	r0, r3
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr
 800349c:	e000ed00 	.word	0xe000ed00

080034a0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80034a0:	b480      	push	{r7}
 80034a2:	b083      	sub	sp, #12
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	4603      	mov	r3, r0
 80034a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	db0b      	blt.n	80034ca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80034b2:	79fb      	ldrb	r3, [r7, #7]
 80034b4:	f003 021f 	and.w	r2, r3, #31
 80034b8:	4907      	ldr	r1, [pc, #28]	; (80034d8 <__NVIC_EnableIRQ+0x38>)
 80034ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034be:	095b      	lsrs	r3, r3, #5
 80034c0:	2001      	movs	r0, #1
 80034c2:	fa00 f202 	lsl.w	r2, r0, r2
 80034c6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80034ca:	bf00      	nop
 80034cc:	370c      	adds	r7, #12
 80034ce:	46bd      	mov	sp, r7
 80034d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d4:	4770      	bx	lr
 80034d6:	bf00      	nop
 80034d8:	e000e100 	.word	0xe000e100

080034dc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034dc:	b480      	push	{r7}
 80034de:	b083      	sub	sp, #12
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	4603      	mov	r3, r0
 80034e4:	6039      	str	r1, [r7, #0]
 80034e6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	db0a      	blt.n	8003506 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	b2da      	uxtb	r2, r3
 80034f4:	490c      	ldr	r1, [pc, #48]	; (8003528 <__NVIC_SetPriority+0x4c>)
 80034f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034fa:	0112      	lsls	r2, r2, #4
 80034fc:	b2d2      	uxtb	r2, r2
 80034fe:	440b      	add	r3, r1
 8003500:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003504:	e00a      	b.n	800351c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	b2da      	uxtb	r2, r3
 800350a:	4908      	ldr	r1, [pc, #32]	; (800352c <__NVIC_SetPriority+0x50>)
 800350c:	79fb      	ldrb	r3, [r7, #7]
 800350e:	f003 030f 	and.w	r3, r3, #15
 8003512:	3b04      	subs	r3, #4
 8003514:	0112      	lsls	r2, r2, #4
 8003516:	b2d2      	uxtb	r2, r2
 8003518:	440b      	add	r3, r1
 800351a:	761a      	strb	r2, [r3, #24]
}
 800351c:	bf00      	nop
 800351e:	370c      	adds	r7, #12
 8003520:	46bd      	mov	sp, r7
 8003522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003526:	4770      	bx	lr
 8003528:	e000e100 	.word	0xe000e100
 800352c:	e000ed00 	.word	0xe000ed00

08003530 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003530:	b480      	push	{r7}
 8003532:	b089      	sub	sp, #36	; 0x24
 8003534:	af00      	add	r7, sp, #0
 8003536:	60f8      	str	r0, [r7, #12]
 8003538:	60b9      	str	r1, [r7, #8]
 800353a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800353c:	68fb      	ldr	r3, [r7, #12]
 800353e:	f003 0307 	and.w	r3, r3, #7
 8003542:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003544:	69fb      	ldr	r3, [r7, #28]
 8003546:	f1c3 0307 	rsb	r3, r3, #7
 800354a:	2b04      	cmp	r3, #4
 800354c:	bf28      	it	cs
 800354e:	2304      	movcs	r3, #4
 8003550:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003552:	69fb      	ldr	r3, [r7, #28]
 8003554:	3304      	adds	r3, #4
 8003556:	2b06      	cmp	r3, #6
 8003558:	d902      	bls.n	8003560 <NVIC_EncodePriority+0x30>
 800355a:	69fb      	ldr	r3, [r7, #28]
 800355c:	3b03      	subs	r3, #3
 800355e:	e000      	b.n	8003562 <NVIC_EncodePriority+0x32>
 8003560:	2300      	movs	r3, #0
 8003562:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003564:	f04f 32ff 	mov.w	r2, #4294967295
 8003568:	69bb      	ldr	r3, [r7, #24]
 800356a:	fa02 f303 	lsl.w	r3, r2, r3
 800356e:	43da      	mvns	r2, r3
 8003570:	68bb      	ldr	r3, [r7, #8]
 8003572:	401a      	ands	r2, r3
 8003574:	697b      	ldr	r3, [r7, #20]
 8003576:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003578:	f04f 31ff 	mov.w	r1, #4294967295
 800357c:	697b      	ldr	r3, [r7, #20]
 800357e:	fa01 f303 	lsl.w	r3, r1, r3
 8003582:	43d9      	mvns	r1, r3
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003588:	4313      	orrs	r3, r2
         );
}
 800358a:	4618      	mov	r0, r3
 800358c:	3724      	adds	r7, #36	; 0x24
 800358e:	46bd      	mov	sp, r7
 8003590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003594:	4770      	bx	lr
	...

08003598 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b082      	sub	sp, #8
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	3b01      	subs	r3, #1
 80035a4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80035a8:	d301      	bcc.n	80035ae <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80035aa:	2301      	movs	r3, #1
 80035ac:	e00f      	b.n	80035ce <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80035ae:	4a0a      	ldr	r2, [pc, #40]	; (80035d8 <SysTick_Config+0x40>)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	3b01      	subs	r3, #1
 80035b4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80035b6:	210f      	movs	r1, #15
 80035b8:	f04f 30ff 	mov.w	r0, #4294967295
 80035bc:	f7ff ff8e 	bl	80034dc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80035c0:	4b05      	ldr	r3, [pc, #20]	; (80035d8 <SysTick_Config+0x40>)
 80035c2:	2200      	movs	r2, #0
 80035c4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035c6:	4b04      	ldr	r3, [pc, #16]	; (80035d8 <SysTick_Config+0x40>)
 80035c8:	2207      	movs	r2, #7
 80035ca:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80035cc:	2300      	movs	r3, #0
}
 80035ce:	4618      	mov	r0, r3
 80035d0:	3708      	adds	r7, #8
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}
 80035d6:	bf00      	nop
 80035d8:	e000e010 	.word	0xe000e010

080035dc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035dc:	b580      	push	{r7, lr}
 80035de:	b082      	sub	sp, #8
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035e4:	6878      	ldr	r0, [r7, #4]
 80035e6:	f7ff ff29 	bl	800343c <__NVIC_SetPriorityGrouping>
}
 80035ea:	bf00      	nop
 80035ec:	3708      	adds	r7, #8
 80035ee:	46bd      	mov	sp, r7
 80035f0:	bd80      	pop	{r7, pc}

080035f2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80035f2:	b580      	push	{r7, lr}
 80035f4:	b086      	sub	sp, #24
 80035f6:	af00      	add	r7, sp, #0
 80035f8:	4603      	mov	r3, r0
 80035fa:	60b9      	str	r1, [r7, #8]
 80035fc:	607a      	str	r2, [r7, #4]
 80035fe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003600:	2300      	movs	r3, #0
 8003602:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003604:	f7ff ff3e 	bl	8003484 <__NVIC_GetPriorityGrouping>
 8003608:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800360a:	687a      	ldr	r2, [r7, #4]
 800360c:	68b9      	ldr	r1, [r7, #8]
 800360e:	6978      	ldr	r0, [r7, #20]
 8003610:	f7ff ff8e 	bl	8003530 <NVIC_EncodePriority>
 8003614:	4602      	mov	r2, r0
 8003616:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800361a:	4611      	mov	r1, r2
 800361c:	4618      	mov	r0, r3
 800361e:	f7ff ff5d 	bl	80034dc <__NVIC_SetPriority>
}
 8003622:	bf00      	nop
 8003624:	3718      	adds	r7, #24
 8003626:	46bd      	mov	sp, r7
 8003628:	bd80      	pop	{r7, pc}

0800362a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800362a:	b580      	push	{r7, lr}
 800362c:	b082      	sub	sp, #8
 800362e:	af00      	add	r7, sp, #0
 8003630:	4603      	mov	r3, r0
 8003632:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003634:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003638:	4618      	mov	r0, r3
 800363a:	f7ff ff31 	bl	80034a0 <__NVIC_EnableIRQ>
}
 800363e:	bf00      	nop
 8003640:	3708      	adds	r7, #8
 8003642:	46bd      	mov	sp, r7
 8003644:	bd80      	pop	{r7, pc}

08003646 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003646:	b580      	push	{r7, lr}
 8003648:	b082      	sub	sp, #8
 800364a:	af00      	add	r7, sp, #0
 800364c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800364e:	6878      	ldr	r0, [r7, #4]
 8003650:	f7ff ffa2 	bl	8003598 <SysTick_Config>
 8003654:	4603      	mov	r3, r0
}
 8003656:	4618      	mov	r0, r3
 8003658:	3708      	adds	r7, #8
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}
	...

08003660 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b086      	sub	sp, #24
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003668:	2300      	movs	r3, #0
 800366a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800366c:	f7ff fabe 	bl	8002bec <HAL_GetTick>
 8003670:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d101      	bne.n	800367c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003678:	2301      	movs	r3, #1
 800367a:	e099      	b.n	80037b0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2202      	movs	r2, #2
 8003680:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2200      	movs	r2, #0
 8003688:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	681a      	ldr	r2, [r3, #0]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f022 0201 	bic.w	r2, r2, #1
 800369a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800369c:	e00f      	b.n	80036be <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800369e:	f7ff faa5 	bl	8002bec <HAL_GetTick>
 80036a2:	4602      	mov	r2, r0
 80036a4:	693b      	ldr	r3, [r7, #16]
 80036a6:	1ad3      	subs	r3, r2, r3
 80036a8:	2b05      	cmp	r3, #5
 80036aa:	d908      	bls.n	80036be <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2220      	movs	r2, #32
 80036b0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	2203      	movs	r2, #3
 80036b6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80036ba:	2303      	movs	r3, #3
 80036bc:	e078      	b.n	80037b0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	f003 0301 	and.w	r3, r3, #1
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d1e8      	bne.n	800369e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80036d4:	697a      	ldr	r2, [r7, #20]
 80036d6:	4b38      	ldr	r3, [pc, #224]	; (80037b8 <HAL_DMA_Init+0x158>)
 80036d8:	4013      	ands	r3, r2
 80036da:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	685a      	ldr	r2, [r3, #4]
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	689b      	ldr	r3, [r3, #8]
 80036e4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036e6:	687b      	ldr	r3, [r7, #4]
 80036e8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036ea:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	691b      	ldr	r3, [r3, #16]
 80036f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	699b      	ldr	r3, [r3, #24]
 80036fc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003702:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6a1b      	ldr	r3, [r3, #32]
 8003708:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800370a:	697a      	ldr	r2, [r7, #20]
 800370c:	4313      	orrs	r3, r2
 800370e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003714:	2b04      	cmp	r3, #4
 8003716:	d107      	bne.n	8003728 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003720:	4313      	orrs	r3, r2
 8003722:	697a      	ldr	r2, [r7, #20]
 8003724:	4313      	orrs	r3, r2
 8003726:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	697a      	ldr	r2, [r7, #20]
 800372e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	695b      	ldr	r3, [r3, #20]
 8003736:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003738:	697b      	ldr	r3, [r7, #20]
 800373a:	f023 0307 	bic.w	r3, r3, #7
 800373e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003744:	697a      	ldr	r2, [r7, #20]
 8003746:	4313      	orrs	r3, r2
 8003748:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800374e:	2b04      	cmp	r3, #4
 8003750:	d117      	bne.n	8003782 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003756:	697a      	ldr	r2, [r7, #20]
 8003758:	4313      	orrs	r3, r2
 800375a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003760:	2b00      	cmp	r3, #0
 8003762:	d00e      	beq.n	8003782 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003764:	6878      	ldr	r0, [r7, #4]
 8003766:	f000 fb01 	bl	8003d6c <DMA_CheckFifoParam>
 800376a:	4603      	mov	r3, r0
 800376c:	2b00      	cmp	r3, #0
 800376e:	d008      	beq.n	8003782 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	2240      	movs	r2, #64	; 0x40
 8003774:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	2201      	movs	r2, #1
 800377a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800377e:	2301      	movs	r3, #1
 8003780:	e016      	b.n	80037b0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	681b      	ldr	r3, [r3, #0]
 8003786:	697a      	ldr	r2, [r7, #20]
 8003788:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	f000 fab8 	bl	8003d00 <DMA_CalcBaseAndBitshift>
 8003790:	4603      	mov	r3, r0
 8003792:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003798:	223f      	movs	r2, #63	; 0x3f
 800379a:	409a      	lsls	r2, r3
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	2200      	movs	r2, #0
 80037a4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	2201      	movs	r2, #1
 80037aa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80037ae:	2300      	movs	r3, #0
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	3718      	adds	r7, #24
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}
 80037b8:	f010803f 	.word	0xf010803f

080037bc <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b086      	sub	sp, #24
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	60f8      	str	r0, [r7, #12]
 80037c4:	60b9      	str	r1, [r7, #8]
 80037c6:	607a      	str	r2, [r7, #4]
 80037c8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80037ca:	2300      	movs	r3, #0
 80037cc:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80037ce:	68fb      	ldr	r3, [r7, #12]
 80037d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037d2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80037da:	2b01      	cmp	r3, #1
 80037dc:	d101      	bne.n	80037e2 <HAL_DMA_Start_IT+0x26>
 80037de:	2302      	movs	r3, #2
 80037e0:	e040      	b.n	8003864 <HAL_DMA_Start_IT+0xa8>
 80037e2:	68fb      	ldr	r3, [r7, #12]
 80037e4:	2201      	movs	r2, #1
 80037e6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80037f0:	b2db      	uxtb	r3, r3
 80037f2:	2b01      	cmp	r3, #1
 80037f4:	d12f      	bne.n	8003856 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	2202      	movs	r2, #2
 80037fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	2200      	movs	r2, #0
 8003802:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003804:	683b      	ldr	r3, [r7, #0]
 8003806:	687a      	ldr	r2, [r7, #4]
 8003808:	68b9      	ldr	r1, [r7, #8]
 800380a:	68f8      	ldr	r0, [r7, #12]
 800380c:	f000 fa4a 	bl	8003ca4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003814:	223f      	movs	r2, #63	; 0x3f
 8003816:	409a      	lsls	r2, r3
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	681a      	ldr	r2, [r3, #0]
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f042 0216 	orr.w	r2, r2, #22
 800382a:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003830:	2b00      	cmp	r3, #0
 8003832:	d007      	beq.n	8003844 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	681a      	ldr	r2, [r3, #0]
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	f042 0208 	orr.w	r2, r2, #8
 8003842:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003844:	68fb      	ldr	r3, [r7, #12]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f042 0201 	orr.w	r2, r2, #1
 8003852:	601a      	str	r2, [r3, #0]
 8003854:	e005      	b.n	8003862 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2200      	movs	r2, #0
 800385a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800385e:	2302      	movs	r3, #2
 8003860:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003862:	7dfb      	ldrb	r3, [r7, #23]
}
 8003864:	4618      	mov	r0, r3
 8003866:	3718      	adds	r7, #24
 8003868:	46bd      	mov	sp, r7
 800386a:	bd80      	pop	{r7, pc}

0800386c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800386c:	b580      	push	{r7, lr}
 800386e:	b084      	sub	sp, #16
 8003870:	af00      	add	r7, sp, #0
 8003872:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003878:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800387a:	f7ff f9b7 	bl	8002bec <HAL_GetTick>
 800387e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003886:	b2db      	uxtb	r3, r3
 8003888:	2b02      	cmp	r3, #2
 800388a:	d008      	beq.n	800389e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2280      	movs	r2, #128	; 0x80
 8003890:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	2200      	movs	r2, #0
 8003896:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800389a:	2301      	movs	r3, #1
 800389c:	e052      	b.n	8003944 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	681a      	ldr	r2, [r3, #0]
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	f022 0216 	bic.w	r2, r2, #22
 80038ac:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	681b      	ldr	r3, [r3, #0]
 80038b2:	695a      	ldr	r2, [r3, #20]
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80038bc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038c2:	2b00      	cmp	r3, #0
 80038c4:	d103      	bne.n	80038ce <HAL_DMA_Abort+0x62>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d007      	beq.n	80038de <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	681a      	ldr	r2, [r3, #0]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f022 0208 	bic.w	r2, r2, #8
 80038dc:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	681a      	ldr	r2, [r3, #0]
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	f022 0201 	bic.w	r2, r2, #1
 80038ec:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80038ee:	e013      	b.n	8003918 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80038f0:	f7ff f97c 	bl	8002bec <HAL_GetTick>
 80038f4:	4602      	mov	r2, r0
 80038f6:	68bb      	ldr	r3, [r7, #8]
 80038f8:	1ad3      	subs	r3, r2, r3
 80038fa:	2b05      	cmp	r3, #5
 80038fc:	d90c      	bls.n	8003918 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2220      	movs	r2, #32
 8003902:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	2203      	movs	r2, #3
 8003908:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2200      	movs	r2, #0
 8003910:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8003914:	2303      	movs	r3, #3
 8003916:	e015      	b.n	8003944 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	f003 0301 	and.w	r3, r3, #1
 8003922:	2b00      	cmp	r3, #0
 8003924:	d1e4      	bne.n	80038f0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800392a:	223f      	movs	r2, #63	; 0x3f
 800392c:	409a      	lsls	r2, r3
 800392e:	68fb      	ldr	r3, [r7, #12]
 8003930:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2201      	movs	r2, #1
 8003936:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2200      	movs	r2, #0
 800393e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003942:	2300      	movs	r3, #0
}
 8003944:	4618      	mov	r0, r3
 8003946:	3710      	adds	r7, #16
 8003948:	46bd      	mov	sp, r7
 800394a:	bd80      	pop	{r7, pc}

0800394c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800394c:	b480      	push	{r7}
 800394e:	b083      	sub	sp, #12
 8003950:	af00      	add	r7, sp, #0
 8003952:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800395a:	b2db      	uxtb	r3, r3
 800395c:	2b02      	cmp	r3, #2
 800395e:	d004      	beq.n	800396a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2280      	movs	r2, #128	; 0x80
 8003964:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003966:	2301      	movs	r3, #1
 8003968:	e00c      	b.n	8003984 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2205      	movs	r2, #5
 800396e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	681a      	ldr	r2, [r3, #0]
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	f022 0201 	bic.w	r2, r2, #1
 8003980:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003982:	2300      	movs	r3, #0
}
 8003984:	4618      	mov	r0, r3
 8003986:	370c      	adds	r7, #12
 8003988:	46bd      	mov	sp, r7
 800398a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398e:	4770      	bx	lr

08003990 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b086      	sub	sp, #24
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003998:	2300      	movs	r3, #0
 800399a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800399c:	4b8e      	ldr	r3, [pc, #568]	; (8003bd8 <HAL_DMA_IRQHandler+0x248>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	4a8e      	ldr	r2, [pc, #568]	; (8003bdc <HAL_DMA_IRQHandler+0x24c>)
 80039a2:	fba2 2303 	umull	r2, r3, r2, r3
 80039a6:	0a9b      	lsrs	r3, r3, #10
 80039a8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039ae:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80039b0:	693b      	ldr	r3, [r7, #16]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039ba:	2208      	movs	r2, #8
 80039bc:	409a      	lsls	r2, r3
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	4013      	ands	r3, r2
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d01a      	beq.n	80039fc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f003 0304 	and.w	r3, r3, #4
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d013      	beq.n	80039fc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f022 0204 	bic.w	r2, r2, #4
 80039e2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039e8:	2208      	movs	r2, #8
 80039ea:	409a      	lsls	r2, r3
 80039ec:	693b      	ldr	r3, [r7, #16]
 80039ee:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039f4:	f043 0201 	orr.w	r2, r3, #1
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a00:	2201      	movs	r2, #1
 8003a02:	409a      	lsls	r2, r3
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	4013      	ands	r3, r2
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d012      	beq.n	8003a32 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	695b      	ldr	r3, [r3, #20]
 8003a12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d00b      	beq.n	8003a32 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a1e:	2201      	movs	r2, #1
 8003a20:	409a      	lsls	r2, r3
 8003a22:	693b      	ldr	r3, [r7, #16]
 8003a24:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a2a:	f043 0202 	orr.w	r2, r3, #2
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a36:	2204      	movs	r2, #4
 8003a38:	409a      	lsls	r2, r3
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	4013      	ands	r3, r2
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d012      	beq.n	8003a68 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	f003 0302 	and.w	r3, r3, #2
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d00b      	beq.n	8003a68 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a54:	2204      	movs	r2, #4
 8003a56:	409a      	lsls	r2, r3
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a60:	f043 0204 	orr.w	r2, r3, #4
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a6c:	2210      	movs	r2, #16
 8003a6e:	409a      	lsls	r2, r3
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	4013      	ands	r3, r2
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d043      	beq.n	8003b00 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f003 0308 	and.w	r3, r3, #8
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d03c      	beq.n	8003b00 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a8a:	2210      	movs	r2, #16
 8003a8c:	409a      	lsls	r2, r3
 8003a8e:	693b      	ldr	r3, [r7, #16]
 8003a90:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d018      	beq.n	8003ad2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d108      	bne.n	8003ac0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d024      	beq.n	8003b00 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aba:	6878      	ldr	r0, [r7, #4]
 8003abc:	4798      	blx	r3
 8003abe:	e01f      	b.n	8003b00 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d01b      	beq.n	8003b00 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003acc:	6878      	ldr	r0, [r7, #4]
 8003ace:	4798      	blx	r3
 8003ad0:	e016      	b.n	8003b00 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d107      	bne.n	8003af0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	681a      	ldr	r2, [r3, #0]
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	f022 0208 	bic.w	r2, r2, #8
 8003aee:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d003      	beq.n	8003b00 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003afc:	6878      	ldr	r0, [r7, #4]
 8003afe:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b04:	2220      	movs	r2, #32
 8003b06:	409a      	lsls	r2, r3
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	4013      	ands	r3, r2
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	f000 808f 	beq.w	8003c30 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f003 0310 	and.w	r3, r3, #16
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	f000 8087 	beq.w	8003c30 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b26:	2220      	movs	r2, #32
 8003b28:	409a      	lsls	r2, r3
 8003b2a:	693b      	ldr	r3, [r7, #16]
 8003b2c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003b34:	b2db      	uxtb	r3, r3
 8003b36:	2b05      	cmp	r3, #5
 8003b38:	d136      	bne.n	8003ba8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	681a      	ldr	r2, [r3, #0]
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	f022 0216 	bic.w	r2, r2, #22
 8003b48:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	695a      	ldr	r2, [r3, #20]
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b58:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d103      	bne.n	8003b6a <HAL_DMA_IRQHandler+0x1da>
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d007      	beq.n	8003b7a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	681a      	ldr	r2, [r3, #0]
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	681b      	ldr	r3, [r3, #0]
 8003b74:	f022 0208 	bic.w	r2, r2, #8
 8003b78:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b7e:	223f      	movs	r2, #63	; 0x3f
 8003b80:	409a      	lsls	r2, r3
 8003b82:	693b      	ldr	r3, [r7, #16]
 8003b84:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2201      	movs	r2, #1
 8003b8a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	2200      	movs	r2, #0
 8003b92:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d07e      	beq.n	8003c9c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003ba2:	6878      	ldr	r0, [r7, #4]
 8003ba4:	4798      	blx	r3
        }
        return;
 8003ba6:	e079      	b.n	8003c9c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d01d      	beq.n	8003bf2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d10d      	bne.n	8003be0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d031      	beq.n	8003c30 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bd0:	6878      	ldr	r0, [r7, #4]
 8003bd2:	4798      	blx	r3
 8003bd4:	e02c      	b.n	8003c30 <HAL_DMA_IRQHandler+0x2a0>
 8003bd6:	bf00      	nop
 8003bd8:	20000008 	.word	0x20000008
 8003bdc:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003be4:	2b00      	cmp	r3, #0
 8003be6:	d023      	beq.n	8003c30 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bec:	6878      	ldr	r0, [r7, #4]
 8003bee:	4798      	blx	r3
 8003bf0:	e01e      	b.n	8003c30 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bfc:	2b00      	cmp	r3, #0
 8003bfe:	d10f      	bne.n	8003c20 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	681a      	ldr	r2, [r3, #0]
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	f022 0210 	bic.w	r2, r2, #16
 8003c0e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2201      	movs	r2, #1
 8003c14:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c24:	2b00      	cmp	r3, #0
 8003c26:	d003      	beq.n	8003c30 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c2c:	6878      	ldr	r0, [r7, #4]
 8003c2e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d032      	beq.n	8003c9e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003c3c:	f003 0301 	and.w	r3, r3, #1
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d022      	beq.n	8003c8a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2205      	movs	r2, #5
 8003c48:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	681a      	ldr	r2, [r3, #0]
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	f022 0201 	bic.w	r2, r2, #1
 8003c5a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003c5c:	68bb      	ldr	r3, [r7, #8]
 8003c5e:	3301      	adds	r3, #1
 8003c60:	60bb      	str	r3, [r7, #8]
 8003c62:	697a      	ldr	r2, [r7, #20]
 8003c64:	429a      	cmp	r2, r3
 8003c66:	d307      	bcc.n	8003c78 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f003 0301 	and.w	r3, r3, #1
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d1f2      	bne.n	8003c5c <HAL_DMA_IRQHandler+0x2cc>
 8003c76:	e000      	b.n	8003c7a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003c78:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	2201      	movs	r2, #1
 8003c7e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	2200      	movs	r2, #0
 8003c86:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d005      	beq.n	8003c9e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c96:	6878      	ldr	r0, [r7, #4]
 8003c98:	4798      	blx	r3
 8003c9a:	e000      	b.n	8003c9e <HAL_DMA_IRQHandler+0x30e>
        return;
 8003c9c:	bf00      	nop
    }
  }
}
 8003c9e:	3718      	adds	r7, #24
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bd80      	pop	{r7, pc}

08003ca4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	b085      	sub	sp, #20
 8003ca8:	af00      	add	r7, sp, #0
 8003caa:	60f8      	str	r0, [r7, #12]
 8003cac:	60b9      	str	r1, [r7, #8]
 8003cae:	607a      	str	r2, [r7, #4]
 8003cb0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003cb2:	68fb      	ldr	r3, [r7, #12]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	681a      	ldr	r2, [r3, #0]
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003cc0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	683a      	ldr	r2, [r7, #0]
 8003cc8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	2b40      	cmp	r3, #64	; 0x40
 8003cd0:	d108      	bne.n	8003ce4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	687a      	ldr	r2, [r7, #4]
 8003cd8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	68ba      	ldr	r2, [r7, #8]
 8003ce0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003ce2:	e007      	b.n	8003cf4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	681b      	ldr	r3, [r3, #0]
 8003ce8:	68ba      	ldr	r2, [r7, #8]
 8003cea:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	687a      	ldr	r2, [r7, #4]
 8003cf2:	60da      	str	r2, [r3, #12]
}
 8003cf4:	bf00      	nop
 8003cf6:	3714      	adds	r7, #20
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfe:	4770      	bx	lr

08003d00 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b085      	sub	sp, #20
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	b2db      	uxtb	r3, r3
 8003d0e:	3b10      	subs	r3, #16
 8003d10:	4a14      	ldr	r2, [pc, #80]	; (8003d64 <DMA_CalcBaseAndBitshift+0x64>)
 8003d12:	fba2 2303 	umull	r2, r3, r2, r3
 8003d16:	091b      	lsrs	r3, r3, #4
 8003d18:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003d1a:	4a13      	ldr	r2, [pc, #76]	; (8003d68 <DMA_CalcBaseAndBitshift+0x68>)
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	4413      	add	r3, r2
 8003d20:	781b      	ldrb	r3, [r3, #0]
 8003d22:	461a      	mov	r2, r3
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	2b03      	cmp	r3, #3
 8003d2c:	d909      	bls.n	8003d42 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003d36:	f023 0303 	bic.w	r3, r3, #3
 8003d3a:	1d1a      	adds	r2, r3, #4
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	659a      	str	r2, [r3, #88]	; 0x58
 8003d40:	e007      	b.n	8003d52 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003d4a:	f023 0303 	bic.w	r3, r3, #3
 8003d4e:	687a      	ldr	r2, [r7, #4]
 8003d50:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003d56:	4618      	mov	r0, r3
 8003d58:	3714      	adds	r7, #20
 8003d5a:	46bd      	mov	sp, r7
 8003d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d60:	4770      	bx	lr
 8003d62:	bf00      	nop
 8003d64:	aaaaaaab 	.word	0xaaaaaaab
 8003d68:	0800bb4c 	.word	0x0800bb4c

08003d6c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003d6c:	b480      	push	{r7}
 8003d6e:	b085      	sub	sp, #20
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d74:	2300      	movs	r3, #0
 8003d76:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d7c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	699b      	ldr	r3, [r3, #24]
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d11f      	bne.n	8003dc6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	2b03      	cmp	r3, #3
 8003d8a:	d856      	bhi.n	8003e3a <DMA_CheckFifoParam+0xce>
 8003d8c:	a201      	add	r2, pc, #4	; (adr r2, 8003d94 <DMA_CheckFifoParam+0x28>)
 8003d8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d92:	bf00      	nop
 8003d94:	08003da5 	.word	0x08003da5
 8003d98:	08003db7 	.word	0x08003db7
 8003d9c:	08003da5 	.word	0x08003da5
 8003da0:	08003e3b 	.word	0x08003e3b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003da8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d046      	beq.n	8003e3e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003db0:	2301      	movs	r3, #1
 8003db2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003db4:	e043      	b.n	8003e3e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dba:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003dbe:	d140      	bne.n	8003e42 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003dc4:	e03d      	b.n	8003e42 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	699b      	ldr	r3, [r3, #24]
 8003dca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003dce:	d121      	bne.n	8003e14 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003dd0:	68bb      	ldr	r3, [r7, #8]
 8003dd2:	2b03      	cmp	r3, #3
 8003dd4:	d837      	bhi.n	8003e46 <DMA_CheckFifoParam+0xda>
 8003dd6:	a201      	add	r2, pc, #4	; (adr r2, 8003ddc <DMA_CheckFifoParam+0x70>)
 8003dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ddc:	08003ded 	.word	0x08003ded
 8003de0:	08003df3 	.word	0x08003df3
 8003de4:	08003ded 	.word	0x08003ded
 8003de8:	08003e05 	.word	0x08003e05
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003dec:	2301      	movs	r3, #1
 8003dee:	73fb      	strb	r3, [r7, #15]
      break;
 8003df0:	e030      	b.n	8003e54 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003df6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d025      	beq.n	8003e4a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003e02:	e022      	b.n	8003e4a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e08:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003e0c:	d11f      	bne.n	8003e4e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003e0e:	2301      	movs	r3, #1
 8003e10:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003e12:	e01c      	b.n	8003e4e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003e14:	68bb      	ldr	r3, [r7, #8]
 8003e16:	2b02      	cmp	r3, #2
 8003e18:	d903      	bls.n	8003e22 <DMA_CheckFifoParam+0xb6>
 8003e1a:	68bb      	ldr	r3, [r7, #8]
 8003e1c:	2b03      	cmp	r3, #3
 8003e1e:	d003      	beq.n	8003e28 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003e20:	e018      	b.n	8003e54 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003e22:	2301      	movs	r3, #1
 8003e24:	73fb      	strb	r3, [r7, #15]
      break;
 8003e26:	e015      	b.n	8003e54 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e2c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d00e      	beq.n	8003e52 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003e34:	2301      	movs	r3, #1
 8003e36:	73fb      	strb	r3, [r7, #15]
      break;
 8003e38:	e00b      	b.n	8003e52 <DMA_CheckFifoParam+0xe6>
      break;
 8003e3a:	bf00      	nop
 8003e3c:	e00a      	b.n	8003e54 <DMA_CheckFifoParam+0xe8>
      break;
 8003e3e:	bf00      	nop
 8003e40:	e008      	b.n	8003e54 <DMA_CheckFifoParam+0xe8>
      break;
 8003e42:	bf00      	nop
 8003e44:	e006      	b.n	8003e54 <DMA_CheckFifoParam+0xe8>
      break;
 8003e46:	bf00      	nop
 8003e48:	e004      	b.n	8003e54 <DMA_CheckFifoParam+0xe8>
      break;
 8003e4a:	bf00      	nop
 8003e4c:	e002      	b.n	8003e54 <DMA_CheckFifoParam+0xe8>
      break;   
 8003e4e:	bf00      	nop
 8003e50:	e000      	b.n	8003e54 <DMA_CheckFifoParam+0xe8>
      break;
 8003e52:	bf00      	nop
    }
  } 
  
  return status; 
 8003e54:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	3714      	adds	r7, #20
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e60:	4770      	bx	lr
 8003e62:	bf00      	nop

08003e64 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b086      	sub	sp, #24
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	60f8      	str	r0, [r7, #12]
 8003e6c:	60b9      	str	r1, [r7, #8]
 8003e6e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8003e72:	2301      	movs	r3, #1
 8003e74:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8003e76:	4b23      	ldr	r3, [pc, #140]	; (8003f04 <HAL_FLASH_Program+0xa0>)
 8003e78:	7e1b      	ldrb	r3, [r3, #24]
 8003e7a:	2b01      	cmp	r3, #1
 8003e7c:	d101      	bne.n	8003e82 <HAL_FLASH_Program+0x1e>
 8003e7e:	2302      	movs	r3, #2
 8003e80:	e03b      	b.n	8003efa <HAL_FLASH_Program+0x96>
 8003e82:	4b20      	ldr	r3, [pc, #128]	; (8003f04 <HAL_FLASH_Program+0xa0>)
 8003e84:	2201      	movs	r2, #1
 8003e86:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003e88:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003e8c:	f000 f870 	bl	8003f70 <FLASH_WaitForLastOperation>
 8003e90:	4603      	mov	r3, r0
 8003e92:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8003e94:	7dfb      	ldrb	r3, [r7, #23]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d12b      	bne.n	8003ef2 <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8003e9a:	68fb      	ldr	r3, [r7, #12]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d105      	bne.n	8003eac <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8003ea0:	783b      	ldrb	r3, [r7, #0]
 8003ea2:	4619      	mov	r1, r3
 8003ea4:	68b8      	ldr	r0, [r7, #8]
 8003ea6:	f000 f91b 	bl	80040e0 <FLASH_Program_Byte>
 8003eaa:	e016      	b.n	8003eda <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	2b01      	cmp	r3, #1
 8003eb0:	d105      	bne.n	8003ebe <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8003eb2:	883b      	ldrh	r3, [r7, #0]
 8003eb4:	4619      	mov	r1, r3
 8003eb6:	68b8      	ldr	r0, [r7, #8]
 8003eb8:	f000 f8ee 	bl	8004098 <FLASH_Program_HalfWord>
 8003ebc:	e00d      	b.n	8003eda <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2b02      	cmp	r3, #2
 8003ec2:	d105      	bne.n	8003ed0 <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	4619      	mov	r1, r3
 8003ec8:	68b8      	ldr	r0, [r7, #8]
 8003eca:	f000 f8c3 	bl	8004054 <FLASH_Program_Word>
 8003ece:	e004      	b.n	8003eda <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8003ed0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003ed4:	68b8      	ldr	r0, [r7, #8]
 8003ed6:	f000 f88b 	bl	8003ff0 <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8003eda:	f24c 3050 	movw	r0, #50000	; 0xc350
 8003ede:	f000 f847 	bl	8003f70 <FLASH_WaitForLastOperation>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8003ee6:	4b08      	ldr	r3, [pc, #32]	; (8003f08 <HAL_FLASH_Program+0xa4>)
 8003ee8:	691b      	ldr	r3, [r3, #16]
 8003eea:	4a07      	ldr	r2, [pc, #28]	; (8003f08 <HAL_FLASH_Program+0xa4>)
 8003eec:	f023 0301 	bic.w	r3, r3, #1
 8003ef0:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8003ef2:	4b04      	ldr	r3, [pc, #16]	; (8003f04 <HAL_FLASH_Program+0xa0>)
 8003ef4:	2200      	movs	r2, #0
 8003ef6:	761a      	strb	r2, [r3, #24]
  
  return status;
 8003ef8:	7dfb      	ldrb	r3, [r7, #23]
}
 8003efa:	4618      	mov	r0, r3
 8003efc:	3718      	adds	r7, #24
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd80      	pop	{r7, pc}
 8003f02:	bf00      	nop
 8003f04:	20000620 	.word	0x20000620
 8003f08:	40023c00 	.word	0x40023c00

08003f0c <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8003f0c:	b480      	push	{r7}
 8003f0e:	b083      	sub	sp, #12
 8003f10:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8003f12:	2300      	movs	r3, #0
 8003f14:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003f16:	4b0b      	ldr	r3, [pc, #44]	; (8003f44 <HAL_FLASH_Unlock+0x38>)
 8003f18:	691b      	ldr	r3, [r3, #16]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	da0b      	bge.n	8003f36 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8003f1e:	4b09      	ldr	r3, [pc, #36]	; (8003f44 <HAL_FLASH_Unlock+0x38>)
 8003f20:	4a09      	ldr	r2, [pc, #36]	; (8003f48 <HAL_FLASH_Unlock+0x3c>)
 8003f22:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8003f24:	4b07      	ldr	r3, [pc, #28]	; (8003f44 <HAL_FLASH_Unlock+0x38>)
 8003f26:	4a09      	ldr	r2, [pc, #36]	; (8003f4c <HAL_FLASH_Unlock+0x40>)
 8003f28:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8003f2a:	4b06      	ldr	r3, [pc, #24]	; (8003f44 <HAL_FLASH_Unlock+0x38>)
 8003f2c:	691b      	ldr	r3, [r3, #16]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	da01      	bge.n	8003f36 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8003f32:	2301      	movs	r3, #1
 8003f34:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8003f36:	79fb      	ldrb	r3, [r7, #7]
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	370c      	adds	r7, #12
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f42:	4770      	bx	lr
 8003f44:	40023c00 	.word	0x40023c00
 8003f48:	45670123 	.word	0x45670123
 8003f4c:	cdef89ab 	.word	0xcdef89ab

08003f50 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8003f50:	b480      	push	{r7}
 8003f52:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8003f54:	4b05      	ldr	r3, [pc, #20]	; (8003f6c <HAL_FLASH_Lock+0x1c>)
 8003f56:	691b      	ldr	r3, [r3, #16]
 8003f58:	4a04      	ldr	r2, [pc, #16]	; (8003f6c <HAL_FLASH_Lock+0x1c>)
 8003f5a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003f5e:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8003f60:	2300      	movs	r3, #0
}
 8003f62:	4618      	mov	r0, r3
 8003f64:	46bd      	mov	sp, r7
 8003f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6a:	4770      	bx	lr
 8003f6c:	40023c00 	.word	0x40023c00

08003f70 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8003f70:	b580      	push	{r7, lr}
 8003f72:	b084      	sub	sp, #16
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003f78:	2300      	movs	r3, #0
 8003f7a:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8003f7c:	4b1a      	ldr	r3, [pc, #104]	; (8003fe8 <FLASH_WaitForLastOperation+0x78>)
 8003f7e:	2200      	movs	r2, #0
 8003f80:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8003f82:	f7fe fe33 	bl	8002bec <HAL_GetTick>
 8003f86:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8003f88:	e010      	b.n	8003fac <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f90:	d00c      	beq.n	8003fac <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d007      	beq.n	8003fa8 <FLASH_WaitForLastOperation+0x38>
 8003f98:	f7fe fe28 	bl	8002bec <HAL_GetTick>
 8003f9c:	4602      	mov	r2, r0
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	1ad3      	subs	r3, r2, r3
 8003fa2:	687a      	ldr	r2, [r7, #4]
 8003fa4:	429a      	cmp	r2, r3
 8003fa6:	d201      	bcs.n	8003fac <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8003fa8:	2303      	movs	r3, #3
 8003faa:	e019      	b.n	8003fe0 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8003fac:	4b0f      	ldr	r3, [pc, #60]	; (8003fec <FLASH_WaitForLastOperation+0x7c>)
 8003fae:	68db      	ldr	r3, [r3, #12]
 8003fb0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d1e8      	bne.n	8003f8a <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8003fb8:	4b0c      	ldr	r3, [pc, #48]	; (8003fec <FLASH_WaitForLastOperation+0x7c>)
 8003fba:	68db      	ldr	r3, [r3, #12]
 8003fbc:	f003 0301 	and.w	r3, r3, #1
 8003fc0:	2b00      	cmp	r3, #0
 8003fc2:	d002      	beq.n	8003fca <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003fc4:	4b09      	ldr	r3, [pc, #36]	; (8003fec <FLASH_WaitForLastOperation+0x7c>)
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8003fca:	4b08      	ldr	r3, [pc, #32]	; (8003fec <FLASH_WaitForLastOperation+0x7c>)
 8003fcc:	68db      	ldr	r3, [r3, #12]
 8003fce:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d003      	beq.n	8003fde <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8003fd6:	f000 f8a5 	bl	8004124 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8003fda:	2301      	movs	r3, #1
 8003fdc:	e000      	b.n	8003fe0 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8003fde:	2300      	movs	r3, #0
  
}  
 8003fe0:	4618      	mov	r0, r3
 8003fe2:	3710      	adds	r7, #16
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bd80      	pop	{r7, pc}
 8003fe8:	20000620 	.word	0x20000620
 8003fec:	40023c00 	.word	0x40023c00

08003ff0 <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8003ff0:	b480      	push	{r7}
 8003ff2:	b085      	sub	sp, #20
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	60f8      	str	r0, [r7, #12]
 8003ff8:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8003ffc:	4b14      	ldr	r3, [pc, #80]	; (8004050 <FLASH_Program_DoubleWord+0x60>)
 8003ffe:	691b      	ldr	r3, [r3, #16]
 8004000:	4a13      	ldr	r2, [pc, #76]	; (8004050 <FLASH_Program_DoubleWord+0x60>)
 8004002:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004006:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8004008:	4b11      	ldr	r3, [pc, #68]	; (8004050 <FLASH_Program_DoubleWord+0x60>)
 800400a:	691b      	ldr	r3, [r3, #16]
 800400c:	4a10      	ldr	r2, [pc, #64]	; (8004050 <FLASH_Program_DoubleWord+0x60>)
 800400e:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8004012:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004014:	4b0e      	ldr	r3, [pc, #56]	; (8004050 <FLASH_Program_DoubleWord+0x60>)
 8004016:	691b      	ldr	r3, [r3, #16]
 8004018:	4a0d      	ldr	r2, [pc, #52]	; (8004050 <FLASH_Program_DoubleWord+0x60>)
 800401a:	f043 0301 	orr.w	r3, r3, #1
 800401e:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	683a      	ldr	r2, [r7, #0]
 8004024:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8004026:	f3bf 8f6f 	isb	sy
}
 800402a:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 800402c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004030:	f04f 0200 	mov.w	r2, #0
 8004034:	f04f 0300 	mov.w	r3, #0
 8004038:	000a      	movs	r2, r1
 800403a:	2300      	movs	r3, #0
 800403c:	68f9      	ldr	r1, [r7, #12]
 800403e:	3104      	adds	r1, #4
 8004040:	4613      	mov	r3, r2
 8004042:	600b      	str	r3, [r1, #0]
}
 8004044:	bf00      	nop
 8004046:	3714      	adds	r7, #20
 8004048:	46bd      	mov	sp, r7
 800404a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404e:	4770      	bx	lr
 8004050:	40023c00 	.word	0x40023c00

08004054 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8004054:	b480      	push	{r7}
 8004056:	b083      	sub	sp, #12
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
 800405c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 800405e:	4b0d      	ldr	r3, [pc, #52]	; (8004094 <FLASH_Program_Word+0x40>)
 8004060:	691b      	ldr	r3, [r3, #16]
 8004062:	4a0c      	ldr	r2, [pc, #48]	; (8004094 <FLASH_Program_Word+0x40>)
 8004064:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004068:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 800406a:	4b0a      	ldr	r3, [pc, #40]	; (8004094 <FLASH_Program_Word+0x40>)
 800406c:	691b      	ldr	r3, [r3, #16]
 800406e:	4a09      	ldr	r2, [pc, #36]	; (8004094 <FLASH_Program_Word+0x40>)
 8004070:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004074:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004076:	4b07      	ldr	r3, [pc, #28]	; (8004094 <FLASH_Program_Word+0x40>)
 8004078:	691b      	ldr	r3, [r3, #16]
 800407a:	4a06      	ldr	r2, [pc, #24]	; (8004094 <FLASH_Program_Word+0x40>)
 800407c:	f043 0301 	orr.w	r3, r3, #1
 8004080:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	683a      	ldr	r2, [r7, #0]
 8004086:	601a      	str	r2, [r3, #0]
}
 8004088:	bf00      	nop
 800408a:	370c      	adds	r7, #12
 800408c:	46bd      	mov	sp, r7
 800408e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004092:	4770      	bx	lr
 8004094:	40023c00 	.word	0x40023c00

08004098 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8004098:	b480      	push	{r7}
 800409a:	b083      	sub	sp, #12
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
 80040a0:	460b      	mov	r3, r1
 80040a2:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80040a4:	4b0d      	ldr	r3, [pc, #52]	; (80040dc <FLASH_Program_HalfWord+0x44>)
 80040a6:	691b      	ldr	r3, [r3, #16]
 80040a8:	4a0c      	ldr	r2, [pc, #48]	; (80040dc <FLASH_Program_HalfWord+0x44>)
 80040aa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040ae:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 80040b0:	4b0a      	ldr	r3, [pc, #40]	; (80040dc <FLASH_Program_HalfWord+0x44>)
 80040b2:	691b      	ldr	r3, [r3, #16]
 80040b4:	4a09      	ldr	r2, [pc, #36]	; (80040dc <FLASH_Program_HalfWord+0x44>)
 80040b6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040ba:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80040bc:	4b07      	ldr	r3, [pc, #28]	; (80040dc <FLASH_Program_HalfWord+0x44>)
 80040be:	691b      	ldr	r3, [r3, #16]
 80040c0:	4a06      	ldr	r2, [pc, #24]	; (80040dc <FLASH_Program_HalfWord+0x44>)
 80040c2:	f043 0301 	orr.w	r3, r3, #1
 80040c6:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	887a      	ldrh	r2, [r7, #2]
 80040cc:	801a      	strh	r2, [r3, #0]
}
 80040ce:	bf00      	nop
 80040d0:	370c      	adds	r7, #12
 80040d2:	46bd      	mov	sp, r7
 80040d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040d8:	4770      	bx	lr
 80040da:	bf00      	nop
 80040dc:	40023c00 	.word	0x40023c00

080040e0 <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 80040e0:	b480      	push	{r7}
 80040e2:	b083      	sub	sp, #12
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
 80040e8:	460b      	mov	r3, r1
 80040ea:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80040ec:	4b0c      	ldr	r3, [pc, #48]	; (8004120 <FLASH_Program_Byte+0x40>)
 80040ee:	691b      	ldr	r3, [r3, #16]
 80040f0:	4a0b      	ldr	r2, [pc, #44]	; (8004120 <FLASH_Program_Byte+0x40>)
 80040f2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040f6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 80040f8:	4b09      	ldr	r3, [pc, #36]	; (8004120 <FLASH_Program_Byte+0x40>)
 80040fa:	4a09      	ldr	r2, [pc, #36]	; (8004120 <FLASH_Program_Byte+0x40>)
 80040fc:	691b      	ldr	r3, [r3, #16]
 80040fe:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004100:	4b07      	ldr	r3, [pc, #28]	; (8004120 <FLASH_Program_Byte+0x40>)
 8004102:	691b      	ldr	r3, [r3, #16]
 8004104:	4a06      	ldr	r2, [pc, #24]	; (8004120 <FLASH_Program_Byte+0x40>)
 8004106:	f043 0301 	orr.w	r3, r3, #1
 800410a:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	78fa      	ldrb	r2, [r7, #3]
 8004110:	701a      	strb	r2, [r3, #0]
}
 8004112:	bf00      	nop
 8004114:	370c      	adds	r7, #12
 8004116:	46bd      	mov	sp, r7
 8004118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411c:	4770      	bx	lr
 800411e:	bf00      	nop
 8004120:	40023c00 	.word	0x40023c00

08004124 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8004124:	b480      	push	{r7}
 8004126:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8004128:	4b2f      	ldr	r3, [pc, #188]	; (80041e8 <FLASH_SetErrorCode+0xc4>)
 800412a:	68db      	ldr	r3, [r3, #12]
 800412c:	f003 0310 	and.w	r3, r3, #16
 8004130:	2b00      	cmp	r3, #0
 8004132:	d008      	beq.n	8004146 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8004134:	4b2d      	ldr	r3, [pc, #180]	; (80041ec <FLASH_SetErrorCode+0xc8>)
 8004136:	69db      	ldr	r3, [r3, #28]
 8004138:	f043 0310 	orr.w	r3, r3, #16
 800413c:	4a2b      	ldr	r2, [pc, #172]	; (80041ec <FLASH_SetErrorCode+0xc8>)
 800413e:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8004140:	4b29      	ldr	r3, [pc, #164]	; (80041e8 <FLASH_SetErrorCode+0xc4>)
 8004142:	2210      	movs	r2, #16
 8004144:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8004146:	4b28      	ldr	r3, [pc, #160]	; (80041e8 <FLASH_SetErrorCode+0xc4>)
 8004148:	68db      	ldr	r3, [r3, #12]
 800414a:	f003 0320 	and.w	r3, r3, #32
 800414e:	2b00      	cmp	r3, #0
 8004150:	d008      	beq.n	8004164 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8004152:	4b26      	ldr	r3, [pc, #152]	; (80041ec <FLASH_SetErrorCode+0xc8>)
 8004154:	69db      	ldr	r3, [r3, #28]
 8004156:	f043 0308 	orr.w	r3, r3, #8
 800415a:	4a24      	ldr	r2, [pc, #144]	; (80041ec <FLASH_SetErrorCode+0xc8>)
 800415c:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 800415e:	4b22      	ldr	r3, [pc, #136]	; (80041e8 <FLASH_SetErrorCode+0xc4>)
 8004160:	2220      	movs	r2, #32
 8004162:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8004164:	4b20      	ldr	r3, [pc, #128]	; (80041e8 <FLASH_SetErrorCode+0xc4>)
 8004166:	68db      	ldr	r3, [r3, #12]
 8004168:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800416c:	2b00      	cmp	r3, #0
 800416e:	d008      	beq.n	8004182 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8004170:	4b1e      	ldr	r3, [pc, #120]	; (80041ec <FLASH_SetErrorCode+0xc8>)
 8004172:	69db      	ldr	r3, [r3, #28]
 8004174:	f043 0304 	orr.w	r3, r3, #4
 8004178:	4a1c      	ldr	r2, [pc, #112]	; (80041ec <FLASH_SetErrorCode+0xc8>)
 800417a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 800417c:	4b1a      	ldr	r3, [pc, #104]	; (80041e8 <FLASH_SetErrorCode+0xc4>)
 800417e:	2240      	movs	r2, #64	; 0x40
 8004180:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8004182:	4b19      	ldr	r3, [pc, #100]	; (80041e8 <FLASH_SetErrorCode+0xc4>)
 8004184:	68db      	ldr	r3, [r3, #12]
 8004186:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800418a:	2b00      	cmp	r3, #0
 800418c:	d008      	beq.n	80041a0 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800418e:	4b17      	ldr	r3, [pc, #92]	; (80041ec <FLASH_SetErrorCode+0xc8>)
 8004190:	69db      	ldr	r3, [r3, #28]
 8004192:	f043 0302 	orr.w	r3, r3, #2
 8004196:	4a15      	ldr	r2, [pc, #84]	; (80041ec <FLASH_SetErrorCode+0xc8>)
 8004198:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 800419a:	4b13      	ldr	r3, [pc, #76]	; (80041e8 <FLASH_SetErrorCode+0xc4>)
 800419c:	2280      	movs	r2, #128	; 0x80
 800419e:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 80041a0:	4b11      	ldr	r3, [pc, #68]	; (80041e8 <FLASH_SetErrorCode+0xc4>)
 80041a2:	68db      	ldr	r3, [r3, #12]
 80041a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d009      	beq.n	80041c0 <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 80041ac:	4b0f      	ldr	r3, [pc, #60]	; (80041ec <FLASH_SetErrorCode+0xc8>)
 80041ae:	69db      	ldr	r3, [r3, #28]
 80041b0:	f043 0301 	orr.w	r3, r3, #1
 80041b4:	4a0d      	ldr	r2, [pc, #52]	; (80041ec <FLASH_SetErrorCode+0xc8>)
 80041b6:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 80041b8:	4b0b      	ldr	r3, [pc, #44]	; (80041e8 <FLASH_SetErrorCode+0xc4>)
 80041ba:	f44f 7280 	mov.w	r2, #256	; 0x100
 80041be:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 80041c0:	4b09      	ldr	r3, [pc, #36]	; (80041e8 <FLASH_SetErrorCode+0xc4>)
 80041c2:	68db      	ldr	r3, [r3, #12]
 80041c4:	f003 0302 	and.w	r3, r3, #2
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d008      	beq.n	80041de <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 80041cc:	4b07      	ldr	r3, [pc, #28]	; (80041ec <FLASH_SetErrorCode+0xc8>)
 80041ce:	69db      	ldr	r3, [r3, #28]
 80041d0:	f043 0320 	orr.w	r3, r3, #32
 80041d4:	4a05      	ldr	r2, [pc, #20]	; (80041ec <FLASH_SetErrorCode+0xc8>)
 80041d6:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 80041d8:	4b03      	ldr	r3, [pc, #12]	; (80041e8 <FLASH_SetErrorCode+0xc4>)
 80041da:	2202      	movs	r2, #2
 80041dc:	60da      	str	r2, [r3, #12]
  }
}
 80041de:	bf00      	nop
 80041e0:	46bd      	mov	sp, r7
 80041e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041e6:	4770      	bx	lr
 80041e8:	40023c00 	.word	0x40023c00
 80041ec:	20000620 	.word	0x20000620

080041f0 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b084      	sub	sp, #16
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
 80041f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 80041fa:	2301      	movs	r3, #1
 80041fc:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 80041fe:	2300      	movs	r3, #0
 8004200:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004202:	4b31      	ldr	r3, [pc, #196]	; (80042c8 <HAL_FLASHEx_Erase+0xd8>)
 8004204:	7e1b      	ldrb	r3, [r3, #24]
 8004206:	2b01      	cmp	r3, #1
 8004208:	d101      	bne.n	800420e <HAL_FLASHEx_Erase+0x1e>
 800420a:	2302      	movs	r3, #2
 800420c:	e058      	b.n	80042c0 <HAL_FLASHEx_Erase+0xd0>
 800420e:	4b2e      	ldr	r3, [pc, #184]	; (80042c8 <HAL_FLASHEx_Erase+0xd8>)
 8004210:	2201      	movs	r2, #1
 8004212:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004214:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004218:	f7ff feaa 	bl	8003f70 <FLASH_WaitForLastOperation>
 800421c:	4603      	mov	r3, r0
 800421e:	73fb      	strb	r3, [r7, #15]

  if (status == HAL_OK)
 8004220:	7bfb      	ldrb	r3, [r7, #15]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d148      	bne.n	80042b8 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8004226:	683b      	ldr	r3, [r7, #0]
 8004228:	f04f 32ff 	mov.w	r2, #4294967295
 800422c:	601a      	str	r2, [r3, #0]

    if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	2b01      	cmp	r3, #1
 8004234:	d115      	bne.n	8004262 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	691b      	ldr	r3, [r3, #16]
 800423a:	b2da      	uxtb	r2, r3
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	4619      	mov	r1, r3
 8004242:	4610      	mov	r0, r2
 8004244:	f000 f844 	bl	80042d0 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004248:	f24c 3050 	movw	r0, #50000	; 0xc350
 800424c:	f7ff fe90 	bl	8003f70 <FLASH_WaitForLastOperation>
 8004250:	4603      	mov	r3, r0
 8004252:	73fb      	strb	r3, [r7, #15]

      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8004254:	4b1d      	ldr	r3, [pc, #116]	; (80042cc <HAL_FLASHEx_Erase+0xdc>)
 8004256:	691b      	ldr	r3, [r3, #16]
 8004258:	4a1c      	ldr	r2, [pc, #112]	; (80042cc <HAL_FLASHEx_Erase+0xdc>)
 800425a:	f023 0304 	bic.w	r3, r3, #4
 800425e:	6113      	str	r3, [r2, #16]
 8004260:	e028      	b.n	80042b4 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	689b      	ldr	r3, [r3, #8]
 8004266:	60bb      	str	r3, [r7, #8]
 8004268:	e01c      	b.n	80042a4 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	691b      	ldr	r3, [r3, #16]
 800426e:	b2db      	uxtb	r3, r3
 8004270:	4619      	mov	r1, r3
 8004272:	68b8      	ldr	r0, [r7, #8]
 8004274:	f000 f850 	bl	8004318 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004278:	f24c 3050 	movw	r0, #50000	; 0xc350
 800427c:	f7ff fe78 	bl	8003f70 <FLASH_WaitForLastOperation>
 8004280:	4603      	mov	r3, r0
 8004282:	73fb      	strb	r3, [r7, #15]

        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8004284:	4b11      	ldr	r3, [pc, #68]	; (80042cc <HAL_FLASHEx_Erase+0xdc>)
 8004286:	691b      	ldr	r3, [r3, #16]
 8004288:	4a10      	ldr	r2, [pc, #64]	; (80042cc <HAL_FLASHEx_Erase+0xdc>)
 800428a:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 800428e:	6113      	str	r3, [r2, #16]

        if (status != HAL_OK)
 8004290:	7bfb      	ldrb	r3, [r7, #15]
 8004292:	2b00      	cmp	r3, #0
 8004294:	d003      	beq.n	800429e <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	68ba      	ldr	r2, [r7, #8]
 800429a:	601a      	str	r2, [r3, #0]
          break;
 800429c:	e00a      	b.n	80042b4 <HAL_FLASHEx_Erase+0xc4>
      for (index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 800429e:	68bb      	ldr	r3, [r7, #8]
 80042a0:	3301      	adds	r3, #1
 80042a2:	60bb      	str	r3, [r7, #8]
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	68da      	ldr	r2, [r3, #12]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	689b      	ldr	r3, [r3, #8]
 80042ac:	4413      	add	r3, r2
 80042ae:	68ba      	ldr	r2, [r7, #8]
 80042b0:	429a      	cmp	r2, r3
 80042b2:	d3da      	bcc.n	800426a <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 80042b4:	f000 f878 	bl	80043a8 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 80042b8:	4b03      	ldr	r3, [pc, #12]	; (80042c8 <HAL_FLASHEx_Erase+0xd8>)
 80042ba:	2200      	movs	r2, #0
 80042bc:	761a      	strb	r2, [r3, #24]

  return status;
 80042be:	7bfb      	ldrb	r3, [r7, #15]
}
 80042c0:	4618      	mov	r0, r3
 80042c2:	3710      	adds	r7, #16
 80042c4:	46bd      	mov	sp, r7
 80042c6:	bd80      	pop	{r7, pc}
 80042c8:	20000620 	.word	0x20000620
 80042cc:	40023c00 	.word	0x40023c00

080042d0 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 80042d0:	b480      	push	{r7}
 80042d2:	b083      	sub	sp, #12
 80042d4:	af00      	add	r7, sp, #0
 80042d6:	4603      	mov	r3, r0
 80042d8:	6039      	str	r1, [r7, #0]
 80042da:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));

  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80042dc:	4b0d      	ldr	r3, [pc, #52]	; (8004314 <FLASH_MassErase+0x44>)
 80042de:	691b      	ldr	r3, [r3, #16]
 80042e0:	4a0c      	ldr	r2, [pc, #48]	; (8004314 <FLASH_MassErase+0x44>)
 80042e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80042e6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 80042e8:	4b0a      	ldr	r3, [pc, #40]	; (8004314 <FLASH_MassErase+0x44>)
 80042ea:	691b      	ldr	r3, [r3, #16]
 80042ec:	4a09      	ldr	r2, [pc, #36]	; (8004314 <FLASH_MassErase+0x44>)
 80042ee:	f043 0304 	orr.w	r3, r3, #4
 80042f2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange << 8U);
 80042f4:	4b07      	ldr	r3, [pc, #28]	; (8004314 <FLASH_MassErase+0x44>)
 80042f6:	691a      	ldr	r2, [r3, #16]
 80042f8:	79fb      	ldrb	r3, [r7, #7]
 80042fa:	021b      	lsls	r3, r3, #8
 80042fc:	4313      	orrs	r3, r2
 80042fe:	4a05      	ldr	r2, [pc, #20]	; (8004314 <FLASH_MassErase+0x44>)
 8004300:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004304:	6113      	str	r3, [r2, #16]
}
 8004306:	bf00      	nop
 8004308:	370c      	adds	r7, #12
 800430a:	46bd      	mov	sp, r7
 800430c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004310:	4770      	bx	lr
 8004312:	bf00      	nop
 8004314:	40023c00 	.word	0x40023c00

08004318 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8004318:	b480      	push	{r7}
 800431a:	b085      	sub	sp, #20
 800431c:	af00      	add	r7, sp, #0
 800431e:	6078      	str	r0, [r7, #4]
 8004320:	460b      	mov	r3, r1
 8004322:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8004324:	2300      	movs	r3, #0
 8004326:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8004328:	78fb      	ldrb	r3, [r7, #3]
 800432a:	2b00      	cmp	r3, #0
 800432c:	d102      	bne.n	8004334 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 800432e:	2300      	movs	r3, #0
 8004330:	60fb      	str	r3, [r7, #12]
 8004332:	e010      	b.n	8004356 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8004334:	78fb      	ldrb	r3, [r7, #3]
 8004336:	2b01      	cmp	r3, #1
 8004338:	d103      	bne.n	8004342 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800433a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800433e:	60fb      	str	r3, [r7, #12]
 8004340:	e009      	b.n	8004356 <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8004342:	78fb      	ldrb	r3, [r7, #3]
 8004344:	2b02      	cmp	r3, #2
 8004346:	d103      	bne.n	8004350 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8004348:	f44f 7300 	mov.w	r3, #512	; 0x200
 800434c:	60fb      	str	r3, [r7, #12]
 800434e:	e002      	b.n	8004356 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8004350:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004354:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004356:	4b13      	ldr	r3, [pc, #76]	; (80043a4 <FLASH_Erase_Sector+0x8c>)
 8004358:	691b      	ldr	r3, [r3, #16]
 800435a:	4a12      	ldr	r2, [pc, #72]	; (80043a4 <FLASH_Erase_Sector+0x8c>)
 800435c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004360:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8004362:	4b10      	ldr	r3, [pc, #64]	; (80043a4 <FLASH_Erase_Sector+0x8c>)
 8004364:	691a      	ldr	r2, [r3, #16]
 8004366:	490f      	ldr	r1, [pc, #60]	; (80043a4 <FLASH_Erase_Sector+0x8c>)
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	4313      	orrs	r3, r2
 800436c:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 800436e:	4b0d      	ldr	r3, [pc, #52]	; (80043a4 <FLASH_Erase_Sector+0x8c>)
 8004370:	691b      	ldr	r3, [r3, #16]
 8004372:	4a0c      	ldr	r2, [pc, #48]	; (80043a4 <FLASH_Erase_Sector+0x8c>)
 8004374:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004378:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 800437a:	4b0a      	ldr	r3, [pc, #40]	; (80043a4 <FLASH_Erase_Sector+0x8c>)
 800437c:	691a      	ldr	r2, [r3, #16]
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	00db      	lsls	r3, r3, #3
 8004382:	4313      	orrs	r3, r2
 8004384:	4a07      	ldr	r2, [pc, #28]	; (80043a4 <FLASH_Erase_Sector+0x8c>)
 8004386:	f043 0302 	orr.w	r3, r3, #2
 800438a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 800438c:	4b05      	ldr	r3, [pc, #20]	; (80043a4 <FLASH_Erase_Sector+0x8c>)
 800438e:	691b      	ldr	r3, [r3, #16]
 8004390:	4a04      	ldr	r2, [pc, #16]	; (80043a4 <FLASH_Erase_Sector+0x8c>)
 8004392:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004396:	6113      	str	r3, [r2, #16]
}
 8004398:	bf00      	nop
 800439a:	3714      	adds	r7, #20
 800439c:	46bd      	mov	sp, r7
 800439e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043a2:	4770      	bx	lr
 80043a4:	40023c00 	.word	0x40023c00

080043a8 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 80043a8:	b480      	push	{r7}
 80043aa:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 80043ac:	4b20      	ldr	r3, [pc, #128]	; (8004430 <FLASH_FlushCaches+0x88>)
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d017      	beq.n	80043e8 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 80043b8:	4b1d      	ldr	r3, [pc, #116]	; (8004430 <FLASH_FlushCaches+0x88>)
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	4a1c      	ldr	r2, [pc, #112]	; (8004430 <FLASH_FlushCaches+0x88>)
 80043be:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80043c2:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 80043c4:	4b1a      	ldr	r3, [pc, #104]	; (8004430 <FLASH_FlushCaches+0x88>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4a19      	ldr	r2, [pc, #100]	; (8004430 <FLASH_FlushCaches+0x88>)
 80043ca:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80043ce:	6013      	str	r3, [r2, #0]
 80043d0:	4b17      	ldr	r3, [pc, #92]	; (8004430 <FLASH_FlushCaches+0x88>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a16      	ldr	r2, [pc, #88]	; (8004430 <FLASH_FlushCaches+0x88>)
 80043d6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80043da:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80043dc:	4b14      	ldr	r3, [pc, #80]	; (8004430 <FLASH_FlushCaches+0x88>)
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	4a13      	ldr	r2, [pc, #76]	; (8004430 <FLASH_FlushCaches+0x88>)
 80043e2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80043e6:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80043e8:	4b11      	ldr	r3, [pc, #68]	; (8004430 <FLASH_FlushCaches+0x88>)
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80043f0:	2b00      	cmp	r3, #0
 80043f2:	d017      	beq.n	8004424 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 80043f4:	4b0e      	ldr	r3, [pc, #56]	; (8004430 <FLASH_FlushCaches+0x88>)
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4a0d      	ldr	r2, [pc, #52]	; (8004430 <FLASH_FlushCaches+0x88>)
 80043fa:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80043fe:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8004400:	4b0b      	ldr	r3, [pc, #44]	; (8004430 <FLASH_FlushCaches+0x88>)
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	4a0a      	ldr	r2, [pc, #40]	; (8004430 <FLASH_FlushCaches+0x88>)
 8004406:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800440a:	6013      	str	r3, [r2, #0]
 800440c:	4b08      	ldr	r3, [pc, #32]	; (8004430 <FLASH_FlushCaches+0x88>)
 800440e:	681b      	ldr	r3, [r3, #0]
 8004410:	4a07      	ldr	r2, [pc, #28]	; (8004430 <FLASH_FlushCaches+0x88>)
 8004412:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004416:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8004418:	4b05      	ldr	r3, [pc, #20]	; (8004430 <FLASH_FlushCaches+0x88>)
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a04      	ldr	r2, [pc, #16]	; (8004430 <FLASH_FlushCaches+0x88>)
 800441e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004422:	6013      	str	r3, [r2, #0]
  }
}
 8004424:	bf00      	nop
 8004426:	46bd      	mov	sp, r7
 8004428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442c:	4770      	bx	lr
 800442e:	bf00      	nop
 8004430:	40023c00 	.word	0x40023c00

08004434 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004434:	b480      	push	{r7}
 8004436:	b089      	sub	sp, #36	; 0x24
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
 800443c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800443e:	2300      	movs	r3, #0
 8004440:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004442:	2300      	movs	r3, #0
 8004444:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004446:	2300      	movs	r3, #0
 8004448:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800444a:	2300      	movs	r3, #0
 800444c:	61fb      	str	r3, [r7, #28]
 800444e:	e159      	b.n	8004704 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004450:	2201      	movs	r2, #1
 8004452:	69fb      	ldr	r3, [r7, #28]
 8004454:	fa02 f303 	lsl.w	r3, r2, r3
 8004458:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	697a      	ldr	r2, [r7, #20]
 8004460:	4013      	ands	r3, r2
 8004462:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004464:	693a      	ldr	r2, [r7, #16]
 8004466:	697b      	ldr	r3, [r7, #20]
 8004468:	429a      	cmp	r2, r3
 800446a:	f040 8148 	bne.w	80046fe <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	685b      	ldr	r3, [r3, #4]
 8004472:	f003 0303 	and.w	r3, r3, #3
 8004476:	2b01      	cmp	r3, #1
 8004478:	d005      	beq.n	8004486 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	685b      	ldr	r3, [r3, #4]
 800447e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004482:	2b02      	cmp	r3, #2
 8004484:	d130      	bne.n	80044e8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	689b      	ldr	r3, [r3, #8]
 800448a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800448c:	69fb      	ldr	r3, [r7, #28]
 800448e:	005b      	lsls	r3, r3, #1
 8004490:	2203      	movs	r2, #3
 8004492:	fa02 f303 	lsl.w	r3, r2, r3
 8004496:	43db      	mvns	r3, r3
 8004498:	69ba      	ldr	r2, [r7, #24]
 800449a:	4013      	ands	r3, r2
 800449c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800449e:	683b      	ldr	r3, [r7, #0]
 80044a0:	68da      	ldr	r2, [r3, #12]
 80044a2:	69fb      	ldr	r3, [r7, #28]
 80044a4:	005b      	lsls	r3, r3, #1
 80044a6:	fa02 f303 	lsl.w	r3, r2, r3
 80044aa:	69ba      	ldr	r2, [r7, #24]
 80044ac:	4313      	orrs	r3, r2
 80044ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	69ba      	ldr	r2, [r7, #24]
 80044b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80044bc:	2201      	movs	r2, #1
 80044be:	69fb      	ldr	r3, [r7, #28]
 80044c0:	fa02 f303 	lsl.w	r3, r2, r3
 80044c4:	43db      	mvns	r3, r3
 80044c6:	69ba      	ldr	r2, [r7, #24]
 80044c8:	4013      	ands	r3, r2
 80044ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	091b      	lsrs	r3, r3, #4
 80044d2:	f003 0201 	and.w	r2, r3, #1
 80044d6:	69fb      	ldr	r3, [r7, #28]
 80044d8:	fa02 f303 	lsl.w	r3, r2, r3
 80044dc:	69ba      	ldr	r2, [r7, #24]
 80044de:	4313      	orrs	r3, r2
 80044e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	69ba      	ldr	r2, [r7, #24]
 80044e6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80044e8:	683b      	ldr	r3, [r7, #0]
 80044ea:	685b      	ldr	r3, [r3, #4]
 80044ec:	f003 0303 	and.w	r3, r3, #3
 80044f0:	2b03      	cmp	r3, #3
 80044f2:	d017      	beq.n	8004524 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	68db      	ldr	r3, [r3, #12]
 80044f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80044fa:	69fb      	ldr	r3, [r7, #28]
 80044fc:	005b      	lsls	r3, r3, #1
 80044fe:	2203      	movs	r2, #3
 8004500:	fa02 f303 	lsl.w	r3, r2, r3
 8004504:	43db      	mvns	r3, r3
 8004506:	69ba      	ldr	r2, [r7, #24]
 8004508:	4013      	ands	r3, r2
 800450a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800450c:	683b      	ldr	r3, [r7, #0]
 800450e:	689a      	ldr	r2, [r3, #8]
 8004510:	69fb      	ldr	r3, [r7, #28]
 8004512:	005b      	lsls	r3, r3, #1
 8004514:	fa02 f303 	lsl.w	r3, r2, r3
 8004518:	69ba      	ldr	r2, [r7, #24]
 800451a:	4313      	orrs	r3, r2
 800451c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	69ba      	ldr	r2, [r7, #24]
 8004522:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	f003 0303 	and.w	r3, r3, #3
 800452c:	2b02      	cmp	r3, #2
 800452e:	d123      	bne.n	8004578 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004530:	69fb      	ldr	r3, [r7, #28]
 8004532:	08da      	lsrs	r2, r3, #3
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	3208      	adds	r2, #8
 8004538:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800453c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800453e:	69fb      	ldr	r3, [r7, #28]
 8004540:	f003 0307 	and.w	r3, r3, #7
 8004544:	009b      	lsls	r3, r3, #2
 8004546:	220f      	movs	r2, #15
 8004548:	fa02 f303 	lsl.w	r3, r2, r3
 800454c:	43db      	mvns	r3, r3
 800454e:	69ba      	ldr	r2, [r7, #24]
 8004550:	4013      	ands	r3, r2
 8004552:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	691a      	ldr	r2, [r3, #16]
 8004558:	69fb      	ldr	r3, [r7, #28]
 800455a:	f003 0307 	and.w	r3, r3, #7
 800455e:	009b      	lsls	r3, r3, #2
 8004560:	fa02 f303 	lsl.w	r3, r2, r3
 8004564:	69ba      	ldr	r2, [r7, #24]
 8004566:	4313      	orrs	r3, r2
 8004568:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800456a:	69fb      	ldr	r3, [r7, #28]
 800456c:	08da      	lsrs	r2, r3, #3
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	3208      	adds	r2, #8
 8004572:	69b9      	ldr	r1, [r7, #24]
 8004574:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800457e:	69fb      	ldr	r3, [r7, #28]
 8004580:	005b      	lsls	r3, r3, #1
 8004582:	2203      	movs	r2, #3
 8004584:	fa02 f303 	lsl.w	r3, r2, r3
 8004588:	43db      	mvns	r3, r3
 800458a:	69ba      	ldr	r2, [r7, #24]
 800458c:	4013      	ands	r3, r2
 800458e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004590:	683b      	ldr	r3, [r7, #0]
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	f003 0203 	and.w	r2, r3, #3
 8004598:	69fb      	ldr	r3, [r7, #28]
 800459a:	005b      	lsls	r3, r3, #1
 800459c:	fa02 f303 	lsl.w	r3, r2, r3
 80045a0:	69ba      	ldr	r2, [r7, #24]
 80045a2:	4313      	orrs	r3, r2
 80045a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	69ba      	ldr	r2, [r7, #24]
 80045aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	685b      	ldr	r3, [r3, #4]
 80045b0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	f000 80a2 	beq.w	80046fe <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045ba:	2300      	movs	r3, #0
 80045bc:	60fb      	str	r3, [r7, #12]
 80045be:	4b57      	ldr	r3, [pc, #348]	; (800471c <HAL_GPIO_Init+0x2e8>)
 80045c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045c2:	4a56      	ldr	r2, [pc, #344]	; (800471c <HAL_GPIO_Init+0x2e8>)
 80045c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80045c8:	6453      	str	r3, [r2, #68]	; 0x44
 80045ca:	4b54      	ldr	r3, [pc, #336]	; (800471c <HAL_GPIO_Init+0x2e8>)
 80045cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80045d2:	60fb      	str	r3, [r7, #12]
 80045d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80045d6:	4a52      	ldr	r2, [pc, #328]	; (8004720 <HAL_GPIO_Init+0x2ec>)
 80045d8:	69fb      	ldr	r3, [r7, #28]
 80045da:	089b      	lsrs	r3, r3, #2
 80045dc:	3302      	adds	r3, #2
 80045de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80045e4:	69fb      	ldr	r3, [r7, #28]
 80045e6:	f003 0303 	and.w	r3, r3, #3
 80045ea:	009b      	lsls	r3, r3, #2
 80045ec:	220f      	movs	r2, #15
 80045ee:	fa02 f303 	lsl.w	r3, r2, r3
 80045f2:	43db      	mvns	r3, r3
 80045f4:	69ba      	ldr	r2, [r7, #24]
 80045f6:	4013      	ands	r3, r2
 80045f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	4a49      	ldr	r2, [pc, #292]	; (8004724 <HAL_GPIO_Init+0x2f0>)
 80045fe:	4293      	cmp	r3, r2
 8004600:	d019      	beq.n	8004636 <HAL_GPIO_Init+0x202>
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	4a48      	ldr	r2, [pc, #288]	; (8004728 <HAL_GPIO_Init+0x2f4>)
 8004606:	4293      	cmp	r3, r2
 8004608:	d013      	beq.n	8004632 <HAL_GPIO_Init+0x1fe>
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	4a47      	ldr	r2, [pc, #284]	; (800472c <HAL_GPIO_Init+0x2f8>)
 800460e:	4293      	cmp	r3, r2
 8004610:	d00d      	beq.n	800462e <HAL_GPIO_Init+0x1fa>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	4a46      	ldr	r2, [pc, #280]	; (8004730 <HAL_GPIO_Init+0x2fc>)
 8004616:	4293      	cmp	r3, r2
 8004618:	d007      	beq.n	800462a <HAL_GPIO_Init+0x1f6>
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	4a45      	ldr	r2, [pc, #276]	; (8004734 <HAL_GPIO_Init+0x300>)
 800461e:	4293      	cmp	r3, r2
 8004620:	d101      	bne.n	8004626 <HAL_GPIO_Init+0x1f2>
 8004622:	2304      	movs	r3, #4
 8004624:	e008      	b.n	8004638 <HAL_GPIO_Init+0x204>
 8004626:	2307      	movs	r3, #7
 8004628:	e006      	b.n	8004638 <HAL_GPIO_Init+0x204>
 800462a:	2303      	movs	r3, #3
 800462c:	e004      	b.n	8004638 <HAL_GPIO_Init+0x204>
 800462e:	2302      	movs	r3, #2
 8004630:	e002      	b.n	8004638 <HAL_GPIO_Init+0x204>
 8004632:	2301      	movs	r3, #1
 8004634:	e000      	b.n	8004638 <HAL_GPIO_Init+0x204>
 8004636:	2300      	movs	r3, #0
 8004638:	69fa      	ldr	r2, [r7, #28]
 800463a:	f002 0203 	and.w	r2, r2, #3
 800463e:	0092      	lsls	r2, r2, #2
 8004640:	4093      	lsls	r3, r2
 8004642:	69ba      	ldr	r2, [r7, #24]
 8004644:	4313      	orrs	r3, r2
 8004646:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004648:	4935      	ldr	r1, [pc, #212]	; (8004720 <HAL_GPIO_Init+0x2ec>)
 800464a:	69fb      	ldr	r3, [r7, #28]
 800464c:	089b      	lsrs	r3, r3, #2
 800464e:	3302      	adds	r3, #2
 8004650:	69ba      	ldr	r2, [r7, #24]
 8004652:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004656:	4b38      	ldr	r3, [pc, #224]	; (8004738 <HAL_GPIO_Init+0x304>)
 8004658:	689b      	ldr	r3, [r3, #8]
 800465a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800465c:	693b      	ldr	r3, [r7, #16]
 800465e:	43db      	mvns	r3, r3
 8004660:	69ba      	ldr	r2, [r7, #24]
 8004662:	4013      	ands	r3, r2
 8004664:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	685b      	ldr	r3, [r3, #4]
 800466a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800466e:	2b00      	cmp	r3, #0
 8004670:	d003      	beq.n	800467a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8004672:	69ba      	ldr	r2, [r7, #24]
 8004674:	693b      	ldr	r3, [r7, #16]
 8004676:	4313      	orrs	r3, r2
 8004678:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800467a:	4a2f      	ldr	r2, [pc, #188]	; (8004738 <HAL_GPIO_Init+0x304>)
 800467c:	69bb      	ldr	r3, [r7, #24]
 800467e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004680:	4b2d      	ldr	r3, [pc, #180]	; (8004738 <HAL_GPIO_Init+0x304>)
 8004682:	68db      	ldr	r3, [r3, #12]
 8004684:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004686:	693b      	ldr	r3, [r7, #16]
 8004688:	43db      	mvns	r3, r3
 800468a:	69ba      	ldr	r2, [r7, #24]
 800468c:	4013      	ands	r3, r2
 800468e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004698:	2b00      	cmp	r3, #0
 800469a:	d003      	beq.n	80046a4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 800469c:	69ba      	ldr	r2, [r7, #24]
 800469e:	693b      	ldr	r3, [r7, #16]
 80046a0:	4313      	orrs	r3, r2
 80046a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80046a4:	4a24      	ldr	r2, [pc, #144]	; (8004738 <HAL_GPIO_Init+0x304>)
 80046a6:	69bb      	ldr	r3, [r7, #24]
 80046a8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80046aa:	4b23      	ldr	r3, [pc, #140]	; (8004738 <HAL_GPIO_Init+0x304>)
 80046ac:	685b      	ldr	r3, [r3, #4]
 80046ae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046b0:	693b      	ldr	r3, [r7, #16]
 80046b2:	43db      	mvns	r3, r3
 80046b4:	69ba      	ldr	r2, [r7, #24]
 80046b6:	4013      	ands	r3, r2
 80046b8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80046ba:	683b      	ldr	r3, [r7, #0]
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d003      	beq.n	80046ce <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80046c6:	69ba      	ldr	r2, [r7, #24]
 80046c8:	693b      	ldr	r3, [r7, #16]
 80046ca:	4313      	orrs	r3, r2
 80046cc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80046ce:	4a1a      	ldr	r2, [pc, #104]	; (8004738 <HAL_GPIO_Init+0x304>)
 80046d0:	69bb      	ldr	r3, [r7, #24]
 80046d2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80046d4:	4b18      	ldr	r3, [pc, #96]	; (8004738 <HAL_GPIO_Init+0x304>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80046da:	693b      	ldr	r3, [r7, #16]
 80046dc:	43db      	mvns	r3, r3
 80046de:	69ba      	ldr	r2, [r7, #24]
 80046e0:	4013      	ands	r3, r2
 80046e2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80046ec:	2b00      	cmp	r3, #0
 80046ee:	d003      	beq.n	80046f8 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80046f0:	69ba      	ldr	r2, [r7, #24]
 80046f2:	693b      	ldr	r3, [r7, #16]
 80046f4:	4313      	orrs	r3, r2
 80046f6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80046f8:	4a0f      	ldr	r2, [pc, #60]	; (8004738 <HAL_GPIO_Init+0x304>)
 80046fa:	69bb      	ldr	r3, [r7, #24]
 80046fc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80046fe:	69fb      	ldr	r3, [r7, #28]
 8004700:	3301      	adds	r3, #1
 8004702:	61fb      	str	r3, [r7, #28]
 8004704:	69fb      	ldr	r3, [r7, #28]
 8004706:	2b0f      	cmp	r3, #15
 8004708:	f67f aea2 	bls.w	8004450 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800470c:	bf00      	nop
 800470e:	bf00      	nop
 8004710:	3724      	adds	r7, #36	; 0x24
 8004712:	46bd      	mov	sp, r7
 8004714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004718:	4770      	bx	lr
 800471a:	bf00      	nop
 800471c:	40023800 	.word	0x40023800
 8004720:	40013800 	.word	0x40013800
 8004724:	40020000 	.word	0x40020000
 8004728:	40020400 	.word	0x40020400
 800472c:	40020800 	.word	0x40020800
 8004730:	40020c00 	.word	0x40020c00
 8004734:	40021000 	.word	0x40021000
 8004738:	40013c00 	.word	0x40013c00

0800473c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	b084      	sub	sp, #16
 8004740:	af00      	add	r7, sp, #0
 8004742:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d101      	bne.n	800474e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800474a:	2301      	movs	r3, #1
 800474c:	e12b      	b.n	80049a6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004754:	b2db      	uxtb	r3, r3
 8004756:	2b00      	cmp	r3, #0
 8004758:	d106      	bne.n	8004768 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	2200      	movs	r2, #0
 800475e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004762:	6878      	ldr	r0, [r7, #4]
 8004764:	f7fd ff98 	bl	8002698 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2224      	movs	r2, #36	; 0x24
 800476c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	681a      	ldr	r2, [r3, #0]
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f022 0201 	bic.w	r2, r2, #1
 800477e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	681b      	ldr	r3, [r3, #0]
 8004784:	681a      	ldr	r2, [r3, #0]
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800478e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	681a      	ldr	r2, [r3, #0]
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800479e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80047a0:	f001 fbd2 	bl	8005f48 <HAL_RCC_GetPCLK1Freq>
 80047a4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	685b      	ldr	r3, [r3, #4]
 80047aa:	4a81      	ldr	r2, [pc, #516]	; (80049b0 <HAL_I2C_Init+0x274>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d807      	bhi.n	80047c0 <HAL_I2C_Init+0x84>
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	4a80      	ldr	r2, [pc, #512]	; (80049b4 <HAL_I2C_Init+0x278>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	bf94      	ite	ls
 80047b8:	2301      	movls	r3, #1
 80047ba:	2300      	movhi	r3, #0
 80047bc:	b2db      	uxtb	r3, r3
 80047be:	e006      	b.n	80047ce <HAL_I2C_Init+0x92>
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	4a7d      	ldr	r2, [pc, #500]	; (80049b8 <HAL_I2C_Init+0x27c>)
 80047c4:	4293      	cmp	r3, r2
 80047c6:	bf94      	ite	ls
 80047c8:	2301      	movls	r3, #1
 80047ca:	2300      	movhi	r3, #0
 80047cc:	b2db      	uxtb	r3, r3
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d001      	beq.n	80047d6 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80047d2:	2301      	movs	r3, #1
 80047d4:	e0e7      	b.n	80049a6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	4a78      	ldr	r2, [pc, #480]	; (80049bc <HAL_I2C_Init+0x280>)
 80047da:	fba2 2303 	umull	r2, r3, r2, r3
 80047de:	0c9b      	lsrs	r3, r3, #18
 80047e0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	685b      	ldr	r3, [r3, #4]
 80047e8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	68ba      	ldr	r2, [r7, #8]
 80047f2:	430a      	orrs	r2, r1
 80047f4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	6a1b      	ldr	r3, [r3, #32]
 80047fc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	685b      	ldr	r3, [r3, #4]
 8004804:	4a6a      	ldr	r2, [pc, #424]	; (80049b0 <HAL_I2C_Init+0x274>)
 8004806:	4293      	cmp	r3, r2
 8004808:	d802      	bhi.n	8004810 <HAL_I2C_Init+0xd4>
 800480a:	68bb      	ldr	r3, [r7, #8]
 800480c:	3301      	adds	r3, #1
 800480e:	e009      	b.n	8004824 <HAL_I2C_Init+0xe8>
 8004810:	68bb      	ldr	r3, [r7, #8]
 8004812:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004816:	fb02 f303 	mul.w	r3, r2, r3
 800481a:	4a69      	ldr	r2, [pc, #420]	; (80049c0 <HAL_I2C_Init+0x284>)
 800481c:	fba2 2303 	umull	r2, r3, r2, r3
 8004820:	099b      	lsrs	r3, r3, #6
 8004822:	3301      	adds	r3, #1
 8004824:	687a      	ldr	r2, [r7, #4]
 8004826:	6812      	ldr	r2, [r2, #0]
 8004828:	430b      	orrs	r3, r1
 800482a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	69db      	ldr	r3, [r3, #28]
 8004832:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004836:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	495c      	ldr	r1, [pc, #368]	; (80049b0 <HAL_I2C_Init+0x274>)
 8004840:	428b      	cmp	r3, r1
 8004842:	d819      	bhi.n	8004878 <HAL_I2C_Init+0x13c>
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	1e59      	subs	r1, r3, #1
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	685b      	ldr	r3, [r3, #4]
 800484c:	005b      	lsls	r3, r3, #1
 800484e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004852:	1c59      	adds	r1, r3, #1
 8004854:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004858:	400b      	ands	r3, r1
 800485a:	2b00      	cmp	r3, #0
 800485c:	d00a      	beq.n	8004874 <HAL_I2C_Init+0x138>
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	1e59      	subs	r1, r3, #1
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	005b      	lsls	r3, r3, #1
 8004868:	fbb1 f3f3 	udiv	r3, r1, r3
 800486c:	3301      	adds	r3, #1
 800486e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004872:	e051      	b.n	8004918 <HAL_I2C_Init+0x1dc>
 8004874:	2304      	movs	r3, #4
 8004876:	e04f      	b.n	8004918 <HAL_I2C_Init+0x1dc>
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	689b      	ldr	r3, [r3, #8]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d111      	bne.n	80048a4 <HAL_I2C_Init+0x168>
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	1e58      	subs	r0, r3, #1
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6859      	ldr	r1, [r3, #4]
 8004888:	460b      	mov	r3, r1
 800488a:	005b      	lsls	r3, r3, #1
 800488c:	440b      	add	r3, r1
 800488e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004892:	3301      	adds	r3, #1
 8004894:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004898:	2b00      	cmp	r3, #0
 800489a:	bf0c      	ite	eq
 800489c:	2301      	moveq	r3, #1
 800489e:	2300      	movne	r3, #0
 80048a0:	b2db      	uxtb	r3, r3
 80048a2:	e012      	b.n	80048ca <HAL_I2C_Init+0x18e>
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	1e58      	subs	r0, r3, #1
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	6859      	ldr	r1, [r3, #4]
 80048ac:	460b      	mov	r3, r1
 80048ae:	009b      	lsls	r3, r3, #2
 80048b0:	440b      	add	r3, r1
 80048b2:	0099      	lsls	r1, r3, #2
 80048b4:	440b      	add	r3, r1
 80048b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80048ba:	3301      	adds	r3, #1
 80048bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	bf0c      	ite	eq
 80048c4:	2301      	moveq	r3, #1
 80048c6:	2300      	movne	r3, #0
 80048c8:	b2db      	uxtb	r3, r3
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d001      	beq.n	80048d2 <HAL_I2C_Init+0x196>
 80048ce:	2301      	movs	r3, #1
 80048d0:	e022      	b.n	8004918 <HAL_I2C_Init+0x1dc>
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	689b      	ldr	r3, [r3, #8]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d10e      	bne.n	80048f8 <HAL_I2C_Init+0x1bc>
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	1e58      	subs	r0, r3, #1
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6859      	ldr	r1, [r3, #4]
 80048e2:	460b      	mov	r3, r1
 80048e4:	005b      	lsls	r3, r3, #1
 80048e6:	440b      	add	r3, r1
 80048e8:	fbb0 f3f3 	udiv	r3, r0, r3
 80048ec:	3301      	adds	r3, #1
 80048ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80048f2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80048f6:	e00f      	b.n	8004918 <HAL_I2C_Init+0x1dc>
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	1e58      	subs	r0, r3, #1
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6859      	ldr	r1, [r3, #4]
 8004900:	460b      	mov	r3, r1
 8004902:	009b      	lsls	r3, r3, #2
 8004904:	440b      	add	r3, r1
 8004906:	0099      	lsls	r1, r3, #2
 8004908:	440b      	add	r3, r1
 800490a:	fbb0 f3f3 	udiv	r3, r0, r3
 800490e:	3301      	adds	r3, #1
 8004910:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004914:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004918:	6879      	ldr	r1, [r7, #4]
 800491a:	6809      	ldr	r1, [r1, #0]
 800491c:	4313      	orrs	r3, r2
 800491e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	69da      	ldr	r2, [r3, #28]
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6a1b      	ldr	r3, [r3, #32]
 8004932:	431a      	orrs	r2, r3
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	430a      	orrs	r2, r1
 800493a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004946:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800494a:	687a      	ldr	r2, [r7, #4]
 800494c:	6911      	ldr	r1, [r2, #16]
 800494e:	687a      	ldr	r2, [r7, #4]
 8004950:	68d2      	ldr	r2, [r2, #12]
 8004952:	4311      	orrs	r1, r2
 8004954:	687a      	ldr	r2, [r7, #4]
 8004956:	6812      	ldr	r2, [r2, #0]
 8004958:	430b      	orrs	r3, r1
 800495a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	68db      	ldr	r3, [r3, #12]
 8004962:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	695a      	ldr	r2, [r3, #20]
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	699b      	ldr	r3, [r3, #24]
 800496e:	431a      	orrs	r2, r3
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	430a      	orrs	r2, r1
 8004976:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	681a      	ldr	r2, [r3, #0]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f042 0201 	orr.w	r2, r2, #1
 8004986:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	2200      	movs	r2, #0
 800498c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	2220      	movs	r2, #32
 8004992:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	2200      	movs	r2, #0
 800499a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2200      	movs	r2, #0
 80049a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80049a4:	2300      	movs	r3, #0
}
 80049a6:	4618      	mov	r0, r3
 80049a8:	3710      	adds	r7, #16
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}
 80049ae:	bf00      	nop
 80049b0:	000186a0 	.word	0x000186a0
 80049b4:	001e847f 	.word	0x001e847f
 80049b8:	003d08ff 	.word	0x003d08ff
 80049bc:	431bde83 	.word	0x431bde83
 80049c0:	10624dd3 	.word	0x10624dd3

080049c4 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049c4:	b580      	push	{r7, lr}
 80049c6:	b088      	sub	sp, #32
 80049c8:	af02      	add	r7, sp, #8
 80049ca:	60f8      	str	r0, [r7, #12]
 80049cc:	607a      	str	r2, [r7, #4]
 80049ce:	461a      	mov	r2, r3
 80049d0:	460b      	mov	r3, r1
 80049d2:	817b      	strh	r3, [r7, #10]
 80049d4:	4613      	mov	r3, r2
 80049d6:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80049d8:	f7fe f908 	bl	8002bec <HAL_GetTick>
 80049dc:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049e4:	b2db      	uxtb	r3, r3
 80049e6:	2b20      	cmp	r3, #32
 80049e8:	f040 80e0 	bne.w	8004bac <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80049ec:	697b      	ldr	r3, [r7, #20]
 80049ee:	9300      	str	r3, [sp, #0]
 80049f0:	2319      	movs	r3, #25
 80049f2:	2201      	movs	r2, #1
 80049f4:	4970      	ldr	r1, [pc, #448]	; (8004bb8 <HAL_I2C_Master_Transmit+0x1f4>)
 80049f6:	68f8      	ldr	r0, [r7, #12]
 80049f8:	f000 fc58 	bl	80052ac <I2C_WaitOnFlagUntilTimeout>
 80049fc:	4603      	mov	r3, r0
 80049fe:	2b00      	cmp	r3, #0
 8004a00:	d001      	beq.n	8004a06 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004a02:	2302      	movs	r3, #2
 8004a04:	e0d3      	b.n	8004bae <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a06:	68fb      	ldr	r3, [r7, #12]
 8004a08:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004a0c:	2b01      	cmp	r3, #1
 8004a0e:	d101      	bne.n	8004a14 <HAL_I2C_Master_Transmit+0x50>
 8004a10:	2302      	movs	r3, #2
 8004a12:	e0cc      	b.n	8004bae <HAL_I2C_Master_Transmit+0x1ea>
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2201      	movs	r2, #1
 8004a18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	f003 0301 	and.w	r3, r3, #1
 8004a26:	2b01      	cmp	r3, #1
 8004a28:	d007      	beq.n	8004a3a <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	681a      	ldr	r2, [r3, #0]
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f042 0201 	orr.w	r2, r2, #1
 8004a38:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	681a      	ldr	r2, [r3, #0]
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004a48:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	2221      	movs	r2, #33	; 0x21
 8004a4e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	2210      	movs	r2, #16
 8004a56:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004a5a:	68fb      	ldr	r3, [r7, #12]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	687a      	ldr	r2, [r7, #4]
 8004a64:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	893a      	ldrh	r2, [r7, #8]
 8004a6a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004a70:	b29a      	uxth	r2, r3
 8004a72:	68fb      	ldr	r3, [r7, #12]
 8004a74:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	4a50      	ldr	r2, [pc, #320]	; (8004bbc <HAL_I2C_Master_Transmit+0x1f8>)
 8004a7a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004a7c:	8979      	ldrh	r1, [r7, #10]
 8004a7e:	697b      	ldr	r3, [r7, #20]
 8004a80:	6a3a      	ldr	r2, [r7, #32]
 8004a82:	68f8      	ldr	r0, [r7, #12]
 8004a84:	f000 fac2 	bl	800500c <I2C_MasterRequestWrite>
 8004a88:	4603      	mov	r3, r0
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d001      	beq.n	8004a92 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	e08d      	b.n	8004bae <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004a92:	2300      	movs	r3, #0
 8004a94:	613b      	str	r3, [r7, #16]
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	695b      	ldr	r3, [r3, #20]
 8004a9c:	613b      	str	r3, [r7, #16]
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	699b      	ldr	r3, [r3, #24]
 8004aa4:	613b      	str	r3, [r7, #16]
 8004aa6:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004aa8:	e066      	b.n	8004b78 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004aaa:	697a      	ldr	r2, [r7, #20]
 8004aac:	6a39      	ldr	r1, [r7, #32]
 8004aae:	68f8      	ldr	r0, [r7, #12]
 8004ab0:	f000 fcd2 	bl	8005458 <I2C_WaitOnTXEFlagUntilTimeout>
 8004ab4:	4603      	mov	r3, r0
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d00d      	beq.n	8004ad6 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004aba:	68fb      	ldr	r3, [r7, #12]
 8004abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004abe:	2b04      	cmp	r3, #4
 8004ac0:	d107      	bne.n	8004ad2 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	681a      	ldr	r2, [r3, #0]
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004ad0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004ad2:	2301      	movs	r3, #1
 8004ad4:	e06b      	b.n	8004bae <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ada:	781a      	ldrb	r2, [r3, #0]
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ae6:	1c5a      	adds	r2, r3, #1
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004af0:	b29b      	uxth	r3, r3
 8004af2:	3b01      	subs	r3, #1
 8004af4:	b29a      	uxth	r2, r3
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004afe:	3b01      	subs	r3, #1
 8004b00:	b29a      	uxth	r2, r3
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	695b      	ldr	r3, [r3, #20]
 8004b0c:	f003 0304 	and.w	r3, r3, #4
 8004b10:	2b04      	cmp	r3, #4
 8004b12:	d11b      	bne.n	8004b4c <HAL_I2C_Master_Transmit+0x188>
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d017      	beq.n	8004b4c <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b20:	781a      	ldrb	r2, [r3, #0]
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b2c:	1c5a      	adds	r2, r3, #1
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004b36:	b29b      	uxth	r3, r3
 8004b38:	3b01      	subs	r3, #1
 8004b3a:	b29a      	uxth	r2, r3
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b44:	3b01      	subs	r3, #1
 8004b46:	b29a      	uxth	r2, r3
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004b4c:	697a      	ldr	r2, [r7, #20]
 8004b4e:	6a39      	ldr	r1, [r7, #32]
 8004b50:	68f8      	ldr	r0, [r7, #12]
 8004b52:	f000 fcc2 	bl	80054da <I2C_WaitOnBTFFlagUntilTimeout>
 8004b56:	4603      	mov	r3, r0
 8004b58:	2b00      	cmp	r3, #0
 8004b5a:	d00d      	beq.n	8004b78 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004b60:	2b04      	cmp	r3, #4
 8004b62:	d107      	bne.n	8004b74 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	681a      	ldr	r2, [r3, #0]
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	681b      	ldr	r3, [r3, #0]
 8004b6e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b72:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004b74:	2301      	movs	r3, #1
 8004b76:	e01a      	b.n	8004bae <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d194      	bne.n	8004aaa <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	681a      	ldr	r2, [r3, #0]
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004b8e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	2220      	movs	r2, #32
 8004b94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	2200      	movs	r2, #0
 8004b9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004ba8:	2300      	movs	r3, #0
 8004baa:	e000      	b.n	8004bae <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004bac:	2302      	movs	r3, #2
  }
}
 8004bae:	4618      	mov	r0, r3
 8004bb0:	3718      	adds	r7, #24
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bd80      	pop	{r7, pc}
 8004bb6:	bf00      	nop
 8004bb8:	00100002 	.word	0x00100002
 8004bbc:	ffff0000 	.word	0xffff0000

08004bc0 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b08c      	sub	sp, #48	; 0x30
 8004bc4:	af02      	add	r7, sp, #8
 8004bc6:	60f8      	str	r0, [r7, #12]
 8004bc8:	607a      	str	r2, [r7, #4]
 8004bca:	461a      	mov	r2, r3
 8004bcc:	460b      	mov	r3, r1
 8004bce:	817b      	strh	r3, [r7, #10]
 8004bd0:	4613      	mov	r3, r2
 8004bd2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004bd4:	f7fe f80a 	bl	8002bec <HAL_GetTick>
 8004bd8:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004be0:	b2db      	uxtb	r3, r3
 8004be2:	2b20      	cmp	r3, #32
 8004be4:	f040 820b 	bne.w	8004ffe <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bea:	9300      	str	r3, [sp, #0]
 8004bec:	2319      	movs	r3, #25
 8004bee:	2201      	movs	r2, #1
 8004bf0:	497c      	ldr	r1, [pc, #496]	; (8004de4 <HAL_I2C_Master_Receive+0x224>)
 8004bf2:	68f8      	ldr	r0, [r7, #12]
 8004bf4:	f000 fb5a 	bl	80052ac <I2C_WaitOnFlagUntilTimeout>
 8004bf8:	4603      	mov	r3, r0
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d001      	beq.n	8004c02 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8004bfe:	2302      	movs	r3, #2
 8004c00:	e1fe      	b.n	8005000 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c08:	2b01      	cmp	r3, #1
 8004c0a:	d101      	bne.n	8004c10 <HAL_I2C_Master_Receive+0x50>
 8004c0c:	2302      	movs	r3, #2
 8004c0e:	e1f7      	b.n	8005000 <HAL_I2C_Master_Receive+0x440>
 8004c10:	68fb      	ldr	r3, [r7, #12]
 8004c12:	2201      	movs	r2, #1
 8004c14:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f003 0301 	and.w	r3, r3, #1
 8004c22:	2b01      	cmp	r3, #1
 8004c24:	d007      	beq.n	8004c36 <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	681a      	ldr	r2, [r3, #0]
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	f042 0201 	orr.w	r2, r2, #1
 8004c34:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	681b      	ldr	r3, [r3, #0]
 8004c3a:	681a      	ldr	r2, [r3, #0]
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004c44:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	2222      	movs	r2, #34	; 0x22
 8004c4a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	2210      	movs	r2, #16
 8004c52:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2200      	movs	r2, #0
 8004c5a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	687a      	ldr	r2, [r7, #4]
 8004c60:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	893a      	ldrh	r2, [r7, #8]
 8004c66:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004c6c:	b29a      	uxth	r2, r3
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	4a5c      	ldr	r2, [pc, #368]	; (8004de8 <HAL_I2C_Master_Receive+0x228>)
 8004c76:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004c78:	8979      	ldrh	r1, [r7, #10]
 8004c7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c7c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004c7e:	68f8      	ldr	r0, [r7, #12]
 8004c80:	f000 fa46 	bl	8005110 <I2C_MasterRequestRead>
 8004c84:	4603      	mov	r3, r0
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d001      	beq.n	8004c8e <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e1b8      	b.n	8005000 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004c92:	2b00      	cmp	r3, #0
 8004c94:	d113      	bne.n	8004cbe <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004c96:	2300      	movs	r3, #0
 8004c98:	623b      	str	r3, [r7, #32]
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	695b      	ldr	r3, [r3, #20]
 8004ca0:	623b      	str	r3, [r7, #32]
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	699b      	ldr	r3, [r3, #24]
 8004ca8:	623b      	str	r3, [r7, #32]
 8004caa:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	681a      	ldr	r2, [r3, #0]
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cba:	601a      	str	r2, [r3, #0]
 8004cbc:	e18c      	b.n	8004fd8 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004cc2:	2b01      	cmp	r3, #1
 8004cc4:	d11b      	bne.n	8004cfe <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004cc6:	68fb      	ldr	r3, [r7, #12]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	681a      	ldr	r2, [r3, #0]
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004cd4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004cd6:	2300      	movs	r3, #0
 8004cd8:	61fb      	str	r3, [r7, #28]
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	695b      	ldr	r3, [r3, #20]
 8004ce0:	61fb      	str	r3, [r7, #28]
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	699b      	ldr	r3, [r3, #24]
 8004ce8:	61fb      	str	r3, [r7, #28]
 8004cea:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	681a      	ldr	r2, [r3, #0]
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004cfa:	601a      	str	r2, [r3, #0]
 8004cfc:	e16c      	b.n	8004fd8 <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d02:	2b02      	cmp	r3, #2
 8004d04:	d11b      	bne.n	8004d3e <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	681a      	ldr	r2, [r3, #0]
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d14:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	681a      	ldr	r2, [r3, #0]
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	681b      	ldr	r3, [r3, #0]
 8004d20:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d24:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d26:	2300      	movs	r3, #0
 8004d28:	61bb      	str	r3, [r7, #24]
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	695b      	ldr	r3, [r3, #20]
 8004d30:	61bb      	str	r3, [r7, #24]
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	699b      	ldr	r3, [r3, #24]
 8004d38:	61bb      	str	r3, [r7, #24]
 8004d3a:	69bb      	ldr	r3, [r7, #24]
 8004d3c:	e14c      	b.n	8004fd8 <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	681a      	ldr	r2, [r3, #0]
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004d4c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004d4e:	2300      	movs	r3, #0
 8004d50:	617b      	str	r3, [r7, #20]
 8004d52:	68fb      	ldr	r3, [r7, #12]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	695b      	ldr	r3, [r3, #20]
 8004d58:	617b      	str	r3, [r7, #20]
 8004d5a:	68fb      	ldr	r3, [r7, #12]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	699b      	ldr	r3, [r3, #24]
 8004d60:	617b      	str	r3, [r7, #20]
 8004d62:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004d64:	e138      	b.n	8004fd8 <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d6a:	2b03      	cmp	r3, #3
 8004d6c:	f200 80f1 	bhi.w	8004f52 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004d74:	2b01      	cmp	r3, #1
 8004d76:	d123      	bne.n	8004dc0 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d78:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004d7a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004d7c:	68f8      	ldr	r0, [r7, #12]
 8004d7e:	f000 fbed 	bl	800555c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004d82:	4603      	mov	r3, r0
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d001      	beq.n	8004d8c <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8004d88:	2301      	movs	r3, #1
 8004d8a:	e139      	b.n	8005000 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	691a      	ldr	r2, [r3, #16]
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d96:	b2d2      	uxtb	r2, r2
 8004d98:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d9e:	1c5a      	adds	r2, r3, #1
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004da4:	68fb      	ldr	r3, [r7, #12]
 8004da6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004da8:	3b01      	subs	r3, #1
 8004daa:	b29a      	uxth	r2, r3
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004db4:	b29b      	uxth	r3, r3
 8004db6:	3b01      	subs	r3, #1
 8004db8:	b29a      	uxth	r2, r3
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004dbe:	e10b      	b.n	8004fd8 <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004dc4:	2b02      	cmp	r3, #2
 8004dc6:	d14e      	bne.n	8004e66 <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dca:	9300      	str	r3, [sp, #0]
 8004dcc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004dce:	2200      	movs	r2, #0
 8004dd0:	4906      	ldr	r1, [pc, #24]	; (8004dec <HAL_I2C_Master_Receive+0x22c>)
 8004dd2:	68f8      	ldr	r0, [r7, #12]
 8004dd4:	f000 fa6a 	bl	80052ac <I2C_WaitOnFlagUntilTimeout>
 8004dd8:	4603      	mov	r3, r0
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d008      	beq.n	8004df0 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8004dde:	2301      	movs	r3, #1
 8004de0:	e10e      	b.n	8005000 <HAL_I2C_Master_Receive+0x440>
 8004de2:	bf00      	nop
 8004de4:	00100002 	.word	0x00100002
 8004de8:	ffff0000 	.word	0xffff0000
 8004dec:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	681a      	ldr	r2, [r3, #0]
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004dfe:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	691a      	ldr	r2, [r3, #16]
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e0a:	b2d2      	uxtb	r2, r2
 8004e0c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e0e:	68fb      	ldr	r3, [r7, #12]
 8004e10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e12:	1c5a      	adds	r2, r3, #1
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e1c:	3b01      	subs	r3, #1
 8004e1e:	b29a      	uxth	r2, r3
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004e24:	68fb      	ldr	r3, [r7, #12]
 8004e26:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e28:	b29b      	uxth	r3, r3
 8004e2a:	3b01      	subs	r3, #1
 8004e2c:	b29a      	uxth	r2, r3
 8004e2e:	68fb      	ldr	r3, [r7, #12]
 8004e30:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	691a      	ldr	r2, [r3, #16]
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e3c:	b2d2      	uxtb	r2, r2
 8004e3e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e40:	68fb      	ldr	r3, [r7, #12]
 8004e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e44:	1c5a      	adds	r2, r3, #1
 8004e46:	68fb      	ldr	r3, [r7, #12]
 8004e48:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004e4e:	3b01      	subs	r3, #1
 8004e50:	b29a      	uxth	r2, r3
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004e5a:	b29b      	uxth	r3, r3
 8004e5c:	3b01      	subs	r3, #1
 8004e5e:	b29a      	uxth	r2, r3
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004e64:	e0b8      	b.n	8004fd8 <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004e66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e68:	9300      	str	r3, [sp, #0]
 8004e6a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e6c:	2200      	movs	r2, #0
 8004e6e:	4966      	ldr	r1, [pc, #408]	; (8005008 <HAL_I2C_Master_Receive+0x448>)
 8004e70:	68f8      	ldr	r0, [r7, #12]
 8004e72:	f000 fa1b 	bl	80052ac <I2C_WaitOnFlagUntilTimeout>
 8004e76:	4603      	mov	r3, r0
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d001      	beq.n	8004e80 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8004e7c:	2301      	movs	r3, #1
 8004e7e:	e0bf      	b.n	8005000 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	681a      	ldr	r2, [r3, #0]
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004e8e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	691a      	ldr	r2, [r3, #16]
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e9a:	b2d2      	uxtb	r2, r2
 8004e9c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ea2:	1c5a      	adds	r2, r3, #1
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004eac:	3b01      	subs	r3, #1
 8004eae:	b29a      	uxth	r2, r3
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004eb8:	b29b      	uxth	r3, r3
 8004eba:	3b01      	subs	r3, #1
 8004ebc:	b29a      	uxth	r2, r3
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004ec2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ec4:	9300      	str	r3, [sp, #0]
 8004ec6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ec8:	2200      	movs	r2, #0
 8004eca:	494f      	ldr	r1, [pc, #316]	; (8005008 <HAL_I2C_Master_Receive+0x448>)
 8004ecc:	68f8      	ldr	r0, [r7, #12]
 8004ece:	f000 f9ed 	bl	80052ac <I2C_WaitOnFlagUntilTimeout>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d001      	beq.n	8004edc <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	e091      	b.n	8005000 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	681a      	ldr	r2, [r3, #0]
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004eea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004eec:	68fb      	ldr	r3, [r7, #12]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	691a      	ldr	r2, [r3, #16]
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ef6:	b2d2      	uxtb	r2, r2
 8004ef8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004efe:	1c5a      	adds	r2, r3, #1
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f04:	68fb      	ldr	r3, [r7, #12]
 8004f06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f08:	3b01      	subs	r3, #1
 8004f0a:	b29a      	uxth	r2, r3
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f14:	b29b      	uxth	r3, r3
 8004f16:	3b01      	subs	r3, #1
 8004f18:	b29a      	uxth	r2, r3
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	691a      	ldr	r2, [r3, #16]
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f28:	b2d2      	uxtb	r2, r2
 8004f2a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f30:	1c5a      	adds	r2, r3, #1
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f3a:	3b01      	subs	r3, #1
 8004f3c:	b29a      	uxth	r2, r3
 8004f3e:	68fb      	ldr	r3, [r7, #12]
 8004f40:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f46:	b29b      	uxth	r3, r3
 8004f48:	3b01      	subs	r3, #1
 8004f4a:	b29a      	uxth	r2, r3
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004f50:	e042      	b.n	8004fd8 <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f52:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004f54:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004f56:	68f8      	ldr	r0, [r7, #12]
 8004f58:	f000 fb00 	bl	800555c <I2C_WaitOnRXNEFlagUntilTimeout>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d001      	beq.n	8004f66 <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8004f62:	2301      	movs	r3, #1
 8004f64:	e04c      	b.n	8005000 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	691a      	ldr	r2, [r3, #16]
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f70:	b2d2      	uxtb	r2, r2
 8004f72:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f78:	1c5a      	adds	r2, r3, #1
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004f7e:	68fb      	ldr	r3, [r7, #12]
 8004f80:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f82:	3b01      	subs	r3, #1
 8004f84:	b29a      	uxth	r2, r3
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f8e:	b29b      	uxth	r3, r3
 8004f90:	3b01      	subs	r3, #1
 8004f92:	b29a      	uxth	r2, r3
 8004f94:	68fb      	ldr	r3, [r7, #12]
 8004f96:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	695b      	ldr	r3, [r3, #20]
 8004f9e:	f003 0304 	and.w	r3, r3, #4
 8004fa2:	2b04      	cmp	r3, #4
 8004fa4:	d118      	bne.n	8004fd8 <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	691a      	ldr	r2, [r3, #16]
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fb0:	b2d2      	uxtb	r2, r2
 8004fb2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fb8:	1c5a      	adds	r2, r3, #1
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fc2:	3b01      	subs	r3, #1
 8004fc4:	b29a      	uxth	r2, r3
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fce:	b29b      	uxth	r3, r3
 8004fd0:	3b01      	subs	r3, #1
 8004fd2:	b29a      	uxth	r2, r3
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	f47f aec2 	bne.w	8004d66 <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004fe2:	68fb      	ldr	r3, [r7, #12]
 8004fe4:	2220      	movs	r2, #32
 8004fe6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	2200      	movs	r2, #0
 8004fee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	e000      	b.n	8005000 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004ffe:	2302      	movs	r3, #2
  }
}
 8005000:	4618      	mov	r0, r3
 8005002:	3728      	adds	r7, #40	; 0x28
 8005004:	46bd      	mov	sp, r7
 8005006:	bd80      	pop	{r7, pc}
 8005008:	00010004 	.word	0x00010004

0800500c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	b088      	sub	sp, #32
 8005010:	af02      	add	r7, sp, #8
 8005012:	60f8      	str	r0, [r7, #12]
 8005014:	607a      	str	r2, [r7, #4]
 8005016:	603b      	str	r3, [r7, #0]
 8005018:	460b      	mov	r3, r1
 800501a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005020:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005022:	697b      	ldr	r3, [r7, #20]
 8005024:	2b08      	cmp	r3, #8
 8005026:	d006      	beq.n	8005036 <I2C_MasterRequestWrite+0x2a>
 8005028:	697b      	ldr	r3, [r7, #20]
 800502a:	2b01      	cmp	r3, #1
 800502c:	d003      	beq.n	8005036 <I2C_MasterRequestWrite+0x2a>
 800502e:	697b      	ldr	r3, [r7, #20]
 8005030:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005034:	d108      	bne.n	8005048 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	681a      	ldr	r2, [r3, #0]
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005044:	601a      	str	r2, [r3, #0]
 8005046:	e00b      	b.n	8005060 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800504c:	2b12      	cmp	r3, #18
 800504e:	d107      	bne.n	8005060 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	681a      	ldr	r2, [r3, #0]
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800505e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005060:	683b      	ldr	r3, [r7, #0]
 8005062:	9300      	str	r3, [sp, #0]
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2200      	movs	r2, #0
 8005068:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800506c:	68f8      	ldr	r0, [r7, #12]
 800506e:	f000 f91d 	bl	80052ac <I2C_WaitOnFlagUntilTimeout>
 8005072:	4603      	mov	r3, r0
 8005074:	2b00      	cmp	r3, #0
 8005076:	d00d      	beq.n	8005094 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005082:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005086:	d103      	bne.n	8005090 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800508e:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005090:	2303      	movs	r3, #3
 8005092:	e035      	b.n	8005100 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	691b      	ldr	r3, [r3, #16]
 8005098:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800509c:	d108      	bne.n	80050b0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800509e:	897b      	ldrh	r3, [r7, #10]
 80050a0:	b2db      	uxtb	r3, r3
 80050a2:	461a      	mov	r2, r3
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80050ac:	611a      	str	r2, [r3, #16]
 80050ae:	e01b      	b.n	80050e8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80050b0:	897b      	ldrh	r3, [r7, #10]
 80050b2:	11db      	asrs	r3, r3, #7
 80050b4:	b2db      	uxtb	r3, r3
 80050b6:	f003 0306 	and.w	r3, r3, #6
 80050ba:	b2db      	uxtb	r3, r3
 80050bc:	f063 030f 	orn	r3, r3, #15
 80050c0:	b2da      	uxtb	r2, r3
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	687a      	ldr	r2, [r7, #4]
 80050cc:	490e      	ldr	r1, [pc, #56]	; (8005108 <I2C_MasterRequestWrite+0xfc>)
 80050ce:	68f8      	ldr	r0, [r7, #12]
 80050d0:	f000 f943 	bl	800535a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80050d4:	4603      	mov	r3, r0
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d001      	beq.n	80050de <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80050da:	2301      	movs	r3, #1
 80050dc:	e010      	b.n	8005100 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80050de:	897b      	ldrh	r3, [r7, #10]
 80050e0:	b2da      	uxtb	r2, r3
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	687a      	ldr	r2, [r7, #4]
 80050ec:	4907      	ldr	r1, [pc, #28]	; (800510c <I2C_MasterRequestWrite+0x100>)
 80050ee:	68f8      	ldr	r0, [r7, #12]
 80050f0:	f000 f933 	bl	800535a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80050f4:	4603      	mov	r3, r0
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d001      	beq.n	80050fe <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80050fa:	2301      	movs	r3, #1
 80050fc:	e000      	b.n	8005100 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80050fe:	2300      	movs	r3, #0
}
 8005100:	4618      	mov	r0, r3
 8005102:	3718      	adds	r7, #24
 8005104:	46bd      	mov	sp, r7
 8005106:	bd80      	pop	{r7, pc}
 8005108:	00010008 	.word	0x00010008
 800510c:	00010002 	.word	0x00010002

08005110 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8005110:	b580      	push	{r7, lr}
 8005112:	b088      	sub	sp, #32
 8005114:	af02      	add	r7, sp, #8
 8005116:	60f8      	str	r0, [r7, #12]
 8005118:	607a      	str	r2, [r7, #4]
 800511a:	603b      	str	r3, [r7, #0]
 800511c:	460b      	mov	r3, r1
 800511e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005124:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	681a      	ldr	r2, [r3, #0]
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005134:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8005136:	697b      	ldr	r3, [r7, #20]
 8005138:	2b08      	cmp	r3, #8
 800513a:	d006      	beq.n	800514a <I2C_MasterRequestRead+0x3a>
 800513c:	697b      	ldr	r3, [r7, #20]
 800513e:	2b01      	cmp	r3, #1
 8005140:	d003      	beq.n	800514a <I2C_MasterRequestRead+0x3a>
 8005142:	697b      	ldr	r3, [r7, #20]
 8005144:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005148:	d108      	bne.n	800515c <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	681a      	ldr	r2, [r3, #0]
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005158:	601a      	str	r2, [r3, #0]
 800515a:	e00b      	b.n	8005174 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 800515c:	68fb      	ldr	r3, [r7, #12]
 800515e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005160:	2b11      	cmp	r3, #17
 8005162:	d107      	bne.n	8005174 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	681a      	ldr	r2, [r3, #0]
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005172:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	9300      	str	r3, [sp, #0]
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2200      	movs	r2, #0
 800517c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005180:	68f8      	ldr	r0, [r7, #12]
 8005182:	f000 f893 	bl	80052ac <I2C_WaitOnFlagUntilTimeout>
 8005186:	4603      	mov	r3, r0
 8005188:	2b00      	cmp	r3, #0
 800518a:	d00d      	beq.n	80051a8 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800518c:	68fb      	ldr	r3, [r7, #12]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005196:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800519a:	d103      	bne.n	80051a4 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800519c:	68fb      	ldr	r3, [r7, #12]
 800519e:	f44f 7200 	mov.w	r2, #512	; 0x200
 80051a2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80051a4:	2303      	movs	r3, #3
 80051a6:	e079      	b.n	800529c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	691b      	ldr	r3, [r3, #16]
 80051ac:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80051b0:	d108      	bne.n	80051c4 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 80051b2:	897b      	ldrh	r3, [r7, #10]
 80051b4:	b2db      	uxtb	r3, r3
 80051b6:	f043 0301 	orr.w	r3, r3, #1
 80051ba:	b2da      	uxtb	r2, r3
 80051bc:	68fb      	ldr	r3, [r7, #12]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	611a      	str	r2, [r3, #16]
 80051c2:	e05f      	b.n	8005284 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80051c4:	897b      	ldrh	r3, [r7, #10]
 80051c6:	11db      	asrs	r3, r3, #7
 80051c8:	b2db      	uxtb	r3, r3
 80051ca:	f003 0306 	and.w	r3, r3, #6
 80051ce:	b2db      	uxtb	r3, r3
 80051d0:	f063 030f 	orn	r3, r3, #15
 80051d4:	b2da      	uxtb	r2, r3
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80051dc:	683b      	ldr	r3, [r7, #0]
 80051de:	687a      	ldr	r2, [r7, #4]
 80051e0:	4930      	ldr	r1, [pc, #192]	; (80052a4 <I2C_MasterRequestRead+0x194>)
 80051e2:	68f8      	ldr	r0, [r7, #12]
 80051e4:	f000 f8b9 	bl	800535a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80051e8:	4603      	mov	r3, r0
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d001      	beq.n	80051f2 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	e054      	b.n	800529c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80051f2:	897b      	ldrh	r3, [r7, #10]
 80051f4:	b2da      	uxtb	r2, r3
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	687a      	ldr	r2, [r7, #4]
 8005200:	4929      	ldr	r1, [pc, #164]	; (80052a8 <I2C_MasterRequestRead+0x198>)
 8005202:	68f8      	ldr	r0, [r7, #12]
 8005204:	f000 f8a9 	bl	800535a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005208:	4603      	mov	r3, r0
 800520a:	2b00      	cmp	r3, #0
 800520c:	d001      	beq.n	8005212 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800520e:	2301      	movs	r3, #1
 8005210:	e044      	b.n	800529c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005212:	2300      	movs	r3, #0
 8005214:	613b      	str	r3, [r7, #16]
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	695b      	ldr	r3, [r3, #20]
 800521c:	613b      	str	r3, [r7, #16]
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	681b      	ldr	r3, [r3, #0]
 8005222:	699b      	ldr	r3, [r3, #24]
 8005224:	613b      	str	r3, [r7, #16]
 8005226:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	681a      	ldr	r2, [r3, #0]
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	681b      	ldr	r3, [r3, #0]
 8005232:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005236:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005238:	683b      	ldr	r3, [r7, #0]
 800523a:	9300      	str	r3, [sp, #0]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	2200      	movs	r2, #0
 8005240:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005244:	68f8      	ldr	r0, [r7, #12]
 8005246:	f000 f831 	bl	80052ac <I2C_WaitOnFlagUntilTimeout>
 800524a:	4603      	mov	r3, r0
 800524c:	2b00      	cmp	r3, #0
 800524e:	d00d      	beq.n	800526c <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	681b      	ldr	r3, [r3, #0]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800525a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800525e:	d103      	bne.n	8005268 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005266:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 8005268:	2303      	movs	r3, #3
 800526a:	e017      	b.n	800529c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 800526c:	897b      	ldrh	r3, [r7, #10]
 800526e:	11db      	asrs	r3, r3, #7
 8005270:	b2db      	uxtb	r3, r3
 8005272:	f003 0306 	and.w	r3, r3, #6
 8005276:	b2db      	uxtb	r3, r3
 8005278:	f063 030e 	orn	r3, r3, #14
 800527c:	b2da      	uxtb	r2, r3
 800527e:	68fb      	ldr	r3, [r7, #12]
 8005280:	681b      	ldr	r3, [r3, #0]
 8005282:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	687a      	ldr	r2, [r7, #4]
 8005288:	4907      	ldr	r1, [pc, #28]	; (80052a8 <I2C_MasterRequestRead+0x198>)
 800528a:	68f8      	ldr	r0, [r7, #12]
 800528c:	f000 f865 	bl	800535a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005290:	4603      	mov	r3, r0
 8005292:	2b00      	cmp	r3, #0
 8005294:	d001      	beq.n	800529a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8005296:	2301      	movs	r3, #1
 8005298:	e000      	b.n	800529c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800529a:	2300      	movs	r3, #0
}
 800529c:	4618      	mov	r0, r3
 800529e:	3718      	adds	r7, #24
 80052a0:	46bd      	mov	sp, r7
 80052a2:	bd80      	pop	{r7, pc}
 80052a4:	00010008 	.word	0x00010008
 80052a8:	00010002 	.word	0x00010002

080052ac <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b084      	sub	sp, #16
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	60f8      	str	r0, [r7, #12]
 80052b4:	60b9      	str	r1, [r7, #8]
 80052b6:	603b      	str	r3, [r7, #0]
 80052b8:	4613      	mov	r3, r2
 80052ba:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80052bc:	e025      	b.n	800530a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052be:	683b      	ldr	r3, [r7, #0]
 80052c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052c4:	d021      	beq.n	800530a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052c6:	f7fd fc91 	bl	8002bec <HAL_GetTick>
 80052ca:	4602      	mov	r2, r0
 80052cc:	69bb      	ldr	r3, [r7, #24]
 80052ce:	1ad3      	subs	r3, r2, r3
 80052d0:	683a      	ldr	r2, [r7, #0]
 80052d2:	429a      	cmp	r2, r3
 80052d4:	d302      	bcc.n	80052dc <I2C_WaitOnFlagUntilTimeout+0x30>
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d116      	bne.n	800530a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 80052dc:	68fb      	ldr	r3, [r7, #12]
 80052de:	2200      	movs	r2, #0
 80052e0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	2220      	movs	r2, #32
 80052e6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	2200      	movs	r2, #0
 80052ee:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052f6:	f043 0220 	orr.w	r2, r3, #32
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	2200      	movs	r2, #0
 8005302:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005306:	2301      	movs	r3, #1
 8005308:	e023      	b.n	8005352 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800530a:	68bb      	ldr	r3, [r7, #8]
 800530c:	0c1b      	lsrs	r3, r3, #16
 800530e:	b2db      	uxtb	r3, r3
 8005310:	2b01      	cmp	r3, #1
 8005312:	d10d      	bne.n	8005330 <I2C_WaitOnFlagUntilTimeout+0x84>
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	695b      	ldr	r3, [r3, #20]
 800531a:	43da      	mvns	r2, r3
 800531c:	68bb      	ldr	r3, [r7, #8]
 800531e:	4013      	ands	r3, r2
 8005320:	b29b      	uxth	r3, r3
 8005322:	2b00      	cmp	r3, #0
 8005324:	bf0c      	ite	eq
 8005326:	2301      	moveq	r3, #1
 8005328:	2300      	movne	r3, #0
 800532a:	b2db      	uxtb	r3, r3
 800532c:	461a      	mov	r2, r3
 800532e:	e00c      	b.n	800534a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	699b      	ldr	r3, [r3, #24]
 8005336:	43da      	mvns	r2, r3
 8005338:	68bb      	ldr	r3, [r7, #8]
 800533a:	4013      	ands	r3, r2
 800533c:	b29b      	uxth	r3, r3
 800533e:	2b00      	cmp	r3, #0
 8005340:	bf0c      	ite	eq
 8005342:	2301      	moveq	r3, #1
 8005344:	2300      	movne	r3, #0
 8005346:	b2db      	uxtb	r3, r3
 8005348:	461a      	mov	r2, r3
 800534a:	79fb      	ldrb	r3, [r7, #7]
 800534c:	429a      	cmp	r2, r3
 800534e:	d0b6      	beq.n	80052be <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005350:	2300      	movs	r3, #0
}
 8005352:	4618      	mov	r0, r3
 8005354:	3710      	adds	r7, #16
 8005356:	46bd      	mov	sp, r7
 8005358:	bd80      	pop	{r7, pc}

0800535a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800535a:	b580      	push	{r7, lr}
 800535c:	b084      	sub	sp, #16
 800535e:	af00      	add	r7, sp, #0
 8005360:	60f8      	str	r0, [r7, #12]
 8005362:	60b9      	str	r1, [r7, #8]
 8005364:	607a      	str	r2, [r7, #4]
 8005366:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8005368:	e051      	b.n	800540e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800536a:	68fb      	ldr	r3, [r7, #12]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	695b      	ldr	r3, [r3, #20]
 8005370:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005374:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005378:	d123      	bne.n	80053c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	681a      	ldr	r2, [r3, #0]
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005388:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005392:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	2200      	movs	r2, #0
 8005398:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800539a:	68fb      	ldr	r3, [r7, #12]
 800539c:	2220      	movs	r2, #32
 800539e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	2200      	movs	r2, #0
 80053a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053ae:	f043 0204 	orr.w	r2, r3, #4
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	2200      	movs	r2, #0
 80053ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80053be:	2301      	movs	r3, #1
 80053c0:	e046      	b.n	8005450 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053c8:	d021      	beq.n	800540e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053ca:	f7fd fc0f 	bl	8002bec <HAL_GetTick>
 80053ce:	4602      	mov	r2, r0
 80053d0:	683b      	ldr	r3, [r7, #0]
 80053d2:	1ad3      	subs	r3, r2, r3
 80053d4:	687a      	ldr	r2, [r7, #4]
 80053d6:	429a      	cmp	r2, r3
 80053d8:	d302      	bcc.n	80053e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d116      	bne.n	800540e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	2200      	movs	r2, #0
 80053e4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	2220      	movs	r2, #32
 80053ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	2200      	movs	r2, #0
 80053f2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053fa:	f043 0220 	orr.w	r2, r3, #32
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	2200      	movs	r2, #0
 8005406:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800540a:	2301      	movs	r3, #1
 800540c:	e020      	b.n	8005450 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800540e:	68bb      	ldr	r3, [r7, #8]
 8005410:	0c1b      	lsrs	r3, r3, #16
 8005412:	b2db      	uxtb	r3, r3
 8005414:	2b01      	cmp	r3, #1
 8005416:	d10c      	bne.n	8005432 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	695b      	ldr	r3, [r3, #20]
 800541e:	43da      	mvns	r2, r3
 8005420:	68bb      	ldr	r3, [r7, #8]
 8005422:	4013      	ands	r3, r2
 8005424:	b29b      	uxth	r3, r3
 8005426:	2b00      	cmp	r3, #0
 8005428:	bf14      	ite	ne
 800542a:	2301      	movne	r3, #1
 800542c:	2300      	moveq	r3, #0
 800542e:	b2db      	uxtb	r3, r3
 8005430:	e00b      	b.n	800544a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	699b      	ldr	r3, [r3, #24]
 8005438:	43da      	mvns	r2, r3
 800543a:	68bb      	ldr	r3, [r7, #8]
 800543c:	4013      	ands	r3, r2
 800543e:	b29b      	uxth	r3, r3
 8005440:	2b00      	cmp	r3, #0
 8005442:	bf14      	ite	ne
 8005444:	2301      	movne	r3, #1
 8005446:	2300      	moveq	r3, #0
 8005448:	b2db      	uxtb	r3, r3
 800544a:	2b00      	cmp	r3, #0
 800544c:	d18d      	bne.n	800536a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800544e:	2300      	movs	r3, #0
}
 8005450:	4618      	mov	r0, r3
 8005452:	3710      	adds	r7, #16
 8005454:	46bd      	mov	sp, r7
 8005456:	bd80      	pop	{r7, pc}

08005458 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005458:	b580      	push	{r7, lr}
 800545a:	b084      	sub	sp, #16
 800545c:	af00      	add	r7, sp, #0
 800545e:	60f8      	str	r0, [r7, #12]
 8005460:	60b9      	str	r1, [r7, #8]
 8005462:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005464:	e02d      	b.n	80054c2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005466:	68f8      	ldr	r0, [r7, #12]
 8005468:	f000 f8ce 	bl	8005608 <I2C_IsAcknowledgeFailed>
 800546c:	4603      	mov	r3, r0
 800546e:	2b00      	cmp	r3, #0
 8005470:	d001      	beq.n	8005476 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005472:	2301      	movs	r3, #1
 8005474:	e02d      	b.n	80054d2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005476:	68bb      	ldr	r3, [r7, #8]
 8005478:	f1b3 3fff 	cmp.w	r3, #4294967295
 800547c:	d021      	beq.n	80054c2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800547e:	f7fd fbb5 	bl	8002bec <HAL_GetTick>
 8005482:	4602      	mov	r2, r0
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	1ad3      	subs	r3, r2, r3
 8005488:	68ba      	ldr	r2, [r7, #8]
 800548a:	429a      	cmp	r2, r3
 800548c:	d302      	bcc.n	8005494 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800548e:	68bb      	ldr	r3, [r7, #8]
 8005490:	2b00      	cmp	r3, #0
 8005492:	d116      	bne.n	80054c2 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	2200      	movs	r2, #0
 8005498:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	2220      	movs	r2, #32
 800549e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	2200      	movs	r2, #0
 80054a6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ae:	f043 0220 	orr.w	r2, r3, #32
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	2200      	movs	r2, #0
 80054ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80054be:	2301      	movs	r3, #1
 80054c0:	e007      	b.n	80054d2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80054c2:	68fb      	ldr	r3, [r7, #12]
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	695b      	ldr	r3, [r3, #20]
 80054c8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80054cc:	2b80      	cmp	r3, #128	; 0x80
 80054ce:	d1ca      	bne.n	8005466 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80054d0:	2300      	movs	r3, #0
}
 80054d2:	4618      	mov	r0, r3
 80054d4:	3710      	adds	r7, #16
 80054d6:	46bd      	mov	sp, r7
 80054d8:	bd80      	pop	{r7, pc}

080054da <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80054da:	b580      	push	{r7, lr}
 80054dc:	b084      	sub	sp, #16
 80054de:	af00      	add	r7, sp, #0
 80054e0:	60f8      	str	r0, [r7, #12]
 80054e2:	60b9      	str	r1, [r7, #8]
 80054e4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80054e6:	e02d      	b.n	8005544 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80054e8:	68f8      	ldr	r0, [r7, #12]
 80054ea:	f000 f88d 	bl	8005608 <I2C_IsAcknowledgeFailed>
 80054ee:	4603      	mov	r3, r0
 80054f0:	2b00      	cmp	r3, #0
 80054f2:	d001      	beq.n	80054f8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80054f4:	2301      	movs	r3, #1
 80054f6:	e02d      	b.n	8005554 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80054f8:	68bb      	ldr	r3, [r7, #8]
 80054fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80054fe:	d021      	beq.n	8005544 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005500:	f7fd fb74 	bl	8002bec <HAL_GetTick>
 8005504:	4602      	mov	r2, r0
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	1ad3      	subs	r3, r2, r3
 800550a:	68ba      	ldr	r2, [r7, #8]
 800550c:	429a      	cmp	r2, r3
 800550e:	d302      	bcc.n	8005516 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8005510:	68bb      	ldr	r3, [r7, #8]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d116      	bne.n	8005544 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	2200      	movs	r2, #0
 800551a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	2220      	movs	r2, #32
 8005520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	2200      	movs	r2, #0
 8005528:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005530:	f043 0220 	orr.w	r2, r3, #32
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	2200      	movs	r2, #0
 800553c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8005540:	2301      	movs	r3, #1
 8005542:	e007      	b.n	8005554 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	695b      	ldr	r3, [r3, #20]
 800554a:	f003 0304 	and.w	r3, r3, #4
 800554e:	2b04      	cmp	r3, #4
 8005550:	d1ca      	bne.n	80054e8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005552:	2300      	movs	r3, #0
}
 8005554:	4618      	mov	r0, r3
 8005556:	3710      	adds	r7, #16
 8005558:	46bd      	mov	sp, r7
 800555a:	bd80      	pop	{r7, pc}

0800555c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800555c:	b580      	push	{r7, lr}
 800555e:	b084      	sub	sp, #16
 8005560:	af00      	add	r7, sp, #0
 8005562:	60f8      	str	r0, [r7, #12]
 8005564:	60b9      	str	r1, [r7, #8]
 8005566:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005568:	e042      	b.n	80055f0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	695b      	ldr	r3, [r3, #20]
 8005570:	f003 0310 	and.w	r3, r3, #16
 8005574:	2b10      	cmp	r3, #16
 8005576:	d119      	bne.n	80055ac <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005578:	68fb      	ldr	r3, [r7, #12]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	f06f 0210 	mvn.w	r2, #16
 8005580:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	2200      	movs	r2, #0
 8005586:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8005588:	68fb      	ldr	r3, [r7, #12]
 800558a:	2220      	movs	r2, #32
 800558c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	2200      	movs	r2, #0
 8005594:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800559c:	68fb      	ldr	r3, [r7, #12]
 800559e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	2200      	movs	r2, #0
 80055a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80055a8:	2301      	movs	r3, #1
 80055aa:	e029      	b.n	8005600 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055ac:	f7fd fb1e 	bl	8002bec <HAL_GetTick>
 80055b0:	4602      	mov	r2, r0
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	1ad3      	subs	r3, r2, r3
 80055b6:	68ba      	ldr	r2, [r7, #8]
 80055b8:	429a      	cmp	r2, r3
 80055ba:	d302      	bcc.n	80055c2 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80055bc:	68bb      	ldr	r3, [r7, #8]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d116      	bne.n	80055f0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2200      	movs	r2, #0
 80055c6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	2220      	movs	r2, #32
 80055cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	2200      	movs	r2, #0
 80055d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055dc:	f043 0220 	orr.w	r2, r3, #32
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	2200      	movs	r2, #0
 80055e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 80055ec:	2301      	movs	r3, #1
 80055ee:	e007      	b.n	8005600 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	695b      	ldr	r3, [r3, #20]
 80055f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055fa:	2b40      	cmp	r3, #64	; 0x40
 80055fc:	d1b5      	bne.n	800556a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 80055fe:	2300      	movs	r3, #0
}
 8005600:	4618      	mov	r0, r3
 8005602:	3710      	adds	r7, #16
 8005604:	46bd      	mov	sp, r7
 8005606:	bd80      	pop	{r7, pc}

08005608 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005608:	b480      	push	{r7}
 800560a:	b083      	sub	sp, #12
 800560c:	af00      	add	r7, sp, #0
 800560e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	695b      	ldr	r3, [r3, #20]
 8005616:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800561a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800561e:	d11b      	bne.n	8005658 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005628:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	2200      	movs	r2, #0
 800562e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2220      	movs	r2, #32
 8005634:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2200      	movs	r2, #0
 800563c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005644:	f043 0204 	orr.w	r2, r3, #4
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	2200      	movs	r2, #0
 8005650:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005654:	2301      	movs	r3, #1
 8005656:	e000      	b.n	800565a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005658:	2300      	movs	r3, #0
}
 800565a:	4618      	mov	r0, r3
 800565c:	370c      	adds	r7, #12
 800565e:	46bd      	mov	sp, r7
 8005660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005664:	4770      	bx	lr
	...

08005668 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b086      	sub	sp, #24
 800566c:	af00      	add	r7, sp, #0
 800566e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	2b00      	cmp	r3, #0
 8005674:	d101      	bne.n	800567a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005676:	2301      	movs	r3, #1
 8005678:	e267      	b.n	8005b4a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f003 0301 	and.w	r3, r3, #1
 8005682:	2b00      	cmp	r3, #0
 8005684:	d075      	beq.n	8005772 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005686:	4b88      	ldr	r3, [pc, #544]	; (80058a8 <HAL_RCC_OscConfig+0x240>)
 8005688:	689b      	ldr	r3, [r3, #8]
 800568a:	f003 030c 	and.w	r3, r3, #12
 800568e:	2b04      	cmp	r3, #4
 8005690:	d00c      	beq.n	80056ac <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005692:	4b85      	ldr	r3, [pc, #532]	; (80058a8 <HAL_RCC_OscConfig+0x240>)
 8005694:	689b      	ldr	r3, [r3, #8]
 8005696:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800569a:	2b08      	cmp	r3, #8
 800569c:	d112      	bne.n	80056c4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800569e:	4b82      	ldr	r3, [pc, #520]	; (80058a8 <HAL_RCC_OscConfig+0x240>)
 80056a0:	685b      	ldr	r3, [r3, #4]
 80056a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80056a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80056aa:	d10b      	bne.n	80056c4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80056ac:	4b7e      	ldr	r3, [pc, #504]	; (80058a8 <HAL_RCC_OscConfig+0x240>)
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056b4:	2b00      	cmp	r3, #0
 80056b6:	d05b      	beq.n	8005770 <HAL_RCC_OscConfig+0x108>
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	685b      	ldr	r3, [r3, #4]
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d157      	bne.n	8005770 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80056c0:	2301      	movs	r3, #1
 80056c2:	e242      	b.n	8005b4a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80056cc:	d106      	bne.n	80056dc <HAL_RCC_OscConfig+0x74>
 80056ce:	4b76      	ldr	r3, [pc, #472]	; (80058a8 <HAL_RCC_OscConfig+0x240>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4a75      	ldr	r2, [pc, #468]	; (80058a8 <HAL_RCC_OscConfig+0x240>)
 80056d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056d8:	6013      	str	r3, [r2, #0]
 80056da:	e01d      	b.n	8005718 <HAL_RCC_OscConfig+0xb0>
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80056e4:	d10c      	bne.n	8005700 <HAL_RCC_OscConfig+0x98>
 80056e6:	4b70      	ldr	r3, [pc, #448]	; (80058a8 <HAL_RCC_OscConfig+0x240>)
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	4a6f      	ldr	r2, [pc, #444]	; (80058a8 <HAL_RCC_OscConfig+0x240>)
 80056ec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80056f0:	6013      	str	r3, [r2, #0]
 80056f2:	4b6d      	ldr	r3, [pc, #436]	; (80058a8 <HAL_RCC_OscConfig+0x240>)
 80056f4:	681b      	ldr	r3, [r3, #0]
 80056f6:	4a6c      	ldr	r2, [pc, #432]	; (80058a8 <HAL_RCC_OscConfig+0x240>)
 80056f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056fc:	6013      	str	r3, [r2, #0]
 80056fe:	e00b      	b.n	8005718 <HAL_RCC_OscConfig+0xb0>
 8005700:	4b69      	ldr	r3, [pc, #420]	; (80058a8 <HAL_RCC_OscConfig+0x240>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	4a68      	ldr	r2, [pc, #416]	; (80058a8 <HAL_RCC_OscConfig+0x240>)
 8005706:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800570a:	6013      	str	r3, [r2, #0]
 800570c:	4b66      	ldr	r3, [pc, #408]	; (80058a8 <HAL_RCC_OscConfig+0x240>)
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	4a65      	ldr	r2, [pc, #404]	; (80058a8 <HAL_RCC_OscConfig+0x240>)
 8005712:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005716:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	685b      	ldr	r3, [r3, #4]
 800571c:	2b00      	cmp	r3, #0
 800571e:	d013      	beq.n	8005748 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005720:	f7fd fa64 	bl	8002bec <HAL_GetTick>
 8005724:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005726:	e008      	b.n	800573a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005728:	f7fd fa60 	bl	8002bec <HAL_GetTick>
 800572c:	4602      	mov	r2, r0
 800572e:	693b      	ldr	r3, [r7, #16]
 8005730:	1ad3      	subs	r3, r2, r3
 8005732:	2b64      	cmp	r3, #100	; 0x64
 8005734:	d901      	bls.n	800573a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005736:	2303      	movs	r3, #3
 8005738:	e207      	b.n	8005b4a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800573a:	4b5b      	ldr	r3, [pc, #364]	; (80058a8 <HAL_RCC_OscConfig+0x240>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005742:	2b00      	cmp	r3, #0
 8005744:	d0f0      	beq.n	8005728 <HAL_RCC_OscConfig+0xc0>
 8005746:	e014      	b.n	8005772 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005748:	f7fd fa50 	bl	8002bec <HAL_GetTick>
 800574c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800574e:	e008      	b.n	8005762 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005750:	f7fd fa4c 	bl	8002bec <HAL_GetTick>
 8005754:	4602      	mov	r2, r0
 8005756:	693b      	ldr	r3, [r7, #16]
 8005758:	1ad3      	subs	r3, r2, r3
 800575a:	2b64      	cmp	r3, #100	; 0x64
 800575c:	d901      	bls.n	8005762 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800575e:	2303      	movs	r3, #3
 8005760:	e1f3      	b.n	8005b4a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005762:	4b51      	ldr	r3, [pc, #324]	; (80058a8 <HAL_RCC_OscConfig+0x240>)
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800576a:	2b00      	cmp	r3, #0
 800576c:	d1f0      	bne.n	8005750 <HAL_RCC_OscConfig+0xe8>
 800576e:	e000      	b.n	8005772 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005770:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f003 0302 	and.w	r3, r3, #2
 800577a:	2b00      	cmp	r3, #0
 800577c:	d063      	beq.n	8005846 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800577e:	4b4a      	ldr	r3, [pc, #296]	; (80058a8 <HAL_RCC_OscConfig+0x240>)
 8005780:	689b      	ldr	r3, [r3, #8]
 8005782:	f003 030c 	and.w	r3, r3, #12
 8005786:	2b00      	cmp	r3, #0
 8005788:	d00b      	beq.n	80057a2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800578a:	4b47      	ldr	r3, [pc, #284]	; (80058a8 <HAL_RCC_OscConfig+0x240>)
 800578c:	689b      	ldr	r3, [r3, #8]
 800578e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005792:	2b08      	cmp	r3, #8
 8005794:	d11c      	bne.n	80057d0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005796:	4b44      	ldr	r3, [pc, #272]	; (80058a8 <HAL_RCC_OscConfig+0x240>)
 8005798:	685b      	ldr	r3, [r3, #4]
 800579a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d116      	bne.n	80057d0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057a2:	4b41      	ldr	r3, [pc, #260]	; (80058a8 <HAL_RCC_OscConfig+0x240>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	f003 0302 	and.w	r3, r3, #2
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d005      	beq.n	80057ba <HAL_RCC_OscConfig+0x152>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	68db      	ldr	r3, [r3, #12]
 80057b2:	2b01      	cmp	r3, #1
 80057b4:	d001      	beq.n	80057ba <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80057b6:	2301      	movs	r3, #1
 80057b8:	e1c7      	b.n	8005b4a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80057ba:	4b3b      	ldr	r3, [pc, #236]	; (80058a8 <HAL_RCC_OscConfig+0x240>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	691b      	ldr	r3, [r3, #16]
 80057c6:	00db      	lsls	r3, r3, #3
 80057c8:	4937      	ldr	r1, [pc, #220]	; (80058a8 <HAL_RCC_OscConfig+0x240>)
 80057ca:	4313      	orrs	r3, r2
 80057cc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80057ce:	e03a      	b.n	8005846 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	68db      	ldr	r3, [r3, #12]
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d020      	beq.n	800581a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80057d8:	4b34      	ldr	r3, [pc, #208]	; (80058ac <HAL_RCC_OscConfig+0x244>)
 80057da:	2201      	movs	r2, #1
 80057dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057de:	f7fd fa05 	bl	8002bec <HAL_GetTick>
 80057e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057e4:	e008      	b.n	80057f8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80057e6:	f7fd fa01 	bl	8002bec <HAL_GetTick>
 80057ea:	4602      	mov	r2, r0
 80057ec:	693b      	ldr	r3, [r7, #16]
 80057ee:	1ad3      	subs	r3, r2, r3
 80057f0:	2b02      	cmp	r3, #2
 80057f2:	d901      	bls.n	80057f8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80057f4:	2303      	movs	r3, #3
 80057f6:	e1a8      	b.n	8005b4a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80057f8:	4b2b      	ldr	r3, [pc, #172]	; (80058a8 <HAL_RCC_OscConfig+0x240>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f003 0302 	and.w	r3, r3, #2
 8005800:	2b00      	cmp	r3, #0
 8005802:	d0f0      	beq.n	80057e6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005804:	4b28      	ldr	r3, [pc, #160]	; (80058a8 <HAL_RCC_OscConfig+0x240>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	691b      	ldr	r3, [r3, #16]
 8005810:	00db      	lsls	r3, r3, #3
 8005812:	4925      	ldr	r1, [pc, #148]	; (80058a8 <HAL_RCC_OscConfig+0x240>)
 8005814:	4313      	orrs	r3, r2
 8005816:	600b      	str	r3, [r1, #0]
 8005818:	e015      	b.n	8005846 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800581a:	4b24      	ldr	r3, [pc, #144]	; (80058ac <HAL_RCC_OscConfig+0x244>)
 800581c:	2200      	movs	r2, #0
 800581e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005820:	f7fd f9e4 	bl	8002bec <HAL_GetTick>
 8005824:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005826:	e008      	b.n	800583a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005828:	f7fd f9e0 	bl	8002bec <HAL_GetTick>
 800582c:	4602      	mov	r2, r0
 800582e:	693b      	ldr	r3, [r7, #16]
 8005830:	1ad3      	subs	r3, r2, r3
 8005832:	2b02      	cmp	r3, #2
 8005834:	d901      	bls.n	800583a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005836:	2303      	movs	r3, #3
 8005838:	e187      	b.n	8005b4a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800583a:	4b1b      	ldr	r3, [pc, #108]	; (80058a8 <HAL_RCC_OscConfig+0x240>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f003 0302 	and.w	r3, r3, #2
 8005842:	2b00      	cmp	r3, #0
 8005844:	d1f0      	bne.n	8005828 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	f003 0308 	and.w	r3, r3, #8
 800584e:	2b00      	cmp	r3, #0
 8005850:	d036      	beq.n	80058c0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	695b      	ldr	r3, [r3, #20]
 8005856:	2b00      	cmp	r3, #0
 8005858:	d016      	beq.n	8005888 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800585a:	4b15      	ldr	r3, [pc, #84]	; (80058b0 <HAL_RCC_OscConfig+0x248>)
 800585c:	2201      	movs	r2, #1
 800585e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005860:	f7fd f9c4 	bl	8002bec <HAL_GetTick>
 8005864:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005866:	e008      	b.n	800587a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005868:	f7fd f9c0 	bl	8002bec <HAL_GetTick>
 800586c:	4602      	mov	r2, r0
 800586e:	693b      	ldr	r3, [r7, #16]
 8005870:	1ad3      	subs	r3, r2, r3
 8005872:	2b02      	cmp	r3, #2
 8005874:	d901      	bls.n	800587a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005876:	2303      	movs	r3, #3
 8005878:	e167      	b.n	8005b4a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800587a:	4b0b      	ldr	r3, [pc, #44]	; (80058a8 <HAL_RCC_OscConfig+0x240>)
 800587c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800587e:	f003 0302 	and.w	r3, r3, #2
 8005882:	2b00      	cmp	r3, #0
 8005884:	d0f0      	beq.n	8005868 <HAL_RCC_OscConfig+0x200>
 8005886:	e01b      	b.n	80058c0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005888:	4b09      	ldr	r3, [pc, #36]	; (80058b0 <HAL_RCC_OscConfig+0x248>)
 800588a:	2200      	movs	r2, #0
 800588c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800588e:	f7fd f9ad 	bl	8002bec <HAL_GetTick>
 8005892:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005894:	e00e      	b.n	80058b4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005896:	f7fd f9a9 	bl	8002bec <HAL_GetTick>
 800589a:	4602      	mov	r2, r0
 800589c:	693b      	ldr	r3, [r7, #16]
 800589e:	1ad3      	subs	r3, r2, r3
 80058a0:	2b02      	cmp	r3, #2
 80058a2:	d907      	bls.n	80058b4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80058a4:	2303      	movs	r3, #3
 80058a6:	e150      	b.n	8005b4a <HAL_RCC_OscConfig+0x4e2>
 80058a8:	40023800 	.word	0x40023800
 80058ac:	42470000 	.word	0x42470000
 80058b0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80058b4:	4b88      	ldr	r3, [pc, #544]	; (8005ad8 <HAL_RCC_OscConfig+0x470>)
 80058b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80058b8:	f003 0302 	and.w	r3, r3, #2
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d1ea      	bne.n	8005896 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f003 0304 	and.w	r3, r3, #4
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	f000 8097 	beq.w	80059fc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80058ce:	2300      	movs	r3, #0
 80058d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80058d2:	4b81      	ldr	r3, [pc, #516]	; (8005ad8 <HAL_RCC_OscConfig+0x470>)
 80058d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d10f      	bne.n	80058fe <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80058de:	2300      	movs	r3, #0
 80058e0:	60bb      	str	r3, [r7, #8]
 80058e2:	4b7d      	ldr	r3, [pc, #500]	; (8005ad8 <HAL_RCC_OscConfig+0x470>)
 80058e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058e6:	4a7c      	ldr	r2, [pc, #496]	; (8005ad8 <HAL_RCC_OscConfig+0x470>)
 80058e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80058ec:	6413      	str	r3, [r2, #64]	; 0x40
 80058ee:	4b7a      	ldr	r3, [pc, #488]	; (8005ad8 <HAL_RCC_OscConfig+0x470>)
 80058f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80058f6:	60bb      	str	r3, [r7, #8]
 80058f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80058fa:	2301      	movs	r3, #1
 80058fc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80058fe:	4b77      	ldr	r3, [pc, #476]	; (8005adc <HAL_RCC_OscConfig+0x474>)
 8005900:	681b      	ldr	r3, [r3, #0]
 8005902:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005906:	2b00      	cmp	r3, #0
 8005908:	d118      	bne.n	800593c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800590a:	4b74      	ldr	r3, [pc, #464]	; (8005adc <HAL_RCC_OscConfig+0x474>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	4a73      	ldr	r2, [pc, #460]	; (8005adc <HAL_RCC_OscConfig+0x474>)
 8005910:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005914:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005916:	f7fd f969 	bl	8002bec <HAL_GetTick>
 800591a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800591c:	e008      	b.n	8005930 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800591e:	f7fd f965 	bl	8002bec <HAL_GetTick>
 8005922:	4602      	mov	r2, r0
 8005924:	693b      	ldr	r3, [r7, #16]
 8005926:	1ad3      	subs	r3, r2, r3
 8005928:	2b02      	cmp	r3, #2
 800592a:	d901      	bls.n	8005930 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800592c:	2303      	movs	r3, #3
 800592e:	e10c      	b.n	8005b4a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005930:	4b6a      	ldr	r3, [pc, #424]	; (8005adc <HAL_RCC_OscConfig+0x474>)
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005938:	2b00      	cmp	r3, #0
 800593a:	d0f0      	beq.n	800591e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	689b      	ldr	r3, [r3, #8]
 8005940:	2b01      	cmp	r3, #1
 8005942:	d106      	bne.n	8005952 <HAL_RCC_OscConfig+0x2ea>
 8005944:	4b64      	ldr	r3, [pc, #400]	; (8005ad8 <HAL_RCC_OscConfig+0x470>)
 8005946:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005948:	4a63      	ldr	r2, [pc, #396]	; (8005ad8 <HAL_RCC_OscConfig+0x470>)
 800594a:	f043 0301 	orr.w	r3, r3, #1
 800594e:	6713      	str	r3, [r2, #112]	; 0x70
 8005950:	e01c      	b.n	800598c <HAL_RCC_OscConfig+0x324>
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	689b      	ldr	r3, [r3, #8]
 8005956:	2b05      	cmp	r3, #5
 8005958:	d10c      	bne.n	8005974 <HAL_RCC_OscConfig+0x30c>
 800595a:	4b5f      	ldr	r3, [pc, #380]	; (8005ad8 <HAL_RCC_OscConfig+0x470>)
 800595c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800595e:	4a5e      	ldr	r2, [pc, #376]	; (8005ad8 <HAL_RCC_OscConfig+0x470>)
 8005960:	f043 0304 	orr.w	r3, r3, #4
 8005964:	6713      	str	r3, [r2, #112]	; 0x70
 8005966:	4b5c      	ldr	r3, [pc, #368]	; (8005ad8 <HAL_RCC_OscConfig+0x470>)
 8005968:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800596a:	4a5b      	ldr	r2, [pc, #364]	; (8005ad8 <HAL_RCC_OscConfig+0x470>)
 800596c:	f043 0301 	orr.w	r3, r3, #1
 8005970:	6713      	str	r3, [r2, #112]	; 0x70
 8005972:	e00b      	b.n	800598c <HAL_RCC_OscConfig+0x324>
 8005974:	4b58      	ldr	r3, [pc, #352]	; (8005ad8 <HAL_RCC_OscConfig+0x470>)
 8005976:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005978:	4a57      	ldr	r2, [pc, #348]	; (8005ad8 <HAL_RCC_OscConfig+0x470>)
 800597a:	f023 0301 	bic.w	r3, r3, #1
 800597e:	6713      	str	r3, [r2, #112]	; 0x70
 8005980:	4b55      	ldr	r3, [pc, #340]	; (8005ad8 <HAL_RCC_OscConfig+0x470>)
 8005982:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005984:	4a54      	ldr	r2, [pc, #336]	; (8005ad8 <HAL_RCC_OscConfig+0x470>)
 8005986:	f023 0304 	bic.w	r3, r3, #4
 800598a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	689b      	ldr	r3, [r3, #8]
 8005990:	2b00      	cmp	r3, #0
 8005992:	d015      	beq.n	80059c0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005994:	f7fd f92a 	bl	8002bec <HAL_GetTick>
 8005998:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800599a:	e00a      	b.n	80059b2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800599c:	f7fd f926 	bl	8002bec <HAL_GetTick>
 80059a0:	4602      	mov	r2, r0
 80059a2:	693b      	ldr	r3, [r7, #16]
 80059a4:	1ad3      	subs	r3, r2, r3
 80059a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d901      	bls.n	80059b2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80059ae:	2303      	movs	r3, #3
 80059b0:	e0cb      	b.n	8005b4a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80059b2:	4b49      	ldr	r3, [pc, #292]	; (8005ad8 <HAL_RCC_OscConfig+0x470>)
 80059b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059b6:	f003 0302 	and.w	r3, r3, #2
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d0ee      	beq.n	800599c <HAL_RCC_OscConfig+0x334>
 80059be:	e014      	b.n	80059ea <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80059c0:	f7fd f914 	bl	8002bec <HAL_GetTick>
 80059c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80059c6:	e00a      	b.n	80059de <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80059c8:	f7fd f910 	bl	8002bec <HAL_GetTick>
 80059cc:	4602      	mov	r2, r0
 80059ce:	693b      	ldr	r3, [r7, #16]
 80059d0:	1ad3      	subs	r3, r2, r3
 80059d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80059d6:	4293      	cmp	r3, r2
 80059d8:	d901      	bls.n	80059de <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80059da:	2303      	movs	r3, #3
 80059dc:	e0b5      	b.n	8005b4a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80059de:	4b3e      	ldr	r3, [pc, #248]	; (8005ad8 <HAL_RCC_OscConfig+0x470>)
 80059e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80059e2:	f003 0302 	and.w	r3, r3, #2
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d1ee      	bne.n	80059c8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80059ea:	7dfb      	ldrb	r3, [r7, #23]
 80059ec:	2b01      	cmp	r3, #1
 80059ee:	d105      	bne.n	80059fc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80059f0:	4b39      	ldr	r3, [pc, #228]	; (8005ad8 <HAL_RCC_OscConfig+0x470>)
 80059f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80059f4:	4a38      	ldr	r2, [pc, #224]	; (8005ad8 <HAL_RCC_OscConfig+0x470>)
 80059f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80059fa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	699b      	ldr	r3, [r3, #24]
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	f000 80a1 	beq.w	8005b48 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005a06:	4b34      	ldr	r3, [pc, #208]	; (8005ad8 <HAL_RCC_OscConfig+0x470>)
 8005a08:	689b      	ldr	r3, [r3, #8]
 8005a0a:	f003 030c 	and.w	r3, r3, #12
 8005a0e:	2b08      	cmp	r3, #8
 8005a10:	d05c      	beq.n	8005acc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	699b      	ldr	r3, [r3, #24]
 8005a16:	2b02      	cmp	r3, #2
 8005a18:	d141      	bne.n	8005a9e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a1a:	4b31      	ldr	r3, [pc, #196]	; (8005ae0 <HAL_RCC_OscConfig+0x478>)
 8005a1c:	2200      	movs	r2, #0
 8005a1e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a20:	f7fd f8e4 	bl	8002bec <HAL_GetTick>
 8005a24:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a26:	e008      	b.n	8005a3a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a28:	f7fd f8e0 	bl	8002bec <HAL_GetTick>
 8005a2c:	4602      	mov	r2, r0
 8005a2e:	693b      	ldr	r3, [r7, #16]
 8005a30:	1ad3      	subs	r3, r2, r3
 8005a32:	2b02      	cmp	r3, #2
 8005a34:	d901      	bls.n	8005a3a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005a36:	2303      	movs	r3, #3
 8005a38:	e087      	b.n	8005b4a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005a3a:	4b27      	ldr	r3, [pc, #156]	; (8005ad8 <HAL_RCC_OscConfig+0x470>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d1f0      	bne.n	8005a28 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	69da      	ldr	r2, [r3, #28]
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6a1b      	ldr	r3, [r3, #32]
 8005a4e:	431a      	orrs	r2, r3
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a54:	019b      	lsls	r3, r3, #6
 8005a56:	431a      	orrs	r2, r3
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005a5c:	085b      	lsrs	r3, r3, #1
 8005a5e:	3b01      	subs	r3, #1
 8005a60:	041b      	lsls	r3, r3, #16
 8005a62:	431a      	orrs	r2, r3
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005a68:	061b      	lsls	r3, r3, #24
 8005a6a:	491b      	ldr	r1, [pc, #108]	; (8005ad8 <HAL_RCC_OscConfig+0x470>)
 8005a6c:	4313      	orrs	r3, r2
 8005a6e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005a70:	4b1b      	ldr	r3, [pc, #108]	; (8005ae0 <HAL_RCC_OscConfig+0x478>)
 8005a72:	2201      	movs	r2, #1
 8005a74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005a76:	f7fd f8b9 	bl	8002bec <HAL_GetTick>
 8005a7a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a7c:	e008      	b.n	8005a90 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005a7e:	f7fd f8b5 	bl	8002bec <HAL_GetTick>
 8005a82:	4602      	mov	r2, r0
 8005a84:	693b      	ldr	r3, [r7, #16]
 8005a86:	1ad3      	subs	r3, r2, r3
 8005a88:	2b02      	cmp	r3, #2
 8005a8a:	d901      	bls.n	8005a90 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005a8c:	2303      	movs	r3, #3
 8005a8e:	e05c      	b.n	8005b4a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005a90:	4b11      	ldr	r3, [pc, #68]	; (8005ad8 <HAL_RCC_OscConfig+0x470>)
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d0f0      	beq.n	8005a7e <HAL_RCC_OscConfig+0x416>
 8005a9c:	e054      	b.n	8005b48 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005a9e:	4b10      	ldr	r3, [pc, #64]	; (8005ae0 <HAL_RCC_OscConfig+0x478>)
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005aa4:	f7fd f8a2 	bl	8002bec <HAL_GetTick>
 8005aa8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005aaa:	e008      	b.n	8005abe <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005aac:	f7fd f89e 	bl	8002bec <HAL_GetTick>
 8005ab0:	4602      	mov	r2, r0
 8005ab2:	693b      	ldr	r3, [r7, #16]
 8005ab4:	1ad3      	subs	r3, r2, r3
 8005ab6:	2b02      	cmp	r3, #2
 8005ab8:	d901      	bls.n	8005abe <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005aba:	2303      	movs	r3, #3
 8005abc:	e045      	b.n	8005b4a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005abe:	4b06      	ldr	r3, [pc, #24]	; (8005ad8 <HAL_RCC_OscConfig+0x470>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d1f0      	bne.n	8005aac <HAL_RCC_OscConfig+0x444>
 8005aca:	e03d      	b.n	8005b48 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	699b      	ldr	r3, [r3, #24]
 8005ad0:	2b01      	cmp	r3, #1
 8005ad2:	d107      	bne.n	8005ae4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	e038      	b.n	8005b4a <HAL_RCC_OscConfig+0x4e2>
 8005ad8:	40023800 	.word	0x40023800
 8005adc:	40007000 	.word	0x40007000
 8005ae0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005ae4:	4b1b      	ldr	r3, [pc, #108]	; (8005b54 <HAL_RCC_OscConfig+0x4ec>)
 8005ae6:	685b      	ldr	r3, [r3, #4]
 8005ae8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	699b      	ldr	r3, [r3, #24]
 8005aee:	2b01      	cmp	r3, #1
 8005af0:	d028      	beq.n	8005b44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005afc:	429a      	cmp	r2, r3
 8005afe:	d121      	bne.n	8005b44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005b0a:	429a      	cmp	r2, r3
 8005b0c:	d11a      	bne.n	8005b44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b0e:	68fa      	ldr	r2, [r7, #12]
 8005b10:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005b14:	4013      	ands	r3, r2
 8005b16:	687a      	ldr	r2, [r7, #4]
 8005b18:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8005b1a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d111      	bne.n	8005b44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b2a:	085b      	lsrs	r3, r3, #1
 8005b2c:	3b01      	subs	r3, #1
 8005b2e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005b30:	429a      	cmp	r2, r3
 8005b32:	d107      	bne.n	8005b44 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005b34:	68fb      	ldr	r3, [r7, #12]
 8005b36:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005b3e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005b40:	429a      	cmp	r2, r3
 8005b42:	d001      	beq.n	8005b48 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8005b44:	2301      	movs	r3, #1
 8005b46:	e000      	b.n	8005b4a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005b48:	2300      	movs	r3, #0
}
 8005b4a:	4618      	mov	r0, r3
 8005b4c:	3718      	adds	r7, #24
 8005b4e:	46bd      	mov	sp, r7
 8005b50:	bd80      	pop	{r7, pc}
 8005b52:	bf00      	nop
 8005b54:	40023800 	.word	0x40023800

08005b58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005b58:	b580      	push	{r7, lr}
 8005b5a:	b084      	sub	sp, #16
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
 8005b60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	d101      	bne.n	8005b6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005b68:	2301      	movs	r3, #1
 8005b6a:	e0cc      	b.n	8005d06 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005b6c:	4b68      	ldr	r3, [pc, #416]	; (8005d10 <HAL_RCC_ClockConfig+0x1b8>)
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f003 0307 	and.w	r3, r3, #7
 8005b74:	683a      	ldr	r2, [r7, #0]
 8005b76:	429a      	cmp	r2, r3
 8005b78:	d90c      	bls.n	8005b94 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b7a:	4b65      	ldr	r3, [pc, #404]	; (8005d10 <HAL_RCC_ClockConfig+0x1b8>)
 8005b7c:	683a      	ldr	r2, [r7, #0]
 8005b7e:	b2d2      	uxtb	r2, r2
 8005b80:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b82:	4b63      	ldr	r3, [pc, #396]	; (8005d10 <HAL_RCC_ClockConfig+0x1b8>)
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f003 0307 	and.w	r3, r3, #7
 8005b8a:	683a      	ldr	r2, [r7, #0]
 8005b8c:	429a      	cmp	r2, r3
 8005b8e:	d001      	beq.n	8005b94 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005b90:	2301      	movs	r3, #1
 8005b92:	e0b8      	b.n	8005d06 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	681b      	ldr	r3, [r3, #0]
 8005b98:	f003 0302 	and.w	r3, r3, #2
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d020      	beq.n	8005be2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f003 0304 	and.w	r3, r3, #4
 8005ba8:	2b00      	cmp	r3, #0
 8005baa:	d005      	beq.n	8005bb8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005bac:	4b59      	ldr	r3, [pc, #356]	; (8005d14 <HAL_RCC_ClockConfig+0x1bc>)
 8005bae:	689b      	ldr	r3, [r3, #8]
 8005bb0:	4a58      	ldr	r2, [pc, #352]	; (8005d14 <HAL_RCC_ClockConfig+0x1bc>)
 8005bb2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005bb6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f003 0308 	and.w	r3, r3, #8
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d005      	beq.n	8005bd0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005bc4:	4b53      	ldr	r3, [pc, #332]	; (8005d14 <HAL_RCC_ClockConfig+0x1bc>)
 8005bc6:	689b      	ldr	r3, [r3, #8]
 8005bc8:	4a52      	ldr	r2, [pc, #328]	; (8005d14 <HAL_RCC_ClockConfig+0x1bc>)
 8005bca:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005bce:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005bd0:	4b50      	ldr	r3, [pc, #320]	; (8005d14 <HAL_RCC_ClockConfig+0x1bc>)
 8005bd2:	689b      	ldr	r3, [r3, #8]
 8005bd4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	689b      	ldr	r3, [r3, #8]
 8005bdc:	494d      	ldr	r1, [pc, #308]	; (8005d14 <HAL_RCC_ClockConfig+0x1bc>)
 8005bde:	4313      	orrs	r3, r2
 8005be0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	f003 0301 	and.w	r3, r3, #1
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d044      	beq.n	8005c78 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	685b      	ldr	r3, [r3, #4]
 8005bf2:	2b01      	cmp	r3, #1
 8005bf4:	d107      	bne.n	8005c06 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005bf6:	4b47      	ldr	r3, [pc, #284]	; (8005d14 <HAL_RCC_ClockConfig+0x1bc>)
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d119      	bne.n	8005c36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c02:	2301      	movs	r3, #1
 8005c04:	e07f      	b.n	8005d06 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	685b      	ldr	r3, [r3, #4]
 8005c0a:	2b02      	cmp	r3, #2
 8005c0c:	d003      	beq.n	8005c16 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005c12:	2b03      	cmp	r3, #3
 8005c14:	d107      	bne.n	8005c26 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005c16:	4b3f      	ldr	r3, [pc, #252]	; (8005d14 <HAL_RCC_ClockConfig+0x1bc>)
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d109      	bne.n	8005c36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c22:	2301      	movs	r3, #1
 8005c24:	e06f      	b.n	8005d06 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005c26:	4b3b      	ldr	r3, [pc, #236]	; (8005d14 <HAL_RCC_ClockConfig+0x1bc>)
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	f003 0302 	and.w	r3, r3, #2
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d101      	bne.n	8005c36 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005c32:	2301      	movs	r3, #1
 8005c34:	e067      	b.n	8005d06 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005c36:	4b37      	ldr	r3, [pc, #220]	; (8005d14 <HAL_RCC_ClockConfig+0x1bc>)
 8005c38:	689b      	ldr	r3, [r3, #8]
 8005c3a:	f023 0203 	bic.w	r2, r3, #3
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	685b      	ldr	r3, [r3, #4]
 8005c42:	4934      	ldr	r1, [pc, #208]	; (8005d14 <HAL_RCC_ClockConfig+0x1bc>)
 8005c44:	4313      	orrs	r3, r2
 8005c46:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005c48:	f7fc ffd0 	bl	8002bec <HAL_GetTick>
 8005c4c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c4e:	e00a      	b.n	8005c66 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005c50:	f7fc ffcc 	bl	8002bec <HAL_GetTick>
 8005c54:	4602      	mov	r2, r0
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	1ad3      	subs	r3, r2, r3
 8005c5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c5e:	4293      	cmp	r3, r2
 8005c60:	d901      	bls.n	8005c66 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005c62:	2303      	movs	r3, #3
 8005c64:	e04f      	b.n	8005d06 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005c66:	4b2b      	ldr	r3, [pc, #172]	; (8005d14 <HAL_RCC_ClockConfig+0x1bc>)
 8005c68:	689b      	ldr	r3, [r3, #8]
 8005c6a:	f003 020c 	and.w	r2, r3, #12
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	685b      	ldr	r3, [r3, #4]
 8005c72:	009b      	lsls	r3, r3, #2
 8005c74:	429a      	cmp	r2, r3
 8005c76:	d1eb      	bne.n	8005c50 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005c78:	4b25      	ldr	r3, [pc, #148]	; (8005d10 <HAL_RCC_ClockConfig+0x1b8>)
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f003 0307 	and.w	r3, r3, #7
 8005c80:	683a      	ldr	r2, [r7, #0]
 8005c82:	429a      	cmp	r2, r3
 8005c84:	d20c      	bcs.n	8005ca0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c86:	4b22      	ldr	r3, [pc, #136]	; (8005d10 <HAL_RCC_ClockConfig+0x1b8>)
 8005c88:	683a      	ldr	r2, [r7, #0]
 8005c8a:	b2d2      	uxtb	r2, r2
 8005c8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c8e:	4b20      	ldr	r3, [pc, #128]	; (8005d10 <HAL_RCC_ClockConfig+0x1b8>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	f003 0307 	and.w	r3, r3, #7
 8005c96:	683a      	ldr	r2, [r7, #0]
 8005c98:	429a      	cmp	r2, r3
 8005c9a:	d001      	beq.n	8005ca0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005c9c:	2301      	movs	r3, #1
 8005c9e:	e032      	b.n	8005d06 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f003 0304 	and.w	r3, r3, #4
 8005ca8:	2b00      	cmp	r3, #0
 8005caa:	d008      	beq.n	8005cbe <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005cac:	4b19      	ldr	r3, [pc, #100]	; (8005d14 <HAL_RCC_ClockConfig+0x1bc>)
 8005cae:	689b      	ldr	r3, [r3, #8]
 8005cb0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	68db      	ldr	r3, [r3, #12]
 8005cb8:	4916      	ldr	r1, [pc, #88]	; (8005d14 <HAL_RCC_ClockConfig+0x1bc>)
 8005cba:	4313      	orrs	r3, r2
 8005cbc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	681b      	ldr	r3, [r3, #0]
 8005cc2:	f003 0308 	and.w	r3, r3, #8
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d009      	beq.n	8005cde <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005cca:	4b12      	ldr	r3, [pc, #72]	; (8005d14 <HAL_RCC_ClockConfig+0x1bc>)
 8005ccc:	689b      	ldr	r3, [r3, #8]
 8005cce:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	691b      	ldr	r3, [r3, #16]
 8005cd6:	00db      	lsls	r3, r3, #3
 8005cd8:	490e      	ldr	r1, [pc, #56]	; (8005d14 <HAL_RCC_ClockConfig+0x1bc>)
 8005cda:	4313      	orrs	r3, r2
 8005cdc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005cde:	f000 f821 	bl	8005d24 <HAL_RCC_GetSysClockFreq>
 8005ce2:	4602      	mov	r2, r0
 8005ce4:	4b0b      	ldr	r3, [pc, #44]	; (8005d14 <HAL_RCC_ClockConfig+0x1bc>)
 8005ce6:	689b      	ldr	r3, [r3, #8]
 8005ce8:	091b      	lsrs	r3, r3, #4
 8005cea:	f003 030f 	and.w	r3, r3, #15
 8005cee:	490a      	ldr	r1, [pc, #40]	; (8005d18 <HAL_RCC_ClockConfig+0x1c0>)
 8005cf0:	5ccb      	ldrb	r3, [r1, r3]
 8005cf2:	fa22 f303 	lsr.w	r3, r2, r3
 8005cf6:	4a09      	ldr	r2, [pc, #36]	; (8005d1c <HAL_RCC_ClockConfig+0x1c4>)
 8005cf8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005cfa:	4b09      	ldr	r3, [pc, #36]	; (8005d20 <HAL_RCC_ClockConfig+0x1c8>)
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	4618      	mov	r0, r3
 8005d00:	f7fc ff30 	bl	8002b64 <HAL_InitTick>

  return HAL_OK;
 8005d04:	2300      	movs	r3, #0
}
 8005d06:	4618      	mov	r0, r3
 8005d08:	3710      	adds	r7, #16
 8005d0a:	46bd      	mov	sp, r7
 8005d0c:	bd80      	pop	{r7, pc}
 8005d0e:	bf00      	nop
 8005d10:	40023c00 	.word	0x40023c00
 8005d14:	40023800 	.word	0x40023800
 8005d18:	0800bb34 	.word	0x0800bb34
 8005d1c:	20000008 	.word	0x20000008
 8005d20:	2000000c 	.word	0x2000000c

08005d24 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005d24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005d28:	b094      	sub	sp, #80	; 0x50
 8005d2a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005d2c:	2300      	movs	r3, #0
 8005d2e:	647b      	str	r3, [r7, #68]	; 0x44
 8005d30:	2300      	movs	r3, #0
 8005d32:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005d34:	2300      	movs	r3, #0
 8005d36:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8005d38:	2300      	movs	r3, #0
 8005d3a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005d3c:	4b79      	ldr	r3, [pc, #484]	; (8005f24 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d3e:	689b      	ldr	r3, [r3, #8]
 8005d40:	f003 030c 	and.w	r3, r3, #12
 8005d44:	2b08      	cmp	r3, #8
 8005d46:	d00d      	beq.n	8005d64 <HAL_RCC_GetSysClockFreq+0x40>
 8005d48:	2b08      	cmp	r3, #8
 8005d4a:	f200 80e1 	bhi.w	8005f10 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d002      	beq.n	8005d58 <HAL_RCC_GetSysClockFreq+0x34>
 8005d52:	2b04      	cmp	r3, #4
 8005d54:	d003      	beq.n	8005d5e <HAL_RCC_GetSysClockFreq+0x3a>
 8005d56:	e0db      	b.n	8005f10 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005d58:	4b73      	ldr	r3, [pc, #460]	; (8005f28 <HAL_RCC_GetSysClockFreq+0x204>)
 8005d5a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005d5c:	e0db      	b.n	8005f16 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005d5e:	4b73      	ldr	r3, [pc, #460]	; (8005f2c <HAL_RCC_GetSysClockFreq+0x208>)
 8005d60:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005d62:	e0d8      	b.n	8005f16 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005d64:	4b6f      	ldr	r3, [pc, #444]	; (8005f24 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d66:	685b      	ldr	r3, [r3, #4]
 8005d68:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005d6c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005d6e:	4b6d      	ldr	r3, [pc, #436]	; (8005f24 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d70:	685b      	ldr	r3, [r3, #4]
 8005d72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d063      	beq.n	8005e42 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005d7a:	4b6a      	ldr	r3, [pc, #424]	; (8005f24 <HAL_RCC_GetSysClockFreq+0x200>)
 8005d7c:	685b      	ldr	r3, [r3, #4]
 8005d7e:	099b      	lsrs	r3, r3, #6
 8005d80:	2200      	movs	r2, #0
 8005d82:	63bb      	str	r3, [r7, #56]	; 0x38
 8005d84:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005d86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d88:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005d8c:	633b      	str	r3, [r7, #48]	; 0x30
 8005d8e:	2300      	movs	r3, #0
 8005d90:	637b      	str	r3, [r7, #52]	; 0x34
 8005d92:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8005d96:	4622      	mov	r2, r4
 8005d98:	462b      	mov	r3, r5
 8005d9a:	f04f 0000 	mov.w	r0, #0
 8005d9e:	f04f 0100 	mov.w	r1, #0
 8005da2:	0159      	lsls	r1, r3, #5
 8005da4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005da8:	0150      	lsls	r0, r2, #5
 8005daa:	4602      	mov	r2, r0
 8005dac:	460b      	mov	r3, r1
 8005dae:	4621      	mov	r1, r4
 8005db0:	1a51      	subs	r1, r2, r1
 8005db2:	6139      	str	r1, [r7, #16]
 8005db4:	4629      	mov	r1, r5
 8005db6:	eb63 0301 	sbc.w	r3, r3, r1
 8005dba:	617b      	str	r3, [r7, #20]
 8005dbc:	f04f 0200 	mov.w	r2, #0
 8005dc0:	f04f 0300 	mov.w	r3, #0
 8005dc4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005dc8:	4659      	mov	r1, fp
 8005dca:	018b      	lsls	r3, r1, #6
 8005dcc:	4651      	mov	r1, sl
 8005dce:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8005dd2:	4651      	mov	r1, sl
 8005dd4:	018a      	lsls	r2, r1, #6
 8005dd6:	4651      	mov	r1, sl
 8005dd8:	ebb2 0801 	subs.w	r8, r2, r1
 8005ddc:	4659      	mov	r1, fp
 8005dde:	eb63 0901 	sbc.w	r9, r3, r1
 8005de2:	f04f 0200 	mov.w	r2, #0
 8005de6:	f04f 0300 	mov.w	r3, #0
 8005dea:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8005dee:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005df2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005df6:	4690      	mov	r8, r2
 8005df8:	4699      	mov	r9, r3
 8005dfa:	4623      	mov	r3, r4
 8005dfc:	eb18 0303 	adds.w	r3, r8, r3
 8005e00:	60bb      	str	r3, [r7, #8]
 8005e02:	462b      	mov	r3, r5
 8005e04:	eb49 0303 	adc.w	r3, r9, r3
 8005e08:	60fb      	str	r3, [r7, #12]
 8005e0a:	f04f 0200 	mov.w	r2, #0
 8005e0e:	f04f 0300 	mov.w	r3, #0
 8005e12:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005e16:	4629      	mov	r1, r5
 8005e18:	024b      	lsls	r3, r1, #9
 8005e1a:	4621      	mov	r1, r4
 8005e1c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005e20:	4621      	mov	r1, r4
 8005e22:	024a      	lsls	r2, r1, #9
 8005e24:	4610      	mov	r0, r2
 8005e26:	4619      	mov	r1, r3
 8005e28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005e2a:	2200      	movs	r2, #0
 8005e2c:	62bb      	str	r3, [r7, #40]	; 0x28
 8005e2e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005e30:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005e34:	f7fa ff10 	bl	8000c58 <__aeabi_uldivmod>
 8005e38:	4602      	mov	r2, r0
 8005e3a:	460b      	mov	r3, r1
 8005e3c:	4613      	mov	r3, r2
 8005e3e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005e40:	e058      	b.n	8005ef4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005e42:	4b38      	ldr	r3, [pc, #224]	; (8005f24 <HAL_RCC_GetSysClockFreq+0x200>)
 8005e44:	685b      	ldr	r3, [r3, #4]
 8005e46:	099b      	lsrs	r3, r3, #6
 8005e48:	2200      	movs	r2, #0
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	4611      	mov	r1, r2
 8005e4e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005e52:	623b      	str	r3, [r7, #32]
 8005e54:	2300      	movs	r3, #0
 8005e56:	627b      	str	r3, [r7, #36]	; 0x24
 8005e58:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005e5c:	4642      	mov	r2, r8
 8005e5e:	464b      	mov	r3, r9
 8005e60:	f04f 0000 	mov.w	r0, #0
 8005e64:	f04f 0100 	mov.w	r1, #0
 8005e68:	0159      	lsls	r1, r3, #5
 8005e6a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005e6e:	0150      	lsls	r0, r2, #5
 8005e70:	4602      	mov	r2, r0
 8005e72:	460b      	mov	r3, r1
 8005e74:	4641      	mov	r1, r8
 8005e76:	ebb2 0a01 	subs.w	sl, r2, r1
 8005e7a:	4649      	mov	r1, r9
 8005e7c:	eb63 0b01 	sbc.w	fp, r3, r1
 8005e80:	f04f 0200 	mov.w	r2, #0
 8005e84:	f04f 0300 	mov.w	r3, #0
 8005e88:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005e8c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005e90:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005e94:	ebb2 040a 	subs.w	r4, r2, sl
 8005e98:	eb63 050b 	sbc.w	r5, r3, fp
 8005e9c:	f04f 0200 	mov.w	r2, #0
 8005ea0:	f04f 0300 	mov.w	r3, #0
 8005ea4:	00eb      	lsls	r3, r5, #3
 8005ea6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005eaa:	00e2      	lsls	r2, r4, #3
 8005eac:	4614      	mov	r4, r2
 8005eae:	461d      	mov	r5, r3
 8005eb0:	4643      	mov	r3, r8
 8005eb2:	18e3      	adds	r3, r4, r3
 8005eb4:	603b      	str	r3, [r7, #0]
 8005eb6:	464b      	mov	r3, r9
 8005eb8:	eb45 0303 	adc.w	r3, r5, r3
 8005ebc:	607b      	str	r3, [r7, #4]
 8005ebe:	f04f 0200 	mov.w	r2, #0
 8005ec2:	f04f 0300 	mov.w	r3, #0
 8005ec6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005eca:	4629      	mov	r1, r5
 8005ecc:	028b      	lsls	r3, r1, #10
 8005ece:	4621      	mov	r1, r4
 8005ed0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005ed4:	4621      	mov	r1, r4
 8005ed6:	028a      	lsls	r2, r1, #10
 8005ed8:	4610      	mov	r0, r2
 8005eda:	4619      	mov	r1, r3
 8005edc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005ede:	2200      	movs	r2, #0
 8005ee0:	61bb      	str	r3, [r7, #24]
 8005ee2:	61fa      	str	r2, [r7, #28]
 8005ee4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005ee8:	f7fa feb6 	bl	8000c58 <__aeabi_uldivmod>
 8005eec:	4602      	mov	r2, r0
 8005eee:	460b      	mov	r3, r1
 8005ef0:	4613      	mov	r3, r2
 8005ef2:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005ef4:	4b0b      	ldr	r3, [pc, #44]	; (8005f24 <HAL_RCC_GetSysClockFreq+0x200>)
 8005ef6:	685b      	ldr	r3, [r3, #4]
 8005ef8:	0c1b      	lsrs	r3, r3, #16
 8005efa:	f003 0303 	and.w	r3, r3, #3
 8005efe:	3301      	adds	r3, #1
 8005f00:	005b      	lsls	r3, r3, #1
 8005f02:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8005f04:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005f06:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005f08:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f0c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005f0e:	e002      	b.n	8005f16 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005f10:	4b05      	ldr	r3, [pc, #20]	; (8005f28 <HAL_RCC_GetSysClockFreq+0x204>)
 8005f12:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8005f14:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005f16:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8005f18:	4618      	mov	r0, r3
 8005f1a:	3750      	adds	r7, #80	; 0x50
 8005f1c:	46bd      	mov	sp, r7
 8005f1e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005f22:	bf00      	nop
 8005f24:	40023800 	.word	0x40023800
 8005f28:	00f42400 	.word	0x00f42400
 8005f2c:	007a1200 	.word	0x007a1200

08005f30 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f30:	b480      	push	{r7}
 8005f32:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005f34:	4b03      	ldr	r3, [pc, #12]	; (8005f44 <HAL_RCC_GetHCLKFreq+0x14>)
 8005f36:	681b      	ldr	r3, [r3, #0]
}
 8005f38:	4618      	mov	r0, r3
 8005f3a:	46bd      	mov	sp, r7
 8005f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f40:	4770      	bx	lr
 8005f42:	bf00      	nop
 8005f44:	20000008 	.word	0x20000008

08005f48 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005f48:	b580      	push	{r7, lr}
 8005f4a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005f4c:	f7ff fff0 	bl	8005f30 <HAL_RCC_GetHCLKFreq>
 8005f50:	4602      	mov	r2, r0
 8005f52:	4b05      	ldr	r3, [pc, #20]	; (8005f68 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005f54:	689b      	ldr	r3, [r3, #8]
 8005f56:	0a9b      	lsrs	r3, r3, #10
 8005f58:	f003 0307 	and.w	r3, r3, #7
 8005f5c:	4903      	ldr	r1, [pc, #12]	; (8005f6c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f5e:	5ccb      	ldrb	r3, [r1, r3]
 8005f60:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f64:	4618      	mov	r0, r3
 8005f66:	bd80      	pop	{r7, pc}
 8005f68:	40023800 	.word	0x40023800
 8005f6c:	0800bb44 	.word	0x0800bb44

08005f70 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f70:	b580      	push	{r7, lr}
 8005f72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005f74:	f7ff ffdc 	bl	8005f30 <HAL_RCC_GetHCLKFreq>
 8005f78:	4602      	mov	r2, r0
 8005f7a:	4b05      	ldr	r3, [pc, #20]	; (8005f90 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005f7c:	689b      	ldr	r3, [r3, #8]
 8005f7e:	0b5b      	lsrs	r3, r3, #13
 8005f80:	f003 0307 	and.w	r3, r3, #7
 8005f84:	4903      	ldr	r1, [pc, #12]	; (8005f94 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f86:	5ccb      	ldrb	r3, [r1, r3]
 8005f88:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	bd80      	pop	{r7, pc}
 8005f90:	40023800 	.word	0x40023800
 8005f94:	0800bb44 	.word	0x0800bb44

08005f98 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005f98:	b580      	push	{r7, lr}
 8005f9a:	b082      	sub	sp, #8
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d101      	bne.n	8005faa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	e041      	b.n	800602e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fb0:	b2db      	uxtb	r3, r3
 8005fb2:	2b00      	cmp	r3, #0
 8005fb4:	d106      	bne.n	8005fc4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	2200      	movs	r2, #0
 8005fba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005fbe:	6878      	ldr	r0, [r7, #4]
 8005fc0:	f7fc fbb2 	bl	8002728 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2202      	movs	r2, #2
 8005fc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681a      	ldr	r2, [r3, #0]
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	3304      	adds	r3, #4
 8005fd4:	4619      	mov	r1, r3
 8005fd6:	4610      	mov	r0, r2
 8005fd8:	f000 fa8a 	bl	80064f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	2201      	movs	r2, #1
 8005fe0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	2201      	movs	r2, #1
 8005fe8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	2201      	movs	r2, #1
 8005ff0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2201      	movs	r2, #1
 8005ff8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	2201      	movs	r2, #1
 8006000:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	2201      	movs	r2, #1
 8006008:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2201      	movs	r2, #1
 8006010:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2201      	movs	r2, #1
 8006018:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2201      	movs	r2, #1
 8006020:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2201      	movs	r2, #1
 8006028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800602c:	2300      	movs	r3, #0
}
 800602e:	4618      	mov	r0, r3
 8006030:	3708      	adds	r7, #8
 8006032:	46bd      	mov	sp, r7
 8006034:	bd80      	pop	{r7, pc}
	...

08006038 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006038:	b480      	push	{r7}
 800603a:	b085      	sub	sp, #20
 800603c:	af00      	add	r7, sp, #0
 800603e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006046:	b2db      	uxtb	r3, r3
 8006048:	2b01      	cmp	r3, #1
 800604a:	d001      	beq.n	8006050 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800604c:	2301      	movs	r3, #1
 800604e:	e03c      	b.n	80060ca <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2202      	movs	r2, #2
 8006054:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	681b      	ldr	r3, [r3, #0]
 800605c:	4a1e      	ldr	r2, [pc, #120]	; (80060d8 <HAL_TIM_Base_Start+0xa0>)
 800605e:	4293      	cmp	r3, r2
 8006060:	d018      	beq.n	8006094 <HAL_TIM_Base_Start+0x5c>
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800606a:	d013      	beq.n	8006094 <HAL_TIM_Base_Start+0x5c>
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	4a1a      	ldr	r2, [pc, #104]	; (80060dc <HAL_TIM_Base_Start+0xa4>)
 8006072:	4293      	cmp	r3, r2
 8006074:	d00e      	beq.n	8006094 <HAL_TIM_Base_Start+0x5c>
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	4a19      	ldr	r2, [pc, #100]	; (80060e0 <HAL_TIM_Base_Start+0xa8>)
 800607c:	4293      	cmp	r3, r2
 800607e:	d009      	beq.n	8006094 <HAL_TIM_Base_Start+0x5c>
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4a17      	ldr	r2, [pc, #92]	; (80060e4 <HAL_TIM_Base_Start+0xac>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d004      	beq.n	8006094 <HAL_TIM_Base_Start+0x5c>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	4a16      	ldr	r2, [pc, #88]	; (80060e8 <HAL_TIM_Base_Start+0xb0>)
 8006090:	4293      	cmp	r3, r2
 8006092:	d111      	bne.n	80060b8 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	689b      	ldr	r3, [r3, #8]
 800609a:	f003 0307 	and.w	r3, r3, #7
 800609e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	2b06      	cmp	r3, #6
 80060a4:	d010      	beq.n	80060c8 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	681a      	ldr	r2, [r3, #0]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f042 0201 	orr.w	r2, r2, #1
 80060b4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060b6:	e007      	b.n	80060c8 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	681a      	ldr	r2, [r3, #0]
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	f042 0201 	orr.w	r2, r2, #1
 80060c6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80060c8:	2300      	movs	r3, #0
}
 80060ca:	4618      	mov	r0, r3
 80060cc:	3714      	adds	r7, #20
 80060ce:	46bd      	mov	sp, r7
 80060d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d4:	4770      	bx	lr
 80060d6:	bf00      	nop
 80060d8:	40010000 	.word	0x40010000
 80060dc:	40000400 	.word	0x40000400
 80060e0:	40000800 	.word	0x40000800
 80060e4:	40000c00 	.word	0x40000c00
 80060e8:	40014000 	.word	0x40014000

080060ec <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80060ec:	b580      	push	{r7, lr}
 80060ee:	b082      	sub	sp, #8
 80060f0:	af00      	add	r7, sp, #0
 80060f2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	691b      	ldr	r3, [r3, #16]
 80060fa:	f003 0302 	and.w	r3, r3, #2
 80060fe:	2b02      	cmp	r3, #2
 8006100:	d122      	bne.n	8006148 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	68db      	ldr	r3, [r3, #12]
 8006108:	f003 0302 	and.w	r3, r3, #2
 800610c:	2b02      	cmp	r3, #2
 800610e:	d11b      	bne.n	8006148 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f06f 0202 	mvn.w	r2, #2
 8006118:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2201      	movs	r2, #1
 800611e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	699b      	ldr	r3, [r3, #24]
 8006126:	f003 0303 	and.w	r3, r3, #3
 800612a:	2b00      	cmp	r3, #0
 800612c:	d003      	beq.n	8006136 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800612e:	6878      	ldr	r0, [r7, #4]
 8006130:	f000 f9bf 	bl	80064b2 <HAL_TIM_IC_CaptureCallback>
 8006134:	e005      	b.n	8006142 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006136:	6878      	ldr	r0, [r7, #4]
 8006138:	f000 f9b1 	bl	800649e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800613c:	6878      	ldr	r0, [r7, #4]
 800613e:	f000 f9c2 	bl	80064c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	2200      	movs	r2, #0
 8006146:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	691b      	ldr	r3, [r3, #16]
 800614e:	f003 0304 	and.w	r3, r3, #4
 8006152:	2b04      	cmp	r3, #4
 8006154:	d122      	bne.n	800619c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	68db      	ldr	r3, [r3, #12]
 800615c:	f003 0304 	and.w	r3, r3, #4
 8006160:	2b04      	cmp	r3, #4
 8006162:	d11b      	bne.n	800619c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f06f 0204 	mvn.w	r2, #4
 800616c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2202      	movs	r2, #2
 8006172:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	699b      	ldr	r3, [r3, #24]
 800617a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800617e:	2b00      	cmp	r3, #0
 8006180:	d003      	beq.n	800618a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006182:	6878      	ldr	r0, [r7, #4]
 8006184:	f000 f995 	bl	80064b2 <HAL_TIM_IC_CaptureCallback>
 8006188:	e005      	b.n	8006196 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800618a:	6878      	ldr	r0, [r7, #4]
 800618c:	f000 f987 	bl	800649e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006190:	6878      	ldr	r0, [r7, #4]
 8006192:	f000 f998 	bl	80064c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	2200      	movs	r2, #0
 800619a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	691b      	ldr	r3, [r3, #16]
 80061a2:	f003 0308 	and.w	r3, r3, #8
 80061a6:	2b08      	cmp	r3, #8
 80061a8:	d122      	bne.n	80061f0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	68db      	ldr	r3, [r3, #12]
 80061b0:	f003 0308 	and.w	r3, r3, #8
 80061b4:	2b08      	cmp	r3, #8
 80061b6:	d11b      	bne.n	80061f0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f06f 0208 	mvn.w	r2, #8
 80061c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	2204      	movs	r2, #4
 80061c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	69db      	ldr	r3, [r3, #28]
 80061ce:	f003 0303 	and.w	r3, r3, #3
 80061d2:	2b00      	cmp	r3, #0
 80061d4:	d003      	beq.n	80061de <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80061d6:	6878      	ldr	r0, [r7, #4]
 80061d8:	f000 f96b 	bl	80064b2 <HAL_TIM_IC_CaptureCallback>
 80061dc:	e005      	b.n	80061ea <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80061de:	6878      	ldr	r0, [r7, #4]
 80061e0:	f000 f95d 	bl	800649e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80061e4:	6878      	ldr	r0, [r7, #4]
 80061e6:	f000 f96e 	bl	80064c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	2200      	movs	r2, #0
 80061ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	691b      	ldr	r3, [r3, #16]
 80061f6:	f003 0310 	and.w	r3, r3, #16
 80061fa:	2b10      	cmp	r3, #16
 80061fc:	d122      	bne.n	8006244 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	68db      	ldr	r3, [r3, #12]
 8006204:	f003 0310 	and.w	r3, r3, #16
 8006208:	2b10      	cmp	r3, #16
 800620a:	d11b      	bne.n	8006244 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	f06f 0210 	mvn.w	r2, #16
 8006214:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	2208      	movs	r2, #8
 800621a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	69db      	ldr	r3, [r3, #28]
 8006222:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006226:	2b00      	cmp	r3, #0
 8006228:	d003      	beq.n	8006232 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800622a:	6878      	ldr	r0, [r7, #4]
 800622c:	f000 f941 	bl	80064b2 <HAL_TIM_IC_CaptureCallback>
 8006230:	e005      	b.n	800623e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006232:	6878      	ldr	r0, [r7, #4]
 8006234:	f000 f933 	bl	800649e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006238:	6878      	ldr	r0, [r7, #4]
 800623a:	f000 f944 	bl	80064c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	2200      	movs	r2, #0
 8006242:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	691b      	ldr	r3, [r3, #16]
 800624a:	f003 0301 	and.w	r3, r3, #1
 800624e:	2b01      	cmp	r3, #1
 8006250:	d10e      	bne.n	8006270 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	68db      	ldr	r3, [r3, #12]
 8006258:	f003 0301 	and.w	r3, r3, #1
 800625c:	2b01      	cmp	r3, #1
 800625e:	d107      	bne.n	8006270 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	f06f 0201 	mvn.w	r2, #1
 8006268:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f000 f90d 	bl	800648a <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	691b      	ldr	r3, [r3, #16]
 8006276:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800627a:	2b80      	cmp	r3, #128	; 0x80
 800627c:	d10e      	bne.n	800629c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	68db      	ldr	r3, [r3, #12]
 8006284:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006288:	2b80      	cmp	r3, #128	; 0x80
 800628a:	d107      	bne.n	800629c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8006294:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006296:	6878      	ldr	r0, [r7, #4]
 8006298:	f000 fabc 	bl	8006814 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	691b      	ldr	r3, [r3, #16]
 80062a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062a6:	2b40      	cmp	r3, #64	; 0x40
 80062a8:	d10e      	bne.n	80062c8 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	68db      	ldr	r3, [r3, #12]
 80062b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062b4:	2b40      	cmp	r3, #64	; 0x40
 80062b6:	d107      	bne.n	80062c8 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80062c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80062c2:	6878      	ldr	r0, [r7, #4]
 80062c4:	f000 f909 	bl	80064da <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	691b      	ldr	r3, [r3, #16]
 80062ce:	f003 0320 	and.w	r3, r3, #32
 80062d2:	2b20      	cmp	r3, #32
 80062d4:	d10e      	bne.n	80062f4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	68db      	ldr	r3, [r3, #12]
 80062dc:	f003 0320 	and.w	r3, r3, #32
 80062e0:	2b20      	cmp	r3, #32
 80062e2:	d107      	bne.n	80062f4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	681b      	ldr	r3, [r3, #0]
 80062e8:	f06f 0220 	mvn.w	r2, #32
 80062ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80062ee:	6878      	ldr	r0, [r7, #4]
 80062f0:	f000 fa86 	bl	8006800 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80062f4:	bf00      	nop
 80062f6:	3708      	adds	r7, #8
 80062f8:	46bd      	mov	sp, r7
 80062fa:	bd80      	pop	{r7, pc}

080062fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80062fc:	b580      	push	{r7, lr}
 80062fe:	b084      	sub	sp, #16
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
 8006304:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006306:	2300      	movs	r3, #0
 8006308:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006310:	2b01      	cmp	r3, #1
 8006312:	d101      	bne.n	8006318 <HAL_TIM_ConfigClockSource+0x1c>
 8006314:	2302      	movs	r3, #2
 8006316:	e0b4      	b.n	8006482 <HAL_TIM_ConfigClockSource+0x186>
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	2201      	movs	r2, #1
 800631c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	2202      	movs	r2, #2
 8006324:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	689b      	ldr	r3, [r3, #8]
 800632e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006330:	68bb      	ldr	r3, [r7, #8]
 8006332:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006336:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006338:	68bb      	ldr	r3, [r7, #8]
 800633a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800633e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	68ba      	ldr	r2, [r7, #8]
 8006346:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006348:	683b      	ldr	r3, [r7, #0]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006350:	d03e      	beq.n	80063d0 <HAL_TIM_ConfigClockSource+0xd4>
 8006352:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006356:	f200 8087 	bhi.w	8006468 <HAL_TIM_ConfigClockSource+0x16c>
 800635a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800635e:	f000 8086 	beq.w	800646e <HAL_TIM_ConfigClockSource+0x172>
 8006362:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006366:	d87f      	bhi.n	8006468 <HAL_TIM_ConfigClockSource+0x16c>
 8006368:	2b70      	cmp	r3, #112	; 0x70
 800636a:	d01a      	beq.n	80063a2 <HAL_TIM_ConfigClockSource+0xa6>
 800636c:	2b70      	cmp	r3, #112	; 0x70
 800636e:	d87b      	bhi.n	8006468 <HAL_TIM_ConfigClockSource+0x16c>
 8006370:	2b60      	cmp	r3, #96	; 0x60
 8006372:	d050      	beq.n	8006416 <HAL_TIM_ConfigClockSource+0x11a>
 8006374:	2b60      	cmp	r3, #96	; 0x60
 8006376:	d877      	bhi.n	8006468 <HAL_TIM_ConfigClockSource+0x16c>
 8006378:	2b50      	cmp	r3, #80	; 0x50
 800637a:	d03c      	beq.n	80063f6 <HAL_TIM_ConfigClockSource+0xfa>
 800637c:	2b50      	cmp	r3, #80	; 0x50
 800637e:	d873      	bhi.n	8006468 <HAL_TIM_ConfigClockSource+0x16c>
 8006380:	2b40      	cmp	r3, #64	; 0x40
 8006382:	d058      	beq.n	8006436 <HAL_TIM_ConfigClockSource+0x13a>
 8006384:	2b40      	cmp	r3, #64	; 0x40
 8006386:	d86f      	bhi.n	8006468 <HAL_TIM_ConfigClockSource+0x16c>
 8006388:	2b30      	cmp	r3, #48	; 0x30
 800638a:	d064      	beq.n	8006456 <HAL_TIM_ConfigClockSource+0x15a>
 800638c:	2b30      	cmp	r3, #48	; 0x30
 800638e:	d86b      	bhi.n	8006468 <HAL_TIM_ConfigClockSource+0x16c>
 8006390:	2b20      	cmp	r3, #32
 8006392:	d060      	beq.n	8006456 <HAL_TIM_ConfigClockSource+0x15a>
 8006394:	2b20      	cmp	r3, #32
 8006396:	d867      	bhi.n	8006468 <HAL_TIM_ConfigClockSource+0x16c>
 8006398:	2b00      	cmp	r3, #0
 800639a:	d05c      	beq.n	8006456 <HAL_TIM_ConfigClockSource+0x15a>
 800639c:	2b10      	cmp	r3, #16
 800639e:	d05a      	beq.n	8006456 <HAL_TIM_ConfigClockSource+0x15a>
 80063a0:	e062      	b.n	8006468 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	6818      	ldr	r0, [r3, #0]
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	6899      	ldr	r1, [r3, #8]
 80063aa:	683b      	ldr	r3, [r7, #0]
 80063ac:	685a      	ldr	r2, [r3, #4]
 80063ae:	683b      	ldr	r3, [r7, #0]
 80063b0:	68db      	ldr	r3, [r3, #12]
 80063b2:	f000 f997 	bl	80066e4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	689b      	ldr	r3, [r3, #8]
 80063bc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80063be:	68bb      	ldr	r3, [r7, #8]
 80063c0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80063c4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	68ba      	ldr	r2, [r7, #8]
 80063cc:	609a      	str	r2, [r3, #8]
      break;
 80063ce:	e04f      	b.n	8006470 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	6818      	ldr	r0, [r3, #0]
 80063d4:	683b      	ldr	r3, [r7, #0]
 80063d6:	6899      	ldr	r1, [r3, #8]
 80063d8:	683b      	ldr	r3, [r7, #0]
 80063da:	685a      	ldr	r2, [r3, #4]
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	68db      	ldr	r3, [r3, #12]
 80063e0:	f000 f980 	bl	80066e4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	681b      	ldr	r3, [r3, #0]
 80063e8:	689a      	ldr	r2, [r3, #8]
 80063ea:	687b      	ldr	r3, [r7, #4]
 80063ec:	681b      	ldr	r3, [r3, #0]
 80063ee:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80063f2:	609a      	str	r2, [r3, #8]
      break;
 80063f4:	e03c      	b.n	8006470 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	6818      	ldr	r0, [r3, #0]
 80063fa:	683b      	ldr	r3, [r7, #0]
 80063fc:	6859      	ldr	r1, [r3, #4]
 80063fe:	683b      	ldr	r3, [r7, #0]
 8006400:	68db      	ldr	r3, [r3, #12]
 8006402:	461a      	mov	r2, r3
 8006404:	f000 f8f4 	bl	80065f0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	2150      	movs	r1, #80	; 0x50
 800640e:	4618      	mov	r0, r3
 8006410:	f000 f94d 	bl	80066ae <TIM_ITRx_SetConfig>
      break;
 8006414:	e02c      	b.n	8006470 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	6818      	ldr	r0, [r3, #0]
 800641a:	683b      	ldr	r3, [r7, #0]
 800641c:	6859      	ldr	r1, [r3, #4]
 800641e:	683b      	ldr	r3, [r7, #0]
 8006420:	68db      	ldr	r3, [r3, #12]
 8006422:	461a      	mov	r2, r3
 8006424:	f000 f913 	bl	800664e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	2160      	movs	r1, #96	; 0x60
 800642e:	4618      	mov	r0, r3
 8006430:	f000 f93d 	bl	80066ae <TIM_ITRx_SetConfig>
      break;
 8006434:	e01c      	b.n	8006470 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6818      	ldr	r0, [r3, #0]
 800643a:	683b      	ldr	r3, [r7, #0]
 800643c:	6859      	ldr	r1, [r3, #4]
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	68db      	ldr	r3, [r3, #12]
 8006442:	461a      	mov	r2, r3
 8006444:	f000 f8d4 	bl	80065f0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	2140      	movs	r1, #64	; 0x40
 800644e:	4618      	mov	r0, r3
 8006450:	f000 f92d 	bl	80066ae <TIM_ITRx_SetConfig>
      break;
 8006454:	e00c      	b.n	8006470 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	681a      	ldr	r2, [r3, #0]
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	4619      	mov	r1, r3
 8006460:	4610      	mov	r0, r2
 8006462:	f000 f924 	bl	80066ae <TIM_ITRx_SetConfig>
      break;
 8006466:	e003      	b.n	8006470 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006468:	2301      	movs	r3, #1
 800646a:	73fb      	strb	r3, [r7, #15]
      break;
 800646c:	e000      	b.n	8006470 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800646e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2201      	movs	r2, #1
 8006474:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	2200      	movs	r2, #0
 800647c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006480:	7bfb      	ldrb	r3, [r7, #15]
}
 8006482:	4618      	mov	r0, r3
 8006484:	3710      	adds	r7, #16
 8006486:	46bd      	mov	sp, r7
 8006488:	bd80      	pop	{r7, pc}

0800648a <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800648a:	b480      	push	{r7}
 800648c:	b083      	sub	sp, #12
 800648e:	af00      	add	r7, sp, #0
 8006490:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8006492:	bf00      	nop
 8006494:	370c      	adds	r7, #12
 8006496:	46bd      	mov	sp, r7
 8006498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800649c:	4770      	bx	lr

0800649e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800649e:	b480      	push	{r7}
 80064a0:	b083      	sub	sp, #12
 80064a2:	af00      	add	r7, sp, #0
 80064a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80064a6:	bf00      	nop
 80064a8:	370c      	adds	r7, #12
 80064aa:	46bd      	mov	sp, r7
 80064ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b0:	4770      	bx	lr

080064b2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80064b2:	b480      	push	{r7}
 80064b4:	b083      	sub	sp, #12
 80064b6:	af00      	add	r7, sp, #0
 80064b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80064ba:	bf00      	nop
 80064bc:	370c      	adds	r7, #12
 80064be:	46bd      	mov	sp, r7
 80064c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c4:	4770      	bx	lr

080064c6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80064c6:	b480      	push	{r7}
 80064c8:	b083      	sub	sp, #12
 80064ca:	af00      	add	r7, sp, #0
 80064cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80064ce:	bf00      	nop
 80064d0:	370c      	adds	r7, #12
 80064d2:	46bd      	mov	sp, r7
 80064d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d8:	4770      	bx	lr

080064da <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80064da:	b480      	push	{r7}
 80064dc:	b083      	sub	sp, #12
 80064de:	af00      	add	r7, sp, #0
 80064e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80064e2:	bf00      	nop
 80064e4:	370c      	adds	r7, #12
 80064e6:	46bd      	mov	sp, r7
 80064e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ec:	4770      	bx	lr
	...

080064f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80064f0:	b480      	push	{r7}
 80064f2:	b085      	sub	sp, #20
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
 80064f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006500:	687b      	ldr	r3, [r7, #4]
 8006502:	4a34      	ldr	r2, [pc, #208]	; (80065d4 <TIM_Base_SetConfig+0xe4>)
 8006504:	4293      	cmp	r3, r2
 8006506:	d00f      	beq.n	8006528 <TIM_Base_SetConfig+0x38>
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800650e:	d00b      	beq.n	8006528 <TIM_Base_SetConfig+0x38>
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	4a31      	ldr	r2, [pc, #196]	; (80065d8 <TIM_Base_SetConfig+0xe8>)
 8006514:	4293      	cmp	r3, r2
 8006516:	d007      	beq.n	8006528 <TIM_Base_SetConfig+0x38>
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	4a30      	ldr	r2, [pc, #192]	; (80065dc <TIM_Base_SetConfig+0xec>)
 800651c:	4293      	cmp	r3, r2
 800651e:	d003      	beq.n	8006528 <TIM_Base_SetConfig+0x38>
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	4a2f      	ldr	r2, [pc, #188]	; (80065e0 <TIM_Base_SetConfig+0xf0>)
 8006524:	4293      	cmp	r3, r2
 8006526:	d108      	bne.n	800653a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800652e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006530:	683b      	ldr	r3, [r7, #0]
 8006532:	685b      	ldr	r3, [r3, #4]
 8006534:	68fa      	ldr	r2, [r7, #12]
 8006536:	4313      	orrs	r3, r2
 8006538:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	4a25      	ldr	r2, [pc, #148]	; (80065d4 <TIM_Base_SetConfig+0xe4>)
 800653e:	4293      	cmp	r3, r2
 8006540:	d01b      	beq.n	800657a <TIM_Base_SetConfig+0x8a>
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006548:	d017      	beq.n	800657a <TIM_Base_SetConfig+0x8a>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	4a22      	ldr	r2, [pc, #136]	; (80065d8 <TIM_Base_SetConfig+0xe8>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d013      	beq.n	800657a <TIM_Base_SetConfig+0x8a>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	4a21      	ldr	r2, [pc, #132]	; (80065dc <TIM_Base_SetConfig+0xec>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d00f      	beq.n	800657a <TIM_Base_SetConfig+0x8a>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	4a20      	ldr	r2, [pc, #128]	; (80065e0 <TIM_Base_SetConfig+0xf0>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d00b      	beq.n	800657a <TIM_Base_SetConfig+0x8a>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	4a1f      	ldr	r2, [pc, #124]	; (80065e4 <TIM_Base_SetConfig+0xf4>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d007      	beq.n	800657a <TIM_Base_SetConfig+0x8a>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	4a1e      	ldr	r2, [pc, #120]	; (80065e8 <TIM_Base_SetConfig+0xf8>)
 800656e:	4293      	cmp	r3, r2
 8006570:	d003      	beq.n	800657a <TIM_Base_SetConfig+0x8a>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	4a1d      	ldr	r2, [pc, #116]	; (80065ec <TIM_Base_SetConfig+0xfc>)
 8006576:	4293      	cmp	r3, r2
 8006578:	d108      	bne.n	800658c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800657a:	68fb      	ldr	r3, [r7, #12]
 800657c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006580:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006582:	683b      	ldr	r3, [r7, #0]
 8006584:	68db      	ldr	r3, [r3, #12]
 8006586:	68fa      	ldr	r2, [r7, #12]
 8006588:	4313      	orrs	r3, r2
 800658a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006592:	683b      	ldr	r3, [r7, #0]
 8006594:	695b      	ldr	r3, [r3, #20]
 8006596:	4313      	orrs	r3, r2
 8006598:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	68fa      	ldr	r2, [r7, #12]
 800659e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80065a0:	683b      	ldr	r3, [r7, #0]
 80065a2:	689a      	ldr	r2, [r3, #8]
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	681a      	ldr	r2, [r3, #0]
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	4a08      	ldr	r2, [pc, #32]	; (80065d4 <TIM_Base_SetConfig+0xe4>)
 80065b4:	4293      	cmp	r3, r2
 80065b6:	d103      	bne.n	80065c0 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80065b8:	683b      	ldr	r3, [r7, #0]
 80065ba:	691a      	ldr	r2, [r3, #16]
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	2201      	movs	r2, #1
 80065c4:	615a      	str	r2, [r3, #20]
}
 80065c6:	bf00      	nop
 80065c8:	3714      	adds	r7, #20
 80065ca:	46bd      	mov	sp, r7
 80065cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d0:	4770      	bx	lr
 80065d2:	bf00      	nop
 80065d4:	40010000 	.word	0x40010000
 80065d8:	40000400 	.word	0x40000400
 80065dc:	40000800 	.word	0x40000800
 80065e0:	40000c00 	.word	0x40000c00
 80065e4:	40014000 	.word	0x40014000
 80065e8:	40014400 	.word	0x40014400
 80065ec:	40014800 	.word	0x40014800

080065f0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80065f0:	b480      	push	{r7}
 80065f2:	b087      	sub	sp, #28
 80065f4:	af00      	add	r7, sp, #0
 80065f6:	60f8      	str	r0, [r7, #12]
 80065f8:	60b9      	str	r1, [r7, #8]
 80065fa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	6a1b      	ldr	r3, [r3, #32]
 8006600:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	6a1b      	ldr	r3, [r3, #32]
 8006606:	f023 0201 	bic.w	r2, r3, #1
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	699b      	ldr	r3, [r3, #24]
 8006612:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006614:	693b      	ldr	r3, [r7, #16]
 8006616:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800661a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	011b      	lsls	r3, r3, #4
 8006620:	693a      	ldr	r2, [r7, #16]
 8006622:	4313      	orrs	r3, r2
 8006624:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006626:	697b      	ldr	r3, [r7, #20]
 8006628:	f023 030a 	bic.w	r3, r3, #10
 800662c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800662e:	697a      	ldr	r2, [r7, #20]
 8006630:	68bb      	ldr	r3, [r7, #8]
 8006632:	4313      	orrs	r3, r2
 8006634:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	693a      	ldr	r2, [r7, #16]
 800663a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800663c:	68fb      	ldr	r3, [r7, #12]
 800663e:	697a      	ldr	r2, [r7, #20]
 8006640:	621a      	str	r2, [r3, #32]
}
 8006642:	bf00      	nop
 8006644:	371c      	adds	r7, #28
 8006646:	46bd      	mov	sp, r7
 8006648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664c:	4770      	bx	lr

0800664e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800664e:	b480      	push	{r7}
 8006650:	b087      	sub	sp, #28
 8006652:	af00      	add	r7, sp, #0
 8006654:	60f8      	str	r0, [r7, #12]
 8006656:	60b9      	str	r1, [r7, #8]
 8006658:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	6a1b      	ldr	r3, [r3, #32]
 800665e:	f023 0210 	bic.w	r2, r3, #16
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	699b      	ldr	r3, [r3, #24]
 800666a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800666c:	68fb      	ldr	r3, [r7, #12]
 800666e:	6a1b      	ldr	r3, [r3, #32]
 8006670:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006672:	697b      	ldr	r3, [r7, #20]
 8006674:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006678:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	031b      	lsls	r3, r3, #12
 800667e:	697a      	ldr	r2, [r7, #20]
 8006680:	4313      	orrs	r3, r2
 8006682:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006684:	693b      	ldr	r3, [r7, #16]
 8006686:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800668a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800668c:	68bb      	ldr	r3, [r7, #8]
 800668e:	011b      	lsls	r3, r3, #4
 8006690:	693a      	ldr	r2, [r7, #16]
 8006692:	4313      	orrs	r3, r2
 8006694:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	697a      	ldr	r2, [r7, #20]
 800669a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	693a      	ldr	r2, [r7, #16]
 80066a0:	621a      	str	r2, [r3, #32]
}
 80066a2:	bf00      	nop
 80066a4:	371c      	adds	r7, #28
 80066a6:	46bd      	mov	sp, r7
 80066a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066ac:	4770      	bx	lr

080066ae <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80066ae:	b480      	push	{r7}
 80066b0:	b085      	sub	sp, #20
 80066b2:	af00      	add	r7, sp, #0
 80066b4:	6078      	str	r0, [r7, #4]
 80066b6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	689b      	ldr	r3, [r3, #8]
 80066bc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066c4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80066c6:	683a      	ldr	r2, [r7, #0]
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	4313      	orrs	r3, r2
 80066cc:	f043 0307 	orr.w	r3, r3, #7
 80066d0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	68fa      	ldr	r2, [r7, #12]
 80066d6:	609a      	str	r2, [r3, #8]
}
 80066d8:	bf00      	nop
 80066da:	3714      	adds	r7, #20
 80066dc:	46bd      	mov	sp, r7
 80066de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066e2:	4770      	bx	lr

080066e4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80066e4:	b480      	push	{r7}
 80066e6:	b087      	sub	sp, #28
 80066e8:	af00      	add	r7, sp, #0
 80066ea:	60f8      	str	r0, [r7, #12]
 80066ec:	60b9      	str	r1, [r7, #8]
 80066ee:	607a      	str	r2, [r7, #4]
 80066f0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	689b      	ldr	r3, [r3, #8]
 80066f6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066f8:	697b      	ldr	r3, [r7, #20]
 80066fa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80066fe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006700:	683b      	ldr	r3, [r7, #0]
 8006702:	021a      	lsls	r2, r3, #8
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	431a      	orrs	r2, r3
 8006708:	68bb      	ldr	r3, [r7, #8]
 800670a:	4313      	orrs	r3, r2
 800670c:	697a      	ldr	r2, [r7, #20]
 800670e:	4313      	orrs	r3, r2
 8006710:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	697a      	ldr	r2, [r7, #20]
 8006716:	609a      	str	r2, [r3, #8]
}
 8006718:	bf00      	nop
 800671a:	371c      	adds	r7, #28
 800671c:	46bd      	mov	sp, r7
 800671e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006722:	4770      	bx	lr

08006724 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006724:	b480      	push	{r7}
 8006726:	b085      	sub	sp, #20
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
 800672c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006734:	2b01      	cmp	r3, #1
 8006736:	d101      	bne.n	800673c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006738:	2302      	movs	r3, #2
 800673a:	e050      	b.n	80067de <HAL_TIMEx_MasterConfigSynchronization+0xba>
 800673c:	687b      	ldr	r3, [r7, #4]
 800673e:	2201      	movs	r2, #1
 8006740:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	2202      	movs	r2, #2
 8006748:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	685b      	ldr	r3, [r3, #4]
 8006752:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	689b      	ldr	r3, [r3, #8]
 800675a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006762:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006764:	683b      	ldr	r3, [r7, #0]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	68fa      	ldr	r2, [r7, #12]
 800676a:	4313      	orrs	r3, r2
 800676c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800676e:	687b      	ldr	r3, [r7, #4]
 8006770:	681b      	ldr	r3, [r3, #0]
 8006772:	68fa      	ldr	r2, [r7, #12]
 8006774:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	4a1c      	ldr	r2, [pc, #112]	; (80067ec <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d018      	beq.n	80067b2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006788:	d013      	beq.n	80067b2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	4a18      	ldr	r2, [pc, #96]	; (80067f0 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8006790:	4293      	cmp	r3, r2
 8006792:	d00e      	beq.n	80067b2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	4a16      	ldr	r2, [pc, #88]	; (80067f4 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800679a:	4293      	cmp	r3, r2
 800679c:	d009      	beq.n	80067b2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	4a15      	ldr	r2, [pc, #84]	; (80067f8 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80067a4:	4293      	cmp	r3, r2
 80067a6:	d004      	beq.n	80067b2 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	4a13      	ldr	r2, [pc, #76]	; (80067fc <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d10c      	bne.n	80067cc <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80067b2:	68bb      	ldr	r3, [r7, #8]
 80067b4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80067b8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80067ba:	683b      	ldr	r3, [r7, #0]
 80067bc:	685b      	ldr	r3, [r3, #4]
 80067be:	68ba      	ldr	r2, [r7, #8]
 80067c0:	4313      	orrs	r3, r2
 80067c2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	681b      	ldr	r3, [r3, #0]
 80067c8:	68ba      	ldr	r2, [r7, #8]
 80067ca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	2201      	movs	r2, #1
 80067d0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2200      	movs	r2, #0
 80067d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80067dc:	2300      	movs	r3, #0
}
 80067de:	4618      	mov	r0, r3
 80067e0:	3714      	adds	r7, #20
 80067e2:	46bd      	mov	sp, r7
 80067e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e8:	4770      	bx	lr
 80067ea:	bf00      	nop
 80067ec:	40010000 	.word	0x40010000
 80067f0:	40000400 	.word	0x40000400
 80067f4:	40000800 	.word	0x40000800
 80067f8:	40000c00 	.word	0x40000c00
 80067fc:	40014000 	.word	0x40014000

08006800 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006800:	b480      	push	{r7}
 8006802:	b083      	sub	sp, #12
 8006804:	af00      	add	r7, sp, #0
 8006806:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006808:	bf00      	nop
 800680a:	370c      	adds	r7, #12
 800680c:	46bd      	mov	sp, r7
 800680e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006812:	4770      	bx	lr

08006814 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006814:	b480      	push	{r7}
 8006816:	b083      	sub	sp, #12
 8006818:	af00      	add	r7, sp, #0
 800681a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800681c:	bf00      	nop
 800681e:	370c      	adds	r7, #12
 8006820:	46bd      	mov	sp, r7
 8006822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006826:	4770      	bx	lr

08006828 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b082      	sub	sp, #8
 800682c:	af00      	add	r7, sp, #0
 800682e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d101      	bne.n	800683a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006836:	2301      	movs	r3, #1
 8006838:	e03f      	b.n	80068ba <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006840:	b2db      	uxtb	r3, r3
 8006842:	2b00      	cmp	r3, #0
 8006844:	d106      	bne.n	8006854 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2200      	movs	r2, #0
 800684a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800684e:	6878      	ldr	r0, [r7, #4]
 8006850:	f7fb ff90 	bl	8002774 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2224      	movs	r2, #36	; 0x24
 8006858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	68da      	ldr	r2, [r3, #12]
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800686a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800686c:	6878      	ldr	r0, [r7, #4]
 800686e:	f000 ff9b 	bl	80077a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	691a      	ldr	r2, [r3, #16]
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006880:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	695a      	ldr	r2, [r3, #20]
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006890:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	68da      	ldr	r2, [r3, #12]
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80068a0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2200      	movs	r2, #0
 80068a6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2220      	movs	r2, #32
 80068ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	2220      	movs	r2, #32
 80068b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80068b8:	2300      	movs	r3, #0
}
 80068ba:	4618      	mov	r0, r3
 80068bc:	3708      	adds	r7, #8
 80068be:	46bd      	mov	sp, r7
 80068c0:	bd80      	pop	{r7, pc}

080068c2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80068c2:	b580      	push	{r7, lr}
 80068c4:	b08a      	sub	sp, #40	; 0x28
 80068c6:	af02      	add	r7, sp, #8
 80068c8:	60f8      	str	r0, [r7, #12]
 80068ca:	60b9      	str	r1, [r7, #8]
 80068cc:	603b      	str	r3, [r7, #0]
 80068ce:	4613      	mov	r3, r2
 80068d0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80068d2:	2300      	movs	r3, #0
 80068d4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80068dc:	b2db      	uxtb	r3, r3
 80068de:	2b20      	cmp	r3, #32
 80068e0:	d17c      	bne.n	80069dc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80068e2:	68bb      	ldr	r3, [r7, #8]
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d002      	beq.n	80068ee <HAL_UART_Transmit+0x2c>
 80068e8:	88fb      	ldrh	r3, [r7, #6]
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d101      	bne.n	80068f2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80068ee:	2301      	movs	r3, #1
 80068f0:	e075      	b.n	80069de <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80068f8:	2b01      	cmp	r3, #1
 80068fa:	d101      	bne.n	8006900 <HAL_UART_Transmit+0x3e>
 80068fc:	2302      	movs	r3, #2
 80068fe:	e06e      	b.n	80069de <HAL_UART_Transmit+0x11c>
 8006900:	68fb      	ldr	r3, [r7, #12]
 8006902:	2201      	movs	r2, #1
 8006904:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	2200      	movs	r2, #0
 800690c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	2221      	movs	r2, #33	; 0x21
 8006912:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006916:	f7fc f969 	bl	8002bec <HAL_GetTick>
 800691a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800691c:	68fb      	ldr	r3, [r7, #12]
 800691e:	88fa      	ldrh	r2, [r7, #6]
 8006920:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	88fa      	ldrh	r2, [r7, #6]
 8006926:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006928:	68fb      	ldr	r3, [r7, #12]
 800692a:	689b      	ldr	r3, [r3, #8]
 800692c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006930:	d108      	bne.n	8006944 <HAL_UART_Transmit+0x82>
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	691b      	ldr	r3, [r3, #16]
 8006936:	2b00      	cmp	r3, #0
 8006938:	d104      	bne.n	8006944 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800693a:	2300      	movs	r3, #0
 800693c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800693e:	68bb      	ldr	r3, [r7, #8]
 8006940:	61bb      	str	r3, [r7, #24]
 8006942:	e003      	b.n	800694c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006948:	2300      	movs	r3, #0
 800694a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	2200      	movs	r2, #0
 8006950:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006954:	e02a      	b.n	80069ac <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006956:	683b      	ldr	r3, [r7, #0]
 8006958:	9300      	str	r3, [sp, #0]
 800695a:	697b      	ldr	r3, [r7, #20]
 800695c:	2200      	movs	r2, #0
 800695e:	2180      	movs	r1, #128	; 0x80
 8006960:	68f8      	ldr	r0, [r7, #12]
 8006962:	f000 fc53 	bl	800720c <UART_WaitOnFlagUntilTimeout>
 8006966:	4603      	mov	r3, r0
 8006968:	2b00      	cmp	r3, #0
 800696a:	d001      	beq.n	8006970 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800696c:	2303      	movs	r3, #3
 800696e:	e036      	b.n	80069de <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006970:	69fb      	ldr	r3, [r7, #28]
 8006972:	2b00      	cmp	r3, #0
 8006974:	d10b      	bne.n	800698e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006976:	69bb      	ldr	r3, [r7, #24]
 8006978:	881b      	ldrh	r3, [r3, #0]
 800697a:	461a      	mov	r2, r3
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006984:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006986:	69bb      	ldr	r3, [r7, #24]
 8006988:	3302      	adds	r3, #2
 800698a:	61bb      	str	r3, [r7, #24]
 800698c:	e007      	b.n	800699e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800698e:	69fb      	ldr	r3, [r7, #28]
 8006990:	781a      	ldrb	r2, [r3, #0]
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006998:	69fb      	ldr	r3, [r7, #28]
 800699a:	3301      	adds	r3, #1
 800699c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80069a2:	b29b      	uxth	r3, r3
 80069a4:	3b01      	subs	r3, #1
 80069a6:	b29a      	uxth	r2, r3
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80069b0:	b29b      	uxth	r3, r3
 80069b2:	2b00      	cmp	r3, #0
 80069b4:	d1cf      	bne.n	8006956 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	9300      	str	r3, [sp, #0]
 80069ba:	697b      	ldr	r3, [r7, #20]
 80069bc:	2200      	movs	r2, #0
 80069be:	2140      	movs	r1, #64	; 0x40
 80069c0:	68f8      	ldr	r0, [r7, #12]
 80069c2:	f000 fc23 	bl	800720c <UART_WaitOnFlagUntilTimeout>
 80069c6:	4603      	mov	r3, r0
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d001      	beq.n	80069d0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80069cc:	2303      	movs	r3, #3
 80069ce:	e006      	b.n	80069de <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80069d0:	68fb      	ldr	r3, [r7, #12]
 80069d2:	2220      	movs	r2, #32
 80069d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80069d8:	2300      	movs	r3, #0
 80069da:	e000      	b.n	80069de <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80069dc:	2302      	movs	r3, #2
  }
}
 80069de:	4618      	mov	r0, r3
 80069e0:	3720      	adds	r7, #32
 80069e2:	46bd      	mov	sp, r7
 80069e4:	bd80      	pop	{r7, pc}

080069e6 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80069e6:	b580      	push	{r7, lr}
 80069e8:	b08c      	sub	sp, #48	; 0x30
 80069ea:	af00      	add	r7, sp, #0
 80069ec:	60f8      	str	r0, [r7, #12]
 80069ee:	60b9      	str	r1, [r7, #8]
 80069f0:	4613      	mov	r3, r2
 80069f2:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80069f4:	68fb      	ldr	r3, [r7, #12]
 80069f6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80069fa:	b2db      	uxtb	r3, r3
 80069fc:	2b20      	cmp	r3, #32
 80069fe:	d152      	bne.n	8006aa6 <HAL_UARTEx_ReceiveToIdle_DMA+0xc0>
  {
    if ((pData == NULL) || (Size == 0U))
 8006a00:	68bb      	ldr	r3, [r7, #8]
 8006a02:	2b00      	cmp	r3, #0
 8006a04:	d002      	beq.n	8006a0c <HAL_UARTEx_ReceiveToIdle_DMA+0x26>
 8006a06:	88fb      	ldrh	r3, [r7, #6]
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d101      	bne.n	8006a10 <HAL_UARTEx_ReceiveToIdle_DMA+0x2a>
    {
      return HAL_ERROR;
 8006a0c:	2301      	movs	r3, #1
 8006a0e:	e04b      	b.n	8006aa8 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
    }

    __HAL_LOCK(huart);
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a16:	2b01      	cmp	r3, #1
 8006a18:	d101      	bne.n	8006a1e <HAL_UARTEx_ReceiveToIdle_DMA+0x38>
 8006a1a:	2302      	movs	r3, #2
 8006a1c:	e044      	b.n	8006aa8 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
 8006a1e:	68fb      	ldr	r3, [r7, #12]
 8006a20:	2201      	movs	r2, #1
 8006a22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	2201      	movs	r2, #1
 8006a2a:	631a      	str	r2, [r3, #48]	; 0x30

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8006a2c:	88fb      	ldrh	r3, [r7, #6]
 8006a2e:	461a      	mov	r2, r3
 8006a30:	68b9      	ldr	r1, [r7, #8]
 8006a32:	68f8      	ldr	r0, [r7, #12]
 8006a34:	f000 fc58 	bl	80072e8 <UART_Start_Receive_DMA>
 8006a38:	4603      	mov	r3, r0
 8006a3a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8006a3e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d12c      	bne.n	8006aa0 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a4a:	2b01      	cmp	r3, #1
 8006a4c:	d125      	bne.n	8006a9a <HAL_UARTEx_ReceiveToIdle_DMA+0xb4>
      {
        __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006a4e:	2300      	movs	r3, #0
 8006a50:	613b      	str	r3, [r7, #16]
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	613b      	str	r3, [r7, #16]
 8006a5a:	68fb      	ldr	r3, [r7, #12]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	685b      	ldr	r3, [r3, #4]
 8006a60:	613b      	str	r3, [r7, #16]
 8006a62:	693b      	ldr	r3, [r7, #16]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	330c      	adds	r3, #12
 8006a6a:	61bb      	str	r3, [r7, #24]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a6c:	69bb      	ldr	r3, [r7, #24]
 8006a6e:	e853 3f00 	ldrex	r3, [r3]
 8006a72:	617b      	str	r3, [r7, #20]
   return(result);
 8006a74:	697b      	ldr	r3, [r7, #20]
 8006a76:	f043 0310 	orr.w	r3, r3, #16
 8006a7a:	62bb      	str	r3, [r7, #40]	; 0x28
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	330c      	adds	r3, #12
 8006a82:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006a84:	627a      	str	r2, [r7, #36]	; 0x24
 8006a86:	623b      	str	r3, [r7, #32]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a88:	6a39      	ldr	r1, [r7, #32]
 8006a8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006a8c:	e841 2300 	strex	r3, r2, [r1]
 8006a90:	61fb      	str	r3, [r7, #28]
   return(result);
 8006a92:	69fb      	ldr	r3, [r7, #28]
 8006a94:	2b00      	cmp	r3, #0
 8006a96:	d1e5      	bne.n	8006a64 <HAL_UARTEx_ReceiveToIdle_DMA+0x7e>
 8006a98:	e002      	b.n	8006aa0 <HAL_UARTEx_ReceiveToIdle_DMA+0xba>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8006a9a:	2301      	movs	r3, #1
 8006a9c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }

    return status;
 8006aa0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8006aa4:	e000      	b.n	8006aa8 <HAL_UARTEx_ReceiveToIdle_DMA+0xc2>
  }
  else
  {
    return HAL_BUSY;
 8006aa6:	2302      	movs	r3, #2
  }
}
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	3730      	adds	r7, #48	; 0x30
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bd80      	pop	{r7, pc}

08006ab0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b0ba      	sub	sp, #232	; 0xe8
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	681b      	ldr	r3, [r3, #0]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	68db      	ldr	r3, [r3, #12]
 8006ac8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	695b      	ldr	r3, [r3, #20]
 8006ad2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8006ad6:	2300      	movs	r3, #0
 8006ad8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006adc:	2300      	movs	r3, #0
 8006ade:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8006ae2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006ae6:	f003 030f 	and.w	r3, r3, #15
 8006aea:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006aee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d10f      	bne.n	8006b16 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006af6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006afa:	f003 0320 	and.w	r3, r3, #32
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d009      	beq.n	8006b16 <HAL_UART_IRQHandler+0x66>
 8006b02:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b06:	f003 0320 	and.w	r3, r3, #32
 8006b0a:	2b00      	cmp	r3, #0
 8006b0c:	d003      	beq.n	8006b16 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006b0e:	6878      	ldr	r0, [r7, #4]
 8006b10:	f000 fd8f 	bl	8007632 <UART_Receive_IT>
      return;
 8006b14:	e256      	b.n	8006fc4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8006b16:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	f000 80de 	beq.w	8006cdc <HAL_UART_IRQHandler+0x22c>
 8006b20:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006b24:	f003 0301 	and.w	r3, r3, #1
 8006b28:	2b00      	cmp	r3, #0
 8006b2a:	d106      	bne.n	8006b3a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006b2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b30:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	f000 80d1 	beq.w	8006cdc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006b3a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b3e:	f003 0301 	and.w	r3, r3, #1
 8006b42:	2b00      	cmp	r3, #0
 8006b44:	d00b      	beq.n	8006b5e <HAL_UART_IRQHandler+0xae>
 8006b46:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d005      	beq.n	8006b5e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b56:	f043 0201 	orr.w	r2, r3, #1
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006b5e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b62:	f003 0304 	and.w	r3, r3, #4
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d00b      	beq.n	8006b82 <HAL_UART_IRQHandler+0xd2>
 8006b6a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006b6e:	f003 0301 	and.w	r3, r3, #1
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d005      	beq.n	8006b82 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b7a:	f043 0202 	orr.w	r2, r3, #2
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006b82:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006b86:	f003 0302 	and.w	r3, r3, #2
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d00b      	beq.n	8006ba6 <HAL_UART_IRQHandler+0xf6>
 8006b8e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006b92:	f003 0301 	and.w	r3, r3, #1
 8006b96:	2b00      	cmp	r3, #0
 8006b98:	d005      	beq.n	8006ba6 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006b9e:	f043 0204 	orr.w	r2, r3, #4
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8006ba6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006baa:	f003 0308 	and.w	r3, r3, #8
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d011      	beq.n	8006bd6 <HAL_UART_IRQHandler+0x126>
 8006bb2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006bb6:	f003 0320 	and.w	r3, r3, #32
 8006bba:	2b00      	cmp	r3, #0
 8006bbc:	d105      	bne.n	8006bca <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006bbe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006bc2:	f003 0301 	and.w	r3, r3, #1
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d005      	beq.n	8006bd6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bce:	f043 0208 	orr.w	r2, r3, #8
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	f000 81ed 	beq.w	8006fba <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006be0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006be4:	f003 0320 	and.w	r3, r3, #32
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d008      	beq.n	8006bfe <HAL_UART_IRQHandler+0x14e>
 8006bec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006bf0:	f003 0320 	and.w	r3, r3, #32
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d002      	beq.n	8006bfe <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006bf8:	6878      	ldr	r0, [r7, #4]
 8006bfa:	f000 fd1a 	bl	8007632 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	681b      	ldr	r3, [r3, #0]
 8006c02:	695b      	ldr	r3, [r3, #20]
 8006c04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c08:	2b40      	cmp	r3, #64	; 0x40
 8006c0a:	bf0c      	ite	eq
 8006c0c:	2301      	moveq	r3, #1
 8006c0e:	2300      	movne	r3, #0
 8006c10:	b2db      	uxtb	r3, r3
 8006c12:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006c1a:	f003 0308 	and.w	r3, r3, #8
 8006c1e:	2b00      	cmp	r3, #0
 8006c20:	d103      	bne.n	8006c2a <HAL_UART_IRQHandler+0x17a>
 8006c22:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d04f      	beq.n	8006cca <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006c2a:	6878      	ldr	r0, [r7, #4]
 8006c2c:	f000 fc22 	bl	8007474 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	695b      	ldr	r3, [r3, #20]
 8006c36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006c3a:	2b40      	cmp	r3, #64	; 0x40
 8006c3c:	d141      	bne.n	8006cc2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	681b      	ldr	r3, [r3, #0]
 8006c42:	3314      	adds	r3, #20
 8006c44:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c48:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006c4c:	e853 3f00 	ldrex	r3, [r3]
 8006c50:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006c54:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006c58:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006c5c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	3314      	adds	r3, #20
 8006c66:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006c6a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006c6e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c72:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006c76:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006c7a:	e841 2300 	strex	r3, r2, [r1]
 8006c7e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006c82:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006c86:	2b00      	cmp	r3, #0
 8006c88:	d1d9      	bne.n	8006c3e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d013      	beq.n	8006cba <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c96:	4a7d      	ldr	r2, [pc, #500]	; (8006e8c <HAL_UART_IRQHandler+0x3dc>)
 8006c98:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	f7fc fe54 	bl	800394c <HAL_DMA_Abort_IT>
 8006ca4:	4603      	mov	r3, r0
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d016      	beq.n	8006cd8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006cae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006cb0:	687a      	ldr	r2, [r7, #4]
 8006cb2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006cb4:	4610      	mov	r0, r2
 8006cb6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006cb8:	e00e      	b.n	8006cd8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006cba:	6878      	ldr	r0, [r7, #4]
 8006cbc:	f000 f9a4 	bl	8007008 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006cc0:	e00a      	b.n	8006cd8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006cc2:	6878      	ldr	r0, [r7, #4]
 8006cc4:	f000 f9a0 	bl	8007008 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006cc8:	e006      	b.n	8006cd8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006cca:	6878      	ldr	r0, [r7, #4]
 8006ccc:	f000 f99c 	bl	8007008 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	2200      	movs	r2, #0
 8006cd4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8006cd6:	e170      	b.n	8006fba <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006cd8:	bf00      	nop
    return;
 8006cda:	e16e      	b.n	8006fba <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ce0:	2b01      	cmp	r3, #1
 8006ce2:	f040 814a 	bne.w	8006f7a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006ce6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006cea:	f003 0310 	and.w	r3, r3, #16
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	f000 8143 	beq.w	8006f7a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006cf4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006cf8:	f003 0310 	and.w	r3, r3, #16
 8006cfc:	2b00      	cmp	r3, #0
 8006cfe:	f000 813c 	beq.w	8006f7a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006d02:	2300      	movs	r3, #0
 8006d04:	60bb      	str	r3, [r7, #8]
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	60bb      	str	r3, [r7, #8]
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	685b      	ldr	r3, [r3, #4]
 8006d14:	60bb      	str	r3, [r7, #8]
 8006d16:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	695b      	ldr	r3, [r3, #20]
 8006d1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d22:	2b40      	cmp	r3, #64	; 0x40
 8006d24:	f040 80b4 	bne.w	8006e90 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	685b      	ldr	r3, [r3, #4]
 8006d30:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006d34:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	f000 8140 	beq.w	8006fbe <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006d42:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006d46:	429a      	cmp	r2, r3
 8006d48:	f080 8139 	bcs.w	8006fbe <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006d4c:	687b      	ldr	r3, [r7, #4]
 8006d4e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006d52:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d58:	69db      	ldr	r3, [r3, #28]
 8006d5a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006d5e:	f000 8088 	beq.w	8006e72 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	681b      	ldr	r3, [r3, #0]
 8006d66:	330c      	adds	r3, #12
 8006d68:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d6c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006d70:	e853 3f00 	ldrex	r3, [r3]
 8006d74:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006d78:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006d7c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006d80:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	681b      	ldr	r3, [r3, #0]
 8006d88:	330c      	adds	r3, #12
 8006d8a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006d8e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006d92:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d96:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006d9a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006d9e:	e841 2300 	strex	r3, r2, [r1]
 8006da2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006da6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d1d9      	bne.n	8006d62 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	3314      	adds	r3, #20
 8006db4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006db6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006db8:	e853 3f00 	ldrex	r3, [r3]
 8006dbc:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006dbe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006dc0:	f023 0301 	bic.w	r3, r3, #1
 8006dc4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	3314      	adds	r3, #20
 8006dce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006dd2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006dd6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dd8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006dda:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006dde:	e841 2300 	strex	r3, r2, [r1]
 8006de2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006de4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d1e1      	bne.n	8006dae <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	3314      	adds	r3, #20
 8006df0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006df2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006df4:	e853 3f00 	ldrex	r3, [r3]
 8006df8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006dfa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006dfc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e00:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	681b      	ldr	r3, [r3, #0]
 8006e08:	3314      	adds	r3, #20
 8006e0a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006e0e:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006e10:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e12:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006e14:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006e16:	e841 2300 	strex	r3, r2, [r1]
 8006e1a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006e1c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	d1e3      	bne.n	8006dea <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	2220      	movs	r2, #32
 8006e26:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	330c      	adds	r3, #12
 8006e36:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e38:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006e3a:	e853 3f00 	ldrex	r3, [r3]
 8006e3e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006e40:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006e42:	f023 0310 	bic.w	r3, r3, #16
 8006e46:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	330c      	adds	r3, #12
 8006e50:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006e54:	65ba      	str	r2, [r7, #88]	; 0x58
 8006e56:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e58:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006e5a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006e5c:	e841 2300 	strex	r3, r2, [r1]
 8006e60:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006e62:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d1e3      	bne.n	8006e30 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e6c:	4618      	mov	r0, r3
 8006e6e:	f7fc fcfd 	bl	800386c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006e7a:	b29b      	uxth	r3, r3
 8006e7c:	1ad3      	subs	r3, r2, r3
 8006e7e:	b29b      	uxth	r3, r3
 8006e80:	4619      	mov	r1, r3
 8006e82:	6878      	ldr	r0, [r7, #4]
 8006e84:	f7fa fea8 	bl	8001bd8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006e88:	e099      	b.n	8006fbe <HAL_UART_IRQHandler+0x50e>
 8006e8a:	bf00      	nop
 8006e8c:	0800753b 	.word	0x0800753b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006e98:	b29b      	uxth	r3, r3
 8006e9a:	1ad3      	subs	r3, r2, r3
 8006e9c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006ea4:	b29b      	uxth	r3, r3
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	f000 808b 	beq.w	8006fc2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006eac:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006eb0:	2b00      	cmp	r3, #0
 8006eb2:	f000 8086 	beq.w	8006fc2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	330c      	adds	r3, #12
 8006ebc:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ebe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ec0:	e853 3f00 	ldrex	r3, [r3]
 8006ec4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006ec6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ec8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006ecc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	330c      	adds	r3, #12
 8006ed6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006eda:	647a      	str	r2, [r7, #68]	; 0x44
 8006edc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ede:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006ee0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006ee2:	e841 2300 	strex	r3, r2, [r1]
 8006ee6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006ee8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d1e3      	bne.n	8006eb6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	3314      	adds	r3, #20
 8006ef4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ef6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ef8:	e853 3f00 	ldrex	r3, [r3]
 8006efc:	623b      	str	r3, [r7, #32]
   return(result);
 8006efe:	6a3b      	ldr	r3, [r7, #32]
 8006f00:	f023 0301 	bic.w	r3, r3, #1
 8006f04:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	3314      	adds	r3, #20
 8006f0e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006f12:	633a      	str	r2, [r7, #48]	; 0x30
 8006f14:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f16:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006f18:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006f1a:	e841 2300 	strex	r3, r2, [r1]
 8006f1e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006f20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d1e3      	bne.n	8006eee <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006f26:	687b      	ldr	r3, [r7, #4]
 8006f28:	2220      	movs	r2, #32
 8006f2a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	2200      	movs	r2, #0
 8006f32:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	330c      	adds	r3, #12
 8006f3a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f3c:	693b      	ldr	r3, [r7, #16]
 8006f3e:	e853 3f00 	ldrex	r3, [r3]
 8006f42:	60fb      	str	r3, [r7, #12]
   return(result);
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	f023 0310 	bic.w	r3, r3, #16
 8006f4a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	681b      	ldr	r3, [r3, #0]
 8006f52:	330c      	adds	r3, #12
 8006f54:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006f58:	61fa      	str	r2, [r7, #28]
 8006f5a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f5c:	69b9      	ldr	r1, [r7, #24]
 8006f5e:	69fa      	ldr	r2, [r7, #28]
 8006f60:	e841 2300 	strex	r3, r2, [r1]
 8006f64:	617b      	str	r3, [r7, #20]
   return(result);
 8006f66:	697b      	ldr	r3, [r7, #20]
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d1e3      	bne.n	8006f34 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006f6c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006f70:	4619      	mov	r1, r3
 8006f72:	6878      	ldr	r0, [r7, #4]
 8006f74:	f7fa fe30 	bl	8001bd8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006f78:	e023      	b.n	8006fc2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006f7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f7e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d009      	beq.n	8006f9a <HAL_UART_IRQHandler+0x4ea>
 8006f86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f8a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d003      	beq.n	8006f9a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	f000 fae5 	bl	8007562 <UART_Transmit_IT>
    return;
 8006f98:	e014      	b.n	8006fc4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006f9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d00e      	beq.n	8006fc4 <HAL_UART_IRQHandler+0x514>
 8006fa6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006faa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d008      	beq.n	8006fc4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8006fb2:	6878      	ldr	r0, [r7, #4]
 8006fb4:	f000 fb25 	bl	8007602 <UART_EndTransmit_IT>
    return;
 8006fb8:	e004      	b.n	8006fc4 <HAL_UART_IRQHandler+0x514>
    return;
 8006fba:	bf00      	nop
 8006fbc:	e002      	b.n	8006fc4 <HAL_UART_IRQHandler+0x514>
      return;
 8006fbe:	bf00      	nop
 8006fc0:	e000      	b.n	8006fc4 <HAL_UART_IRQHandler+0x514>
      return;
 8006fc2:	bf00      	nop
  }
}
 8006fc4:	37e8      	adds	r7, #232	; 0xe8
 8006fc6:	46bd      	mov	sp, r7
 8006fc8:	bd80      	pop	{r7, pc}
 8006fca:	bf00      	nop

08006fcc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006fcc:	b480      	push	{r7}
 8006fce:	b083      	sub	sp, #12
 8006fd0:	af00      	add	r7, sp, #0
 8006fd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006fd4:	bf00      	nop
 8006fd6:	370c      	adds	r7, #12
 8006fd8:	46bd      	mov	sp, r7
 8006fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fde:	4770      	bx	lr

08006fe0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006fe0:	b480      	push	{r7}
 8006fe2:	b083      	sub	sp, #12
 8006fe4:	af00      	add	r7, sp, #0
 8006fe6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006fe8:	bf00      	nop
 8006fea:	370c      	adds	r7, #12
 8006fec:	46bd      	mov	sp, r7
 8006fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ff2:	4770      	bx	lr

08006ff4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006ff4:	b480      	push	{r7}
 8006ff6:	b083      	sub	sp, #12
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006ffc:	bf00      	nop
 8006ffe:	370c      	adds	r7, #12
 8007000:	46bd      	mov	sp, r7
 8007002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007006:	4770      	bx	lr

08007008 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007008:	b480      	push	{r7}
 800700a:	b083      	sub	sp, #12
 800700c:	af00      	add	r7, sp, #0
 800700e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007010:	bf00      	nop
 8007012:	370c      	adds	r7, #12
 8007014:	46bd      	mov	sp, r7
 8007016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800701a:	4770      	bx	lr

0800701c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800701c:	b580      	push	{r7, lr}
 800701e:	b09c      	sub	sp, #112	; 0x70
 8007020:	af00      	add	r7, sp, #0
 8007022:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007028:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	681b      	ldr	r3, [r3, #0]
 8007030:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007034:	2b00      	cmp	r3, #0
 8007036:	d172      	bne.n	800711e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8007038:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800703a:	2200      	movs	r2, #0
 800703c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800703e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	330c      	adds	r3, #12
 8007044:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007046:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007048:	e853 3f00 	ldrex	r3, [r3]
 800704c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800704e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007050:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007054:	66bb      	str	r3, [r7, #104]	; 0x68
 8007056:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	330c      	adds	r3, #12
 800705c:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800705e:	65ba      	str	r2, [r7, #88]	; 0x58
 8007060:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007062:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007064:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007066:	e841 2300 	strex	r3, r2, [r1]
 800706a:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800706c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800706e:	2b00      	cmp	r3, #0
 8007070:	d1e5      	bne.n	800703e <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007072:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	3314      	adds	r3, #20
 8007078:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800707a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800707c:	e853 3f00 	ldrex	r3, [r3]
 8007080:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8007082:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007084:	f023 0301 	bic.w	r3, r3, #1
 8007088:	667b      	str	r3, [r7, #100]	; 0x64
 800708a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	3314      	adds	r3, #20
 8007090:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8007092:	647a      	str	r2, [r7, #68]	; 0x44
 8007094:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007096:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8007098:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800709a:	e841 2300 	strex	r3, r2, [r1]
 800709e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80070a0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d1e5      	bne.n	8007072 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80070a6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	3314      	adds	r3, #20
 80070ac:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80070b0:	e853 3f00 	ldrex	r3, [r3]
 80070b4:	623b      	str	r3, [r7, #32]
   return(result);
 80070b6:	6a3b      	ldr	r3, [r7, #32]
 80070b8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80070bc:	663b      	str	r3, [r7, #96]	; 0x60
 80070be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	3314      	adds	r3, #20
 80070c4:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80070c6:	633a      	str	r2, [r7, #48]	; 0x30
 80070c8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070ca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80070cc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80070ce:	e841 2300 	strex	r3, r2, [r1]
 80070d2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80070d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80070d6:	2b00      	cmp	r3, #0
 80070d8:	d1e5      	bne.n	80070a6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80070da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80070dc:	2220      	movs	r2, #32
 80070de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80070e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80070e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070e6:	2b01      	cmp	r3, #1
 80070e8:	d119      	bne.n	800711e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80070ea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	330c      	adds	r3, #12
 80070f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80070f2:	693b      	ldr	r3, [r7, #16]
 80070f4:	e853 3f00 	ldrex	r3, [r3]
 80070f8:	60fb      	str	r3, [r7, #12]
   return(result);
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	f023 0310 	bic.w	r3, r3, #16
 8007100:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007102:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	330c      	adds	r3, #12
 8007108:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800710a:	61fa      	str	r2, [r7, #28]
 800710c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800710e:	69b9      	ldr	r1, [r7, #24]
 8007110:	69fa      	ldr	r2, [r7, #28]
 8007112:	e841 2300 	strex	r3, r2, [r1]
 8007116:	617b      	str	r3, [r7, #20]
   return(result);
 8007118:	697b      	ldr	r3, [r7, #20]
 800711a:	2b00      	cmp	r3, #0
 800711c:	d1e5      	bne.n	80070ea <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800711e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007120:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007122:	2b01      	cmp	r3, #1
 8007124:	d106      	bne.n	8007134 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007126:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007128:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800712a:	4619      	mov	r1, r3
 800712c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800712e:	f7fa fd53 	bl	8001bd8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007132:	e002      	b.n	800713a <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 8007134:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 8007136:	f7ff ff53 	bl	8006fe0 <HAL_UART_RxCpltCallback>
}
 800713a:	bf00      	nop
 800713c:	3770      	adds	r7, #112	; 0x70
 800713e:	46bd      	mov	sp, r7
 8007140:	bd80      	pop	{r7, pc}

08007142 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007142:	b580      	push	{r7, lr}
 8007144:	b084      	sub	sp, #16
 8007146:	af00      	add	r7, sp, #0
 8007148:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800714e:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007154:	2b01      	cmp	r3, #1
 8007156:	d108      	bne.n	800716a <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800715c:	085b      	lsrs	r3, r3, #1
 800715e:	b29b      	uxth	r3, r3
 8007160:	4619      	mov	r1, r3
 8007162:	68f8      	ldr	r0, [r7, #12]
 8007164:	f7fa fd38 	bl	8001bd8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007168:	e002      	b.n	8007170 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 800716a:	68f8      	ldr	r0, [r7, #12]
 800716c:	f7ff ff42 	bl	8006ff4 <HAL_UART_RxHalfCpltCallback>
}
 8007170:	bf00      	nop
 8007172:	3710      	adds	r7, #16
 8007174:	46bd      	mov	sp, r7
 8007176:	bd80      	pop	{r7, pc}

08007178 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b084      	sub	sp, #16
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8007180:	2300      	movs	r3, #0
 8007182:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007188:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800718a:	68bb      	ldr	r3, [r7, #8]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	695b      	ldr	r3, [r3, #20]
 8007190:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007194:	2b80      	cmp	r3, #128	; 0x80
 8007196:	bf0c      	ite	eq
 8007198:	2301      	moveq	r3, #1
 800719a:	2300      	movne	r3, #0
 800719c:	b2db      	uxtb	r3, r3
 800719e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80071a0:	68bb      	ldr	r3, [r7, #8]
 80071a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80071a6:	b2db      	uxtb	r3, r3
 80071a8:	2b21      	cmp	r3, #33	; 0x21
 80071aa:	d108      	bne.n	80071be <UART_DMAError+0x46>
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d005      	beq.n	80071be <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80071b2:	68bb      	ldr	r3, [r7, #8]
 80071b4:	2200      	movs	r2, #0
 80071b6:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80071b8:	68b8      	ldr	r0, [r7, #8]
 80071ba:	f000 f933 	bl	8007424 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80071be:	68bb      	ldr	r3, [r7, #8]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	695b      	ldr	r3, [r3, #20]
 80071c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80071c8:	2b40      	cmp	r3, #64	; 0x40
 80071ca:	bf0c      	ite	eq
 80071cc:	2301      	moveq	r3, #1
 80071ce:	2300      	movne	r3, #0
 80071d0:	b2db      	uxtb	r3, r3
 80071d2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80071d4:	68bb      	ldr	r3, [r7, #8]
 80071d6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80071da:	b2db      	uxtb	r3, r3
 80071dc:	2b22      	cmp	r3, #34	; 0x22
 80071de:	d108      	bne.n	80071f2 <UART_DMAError+0x7a>
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d005      	beq.n	80071f2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 80071e6:	68bb      	ldr	r3, [r7, #8]
 80071e8:	2200      	movs	r2, #0
 80071ea:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 80071ec:	68b8      	ldr	r0, [r7, #8]
 80071ee:	f000 f941 	bl	8007474 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 80071f2:	68bb      	ldr	r3, [r7, #8]
 80071f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071f6:	f043 0210 	orr.w	r2, r3, #16
 80071fa:	68bb      	ldr	r3, [r7, #8]
 80071fc:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80071fe:	68b8      	ldr	r0, [r7, #8]
 8007200:	f7ff ff02 	bl	8007008 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007204:	bf00      	nop
 8007206:	3710      	adds	r7, #16
 8007208:	46bd      	mov	sp, r7
 800720a:	bd80      	pop	{r7, pc}

0800720c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800720c:	b580      	push	{r7, lr}
 800720e:	b090      	sub	sp, #64	; 0x40
 8007210:	af00      	add	r7, sp, #0
 8007212:	60f8      	str	r0, [r7, #12]
 8007214:	60b9      	str	r1, [r7, #8]
 8007216:	603b      	str	r3, [r7, #0]
 8007218:	4613      	mov	r3, r2
 800721a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800721c:	e050      	b.n	80072c0 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800721e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007220:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007224:	d04c      	beq.n	80072c0 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8007226:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8007228:	2b00      	cmp	r3, #0
 800722a:	d007      	beq.n	800723c <UART_WaitOnFlagUntilTimeout+0x30>
 800722c:	f7fb fcde 	bl	8002bec <HAL_GetTick>
 8007230:	4602      	mov	r2, r0
 8007232:	683b      	ldr	r3, [r7, #0]
 8007234:	1ad3      	subs	r3, r2, r3
 8007236:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007238:	429a      	cmp	r2, r3
 800723a:	d241      	bcs.n	80072c0 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	330c      	adds	r3, #12
 8007242:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007244:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007246:	e853 3f00 	ldrex	r3, [r3]
 800724a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800724c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800724e:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8007252:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	330c      	adds	r3, #12
 800725a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800725c:	637a      	str	r2, [r7, #52]	; 0x34
 800725e:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007260:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007262:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8007264:	e841 2300 	strex	r3, r2, [r1]
 8007268:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800726a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800726c:	2b00      	cmp	r3, #0
 800726e:	d1e5      	bne.n	800723c <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	3314      	adds	r3, #20
 8007276:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007278:	697b      	ldr	r3, [r7, #20]
 800727a:	e853 3f00 	ldrex	r3, [r3]
 800727e:	613b      	str	r3, [r7, #16]
   return(result);
 8007280:	693b      	ldr	r3, [r7, #16]
 8007282:	f023 0301 	bic.w	r3, r3, #1
 8007286:	63bb      	str	r3, [r7, #56]	; 0x38
 8007288:	68fb      	ldr	r3, [r7, #12]
 800728a:	681b      	ldr	r3, [r3, #0]
 800728c:	3314      	adds	r3, #20
 800728e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8007290:	623a      	str	r2, [r7, #32]
 8007292:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007294:	69f9      	ldr	r1, [r7, #28]
 8007296:	6a3a      	ldr	r2, [r7, #32]
 8007298:	e841 2300 	strex	r3, r2, [r1]
 800729c:	61bb      	str	r3, [r7, #24]
   return(result);
 800729e:	69bb      	ldr	r3, [r7, #24]
 80072a0:	2b00      	cmp	r3, #0
 80072a2:	d1e5      	bne.n	8007270 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	2220      	movs	r2, #32
 80072a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	2220      	movs	r2, #32
 80072b0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 80072b4:	68fb      	ldr	r3, [r7, #12]
 80072b6:	2200      	movs	r2, #0
 80072b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 80072bc:	2303      	movs	r3, #3
 80072be:	e00f      	b.n	80072e0 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80072c0:	68fb      	ldr	r3, [r7, #12]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	681a      	ldr	r2, [r3, #0]
 80072c6:	68bb      	ldr	r3, [r7, #8]
 80072c8:	4013      	ands	r3, r2
 80072ca:	68ba      	ldr	r2, [r7, #8]
 80072cc:	429a      	cmp	r2, r3
 80072ce:	bf0c      	ite	eq
 80072d0:	2301      	moveq	r3, #1
 80072d2:	2300      	movne	r3, #0
 80072d4:	b2db      	uxtb	r3, r3
 80072d6:	461a      	mov	r2, r3
 80072d8:	79fb      	ldrb	r3, [r7, #7]
 80072da:	429a      	cmp	r2, r3
 80072dc:	d09f      	beq.n	800721e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80072de:	2300      	movs	r3, #0
}
 80072e0:	4618      	mov	r0, r3
 80072e2:	3740      	adds	r7, #64	; 0x40
 80072e4:	46bd      	mov	sp, r7
 80072e6:	bd80      	pop	{r7, pc}

080072e8 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80072e8:	b580      	push	{r7, lr}
 80072ea:	b098      	sub	sp, #96	; 0x60
 80072ec:	af00      	add	r7, sp, #0
 80072ee:	60f8      	str	r0, [r7, #12]
 80072f0:	60b9      	str	r1, [r7, #8]
 80072f2:	4613      	mov	r3, r2
 80072f4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 80072f6:	68ba      	ldr	r2, [r7, #8]
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	88fa      	ldrh	r2, [r7, #6]
 8007300:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	2200      	movs	r2, #0
 8007306:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	2222      	movs	r2, #34	; 0x22
 800730c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007314:	4a40      	ldr	r2, [pc, #256]	; (8007418 <UART_Start_Receive_DMA+0x130>)
 8007316:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800731c:	4a3f      	ldr	r2, [pc, #252]	; (800741c <UART_Start_Receive_DMA+0x134>)
 800731e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007324:	4a3e      	ldr	r2, [pc, #248]	; (8007420 <UART_Start_Receive_DMA+0x138>)
 8007326:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800732c:	2200      	movs	r2, #0
 800732e:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8007330:	f107 0308 	add.w	r3, r7, #8
 8007334:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	3304      	adds	r3, #4
 8007340:	4619      	mov	r1, r3
 8007342:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8007344:	681a      	ldr	r2, [r3, #0]
 8007346:	88fb      	ldrh	r3, [r7, #6]
 8007348:	f7fc fa38 	bl	80037bc <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800734c:	2300      	movs	r3, #0
 800734e:	613b      	str	r3, [r7, #16]
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	613b      	str	r3, [r7, #16]
 8007358:	68fb      	ldr	r3, [r7, #12]
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	685b      	ldr	r3, [r3, #4]
 800735e:	613b      	str	r3, [r7, #16]
 8007360:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	2200      	movs	r2, #0
 8007366:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	691b      	ldr	r3, [r3, #16]
 800736e:	2b00      	cmp	r3, #0
 8007370:	d019      	beq.n	80073a6 <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	330c      	adds	r3, #12
 8007378:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800737a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800737c:	e853 3f00 	ldrex	r3, [r3]
 8007380:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8007382:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8007384:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007388:	65bb      	str	r3, [r7, #88]	; 0x58
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	330c      	adds	r3, #12
 8007390:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007392:	64fa      	str	r2, [r7, #76]	; 0x4c
 8007394:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007396:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8007398:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800739a:	e841 2300 	strex	r3, r2, [r1]
 800739e:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 80073a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d1e5      	bne.n	8007372 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	3314      	adds	r3, #20
 80073ac:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80073b0:	e853 3f00 	ldrex	r3, [r3]
 80073b4:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80073b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073b8:	f043 0301 	orr.w	r3, r3, #1
 80073bc:	657b      	str	r3, [r7, #84]	; 0x54
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	3314      	adds	r3, #20
 80073c4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80073c6:	63ba      	str	r2, [r7, #56]	; 0x38
 80073c8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073ca:	6b79      	ldr	r1, [r7, #52]	; 0x34
 80073cc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80073ce:	e841 2300 	strex	r3, r2, [r1]
 80073d2:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 80073d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d1e5      	bne.n	80073a6 <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80073da:	68fb      	ldr	r3, [r7, #12]
 80073dc:	681b      	ldr	r3, [r3, #0]
 80073de:	3314      	adds	r3, #20
 80073e0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073e2:	69bb      	ldr	r3, [r7, #24]
 80073e4:	e853 3f00 	ldrex	r3, [r3]
 80073e8:	617b      	str	r3, [r7, #20]
   return(result);
 80073ea:	697b      	ldr	r3, [r7, #20]
 80073ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80073f0:	653b      	str	r3, [r7, #80]	; 0x50
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	3314      	adds	r3, #20
 80073f8:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 80073fa:	627a      	str	r2, [r7, #36]	; 0x24
 80073fc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80073fe:	6a39      	ldr	r1, [r7, #32]
 8007400:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007402:	e841 2300 	strex	r3, r2, [r1]
 8007406:	61fb      	str	r3, [r7, #28]
   return(result);
 8007408:	69fb      	ldr	r3, [r7, #28]
 800740a:	2b00      	cmp	r3, #0
 800740c:	d1e5      	bne.n	80073da <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 800740e:	2300      	movs	r3, #0
}
 8007410:	4618      	mov	r0, r3
 8007412:	3760      	adds	r7, #96	; 0x60
 8007414:	46bd      	mov	sp, r7
 8007416:	bd80      	pop	{r7, pc}
 8007418:	0800701d 	.word	0x0800701d
 800741c:	08007143 	.word	0x08007143
 8007420:	08007179 	.word	0x08007179

08007424 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007424:	b480      	push	{r7}
 8007426:	b089      	sub	sp, #36	; 0x24
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	330c      	adds	r3, #12
 8007432:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007434:	68fb      	ldr	r3, [r7, #12]
 8007436:	e853 3f00 	ldrex	r3, [r3]
 800743a:	60bb      	str	r3, [r7, #8]
   return(result);
 800743c:	68bb      	ldr	r3, [r7, #8]
 800743e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8007442:	61fb      	str	r3, [r7, #28]
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	330c      	adds	r3, #12
 800744a:	69fa      	ldr	r2, [r7, #28]
 800744c:	61ba      	str	r2, [r7, #24]
 800744e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007450:	6979      	ldr	r1, [r7, #20]
 8007452:	69ba      	ldr	r2, [r7, #24]
 8007454:	e841 2300 	strex	r3, r2, [r1]
 8007458:	613b      	str	r3, [r7, #16]
   return(result);
 800745a:	693b      	ldr	r3, [r7, #16]
 800745c:	2b00      	cmp	r3, #0
 800745e:	d1e5      	bne.n	800742c <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	2220      	movs	r2, #32
 8007464:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 8007468:	bf00      	nop
 800746a:	3724      	adds	r7, #36	; 0x24
 800746c:	46bd      	mov	sp, r7
 800746e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007472:	4770      	bx	lr

08007474 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007474:	b480      	push	{r7}
 8007476:	b095      	sub	sp, #84	; 0x54
 8007478:	af00      	add	r7, sp, #0
 800747a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800747c:	687b      	ldr	r3, [r7, #4]
 800747e:	681b      	ldr	r3, [r3, #0]
 8007480:	330c      	adds	r3, #12
 8007482:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007484:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007486:	e853 3f00 	ldrex	r3, [r3]
 800748a:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800748c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800748e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007492:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	330c      	adds	r3, #12
 800749a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800749c:	643a      	str	r2, [r7, #64]	; 0x40
 800749e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074a0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80074a2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80074a4:	e841 2300 	strex	r3, r2, [r1]
 80074a8:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 80074aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d1e5      	bne.n	800747c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	681b      	ldr	r3, [r3, #0]
 80074b4:	3314      	adds	r3, #20
 80074b6:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074b8:	6a3b      	ldr	r3, [r7, #32]
 80074ba:	e853 3f00 	ldrex	r3, [r3]
 80074be:	61fb      	str	r3, [r7, #28]
   return(result);
 80074c0:	69fb      	ldr	r3, [r7, #28]
 80074c2:	f023 0301 	bic.w	r3, r3, #1
 80074c6:	64bb      	str	r3, [r7, #72]	; 0x48
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	3314      	adds	r3, #20
 80074ce:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80074d0:	62fa      	str	r2, [r7, #44]	; 0x2c
 80074d2:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074d4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80074d6:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80074d8:	e841 2300 	strex	r3, r2, [r1]
 80074dc:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80074de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d1e5      	bne.n	80074b0 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80074e8:	2b01      	cmp	r3, #1
 80074ea:	d119      	bne.n	8007520 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	330c      	adds	r3, #12
 80074f2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074f4:	68fb      	ldr	r3, [r7, #12]
 80074f6:	e853 3f00 	ldrex	r3, [r3]
 80074fa:	60bb      	str	r3, [r7, #8]
   return(result);
 80074fc:	68bb      	ldr	r3, [r7, #8]
 80074fe:	f023 0310 	bic.w	r3, r3, #16
 8007502:	647b      	str	r3, [r7, #68]	; 0x44
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	330c      	adds	r3, #12
 800750a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800750c:	61ba      	str	r2, [r7, #24]
 800750e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007510:	6979      	ldr	r1, [r7, #20]
 8007512:	69ba      	ldr	r2, [r7, #24]
 8007514:	e841 2300 	strex	r3, r2, [r1]
 8007518:	613b      	str	r3, [r7, #16]
   return(result);
 800751a:	693b      	ldr	r3, [r7, #16]
 800751c:	2b00      	cmp	r3, #0
 800751e:	d1e5      	bne.n	80074ec <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2220      	movs	r2, #32
 8007524:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2200      	movs	r2, #0
 800752c:	631a      	str	r2, [r3, #48]	; 0x30
}
 800752e:	bf00      	nop
 8007530:	3754      	adds	r7, #84	; 0x54
 8007532:	46bd      	mov	sp, r7
 8007534:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007538:	4770      	bx	lr

0800753a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800753a:	b580      	push	{r7, lr}
 800753c:	b084      	sub	sp, #16
 800753e:	af00      	add	r7, sp, #0
 8007540:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007546:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	2200      	movs	r2, #0
 800754c:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	2200      	movs	r2, #0
 8007552:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007554:	68f8      	ldr	r0, [r7, #12]
 8007556:	f7ff fd57 	bl	8007008 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800755a:	bf00      	nop
 800755c:	3710      	adds	r7, #16
 800755e:	46bd      	mov	sp, r7
 8007560:	bd80      	pop	{r7, pc}

08007562 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007562:	b480      	push	{r7}
 8007564:	b085      	sub	sp, #20
 8007566:	af00      	add	r7, sp, #0
 8007568:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007570:	b2db      	uxtb	r3, r3
 8007572:	2b21      	cmp	r3, #33	; 0x21
 8007574:	d13e      	bne.n	80075f4 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	689b      	ldr	r3, [r3, #8]
 800757a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800757e:	d114      	bne.n	80075aa <UART_Transmit_IT+0x48>
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	691b      	ldr	r3, [r3, #16]
 8007584:	2b00      	cmp	r3, #0
 8007586:	d110      	bne.n	80075aa <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	6a1b      	ldr	r3, [r3, #32]
 800758c:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	881b      	ldrh	r3, [r3, #0]
 8007592:	461a      	mov	r2, r3
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800759c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6a1b      	ldr	r3, [r3, #32]
 80075a2:	1c9a      	adds	r2, r3, #2
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	621a      	str	r2, [r3, #32]
 80075a8:	e008      	b.n	80075bc <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6a1b      	ldr	r3, [r3, #32]
 80075ae:	1c59      	adds	r1, r3, #1
 80075b0:	687a      	ldr	r2, [r7, #4]
 80075b2:	6211      	str	r1, [r2, #32]
 80075b4:	781a      	ldrb	r2, [r3, #0]
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80075c0:	b29b      	uxth	r3, r3
 80075c2:	3b01      	subs	r3, #1
 80075c4:	b29b      	uxth	r3, r3
 80075c6:	687a      	ldr	r2, [r7, #4]
 80075c8:	4619      	mov	r1, r3
 80075ca:	84d1      	strh	r1, [r2, #38]	; 0x26
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d10f      	bne.n	80075f0 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	68da      	ldr	r2, [r3, #12]
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80075de:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	68da      	ldr	r2, [r3, #12]
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80075ee:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80075f0:	2300      	movs	r3, #0
 80075f2:	e000      	b.n	80075f6 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80075f4:	2302      	movs	r3, #2
  }
}
 80075f6:	4618      	mov	r0, r3
 80075f8:	3714      	adds	r7, #20
 80075fa:	46bd      	mov	sp, r7
 80075fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007600:	4770      	bx	lr

08007602 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007602:	b580      	push	{r7, lr}
 8007604:	b082      	sub	sp, #8
 8007606:	af00      	add	r7, sp, #0
 8007608:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	681b      	ldr	r3, [r3, #0]
 800760e:	68da      	ldr	r2, [r3, #12]
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007618:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800761a:	687b      	ldr	r3, [r7, #4]
 800761c:	2220      	movs	r2, #32
 800761e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007622:	6878      	ldr	r0, [r7, #4]
 8007624:	f7ff fcd2 	bl	8006fcc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007628:	2300      	movs	r3, #0
}
 800762a:	4618      	mov	r0, r3
 800762c:	3708      	adds	r7, #8
 800762e:	46bd      	mov	sp, r7
 8007630:	bd80      	pop	{r7, pc}

08007632 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007632:	b580      	push	{r7, lr}
 8007634:	b08c      	sub	sp, #48	; 0x30
 8007636:	af00      	add	r7, sp, #0
 8007638:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007640:	b2db      	uxtb	r3, r3
 8007642:	2b22      	cmp	r3, #34	; 0x22
 8007644:	f040 80ab 	bne.w	800779e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	689b      	ldr	r3, [r3, #8]
 800764c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007650:	d117      	bne.n	8007682 <UART_Receive_IT+0x50>
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	691b      	ldr	r3, [r3, #16]
 8007656:	2b00      	cmp	r3, #0
 8007658:	d113      	bne.n	8007682 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800765a:	2300      	movs	r3, #0
 800765c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007662:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	681b      	ldr	r3, [r3, #0]
 8007668:	685b      	ldr	r3, [r3, #4]
 800766a:	b29b      	uxth	r3, r3
 800766c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007670:	b29a      	uxth	r2, r3
 8007672:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007674:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800767a:	1c9a      	adds	r2, r3, #2
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	629a      	str	r2, [r3, #40]	; 0x28
 8007680:	e026      	b.n	80076d0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007686:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007688:	2300      	movs	r3, #0
 800768a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	689b      	ldr	r3, [r3, #8]
 8007690:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007694:	d007      	beq.n	80076a6 <UART_Receive_IT+0x74>
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	689b      	ldr	r3, [r3, #8]
 800769a:	2b00      	cmp	r3, #0
 800769c:	d10a      	bne.n	80076b4 <UART_Receive_IT+0x82>
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	691b      	ldr	r3, [r3, #16]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d106      	bne.n	80076b4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	685b      	ldr	r3, [r3, #4]
 80076ac:	b2da      	uxtb	r2, r3
 80076ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076b0:	701a      	strb	r2, [r3, #0]
 80076b2:	e008      	b.n	80076c6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	685b      	ldr	r3, [r3, #4]
 80076ba:	b2db      	uxtb	r3, r3
 80076bc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80076c0:	b2da      	uxtb	r2, r3
 80076c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80076c4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80076ca:	1c5a      	adds	r2, r3, #1
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80076d4:	b29b      	uxth	r3, r3
 80076d6:	3b01      	subs	r3, #1
 80076d8:	b29b      	uxth	r3, r3
 80076da:	687a      	ldr	r2, [r7, #4]
 80076dc:	4619      	mov	r1, r3
 80076de:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80076e0:	2b00      	cmp	r3, #0
 80076e2:	d15a      	bne.n	800779a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	681b      	ldr	r3, [r3, #0]
 80076e8:	68da      	ldr	r2, [r3, #12]
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	681b      	ldr	r3, [r3, #0]
 80076ee:	f022 0220 	bic.w	r2, r2, #32
 80076f2:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	68da      	ldr	r2, [r3, #12]
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007702:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	695a      	ldr	r2, [r3, #20]
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	f022 0201 	bic.w	r2, r2, #1
 8007712:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2220      	movs	r2, #32
 8007718:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007720:	2b01      	cmp	r3, #1
 8007722:	d135      	bne.n	8007790 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	2200      	movs	r2, #0
 8007728:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	330c      	adds	r3, #12
 8007730:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007732:	697b      	ldr	r3, [r7, #20]
 8007734:	e853 3f00 	ldrex	r3, [r3]
 8007738:	613b      	str	r3, [r7, #16]
   return(result);
 800773a:	693b      	ldr	r3, [r7, #16]
 800773c:	f023 0310 	bic.w	r3, r3, #16
 8007740:	627b      	str	r3, [r7, #36]	; 0x24
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	330c      	adds	r3, #12
 8007748:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800774a:	623a      	str	r2, [r7, #32]
 800774c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800774e:	69f9      	ldr	r1, [r7, #28]
 8007750:	6a3a      	ldr	r2, [r7, #32]
 8007752:	e841 2300 	strex	r3, r2, [r1]
 8007756:	61bb      	str	r3, [r7, #24]
   return(result);
 8007758:	69bb      	ldr	r3, [r7, #24]
 800775a:	2b00      	cmp	r3, #0
 800775c:	d1e5      	bne.n	800772a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f003 0310 	and.w	r3, r3, #16
 8007768:	2b10      	cmp	r3, #16
 800776a:	d10a      	bne.n	8007782 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800776c:	2300      	movs	r3, #0
 800776e:	60fb      	str	r3, [r7, #12]
 8007770:	687b      	ldr	r3, [r7, #4]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	60fb      	str	r3, [r7, #12]
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	685b      	ldr	r3, [r3, #4]
 800777e:	60fb      	str	r3, [r7, #12]
 8007780:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007786:	4619      	mov	r1, r3
 8007788:	6878      	ldr	r0, [r7, #4]
 800778a:	f7fa fa25 	bl	8001bd8 <HAL_UARTEx_RxEventCallback>
 800778e:	e002      	b.n	8007796 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007790:	6878      	ldr	r0, [r7, #4]
 8007792:	f7ff fc25 	bl	8006fe0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007796:	2300      	movs	r3, #0
 8007798:	e002      	b.n	80077a0 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800779a:	2300      	movs	r3, #0
 800779c:	e000      	b.n	80077a0 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800779e:	2302      	movs	r3, #2
  }
}
 80077a0:	4618      	mov	r0, r3
 80077a2:	3730      	adds	r7, #48	; 0x30
 80077a4:	46bd      	mov	sp, r7
 80077a6:	bd80      	pop	{r7, pc}

080077a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80077a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80077ac:	b0c0      	sub	sp, #256	; 0x100
 80077ae:	af00      	add	r7, sp, #0
 80077b0:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80077b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	691b      	ldr	r3, [r3, #16]
 80077bc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 80077c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077c4:	68d9      	ldr	r1, [r3, #12]
 80077c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077ca:	681a      	ldr	r2, [r3, #0]
 80077cc:	ea40 0301 	orr.w	r3, r0, r1
 80077d0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80077d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077d6:	689a      	ldr	r2, [r3, #8]
 80077d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077dc:	691b      	ldr	r3, [r3, #16]
 80077de:	431a      	orrs	r2, r3
 80077e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077e4:	695b      	ldr	r3, [r3, #20]
 80077e6:	431a      	orrs	r2, r3
 80077e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077ec:	69db      	ldr	r3, [r3, #28]
 80077ee:	4313      	orrs	r3, r2
 80077f0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80077f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	68db      	ldr	r3, [r3, #12]
 80077fc:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007800:	f021 010c 	bic.w	r1, r1, #12
 8007804:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007808:	681a      	ldr	r2, [r3, #0]
 800780a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800780e:	430b      	orrs	r3, r1
 8007810:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007812:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	695b      	ldr	r3, [r3, #20]
 800781a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800781e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007822:	6999      	ldr	r1, [r3, #24]
 8007824:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007828:	681a      	ldr	r2, [r3, #0]
 800782a:	ea40 0301 	orr.w	r3, r0, r1
 800782e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007830:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007834:	681a      	ldr	r2, [r3, #0]
 8007836:	4b8f      	ldr	r3, [pc, #572]	; (8007a74 <UART_SetConfig+0x2cc>)
 8007838:	429a      	cmp	r2, r3
 800783a:	d005      	beq.n	8007848 <UART_SetConfig+0xa0>
 800783c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007840:	681a      	ldr	r2, [r3, #0]
 8007842:	4b8d      	ldr	r3, [pc, #564]	; (8007a78 <UART_SetConfig+0x2d0>)
 8007844:	429a      	cmp	r2, r3
 8007846:	d104      	bne.n	8007852 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007848:	f7fe fb92 	bl	8005f70 <HAL_RCC_GetPCLK2Freq>
 800784c:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007850:	e003      	b.n	800785a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007852:	f7fe fb79 	bl	8005f48 <HAL_RCC_GetPCLK1Freq>
 8007856:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800785a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800785e:	69db      	ldr	r3, [r3, #28]
 8007860:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007864:	f040 810c 	bne.w	8007a80 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007868:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800786c:	2200      	movs	r2, #0
 800786e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007872:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8007876:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800787a:	4622      	mov	r2, r4
 800787c:	462b      	mov	r3, r5
 800787e:	1891      	adds	r1, r2, r2
 8007880:	65b9      	str	r1, [r7, #88]	; 0x58
 8007882:	415b      	adcs	r3, r3
 8007884:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007886:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 800788a:	4621      	mov	r1, r4
 800788c:	eb12 0801 	adds.w	r8, r2, r1
 8007890:	4629      	mov	r1, r5
 8007892:	eb43 0901 	adc.w	r9, r3, r1
 8007896:	f04f 0200 	mov.w	r2, #0
 800789a:	f04f 0300 	mov.w	r3, #0
 800789e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80078a2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80078a6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80078aa:	4690      	mov	r8, r2
 80078ac:	4699      	mov	r9, r3
 80078ae:	4623      	mov	r3, r4
 80078b0:	eb18 0303 	adds.w	r3, r8, r3
 80078b4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80078b8:	462b      	mov	r3, r5
 80078ba:	eb49 0303 	adc.w	r3, r9, r3
 80078be:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80078c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80078c6:	685b      	ldr	r3, [r3, #4]
 80078c8:	2200      	movs	r2, #0
 80078ca:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80078ce:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80078d2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 80078d6:	460b      	mov	r3, r1
 80078d8:	18db      	adds	r3, r3, r3
 80078da:	653b      	str	r3, [r7, #80]	; 0x50
 80078dc:	4613      	mov	r3, r2
 80078de:	eb42 0303 	adc.w	r3, r2, r3
 80078e2:	657b      	str	r3, [r7, #84]	; 0x54
 80078e4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 80078e8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80078ec:	f7f9 f9b4 	bl	8000c58 <__aeabi_uldivmod>
 80078f0:	4602      	mov	r2, r0
 80078f2:	460b      	mov	r3, r1
 80078f4:	4b61      	ldr	r3, [pc, #388]	; (8007a7c <UART_SetConfig+0x2d4>)
 80078f6:	fba3 2302 	umull	r2, r3, r3, r2
 80078fa:	095b      	lsrs	r3, r3, #5
 80078fc:	011c      	lsls	r4, r3, #4
 80078fe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007902:	2200      	movs	r2, #0
 8007904:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007908:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800790c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007910:	4642      	mov	r2, r8
 8007912:	464b      	mov	r3, r9
 8007914:	1891      	adds	r1, r2, r2
 8007916:	64b9      	str	r1, [r7, #72]	; 0x48
 8007918:	415b      	adcs	r3, r3
 800791a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800791c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007920:	4641      	mov	r1, r8
 8007922:	eb12 0a01 	adds.w	sl, r2, r1
 8007926:	4649      	mov	r1, r9
 8007928:	eb43 0b01 	adc.w	fp, r3, r1
 800792c:	f04f 0200 	mov.w	r2, #0
 8007930:	f04f 0300 	mov.w	r3, #0
 8007934:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007938:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800793c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007940:	4692      	mov	sl, r2
 8007942:	469b      	mov	fp, r3
 8007944:	4643      	mov	r3, r8
 8007946:	eb1a 0303 	adds.w	r3, sl, r3
 800794a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800794e:	464b      	mov	r3, r9
 8007950:	eb4b 0303 	adc.w	r3, fp, r3
 8007954:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007958:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800795c:	685b      	ldr	r3, [r3, #4]
 800795e:	2200      	movs	r2, #0
 8007960:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007964:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007968:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800796c:	460b      	mov	r3, r1
 800796e:	18db      	adds	r3, r3, r3
 8007970:	643b      	str	r3, [r7, #64]	; 0x40
 8007972:	4613      	mov	r3, r2
 8007974:	eb42 0303 	adc.w	r3, r2, r3
 8007978:	647b      	str	r3, [r7, #68]	; 0x44
 800797a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800797e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007982:	f7f9 f969 	bl	8000c58 <__aeabi_uldivmod>
 8007986:	4602      	mov	r2, r0
 8007988:	460b      	mov	r3, r1
 800798a:	4611      	mov	r1, r2
 800798c:	4b3b      	ldr	r3, [pc, #236]	; (8007a7c <UART_SetConfig+0x2d4>)
 800798e:	fba3 2301 	umull	r2, r3, r3, r1
 8007992:	095b      	lsrs	r3, r3, #5
 8007994:	2264      	movs	r2, #100	; 0x64
 8007996:	fb02 f303 	mul.w	r3, r2, r3
 800799a:	1acb      	subs	r3, r1, r3
 800799c:	00db      	lsls	r3, r3, #3
 800799e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80079a2:	4b36      	ldr	r3, [pc, #216]	; (8007a7c <UART_SetConfig+0x2d4>)
 80079a4:	fba3 2302 	umull	r2, r3, r3, r2
 80079a8:	095b      	lsrs	r3, r3, #5
 80079aa:	005b      	lsls	r3, r3, #1
 80079ac:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80079b0:	441c      	add	r4, r3
 80079b2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80079b6:	2200      	movs	r2, #0
 80079b8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80079bc:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 80079c0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 80079c4:	4642      	mov	r2, r8
 80079c6:	464b      	mov	r3, r9
 80079c8:	1891      	adds	r1, r2, r2
 80079ca:	63b9      	str	r1, [r7, #56]	; 0x38
 80079cc:	415b      	adcs	r3, r3
 80079ce:	63fb      	str	r3, [r7, #60]	; 0x3c
 80079d0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80079d4:	4641      	mov	r1, r8
 80079d6:	1851      	adds	r1, r2, r1
 80079d8:	6339      	str	r1, [r7, #48]	; 0x30
 80079da:	4649      	mov	r1, r9
 80079dc:	414b      	adcs	r3, r1
 80079de:	637b      	str	r3, [r7, #52]	; 0x34
 80079e0:	f04f 0200 	mov.w	r2, #0
 80079e4:	f04f 0300 	mov.w	r3, #0
 80079e8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 80079ec:	4659      	mov	r1, fp
 80079ee:	00cb      	lsls	r3, r1, #3
 80079f0:	4651      	mov	r1, sl
 80079f2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80079f6:	4651      	mov	r1, sl
 80079f8:	00ca      	lsls	r2, r1, #3
 80079fa:	4610      	mov	r0, r2
 80079fc:	4619      	mov	r1, r3
 80079fe:	4603      	mov	r3, r0
 8007a00:	4642      	mov	r2, r8
 8007a02:	189b      	adds	r3, r3, r2
 8007a04:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007a08:	464b      	mov	r3, r9
 8007a0a:	460a      	mov	r2, r1
 8007a0c:	eb42 0303 	adc.w	r3, r2, r3
 8007a10:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007a14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a18:	685b      	ldr	r3, [r3, #4]
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007a20:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007a24:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007a28:	460b      	mov	r3, r1
 8007a2a:	18db      	adds	r3, r3, r3
 8007a2c:	62bb      	str	r3, [r7, #40]	; 0x28
 8007a2e:	4613      	mov	r3, r2
 8007a30:	eb42 0303 	adc.w	r3, r2, r3
 8007a34:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007a36:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007a3a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007a3e:	f7f9 f90b 	bl	8000c58 <__aeabi_uldivmod>
 8007a42:	4602      	mov	r2, r0
 8007a44:	460b      	mov	r3, r1
 8007a46:	4b0d      	ldr	r3, [pc, #52]	; (8007a7c <UART_SetConfig+0x2d4>)
 8007a48:	fba3 1302 	umull	r1, r3, r3, r2
 8007a4c:	095b      	lsrs	r3, r3, #5
 8007a4e:	2164      	movs	r1, #100	; 0x64
 8007a50:	fb01 f303 	mul.w	r3, r1, r3
 8007a54:	1ad3      	subs	r3, r2, r3
 8007a56:	00db      	lsls	r3, r3, #3
 8007a58:	3332      	adds	r3, #50	; 0x32
 8007a5a:	4a08      	ldr	r2, [pc, #32]	; (8007a7c <UART_SetConfig+0x2d4>)
 8007a5c:	fba2 2303 	umull	r2, r3, r2, r3
 8007a60:	095b      	lsrs	r3, r3, #5
 8007a62:	f003 0207 	and.w	r2, r3, #7
 8007a66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	4422      	add	r2, r4
 8007a6e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007a70:	e105      	b.n	8007c7e <UART_SetConfig+0x4d6>
 8007a72:	bf00      	nop
 8007a74:	40011000 	.word	0x40011000
 8007a78:	40011400 	.word	0x40011400
 8007a7c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007a80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007a84:	2200      	movs	r2, #0
 8007a86:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007a8a:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007a8e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007a92:	4642      	mov	r2, r8
 8007a94:	464b      	mov	r3, r9
 8007a96:	1891      	adds	r1, r2, r2
 8007a98:	6239      	str	r1, [r7, #32]
 8007a9a:	415b      	adcs	r3, r3
 8007a9c:	627b      	str	r3, [r7, #36]	; 0x24
 8007a9e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007aa2:	4641      	mov	r1, r8
 8007aa4:	1854      	adds	r4, r2, r1
 8007aa6:	4649      	mov	r1, r9
 8007aa8:	eb43 0501 	adc.w	r5, r3, r1
 8007aac:	f04f 0200 	mov.w	r2, #0
 8007ab0:	f04f 0300 	mov.w	r3, #0
 8007ab4:	00eb      	lsls	r3, r5, #3
 8007ab6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007aba:	00e2      	lsls	r2, r4, #3
 8007abc:	4614      	mov	r4, r2
 8007abe:	461d      	mov	r5, r3
 8007ac0:	4643      	mov	r3, r8
 8007ac2:	18e3      	adds	r3, r4, r3
 8007ac4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007ac8:	464b      	mov	r3, r9
 8007aca:	eb45 0303 	adc.w	r3, r5, r3
 8007ace:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007ad2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ad6:	685b      	ldr	r3, [r3, #4]
 8007ad8:	2200      	movs	r2, #0
 8007ada:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007ade:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007ae2:	f04f 0200 	mov.w	r2, #0
 8007ae6:	f04f 0300 	mov.w	r3, #0
 8007aea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007aee:	4629      	mov	r1, r5
 8007af0:	008b      	lsls	r3, r1, #2
 8007af2:	4621      	mov	r1, r4
 8007af4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007af8:	4621      	mov	r1, r4
 8007afa:	008a      	lsls	r2, r1, #2
 8007afc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007b00:	f7f9 f8aa 	bl	8000c58 <__aeabi_uldivmod>
 8007b04:	4602      	mov	r2, r0
 8007b06:	460b      	mov	r3, r1
 8007b08:	4b60      	ldr	r3, [pc, #384]	; (8007c8c <UART_SetConfig+0x4e4>)
 8007b0a:	fba3 2302 	umull	r2, r3, r3, r2
 8007b0e:	095b      	lsrs	r3, r3, #5
 8007b10:	011c      	lsls	r4, r3, #4
 8007b12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007b16:	2200      	movs	r2, #0
 8007b18:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007b1c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007b20:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007b24:	4642      	mov	r2, r8
 8007b26:	464b      	mov	r3, r9
 8007b28:	1891      	adds	r1, r2, r2
 8007b2a:	61b9      	str	r1, [r7, #24]
 8007b2c:	415b      	adcs	r3, r3
 8007b2e:	61fb      	str	r3, [r7, #28]
 8007b30:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007b34:	4641      	mov	r1, r8
 8007b36:	1851      	adds	r1, r2, r1
 8007b38:	6139      	str	r1, [r7, #16]
 8007b3a:	4649      	mov	r1, r9
 8007b3c:	414b      	adcs	r3, r1
 8007b3e:	617b      	str	r3, [r7, #20]
 8007b40:	f04f 0200 	mov.w	r2, #0
 8007b44:	f04f 0300 	mov.w	r3, #0
 8007b48:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007b4c:	4659      	mov	r1, fp
 8007b4e:	00cb      	lsls	r3, r1, #3
 8007b50:	4651      	mov	r1, sl
 8007b52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007b56:	4651      	mov	r1, sl
 8007b58:	00ca      	lsls	r2, r1, #3
 8007b5a:	4610      	mov	r0, r2
 8007b5c:	4619      	mov	r1, r3
 8007b5e:	4603      	mov	r3, r0
 8007b60:	4642      	mov	r2, r8
 8007b62:	189b      	adds	r3, r3, r2
 8007b64:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007b68:	464b      	mov	r3, r9
 8007b6a:	460a      	mov	r2, r1
 8007b6c:	eb42 0303 	adc.w	r3, r2, r3
 8007b70:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007b74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007b78:	685b      	ldr	r3, [r3, #4]
 8007b7a:	2200      	movs	r2, #0
 8007b7c:	67bb      	str	r3, [r7, #120]	; 0x78
 8007b7e:	67fa      	str	r2, [r7, #124]	; 0x7c
 8007b80:	f04f 0200 	mov.w	r2, #0
 8007b84:	f04f 0300 	mov.w	r3, #0
 8007b88:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8007b8c:	4649      	mov	r1, r9
 8007b8e:	008b      	lsls	r3, r1, #2
 8007b90:	4641      	mov	r1, r8
 8007b92:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007b96:	4641      	mov	r1, r8
 8007b98:	008a      	lsls	r2, r1, #2
 8007b9a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8007b9e:	f7f9 f85b 	bl	8000c58 <__aeabi_uldivmod>
 8007ba2:	4602      	mov	r2, r0
 8007ba4:	460b      	mov	r3, r1
 8007ba6:	4b39      	ldr	r3, [pc, #228]	; (8007c8c <UART_SetConfig+0x4e4>)
 8007ba8:	fba3 1302 	umull	r1, r3, r3, r2
 8007bac:	095b      	lsrs	r3, r3, #5
 8007bae:	2164      	movs	r1, #100	; 0x64
 8007bb0:	fb01 f303 	mul.w	r3, r1, r3
 8007bb4:	1ad3      	subs	r3, r2, r3
 8007bb6:	011b      	lsls	r3, r3, #4
 8007bb8:	3332      	adds	r3, #50	; 0x32
 8007bba:	4a34      	ldr	r2, [pc, #208]	; (8007c8c <UART_SetConfig+0x4e4>)
 8007bbc:	fba2 2303 	umull	r2, r3, r2, r3
 8007bc0:	095b      	lsrs	r3, r3, #5
 8007bc2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007bc6:	441c      	add	r4, r3
 8007bc8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007bcc:	2200      	movs	r2, #0
 8007bce:	673b      	str	r3, [r7, #112]	; 0x70
 8007bd0:	677a      	str	r2, [r7, #116]	; 0x74
 8007bd2:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8007bd6:	4642      	mov	r2, r8
 8007bd8:	464b      	mov	r3, r9
 8007bda:	1891      	adds	r1, r2, r2
 8007bdc:	60b9      	str	r1, [r7, #8]
 8007bde:	415b      	adcs	r3, r3
 8007be0:	60fb      	str	r3, [r7, #12]
 8007be2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007be6:	4641      	mov	r1, r8
 8007be8:	1851      	adds	r1, r2, r1
 8007bea:	6039      	str	r1, [r7, #0]
 8007bec:	4649      	mov	r1, r9
 8007bee:	414b      	adcs	r3, r1
 8007bf0:	607b      	str	r3, [r7, #4]
 8007bf2:	f04f 0200 	mov.w	r2, #0
 8007bf6:	f04f 0300 	mov.w	r3, #0
 8007bfa:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8007bfe:	4659      	mov	r1, fp
 8007c00:	00cb      	lsls	r3, r1, #3
 8007c02:	4651      	mov	r1, sl
 8007c04:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007c08:	4651      	mov	r1, sl
 8007c0a:	00ca      	lsls	r2, r1, #3
 8007c0c:	4610      	mov	r0, r2
 8007c0e:	4619      	mov	r1, r3
 8007c10:	4603      	mov	r3, r0
 8007c12:	4642      	mov	r2, r8
 8007c14:	189b      	adds	r3, r3, r2
 8007c16:	66bb      	str	r3, [r7, #104]	; 0x68
 8007c18:	464b      	mov	r3, r9
 8007c1a:	460a      	mov	r2, r1
 8007c1c:	eb42 0303 	adc.w	r3, r2, r3
 8007c20:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007c22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c26:	685b      	ldr	r3, [r3, #4]
 8007c28:	2200      	movs	r2, #0
 8007c2a:	663b      	str	r3, [r7, #96]	; 0x60
 8007c2c:	667a      	str	r2, [r7, #100]	; 0x64
 8007c2e:	f04f 0200 	mov.w	r2, #0
 8007c32:	f04f 0300 	mov.w	r3, #0
 8007c36:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8007c3a:	4649      	mov	r1, r9
 8007c3c:	008b      	lsls	r3, r1, #2
 8007c3e:	4641      	mov	r1, r8
 8007c40:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007c44:	4641      	mov	r1, r8
 8007c46:	008a      	lsls	r2, r1, #2
 8007c48:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8007c4c:	f7f9 f804 	bl	8000c58 <__aeabi_uldivmod>
 8007c50:	4602      	mov	r2, r0
 8007c52:	460b      	mov	r3, r1
 8007c54:	4b0d      	ldr	r3, [pc, #52]	; (8007c8c <UART_SetConfig+0x4e4>)
 8007c56:	fba3 1302 	umull	r1, r3, r3, r2
 8007c5a:	095b      	lsrs	r3, r3, #5
 8007c5c:	2164      	movs	r1, #100	; 0x64
 8007c5e:	fb01 f303 	mul.w	r3, r1, r3
 8007c62:	1ad3      	subs	r3, r2, r3
 8007c64:	011b      	lsls	r3, r3, #4
 8007c66:	3332      	adds	r3, #50	; 0x32
 8007c68:	4a08      	ldr	r2, [pc, #32]	; (8007c8c <UART_SetConfig+0x4e4>)
 8007c6a:	fba2 2303 	umull	r2, r3, r2, r3
 8007c6e:	095b      	lsrs	r3, r3, #5
 8007c70:	f003 020f 	and.w	r2, r3, #15
 8007c74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c78:	681b      	ldr	r3, [r3, #0]
 8007c7a:	4422      	add	r2, r4
 8007c7c:	609a      	str	r2, [r3, #8]
}
 8007c7e:	bf00      	nop
 8007c80:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8007c84:	46bd      	mov	sp, r7
 8007c86:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007c8a:	bf00      	nop
 8007c8c:	51eb851f 	.word	0x51eb851f

08007c90 <cosf>:
 8007c90:	ee10 3a10 	vmov	r3, s0
 8007c94:	b507      	push	{r0, r1, r2, lr}
 8007c96:	4a1e      	ldr	r2, [pc, #120]	; (8007d10 <cosf+0x80>)
 8007c98:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007c9c:	4293      	cmp	r3, r2
 8007c9e:	dc06      	bgt.n	8007cae <cosf+0x1e>
 8007ca0:	eddf 0a1c 	vldr	s1, [pc, #112]	; 8007d14 <cosf+0x84>
 8007ca4:	b003      	add	sp, #12
 8007ca6:	f85d eb04 	ldr.w	lr, [sp], #4
 8007caa:	f000 ba7b 	b.w	80081a4 <__kernel_cosf>
 8007cae:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8007cb2:	db04      	blt.n	8007cbe <cosf+0x2e>
 8007cb4:	ee30 0a40 	vsub.f32	s0, s0, s0
 8007cb8:	b003      	add	sp, #12
 8007cba:	f85d fb04 	ldr.w	pc, [sp], #4
 8007cbe:	4668      	mov	r0, sp
 8007cc0:	f000 f930 	bl	8007f24 <__ieee754_rem_pio2f>
 8007cc4:	f000 0003 	and.w	r0, r0, #3
 8007cc8:	2801      	cmp	r0, #1
 8007cca:	d009      	beq.n	8007ce0 <cosf+0x50>
 8007ccc:	2802      	cmp	r0, #2
 8007cce:	d010      	beq.n	8007cf2 <cosf+0x62>
 8007cd0:	b9b0      	cbnz	r0, 8007d00 <cosf+0x70>
 8007cd2:	eddd 0a01 	vldr	s1, [sp, #4]
 8007cd6:	ed9d 0a00 	vldr	s0, [sp]
 8007cda:	f000 fa63 	bl	80081a4 <__kernel_cosf>
 8007cde:	e7eb      	b.n	8007cb8 <cosf+0x28>
 8007ce0:	eddd 0a01 	vldr	s1, [sp, #4]
 8007ce4:	ed9d 0a00 	vldr	s0, [sp]
 8007ce8:	f000 fd32 	bl	8008750 <__kernel_sinf>
 8007cec:	eeb1 0a40 	vneg.f32	s0, s0
 8007cf0:	e7e2      	b.n	8007cb8 <cosf+0x28>
 8007cf2:	eddd 0a01 	vldr	s1, [sp, #4]
 8007cf6:	ed9d 0a00 	vldr	s0, [sp]
 8007cfa:	f000 fa53 	bl	80081a4 <__kernel_cosf>
 8007cfe:	e7f5      	b.n	8007cec <cosf+0x5c>
 8007d00:	eddd 0a01 	vldr	s1, [sp, #4]
 8007d04:	ed9d 0a00 	vldr	s0, [sp]
 8007d08:	2001      	movs	r0, #1
 8007d0a:	f000 fd21 	bl	8008750 <__kernel_sinf>
 8007d0e:	e7d3      	b.n	8007cb8 <cosf+0x28>
 8007d10:	3f490fd8 	.word	0x3f490fd8
 8007d14:	00000000 	.word	0x00000000

08007d18 <sinf>:
 8007d18:	ee10 3a10 	vmov	r3, s0
 8007d1c:	b507      	push	{r0, r1, r2, lr}
 8007d1e:	4a1f      	ldr	r2, [pc, #124]	; (8007d9c <sinf+0x84>)
 8007d20:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007d24:	4293      	cmp	r3, r2
 8007d26:	dc07      	bgt.n	8007d38 <sinf+0x20>
 8007d28:	eddf 0a1d 	vldr	s1, [pc, #116]	; 8007da0 <sinf+0x88>
 8007d2c:	2000      	movs	r0, #0
 8007d2e:	b003      	add	sp, #12
 8007d30:	f85d eb04 	ldr.w	lr, [sp], #4
 8007d34:	f000 bd0c 	b.w	8008750 <__kernel_sinf>
 8007d38:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8007d3c:	db04      	blt.n	8007d48 <sinf+0x30>
 8007d3e:	ee30 0a40 	vsub.f32	s0, s0, s0
 8007d42:	b003      	add	sp, #12
 8007d44:	f85d fb04 	ldr.w	pc, [sp], #4
 8007d48:	4668      	mov	r0, sp
 8007d4a:	f000 f8eb 	bl	8007f24 <__ieee754_rem_pio2f>
 8007d4e:	f000 0003 	and.w	r0, r0, #3
 8007d52:	2801      	cmp	r0, #1
 8007d54:	d00a      	beq.n	8007d6c <sinf+0x54>
 8007d56:	2802      	cmp	r0, #2
 8007d58:	d00f      	beq.n	8007d7a <sinf+0x62>
 8007d5a:	b9c0      	cbnz	r0, 8007d8e <sinf+0x76>
 8007d5c:	eddd 0a01 	vldr	s1, [sp, #4]
 8007d60:	ed9d 0a00 	vldr	s0, [sp]
 8007d64:	2001      	movs	r0, #1
 8007d66:	f000 fcf3 	bl	8008750 <__kernel_sinf>
 8007d6a:	e7ea      	b.n	8007d42 <sinf+0x2a>
 8007d6c:	eddd 0a01 	vldr	s1, [sp, #4]
 8007d70:	ed9d 0a00 	vldr	s0, [sp]
 8007d74:	f000 fa16 	bl	80081a4 <__kernel_cosf>
 8007d78:	e7e3      	b.n	8007d42 <sinf+0x2a>
 8007d7a:	eddd 0a01 	vldr	s1, [sp, #4]
 8007d7e:	ed9d 0a00 	vldr	s0, [sp]
 8007d82:	2001      	movs	r0, #1
 8007d84:	f000 fce4 	bl	8008750 <__kernel_sinf>
 8007d88:	eeb1 0a40 	vneg.f32	s0, s0
 8007d8c:	e7d9      	b.n	8007d42 <sinf+0x2a>
 8007d8e:	eddd 0a01 	vldr	s1, [sp, #4]
 8007d92:	ed9d 0a00 	vldr	s0, [sp]
 8007d96:	f000 fa05 	bl	80081a4 <__kernel_cosf>
 8007d9a:	e7f5      	b.n	8007d88 <sinf+0x70>
 8007d9c:	3f490fd8 	.word	0x3f490fd8
 8007da0:	00000000 	.word	0x00000000

08007da4 <atan2f>:
 8007da4:	f000 b81e 	b.w	8007de4 <__ieee754_atan2f>

08007da8 <sqrtf>:
 8007da8:	b508      	push	{r3, lr}
 8007daa:	ed2d 8b02 	vpush	{d8}
 8007dae:	eeb0 8a40 	vmov.f32	s16, s0
 8007db2:	f000 f9f3 	bl	800819c <__ieee754_sqrtf>
 8007db6:	eeb4 8a48 	vcmp.f32	s16, s16
 8007dba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007dbe:	d60c      	bvs.n	8007dda <sqrtf+0x32>
 8007dc0:	eddf 8a07 	vldr	s17, [pc, #28]	; 8007de0 <sqrtf+0x38>
 8007dc4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8007dc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007dcc:	d505      	bpl.n	8007dda <sqrtf+0x32>
 8007dce:	f000 fe9b 	bl	8008b08 <__errno>
 8007dd2:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8007dd6:	2321      	movs	r3, #33	; 0x21
 8007dd8:	6003      	str	r3, [r0, #0]
 8007dda:	ecbd 8b02 	vpop	{d8}
 8007dde:	bd08      	pop	{r3, pc}
 8007de0:	00000000 	.word	0x00000000

08007de4 <__ieee754_atan2f>:
 8007de4:	ee10 2a90 	vmov	r2, s1
 8007de8:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 8007dec:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8007df0:	b510      	push	{r4, lr}
 8007df2:	eef0 7a40 	vmov.f32	s15, s0
 8007df6:	dc06      	bgt.n	8007e06 <__ieee754_atan2f+0x22>
 8007df8:	ee10 0a10 	vmov	r0, s0
 8007dfc:	f020 4300 	bic.w	r3, r0, #2147483648	; 0x80000000
 8007e00:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8007e04:	dd04      	ble.n	8007e10 <__ieee754_atan2f+0x2c>
 8007e06:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8007e0a:	eeb0 0a67 	vmov.f32	s0, s15
 8007e0e:	bd10      	pop	{r4, pc}
 8007e10:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 8007e14:	d103      	bne.n	8007e1e <__ieee754_atan2f+0x3a>
 8007e16:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007e1a:	f000 bce1 	b.w	80087e0 <atanf>
 8007e1e:	1794      	asrs	r4, r2, #30
 8007e20:	f004 0402 	and.w	r4, r4, #2
 8007e24:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8007e28:	b943      	cbnz	r3, 8007e3c <__ieee754_atan2f+0x58>
 8007e2a:	2c02      	cmp	r4, #2
 8007e2c:	d05e      	beq.n	8007eec <__ieee754_atan2f+0x108>
 8007e2e:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8007f00 <__ieee754_atan2f+0x11c>
 8007e32:	2c03      	cmp	r4, #3
 8007e34:	bf08      	it	eq
 8007e36:	eef0 7a47 	vmoveq.f32	s15, s14
 8007e3a:	e7e6      	b.n	8007e0a <__ieee754_atan2f+0x26>
 8007e3c:	b941      	cbnz	r1, 8007e50 <__ieee754_atan2f+0x6c>
 8007e3e:	eddf 7a31 	vldr	s15, [pc, #196]	; 8007f04 <__ieee754_atan2f+0x120>
 8007e42:	ed9f 0a31 	vldr	s0, [pc, #196]	; 8007f08 <__ieee754_atan2f+0x124>
 8007e46:	2800      	cmp	r0, #0
 8007e48:	bfb8      	it	lt
 8007e4a:	eef0 7a40 	vmovlt.f32	s15, s0
 8007e4e:	e7dc      	b.n	8007e0a <__ieee754_atan2f+0x26>
 8007e50:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8007e54:	d110      	bne.n	8007e78 <__ieee754_atan2f+0x94>
 8007e56:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8007e5a:	f104 34ff 	add.w	r4, r4, #4294967295
 8007e5e:	d107      	bne.n	8007e70 <__ieee754_atan2f+0x8c>
 8007e60:	2c02      	cmp	r4, #2
 8007e62:	d846      	bhi.n	8007ef2 <__ieee754_atan2f+0x10e>
 8007e64:	4b29      	ldr	r3, [pc, #164]	; (8007f0c <__ieee754_atan2f+0x128>)
 8007e66:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007e6a:	edd4 7a00 	vldr	s15, [r4]
 8007e6e:	e7cc      	b.n	8007e0a <__ieee754_atan2f+0x26>
 8007e70:	2c02      	cmp	r4, #2
 8007e72:	d841      	bhi.n	8007ef8 <__ieee754_atan2f+0x114>
 8007e74:	4b26      	ldr	r3, [pc, #152]	; (8007f10 <__ieee754_atan2f+0x12c>)
 8007e76:	e7f6      	b.n	8007e66 <__ieee754_atan2f+0x82>
 8007e78:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8007e7c:	d0df      	beq.n	8007e3e <__ieee754_atan2f+0x5a>
 8007e7e:	1a5b      	subs	r3, r3, r1
 8007e80:	f1b3 5ff4 	cmp.w	r3, #511705088	; 0x1e800000
 8007e84:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8007e88:	da1a      	bge.n	8007ec0 <__ieee754_atan2f+0xdc>
 8007e8a:	2a00      	cmp	r2, #0
 8007e8c:	da01      	bge.n	8007e92 <__ieee754_atan2f+0xae>
 8007e8e:	313c      	adds	r1, #60	; 0x3c
 8007e90:	db19      	blt.n	8007ec6 <__ieee754_atan2f+0xe2>
 8007e92:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8007e96:	f000 fd77 	bl	8008988 <fabsf>
 8007e9a:	f000 fca1 	bl	80087e0 <atanf>
 8007e9e:	eef0 7a40 	vmov.f32	s15, s0
 8007ea2:	2c01      	cmp	r4, #1
 8007ea4:	d012      	beq.n	8007ecc <__ieee754_atan2f+0xe8>
 8007ea6:	2c02      	cmp	r4, #2
 8007ea8:	d017      	beq.n	8007eda <__ieee754_atan2f+0xf6>
 8007eaa:	2c00      	cmp	r4, #0
 8007eac:	d0ad      	beq.n	8007e0a <__ieee754_atan2f+0x26>
 8007eae:	ed9f 0a19 	vldr	s0, [pc, #100]	; 8007f14 <__ieee754_atan2f+0x130>
 8007eb2:	ee77 7a80 	vadd.f32	s15, s15, s0
 8007eb6:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8007f18 <__ieee754_atan2f+0x134>
 8007eba:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8007ebe:	e7a4      	b.n	8007e0a <__ieee754_atan2f+0x26>
 8007ec0:	eddf 7a10 	vldr	s15, [pc, #64]	; 8007f04 <__ieee754_atan2f+0x120>
 8007ec4:	e7ed      	b.n	8007ea2 <__ieee754_atan2f+0xbe>
 8007ec6:	eddf 7a15 	vldr	s15, [pc, #84]	; 8007f1c <__ieee754_atan2f+0x138>
 8007eca:	e7ea      	b.n	8007ea2 <__ieee754_atan2f+0xbe>
 8007ecc:	ee17 3a90 	vmov	r3, s15
 8007ed0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8007ed4:	ee07 3a90 	vmov	s15, r3
 8007ed8:	e797      	b.n	8007e0a <__ieee754_atan2f+0x26>
 8007eda:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8007f14 <__ieee754_atan2f+0x130>
 8007ede:	ee77 7a80 	vadd.f32	s15, s15, s0
 8007ee2:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 8007f18 <__ieee754_atan2f+0x134>
 8007ee6:	ee70 7a67 	vsub.f32	s15, s0, s15
 8007eea:	e78e      	b.n	8007e0a <__ieee754_atan2f+0x26>
 8007eec:	eddf 7a0a 	vldr	s15, [pc, #40]	; 8007f18 <__ieee754_atan2f+0x134>
 8007ef0:	e78b      	b.n	8007e0a <__ieee754_atan2f+0x26>
 8007ef2:	eddf 7a0b 	vldr	s15, [pc, #44]	; 8007f20 <__ieee754_atan2f+0x13c>
 8007ef6:	e788      	b.n	8007e0a <__ieee754_atan2f+0x26>
 8007ef8:	eddf 7a08 	vldr	s15, [pc, #32]	; 8007f1c <__ieee754_atan2f+0x138>
 8007efc:	e785      	b.n	8007e0a <__ieee754_atan2f+0x26>
 8007efe:	bf00      	nop
 8007f00:	c0490fdb 	.word	0xc0490fdb
 8007f04:	3fc90fdb 	.word	0x3fc90fdb
 8007f08:	bfc90fdb 	.word	0xbfc90fdb
 8007f0c:	0800bb54 	.word	0x0800bb54
 8007f10:	0800bb60 	.word	0x0800bb60
 8007f14:	33bbbd2e 	.word	0x33bbbd2e
 8007f18:	40490fdb 	.word	0x40490fdb
 8007f1c:	00000000 	.word	0x00000000
 8007f20:	3f490fdb 	.word	0x3f490fdb

08007f24 <__ieee754_rem_pio2f>:
 8007f24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007f26:	ee10 6a10 	vmov	r6, s0
 8007f2a:	4b8e      	ldr	r3, [pc, #568]	; (8008164 <__ieee754_rem_pio2f+0x240>)
 8007f2c:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8007f30:	429d      	cmp	r5, r3
 8007f32:	b087      	sub	sp, #28
 8007f34:	eef0 7a40 	vmov.f32	s15, s0
 8007f38:	4604      	mov	r4, r0
 8007f3a:	dc05      	bgt.n	8007f48 <__ieee754_rem_pio2f+0x24>
 8007f3c:	2300      	movs	r3, #0
 8007f3e:	ed80 0a00 	vstr	s0, [r0]
 8007f42:	6043      	str	r3, [r0, #4]
 8007f44:	2000      	movs	r0, #0
 8007f46:	e01a      	b.n	8007f7e <__ieee754_rem_pio2f+0x5a>
 8007f48:	4b87      	ldr	r3, [pc, #540]	; (8008168 <__ieee754_rem_pio2f+0x244>)
 8007f4a:	429d      	cmp	r5, r3
 8007f4c:	dc46      	bgt.n	8007fdc <__ieee754_rem_pio2f+0xb8>
 8007f4e:	2e00      	cmp	r6, #0
 8007f50:	ed9f 0a86 	vldr	s0, [pc, #536]	; 800816c <__ieee754_rem_pio2f+0x248>
 8007f54:	4b86      	ldr	r3, [pc, #536]	; (8008170 <__ieee754_rem_pio2f+0x24c>)
 8007f56:	f025 050f 	bic.w	r5, r5, #15
 8007f5a:	dd1f      	ble.n	8007f9c <__ieee754_rem_pio2f+0x78>
 8007f5c:	429d      	cmp	r5, r3
 8007f5e:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8007f62:	d00e      	beq.n	8007f82 <__ieee754_rem_pio2f+0x5e>
 8007f64:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8008174 <__ieee754_rem_pio2f+0x250>
 8007f68:	ee37 0ac7 	vsub.f32	s0, s15, s14
 8007f6c:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8007f70:	ed80 0a00 	vstr	s0, [r0]
 8007f74:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8007f78:	2001      	movs	r0, #1
 8007f7a:	edc4 7a01 	vstr	s15, [r4, #4]
 8007f7e:	b007      	add	sp, #28
 8007f80:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007f82:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 8008178 <__ieee754_rem_pio2f+0x254>
 8007f86:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 800817c <__ieee754_rem_pio2f+0x258>
 8007f8a:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8007f8e:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8007f92:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007f96:	edc0 6a00 	vstr	s13, [r0]
 8007f9a:	e7eb      	b.n	8007f74 <__ieee754_rem_pio2f+0x50>
 8007f9c:	429d      	cmp	r5, r3
 8007f9e:	ee77 7a80 	vadd.f32	s15, s15, s0
 8007fa2:	d00e      	beq.n	8007fc2 <__ieee754_rem_pio2f+0x9e>
 8007fa4:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8008174 <__ieee754_rem_pio2f+0x250>
 8007fa8:	ee37 0a87 	vadd.f32	s0, s15, s14
 8007fac:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8007fb0:	ed80 0a00 	vstr	s0, [r0]
 8007fb4:	ee77 7a87 	vadd.f32	s15, s15, s14
 8007fb8:	f04f 30ff 	mov.w	r0, #4294967295
 8007fbc:	edc4 7a01 	vstr	s15, [r4, #4]
 8007fc0:	e7dd      	b.n	8007f7e <__ieee754_rem_pio2f+0x5a>
 8007fc2:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 8008178 <__ieee754_rem_pio2f+0x254>
 8007fc6:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 800817c <__ieee754_rem_pio2f+0x258>
 8007fca:	ee77 7a80 	vadd.f32	s15, s15, s0
 8007fce:	ee77 6a87 	vadd.f32	s13, s15, s14
 8007fd2:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8007fd6:	edc0 6a00 	vstr	s13, [r0]
 8007fda:	e7eb      	b.n	8007fb4 <__ieee754_rem_pio2f+0x90>
 8007fdc:	4b68      	ldr	r3, [pc, #416]	; (8008180 <__ieee754_rem_pio2f+0x25c>)
 8007fde:	429d      	cmp	r5, r3
 8007fe0:	dc72      	bgt.n	80080c8 <__ieee754_rem_pio2f+0x1a4>
 8007fe2:	f000 fcd1 	bl	8008988 <fabsf>
 8007fe6:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8008184 <__ieee754_rem_pio2f+0x260>
 8007fea:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8007fee:	eee0 7a07 	vfma.f32	s15, s0, s14
 8007ff2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8007ff6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007ffa:	ee17 0a90 	vmov	r0, s15
 8007ffe:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800816c <__ieee754_rem_pio2f+0x248>
 8008002:	eea7 0a67 	vfms.f32	s0, s14, s15
 8008006:	281f      	cmp	r0, #31
 8008008:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8008174 <__ieee754_rem_pio2f+0x250>
 800800c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8008010:	eeb1 6a47 	vneg.f32	s12, s14
 8008014:	ee70 6a67 	vsub.f32	s13, s0, s15
 8008018:	ee16 2a90 	vmov	r2, s13
 800801c:	dc1c      	bgt.n	8008058 <__ieee754_rem_pio2f+0x134>
 800801e:	495a      	ldr	r1, [pc, #360]	; (8008188 <__ieee754_rem_pio2f+0x264>)
 8008020:	1e47      	subs	r7, r0, #1
 8008022:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 8008026:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800802a:	428b      	cmp	r3, r1
 800802c:	d014      	beq.n	8008058 <__ieee754_rem_pio2f+0x134>
 800802e:	6022      	str	r2, [r4, #0]
 8008030:	ed94 7a00 	vldr	s14, [r4]
 8008034:	ee30 0a47 	vsub.f32	s0, s0, s14
 8008038:	2e00      	cmp	r6, #0
 800803a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800803e:	ed84 0a01 	vstr	s0, [r4, #4]
 8008042:	da9c      	bge.n	8007f7e <__ieee754_rem_pio2f+0x5a>
 8008044:	eeb1 7a47 	vneg.f32	s14, s14
 8008048:	eeb1 0a40 	vneg.f32	s0, s0
 800804c:	ed84 7a00 	vstr	s14, [r4]
 8008050:	ed84 0a01 	vstr	s0, [r4, #4]
 8008054:	4240      	negs	r0, r0
 8008056:	e792      	b.n	8007f7e <__ieee754_rem_pio2f+0x5a>
 8008058:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 800805c:	15eb      	asrs	r3, r5, #23
 800805e:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 8008062:	2d08      	cmp	r5, #8
 8008064:	dde3      	ble.n	800802e <__ieee754_rem_pio2f+0x10a>
 8008066:	eddf 7a44 	vldr	s15, [pc, #272]	; 8008178 <__ieee754_rem_pio2f+0x254>
 800806a:	eddf 5a44 	vldr	s11, [pc, #272]	; 800817c <__ieee754_rem_pio2f+0x258>
 800806e:	eef0 6a40 	vmov.f32	s13, s0
 8008072:	eee6 6a27 	vfma.f32	s13, s12, s15
 8008076:	ee30 0a66 	vsub.f32	s0, s0, s13
 800807a:	eea6 0a27 	vfma.f32	s0, s12, s15
 800807e:	eef0 7a40 	vmov.f32	s15, s0
 8008082:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8008086:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800808a:	ee15 2a90 	vmov	r2, s11
 800808e:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8008092:	1a5b      	subs	r3, r3, r1
 8008094:	2b19      	cmp	r3, #25
 8008096:	dc04      	bgt.n	80080a2 <__ieee754_rem_pio2f+0x17e>
 8008098:	edc4 5a00 	vstr	s11, [r4]
 800809c:	eeb0 0a66 	vmov.f32	s0, s13
 80080a0:	e7c6      	b.n	8008030 <__ieee754_rem_pio2f+0x10c>
 80080a2:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800818c <__ieee754_rem_pio2f+0x268>
 80080a6:	eeb0 0a66 	vmov.f32	s0, s13
 80080aa:	eea6 0a25 	vfma.f32	s0, s12, s11
 80080ae:	ee76 7ac0 	vsub.f32	s15, s13, s0
 80080b2:	eddf 6a37 	vldr	s13, [pc, #220]	; 8008190 <__ieee754_rem_pio2f+0x26c>
 80080b6:	eee6 7a25 	vfma.f32	s15, s12, s11
 80080ba:	eed7 7a26 	vfnms.f32	s15, s14, s13
 80080be:	ee30 7a67 	vsub.f32	s14, s0, s15
 80080c2:	ed84 7a00 	vstr	s14, [r4]
 80080c6:	e7b3      	b.n	8008030 <__ieee754_rem_pio2f+0x10c>
 80080c8:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 80080cc:	db06      	blt.n	80080dc <__ieee754_rem_pio2f+0x1b8>
 80080ce:	ee70 7a40 	vsub.f32	s15, s0, s0
 80080d2:	edc0 7a01 	vstr	s15, [r0, #4]
 80080d6:	edc0 7a00 	vstr	s15, [r0]
 80080da:	e733      	b.n	8007f44 <__ieee754_rem_pio2f+0x20>
 80080dc:	15ea      	asrs	r2, r5, #23
 80080de:	3a86      	subs	r2, #134	; 0x86
 80080e0:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 80080e4:	ee07 3a90 	vmov	s15, r3
 80080e8:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80080ec:	eddf 6a29 	vldr	s13, [pc, #164]	; 8008194 <__ieee754_rem_pio2f+0x270>
 80080f0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80080f4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80080f8:	ed8d 7a03 	vstr	s14, [sp, #12]
 80080fc:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8008100:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8008104:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8008108:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800810c:	ed8d 7a04 	vstr	s14, [sp, #16]
 8008110:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8008114:	eef5 7a40 	vcmp.f32	s15, #0.0
 8008118:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800811c:	edcd 7a05 	vstr	s15, [sp, #20]
 8008120:	d11e      	bne.n	8008160 <__ieee754_rem_pio2f+0x23c>
 8008122:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8008126:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800812a:	bf14      	ite	ne
 800812c:	2302      	movne	r3, #2
 800812e:	2301      	moveq	r3, #1
 8008130:	4919      	ldr	r1, [pc, #100]	; (8008198 <__ieee754_rem_pio2f+0x274>)
 8008132:	9101      	str	r1, [sp, #4]
 8008134:	2102      	movs	r1, #2
 8008136:	9100      	str	r1, [sp, #0]
 8008138:	a803      	add	r0, sp, #12
 800813a:	4621      	mov	r1, r4
 800813c:	f000 f892 	bl	8008264 <__kernel_rem_pio2f>
 8008140:	2e00      	cmp	r6, #0
 8008142:	f6bf af1c 	bge.w	8007f7e <__ieee754_rem_pio2f+0x5a>
 8008146:	edd4 7a00 	vldr	s15, [r4]
 800814a:	eef1 7a67 	vneg.f32	s15, s15
 800814e:	edc4 7a00 	vstr	s15, [r4]
 8008152:	edd4 7a01 	vldr	s15, [r4, #4]
 8008156:	eef1 7a67 	vneg.f32	s15, s15
 800815a:	edc4 7a01 	vstr	s15, [r4, #4]
 800815e:	e779      	b.n	8008054 <__ieee754_rem_pio2f+0x130>
 8008160:	2303      	movs	r3, #3
 8008162:	e7e5      	b.n	8008130 <__ieee754_rem_pio2f+0x20c>
 8008164:	3f490fd8 	.word	0x3f490fd8
 8008168:	4016cbe3 	.word	0x4016cbe3
 800816c:	3fc90f80 	.word	0x3fc90f80
 8008170:	3fc90fd0 	.word	0x3fc90fd0
 8008174:	37354443 	.word	0x37354443
 8008178:	37354400 	.word	0x37354400
 800817c:	2e85a308 	.word	0x2e85a308
 8008180:	43490f80 	.word	0x43490f80
 8008184:	3f22f984 	.word	0x3f22f984
 8008188:	0800bb6c 	.word	0x0800bb6c
 800818c:	2e85a300 	.word	0x2e85a300
 8008190:	248d3132 	.word	0x248d3132
 8008194:	43800000 	.word	0x43800000
 8008198:	0800bbec 	.word	0x0800bbec

0800819c <__ieee754_sqrtf>:
 800819c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80081a0:	4770      	bx	lr
	...

080081a4 <__kernel_cosf>:
 80081a4:	ee10 3a10 	vmov	r3, s0
 80081a8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80081ac:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 80081b0:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 80081b4:	da05      	bge.n	80081c2 <__kernel_cosf+0x1e>
 80081b6:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80081ba:	ee17 2a90 	vmov	r2, s15
 80081be:	2a00      	cmp	r2, #0
 80081c0:	d03d      	beq.n	800823e <__kernel_cosf+0x9a>
 80081c2:	ee60 5a00 	vmul.f32	s11, s0, s0
 80081c6:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8008244 <__kernel_cosf+0xa0>
 80081ca:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8008248 <__kernel_cosf+0xa4>
 80081ce:	eddf 6a1f 	vldr	s13, [pc, #124]	; 800824c <__kernel_cosf+0xa8>
 80081d2:	4a1f      	ldr	r2, [pc, #124]	; (8008250 <__kernel_cosf+0xac>)
 80081d4:	eea5 7aa7 	vfma.f32	s14, s11, s15
 80081d8:	4293      	cmp	r3, r2
 80081da:	eddf 7a1e 	vldr	s15, [pc, #120]	; 8008254 <__kernel_cosf+0xb0>
 80081de:	eee7 7a25 	vfma.f32	s15, s14, s11
 80081e2:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 8008258 <__kernel_cosf+0xb4>
 80081e6:	eea7 7aa5 	vfma.f32	s14, s15, s11
 80081ea:	eddf 7a1c 	vldr	s15, [pc, #112]	; 800825c <__kernel_cosf+0xb8>
 80081ee:	eee7 7a25 	vfma.f32	s15, s14, s11
 80081f2:	eeb0 7a66 	vmov.f32	s14, s13
 80081f6:	eea7 7aa5 	vfma.f32	s14, s15, s11
 80081fa:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 80081fe:	ee65 7aa6 	vmul.f32	s15, s11, s13
 8008202:	ee67 6a25 	vmul.f32	s13, s14, s11
 8008206:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 800820a:	eea5 7aa6 	vfma.f32	s14, s11, s13
 800820e:	dc04      	bgt.n	800821a <__kernel_cosf+0x76>
 8008210:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8008214:	ee36 0a47 	vsub.f32	s0, s12, s14
 8008218:	4770      	bx	lr
 800821a:	4a11      	ldr	r2, [pc, #68]	; (8008260 <__kernel_cosf+0xbc>)
 800821c:	4293      	cmp	r3, r2
 800821e:	bfda      	itte	le
 8008220:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 8008224:	ee06 3a90 	vmovle	s13, r3
 8008228:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 800822c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8008230:	ee36 0a66 	vsub.f32	s0, s12, s13
 8008234:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008238:	ee30 0a67 	vsub.f32	s0, s0, s15
 800823c:	4770      	bx	lr
 800823e:	eeb0 0a46 	vmov.f32	s0, s12
 8008242:	4770      	bx	lr
 8008244:	ad47d74e 	.word	0xad47d74e
 8008248:	310f74f6 	.word	0x310f74f6
 800824c:	3d2aaaab 	.word	0x3d2aaaab
 8008250:	3e999999 	.word	0x3e999999
 8008254:	b493f27c 	.word	0xb493f27c
 8008258:	37d00d01 	.word	0x37d00d01
 800825c:	bab60b61 	.word	0xbab60b61
 8008260:	3f480000 	.word	0x3f480000

08008264 <__kernel_rem_pio2f>:
 8008264:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008268:	ed2d 8b04 	vpush	{d8-d9}
 800826c:	b0d9      	sub	sp, #356	; 0x164
 800826e:	4688      	mov	r8, r1
 8008270:	9002      	str	r0, [sp, #8]
 8008272:	49bb      	ldr	r1, [pc, #748]	; (8008560 <__kernel_rem_pio2f+0x2fc>)
 8008274:	9866      	ldr	r0, [sp, #408]	; 0x198
 8008276:	9301      	str	r3, [sp, #4]
 8008278:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 800827c:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 8008280:	1e59      	subs	r1, r3, #1
 8008282:	1d13      	adds	r3, r2, #4
 8008284:	db27      	blt.n	80082d6 <__kernel_rem_pio2f+0x72>
 8008286:	f1b2 0b03 	subs.w	fp, r2, #3
 800828a:	bf48      	it	mi
 800828c:	f102 0b04 	addmi.w	fp, r2, #4
 8008290:	ea4f 00eb 	mov.w	r0, fp, asr #3
 8008294:	1c45      	adds	r5, r0, #1
 8008296:	00ec      	lsls	r4, r5, #3
 8008298:	1a47      	subs	r7, r0, r1
 800829a:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 8008570 <__kernel_rem_pio2f+0x30c>
 800829e:	9403      	str	r4, [sp, #12]
 80082a0:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 80082a4:	eb0a 0c01 	add.w	ip, sl, r1
 80082a8:	ae1c      	add	r6, sp, #112	; 0x70
 80082aa:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 80082ae:	2400      	movs	r4, #0
 80082b0:	4564      	cmp	r4, ip
 80082b2:	dd12      	ble.n	80082da <__kernel_rem_pio2f+0x76>
 80082b4:	9b01      	ldr	r3, [sp, #4]
 80082b6:	ac1c      	add	r4, sp, #112	; 0x70
 80082b8:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 80082bc:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 80082c0:	f04f 0c00 	mov.w	ip, #0
 80082c4:	45d4      	cmp	ip, sl
 80082c6:	dc27      	bgt.n	8008318 <__kernel_rem_pio2f+0xb4>
 80082c8:	f8dd 9008 	ldr.w	r9, [sp, #8]
 80082cc:	eddf 7aa8 	vldr	s15, [pc, #672]	; 8008570 <__kernel_rem_pio2f+0x30c>
 80082d0:	4627      	mov	r7, r4
 80082d2:	2600      	movs	r6, #0
 80082d4:	e016      	b.n	8008304 <__kernel_rem_pio2f+0xa0>
 80082d6:	2000      	movs	r0, #0
 80082d8:	e7dc      	b.n	8008294 <__kernel_rem_pio2f+0x30>
 80082da:	42e7      	cmn	r7, r4
 80082dc:	bf5d      	ittte	pl
 80082de:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 80082e2:	ee07 3a90 	vmovpl	s15, r3
 80082e6:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 80082ea:	eef0 7a47 	vmovmi.f32	s15, s14
 80082ee:	ece6 7a01 	vstmia	r6!, {s15}
 80082f2:	3401      	adds	r4, #1
 80082f4:	e7dc      	b.n	80082b0 <__kernel_rem_pio2f+0x4c>
 80082f6:	ecf9 6a01 	vldmia	r9!, {s13}
 80082fa:	ed97 7a00 	vldr	s14, [r7]
 80082fe:	eee6 7a87 	vfma.f32	s15, s13, s14
 8008302:	3601      	adds	r6, #1
 8008304:	428e      	cmp	r6, r1
 8008306:	f1a7 0704 	sub.w	r7, r7, #4
 800830a:	ddf4      	ble.n	80082f6 <__kernel_rem_pio2f+0x92>
 800830c:	eceb 7a01 	vstmia	fp!, {s15}
 8008310:	f10c 0c01 	add.w	ip, ip, #1
 8008314:	3404      	adds	r4, #4
 8008316:	e7d5      	b.n	80082c4 <__kernel_rem_pio2f+0x60>
 8008318:	ab08      	add	r3, sp, #32
 800831a:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 800831e:	eddf 8a93 	vldr	s17, [pc, #588]	; 800856c <__kernel_rem_pio2f+0x308>
 8008322:	ed9f 9a91 	vldr	s18, [pc, #580]	; 8008568 <__kernel_rem_pio2f+0x304>
 8008326:	9304      	str	r3, [sp, #16]
 8008328:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 800832c:	4656      	mov	r6, sl
 800832e:	00b3      	lsls	r3, r6, #2
 8008330:	9305      	str	r3, [sp, #20]
 8008332:	ab58      	add	r3, sp, #352	; 0x160
 8008334:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 8008338:	ac08      	add	r4, sp, #32
 800833a:	ab44      	add	r3, sp, #272	; 0x110
 800833c:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 8008340:	46a4      	mov	ip, r4
 8008342:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 8008346:	4637      	mov	r7, r6
 8008348:	2f00      	cmp	r7, #0
 800834a:	f1a0 0004 	sub.w	r0, r0, #4
 800834e:	dc4f      	bgt.n	80083f0 <__kernel_rem_pio2f+0x18c>
 8008350:	4628      	mov	r0, r5
 8008352:	e9cd 1206 	strd	r1, r2, [sp, #24]
 8008356:	f000 fb61 	bl	8008a1c <scalbnf>
 800835a:	eeb0 8a40 	vmov.f32	s16, s0
 800835e:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8008362:	ee28 0a00 	vmul.f32	s0, s16, s0
 8008366:	f000 fb17 	bl	8008998 <floorf>
 800836a:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800836e:	eea0 8a67 	vfms.f32	s16, s0, s15
 8008372:	2d00      	cmp	r5, #0
 8008374:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8008378:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800837c:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8008380:	ee17 9a90 	vmov	r9, s15
 8008384:	ee38 8a40 	vsub.f32	s16, s16, s0
 8008388:	dd44      	ble.n	8008414 <__kernel_rem_pio2f+0x1b0>
 800838a:	f106 3cff 	add.w	ip, r6, #4294967295
 800838e:	ab08      	add	r3, sp, #32
 8008390:	f1c5 0e08 	rsb	lr, r5, #8
 8008394:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 8008398:	fa47 f00e 	asr.w	r0, r7, lr
 800839c:	4481      	add	r9, r0
 800839e:	fa00 f00e 	lsl.w	r0, r0, lr
 80083a2:	1a3f      	subs	r7, r7, r0
 80083a4:	f1c5 0007 	rsb	r0, r5, #7
 80083a8:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 80083ac:	4107      	asrs	r7, r0
 80083ae:	2f00      	cmp	r7, #0
 80083b0:	dd3f      	ble.n	8008432 <__kernel_rem_pio2f+0x1ce>
 80083b2:	f04f 0e00 	mov.w	lr, #0
 80083b6:	f109 0901 	add.w	r9, r9, #1
 80083ba:	4673      	mov	r3, lr
 80083bc:	4576      	cmp	r6, lr
 80083be:	dc6b      	bgt.n	8008498 <__kernel_rem_pio2f+0x234>
 80083c0:	2d00      	cmp	r5, #0
 80083c2:	dd04      	ble.n	80083ce <__kernel_rem_pio2f+0x16a>
 80083c4:	2d01      	cmp	r5, #1
 80083c6:	d078      	beq.n	80084ba <__kernel_rem_pio2f+0x256>
 80083c8:	2d02      	cmp	r5, #2
 80083ca:	f000 8081 	beq.w	80084d0 <__kernel_rem_pio2f+0x26c>
 80083ce:	2f02      	cmp	r7, #2
 80083d0:	d12f      	bne.n	8008432 <__kernel_rem_pio2f+0x1ce>
 80083d2:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80083d6:	ee30 8a48 	vsub.f32	s16, s0, s16
 80083da:	b353      	cbz	r3, 8008432 <__kernel_rem_pio2f+0x1ce>
 80083dc:	4628      	mov	r0, r5
 80083de:	e9cd 1206 	strd	r1, r2, [sp, #24]
 80083e2:	f000 fb1b 	bl	8008a1c <scalbnf>
 80083e6:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 80083ea:	ee38 8a40 	vsub.f32	s16, s16, s0
 80083ee:	e020      	b.n	8008432 <__kernel_rem_pio2f+0x1ce>
 80083f0:	ee60 7a28 	vmul.f32	s15, s0, s17
 80083f4:	3f01      	subs	r7, #1
 80083f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80083fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80083fe:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8008402:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8008406:	ecac 0a01 	vstmia	ip!, {s0}
 800840a:	ed90 0a00 	vldr	s0, [r0]
 800840e:	ee37 0a80 	vadd.f32	s0, s15, s0
 8008412:	e799      	b.n	8008348 <__kernel_rem_pio2f+0xe4>
 8008414:	d105      	bne.n	8008422 <__kernel_rem_pio2f+0x1be>
 8008416:	1e70      	subs	r0, r6, #1
 8008418:	ab08      	add	r3, sp, #32
 800841a:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 800841e:	11ff      	asrs	r7, r7, #7
 8008420:	e7c5      	b.n	80083ae <__kernel_rem_pio2f+0x14a>
 8008422:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8008426:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800842a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800842e:	da31      	bge.n	8008494 <__kernel_rem_pio2f+0x230>
 8008430:	2700      	movs	r7, #0
 8008432:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8008436:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800843a:	f040 809b 	bne.w	8008574 <__kernel_rem_pio2f+0x310>
 800843e:	1e74      	subs	r4, r6, #1
 8008440:	46a4      	mov	ip, r4
 8008442:	2000      	movs	r0, #0
 8008444:	45d4      	cmp	ip, sl
 8008446:	da4a      	bge.n	80084de <__kernel_rem_pio2f+0x27a>
 8008448:	2800      	cmp	r0, #0
 800844a:	d07a      	beq.n	8008542 <__kernel_rem_pio2f+0x2de>
 800844c:	ab08      	add	r3, sp, #32
 800844e:	3d08      	subs	r5, #8
 8008450:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8008454:	2b00      	cmp	r3, #0
 8008456:	f000 8081 	beq.w	800855c <__kernel_rem_pio2f+0x2f8>
 800845a:	4628      	mov	r0, r5
 800845c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8008460:	00a5      	lsls	r5, r4, #2
 8008462:	f000 fadb 	bl	8008a1c <scalbnf>
 8008466:	aa44      	add	r2, sp, #272	; 0x110
 8008468:	1d2b      	adds	r3, r5, #4
 800846a:	ed9f 7a40 	vldr	s14, [pc, #256]	; 800856c <__kernel_rem_pio2f+0x308>
 800846e:	18d1      	adds	r1, r2, r3
 8008470:	4622      	mov	r2, r4
 8008472:	2a00      	cmp	r2, #0
 8008474:	f280 80ae 	bge.w	80085d4 <__kernel_rem_pio2f+0x370>
 8008478:	4622      	mov	r2, r4
 800847a:	2a00      	cmp	r2, #0
 800847c:	f2c0 80cc 	blt.w	8008618 <__kernel_rem_pio2f+0x3b4>
 8008480:	a944      	add	r1, sp, #272	; 0x110
 8008482:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 8008486:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 8008564 <__kernel_rem_pio2f+0x300>
 800848a:	eddf 7a39 	vldr	s15, [pc, #228]	; 8008570 <__kernel_rem_pio2f+0x30c>
 800848e:	2000      	movs	r0, #0
 8008490:	1aa1      	subs	r1, r4, r2
 8008492:	e0b6      	b.n	8008602 <__kernel_rem_pio2f+0x39e>
 8008494:	2702      	movs	r7, #2
 8008496:	e78c      	b.n	80083b2 <__kernel_rem_pio2f+0x14e>
 8008498:	6820      	ldr	r0, [r4, #0]
 800849a:	b94b      	cbnz	r3, 80084b0 <__kernel_rem_pio2f+0x24c>
 800849c:	b118      	cbz	r0, 80084a6 <__kernel_rem_pio2f+0x242>
 800849e:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 80084a2:	6020      	str	r0, [r4, #0]
 80084a4:	2001      	movs	r0, #1
 80084a6:	f10e 0e01 	add.w	lr, lr, #1
 80084aa:	3404      	adds	r4, #4
 80084ac:	4603      	mov	r3, r0
 80084ae:	e785      	b.n	80083bc <__kernel_rem_pio2f+0x158>
 80084b0:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 80084b4:	6020      	str	r0, [r4, #0]
 80084b6:	4618      	mov	r0, r3
 80084b8:	e7f5      	b.n	80084a6 <__kernel_rem_pio2f+0x242>
 80084ba:	1e74      	subs	r4, r6, #1
 80084bc:	a808      	add	r0, sp, #32
 80084be:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 80084c2:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 80084c6:	f10d 0c20 	add.w	ip, sp, #32
 80084ca:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 80084ce:	e77e      	b.n	80083ce <__kernel_rem_pio2f+0x16a>
 80084d0:	1e74      	subs	r4, r6, #1
 80084d2:	a808      	add	r0, sp, #32
 80084d4:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 80084d8:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 80084dc:	e7f3      	b.n	80084c6 <__kernel_rem_pio2f+0x262>
 80084de:	ab08      	add	r3, sp, #32
 80084e0:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 80084e4:	f10c 3cff 	add.w	ip, ip, #4294967295
 80084e8:	4318      	orrs	r0, r3
 80084ea:	e7ab      	b.n	8008444 <__kernel_rem_pio2f+0x1e0>
 80084ec:	f10c 0c01 	add.w	ip, ip, #1
 80084f0:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 80084f4:	2c00      	cmp	r4, #0
 80084f6:	d0f9      	beq.n	80084ec <__kernel_rem_pio2f+0x288>
 80084f8:	9b05      	ldr	r3, [sp, #20]
 80084fa:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 80084fe:	eb0d 0003 	add.w	r0, sp, r3
 8008502:	9b01      	ldr	r3, [sp, #4]
 8008504:	18f4      	adds	r4, r6, r3
 8008506:	ab1c      	add	r3, sp, #112	; 0x70
 8008508:	1c77      	adds	r7, r6, #1
 800850a:	384c      	subs	r0, #76	; 0x4c
 800850c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008510:	4466      	add	r6, ip
 8008512:	42be      	cmp	r6, r7
 8008514:	f6ff af0b 	blt.w	800832e <__kernel_rem_pio2f+0xca>
 8008518:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 800851c:	f8dd e008 	ldr.w	lr, [sp, #8]
 8008520:	ee07 3a90 	vmov	s15, r3
 8008524:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8008528:	f04f 0c00 	mov.w	ip, #0
 800852c:	ece4 7a01 	vstmia	r4!, {s15}
 8008530:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8008570 <__kernel_rem_pio2f+0x30c>
 8008534:	46a1      	mov	r9, r4
 8008536:	458c      	cmp	ip, r1
 8008538:	dd07      	ble.n	800854a <__kernel_rem_pio2f+0x2e6>
 800853a:	ece0 7a01 	vstmia	r0!, {s15}
 800853e:	3701      	adds	r7, #1
 8008540:	e7e7      	b.n	8008512 <__kernel_rem_pio2f+0x2ae>
 8008542:	9804      	ldr	r0, [sp, #16]
 8008544:	f04f 0c01 	mov.w	ip, #1
 8008548:	e7d2      	b.n	80084f0 <__kernel_rem_pio2f+0x28c>
 800854a:	ecfe 6a01 	vldmia	lr!, {s13}
 800854e:	ed39 7a01 	vldmdb	r9!, {s14}
 8008552:	f10c 0c01 	add.w	ip, ip, #1
 8008556:	eee6 7a87 	vfma.f32	s15, s13, s14
 800855a:	e7ec      	b.n	8008536 <__kernel_rem_pio2f+0x2d2>
 800855c:	3c01      	subs	r4, #1
 800855e:	e775      	b.n	800844c <__kernel_rem_pio2f+0x1e8>
 8008560:	0800bf30 	.word	0x0800bf30
 8008564:	0800bf04 	.word	0x0800bf04
 8008568:	43800000 	.word	0x43800000
 800856c:	3b800000 	.word	0x3b800000
 8008570:	00000000 	.word	0x00000000
 8008574:	9b03      	ldr	r3, [sp, #12]
 8008576:	eeb0 0a48 	vmov.f32	s0, s16
 800857a:	1a98      	subs	r0, r3, r2
 800857c:	f000 fa4e 	bl	8008a1c <scalbnf>
 8008580:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 8008568 <__kernel_rem_pio2f+0x304>
 8008584:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8008588:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800858c:	db19      	blt.n	80085c2 <__kernel_rem_pio2f+0x35e>
 800858e:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800856c <__kernel_rem_pio2f+0x308>
 8008592:	ee60 7a27 	vmul.f32	s15, s0, s15
 8008596:	aa08      	add	r2, sp, #32
 8008598:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800859c:	1c74      	adds	r4, r6, #1
 800859e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80085a2:	3508      	adds	r5, #8
 80085a4:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80085a8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80085ac:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80085b0:	ee10 3a10 	vmov	r3, s0
 80085b4:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 80085b8:	ee17 3a90 	vmov	r3, s15
 80085bc:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 80085c0:	e74b      	b.n	800845a <__kernel_rem_pio2f+0x1f6>
 80085c2:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80085c6:	aa08      	add	r2, sp, #32
 80085c8:	ee10 3a10 	vmov	r3, s0
 80085cc:	4634      	mov	r4, r6
 80085ce:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 80085d2:	e742      	b.n	800845a <__kernel_rem_pio2f+0x1f6>
 80085d4:	a808      	add	r0, sp, #32
 80085d6:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 80085da:	9001      	str	r0, [sp, #4]
 80085dc:	ee07 0a90 	vmov	s15, r0
 80085e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80085e4:	3a01      	subs	r2, #1
 80085e6:	ee67 7a80 	vmul.f32	s15, s15, s0
 80085ea:	ee20 0a07 	vmul.f32	s0, s0, s14
 80085ee:	ed61 7a01 	vstmdb	r1!, {s15}
 80085f2:	e73e      	b.n	8008472 <__kernel_rem_pio2f+0x20e>
 80085f4:	ecfc 6a01 	vldmia	ip!, {s13}
 80085f8:	ecb6 7a01 	vldmia	r6!, {s14}
 80085fc:	eee6 7a87 	vfma.f32	s15, s13, s14
 8008600:	3001      	adds	r0, #1
 8008602:	4550      	cmp	r0, sl
 8008604:	dc01      	bgt.n	800860a <__kernel_rem_pio2f+0x3a6>
 8008606:	4288      	cmp	r0, r1
 8008608:	ddf4      	ble.n	80085f4 <__kernel_rem_pio2f+0x390>
 800860a:	a858      	add	r0, sp, #352	; 0x160
 800860c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008610:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 8008614:	3a01      	subs	r2, #1
 8008616:	e730      	b.n	800847a <__kernel_rem_pio2f+0x216>
 8008618:	9a66      	ldr	r2, [sp, #408]	; 0x198
 800861a:	2a02      	cmp	r2, #2
 800861c:	dc09      	bgt.n	8008632 <__kernel_rem_pio2f+0x3ce>
 800861e:	2a00      	cmp	r2, #0
 8008620:	dc2a      	bgt.n	8008678 <__kernel_rem_pio2f+0x414>
 8008622:	d043      	beq.n	80086ac <__kernel_rem_pio2f+0x448>
 8008624:	f009 0007 	and.w	r0, r9, #7
 8008628:	b059      	add	sp, #356	; 0x164
 800862a:	ecbd 8b04 	vpop	{d8-d9}
 800862e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008632:	9b66      	ldr	r3, [sp, #408]	; 0x198
 8008634:	2b03      	cmp	r3, #3
 8008636:	d1f5      	bne.n	8008624 <__kernel_rem_pio2f+0x3c0>
 8008638:	ab30      	add	r3, sp, #192	; 0xc0
 800863a:	442b      	add	r3, r5
 800863c:	461a      	mov	r2, r3
 800863e:	4619      	mov	r1, r3
 8008640:	4620      	mov	r0, r4
 8008642:	2800      	cmp	r0, #0
 8008644:	f1a1 0104 	sub.w	r1, r1, #4
 8008648:	dc51      	bgt.n	80086ee <__kernel_rem_pio2f+0x48a>
 800864a:	4621      	mov	r1, r4
 800864c:	2901      	cmp	r1, #1
 800864e:	f1a2 0204 	sub.w	r2, r2, #4
 8008652:	dc5c      	bgt.n	800870e <__kernel_rem_pio2f+0x4aa>
 8008654:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 8008570 <__kernel_rem_pio2f+0x30c>
 8008658:	3304      	adds	r3, #4
 800865a:	2c01      	cmp	r4, #1
 800865c:	dc67      	bgt.n	800872e <__kernel_rem_pio2f+0x4ca>
 800865e:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 8008662:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 8008666:	2f00      	cmp	r7, #0
 8008668:	d167      	bne.n	800873a <__kernel_rem_pio2f+0x4d6>
 800866a:	edc8 6a00 	vstr	s13, [r8]
 800866e:	ed88 7a01 	vstr	s14, [r8, #4]
 8008672:	edc8 7a02 	vstr	s15, [r8, #8]
 8008676:	e7d5      	b.n	8008624 <__kernel_rem_pio2f+0x3c0>
 8008678:	aa30      	add	r2, sp, #192	; 0xc0
 800867a:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 8008570 <__kernel_rem_pio2f+0x30c>
 800867e:	4413      	add	r3, r2
 8008680:	4622      	mov	r2, r4
 8008682:	2a00      	cmp	r2, #0
 8008684:	da24      	bge.n	80086d0 <__kernel_rem_pio2f+0x46c>
 8008686:	b34f      	cbz	r7, 80086dc <__kernel_rem_pio2f+0x478>
 8008688:	eef1 7a47 	vneg.f32	s15, s14
 800868c:	edc8 7a00 	vstr	s15, [r8]
 8008690:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 8008694:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008698:	aa31      	add	r2, sp, #196	; 0xc4
 800869a:	2301      	movs	r3, #1
 800869c:	429c      	cmp	r4, r3
 800869e:	da20      	bge.n	80086e2 <__kernel_rem_pio2f+0x47e>
 80086a0:	b10f      	cbz	r7, 80086a6 <__kernel_rem_pio2f+0x442>
 80086a2:	eef1 7a67 	vneg.f32	s15, s15
 80086a6:	edc8 7a01 	vstr	s15, [r8, #4]
 80086aa:	e7bb      	b.n	8008624 <__kernel_rem_pio2f+0x3c0>
 80086ac:	aa30      	add	r2, sp, #192	; 0xc0
 80086ae:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 8008570 <__kernel_rem_pio2f+0x30c>
 80086b2:	4413      	add	r3, r2
 80086b4:	2c00      	cmp	r4, #0
 80086b6:	da05      	bge.n	80086c4 <__kernel_rem_pio2f+0x460>
 80086b8:	b10f      	cbz	r7, 80086be <__kernel_rem_pio2f+0x45a>
 80086ba:	eef1 7a67 	vneg.f32	s15, s15
 80086be:	edc8 7a00 	vstr	s15, [r8]
 80086c2:	e7af      	b.n	8008624 <__kernel_rem_pio2f+0x3c0>
 80086c4:	ed33 7a01 	vldmdb	r3!, {s14}
 80086c8:	3c01      	subs	r4, #1
 80086ca:	ee77 7a87 	vadd.f32	s15, s15, s14
 80086ce:	e7f1      	b.n	80086b4 <__kernel_rem_pio2f+0x450>
 80086d0:	ed73 7a01 	vldmdb	r3!, {s15}
 80086d4:	3a01      	subs	r2, #1
 80086d6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80086da:	e7d2      	b.n	8008682 <__kernel_rem_pio2f+0x41e>
 80086dc:	eef0 7a47 	vmov.f32	s15, s14
 80086e0:	e7d4      	b.n	800868c <__kernel_rem_pio2f+0x428>
 80086e2:	ecb2 7a01 	vldmia	r2!, {s14}
 80086e6:	3301      	adds	r3, #1
 80086e8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80086ec:	e7d6      	b.n	800869c <__kernel_rem_pio2f+0x438>
 80086ee:	edd1 7a00 	vldr	s15, [r1]
 80086f2:	edd1 6a01 	vldr	s13, [r1, #4]
 80086f6:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80086fa:	3801      	subs	r0, #1
 80086fc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008700:	ed81 7a00 	vstr	s14, [r1]
 8008704:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008708:	edc1 7a01 	vstr	s15, [r1, #4]
 800870c:	e799      	b.n	8008642 <__kernel_rem_pio2f+0x3de>
 800870e:	edd2 7a00 	vldr	s15, [r2]
 8008712:	edd2 6a01 	vldr	s13, [r2, #4]
 8008716:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800871a:	3901      	subs	r1, #1
 800871c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8008720:	ed82 7a00 	vstr	s14, [r2]
 8008724:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8008728:	edc2 7a01 	vstr	s15, [r2, #4]
 800872c:	e78e      	b.n	800864c <__kernel_rem_pio2f+0x3e8>
 800872e:	ed33 7a01 	vldmdb	r3!, {s14}
 8008732:	3c01      	subs	r4, #1
 8008734:	ee77 7a87 	vadd.f32	s15, s15, s14
 8008738:	e78f      	b.n	800865a <__kernel_rem_pio2f+0x3f6>
 800873a:	eef1 6a66 	vneg.f32	s13, s13
 800873e:	eeb1 7a47 	vneg.f32	s14, s14
 8008742:	edc8 6a00 	vstr	s13, [r8]
 8008746:	ed88 7a01 	vstr	s14, [r8, #4]
 800874a:	eef1 7a67 	vneg.f32	s15, s15
 800874e:	e790      	b.n	8008672 <__kernel_rem_pio2f+0x40e>

08008750 <__kernel_sinf>:
 8008750:	ee10 3a10 	vmov	r3, s0
 8008754:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008758:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800875c:	da04      	bge.n	8008768 <__kernel_sinf+0x18>
 800875e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8008762:	ee17 3a90 	vmov	r3, s15
 8008766:	b35b      	cbz	r3, 80087c0 <__kernel_sinf+0x70>
 8008768:	ee20 7a00 	vmul.f32	s14, s0, s0
 800876c:	eddf 7a15 	vldr	s15, [pc, #84]	; 80087c4 <__kernel_sinf+0x74>
 8008770:	ed9f 6a15 	vldr	s12, [pc, #84]	; 80087c8 <__kernel_sinf+0x78>
 8008774:	eea7 6a27 	vfma.f32	s12, s14, s15
 8008778:	eddf 7a14 	vldr	s15, [pc, #80]	; 80087cc <__kernel_sinf+0x7c>
 800877c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8008780:	ed9f 6a13 	vldr	s12, [pc, #76]	; 80087d0 <__kernel_sinf+0x80>
 8008784:	eea7 6a87 	vfma.f32	s12, s15, s14
 8008788:	eddf 7a12 	vldr	s15, [pc, #72]	; 80087d4 <__kernel_sinf+0x84>
 800878c:	ee60 6a07 	vmul.f32	s13, s0, s14
 8008790:	eee6 7a07 	vfma.f32	s15, s12, s14
 8008794:	b930      	cbnz	r0, 80087a4 <__kernel_sinf+0x54>
 8008796:	ed9f 6a10 	vldr	s12, [pc, #64]	; 80087d8 <__kernel_sinf+0x88>
 800879a:	eea7 6a27 	vfma.f32	s12, s14, s15
 800879e:	eea6 0a26 	vfma.f32	s0, s12, s13
 80087a2:	4770      	bx	lr
 80087a4:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80087a8:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80087ac:	eee0 7a86 	vfma.f32	s15, s1, s12
 80087b0:	eed7 0a87 	vfnms.f32	s1, s15, s14
 80087b4:	eddf 7a09 	vldr	s15, [pc, #36]	; 80087dc <__kernel_sinf+0x8c>
 80087b8:	eee6 0aa7 	vfma.f32	s1, s13, s15
 80087bc:	ee30 0a60 	vsub.f32	s0, s0, s1
 80087c0:	4770      	bx	lr
 80087c2:	bf00      	nop
 80087c4:	2f2ec9d3 	.word	0x2f2ec9d3
 80087c8:	b2d72f34 	.word	0xb2d72f34
 80087cc:	3638ef1b 	.word	0x3638ef1b
 80087d0:	b9500d01 	.word	0xb9500d01
 80087d4:	3c088889 	.word	0x3c088889
 80087d8:	be2aaaab 	.word	0xbe2aaaab
 80087dc:	3e2aaaab 	.word	0x3e2aaaab

080087e0 <atanf>:
 80087e0:	b538      	push	{r3, r4, r5, lr}
 80087e2:	ee10 5a10 	vmov	r5, s0
 80087e6:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 80087ea:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 80087ee:	eef0 7a40 	vmov.f32	s15, s0
 80087f2:	db10      	blt.n	8008816 <atanf+0x36>
 80087f4:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 80087f8:	dd04      	ble.n	8008804 <atanf+0x24>
 80087fa:	ee70 7a00 	vadd.f32	s15, s0, s0
 80087fe:	eeb0 0a67 	vmov.f32	s0, s15
 8008802:	bd38      	pop	{r3, r4, r5, pc}
 8008804:	eddf 7a4d 	vldr	s15, [pc, #308]	; 800893c <atanf+0x15c>
 8008808:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 8008940 <atanf+0x160>
 800880c:	2d00      	cmp	r5, #0
 800880e:	bfd8      	it	le
 8008810:	eef0 7a40 	vmovle.f32	s15, s0
 8008814:	e7f3      	b.n	80087fe <atanf+0x1e>
 8008816:	4b4b      	ldr	r3, [pc, #300]	; (8008944 <atanf+0x164>)
 8008818:	429c      	cmp	r4, r3
 800881a:	dc10      	bgt.n	800883e <atanf+0x5e>
 800881c:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 8008820:	da0a      	bge.n	8008838 <atanf+0x58>
 8008822:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8008948 <atanf+0x168>
 8008826:	ee30 7a07 	vadd.f32	s14, s0, s14
 800882a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800882e:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8008832:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008836:	dce2      	bgt.n	80087fe <atanf+0x1e>
 8008838:	f04f 33ff 	mov.w	r3, #4294967295
 800883c:	e013      	b.n	8008866 <atanf+0x86>
 800883e:	f000 f8a3 	bl	8008988 <fabsf>
 8008842:	4b42      	ldr	r3, [pc, #264]	; (800894c <atanf+0x16c>)
 8008844:	429c      	cmp	r4, r3
 8008846:	dc4f      	bgt.n	80088e8 <atanf+0x108>
 8008848:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 800884c:	429c      	cmp	r4, r3
 800884e:	dc41      	bgt.n	80088d4 <atanf+0xf4>
 8008850:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8008854:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8008858:	eea0 7a27 	vfma.f32	s14, s0, s15
 800885c:	2300      	movs	r3, #0
 800885e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8008862:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8008866:	1c5a      	adds	r2, r3, #1
 8008868:	ee27 6aa7 	vmul.f32	s12, s15, s15
 800886c:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8008950 <atanf+0x170>
 8008870:	eddf 5a38 	vldr	s11, [pc, #224]	; 8008954 <atanf+0x174>
 8008874:	ed9f 5a38 	vldr	s10, [pc, #224]	; 8008958 <atanf+0x178>
 8008878:	ee66 6a06 	vmul.f32	s13, s12, s12
 800887c:	eee6 5a87 	vfma.f32	s11, s13, s14
 8008880:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800895c <atanf+0x17c>
 8008884:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8008888:	eddf 5a35 	vldr	s11, [pc, #212]	; 8008960 <atanf+0x180>
 800888c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8008890:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8008964 <atanf+0x184>
 8008894:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8008898:	eddf 5a33 	vldr	s11, [pc, #204]	; 8008968 <atanf+0x188>
 800889c:	eee7 5a26 	vfma.f32	s11, s14, s13
 80088a0:	ed9f 7a32 	vldr	s14, [pc, #200]	; 800896c <atanf+0x18c>
 80088a4:	eea6 5a87 	vfma.f32	s10, s13, s14
 80088a8:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8008970 <atanf+0x190>
 80088ac:	eea5 7a26 	vfma.f32	s14, s10, s13
 80088b0:	ed9f 5a30 	vldr	s10, [pc, #192]	; 8008974 <atanf+0x194>
 80088b4:	eea7 5a26 	vfma.f32	s10, s14, s13
 80088b8:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8008978 <atanf+0x198>
 80088bc:	eea5 7a26 	vfma.f32	s14, s10, s13
 80088c0:	ee27 7a26 	vmul.f32	s14, s14, s13
 80088c4:	eea5 7a86 	vfma.f32	s14, s11, s12
 80088c8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80088cc:	d121      	bne.n	8008912 <atanf+0x132>
 80088ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80088d2:	e794      	b.n	80087fe <atanf+0x1e>
 80088d4:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80088d8:	ee30 7a67 	vsub.f32	s14, s0, s15
 80088dc:	ee30 0a27 	vadd.f32	s0, s0, s15
 80088e0:	2301      	movs	r3, #1
 80088e2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80088e6:	e7be      	b.n	8008866 <atanf+0x86>
 80088e8:	4b24      	ldr	r3, [pc, #144]	; (800897c <atanf+0x19c>)
 80088ea:	429c      	cmp	r4, r3
 80088ec:	dc0b      	bgt.n	8008906 <atanf+0x126>
 80088ee:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 80088f2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80088f6:	eea0 7a27 	vfma.f32	s14, s0, s15
 80088fa:	2302      	movs	r3, #2
 80088fc:	ee70 6a67 	vsub.f32	s13, s0, s15
 8008900:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8008904:	e7af      	b.n	8008866 <atanf+0x86>
 8008906:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800890a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 800890e:	2303      	movs	r3, #3
 8008910:	e7a9      	b.n	8008866 <atanf+0x86>
 8008912:	4a1b      	ldr	r2, [pc, #108]	; (8008980 <atanf+0x1a0>)
 8008914:	491b      	ldr	r1, [pc, #108]	; (8008984 <atanf+0x1a4>)
 8008916:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800891a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800891e:	ed93 0a00 	vldr	s0, [r3]
 8008922:	ee37 7a40 	vsub.f32	s14, s14, s0
 8008926:	ed92 0a00 	vldr	s0, [r2]
 800892a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800892e:	2d00      	cmp	r5, #0
 8008930:	ee70 7a67 	vsub.f32	s15, s0, s15
 8008934:	bfb8      	it	lt
 8008936:	eef1 7a67 	vneglt.f32	s15, s15
 800893a:	e760      	b.n	80087fe <atanf+0x1e>
 800893c:	3fc90fdb 	.word	0x3fc90fdb
 8008940:	bfc90fdb 	.word	0xbfc90fdb
 8008944:	3edfffff 	.word	0x3edfffff
 8008948:	7149f2ca 	.word	0x7149f2ca
 800894c:	3f97ffff 	.word	0x3f97ffff
 8008950:	3c8569d7 	.word	0x3c8569d7
 8008954:	3d4bda59 	.word	0x3d4bda59
 8008958:	bd6ef16b 	.word	0xbd6ef16b
 800895c:	3d886b35 	.word	0x3d886b35
 8008960:	3dba2e6e 	.word	0x3dba2e6e
 8008964:	3e124925 	.word	0x3e124925
 8008968:	3eaaaaab 	.word	0x3eaaaaab
 800896c:	bd15a221 	.word	0xbd15a221
 8008970:	bd9d8795 	.word	0xbd9d8795
 8008974:	bde38e38 	.word	0xbde38e38
 8008978:	be4ccccd 	.word	0xbe4ccccd
 800897c:	401bffff 	.word	0x401bffff
 8008980:	0800bf3c 	.word	0x0800bf3c
 8008984:	0800bf4c 	.word	0x0800bf4c

08008988 <fabsf>:
 8008988:	ee10 3a10 	vmov	r3, s0
 800898c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008990:	ee00 3a10 	vmov	s0, r3
 8008994:	4770      	bx	lr
	...

08008998 <floorf>:
 8008998:	ee10 3a10 	vmov	r3, s0
 800899c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80089a0:	3a7f      	subs	r2, #127	; 0x7f
 80089a2:	2a16      	cmp	r2, #22
 80089a4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80089a8:	dc2a      	bgt.n	8008a00 <floorf+0x68>
 80089aa:	2a00      	cmp	r2, #0
 80089ac:	da11      	bge.n	80089d2 <floorf+0x3a>
 80089ae:	eddf 7a18 	vldr	s15, [pc, #96]	; 8008a10 <floorf+0x78>
 80089b2:	ee30 0a27 	vadd.f32	s0, s0, s15
 80089b6:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80089ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089be:	dd05      	ble.n	80089cc <floorf+0x34>
 80089c0:	2b00      	cmp	r3, #0
 80089c2:	da23      	bge.n	8008a0c <floorf+0x74>
 80089c4:	4a13      	ldr	r2, [pc, #76]	; (8008a14 <floorf+0x7c>)
 80089c6:	2900      	cmp	r1, #0
 80089c8:	bf18      	it	ne
 80089ca:	4613      	movne	r3, r2
 80089cc:	ee00 3a10 	vmov	s0, r3
 80089d0:	4770      	bx	lr
 80089d2:	4911      	ldr	r1, [pc, #68]	; (8008a18 <floorf+0x80>)
 80089d4:	4111      	asrs	r1, r2
 80089d6:	420b      	tst	r3, r1
 80089d8:	d0fa      	beq.n	80089d0 <floorf+0x38>
 80089da:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8008a10 <floorf+0x78>
 80089de:	ee30 0a27 	vadd.f32	s0, s0, s15
 80089e2:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80089e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80089ea:	ddef      	ble.n	80089cc <floorf+0x34>
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	bfbe      	ittt	lt
 80089f0:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 80089f4:	fa40 f202 	asrlt.w	r2, r0, r2
 80089f8:	189b      	addlt	r3, r3, r2
 80089fa:	ea23 0301 	bic.w	r3, r3, r1
 80089fe:	e7e5      	b.n	80089cc <floorf+0x34>
 8008a00:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8008a04:	d3e4      	bcc.n	80089d0 <floorf+0x38>
 8008a06:	ee30 0a00 	vadd.f32	s0, s0, s0
 8008a0a:	4770      	bx	lr
 8008a0c:	2300      	movs	r3, #0
 8008a0e:	e7dd      	b.n	80089cc <floorf+0x34>
 8008a10:	7149f2ca 	.word	0x7149f2ca
 8008a14:	bf800000 	.word	0xbf800000
 8008a18:	007fffff 	.word	0x007fffff

08008a1c <scalbnf>:
 8008a1c:	ee10 3a10 	vmov	r3, s0
 8008a20:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8008a24:	d025      	beq.n	8008a72 <scalbnf+0x56>
 8008a26:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8008a2a:	d302      	bcc.n	8008a32 <scalbnf+0x16>
 8008a2c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8008a30:	4770      	bx	lr
 8008a32:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8008a36:	d122      	bne.n	8008a7e <scalbnf+0x62>
 8008a38:	4b2a      	ldr	r3, [pc, #168]	; (8008ae4 <scalbnf+0xc8>)
 8008a3a:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8008ae8 <scalbnf+0xcc>
 8008a3e:	4298      	cmp	r0, r3
 8008a40:	ee20 0a27 	vmul.f32	s0, s0, s15
 8008a44:	db16      	blt.n	8008a74 <scalbnf+0x58>
 8008a46:	ee10 3a10 	vmov	r3, s0
 8008a4a:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8008a4e:	3a19      	subs	r2, #25
 8008a50:	4402      	add	r2, r0
 8008a52:	2afe      	cmp	r2, #254	; 0xfe
 8008a54:	dd15      	ble.n	8008a82 <scalbnf+0x66>
 8008a56:	ee10 3a10 	vmov	r3, s0
 8008a5a:	eddf 7a24 	vldr	s15, [pc, #144]	; 8008aec <scalbnf+0xd0>
 8008a5e:	eddf 6a24 	vldr	s13, [pc, #144]	; 8008af0 <scalbnf+0xd4>
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	eeb0 7a67 	vmov.f32	s14, s15
 8008a68:	bfb8      	it	lt
 8008a6a:	eef0 7a66 	vmovlt.f32	s15, s13
 8008a6e:	ee27 0a27 	vmul.f32	s0, s14, s15
 8008a72:	4770      	bx	lr
 8008a74:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8008af4 <scalbnf+0xd8>
 8008a78:	ee20 0a27 	vmul.f32	s0, s0, s15
 8008a7c:	4770      	bx	lr
 8008a7e:	0dd2      	lsrs	r2, r2, #23
 8008a80:	e7e6      	b.n	8008a50 <scalbnf+0x34>
 8008a82:	2a00      	cmp	r2, #0
 8008a84:	dd06      	ble.n	8008a94 <scalbnf+0x78>
 8008a86:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008a8a:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8008a8e:	ee00 3a10 	vmov	s0, r3
 8008a92:	4770      	bx	lr
 8008a94:	f112 0f16 	cmn.w	r2, #22
 8008a98:	da1a      	bge.n	8008ad0 <scalbnf+0xb4>
 8008a9a:	f24c 3350 	movw	r3, #50000	; 0xc350
 8008a9e:	4298      	cmp	r0, r3
 8008aa0:	ee10 3a10 	vmov	r3, s0
 8008aa4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008aa8:	dd0a      	ble.n	8008ac0 <scalbnf+0xa4>
 8008aaa:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8008aec <scalbnf+0xd0>
 8008aae:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8008af0 <scalbnf+0xd4>
 8008ab2:	eef0 7a40 	vmov.f32	s15, s0
 8008ab6:	2b00      	cmp	r3, #0
 8008ab8:	bf18      	it	ne
 8008aba:	eeb0 0a47 	vmovne.f32	s0, s14
 8008abe:	e7db      	b.n	8008a78 <scalbnf+0x5c>
 8008ac0:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8008af4 <scalbnf+0xd8>
 8008ac4:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8008af8 <scalbnf+0xdc>
 8008ac8:	eef0 7a40 	vmov.f32	s15, s0
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	e7f3      	b.n	8008ab8 <scalbnf+0x9c>
 8008ad0:	3219      	adds	r2, #25
 8008ad2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8008ad6:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8008ada:	eddf 7a08 	vldr	s15, [pc, #32]	; 8008afc <scalbnf+0xe0>
 8008ade:	ee07 3a10 	vmov	s14, r3
 8008ae2:	e7c4      	b.n	8008a6e <scalbnf+0x52>
 8008ae4:	ffff3cb0 	.word	0xffff3cb0
 8008ae8:	4c000000 	.word	0x4c000000
 8008aec:	7149f2ca 	.word	0x7149f2ca
 8008af0:	f149f2ca 	.word	0xf149f2ca
 8008af4:	0da24260 	.word	0x0da24260
 8008af8:	8da24260 	.word	0x8da24260
 8008afc:	33000000 	.word	0x33000000

08008b00 <atoi>:
 8008b00:	220a      	movs	r2, #10
 8008b02:	2100      	movs	r1, #0
 8008b04:	f000 bd62 	b.w	80095cc <strtol>

08008b08 <__errno>:
 8008b08:	4b01      	ldr	r3, [pc, #4]	; (8008b10 <__errno+0x8>)
 8008b0a:	6818      	ldr	r0, [r3, #0]
 8008b0c:	4770      	bx	lr
 8008b0e:	bf00      	nop
 8008b10:	20000014 	.word	0x20000014

08008b14 <__libc_init_array>:
 8008b14:	b570      	push	{r4, r5, r6, lr}
 8008b16:	4d0d      	ldr	r5, [pc, #52]	; (8008b4c <__libc_init_array+0x38>)
 8008b18:	4c0d      	ldr	r4, [pc, #52]	; (8008b50 <__libc_init_array+0x3c>)
 8008b1a:	1b64      	subs	r4, r4, r5
 8008b1c:	10a4      	asrs	r4, r4, #2
 8008b1e:	2600      	movs	r6, #0
 8008b20:	42a6      	cmp	r6, r4
 8008b22:	d109      	bne.n	8008b38 <__libc_init_array+0x24>
 8008b24:	4d0b      	ldr	r5, [pc, #44]	; (8008b54 <__libc_init_array+0x40>)
 8008b26:	4c0c      	ldr	r4, [pc, #48]	; (8008b58 <__libc_init_array+0x44>)
 8008b28:	f002 ffa4 	bl	800ba74 <_init>
 8008b2c:	1b64      	subs	r4, r4, r5
 8008b2e:	10a4      	asrs	r4, r4, #2
 8008b30:	2600      	movs	r6, #0
 8008b32:	42a6      	cmp	r6, r4
 8008b34:	d105      	bne.n	8008b42 <__libc_init_array+0x2e>
 8008b36:	bd70      	pop	{r4, r5, r6, pc}
 8008b38:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b3c:	4798      	blx	r3
 8008b3e:	3601      	adds	r6, #1
 8008b40:	e7ee      	b.n	8008b20 <__libc_init_array+0xc>
 8008b42:	f855 3b04 	ldr.w	r3, [r5], #4
 8008b46:	4798      	blx	r3
 8008b48:	3601      	adds	r6, #1
 8008b4a:	e7f2      	b.n	8008b32 <__libc_init_array+0x1e>
 8008b4c:	0800c344 	.word	0x0800c344
 8008b50:	0800c344 	.word	0x0800c344
 8008b54:	0800c344 	.word	0x0800c344
 8008b58:	0800c34c 	.word	0x0800c34c

08008b5c <memcpy>:
 8008b5c:	440a      	add	r2, r1
 8008b5e:	4291      	cmp	r1, r2
 8008b60:	f100 33ff 	add.w	r3, r0, #4294967295
 8008b64:	d100      	bne.n	8008b68 <memcpy+0xc>
 8008b66:	4770      	bx	lr
 8008b68:	b510      	push	{r4, lr}
 8008b6a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b6e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008b72:	4291      	cmp	r1, r2
 8008b74:	d1f9      	bne.n	8008b6a <memcpy+0xe>
 8008b76:	bd10      	pop	{r4, pc}

08008b78 <memset>:
 8008b78:	4402      	add	r2, r0
 8008b7a:	4603      	mov	r3, r0
 8008b7c:	4293      	cmp	r3, r2
 8008b7e:	d100      	bne.n	8008b82 <memset+0xa>
 8008b80:	4770      	bx	lr
 8008b82:	f803 1b01 	strb.w	r1, [r3], #1
 8008b86:	e7f9      	b.n	8008b7c <memset+0x4>

08008b88 <__cvt>:
 8008b88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008b8c:	ec55 4b10 	vmov	r4, r5, d0
 8008b90:	2d00      	cmp	r5, #0
 8008b92:	460e      	mov	r6, r1
 8008b94:	4619      	mov	r1, r3
 8008b96:	462b      	mov	r3, r5
 8008b98:	bfbb      	ittet	lt
 8008b9a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008b9e:	461d      	movlt	r5, r3
 8008ba0:	2300      	movge	r3, #0
 8008ba2:	232d      	movlt	r3, #45	; 0x2d
 8008ba4:	700b      	strb	r3, [r1, #0]
 8008ba6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008ba8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008bac:	4691      	mov	r9, r2
 8008bae:	f023 0820 	bic.w	r8, r3, #32
 8008bb2:	bfbc      	itt	lt
 8008bb4:	4622      	movlt	r2, r4
 8008bb6:	4614      	movlt	r4, r2
 8008bb8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008bbc:	d005      	beq.n	8008bca <__cvt+0x42>
 8008bbe:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008bc2:	d100      	bne.n	8008bc6 <__cvt+0x3e>
 8008bc4:	3601      	adds	r6, #1
 8008bc6:	2102      	movs	r1, #2
 8008bc8:	e000      	b.n	8008bcc <__cvt+0x44>
 8008bca:	2103      	movs	r1, #3
 8008bcc:	ab03      	add	r3, sp, #12
 8008bce:	9301      	str	r3, [sp, #4]
 8008bd0:	ab02      	add	r3, sp, #8
 8008bd2:	9300      	str	r3, [sp, #0]
 8008bd4:	ec45 4b10 	vmov	d0, r4, r5
 8008bd8:	4653      	mov	r3, sl
 8008bda:	4632      	mov	r2, r6
 8008bdc:	f000 fd8c 	bl	80096f8 <_dtoa_r>
 8008be0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008be4:	4607      	mov	r7, r0
 8008be6:	d102      	bne.n	8008bee <__cvt+0x66>
 8008be8:	f019 0f01 	tst.w	r9, #1
 8008bec:	d022      	beq.n	8008c34 <__cvt+0xac>
 8008bee:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8008bf2:	eb07 0906 	add.w	r9, r7, r6
 8008bf6:	d110      	bne.n	8008c1a <__cvt+0x92>
 8008bf8:	783b      	ldrb	r3, [r7, #0]
 8008bfa:	2b30      	cmp	r3, #48	; 0x30
 8008bfc:	d10a      	bne.n	8008c14 <__cvt+0x8c>
 8008bfe:	2200      	movs	r2, #0
 8008c00:	2300      	movs	r3, #0
 8008c02:	4620      	mov	r0, r4
 8008c04:	4629      	mov	r1, r5
 8008c06:	f7f7 ff67 	bl	8000ad8 <__aeabi_dcmpeq>
 8008c0a:	b918      	cbnz	r0, 8008c14 <__cvt+0x8c>
 8008c0c:	f1c6 0601 	rsb	r6, r6, #1
 8008c10:	f8ca 6000 	str.w	r6, [sl]
 8008c14:	f8da 3000 	ldr.w	r3, [sl]
 8008c18:	4499      	add	r9, r3
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	2300      	movs	r3, #0
 8008c1e:	4620      	mov	r0, r4
 8008c20:	4629      	mov	r1, r5
 8008c22:	f7f7 ff59 	bl	8000ad8 <__aeabi_dcmpeq>
 8008c26:	b108      	cbz	r0, 8008c2c <__cvt+0xa4>
 8008c28:	f8cd 900c 	str.w	r9, [sp, #12]
 8008c2c:	2230      	movs	r2, #48	; 0x30
 8008c2e:	9b03      	ldr	r3, [sp, #12]
 8008c30:	454b      	cmp	r3, r9
 8008c32:	d307      	bcc.n	8008c44 <__cvt+0xbc>
 8008c34:	9b03      	ldr	r3, [sp, #12]
 8008c36:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008c38:	1bdb      	subs	r3, r3, r7
 8008c3a:	4638      	mov	r0, r7
 8008c3c:	6013      	str	r3, [r2, #0]
 8008c3e:	b004      	add	sp, #16
 8008c40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c44:	1c59      	adds	r1, r3, #1
 8008c46:	9103      	str	r1, [sp, #12]
 8008c48:	701a      	strb	r2, [r3, #0]
 8008c4a:	e7f0      	b.n	8008c2e <__cvt+0xa6>

08008c4c <__exponent>:
 8008c4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008c4e:	4603      	mov	r3, r0
 8008c50:	2900      	cmp	r1, #0
 8008c52:	bfb8      	it	lt
 8008c54:	4249      	neglt	r1, r1
 8008c56:	f803 2b02 	strb.w	r2, [r3], #2
 8008c5a:	bfb4      	ite	lt
 8008c5c:	222d      	movlt	r2, #45	; 0x2d
 8008c5e:	222b      	movge	r2, #43	; 0x2b
 8008c60:	2909      	cmp	r1, #9
 8008c62:	7042      	strb	r2, [r0, #1]
 8008c64:	dd2a      	ble.n	8008cbc <__exponent+0x70>
 8008c66:	f10d 0407 	add.w	r4, sp, #7
 8008c6a:	46a4      	mov	ip, r4
 8008c6c:	270a      	movs	r7, #10
 8008c6e:	46a6      	mov	lr, r4
 8008c70:	460a      	mov	r2, r1
 8008c72:	fb91 f6f7 	sdiv	r6, r1, r7
 8008c76:	fb07 1516 	mls	r5, r7, r6, r1
 8008c7a:	3530      	adds	r5, #48	; 0x30
 8008c7c:	2a63      	cmp	r2, #99	; 0x63
 8008c7e:	f104 34ff 	add.w	r4, r4, #4294967295
 8008c82:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8008c86:	4631      	mov	r1, r6
 8008c88:	dcf1      	bgt.n	8008c6e <__exponent+0x22>
 8008c8a:	3130      	adds	r1, #48	; 0x30
 8008c8c:	f1ae 0502 	sub.w	r5, lr, #2
 8008c90:	f804 1c01 	strb.w	r1, [r4, #-1]
 8008c94:	1c44      	adds	r4, r0, #1
 8008c96:	4629      	mov	r1, r5
 8008c98:	4561      	cmp	r1, ip
 8008c9a:	d30a      	bcc.n	8008cb2 <__exponent+0x66>
 8008c9c:	f10d 0209 	add.w	r2, sp, #9
 8008ca0:	eba2 020e 	sub.w	r2, r2, lr
 8008ca4:	4565      	cmp	r5, ip
 8008ca6:	bf88      	it	hi
 8008ca8:	2200      	movhi	r2, #0
 8008caa:	4413      	add	r3, r2
 8008cac:	1a18      	subs	r0, r3, r0
 8008cae:	b003      	add	sp, #12
 8008cb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008cb2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008cb6:	f804 2f01 	strb.w	r2, [r4, #1]!
 8008cba:	e7ed      	b.n	8008c98 <__exponent+0x4c>
 8008cbc:	2330      	movs	r3, #48	; 0x30
 8008cbe:	3130      	adds	r1, #48	; 0x30
 8008cc0:	7083      	strb	r3, [r0, #2]
 8008cc2:	70c1      	strb	r1, [r0, #3]
 8008cc4:	1d03      	adds	r3, r0, #4
 8008cc6:	e7f1      	b.n	8008cac <__exponent+0x60>

08008cc8 <_printf_float>:
 8008cc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ccc:	ed2d 8b02 	vpush	{d8}
 8008cd0:	b08d      	sub	sp, #52	; 0x34
 8008cd2:	460c      	mov	r4, r1
 8008cd4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8008cd8:	4616      	mov	r6, r2
 8008cda:	461f      	mov	r7, r3
 8008cdc:	4605      	mov	r5, r0
 8008cde:	f001 faf9 	bl	800a2d4 <_localeconv_r>
 8008ce2:	f8d0 a000 	ldr.w	sl, [r0]
 8008ce6:	4650      	mov	r0, sl
 8008ce8:	f7f7 fa7a 	bl	80001e0 <strlen>
 8008cec:	2300      	movs	r3, #0
 8008cee:	930a      	str	r3, [sp, #40]	; 0x28
 8008cf0:	6823      	ldr	r3, [r4, #0]
 8008cf2:	9305      	str	r3, [sp, #20]
 8008cf4:	f8d8 3000 	ldr.w	r3, [r8]
 8008cf8:	f894 b018 	ldrb.w	fp, [r4, #24]
 8008cfc:	3307      	adds	r3, #7
 8008cfe:	f023 0307 	bic.w	r3, r3, #7
 8008d02:	f103 0208 	add.w	r2, r3, #8
 8008d06:	f8c8 2000 	str.w	r2, [r8]
 8008d0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d0e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008d12:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008d16:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008d1a:	9307      	str	r3, [sp, #28]
 8008d1c:	f8cd 8018 	str.w	r8, [sp, #24]
 8008d20:	ee08 0a10 	vmov	s16, r0
 8008d24:	4b9f      	ldr	r3, [pc, #636]	; (8008fa4 <_printf_float+0x2dc>)
 8008d26:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008d2a:	f04f 32ff 	mov.w	r2, #4294967295
 8008d2e:	f7f7 ff05 	bl	8000b3c <__aeabi_dcmpun>
 8008d32:	bb88      	cbnz	r0, 8008d98 <_printf_float+0xd0>
 8008d34:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008d38:	4b9a      	ldr	r3, [pc, #616]	; (8008fa4 <_printf_float+0x2dc>)
 8008d3a:	f04f 32ff 	mov.w	r2, #4294967295
 8008d3e:	f7f7 fedf 	bl	8000b00 <__aeabi_dcmple>
 8008d42:	bb48      	cbnz	r0, 8008d98 <_printf_float+0xd0>
 8008d44:	2200      	movs	r2, #0
 8008d46:	2300      	movs	r3, #0
 8008d48:	4640      	mov	r0, r8
 8008d4a:	4649      	mov	r1, r9
 8008d4c:	f7f7 fece 	bl	8000aec <__aeabi_dcmplt>
 8008d50:	b110      	cbz	r0, 8008d58 <_printf_float+0x90>
 8008d52:	232d      	movs	r3, #45	; 0x2d
 8008d54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008d58:	4b93      	ldr	r3, [pc, #588]	; (8008fa8 <_printf_float+0x2e0>)
 8008d5a:	4894      	ldr	r0, [pc, #592]	; (8008fac <_printf_float+0x2e4>)
 8008d5c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8008d60:	bf94      	ite	ls
 8008d62:	4698      	movls	r8, r3
 8008d64:	4680      	movhi	r8, r0
 8008d66:	2303      	movs	r3, #3
 8008d68:	6123      	str	r3, [r4, #16]
 8008d6a:	9b05      	ldr	r3, [sp, #20]
 8008d6c:	f023 0204 	bic.w	r2, r3, #4
 8008d70:	6022      	str	r2, [r4, #0]
 8008d72:	f04f 0900 	mov.w	r9, #0
 8008d76:	9700      	str	r7, [sp, #0]
 8008d78:	4633      	mov	r3, r6
 8008d7a:	aa0b      	add	r2, sp, #44	; 0x2c
 8008d7c:	4621      	mov	r1, r4
 8008d7e:	4628      	mov	r0, r5
 8008d80:	f000 f9d8 	bl	8009134 <_printf_common>
 8008d84:	3001      	adds	r0, #1
 8008d86:	f040 8090 	bne.w	8008eaa <_printf_float+0x1e2>
 8008d8a:	f04f 30ff 	mov.w	r0, #4294967295
 8008d8e:	b00d      	add	sp, #52	; 0x34
 8008d90:	ecbd 8b02 	vpop	{d8}
 8008d94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d98:	4642      	mov	r2, r8
 8008d9a:	464b      	mov	r3, r9
 8008d9c:	4640      	mov	r0, r8
 8008d9e:	4649      	mov	r1, r9
 8008da0:	f7f7 fecc 	bl	8000b3c <__aeabi_dcmpun>
 8008da4:	b140      	cbz	r0, 8008db8 <_printf_float+0xf0>
 8008da6:	464b      	mov	r3, r9
 8008da8:	2b00      	cmp	r3, #0
 8008daa:	bfbc      	itt	lt
 8008dac:	232d      	movlt	r3, #45	; 0x2d
 8008dae:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008db2:	487f      	ldr	r0, [pc, #508]	; (8008fb0 <_printf_float+0x2e8>)
 8008db4:	4b7f      	ldr	r3, [pc, #508]	; (8008fb4 <_printf_float+0x2ec>)
 8008db6:	e7d1      	b.n	8008d5c <_printf_float+0x94>
 8008db8:	6863      	ldr	r3, [r4, #4]
 8008dba:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8008dbe:	9206      	str	r2, [sp, #24]
 8008dc0:	1c5a      	adds	r2, r3, #1
 8008dc2:	d13f      	bne.n	8008e44 <_printf_float+0x17c>
 8008dc4:	2306      	movs	r3, #6
 8008dc6:	6063      	str	r3, [r4, #4]
 8008dc8:	9b05      	ldr	r3, [sp, #20]
 8008dca:	6861      	ldr	r1, [r4, #4]
 8008dcc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	9303      	str	r3, [sp, #12]
 8008dd4:	ab0a      	add	r3, sp, #40	; 0x28
 8008dd6:	e9cd b301 	strd	fp, r3, [sp, #4]
 8008dda:	ab09      	add	r3, sp, #36	; 0x24
 8008ddc:	ec49 8b10 	vmov	d0, r8, r9
 8008de0:	9300      	str	r3, [sp, #0]
 8008de2:	6022      	str	r2, [r4, #0]
 8008de4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008de8:	4628      	mov	r0, r5
 8008dea:	f7ff fecd 	bl	8008b88 <__cvt>
 8008dee:	9b06      	ldr	r3, [sp, #24]
 8008df0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008df2:	2b47      	cmp	r3, #71	; 0x47
 8008df4:	4680      	mov	r8, r0
 8008df6:	d108      	bne.n	8008e0a <_printf_float+0x142>
 8008df8:	1cc8      	adds	r0, r1, #3
 8008dfa:	db02      	blt.n	8008e02 <_printf_float+0x13a>
 8008dfc:	6863      	ldr	r3, [r4, #4]
 8008dfe:	4299      	cmp	r1, r3
 8008e00:	dd41      	ble.n	8008e86 <_printf_float+0x1be>
 8008e02:	f1ab 0b02 	sub.w	fp, fp, #2
 8008e06:	fa5f fb8b 	uxtb.w	fp, fp
 8008e0a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008e0e:	d820      	bhi.n	8008e52 <_printf_float+0x18a>
 8008e10:	3901      	subs	r1, #1
 8008e12:	465a      	mov	r2, fp
 8008e14:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008e18:	9109      	str	r1, [sp, #36]	; 0x24
 8008e1a:	f7ff ff17 	bl	8008c4c <__exponent>
 8008e1e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008e20:	1813      	adds	r3, r2, r0
 8008e22:	2a01      	cmp	r2, #1
 8008e24:	4681      	mov	r9, r0
 8008e26:	6123      	str	r3, [r4, #16]
 8008e28:	dc02      	bgt.n	8008e30 <_printf_float+0x168>
 8008e2a:	6822      	ldr	r2, [r4, #0]
 8008e2c:	07d2      	lsls	r2, r2, #31
 8008e2e:	d501      	bpl.n	8008e34 <_printf_float+0x16c>
 8008e30:	3301      	adds	r3, #1
 8008e32:	6123      	str	r3, [r4, #16]
 8008e34:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d09c      	beq.n	8008d76 <_printf_float+0xae>
 8008e3c:	232d      	movs	r3, #45	; 0x2d
 8008e3e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008e42:	e798      	b.n	8008d76 <_printf_float+0xae>
 8008e44:	9a06      	ldr	r2, [sp, #24]
 8008e46:	2a47      	cmp	r2, #71	; 0x47
 8008e48:	d1be      	bne.n	8008dc8 <_printf_float+0x100>
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d1bc      	bne.n	8008dc8 <_printf_float+0x100>
 8008e4e:	2301      	movs	r3, #1
 8008e50:	e7b9      	b.n	8008dc6 <_printf_float+0xfe>
 8008e52:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8008e56:	d118      	bne.n	8008e8a <_printf_float+0x1c2>
 8008e58:	2900      	cmp	r1, #0
 8008e5a:	6863      	ldr	r3, [r4, #4]
 8008e5c:	dd0b      	ble.n	8008e76 <_printf_float+0x1ae>
 8008e5e:	6121      	str	r1, [r4, #16]
 8008e60:	b913      	cbnz	r3, 8008e68 <_printf_float+0x1a0>
 8008e62:	6822      	ldr	r2, [r4, #0]
 8008e64:	07d0      	lsls	r0, r2, #31
 8008e66:	d502      	bpl.n	8008e6e <_printf_float+0x1a6>
 8008e68:	3301      	adds	r3, #1
 8008e6a:	440b      	add	r3, r1
 8008e6c:	6123      	str	r3, [r4, #16]
 8008e6e:	65a1      	str	r1, [r4, #88]	; 0x58
 8008e70:	f04f 0900 	mov.w	r9, #0
 8008e74:	e7de      	b.n	8008e34 <_printf_float+0x16c>
 8008e76:	b913      	cbnz	r3, 8008e7e <_printf_float+0x1b6>
 8008e78:	6822      	ldr	r2, [r4, #0]
 8008e7a:	07d2      	lsls	r2, r2, #31
 8008e7c:	d501      	bpl.n	8008e82 <_printf_float+0x1ba>
 8008e7e:	3302      	adds	r3, #2
 8008e80:	e7f4      	b.n	8008e6c <_printf_float+0x1a4>
 8008e82:	2301      	movs	r3, #1
 8008e84:	e7f2      	b.n	8008e6c <_printf_float+0x1a4>
 8008e86:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8008e8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008e8c:	4299      	cmp	r1, r3
 8008e8e:	db05      	blt.n	8008e9c <_printf_float+0x1d4>
 8008e90:	6823      	ldr	r3, [r4, #0]
 8008e92:	6121      	str	r1, [r4, #16]
 8008e94:	07d8      	lsls	r0, r3, #31
 8008e96:	d5ea      	bpl.n	8008e6e <_printf_float+0x1a6>
 8008e98:	1c4b      	adds	r3, r1, #1
 8008e9a:	e7e7      	b.n	8008e6c <_printf_float+0x1a4>
 8008e9c:	2900      	cmp	r1, #0
 8008e9e:	bfd4      	ite	le
 8008ea0:	f1c1 0202 	rsble	r2, r1, #2
 8008ea4:	2201      	movgt	r2, #1
 8008ea6:	4413      	add	r3, r2
 8008ea8:	e7e0      	b.n	8008e6c <_printf_float+0x1a4>
 8008eaa:	6823      	ldr	r3, [r4, #0]
 8008eac:	055a      	lsls	r2, r3, #21
 8008eae:	d407      	bmi.n	8008ec0 <_printf_float+0x1f8>
 8008eb0:	6923      	ldr	r3, [r4, #16]
 8008eb2:	4642      	mov	r2, r8
 8008eb4:	4631      	mov	r1, r6
 8008eb6:	4628      	mov	r0, r5
 8008eb8:	47b8      	blx	r7
 8008eba:	3001      	adds	r0, #1
 8008ebc:	d12c      	bne.n	8008f18 <_printf_float+0x250>
 8008ebe:	e764      	b.n	8008d8a <_printf_float+0xc2>
 8008ec0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8008ec4:	f240 80e0 	bls.w	8009088 <_printf_float+0x3c0>
 8008ec8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008ecc:	2200      	movs	r2, #0
 8008ece:	2300      	movs	r3, #0
 8008ed0:	f7f7 fe02 	bl	8000ad8 <__aeabi_dcmpeq>
 8008ed4:	2800      	cmp	r0, #0
 8008ed6:	d034      	beq.n	8008f42 <_printf_float+0x27a>
 8008ed8:	4a37      	ldr	r2, [pc, #220]	; (8008fb8 <_printf_float+0x2f0>)
 8008eda:	2301      	movs	r3, #1
 8008edc:	4631      	mov	r1, r6
 8008ede:	4628      	mov	r0, r5
 8008ee0:	47b8      	blx	r7
 8008ee2:	3001      	adds	r0, #1
 8008ee4:	f43f af51 	beq.w	8008d8a <_printf_float+0xc2>
 8008ee8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008eec:	429a      	cmp	r2, r3
 8008eee:	db02      	blt.n	8008ef6 <_printf_float+0x22e>
 8008ef0:	6823      	ldr	r3, [r4, #0]
 8008ef2:	07d8      	lsls	r0, r3, #31
 8008ef4:	d510      	bpl.n	8008f18 <_printf_float+0x250>
 8008ef6:	ee18 3a10 	vmov	r3, s16
 8008efa:	4652      	mov	r2, sl
 8008efc:	4631      	mov	r1, r6
 8008efe:	4628      	mov	r0, r5
 8008f00:	47b8      	blx	r7
 8008f02:	3001      	adds	r0, #1
 8008f04:	f43f af41 	beq.w	8008d8a <_printf_float+0xc2>
 8008f08:	f04f 0800 	mov.w	r8, #0
 8008f0c:	f104 091a 	add.w	r9, r4, #26
 8008f10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f12:	3b01      	subs	r3, #1
 8008f14:	4543      	cmp	r3, r8
 8008f16:	dc09      	bgt.n	8008f2c <_printf_float+0x264>
 8008f18:	6823      	ldr	r3, [r4, #0]
 8008f1a:	079b      	lsls	r3, r3, #30
 8008f1c:	f100 8105 	bmi.w	800912a <_printf_float+0x462>
 8008f20:	68e0      	ldr	r0, [r4, #12]
 8008f22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008f24:	4298      	cmp	r0, r3
 8008f26:	bfb8      	it	lt
 8008f28:	4618      	movlt	r0, r3
 8008f2a:	e730      	b.n	8008d8e <_printf_float+0xc6>
 8008f2c:	2301      	movs	r3, #1
 8008f2e:	464a      	mov	r2, r9
 8008f30:	4631      	mov	r1, r6
 8008f32:	4628      	mov	r0, r5
 8008f34:	47b8      	blx	r7
 8008f36:	3001      	adds	r0, #1
 8008f38:	f43f af27 	beq.w	8008d8a <_printf_float+0xc2>
 8008f3c:	f108 0801 	add.w	r8, r8, #1
 8008f40:	e7e6      	b.n	8008f10 <_printf_float+0x248>
 8008f42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	dc39      	bgt.n	8008fbc <_printf_float+0x2f4>
 8008f48:	4a1b      	ldr	r2, [pc, #108]	; (8008fb8 <_printf_float+0x2f0>)
 8008f4a:	2301      	movs	r3, #1
 8008f4c:	4631      	mov	r1, r6
 8008f4e:	4628      	mov	r0, r5
 8008f50:	47b8      	blx	r7
 8008f52:	3001      	adds	r0, #1
 8008f54:	f43f af19 	beq.w	8008d8a <_printf_float+0xc2>
 8008f58:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008f5c:	4313      	orrs	r3, r2
 8008f5e:	d102      	bne.n	8008f66 <_printf_float+0x29e>
 8008f60:	6823      	ldr	r3, [r4, #0]
 8008f62:	07d9      	lsls	r1, r3, #31
 8008f64:	d5d8      	bpl.n	8008f18 <_printf_float+0x250>
 8008f66:	ee18 3a10 	vmov	r3, s16
 8008f6a:	4652      	mov	r2, sl
 8008f6c:	4631      	mov	r1, r6
 8008f6e:	4628      	mov	r0, r5
 8008f70:	47b8      	blx	r7
 8008f72:	3001      	adds	r0, #1
 8008f74:	f43f af09 	beq.w	8008d8a <_printf_float+0xc2>
 8008f78:	f04f 0900 	mov.w	r9, #0
 8008f7c:	f104 0a1a 	add.w	sl, r4, #26
 8008f80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f82:	425b      	negs	r3, r3
 8008f84:	454b      	cmp	r3, r9
 8008f86:	dc01      	bgt.n	8008f8c <_printf_float+0x2c4>
 8008f88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f8a:	e792      	b.n	8008eb2 <_printf_float+0x1ea>
 8008f8c:	2301      	movs	r3, #1
 8008f8e:	4652      	mov	r2, sl
 8008f90:	4631      	mov	r1, r6
 8008f92:	4628      	mov	r0, r5
 8008f94:	47b8      	blx	r7
 8008f96:	3001      	adds	r0, #1
 8008f98:	f43f aef7 	beq.w	8008d8a <_printf_float+0xc2>
 8008f9c:	f109 0901 	add.w	r9, r9, #1
 8008fa0:	e7ee      	b.n	8008f80 <_printf_float+0x2b8>
 8008fa2:	bf00      	nop
 8008fa4:	7fefffff 	.word	0x7fefffff
 8008fa8:	0800bf60 	.word	0x0800bf60
 8008fac:	0800bf64 	.word	0x0800bf64
 8008fb0:	0800bf6c 	.word	0x0800bf6c
 8008fb4:	0800bf68 	.word	0x0800bf68
 8008fb8:	0800bf70 	.word	0x0800bf70
 8008fbc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008fbe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008fc0:	429a      	cmp	r2, r3
 8008fc2:	bfa8      	it	ge
 8008fc4:	461a      	movge	r2, r3
 8008fc6:	2a00      	cmp	r2, #0
 8008fc8:	4691      	mov	r9, r2
 8008fca:	dc37      	bgt.n	800903c <_printf_float+0x374>
 8008fcc:	f04f 0b00 	mov.w	fp, #0
 8008fd0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008fd4:	f104 021a 	add.w	r2, r4, #26
 8008fd8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008fda:	9305      	str	r3, [sp, #20]
 8008fdc:	eba3 0309 	sub.w	r3, r3, r9
 8008fe0:	455b      	cmp	r3, fp
 8008fe2:	dc33      	bgt.n	800904c <_printf_float+0x384>
 8008fe4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008fe8:	429a      	cmp	r2, r3
 8008fea:	db3b      	blt.n	8009064 <_printf_float+0x39c>
 8008fec:	6823      	ldr	r3, [r4, #0]
 8008fee:	07da      	lsls	r2, r3, #31
 8008ff0:	d438      	bmi.n	8009064 <_printf_float+0x39c>
 8008ff2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ff4:	9a05      	ldr	r2, [sp, #20]
 8008ff6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008ff8:	1a9a      	subs	r2, r3, r2
 8008ffa:	eba3 0901 	sub.w	r9, r3, r1
 8008ffe:	4591      	cmp	r9, r2
 8009000:	bfa8      	it	ge
 8009002:	4691      	movge	r9, r2
 8009004:	f1b9 0f00 	cmp.w	r9, #0
 8009008:	dc35      	bgt.n	8009076 <_printf_float+0x3ae>
 800900a:	f04f 0800 	mov.w	r8, #0
 800900e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009012:	f104 0a1a 	add.w	sl, r4, #26
 8009016:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800901a:	1a9b      	subs	r3, r3, r2
 800901c:	eba3 0309 	sub.w	r3, r3, r9
 8009020:	4543      	cmp	r3, r8
 8009022:	f77f af79 	ble.w	8008f18 <_printf_float+0x250>
 8009026:	2301      	movs	r3, #1
 8009028:	4652      	mov	r2, sl
 800902a:	4631      	mov	r1, r6
 800902c:	4628      	mov	r0, r5
 800902e:	47b8      	blx	r7
 8009030:	3001      	adds	r0, #1
 8009032:	f43f aeaa 	beq.w	8008d8a <_printf_float+0xc2>
 8009036:	f108 0801 	add.w	r8, r8, #1
 800903a:	e7ec      	b.n	8009016 <_printf_float+0x34e>
 800903c:	4613      	mov	r3, r2
 800903e:	4631      	mov	r1, r6
 8009040:	4642      	mov	r2, r8
 8009042:	4628      	mov	r0, r5
 8009044:	47b8      	blx	r7
 8009046:	3001      	adds	r0, #1
 8009048:	d1c0      	bne.n	8008fcc <_printf_float+0x304>
 800904a:	e69e      	b.n	8008d8a <_printf_float+0xc2>
 800904c:	2301      	movs	r3, #1
 800904e:	4631      	mov	r1, r6
 8009050:	4628      	mov	r0, r5
 8009052:	9205      	str	r2, [sp, #20]
 8009054:	47b8      	blx	r7
 8009056:	3001      	adds	r0, #1
 8009058:	f43f ae97 	beq.w	8008d8a <_printf_float+0xc2>
 800905c:	9a05      	ldr	r2, [sp, #20]
 800905e:	f10b 0b01 	add.w	fp, fp, #1
 8009062:	e7b9      	b.n	8008fd8 <_printf_float+0x310>
 8009064:	ee18 3a10 	vmov	r3, s16
 8009068:	4652      	mov	r2, sl
 800906a:	4631      	mov	r1, r6
 800906c:	4628      	mov	r0, r5
 800906e:	47b8      	blx	r7
 8009070:	3001      	adds	r0, #1
 8009072:	d1be      	bne.n	8008ff2 <_printf_float+0x32a>
 8009074:	e689      	b.n	8008d8a <_printf_float+0xc2>
 8009076:	9a05      	ldr	r2, [sp, #20]
 8009078:	464b      	mov	r3, r9
 800907a:	4442      	add	r2, r8
 800907c:	4631      	mov	r1, r6
 800907e:	4628      	mov	r0, r5
 8009080:	47b8      	blx	r7
 8009082:	3001      	adds	r0, #1
 8009084:	d1c1      	bne.n	800900a <_printf_float+0x342>
 8009086:	e680      	b.n	8008d8a <_printf_float+0xc2>
 8009088:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800908a:	2a01      	cmp	r2, #1
 800908c:	dc01      	bgt.n	8009092 <_printf_float+0x3ca>
 800908e:	07db      	lsls	r3, r3, #31
 8009090:	d538      	bpl.n	8009104 <_printf_float+0x43c>
 8009092:	2301      	movs	r3, #1
 8009094:	4642      	mov	r2, r8
 8009096:	4631      	mov	r1, r6
 8009098:	4628      	mov	r0, r5
 800909a:	47b8      	blx	r7
 800909c:	3001      	adds	r0, #1
 800909e:	f43f ae74 	beq.w	8008d8a <_printf_float+0xc2>
 80090a2:	ee18 3a10 	vmov	r3, s16
 80090a6:	4652      	mov	r2, sl
 80090a8:	4631      	mov	r1, r6
 80090aa:	4628      	mov	r0, r5
 80090ac:	47b8      	blx	r7
 80090ae:	3001      	adds	r0, #1
 80090b0:	f43f ae6b 	beq.w	8008d8a <_printf_float+0xc2>
 80090b4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80090b8:	2200      	movs	r2, #0
 80090ba:	2300      	movs	r3, #0
 80090bc:	f7f7 fd0c 	bl	8000ad8 <__aeabi_dcmpeq>
 80090c0:	b9d8      	cbnz	r0, 80090fa <_printf_float+0x432>
 80090c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090c4:	f108 0201 	add.w	r2, r8, #1
 80090c8:	3b01      	subs	r3, #1
 80090ca:	4631      	mov	r1, r6
 80090cc:	4628      	mov	r0, r5
 80090ce:	47b8      	blx	r7
 80090d0:	3001      	adds	r0, #1
 80090d2:	d10e      	bne.n	80090f2 <_printf_float+0x42a>
 80090d4:	e659      	b.n	8008d8a <_printf_float+0xc2>
 80090d6:	2301      	movs	r3, #1
 80090d8:	4652      	mov	r2, sl
 80090da:	4631      	mov	r1, r6
 80090dc:	4628      	mov	r0, r5
 80090de:	47b8      	blx	r7
 80090e0:	3001      	adds	r0, #1
 80090e2:	f43f ae52 	beq.w	8008d8a <_printf_float+0xc2>
 80090e6:	f108 0801 	add.w	r8, r8, #1
 80090ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090ec:	3b01      	subs	r3, #1
 80090ee:	4543      	cmp	r3, r8
 80090f0:	dcf1      	bgt.n	80090d6 <_printf_float+0x40e>
 80090f2:	464b      	mov	r3, r9
 80090f4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80090f8:	e6dc      	b.n	8008eb4 <_printf_float+0x1ec>
 80090fa:	f04f 0800 	mov.w	r8, #0
 80090fe:	f104 0a1a 	add.w	sl, r4, #26
 8009102:	e7f2      	b.n	80090ea <_printf_float+0x422>
 8009104:	2301      	movs	r3, #1
 8009106:	4642      	mov	r2, r8
 8009108:	e7df      	b.n	80090ca <_printf_float+0x402>
 800910a:	2301      	movs	r3, #1
 800910c:	464a      	mov	r2, r9
 800910e:	4631      	mov	r1, r6
 8009110:	4628      	mov	r0, r5
 8009112:	47b8      	blx	r7
 8009114:	3001      	adds	r0, #1
 8009116:	f43f ae38 	beq.w	8008d8a <_printf_float+0xc2>
 800911a:	f108 0801 	add.w	r8, r8, #1
 800911e:	68e3      	ldr	r3, [r4, #12]
 8009120:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8009122:	1a5b      	subs	r3, r3, r1
 8009124:	4543      	cmp	r3, r8
 8009126:	dcf0      	bgt.n	800910a <_printf_float+0x442>
 8009128:	e6fa      	b.n	8008f20 <_printf_float+0x258>
 800912a:	f04f 0800 	mov.w	r8, #0
 800912e:	f104 0919 	add.w	r9, r4, #25
 8009132:	e7f4      	b.n	800911e <_printf_float+0x456>

08009134 <_printf_common>:
 8009134:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009138:	4616      	mov	r6, r2
 800913a:	4699      	mov	r9, r3
 800913c:	688a      	ldr	r2, [r1, #8]
 800913e:	690b      	ldr	r3, [r1, #16]
 8009140:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8009144:	4293      	cmp	r3, r2
 8009146:	bfb8      	it	lt
 8009148:	4613      	movlt	r3, r2
 800914a:	6033      	str	r3, [r6, #0]
 800914c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009150:	4607      	mov	r7, r0
 8009152:	460c      	mov	r4, r1
 8009154:	b10a      	cbz	r2, 800915a <_printf_common+0x26>
 8009156:	3301      	adds	r3, #1
 8009158:	6033      	str	r3, [r6, #0]
 800915a:	6823      	ldr	r3, [r4, #0]
 800915c:	0699      	lsls	r1, r3, #26
 800915e:	bf42      	ittt	mi
 8009160:	6833      	ldrmi	r3, [r6, #0]
 8009162:	3302      	addmi	r3, #2
 8009164:	6033      	strmi	r3, [r6, #0]
 8009166:	6825      	ldr	r5, [r4, #0]
 8009168:	f015 0506 	ands.w	r5, r5, #6
 800916c:	d106      	bne.n	800917c <_printf_common+0x48>
 800916e:	f104 0a19 	add.w	sl, r4, #25
 8009172:	68e3      	ldr	r3, [r4, #12]
 8009174:	6832      	ldr	r2, [r6, #0]
 8009176:	1a9b      	subs	r3, r3, r2
 8009178:	42ab      	cmp	r3, r5
 800917a:	dc26      	bgt.n	80091ca <_printf_common+0x96>
 800917c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8009180:	1e13      	subs	r3, r2, #0
 8009182:	6822      	ldr	r2, [r4, #0]
 8009184:	bf18      	it	ne
 8009186:	2301      	movne	r3, #1
 8009188:	0692      	lsls	r2, r2, #26
 800918a:	d42b      	bmi.n	80091e4 <_printf_common+0xb0>
 800918c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8009190:	4649      	mov	r1, r9
 8009192:	4638      	mov	r0, r7
 8009194:	47c0      	blx	r8
 8009196:	3001      	adds	r0, #1
 8009198:	d01e      	beq.n	80091d8 <_printf_common+0xa4>
 800919a:	6823      	ldr	r3, [r4, #0]
 800919c:	68e5      	ldr	r5, [r4, #12]
 800919e:	6832      	ldr	r2, [r6, #0]
 80091a0:	f003 0306 	and.w	r3, r3, #6
 80091a4:	2b04      	cmp	r3, #4
 80091a6:	bf08      	it	eq
 80091a8:	1aad      	subeq	r5, r5, r2
 80091aa:	68a3      	ldr	r3, [r4, #8]
 80091ac:	6922      	ldr	r2, [r4, #16]
 80091ae:	bf0c      	ite	eq
 80091b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80091b4:	2500      	movne	r5, #0
 80091b6:	4293      	cmp	r3, r2
 80091b8:	bfc4      	itt	gt
 80091ba:	1a9b      	subgt	r3, r3, r2
 80091bc:	18ed      	addgt	r5, r5, r3
 80091be:	2600      	movs	r6, #0
 80091c0:	341a      	adds	r4, #26
 80091c2:	42b5      	cmp	r5, r6
 80091c4:	d11a      	bne.n	80091fc <_printf_common+0xc8>
 80091c6:	2000      	movs	r0, #0
 80091c8:	e008      	b.n	80091dc <_printf_common+0xa8>
 80091ca:	2301      	movs	r3, #1
 80091cc:	4652      	mov	r2, sl
 80091ce:	4649      	mov	r1, r9
 80091d0:	4638      	mov	r0, r7
 80091d2:	47c0      	blx	r8
 80091d4:	3001      	adds	r0, #1
 80091d6:	d103      	bne.n	80091e0 <_printf_common+0xac>
 80091d8:	f04f 30ff 	mov.w	r0, #4294967295
 80091dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80091e0:	3501      	adds	r5, #1
 80091e2:	e7c6      	b.n	8009172 <_printf_common+0x3e>
 80091e4:	18e1      	adds	r1, r4, r3
 80091e6:	1c5a      	adds	r2, r3, #1
 80091e8:	2030      	movs	r0, #48	; 0x30
 80091ea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80091ee:	4422      	add	r2, r4
 80091f0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80091f4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80091f8:	3302      	adds	r3, #2
 80091fa:	e7c7      	b.n	800918c <_printf_common+0x58>
 80091fc:	2301      	movs	r3, #1
 80091fe:	4622      	mov	r2, r4
 8009200:	4649      	mov	r1, r9
 8009202:	4638      	mov	r0, r7
 8009204:	47c0      	blx	r8
 8009206:	3001      	adds	r0, #1
 8009208:	d0e6      	beq.n	80091d8 <_printf_common+0xa4>
 800920a:	3601      	adds	r6, #1
 800920c:	e7d9      	b.n	80091c2 <_printf_common+0x8e>
	...

08009210 <_printf_i>:
 8009210:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009214:	7e0f      	ldrb	r7, [r1, #24]
 8009216:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8009218:	2f78      	cmp	r7, #120	; 0x78
 800921a:	4691      	mov	r9, r2
 800921c:	4680      	mov	r8, r0
 800921e:	460c      	mov	r4, r1
 8009220:	469a      	mov	sl, r3
 8009222:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8009226:	d807      	bhi.n	8009238 <_printf_i+0x28>
 8009228:	2f62      	cmp	r7, #98	; 0x62
 800922a:	d80a      	bhi.n	8009242 <_printf_i+0x32>
 800922c:	2f00      	cmp	r7, #0
 800922e:	f000 80d8 	beq.w	80093e2 <_printf_i+0x1d2>
 8009232:	2f58      	cmp	r7, #88	; 0x58
 8009234:	f000 80a3 	beq.w	800937e <_printf_i+0x16e>
 8009238:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800923c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8009240:	e03a      	b.n	80092b8 <_printf_i+0xa8>
 8009242:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8009246:	2b15      	cmp	r3, #21
 8009248:	d8f6      	bhi.n	8009238 <_printf_i+0x28>
 800924a:	a101      	add	r1, pc, #4	; (adr r1, 8009250 <_printf_i+0x40>)
 800924c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8009250:	080092a9 	.word	0x080092a9
 8009254:	080092bd 	.word	0x080092bd
 8009258:	08009239 	.word	0x08009239
 800925c:	08009239 	.word	0x08009239
 8009260:	08009239 	.word	0x08009239
 8009264:	08009239 	.word	0x08009239
 8009268:	080092bd 	.word	0x080092bd
 800926c:	08009239 	.word	0x08009239
 8009270:	08009239 	.word	0x08009239
 8009274:	08009239 	.word	0x08009239
 8009278:	08009239 	.word	0x08009239
 800927c:	080093c9 	.word	0x080093c9
 8009280:	080092ed 	.word	0x080092ed
 8009284:	080093ab 	.word	0x080093ab
 8009288:	08009239 	.word	0x08009239
 800928c:	08009239 	.word	0x08009239
 8009290:	080093eb 	.word	0x080093eb
 8009294:	08009239 	.word	0x08009239
 8009298:	080092ed 	.word	0x080092ed
 800929c:	08009239 	.word	0x08009239
 80092a0:	08009239 	.word	0x08009239
 80092a4:	080093b3 	.word	0x080093b3
 80092a8:	682b      	ldr	r3, [r5, #0]
 80092aa:	1d1a      	adds	r2, r3, #4
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	602a      	str	r2, [r5, #0]
 80092b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80092b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80092b8:	2301      	movs	r3, #1
 80092ba:	e0a3      	b.n	8009404 <_printf_i+0x1f4>
 80092bc:	6820      	ldr	r0, [r4, #0]
 80092be:	6829      	ldr	r1, [r5, #0]
 80092c0:	0606      	lsls	r6, r0, #24
 80092c2:	f101 0304 	add.w	r3, r1, #4
 80092c6:	d50a      	bpl.n	80092de <_printf_i+0xce>
 80092c8:	680e      	ldr	r6, [r1, #0]
 80092ca:	602b      	str	r3, [r5, #0]
 80092cc:	2e00      	cmp	r6, #0
 80092ce:	da03      	bge.n	80092d8 <_printf_i+0xc8>
 80092d0:	232d      	movs	r3, #45	; 0x2d
 80092d2:	4276      	negs	r6, r6
 80092d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80092d8:	485e      	ldr	r0, [pc, #376]	; (8009454 <_printf_i+0x244>)
 80092da:	230a      	movs	r3, #10
 80092dc:	e019      	b.n	8009312 <_printf_i+0x102>
 80092de:	680e      	ldr	r6, [r1, #0]
 80092e0:	602b      	str	r3, [r5, #0]
 80092e2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80092e6:	bf18      	it	ne
 80092e8:	b236      	sxthne	r6, r6
 80092ea:	e7ef      	b.n	80092cc <_printf_i+0xbc>
 80092ec:	682b      	ldr	r3, [r5, #0]
 80092ee:	6820      	ldr	r0, [r4, #0]
 80092f0:	1d19      	adds	r1, r3, #4
 80092f2:	6029      	str	r1, [r5, #0]
 80092f4:	0601      	lsls	r1, r0, #24
 80092f6:	d501      	bpl.n	80092fc <_printf_i+0xec>
 80092f8:	681e      	ldr	r6, [r3, #0]
 80092fa:	e002      	b.n	8009302 <_printf_i+0xf2>
 80092fc:	0646      	lsls	r6, r0, #25
 80092fe:	d5fb      	bpl.n	80092f8 <_printf_i+0xe8>
 8009300:	881e      	ldrh	r6, [r3, #0]
 8009302:	4854      	ldr	r0, [pc, #336]	; (8009454 <_printf_i+0x244>)
 8009304:	2f6f      	cmp	r7, #111	; 0x6f
 8009306:	bf0c      	ite	eq
 8009308:	2308      	moveq	r3, #8
 800930a:	230a      	movne	r3, #10
 800930c:	2100      	movs	r1, #0
 800930e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8009312:	6865      	ldr	r5, [r4, #4]
 8009314:	60a5      	str	r5, [r4, #8]
 8009316:	2d00      	cmp	r5, #0
 8009318:	bfa2      	ittt	ge
 800931a:	6821      	ldrge	r1, [r4, #0]
 800931c:	f021 0104 	bicge.w	r1, r1, #4
 8009320:	6021      	strge	r1, [r4, #0]
 8009322:	b90e      	cbnz	r6, 8009328 <_printf_i+0x118>
 8009324:	2d00      	cmp	r5, #0
 8009326:	d04d      	beq.n	80093c4 <_printf_i+0x1b4>
 8009328:	4615      	mov	r5, r2
 800932a:	fbb6 f1f3 	udiv	r1, r6, r3
 800932e:	fb03 6711 	mls	r7, r3, r1, r6
 8009332:	5dc7      	ldrb	r7, [r0, r7]
 8009334:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8009338:	4637      	mov	r7, r6
 800933a:	42bb      	cmp	r3, r7
 800933c:	460e      	mov	r6, r1
 800933e:	d9f4      	bls.n	800932a <_printf_i+0x11a>
 8009340:	2b08      	cmp	r3, #8
 8009342:	d10b      	bne.n	800935c <_printf_i+0x14c>
 8009344:	6823      	ldr	r3, [r4, #0]
 8009346:	07de      	lsls	r6, r3, #31
 8009348:	d508      	bpl.n	800935c <_printf_i+0x14c>
 800934a:	6923      	ldr	r3, [r4, #16]
 800934c:	6861      	ldr	r1, [r4, #4]
 800934e:	4299      	cmp	r1, r3
 8009350:	bfde      	ittt	le
 8009352:	2330      	movle	r3, #48	; 0x30
 8009354:	f805 3c01 	strble.w	r3, [r5, #-1]
 8009358:	f105 35ff 	addle.w	r5, r5, #4294967295
 800935c:	1b52      	subs	r2, r2, r5
 800935e:	6122      	str	r2, [r4, #16]
 8009360:	f8cd a000 	str.w	sl, [sp]
 8009364:	464b      	mov	r3, r9
 8009366:	aa03      	add	r2, sp, #12
 8009368:	4621      	mov	r1, r4
 800936a:	4640      	mov	r0, r8
 800936c:	f7ff fee2 	bl	8009134 <_printf_common>
 8009370:	3001      	adds	r0, #1
 8009372:	d14c      	bne.n	800940e <_printf_i+0x1fe>
 8009374:	f04f 30ff 	mov.w	r0, #4294967295
 8009378:	b004      	add	sp, #16
 800937a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800937e:	4835      	ldr	r0, [pc, #212]	; (8009454 <_printf_i+0x244>)
 8009380:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8009384:	6829      	ldr	r1, [r5, #0]
 8009386:	6823      	ldr	r3, [r4, #0]
 8009388:	f851 6b04 	ldr.w	r6, [r1], #4
 800938c:	6029      	str	r1, [r5, #0]
 800938e:	061d      	lsls	r5, r3, #24
 8009390:	d514      	bpl.n	80093bc <_printf_i+0x1ac>
 8009392:	07df      	lsls	r7, r3, #31
 8009394:	bf44      	itt	mi
 8009396:	f043 0320 	orrmi.w	r3, r3, #32
 800939a:	6023      	strmi	r3, [r4, #0]
 800939c:	b91e      	cbnz	r6, 80093a6 <_printf_i+0x196>
 800939e:	6823      	ldr	r3, [r4, #0]
 80093a0:	f023 0320 	bic.w	r3, r3, #32
 80093a4:	6023      	str	r3, [r4, #0]
 80093a6:	2310      	movs	r3, #16
 80093a8:	e7b0      	b.n	800930c <_printf_i+0xfc>
 80093aa:	6823      	ldr	r3, [r4, #0]
 80093ac:	f043 0320 	orr.w	r3, r3, #32
 80093b0:	6023      	str	r3, [r4, #0]
 80093b2:	2378      	movs	r3, #120	; 0x78
 80093b4:	4828      	ldr	r0, [pc, #160]	; (8009458 <_printf_i+0x248>)
 80093b6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80093ba:	e7e3      	b.n	8009384 <_printf_i+0x174>
 80093bc:	0659      	lsls	r1, r3, #25
 80093be:	bf48      	it	mi
 80093c0:	b2b6      	uxthmi	r6, r6
 80093c2:	e7e6      	b.n	8009392 <_printf_i+0x182>
 80093c4:	4615      	mov	r5, r2
 80093c6:	e7bb      	b.n	8009340 <_printf_i+0x130>
 80093c8:	682b      	ldr	r3, [r5, #0]
 80093ca:	6826      	ldr	r6, [r4, #0]
 80093cc:	6961      	ldr	r1, [r4, #20]
 80093ce:	1d18      	adds	r0, r3, #4
 80093d0:	6028      	str	r0, [r5, #0]
 80093d2:	0635      	lsls	r5, r6, #24
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	d501      	bpl.n	80093dc <_printf_i+0x1cc>
 80093d8:	6019      	str	r1, [r3, #0]
 80093da:	e002      	b.n	80093e2 <_printf_i+0x1d2>
 80093dc:	0670      	lsls	r0, r6, #25
 80093de:	d5fb      	bpl.n	80093d8 <_printf_i+0x1c8>
 80093e0:	8019      	strh	r1, [r3, #0]
 80093e2:	2300      	movs	r3, #0
 80093e4:	6123      	str	r3, [r4, #16]
 80093e6:	4615      	mov	r5, r2
 80093e8:	e7ba      	b.n	8009360 <_printf_i+0x150>
 80093ea:	682b      	ldr	r3, [r5, #0]
 80093ec:	1d1a      	adds	r2, r3, #4
 80093ee:	602a      	str	r2, [r5, #0]
 80093f0:	681d      	ldr	r5, [r3, #0]
 80093f2:	6862      	ldr	r2, [r4, #4]
 80093f4:	2100      	movs	r1, #0
 80093f6:	4628      	mov	r0, r5
 80093f8:	f7f6 fefa 	bl	80001f0 <memchr>
 80093fc:	b108      	cbz	r0, 8009402 <_printf_i+0x1f2>
 80093fe:	1b40      	subs	r0, r0, r5
 8009400:	6060      	str	r0, [r4, #4]
 8009402:	6863      	ldr	r3, [r4, #4]
 8009404:	6123      	str	r3, [r4, #16]
 8009406:	2300      	movs	r3, #0
 8009408:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800940c:	e7a8      	b.n	8009360 <_printf_i+0x150>
 800940e:	6923      	ldr	r3, [r4, #16]
 8009410:	462a      	mov	r2, r5
 8009412:	4649      	mov	r1, r9
 8009414:	4640      	mov	r0, r8
 8009416:	47d0      	blx	sl
 8009418:	3001      	adds	r0, #1
 800941a:	d0ab      	beq.n	8009374 <_printf_i+0x164>
 800941c:	6823      	ldr	r3, [r4, #0]
 800941e:	079b      	lsls	r3, r3, #30
 8009420:	d413      	bmi.n	800944a <_printf_i+0x23a>
 8009422:	68e0      	ldr	r0, [r4, #12]
 8009424:	9b03      	ldr	r3, [sp, #12]
 8009426:	4298      	cmp	r0, r3
 8009428:	bfb8      	it	lt
 800942a:	4618      	movlt	r0, r3
 800942c:	e7a4      	b.n	8009378 <_printf_i+0x168>
 800942e:	2301      	movs	r3, #1
 8009430:	4632      	mov	r2, r6
 8009432:	4649      	mov	r1, r9
 8009434:	4640      	mov	r0, r8
 8009436:	47d0      	blx	sl
 8009438:	3001      	adds	r0, #1
 800943a:	d09b      	beq.n	8009374 <_printf_i+0x164>
 800943c:	3501      	adds	r5, #1
 800943e:	68e3      	ldr	r3, [r4, #12]
 8009440:	9903      	ldr	r1, [sp, #12]
 8009442:	1a5b      	subs	r3, r3, r1
 8009444:	42ab      	cmp	r3, r5
 8009446:	dcf2      	bgt.n	800942e <_printf_i+0x21e>
 8009448:	e7eb      	b.n	8009422 <_printf_i+0x212>
 800944a:	2500      	movs	r5, #0
 800944c:	f104 0619 	add.w	r6, r4, #25
 8009450:	e7f5      	b.n	800943e <_printf_i+0x22e>
 8009452:	bf00      	nop
 8009454:	0800bf72 	.word	0x0800bf72
 8009458:	0800bf83 	.word	0x0800bf83

0800945c <siprintf>:
 800945c:	b40e      	push	{r1, r2, r3}
 800945e:	b500      	push	{lr}
 8009460:	b09c      	sub	sp, #112	; 0x70
 8009462:	ab1d      	add	r3, sp, #116	; 0x74
 8009464:	9002      	str	r0, [sp, #8]
 8009466:	9006      	str	r0, [sp, #24]
 8009468:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800946c:	4809      	ldr	r0, [pc, #36]	; (8009494 <siprintf+0x38>)
 800946e:	9107      	str	r1, [sp, #28]
 8009470:	9104      	str	r1, [sp, #16]
 8009472:	4909      	ldr	r1, [pc, #36]	; (8009498 <siprintf+0x3c>)
 8009474:	f853 2b04 	ldr.w	r2, [r3], #4
 8009478:	9105      	str	r1, [sp, #20]
 800947a:	6800      	ldr	r0, [r0, #0]
 800947c:	9301      	str	r3, [sp, #4]
 800947e:	a902      	add	r1, sp, #8
 8009480:	f001 fc0a 	bl	800ac98 <_svfiprintf_r>
 8009484:	9b02      	ldr	r3, [sp, #8]
 8009486:	2200      	movs	r2, #0
 8009488:	701a      	strb	r2, [r3, #0]
 800948a:	b01c      	add	sp, #112	; 0x70
 800948c:	f85d eb04 	ldr.w	lr, [sp], #4
 8009490:	b003      	add	sp, #12
 8009492:	4770      	bx	lr
 8009494:	20000014 	.word	0x20000014
 8009498:	ffff0208 	.word	0xffff0208

0800949c <strstr>:
 800949c:	780a      	ldrb	r2, [r1, #0]
 800949e:	b570      	push	{r4, r5, r6, lr}
 80094a0:	b96a      	cbnz	r2, 80094be <strstr+0x22>
 80094a2:	bd70      	pop	{r4, r5, r6, pc}
 80094a4:	429a      	cmp	r2, r3
 80094a6:	d109      	bne.n	80094bc <strstr+0x20>
 80094a8:	460c      	mov	r4, r1
 80094aa:	4605      	mov	r5, r0
 80094ac:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 80094b0:	2b00      	cmp	r3, #0
 80094b2:	d0f6      	beq.n	80094a2 <strstr+0x6>
 80094b4:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 80094b8:	429e      	cmp	r6, r3
 80094ba:	d0f7      	beq.n	80094ac <strstr+0x10>
 80094bc:	3001      	adds	r0, #1
 80094be:	7803      	ldrb	r3, [r0, #0]
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d1ef      	bne.n	80094a4 <strstr+0x8>
 80094c4:	4618      	mov	r0, r3
 80094c6:	e7ec      	b.n	80094a2 <strstr+0x6>

080094c8 <_strtol_l.constprop.0>:
 80094c8:	2b01      	cmp	r3, #1
 80094ca:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80094ce:	d001      	beq.n	80094d4 <_strtol_l.constprop.0+0xc>
 80094d0:	2b24      	cmp	r3, #36	; 0x24
 80094d2:	d906      	bls.n	80094e2 <_strtol_l.constprop.0+0x1a>
 80094d4:	f7ff fb18 	bl	8008b08 <__errno>
 80094d8:	2316      	movs	r3, #22
 80094da:	6003      	str	r3, [r0, #0]
 80094dc:	2000      	movs	r0, #0
 80094de:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80094e2:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80095c8 <_strtol_l.constprop.0+0x100>
 80094e6:	460d      	mov	r5, r1
 80094e8:	462e      	mov	r6, r5
 80094ea:	f815 4b01 	ldrb.w	r4, [r5], #1
 80094ee:	f814 700c 	ldrb.w	r7, [r4, ip]
 80094f2:	f017 0708 	ands.w	r7, r7, #8
 80094f6:	d1f7      	bne.n	80094e8 <_strtol_l.constprop.0+0x20>
 80094f8:	2c2d      	cmp	r4, #45	; 0x2d
 80094fa:	d132      	bne.n	8009562 <_strtol_l.constprop.0+0x9a>
 80094fc:	782c      	ldrb	r4, [r5, #0]
 80094fe:	2701      	movs	r7, #1
 8009500:	1cb5      	adds	r5, r6, #2
 8009502:	2b00      	cmp	r3, #0
 8009504:	d05b      	beq.n	80095be <_strtol_l.constprop.0+0xf6>
 8009506:	2b10      	cmp	r3, #16
 8009508:	d109      	bne.n	800951e <_strtol_l.constprop.0+0x56>
 800950a:	2c30      	cmp	r4, #48	; 0x30
 800950c:	d107      	bne.n	800951e <_strtol_l.constprop.0+0x56>
 800950e:	782c      	ldrb	r4, [r5, #0]
 8009510:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8009514:	2c58      	cmp	r4, #88	; 0x58
 8009516:	d14d      	bne.n	80095b4 <_strtol_l.constprop.0+0xec>
 8009518:	786c      	ldrb	r4, [r5, #1]
 800951a:	2310      	movs	r3, #16
 800951c:	3502      	adds	r5, #2
 800951e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8009522:	f108 38ff 	add.w	r8, r8, #4294967295
 8009526:	f04f 0c00 	mov.w	ip, #0
 800952a:	fbb8 f9f3 	udiv	r9, r8, r3
 800952e:	4666      	mov	r6, ip
 8009530:	fb03 8a19 	mls	sl, r3, r9, r8
 8009534:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8009538:	f1be 0f09 	cmp.w	lr, #9
 800953c:	d816      	bhi.n	800956c <_strtol_l.constprop.0+0xa4>
 800953e:	4674      	mov	r4, lr
 8009540:	42a3      	cmp	r3, r4
 8009542:	dd24      	ble.n	800958e <_strtol_l.constprop.0+0xc6>
 8009544:	f1bc 0f00 	cmp.w	ip, #0
 8009548:	db1e      	blt.n	8009588 <_strtol_l.constprop.0+0xc0>
 800954a:	45b1      	cmp	r9, r6
 800954c:	d31c      	bcc.n	8009588 <_strtol_l.constprop.0+0xc0>
 800954e:	d101      	bne.n	8009554 <_strtol_l.constprop.0+0x8c>
 8009550:	45a2      	cmp	sl, r4
 8009552:	db19      	blt.n	8009588 <_strtol_l.constprop.0+0xc0>
 8009554:	fb06 4603 	mla	r6, r6, r3, r4
 8009558:	f04f 0c01 	mov.w	ip, #1
 800955c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009560:	e7e8      	b.n	8009534 <_strtol_l.constprop.0+0x6c>
 8009562:	2c2b      	cmp	r4, #43	; 0x2b
 8009564:	bf04      	itt	eq
 8009566:	782c      	ldrbeq	r4, [r5, #0]
 8009568:	1cb5      	addeq	r5, r6, #2
 800956a:	e7ca      	b.n	8009502 <_strtol_l.constprop.0+0x3a>
 800956c:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8009570:	f1be 0f19 	cmp.w	lr, #25
 8009574:	d801      	bhi.n	800957a <_strtol_l.constprop.0+0xb2>
 8009576:	3c37      	subs	r4, #55	; 0x37
 8009578:	e7e2      	b.n	8009540 <_strtol_l.constprop.0+0x78>
 800957a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800957e:	f1be 0f19 	cmp.w	lr, #25
 8009582:	d804      	bhi.n	800958e <_strtol_l.constprop.0+0xc6>
 8009584:	3c57      	subs	r4, #87	; 0x57
 8009586:	e7db      	b.n	8009540 <_strtol_l.constprop.0+0x78>
 8009588:	f04f 3cff 	mov.w	ip, #4294967295
 800958c:	e7e6      	b.n	800955c <_strtol_l.constprop.0+0x94>
 800958e:	f1bc 0f00 	cmp.w	ip, #0
 8009592:	da05      	bge.n	80095a0 <_strtol_l.constprop.0+0xd8>
 8009594:	2322      	movs	r3, #34	; 0x22
 8009596:	6003      	str	r3, [r0, #0]
 8009598:	4646      	mov	r6, r8
 800959a:	b942      	cbnz	r2, 80095ae <_strtol_l.constprop.0+0xe6>
 800959c:	4630      	mov	r0, r6
 800959e:	e79e      	b.n	80094de <_strtol_l.constprop.0+0x16>
 80095a0:	b107      	cbz	r7, 80095a4 <_strtol_l.constprop.0+0xdc>
 80095a2:	4276      	negs	r6, r6
 80095a4:	2a00      	cmp	r2, #0
 80095a6:	d0f9      	beq.n	800959c <_strtol_l.constprop.0+0xd4>
 80095a8:	f1bc 0f00 	cmp.w	ip, #0
 80095ac:	d000      	beq.n	80095b0 <_strtol_l.constprop.0+0xe8>
 80095ae:	1e69      	subs	r1, r5, #1
 80095b0:	6011      	str	r1, [r2, #0]
 80095b2:	e7f3      	b.n	800959c <_strtol_l.constprop.0+0xd4>
 80095b4:	2430      	movs	r4, #48	; 0x30
 80095b6:	2b00      	cmp	r3, #0
 80095b8:	d1b1      	bne.n	800951e <_strtol_l.constprop.0+0x56>
 80095ba:	2308      	movs	r3, #8
 80095bc:	e7af      	b.n	800951e <_strtol_l.constprop.0+0x56>
 80095be:	2c30      	cmp	r4, #48	; 0x30
 80095c0:	d0a5      	beq.n	800950e <_strtol_l.constprop.0+0x46>
 80095c2:	230a      	movs	r3, #10
 80095c4:	e7ab      	b.n	800951e <_strtol_l.constprop.0+0x56>
 80095c6:	bf00      	nop
 80095c8:	0800bf95 	.word	0x0800bf95

080095cc <strtol>:
 80095cc:	4613      	mov	r3, r2
 80095ce:	460a      	mov	r2, r1
 80095d0:	4601      	mov	r1, r0
 80095d2:	4802      	ldr	r0, [pc, #8]	; (80095dc <strtol+0x10>)
 80095d4:	6800      	ldr	r0, [r0, #0]
 80095d6:	f7ff bf77 	b.w	80094c8 <_strtol_l.constprop.0>
 80095da:	bf00      	nop
 80095dc:	20000014 	.word	0x20000014

080095e0 <quorem>:
 80095e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095e4:	6903      	ldr	r3, [r0, #16]
 80095e6:	690c      	ldr	r4, [r1, #16]
 80095e8:	42a3      	cmp	r3, r4
 80095ea:	4607      	mov	r7, r0
 80095ec:	f2c0 8081 	blt.w	80096f2 <quorem+0x112>
 80095f0:	3c01      	subs	r4, #1
 80095f2:	f101 0814 	add.w	r8, r1, #20
 80095f6:	f100 0514 	add.w	r5, r0, #20
 80095fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80095fe:	9301      	str	r3, [sp, #4]
 8009600:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8009604:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8009608:	3301      	adds	r3, #1
 800960a:	429a      	cmp	r2, r3
 800960c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8009610:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8009614:	fbb2 f6f3 	udiv	r6, r2, r3
 8009618:	d331      	bcc.n	800967e <quorem+0x9e>
 800961a:	f04f 0e00 	mov.w	lr, #0
 800961e:	4640      	mov	r0, r8
 8009620:	46ac      	mov	ip, r5
 8009622:	46f2      	mov	sl, lr
 8009624:	f850 2b04 	ldr.w	r2, [r0], #4
 8009628:	b293      	uxth	r3, r2
 800962a:	fb06 e303 	mla	r3, r6, r3, lr
 800962e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8009632:	b29b      	uxth	r3, r3
 8009634:	ebaa 0303 	sub.w	r3, sl, r3
 8009638:	f8dc a000 	ldr.w	sl, [ip]
 800963c:	0c12      	lsrs	r2, r2, #16
 800963e:	fa13 f38a 	uxtah	r3, r3, sl
 8009642:	fb06 e202 	mla	r2, r6, r2, lr
 8009646:	9300      	str	r3, [sp, #0]
 8009648:	9b00      	ldr	r3, [sp, #0]
 800964a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800964e:	b292      	uxth	r2, r2
 8009650:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8009654:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009658:	f8bd 3000 	ldrh.w	r3, [sp]
 800965c:	4581      	cmp	r9, r0
 800965e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009662:	f84c 3b04 	str.w	r3, [ip], #4
 8009666:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800966a:	d2db      	bcs.n	8009624 <quorem+0x44>
 800966c:	f855 300b 	ldr.w	r3, [r5, fp]
 8009670:	b92b      	cbnz	r3, 800967e <quorem+0x9e>
 8009672:	9b01      	ldr	r3, [sp, #4]
 8009674:	3b04      	subs	r3, #4
 8009676:	429d      	cmp	r5, r3
 8009678:	461a      	mov	r2, r3
 800967a:	d32e      	bcc.n	80096da <quorem+0xfa>
 800967c:	613c      	str	r4, [r7, #16]
 800967e:	4638      	mov	r0, r7
 8009680:	f001 f8b6 	bl	800a7f0 <__mcmp>
 8009684:	2800      	cmp	r0, #0
 8009686:	db24      	blt.n	80096d2 <quorem+0xf2>
 8009688:	3601      	adds	r6, #1
 800968a:	4628      	mov	r0, r5
 800968c:	f04f 0c00 	mov.w	ip, #0
 8009690:	f858 2b04 	ldr.w	r2, [r8], #4
 8009694:	f8d0 e000 	ldr.w	lr, [r0]
 8009698:	b293      	uxth	r3, r2
 800969a:	ebac 0303 	sub.w	r3, ip, r3
 800969e:	0c12      	lsrs	r2, r2, #16
 80096a0:	fa13 f38e 	uxtah	r3, r3, lr
 80096a4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80096a8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80096ac:	b29b      	uxth	r3, r3
 80096ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80096b2:	45c1      	cmp	r9, r8
 80096b4:	f840 3b04 	str.w	r3, [r0], #4
 80096b8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 80096bc:	d2e8      	bcs.n	8009690 <quorem+0xb0>
 80096be:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80096c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80096c6:	b922      	cbnz	r2, 80096d2 <quorem+0xf2>
 80096c8:	3b04      	subs	r3, #4
 80096ca:	429d      	cmp	r5, r3
 80096cc:	461a      	mov	r2, r3
 80096ce:	d30a      	bcc.n	80096e6 <quorem+0x106>
 80096d0:	613c      	str	r4, [r7, #16]
 80096d2:	4630      	mov	r0, r6
 80096d4:	b003      	add	sp, #12
 80096d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80096da:	6812      	ldr	r2, [r2, #0]
 80096dc:	3b04      	subs	r3, #4
 80096de:	2a00      	cmp	r2, #0
 80096e0:	d1cc      	bne.n	800967c <quorem+0x9c>
 80096e2:	3c01      	subs	r4, #1
 80096e4:	e7c7      	b.n	8009676 <quorem+0x96>
 80096e6:	6812      	ldr	r2, [r2, #0]
 80096e8:	3b04      	subs	r3, #4
 80096ea:	2a00      	cmp	r2, #0
 80096ec:	d1f0      	bne.n	80096d0 <quorem+0xf0>
 80096ee:	3c01      	subs	r4, #1
 80096f0:	e7eb      	b.n	80096ca <quorem+0xea>
 80096f2:	2000      	movs	r0, #0
 80096f4:	e7ee      	b.n	80096d4 <quorem+0xf4>
	...

080096f8 <_dtoa_r>:
 80096f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096fc:	ed2d 8b04 	vpush	{d8-d9}
 8009700:	ec57 6b10 	vmov	r6, r7, d0
 8009704:	b093      	sub	sp, #76	; 0x4c
 8009706:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009708:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800970c:	9106      	str	r1, [sp, #24]
 800970e:	ee10 aa10 	vmov	sl, s0
 8009712:	4604      	mov	r4, r0
 8009714:	9209      	str	r2, [sp, #36]	; 0x24
 8009716:	930c      	str	r3, [sp, #48]	; 0x30
 8009718:	46bb      	mov	fp, r7
 800971a:	b975      	cbnz	r5, 800973a <_dtoa_r+0x42>
 800971c:	2010      	movs	r0, #16
 800971e:	f000 fddd 	bl	800a2dc <malloc>
 8009722:	4602      	mov	r2, r0
 8009724:	6260      	str	r0, [r4, #36]	; 0x24
 8009726:	b920      	cbnz	r0, 8009732 <_dtoa_r+0x3a>
 8009728:	4ba7      	ldr	r3, [pc, #668]	; (80099c8 <_dtoa_r+0x2d0>)
 800972a:	21ea      	movs	r1, #234	; 0xea
 800972c:	48a7      	ldr	r0, [pc, #668]	; (80099cc <_dtoa_r+0x2d4>)
 800972e:	f001 fbc3 	bl	800aeb8 <__assert_func>
 8009732:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009736:	6005      	str	r5, [r0, #0]
 8009738:	60c5      	str	r5, [r0, #12]
 800973a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800973c:	6819      	ldr	r1, [r3, #0]
 800973e:	b151      	cbz	r1, 8009756 <_dtoa_r+0x5e>
 8009740:	685a      	ldr	r2, [r3, #4]
 8009742:	604a      	str	r2, [r1, #4]
 8009744:	2301      	movs	r3, #1
 8009746:	4093      	lsls	r3, r2
 8009748:	608b      	str	r3, [r1, #8]
 800974a:	4620      	mov	r0, r4
 800974c:	f000 fe0e 	bl	800a36c <_Bfree>
 8009750:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009752:	2200      	movs	r2, #0
 8009754:	601a      	str	r2, [r3, #0]
 8009756:	1e3b      	subs	r3, r7, #0
 8009758:	bfaa      	itet	ge
 800975a:	2300      	movge	r3, #0
 800975c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8009760:	f8c8 3000 	strge.w	r3, [r8]
 8009764:	4b9a      	ldr	r3, [pc, #616]	; (80099d0 <_dtoa_r+0x2d8>)
 8009766:	bfbc      	itt	lt
 8009768:	2201      	movlt	r2, #1
 800976a:	f8c8 2000 	strlt.w	r2, [r8]
 800976e:	ea33 030b 	bics.w	r3, r3, fp
 8009772:	d11b      	bne.n	80097ac <_dtoa_r+0xb4>
 8009774:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009776:	f242 730f 	movw	r3, #9999	; 0x270f
 800977a:	6013      	str	r3, [r2, #0]
 800977c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009780:	4333      	orrs	r3, r6
 8009782:	f000 8592 	beq.w	800a2aa <_dtoa_r+0xbb2>
 8009786:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009788:	b963      	cbnz	r3, 80097a4 <_dtoa_r+0xac>
 800978a:	4b92      	ldr	r3, [pc, #584]	; (80099d4 <_dtoa_r+0x2dc>)
 800978c:	e022      	b.n	80097d4 <_dtoa_r+0xdc>
 800978e:	4b92      	ldr	r3, [pc, #584]	; (80099d8 <_dtoa_r+0x2e0>)
 8009790:	9301      	str	r3, [sp, #4]
 8009792:	3308      	adds	r3, #8
 8009794:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009796:	6013      	str	r3, [r2, #0]
 8009798:	9801      	ldr	r0, [sp, #4]
 800979a:	b013      	add	sp, #76	; 0x4c
 800979c:	ecbd 8b04 	vpop	{d8-d9}
 80097a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80097a4:	4b8b      	ldr	r3, [pc, #556]	; (80099d4 <_dtoa_r+0x2dc>)
 80097a6:	9301      	str	r3, [sp, #4]
 80097a8:	3303      	adds	r3, #3
 80097aa:	e7f3      	b.n	8009794 <_dtoa_r+0x9c>
 80097ac:	2200      	movs	r2, #0
 80097ae:	2300      	movs	r3, #0
 80097b0:	4650      	mov	r0, sl
 80097b2:	4659      	mov	r1, fp
 80097b4:	f7f7 f990 	bl	8000ad8 <__aeabi_dcmpeq>
 80097b8:	ec4b ab19 	vmov	d9, sl, fp
 80097bc:	4680      	mov	r8, r0
 80097be:	b158      	cbz	r0, 80097d8 <_dtoa_r+0xe0>
 80097c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80097c2:	2301      	movs	r3, #1
 80097c4:	6013      	str	r3, [r2, #0]
 80097c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	f000 856b 	beq.w	800a2a4 <_dtoa_r+0xbac>
 80097ce:	4883      	ldr	r0, [pc, #524]	; (80099dc <_dtoa_r+0x2e4>)
 80097d0:	6018      	str	r0, [r3, #0]
 80097d2:	1e43      	subs	r3, r0, #1
 80097d4:	9301      	str	r3, [sp, #4]
 80097d6:	e7df      	b.n	8009798 <_dtoa_r+0xa0>
 80097d8:	ec4b ab10 	vmov	d0, sl, fp
 80097dc:	aa10      	add	r2, sp, #64	; 0x40
 80097de:	a911      	add	r1, sp, #68	; 0x44
 80097e0:	4620      	mov	r0, r4
 80097e2:	f001 f8ab 	bl	800a93c <__d2b>
 80097e6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80097ea:	ee08 0a10 	vmov	s16, r0
 80097ee:	2d00      	cmp	r5, #0
 80097f0:	f000 8084 	beq.w	80098fc <_dtoa_r+0x204>
 80097f4:	ee19 3a90 	vmov	r3, s19
 80097f8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80097fc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8009800:	4656      	mov	r6, sl
 8009802:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8009806:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800980a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800980e:	4b74      	ldr	r3, [pc, #464]	; (80099e0 <_dtoa_r+0x2e8>)
 8009810:	2200      	movs	r2, #0
 8009812:	4630      	mov	r0, r6
 8009814:	4639      	mov	r1, r7
 8009816:	f7f6 fd3f 	bl	8000298 <__aeabi_dsub>
 800981a:	a365      	add	r3, pc, #404	; (adr r3, 80099b0 <_dtoa_r+0x2b8>)
 800981c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009820:	f7f6 fef2 	bl	8000608 <__aeabi_dmul>
 8009824:	a364      	add	r3, pc, #400	; (adr r3, 80099b8 <_dtoa_r+0x2c0>)
 8009826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800982a:	f7f6 fd37 	bl	800029c <__adddf3>
 800982e:	4606      	mov	r6, r0
 8009830:	4628      	mov	r0, r5
 8009832:	460f      	mov	r7, r1
 8009834:	f7f6 fe7e 	bl	8000534 <__aeabi_i2d>
 8009838:	a361      	add	r3, pc, #388	; (adr r3, 80099c0 <_dtoa_r+0x2c8>)
 800983a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800983e:	f7f6 fee3 	bl	8000608 <__aeabi_dmul>
 8009842:	4602      	mov	r2, r0
 8009844:	460b      	mov	r3, r1
 8009846:	4630      	mov	r0, r6
 8009848:	4639      	mov	r1, r7
 800984a:	f7f6 fd27 	bl	800029c <__adddf3>
 800984e:	4606      	mov	r6, r0
 8009850:	460f      	mov	r7, r1
 8009852:	f7f7 f989 	bl	8000b68 <__aeabi_d2iz>
 8009856:	2200      	movs	r2, #0
 8009858:	9000      	str	r0, [sp, #0]
 800985a:	2300      	movs	r3, #0
 800985c:	4630      	mov	r0, r6
 800985e:	4639      	mov	r1, r7
 8009860:	f7f7 f944 	bl	8000aec <__aeabi_dcmplt>
 8009864:	b150      	cbz	r0, 800987c <_dtoa_r+0x184>
 8009866:	9800      	ldr	r0, [sp, #0]
 8009868:	f7f6 fe64 	bl	8000534 <__aeabi_i2d>
 800986c:	4632      	mov	r2, r6
 800986e:	463b      	mov	r3, r7
 8009870:	f7f7 f932 	bl	8000ad8 <__aeabi_dcmpeq>
 8009874:	b910      	cbnz	r0, 800987c <_dtoa_r+0x184>
 8009876:	9b00      	ldr	r3, [sp, #0]
 8009878:	3b01      	subs	r3, #1
 800987a:	9300      	str	r3, [sp, #0]
 800987c:	9b00      	ldr	r3, [sp, #0]
 800987e:	2b16      	cmp	r3, #22
 8009880:	d85a      	bhi.n	8009938 <_dtoa_r+0x240>
 8009882:	9a00      	ldr	r2, [sp, #0]
 8009884:	4b57      	ldr	r3, [pc, #348]	; (80099e4 <_dtoa_r+0x2ec>)
 8009886:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800988a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800988e:	ec51 0b19 	vmov	r0, r1, d9
 8009892:	f7f7 f92b 	bl	8000aec <__aeabi_dcmplt>
 8009896:	2800      	cmp	r0, #0
 8009898:	d050      	beq.n	800993c <_dtoa_r+0x244>
 800989a:	9b00      	ldr	r3, [sp, #0]
 800989c:	3b01      	subs	r3, #1
 800989e:	9300      	str	r3, [sp, #0]
 80098a0:	2300      	movs	r3, #0
 80098a2:	930b      	str	r3, [sp, #44]	; 0x2c
 80098a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80098a6:	1b5d      	subs	r5, r3, r5
 80098a8:	1e6b      	subs	r3, r5, #1
 80098aa:	9305      	str	r3, [sp, #20]
 80098ac:	bf45      	ittet	mi
 80098ae:	f1c5 0301 	rsbmi	r3, r5, #1
 80098b2:	9304      	strmi	r3, [sp, #16]
 80098b4:	2300      	movpl	r3, #0
 80098b6:	2300      	movmi	r3, #0
 80098b8:	bf4c      	ite	mi
 80098ba:	9305      	strmi	r3, [sp, #20]
 80098bc:	9304      	strpl	r3, [sp, #16]
 80098be:	9b00      	ldr	r3, [sp, #0]
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	db3d      	blt.n	8009940 <_dtoa_r+0x248>
 80098c4:	9b05      	ldr	r3, [sp, #20]
 80098c6:	9a00      	ldr	r2, [sp, #0]
 80098c8:	920a      	str	r2, [sp, #40]	; 0x28
 80098ca:	4413      	add	r3, r2
 80098cc:	9305      	str	r3, [sp, #20]
 80098ce:	2300      	movs	r3, #0
 80098d0:	9307      	str	r3, [sp, #28]
 80098d2:	9b06      	ldr	r3, [sp, #24]
 80098d4:	2b09      	cmp	r3, #9
 80098d6:	f200 8089 	bhi.w	80099ec <_dtoa_r+0x2f4>
 80098da:	2b05      	cmp	r3, #5
 80098dc:	bfc4      	itt	gt
 80098de:	3b04      	subgt	r3, #4
 80098e0:	9306      	strgt	r3, [sp, #24]
 80098e2:	9b06      	ldr	r3, [sp, #24]
 80098e4:	f1a3 0302 	sub.w	r3, r3, #2
 80098e8:	bfcc      	ite	gt
 80098ea:	2500      	movgt	r5, #0
 80098ec:	2501      	movle	r5, #1
 80098ee:	2b03      	cmp	r3, #3
 80098f0:	f200 8087 	bhi.w	8009a02 <_dtoa_r+0x30a>
 80098f4:	e8df f003 	tbb	[pc, r3]
 80098f8:	59383a2d 	.word	0x59383a2d
 80098fc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8009900:	441d      	add	r5, r3
 8009902:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8009906:	2b20      	cmp	r3, #32
 8009908:	bfc1      	itttt	gt
 800990a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800990e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8009912:	fa0b f303 	lslgt.w	r3, fp, r3
 8009916:	fa26 f000 	lsrgt.w	r0, r6, r0
 800991a:	bfda      	itte	le
 800991c:	f1c3 0320 	rsble	r3, r3, #32
 8009920:	fa06 f003 	lslle.w	r0, r6, r3
 8009924:	4318      	orrgt	r0, r3
 8009926:	f7f6 fdf5 	bl	8000514 <__aeabi_ui2d>
 800992a:	2301      	movs	r3, #1
 800992c:	4606      	mov	r6, r0
 800992e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8009932:	3d01      	subs	r5, #1
 8009934:	930e      	str	r3, [sp, #56]	; 0x38
 8009936:	e76a      	b.n	800980e <_dtoa_r+0x116>
 8009938:	2301      	movs	r3, #1
 800993a:	e7b2      	b.n	80098a2 <_dtoa_r+0x1aa>
 800993c:	900b      	str	r0, [sp, #44]	; 0x2c
 800993e:	e7b1      	b.n	80098a4 <_dtoa_r+0x1ac>
 8009940:	9b04      	ldr	r3, [sp, #16]
 8009942:	9a00      	ldr	r2, [sp, #0]
 8009944:	1a9b      	subs	r3, r3, r2
 8009946:	9304      	str	r3, [sp, #16]
 8009948:	4253      	negs	r3, r2
 800994a:	9307      	str	r3, [sp, #28]
 800994c:	2300      	movs	r3, #0
 800994e:	930a      	str	r3, [sp, #40]	; 0x28
 8009950:	e7bf      	b.n	80098d2 <_dtoa_r+0x1da>
 8009952:	2300      	movs	r3, #0
 8009954:	9308      	str	r3, [sp, #32]
 8009956:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009958:	2b00      	cmp	r3, #0
 800995a:	dc55      	bgt.n	8009a08 <_dtoa_r+0x310>
 800995c:	2301      	movs	r3, #1
 800995e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009962:	461a      	mov	r2, r3
 8009964:	9209      	str	r2, [sp, #36]	; 0x24
 8009966:	e00c      	b.n	8009982 <_dtoa_r+0x28a>
 8009968:	2301      	movs	r3, #1
 800996a:	e7f3      	b.n	8009954 <_dtoa_r+0x25c>
 800996c:	2300      	movs	r3, #0
 800996e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009970:	9308      	str	r3, [sp, #32]
 8009972:	9b00      	ldr	r3, [sp, #0]
 8009974:	4413      	add	r3, r2
 8009976:	9302      	str	r3, [sp, #8]
 8009978:	3301      	adds	r3, #1
 800997a:	2b01      	cmp	r3, #1
 800997c:	9303      	str	r3, [sp, #12]
 800997e:	bfb8      	it	lt
 8009980:	2301      	movlt	r3, #1
 8009982:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8009984:	2200      	movs	r2, #0
 8009986:	6042      	str	r2, [r0, #4]
 8009988:	2204      	movs	r2, #4
 800998a:	f102 0614 	add.w	r6, r2, #20
 800998e:	429e      	cmp	r6, r3
 8009990:	6841      	ldr	r1, [r0, #4]
 8009992:	d93d      	bls.n	8009a10 <_dtoa_r+0x318>
 8009994:	4620      	mov	r0, r4
 8009996:	f000 fca9 	bl	800a2ec <_Balloc>
 800999a:	9001      	str	r0, [sp, #4]
 800999c:	2800      	cmp	r0, #0
 800999e:	d13b      	bne.n	8009a18 <_dtoa_r+0x320>
 80099a0:	4b11      	ldr	r3, [pc, #68]	; (80099e8 <_dtoa_r+0x2f0>)
 80099a2:	4602      	mov	r2, r0
 80099a4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80099a8:	e6c0      	b.n	800972c <_dtoa_r+0x34>
 80099aa:	2301      	movs	r3, #1
 80099ac:	e7df      	b.n	800996e <_dtoa_r+0x276>
 80099ae:	bf00      	nop
 80099b0:	636f4361 	.word	0x636f4361
 80099b4:	3fd287a7 	.word	0x3fd287a7
 80099b8:	8b60c8b3 	.word	0x8b60c8b3
 80099bc:	3fc68a28 	.word	0x3fc68a28
 80099c0:	509f79fb 	.word	0x509f79fb
 80099c4:	3fd34413 	.word	0x3fd34413
 80099c8:	0800c0a2 	.word	0x0800c0a2
 80099cc:	0800c0b9 	.word	0x0800c0b9
 80099d0:	7ff00000 	.word	0x7ff00000
 80099d4:	0800c09e 	.word	0x0800c09e
 80099d8:	0800c095 	.word	0x0800c095
 80099dc:	0800bf71 	.word	0x0800bf71
 80099e0:	3ff80000 	.word	0x3ff80000
 80099e4:	0800c1b0 	.word	0x0800c1b0
 80099e8:	0800c114 	.word	0x0800c114
 80099ec:	2501      	movs	r5, #1
 80099ee:	2300      	movs	r3, #0
 80099f0:	9306      	str	r3, [sp, #24]
 80099f2:	9508      	str	r5, [sp, #32]
 80099f4:	f04f 33ff 	mov.w	r3, #4294967295
 80099f8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80099fc:	2200      	movs	r2, #0
 80099fe:	2312      	movs	r3, #18
 8009a00:	e7b0      	b.n	8009964 <_dtoa_r+0x26c>
 8009a02:	2301      	movs	r3, #1
 8009a04:	9308      	str	r3, [sp, #32]
 8009a06:	e7f5      	b.n	80099f4 <_dtoa_r+0x2fc>
 8009a08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009a0a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8009a0e:	e7b8      	b.n	8009982 <_dtoa_r+0x28a>
 8009a10:	3101      	adds	r1, #1
 8009a12:	6041      	str	r1, [r0, #4]
 8009a14:	0052      	lsls	r2, r2, #1
 8009a16:	e7b8      	b.n	800998a <_dtoa_r+0x292>
 8009a18:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009a1a:	9a01      	ldr	r2, [sp, #4]
 8009a1c:	601a      	str	r2, [r3, #0]
 8009a1e:	9b03      	ldr	r3, [sp, #12]
 8009a20:	2b0e      	cmp	r3, #14
 8009a22:	f200 809d 	bhi.w	8009b60 <_dtoa_r+0x468>
 8009a26:	2d00      	cmp	r5, #0
 8009a28:	f000 809a 	beq.w	8009b60 <_dtoa_r+0x468>
 8009a2c:	9b00      	ldr	r3, [sp, #0]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	dd32      	ble.n	8009a98 <_dtoa_r+0x3a0>
 8009a32:	4ab7      	ldr	r2, [pc, #732]	; (8009d10 <_dtoa_r+0x618>)
 8009a34:	f003 030f 	and.w	r3, r3, #15
 8009a38:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009a3c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009a40:	9b00      	ldr	r3, [sp, #0]
 8009a42:	05d8      	lsls	r0, r3, #23
 8009a44:	ea4f 1723 	mov.w	r7, r3, asr #4
 8009a48:	d516      	bpl.n	8009a78 <_dtoa_r+0x380>
 8009a4a:	4bb2      	ldr	r3, [pc, #712]	; (8009d14 <_dtoa_r+0x61c>)
 8009a4c:	ec51 0b19 	vmov	r0, r1, d9
 8009a50:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009a54:	f7f6 ff02 	bl	800085c <__aeabi_ddiv>
 8009a58:	f007 070f 	and.w	r7, r7, #15
 8009a5c:	4682      	mov	sl, r0
 8009a5e:	468b      	mov	fp, r1
 8009a60:	2503      	movs	r5, #3
 8009a62:	4eac      	ldr	r6, [pc, #688]	; (8009d14 <_dtoa_r+0x61c>)
 8009a64:	b957      	cbnz	r7, 8009a7c <_dtoa_r+0x384>
 8009a66:	4642      	mov	r2, r8
 8009a68:	464b      	mov	r3, r9
 8009a6a:	4650      	mov	r0, sl
 8009a6c:	4659      	mov	r1, fp
 8009a6e:	f7f6 fef5 	bl	800085c <__aeabi_ddiv>
 8009a72:	4682      	mov	sl, r0
 8009a74:	468b      	mov	fp, r1
 8009a76:	e028      	b.n	8009aca <_dtoa_r+0x3d2>
 8009a78:	2502      	movs	r5, #2
 8009a7a:	e7f2      	b.n	8009a62 <_dtoa_r+0x36a>
 8009a7c:	07f9      	lsls	r1, r7, #31
 8009a7e:	d508      	bpl.n	8009a92 <_dtoa_r+0x39a>
 8009a80:	4640      	mov	r0, r8
 8009a82:	4649      	mov	r1, r9
 8009a84:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009a88:	f7f6 fdbe 	bl	8000608 <__aeabi_dmul>
 8009a8c:	3501      	adds	r5, #1
 8009a8e:	4680      	mov	r8, r0
 8009a90:	4689      	mov	r9, r1
 8009a92:	107f      	asrs	r7, r7, #1
 8009a94:	3608      	adds	r6, #8
 8009a96:	e7e5      	b.n	8009a64 <_dtoa_r+0x36c>
 8009a98:	f000 809b 	beq.w	8009bd2 <_dtoa_r+0x4da>
 8009a9c:	9b00      	ldr	r3, [sp, #0]
 8009a9e:	4f9d      	ldr	r7, [pc, #628]	; (8009d14 <_dtoa_r+0x61c>)
 8009aa0:	425e      	negs	r6, r3
 8009aa2:	4b9b      	ldr	r3, [pc, #620]	; (8009d10 <_dtoa_r+0x618>)
 8009aa4:	f006 020f 	and.w	r2, r6, #15
 8009aa8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009aac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ab0:	ec51 0b19 	vmov	r0, r1, d9
 8009ab4:	f7f6 fda8 	bl	8000608 <__aeabi_dmul>
 8009ab8:	1136      	asrs	r6, r6, #4
 8009aba:	4682      	mov	sl, r0
 8009abc:	468b      	mov	fp, r1
 8009abe:	2300      	movs	r3, #0
 8009ac0:	2502      	movs	r5, #2
 8009ac2:	2e00      	cmp	r6, #0
 8009ac4:	d17a      	bne.n	8009bbc <_dtoa_r+0x4c4>
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d1d3      	bne.n	8009a72 <_dtoa_r+0x37a>
 8009aca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	f000 8082 	beq.w	8009bd6 <_dtoa_r+0x4de>
 8009ad2:	4b91      	ldr	r3, [pc, #580]	; (8009d18 <_dtoa_r+0x620>)
 8009ad4:	2200      	movs	r2, #0
 8009ad6:	4650      	mov	r0, sl
 8009ad8:	4659      	mov	r1, fp
 8009ada:	f7f7 f807 	bl	8000aec <__aeabi_dcmplt>
 8009ade:	2800      	cmp	r0, #0
 8009ae0:	d079      	beq.n	8009bd6 <_dtoa_r+0x4de>
 8009ae2:	9b03      	ldr	r3, [sp, #12]
 8009ae4:	2b00      	cmp	r3, #0
 8009ae6:	d076      	beq.n	8009bd6 <_dtoa_r+0x4de>
 8009ae8:	9b02      	ldr	r3, [sp, #8]
 8009aea:	2b00      	cmp	r3, #0
 8009aec:	dd36      	ble.n	8009b5c <_dtoa_r+0x464>
 8009aee:	9b00      	ldr	r3, [sp, #0]
 8009af0:	4650      	mov	r0, sl
 8009af2:	4659      	mov	r1, fp
 8009af4:	1e5f      	subs	r7, r3, #1
 8009af6:	2200      	movs	r2, #0
 8009af8:	4b88      	ldr	r3, [pc, #544]	; (8009d1c <_dtoa_r+0x624>)
 8009afa:	f7f6 fd85 	bl	8000608 <__aeabi_dmul>
 8009afe:	9e02      	ldr	r6, [sp, #8]
 8009b00:	4682      	mov	sl, r0
 8009b02:	468b      	mov	fp, r1
 8009b04:	3501      	adds	r5, #1
 8009b06:	4628      	mov	r0, r5
 8009b08:	f7f6 fd14 	bl	8000534 <__aeabi_i2d>
 8009b0c:	4652      	mov	r2, sl
 8009b0e:	465b      	mov	r3, fp
 8009b10:	f7f6 fd7a 	bl	8000608 <__aeabi_dmul>
 8009b14:	4b82      	ldr	r3, [pc, #520]	; (8009d20 <_dtoa_r+0x628>)
 8009b16:	2200      	movs	r2, #0
 8009b18:	f7f6 fbc0 	bl	800029c <__adddf3>
 8009b1c:	46d0      	mov	r8, sl
 8009b1e:	46d9      	mov	r9, fp
 8009b20:	4682      	mov	sl, r0
 8009b22:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8009b26:	2e00      	cmp	r6, #0
 8009b28:	d158      	bne.n	8009bdc <_dtoa_r+0x4e4>
 8009b2a:	4b7e      	ldr	r3, [pc, #504]	; (8009d24 <_dtoa_r+0x62c>)
 8009b2c:	2200      	movs	r2, #0
 8009b2e:	4640      	mov	r0, r8
 8009b30:	4649      	mov	r1, r9
 8009b32:	f7f6 fbb1 	bl	8000298 <__aeabi_dsub>
 8009b36:	4652      	mov	r2, sl
 8009b38:	465b      	mov	r3, fp
 8009b3a:	4680      	mov	r8, r0
 8009b3c:	4689      	mov	r9, r1
 8009b3e:	f7f6 fff3 	bl	8000b28 <__aeabi_dcmpgt>
 8009b42:	2800      	cmp	r0, #0
 8009b44:	f040 8295 	bne.w	800a072 <_dtoa_r+0x97a>
 8009b48:	4652      	mov	r2, sl
 8009b4a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009b4e:	4640      	mov	r0, r8
 8009b50:	4649      	mov	r1, r9
 8009b52:	f7f6 ffcb 	bl	8000aec <__aeabi_dcmplt>
 8009b56:	2800      	cmp	r0, #0
 8009b58:	f040 8289 	bne.w	800a06e <_dtoa_r+0x976>
 8009b5c:	ec5b ab19 	vmov	sl, fp, d9
 8009b60:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8009b62:	2b00      	cmp	r3, #0
 8009b64:	f2c0 8148 	blt.w	8009df8 <_dtoa_r+0x700>
 8009b68:	9a00      	ldr	r2, [sp, #0]
 8009b6a:	2a0e      	cmp	r2, #14
 8009b6c:	f300 8144 	bgt.w	8009df8 <_dtoa_r+0x700>
 8009b70:	4b67      	ldr	r3, [pc, #412]	; (8009d10 <_dtoa_r+0x618>)
 8009b72:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009b76:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009b7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	f280 80d5 	bge.w	8009d2c <_dtoa_r+0x634>
 8009b82:	9b03      	ldr	r3, [sp, #12]
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	f300 80d1 	bgt.w	8009d2c <_dtoa_r+0x634>
 8009b8a:	f040 826f 	bne.w	800a06c <_dtoa_r+0x974>
 8009b8e:	4b65      	ldr	r3, [pc, #404]	; (8009d24 <_dtoa_r+0x62c>)
 8009b90:	2200      	movs	r2, #0
 8009b92:	4640      	mov	r0, r8
 8009b94:	4649      	mov	r1, r9
 8009b96:	f7f6 fd37 	bl	8000608 <__aeabi_dmul>
 8009b9a:	4652      	mov	r2, sl
 8009b9c:	465b      	mov	r3, fp
 8009b9e:	f7f6 ffb9 	bl	8000b14 <__aeabi_dcmpge>
 8009ba2:	9e03      	ldr	r6, [sp, #12]
 8009ba4:	4637      	mov	r7, r6
 8009ba6:	2800      	cmp	r0, #0
 8009ba8:	f040 8245 	bne.w	800a036 <_dtoa_r+0x93e>
 8009bac:	9d01      	ldr	r5, [sp, #4]
 8009bae:	2331      	movs	r3, #49	; 0x31
 8009bb0:	f805 3b01 	strb.w	r3, [r5], #1
 8009bb4:	9b00      	ldr	r3, [sp, #0]
 8009bb6:	3301      	adds	r3, #1
 8009bb8:	9300      	str	r3, [sp, #0]
 8009bba:	e240      	b.n	800a03e <_dtoa_r+0x946>
 8009bbc:	07f2      	lsls	r2, r6, #31
 8009bbe:	d505      	bpl.n	8009bcc <_dtoa_r+0x4d4>
 8009bc0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009bc4:	f7f6 fd20 	bl	8000608 <__aeabi_dmul>
 8009bc8:	3501      	adds	r5, #1
 8009bca:	2301      	movs	r3, #1
 8009bcc:	1076      	asrs	r6, r6, #1
 8009bce:	3708      	adds	r7, #8
 8009bd0:	e777      	b.n	8009ac2 <_dtoa_r+0x3ca>
 8009bd2:	2502      	movs	r5, #2
 8009bd4:	e779      	b.n	8009aca <_dtoa_r+0x3d2>
 8009bd6:	9f00      	ldr	r7, [sp, #0]
 8009bd8:	9e03      	ldr	r6, [sp, #12]
 8009bda:	e794      	b.n	8009b06 <_dtoa_r+0x40e>
 8009bdc:	9901      	ldr	r1, [sp, #4]
 8009bde:	4b4c      	ldr	r3, [pc, #304]	; (8009d10 <_dtoa_r+0x618>)
 8009be0:	4431      	add	r1, r6
 8009be2:	910d      	str	r1, [sp, #52]	; 0x34
 8009be4:	9908      	ldr	r1, [sp, #32]
 8009be6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8009bea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8009bee:	2900      	cmp	r1, #0
 8009bf0:	d043      	beq.n	8009c7a <_dtoa_r+0x582>
 8009bf2:	494d      	ldr	r1, [pc, #308]	; (8009d28 <_dtoa_r+0x630>)
 8009bf4:	2000      	movs	r0, #0
 8009bf6:	f7f6 fe31 	bl	800085c <__aeabi_ddiv>
 8009bfa:	4652      	mov	r2, sl
 8009bfc:	465b      	mov	r3, fp
 8009bfe:	f7f6 fb4b 	bl	8000298 <__aeabi_dsub>
 8009c02:	9d01      	ldr	r5, [sp, #4]
 8009c04:	4682      	mov	sl, r0
 8009c06:	468b      	mov	fp, r1
 8009c08:	4649      	mov	r1, r9
 8009c0a:	4640      	mov	r0, r8
 8009c0c:	f7f6 ffac 	bl	8000b68 <__aeabi_d2iz>
 8009c10:	4606      	mov	r6, r0
 8009c12:	f7f6 fc8f 	bl	8000534 <__aeabi_i2d>
 8009c16:	4602      	mov	r2, r0
 8009c18:	460b      	mov	r3, r1
 8009c1a:	4640      	mov	r0, r8
 8009c1c:	4649      	mov	r1, r9
 8009c1e:	f7f6 fb3b 	bl	8000298 <__aeabi_dsub>
 8009c22:	3630      	adds	r6, #48	; 0x30
 8009c24:	f805 6b01 	strb.w	r6, [r5], #1
 8009c28:	4652      	mov	r2, sl
 8009c2a:	465b      	mov	r3, fp
 8009c2c:	4680      	mov	r8, r0
 8009c2e:	4689      	mov	r9, r1
 8009c30:	f7f6 ff5c 	bl	8000aec <__aeabi_dcmplt>
 8009c34:	2800      	cmp	r0, #0
 8009c36:	d163      	bne.n	8009d00 <_dtoa_r+0x608>
 8009c38:	4642      	mov	r2, r8
 8009c3a:	464b      	mov	r3, r9
 8009c3c:	4936      	ldr	r1, [pc, #216]	; (8009d18 <_dtoa_r+0x620>)
 8009c3e:	2000      	movs	r0, #0
 8009c40:	f7f6 fb2a 	bl	8000298 <__aeabi_dsub>
 8009c44:	4652      	mov	r2, sl
 8009c46:	465b      	mov	r3, fp
 8009c48:	f7f6 ff50 	bl	8000aec <__aeabi_dcmplt>
 8009c4c:	2800      	cmp	r0, #0
 8009c4e:	f040 80b5 	bne.w	8009dbc <_dtoa_r+0x6c4>
 8009c52:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009c54:	429d      	cmp	r5, r3
 8009c56:	d081      	beq.n	8009b5c <_dtoa_r+0x464>
 8009c58:	4b30      	ldr	r3, [pc, #192]	; (8009d1c <_dtoa_r+0x624>)
 8009c5a:	2200      	movs	r2, #0
 8009c5c:	4650      	mov	r0, sl
 8009c5e:	4659      	mov	r1, fp
 8009c60:	f7f6 fcd2 	bl	8000608 <__aeabi_dmul>
 8009c64:	4b2d      	ldr	r3, [pc, #180]	; (8009d1c <_dtoa_r+0x624>)
 8009c66:	4682      	mov	sl, r0
 8009c68:	468b      	mov	fp, r1
 8009c6a:	4640      	mov	r0, r8
 8009c6c:	4649      	mov	r1, r9
 8009c6e:	2200      	movs	r2, #0
 8009c70:	f7f6 fcca 	bl	8000608 <__aeabi_dmul>
 8009c74:	4680      	mov	r8, r0
 8009c76:	4689      	mov	r9, r1
 8009c78:	e7c6      	b.n	8009c08 <_dtoa_r+0x510>
 8009c7a:	4650      	mov	r0, sl
 8009c7c:	4659      	mov	r1, fp
 8009c7e:	f7f6 fcc3 	bl	8000608 <__aeabi_dmul>
 8009c82:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009c84:	9d01      	ldr	r5, [sp, #4]
 8009c86:	930f      	str	r3, [sp, #60]	; 0x3c
 8009c88:	4682      	mov	sl, r0
 8009c8a:	468b      	mov	fp, r1
 8009c8c:	4649      	mov	r1, r9
 8009c8e:	4640      	mov	r0, r8
 8009c90:	f7f6 ff6a 	bl	8000b68 <__aeabi_d2iz>
 8009c94:	4606      	mov	r6, r0
 8009c96:	f7f6 fc4d 	bl	8000534 <__aeabi_i2d>
 8009c9a:	3630      	adds	r6, #48	; 0x30
 8009c9c:	4602      	mov	r2, r0
 8009c9e:	460b      	mov	r3, r1
 8009ca0:	4640      	mov	r0, r8
 8009ca2:	4649      	mov	r1, r9
 8009ca4:	f7f6 faf8 	bl	8000298 <__aeabi_dsub>
 8009ca8:	f805 6b01 	strb.w	r6, [r5], #1
 8009cac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009cae:	429d      	cmp	r5, r3
 8009cb0:	4680      	mov	r8, r0
 8009cb2:	4689      	mov	r9, r1
 8009cb4:	f04f 0200 	mov.w	r2, #0
 8009cb8:	d124      	bne.n	8009d04 <_dtoa_r+0x60c>
 8009cba:	4b1b      	ldr	r3, [pc, #108]	; (8009d28 <_dtoa_r+0x630>)
 8009cbc:	4650      	mov	r0, sl
 8009cbe:	4659      	mov	r1, fp
 8009cc0:	f7f6 faec 	bl	800029c <__adddf3>
 8009cc4:	4602      	mov	r2, r0
 8009cc6:	460b      	mov	r3, r1
 8009cc8:	4640      	mov	r0, r8
 8009cca:	4649      	mov	r1, r9
 8009ccc:	f7f6 ff2c 	bl	8000b28 <__aeabi_dcmpgt>
 8009cd0:	2800      	cmp	r0, #0
 8009cd2:	d173      	bne.n	8009dbc <_dtoa_r+0x6c4>
 8009cd4:	4652      	mov	r2, sl
 8009cd6:	465b      	mov	r3, fp
 8009cd8:	4913      	ldr	r1, [pc, #76]	; (8009d28 <_dtoa_r+0x630>)
 8009cda:	2000      	movs	r0, #0
 8009cdc:	f7f6 fadc 	bl	8000298 <__aeabi_dsub>
 8009ce0:	4602      	mov	r2, r0
 8009ce2:	460b      	mov	r3, r1
 8009ce4:	4640      	mov	r0, r8
 8009ce6:	4649      	mov	r1, r9
 8009ce8:	f7f6 ff00 	bl	8000aec <__aeabi_dcmplt>
 8009cec:	2800      	cmp	r0, #0
 8009cee:	f43f af35 	beq.w	8009b5c <_dtoa_r+0x464>
 8009cf2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8009cf4:	1e6b      	subs	r3, r5, #1
 8009cf6:	930f      	str	r3, [sp, #60]	; 0x3c
 8009cf8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8009cfc:	2b30      	cmp	r3, #48	; 0x30
 8009cfe:	d0f8      	beq.n	8009cf2 <_dtoa_r+0x5fa>
 8009d00:	9700      	str	r7, [sp, #0]
 8009d02:	e049      	b.n	8009d98 <_dtoa_r+0x6a0>
 8009d04:	4b05      	ldr	r3, [pc, #20]	; (8009d1c <_dtoa_r+0x624>)
 8009d06:	f7f6 fc7f 	bl	8000608 <__aeabi_dmul>
 8009d0a:	4680      	mov	r8, r0
 8009d0c:	4689      	mov	r9, r1
 8009d0e:	e7bd      	b.n	8009c8c <_dtoa_r+0x594>
 8009d10:	0800c1b0 	.word	0x0800c1b0
 8009d14:	0800c188 	.word	0x0800c188
 8009d18:	3ff00000 	.word	0x3ff00000
 8009d1c:	40240000 	.word	0x40240000
 8009d20:	401c0000 	.word	0x401c0000
 8009d24:	40140000 	.word	0x40140000
 8009d28:	3fe00000 	.word	0x3fe00000
 8009d2c:	9d01      	ldr	r5, [sp, #4]
 8009d2e:	4656      	mov	r6, sl
 8009d30:	465f      	mov	r7, fp
 8009d32:	4642      	mov	r2, r8
 8009d34:	464b      	mov	r3, r9
 8009d36:	4630      	mov	r0, r6
 8009d38:	4639      	mov	r1, r7
 8009d3a:	f7f6 fd8f 	bl	800085c <__aeabi_ddiv>
 8009d3e:	f7f6 ff13 	bl	8000b68 <__aeabi_d2iz>
 8009d42:	4682      	mov	sl, r0
 8009d44:	f7f6 fbf6 	bl	8000534 <__aeabi_i2d>
 8009d48:	4642      	mov	r2, r8
 8009d4a:	464b      	mov	r3, r9
 8009d4c:	f7f6 fc5c 	bl	8000608 <__aeabi_dmul>
 8009d50:	4602      	mov	r2, r0
 8009d52:	460b      	mov	r3, r1
 8009d54:	4630      	mov	r0, r6
 8009d56:	4639      	mov	r1, r7
 8009d58:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8009d5c:	f7f6 fa9c 	bl	8000298 <__aeabi_dsub>
 8009d60:	f805 6b01 	strb.w	r6, [r5], #1
 8009d64:	9e01      	ldr	r6, [sp, #4]
 8009d66:	9f03      	ldr	r7, [sp, #12]
 8009d68:	1bae      	subs	r6, r5, r6
 8009d6a:	42b7      	cmp	r7, r6
 8009d6c:	4602      	mov	r2, r0
 8009d6e:	460b      	mov	r3, r1
 8009d70:	d135      	bne.n	8009dde <_dtoa_r+0x6e6>
 8009d72:	f7f6 fa93 	bl	800029c <__adddf3>
 8009d76:	4642      	mov	r2, r8
 8009d78:	464b      	mov	r3, r9
 8009d7a:	4606      	mov	r6, r0
 8009d7c:	460f      	mov	r7, r1
 8009d7e:	f7f6 fed3 	bl	8000b28 <__aeabi_dcmpgt>
 8009d82:	b9d0      	cbnz	r0, 8009dba <_dtoa_r+0x6c2>
 8009d84:	4642      	mov	r2, r8
 8009d86:	464b      	mov	r3, r9
 8009d88:	4630      	mov	r0, r6
 8009d8a:	4639      	mov	r1, r7
 8009d8c:	f7f6 fea4 	bl	8000ad8 <__aeabi_dcmpeq>
 8009d90:	b110      	cbz	r0, 8009d98 <_dtoa_r+0x6a0>
 8009d92:	f01a 0f01 	tst.w	sl, #1
 8009d96:	d110      	bne.n	8009dba <_dtoa_r+0x6c2>
 8009d98:	4620      	mov	r0, r4
 8009d9a:	ee18 1a10 	vmov	r1, s16
 8009d9e:	f000 fae5 	bl	800a36c <_Bfree>
 8009da2:	2300      	movs	r3, #0
 8009da4:	9800      	ldr	r0, [sp, #0]
 8009da6:	702b      	strb	r3, [r5, #0]
 8009da8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009daa:	3001      	adds	r0, #1
 8009dac:	6018      	str	r0, [r3, #0]
 8009dae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	f43f acf1 	beq.w	8009798 <_dtoa_r+0xa0>
 8009db6:	601d      	str	r5, [r3, #0]
 8009db8:	e4ee      	b.n	8009798 <_dtoa_r+0xa0>
 8009dba:	9f00      	ldr	r7, [sp, #0]
 8009dbc:	462b      	mov	r3, r5
 8009dbe:	461d      	mov	r5, r3
 8009dc0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009dc4:	2a39      	cmp	r2, #57	; 0x39
 8009dc6:	d106      	bne.n	8009dd6 <_dtoa_r+0x6de>
 8009dc8:	9a01      	ldr	r2, [sp, #4]
 8009dca:	429a      	cmp	r2, r3
 8009dcc:	d1f7      	bne.n	8009dbe <_dtoa_r+0x6c6>
 8009dce:	9901      	ldr	r1, [sp, #4]
 8009dd0:	2230      	movs	r2, #48	; 0x30
 8009dd2:	3701      	adds	r7, #1
 8009dd4:	700a      	strb	r2, [r1, #0]
 8009dd6:	781a      	ldrb	r2, [r3, #0]
 8009dd8:	3201      	adds	r2, #1
 8009dda:	701a      	strb	r2, [r3, #0]
 8009ddc:	e790      	b.n	8009d00 <_dtoa_r+0x608>
 8009dde:	4ba6      	ldr	r3, [pc, #664]	; (800a078 <_dtoa_r+0x980>)
 8009de0:	2200      	movs	r2, #0
 8009de2:	f7f6 fc11 	bl	8000608 <__aeabi_dmul>
 8009de6:	2200      	movs	r2, #0
 8009de8:	2300      	movs	r3, #0
 8009dea:	4606      	mov	r6, r0
 8009dec:	460f      	mov	r7, r1
 8009dee:	f7f6 fe73 	bl	8000ad8 <__aeabi_dcmpeq>
 8009df2:	2800      	cmp	r0, #0
 8009df4:	d09d      	beq.n	8009d32 <_dtoa_r+0x63a>
 8009df6:	e7cf      	b.n	8009d98 <_dtoa_r+0x6a0>
 8009df8:	9a08      	ldr	r2, [sp, #32]
 8009dfa:	2a00      	cmp	r2, #0
 8009dfc:	f000 80d7 	beq.w	8009fae <_dtoa_r+0x8b6>
 8009e00:	9a06      	ldr	r2, [sp, #24]
 8009e02:	2a01      	cmp	r2, #1
 8009e04:	f300 80ba 	bgt.w	8009f7c <_dtoa_r+0x884>
 8009e08:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009e0a:	2a00      	cmp	r2, #0
 8009e0c:	f000 80b2 	beq.w	8009f74 <_dtoa_r+0x87c>
 8009e10:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8009e14:	9e07      	ldr	r6, [sp, #28]
 8009e16:	9d04      	ldr	r5, [sp, #16]
 8009e18:	9a04      	ldr	r2, [sp, #16]
 8009e1a:	441a      	add	r2, r3
 8009e1c:	9204      	str	r2, [sp, #16]
 8009e1e:	9a05      	ldr	r2, [sp, #20]
 8009e20:	2101      	movs	r1, #1
 8009e22:	441a      	add	r2, r3
 8009e24:	4620      	mov	r0, r4
 8009e26:	9205      	str	r2, [sp, #20]
 8009e28:	f000 fb58 	bl	800a4dc <__i2b>
 8009e2c:	4607      	mov	r7, r0
 8009e2e:	2d00      	cmp	r5, #0
 8009e30:	dd0c      	ble.n	8009e4c <_dtoa_r+0x754>
 8009e32:	9b05      	ldr	r3, [sp, #20]
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	dd09      	ble.n	8009e4c <_dtoa_r+0x754>
 8009e38:	42ab      	cmp	r3, r5
 8009e3a:	9a04      	ldr	r2, [sp, #16]
 8009e3c:	bfa8      	it	ge
 8009e3e:	462b      	movge	r3, r5
 8009e40:	1ad2      	subs	r2, r2, r3
 8009e42:	9204      	str	r2, [sp, #16]
 8009e44:	9a05      	ldr	r2, [sp, #20]
 8009e46:	1aed      	subs	r5, r5, r3
 8009e48:	1ad3      	subs	r3, r2, r3
 8009e4a:	9305      	str	r3, [sp, #20]
 8009e4c:	9b07      	ldr	r3, [sp, #28]
 8009e4e:	b31b      	cbz	r3, 8009e98 <_dtoa_r+0x7a0>
 8009e50:	9b08      	ldr	r3, [sp, #32]
 8009e52:	2b00      	cmp	r3, #0
 8009e54:	f000 80af 	beq.w	8009fb6 <_dtoa_r+0x8be>
 8009e58:	2e00      	cmp	r6, #0
 8009e5a:	dd13      	ble.n	8009e84 <_dtoa_r+0x78c>
 8009e5c:	4639      	mov	r1, r7
 8009e5e:	4632      	mov	r2, r6
 8009e60:	4620      	mov	r0, r4
 8009e62:	f000 fbfb 	bl	800a65c <__pow5mult>
 8009e66:	ee18 2a10 	vmov	r2, s16
 8009e6a:	4601      	mov	r1, r0
 8009e6c:	4607      	mov	r7, r0
 8009e6e:	4620      	mov	r0, r4
 8009e70:	f000 fb4a 	bl	800a508 <__multiply>
 8009e74:	ee18 1a10 	vmov	r1, s16
 8009e78:	4680      	mov	r8, r0
 8009e7a:	4620      	mov	r0, r4
 8009e7c:	f000 fa76 	bl	800a36c <_Bfree>
 8009e80:	ee08 8a10 	vmov	s16, r8
 8009e84:	9b07      	ldr	r3, [sp, #28]
 8009e86:	1b9a      	subs	r2, r3, r6
 8009e88:	d006      	beq.n	8009e98 <_dtoa_r+0x7a0>
 8009e8a:	ee18 1a10 	vmov	r1, s16
 8009e8e:	4620      	mov	r0, r4
 8009e90:	f000 fbe4 	bl	800a65c <__pow5mult>
 8009e94:	ee08 0a10 	vmov	s16, r0
 8009e98:	2101      	movs	r1, #1
 8009e9a:	4620      	mov	r0, r4
 8009e9c:	f000 fb1e 	bl	800a4dc <__i2b>
 8009ea0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009ea2:	2b00      	cmp	r3, #0
 8009ea4:	4606      	mov	r6, r0
 8009ea6:	f340 8088 	ble.w	8009fba <_dtoa_r+0x8c2>
 8009eaa:	461a      	mov	r2, r3
 8009eac:	4601      	mov	r1, r0
 8009eae:	4620      	mov	r0, r4
 8009eb0:	f000 fbd4 	bl	800a65c <__pow5mult>
 8009eb4:	9b06      	ldr	r3, [sp, #24]
 8009eb6:	2b01      	cmp	r3, #1
 8009eb8:	4606      	mov	r6, r0
 8009eba:	f340 8081 	ble.w	8009fc0 <_dtoa_r+0x8c8>
 8009ebe:	f04f 0800 	mov.w	r8, #0
 8009ec2:	6933      	ldr	r3, [r6, #16]
 8009ec4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8009ec8:	6918      	ldr	r0, [r3, #16]
 8009eca:	f000 fab7 	bl	800a43c <__hi0bits>
 8009ece:	f1c0 0020 	rsb	r0, r0, #32
 8009ed2:	9b05      	ldr	r3, [sp, #20]
 8009ed4:	4418      	add	r0, r3
 8009ed6:	f010 001f 	ands.w	r0, r0, #31
 8009eda:	f000 8092 	beq.w	800a002 <_dtoa_r+0x90a>
 8009ede:	f1c0 0320 	rsb	r3, r0, #32
 8009ee2:	2b04      	cmp	r3, #4
 8009ee4:	f340 808a 	ble.w	8009ffc <_dtoa_r+0x904>
 8009ee8:	f1c0 001c 	rsb	r0, r0, #28
 8009eec:	9b04      	ldr	r3, [sp, #16]
 8009eee:	4403      	add	r3, r0
 8009ef0:	9304      	str	r3, [sp, #16]
 8009ef2:	9b05      	ldr	r3, [sp, #20]
 8009ef4:	4403      	add	r3, r0
 8009ef6:	4405      	add	r5, r0
 8009ef8:	9305      	str	r3, [sp, #20]
 8009efa:	9b04      	ldr	r3, [sp, #16]
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	dd07      	ble.n	8009f10 <_dtoa_r+0x818>
 8009f00:	ee18 1a10 	vmov	r1, s16
 8009f04:	461a      	mov	r2, r3
 8009f06:	4620      	mov	r0, r4
 8009f08:	f000 fc02 	bl	800a710 <__lshift>
 8009f0c:	ee08 0a10 	vmov	s16, r0
 8009f10:	9b05      	ldr	r3, [sp, #20]
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	dd05      	ble.n	8009f22 <_dtoa_r+0x82a>
 8009f16:	4631      	mov	r1, r6
 8009f18:	461a      	mov	r2, r3
 8009f1a:	4620      	mov	r0, r4
 8009f1c:	f000 fbf8 	bl	800a710 <__lshift>
 8009f20:	4606      	mov	r6, r0
 8009f22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009f24:	2b00      	cmp	r3, #0
 8009f26:	d06e      	beq.n	800a006 <_dtoa_r+0x90e>
 8009f28:	ee18 0a10 	vmov	r0, s16
 8009f2c:	4631      	mov	r1, r6
 8009f2e:	f000 fc5f 	bl	800a7f0 <__mcmp>
 8009f32:	2800      	cmp	r0, #0
 8009f34:	da67      	bge.n	800a006 <_dtoa_r+0x90e>
 8009f36:	9b00      	ldr	r3, [sp, #0]
 8009f38:	3b01      	subs	r3, #1
 8009f3a:	ee18 1a10 	vmov	r1, s16
 8009f3e:	9300      	str	r3, [sp, #0]
 8009f40:	220a      	movs	r2, #10
 8009f42:	2300      	movs	r3, #0
 8009f44:	4620      	mov	r0, r4
 8009f46:	f000 fa33 	bl	800a3b0 <__multadd>
 8009f4a:	9b08      	ldr	r3, [sp, #32]
 8009f4c:	ee08 0a10 	vmov	s16, r0
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	f000 81b1 	beq.w	800a2b8 <_dtoa_r+0xbc0>
 8009f56:	2300      	movs	r3, #0
 8009f58:	4639      	mov	r1, r7
 8009f5a:	220a      	movs	r2, #10
 8009f5c:	4620      	mov	r0, r4
 8009f5e:	f000 fa27 	bl	800a3b0 <__multadd>
 8009f62:	9b02      	ldr	r3, [sp, #8]
 8009f64:	2b00      	cmp	r3, #0
 8009f66:	4607      	mov	r7, r0
 8009f68:	f300 808e 	bgt.w	800a088 <_dtoa_r+0x990>
 8009f6c:	9b06      	ldr	r3, [sp, #24]
 8009f6e:	2b02      	cmp	r3, #2
 8009f70:	dc51      	bgt.n	800a016 <_dtoa_r+0x91e>
 8009f72:	e089      	b.n	800a088 <_dtoa_r+0x990>
 8009f74:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8009f76:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009f7a:	e74b      	b.n	8009e14 <_dtoa_r+0x71c>
 8009f7c:	9b03      	ldr	r3, [sp, #12]
 8009f7e:	1e5e      	subs	r6, r3, #1
 8009f80:	9b07      	ldr	r3, [sp, #28]
 8009f82:	42b3      	cmp	r3, r6
 8009f84:	bfbf      	itttt	lt
 8009f86:	9b07      	ldrlt	r3, [sp, #28]
 8009f88:	9607      	strlt	r6, [sp, #28]
 8009f8a:	1af2      	sublt	r2, r6, r3
 8009f8c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009f8e:	bfb6      	itet	lt
 8009f90:	189b      	addlt	r3, r3, r2
 8009f92:	1b9e      	subge	r6, r3, r6
 8009f94:	930a      	strlt	r3, [sp, #40]	; 0x28
 8009f96:	9b03      	ldr	r3, [sp, #12]
 8009f98:	bfb8      	it	lt
 8009f9a:	2600      	movlt	r6, #0
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	bfb7      	itett	lt
 8009fa0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8009fa4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8009fa8:	1a9d      	sublt	r5, r3, r2
 8009faa:	2300      	movlt	r3, #0
 8009fac:	e734      	b.n	8009e18 <_dtoa_r+0x720>
 8009fae:	9e07      	ldr	r6, [sp, #28]
 8009fb0:	9d04      	ldr	r5, [sp, #16]
 8009fb2:	9f08      	ldr	r7, [sp, #32]
 8009fb4:	e73b      	b.n	8009e2e <_dtoa_r+0x736>
 8009fb6:	9a07      	ldr	r2, [sp, #28]
 8009fb8:	e767      	b.n	8009e8a <_dtoa_r+0x792>
 8009fba:	9b06      	ldr	r3, [sp, #24]
 8009fbc:	2b01      	cmp	r3, #1
 8009fbe:	dc18      	bgt.n	8009ff2 <_dtoa_r+0x8fa>
 8009fc0:	f1ba 0f00 	cmp.w	sl, #0
 8009fc4:	d115      	bne.n	8009ff2 <_dtoa_r+0x8fa>
 8009fc6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009fca:	b993      	cbnz	r3, 8009ff2 <_dtoa_r+0x8fa>
 8009fcc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009fd0:	0d1b      	lsrs	r3, r3, #20
 8009fd2:	051b      	lsls	r3, r3, #20
 8009fd4:	b183      	cbz	r3, 8009ff8 <_dtoa_r+0x900>
 8009fd6:	9b04      	ldr	r3, [sp, #16]
 8009fd8:	3301      	adds	r3, #1
 8009fda:	9304      	str	r3, [sp, #16]
 8009fdc:	9b05      	ldr	r3, [sp, #20]
 8009fde:	3301      	adds	r3, #1
 8009fe0:	9305      	str	r3, [sp, #20]
 8009fe2:	f04f 0801 	mov.w	r8, #1
 8009fe6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009fe8:	2b00      	cmp	r3, #0
 8009fea:	f47f af6a 	bne.w	8009ec2 <_dtoa_r+0x7ca>
 8009fee:	2001      	movs	r0, #1
 8009ff0:	e76f      	b.n	8009ed2 <_dtoa_r+0x7da>
 8009ff2:	f04f 0800 	mov.w	r8, #0
 8009ff6:	e7f6      	b.n	8009fe6 <_dtoa_r+0x8ee>
 8009ff8:	4698      	mov	r8, r3
 8009ffa:	e7f4      	b.n	8009fe6 <_dtoa_r+0x8ee>
 8009ffc:	f43f af7d 	beq.w	8009efa <_dtoa_r+0x802>
 800a000:	4618      	mov	r0, r3
 800a002:	301c      	adds	r0, #28
 800a004:	e772      	b.n	8009eec <_dtoa_r+0x7f4>
 800a006:	9b03      	ldr	r3, [sp, #12]
 800a008:	2b00      	cmp	r3, #0
 800a00a:	dc37      	bgt.n	800a07c <_dtoa_r+0x984>
 800a00c:	9b06      	ldr	r3, [sp, #24]
 800a00e:	2b02      	cmp	r3, #2
 800a010:	dd34      	ble.n	800a07c <_dtoa_r+0x984>
 800a012:	9b03      	ldr	r3, [sp, #12]
 800a014:	9302      	str	r3, [sp, #8]
 800a016:	9b02      	ldr	r3, [sp, #8]
 800a018:	b96b      	cbnz	r3, 800a036 <_dtoa_r+0x93e>
 800a01a:	4631      	mov	r1, r6
 800a01c:	2205      	movs	r2, #5
 800a01e:	4620      	mov	r0, r4
 800a020:	f000 f9c6 	bl	800a3b0 <__multadd>
 800a024:	4601      	mov	r1, r0
 800a026:	4606      	mov	r6, r0
 800a028:	ee18 0a10 	vmov	r0, s16
 800a02c:	f000 fbe0 	bl	800a7f0 <__mcmp>
 800a030:	2800      	cmp	r0, #0
 800a032:	f73f adbb 	bgt.w	8009bac <_dtoa_r+0x4b4>
 800a036:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a038:	9d01      	ldr	r5, [sp, #4]
 800a03a:	43db      	mvns	r3, r3
 800a03c:	9300      	str	r3, [sp, #0]
 800a03e:	f04f 0800 	mov.w	r8, #0
 800a042:	4631      	mov	r1, r6
 800a044:	4620      	mov	r0, r4
 800a046:	f000 f991 	bl	800a36c <_Bfree>
 800a04a:	2f00      	cmp	r7, #0
 800a04c:	f43f aea4 	beq.w	8009d98 <_dtoa_r+0x6a0>
 800a050:	f1b8 0f00 	cmp.w	r8, #0
 800a054:	d005      	beq.n	800a062 <_dtoa_r+0x96a>
 800a056:	45b8      	cmp	r8, r7
 800a058:	d003      	beq.n	800a062 <_dtoa_r+0x96a>
 800a05a:	4641      	mov	r1, r8
 800a05c:	4620      	mov	r0, r4
 800a05e:	f000 f985 	bl	800a36c <_Bfree>
 800a062:	4639      	mov	r1, r7
 800a064:	4620      	mov	r0, r4
 800a066:	f000 f981 	bl	800a36c <_Bfree>
 800a06a:	e695      	b.n	8009d98 <_dtoa_r+0x6a0>
 800a06c:	2600      	movs	r6, #0
 800a06e:	4637      	mov	r7, r6
 800a070:	e7e1      	b.n	800a036 <_dtoa_r+0x93e>
 800a072:	9700      	str	r7, [sp, #0]
 800a074:	4637      	mov	r7, r6
 800a076:	e599      	b.n	8009bac <_dtoa_r+0x4b4>
 800a078:	40240000 	.word	0x40240000
 800a07c:	9b08      	ldr	r3, [sp, #32]
 800a07e:	2b00      	cmp	r3, #0
 800a080:	f000 80ca 	beq.w	800a218 <_dtoa_r+0xb20>
 800a084:	9b03      	ldr	r3, [sp, #12]
 800a086:	9302      	str	r3, [sp, #8]
 800a088:	2d00      	cmp	r5, #0
 800a08a:	dd05      	ble.n	800a098 <_dtoa_r+0x9a0>
 800a08c:	4639      	mov	r1, r7
 800a08e:	462a      	mov	r2, r5
 800a090:	4620      	mov	r0, r4
 800a092:	f000 fb3d 	bl	800a710 <__lshift>
 800a096:	4607      	mov	r7, r0
 800a098:	f1b8 0f00 	cmp.w	r8, #0
 800a09c:	d05b      	beq.n	800a156 <_dtoa_r+0xa5e>
 800a09e:	6879      	ldr	r1, [r7, #4]
 800a0a0:	4620      	mov	r0, r4
 800a0a2:	f000 f923 	bl	800a2ec <_Balloc>
 800a0a6:	4605      	mov	r5, r0
 800a0a8:	b928      	cbnz	r0, 800a0b6 <_dtoa_r+0x9be>
 800a0aa:	4b87      	ldr	r3, [pc, #540]	; (800a2c8 <_dtoa_r+0xbd0>)
 800a0ac:	4602      	mov	r2, r0
 800a0ae:	f240 21ea 	movw	r1, #746	; 0x2ea
 800a0b2:	f7ff bb3b 	b.w	800972c <_dtoa_r+0x34>
 800a0b6:	693a      	ldr	r2, [r7, #16]
 800a0b8:	3202      	adds	r2, #2
 800a0ba:	0092      	lsls	r2, r2, #2
 800a0bc:	f107 010c 	add.w	r1, r7, #12
 800a0c0:	300c      	adds	r0, #12
 800a0c2:	f7fe fd4b 	bl	8008b5c <memcpy>
 800a0c6:	2201      	movs	r2, #1
 800a0c8:	4629      	mov	r1, r5
 800a0ca:	4620      	mov	r0, r4
 800a0cc:	f000 fb20 	bl	800a710 <__lshift>
 800a0d0:	9b01      	ldr	r3, [sp, #4]
 800a0d2:	f103 0901 	add.w	r9, r3, #1
 800a0d6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800a0da:	4413      	add	r3, r2
 800a0dc:	9305      	str	r3, [sp, #20]
 800a0de:	f00a 0301 	and.w	r3, sl, #1
 800a0e2:	46b8      	mov	r8, r7
 800a0e4:	9304      	str	r3, [sp, #16]
 800a0e6:	4607      	mov	r7, r0
 800a0e8:	4631      	mov	r1, r6
 800a0ea:	ee18 0a10 	vmov	r0, s16
 800a0ee:	f7ff fa77 	bl	80095e0 <quorem>
 800a0f2:	4641      	mov	r1, r8
 800a0f4:	9002      	str	r0, [sp, #8]
 800a0f6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a0fa:	ee18 0a10 	vmov	r0, s16
 800a0fe:	f000 fb77 	bl	800a7f0 <__mcmp>
 800a102:	463a      	mov	r2, r7
 800a104:	9003      	str	r0, [sp, #12]
 800a106:	4631      	mov	r1, r6
 800a108:	4620      	mov	r0, r4
 800a10a:	f000 fb8d 	bl	800a828 <__mdiff>
 800a10e:	68c2      	ldr	r2, [r0, #12]
 800a110:	f109 3bff 	add.w	fp, r9, #4294967295
 800a114:	4605      	mov	r5, r0
 800a116:	bb02      	cbnz	r2, 800a15a <_dtoa_r+0xa62>
 800a118:	4601      	mov	r1, r0
 800a11a:	ee18 0a10 	vmov	r0, s16
 800a11e:	f000 fb67 	bl	800a7f0 <__mcmp>
 800a122:	4602      	mov	r2, r0
 800a124:	4629      	mov	r1, r5
 800a126:	4620      	mov	r0, r4
 800a128:	9207      	str	r2, [sp, #28]
 800a12a:	f000 f91f 	bl	800a36c <_Bfree>
 800a12e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800a132:	ea43 0102 	orr.w	r1, r3, r2
 800a136:	9b04      	ldr	r3, [sp, #16]
 800a138:	430b      	orrs	r3, r1
 800a13a:	464d      	mov	r5, r9
 800a13c:	d10f      	bne.n	800a15e <_dtoa_r+0xa66>
 800a13e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a142:	d02a      	beq.n	800a19a <_dtoa_r+0xaa2>
 800a144:	9b03      	ldr	r3, [sp, #12]
 800a146:	2b00      	cmp	r3, #0
 800a148:	dd02      	ble.n	800a150 <_dtoa_r+0xa58>
 800a14a:	9b02      	ldr	r3, [sp, #8]
 800a14c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800a150:	f88b a000 	strb.w	sl, [fp]
 800a154:	e775      	b.n	800a042 <_dtoa_r+0x94a>
 800a156:	4638      	mov	r0, r7
 800a158:	e7ba      	b.n	800a0d0 <_dtoa_r+0x9d8>
 800a15a:	2201      	movs	r2, #1
 800a15c:	e7e2      	b.n	800a124 <_dtoa_r+0xa2c>
 800a15e:	9b03      	ldr	r3, [sp, #12]
 800a160:	2b00      	cmp	r3, #0
 800a162:	db04      	blt.n	800a16e <_dtoa_r+0xa76>
 800a164:	9906      	ldr	r1, [sp, #24]
 800a166:	430b      	orrs	r3, r1
 800a168:	9904      	ldr	r1, [sp, #16]
 800a16a:	430b      	orrs	r3, r1
 800a16c:	d122      	bne.n	800a1b4 <_dtoa_r+0xabc>
 800a16e:	2a00      	cmp	r2, #0
 800a170:	ddee      	ble.n	800a150 <_dtoa_r+0xa58>
 800a172:	ee18 1a10 	vmov	r1, s16
 800a176:	2201      	movs	r2, #1
 800a178:	4620      	mov	r0, r4
 800a17a:	f000 fac9 	bl	800a710 <__lshift>
 800a17e:	4631      	mov	r1, r6
 800a180:	ee08 0a10 	vmov	s16, r0
 800a184:	f000 fb34 	bl	800a7f0 <__mcmp>
 800a188:	2800      	cmp	r0, #0
 800a18a:	dc03      	bgt.n	800a194 <_dtoa_r+0xa9c>
 800a18c:	d1e0      	bne.n	800a150 <_dtoa_r+0xa58>
 800a18e:	f01a 0f01 	tst.w	sl, #1
 800a192:	d0dd      	beq.n	800a150 <_dtoa_r+0xa58>
 800a194:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a198:	d1d7      	bne.n	800a14a <_dtoa_r+0xa52>
 800a19a:	2339      	movs	r3, #57	; 0x39
 800a19c:	f88b 3000 	strb.w	r3, [fp]
 800a1a0:	462b      	mov	r3, r5
 800a1a2:	461d      	mov	r5, r3
 800a1a4:	3b01      	subs	r3, #1
 800a1a6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a1aa:	2a39      	cmp	r2, #57	; 0x39
 800a1ac:	d071      	beq.n	800a292 <_dtoa_r+0xb9a>
 800a1ae:	3201      	adds	r2, #1
 800a1b0:	701a      	strb	r2, [r3, #0]
 800a1b2:	e746      	b.n	800a042 <_dtoa_r+0x94a>
 800a1b4:	2a00      	cmp	r2, #0
 800a1b6:	dd07      	ble.n	800a1c8 <_dtoa_r+0xad0>
 800a1b8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800a1bc:	d0ed      	beq.n	800a19a <_dtoa_r+0xaa2>
 800a1be:	f10a 0301 	add.w	r3, sl, #1
 800a1c2:	f88b 3000 	strb.w	r3, [fp]
 800a1c6:	e73c      	b.n	800a042 <_dtoa_r+0x94a>
 800a1c8:	9b05      	ldr	r3, [sp, #20]
 800a1ca:	f809 ac01 	strb.w	sl, [r9, #-1]
 800a1ce:	4599      	cmp	r9, r3
 800a1d0:	d047      	beq.n	800a262 <_dtoa_r+0xb6a>
 800a1d2:	ee18 1a10 	vmov	r1, s16
 800a1d6:	2300      	movs	r3, #0
 800a1d8:	220a      	movs	r2, #10
 800a1da:	4620      	mov	r0, r4
 800a1dc:	f000 f8e8 	bl	800a3b0 <__multadd>
 800a1e0:	45b8      	cmp	r8, r7
 800a1e2:	ee08 0a10 	vmov	s16, r0
 800a1e6:	f04f 0300 	mov.w	r3, #0
 800a1ea:	f04f 020a 	mov.w	r2, #10
 800a1ee:	4641      	mov	r1, r8
 800a1f0:	4620      	mov	r0, r4
 800a1f2:	d106      	bne.n	800a202 <_dtoa_r+0xb0a>
 800a1f4:	f000 f8dc 	bl	800a3b0 <__multadd>
 800a1f8:	4680      	mov	r8, r0
 800a1fa:	4607      	mov	r7, r0
 800a1fc:	f109 0901 	add.w	r9, r9, #1
 800a200:	e772      	b.n	800a0e8 <_dtoa_r+0x9f0>
 800a202:	f000 f8d5 	bl	800a3b0 <__multadd>
 800a206:	4639      	mov	r1, r7
 800a208:	4680      	mov	r8, r0
 800a20a:	2300      	movs	r3, #0
 800a20c:	220a      	movs	r2, #10
 800a20e:	4620      	mov	r0, r4
 800a210:	f000 f8ce 	bl	800a3b0 <__multadd>
 800a214:	4607      	mov	r7, r0
 800a216:	e7f1      	b.n	800a1fc <_dtoa_r+0xb04>
 800a218:	9b03      	ldr	r3, [sp, #12]
 800a21a:	9302      	str	r3, [sp, #8]
 800a21c:	9d01      	ldr	r5, [sp, #4]
 800a21e:	ee18 0a10 	vmov	r0, s16
 800a222:	4631      	mov	r1, r6
 800a224:	f7ff f9dc 	bl	80095e0 <quorem>
 800a228:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800a22c:	9b01      	ldr	r3, [sp, #4]
 800a22e:	f805 ab01 	strb.w	sl, [r5], #1
 800a232:	1aea      	subs	r2, r5, r3
 800a234:	9b02      	ldr	r3, [sp, #8]
 800a236:	4293      	cmp	r3, r2
 800a238:	dd09      	ble.n	800a24e <_dtoa_r+0xb56>
 800a23a:	ee18 1a10 	vmov	r1, s16
 800a23e:	2300      	movs	r3, #0
 800a240:	220a      	movs	r2, #10
 800a242:	4620      	mov	r0, r4
 800a244:	f000 f8b4 	bl	800a3b0 <__multadd>
 800a248:	ee08 0a10 	vmov	s16, r0
 800a24c:	e7e7      	b.n	800a21e <_dtoa_r+0xb26>
 800a24e:	9b02      	ldr	r3, [sp, #8]
 800a250:	2b00      	cmp	r3, #0
 800a252:	bfc8      	it	gt
 800a254:	461d      	movgt	r5, r3
 800a256:	9b01      	ldr	r3, [sp, #4]
 800a258:	bfd8      	it	le
 800a25a:	2501      	movle	r5, #1
 800a25c:	441d      	add	r5, r3
 800a25e:	f04f 0800 	mov.w	r8, #0
 800a262:	ee18 1a10 	vmov	r1, s16
 800a266:	2201      	movs	r2, #1
 800a268:	4620      	mov	r0, r4
 800a26a:	f000 fa51 	bl	800a710 <__lshift>
 800a26e:	4631      	mov	r1, r6
 800a270:	ee08 0a10 	vmov	s16, r0
 800a274:	f000 fabc 	bl	800a7f0 <__mcmp>
 800a278:	2800      	cmp	r0, #0
 800a27a:	dc91      	bgt.n	800a1a0 <_dtoa_r+0xaa8>
 800a27c:	d102      	bne.n	800a284 <_dtoa_r+0xb8c>
 800a27e:	f01a 0f01 	tst.w	sl, #1
 800a282:	d18d      	bne.n	800a1a0 <_dtoa_r+0xaa8>
 800a284:	462b      	mov	r3, r5
 800a286:	461d      	mov	r5, r3
 800a288:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800a28c:	2a30      	cmp	r2, #48	; 0x30
 800a28e:	d0fa      	beq.n	800a286 <_dtoa_r+0xb8e>
 800a290:	e6d7      	b.n	800a042 <_dtoa_r+0x94a>
 800a292:	9a01      	ldr	r2, [sp, #4]
 800a294:	429a      	cmp	r2, r3
 800a296:	d184      	bne.n	800a1a2 <_dtoa_r+0xaaa>
 800a298:	9b00      	ldr	r3, [sp, #0]
 800a29a:	3301      	adds	r3, #1
 800a29c:	9300      	str	r3, [sp, #0]
 800a29e:	2331      	movs	r3, #49	; 0x31
 800a2a0:	7013      	strb	r3, [r2, #0]
 800a2a2:	e6ce      	b.n	800a042 <_dtoa_r+0x94a>
 800a2a4:	4b09      	ldr	r3, [pc, #36]	; (800a2cc <_dtoa_r+0xbd4>)
 800a2a6:	f7ff ba95 	b.w	80097d4 <_dtoa_r+0xdc>
 800a2aa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	f47f aa6e 	bne.w	800978e <_dtoa_r+0x96>
 800a2b2:	4b07      	ldr	r3, [pc, #28]	; (800a2d0 <_dtoa_r+0xbd8>)
 800a2b4:	f7ff ba8e 	b.w	80097d4 <_dtoa_r+0xdc>
 800a2b8:	9b02      	ldr	r3, [sp, #8]
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	dcae      	bgt.n	800a21c <_dtoa_r+0xb24>
 800a2be:	9b06      	ldr	r3, [sp, #24]
 800a2c0:	2b02      	cmp	r3, #2
 800a2c2:	f73f aea8 	bgt.w	800a016 <_dtoa_r+0x91e>
 800a2c6:	e7a9      	b.n	800a21c <_dtoa_r+0xb24>
 800a2c8:	0800c114 	.word	0x0800c114
 800a2cc:	0800bf70 	.word	0x0800bf70
 800a2d0:	0800c095 	.word	0x0800c095

0800a2d4 <_localeconv_r>:
 800a2d4:	4800      	ldr	r0, [pc, #0]	; (800a2d8 <_localeconv_r+0x4>)
 800a2d6:	4770      	bx	lr
 800a2d8:	20000168 	.word	0x20000168

0800a2dc <malloc>:
 800a2dc:	4b02      	ldr	r3, [pc, #8]	; (800a2e8 <malloc+0xc>)
 800a2de:	4601      	mov	r1, r0
 800a2e0:	6818      	ldr	r0, [r3, #0]
 800a2e2:	f000 bc09 	b.w	800aaf8 <_malloc_r>
 800a2e6:	bf00      	nop
 800a2e8:	20000014 	.word	0x20000014

0800a2ec <_Balloc>:
 800a2ec:	b570      	push	{r4, r5, r6, lr}
 800a2ee:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a2f0:	4604      	mov	r4, r0
 800a2f2:	460d      	mov	r5, r1
 800a2f4:	b976      	cbnz	r6, 800a314 <_Balloc+0x28>
 800a2f6:	2010      	movs	r0, #16
 800a2f8:	f7ff fff0 	bl	800a2dc <malloc>
 800a2fc:	4602      	mov	r2, r0
 800a2fe:	6260      	str	r0, [r4, #36]	; 0x24
 800a300:	b920      	cbnz	r0, 800a30c <_Balloc+0x20>
 800a302:	4b18      	ldr	r3, [pc, #96]	; (800a364 <_Balloc+0x78>)
 800a304:	4818      	ldr	r0, [pc, #96]	; (800a368 <_Balloc+0x7c>)
 800a306:	2166      	movs	r1, #102	; 0x66
 800a308:	f000 fdd6 	bl	800aeb8 <__assert_func>
 800a30c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a310:	6006      	str	r6, [r0, #0]
 800a312:	60c6      	str	r6, [r0, #12]
 800a314:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a316:	68f3      	ldr	r3, [r6, #12]
 800a318:	b183      	cbz	r3, 800a33c <_Balloc+0x50>
 800a31a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a31c:	68db      	ldr	r3, [r3, #12]
 800a31e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a322:	b9b8      	cbnz	r0, 800a354 <_Balloc+0x68>
 800a324:	2101      	movs	r1, #1
 800a326:	fa01 f605 	lsl.w	r6, r1, r5
 800a32a:	1d72      	adds	r2, r6, #5
 800a32c:	0092      	lsls	r2, r2, #2
 800a32e:	4620      	mov	r0, r4
 800a330:	f000 fb60 	bl	800a9f4 <_calloc_r>
 800a334:	b160      	cbz	r0, 800a350 <_Balloc+0x64>
 800a336:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a33a:	e00e      	b.n	800a35a <_Balloc+0x6e>
 800a33c:	2221      	movs	r2, #33	; 0x21
 800a33e:	2104      	movs	r1, #4
 800a340:	4620      	mov	r0, r4
 800a342:	f000 fb57 	bl	800a9f4 <_calloc_r>
 800a346:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a348:	60f0      	str	r0, [r6, #12]
 800a34a:	68db      	ldr	r3, [r3, #12]
 800a34c:	2b00      	cmp	r3, #0
 800a34e:	d1e4      	bne.n	800a31a <_Balloc+0x2e>
 800a350:	2000      	movs	r0, #0
 800a352:	bd70      	pop	{r4, r5, r6, pc}
 800a354:	6802      	ldr	r2, [r0, #0]
 800a356:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a35a:	2300      	movs	r3, #0
 800a35c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a360:	e7f7      	b.n	800a352 <_Balloc+0x66>
 800a362:	bf00      	nop
 800a364:	0800c0a2 	.word	0x0800c0a2
 800a368:	0800c125 	.word	0x0800c125

0800a36c <_Bfree>:
 800a36c:	b570      	push	{r4, r5, r6, lr}
 800a36e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a370:	4605      	mov	r5, r0
 800a372:	460c      	mov	r4, r1
 800a374:	b976      	cbnz	r6, 800a394 <_Bfree+0x28>
 800a376:	2010      	movs	r0, #16
 800a378:	f7ff ffb0 	bl	800a2dc <malloc>
 800a37c:	4602      	mov	r2, r0
 800a37e:	6268      	str	r0, [r5, #36]	; 0x24
 800a380:	b920      	cbnz	r0, 800a38c <_Bfree+0x20>
 800a382:	4b09      	ldr	r3, [pc, #36]	; (800a3a8 <_Bfree+0x3c>)
 800a384:	4809      	ldr	r0, [pc, #36]	; (800a3ac <_Bfree+0x40>)
 800a386:	218a      	movs	r1, #138	; 0x8a
 800a388:	f000 fd96 	bl	800aeb8 <__assert_func>
 800a38c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a390:	6006      	str	r6, [r0, #0]
 800a392:	60c6      	str	r6, [r0, #12]
 800a394:	b13c      	cbz	r4, 800a3a6 <_Bfree+0x3a>
 800a396:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a398:	6862      	ldr	r2, [r4, #4]
 800a39a:	68db      	ldr	r3, [r3, #12]
 800a39c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a3a0:	6021      	str	r1, [r4, #0]
 800a3a2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a3a6:	bd70      	pop	{r4, r5, r6, pc}
 800a3a8:	0800c0a2 	.word	0x0800c0a2
 800a3ac:	0800c125 	.word	0x0800c125

0800a3b0 <__multadd>:
 800a3b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a3b4:	690d      	ldr	r5, [r1, #16]
 800a3b6:	4607      	mov	r7, r0
 800a3b8:	460c      	mov	r4, r1
 800a3ba:	461e      	mov	r6, r3
 800a3bc:	f101 0c14 	add.w	ip, r1, #20
 800a3c0:	2000      	movs	r0, #0
 800a3c2:	f8dc 3000 	ldr.w	r3, [ip]
 800a3c6:	b299      	uxth	r1, r3
 800a3c8:	fb02 6101 	mla	r1, r2, r1, r6
 800a3cc:	0c1e      	lsrs	r6, r3, #16
 800a3ce:	0c0b      	lsrs	r3, r1, #16
 800a3d0:	fb02 3306 	mla	r3, r2, r6, r3
 800a3d4:	b289      	uxth	r1, r1
 800a3d6:	3001      	adds	r0, #1
 800a3d8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a3dc:	4285      	cmp	r5, r0
 800a3de:	f84c 1b04 	str.w	r1, [ip], #4
 800a3e2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a3e6:	dcec      	bgt.n	800a3c2 <__multadd+0x12>
 800a3e8:	b30e      	cbz	r6, 800a42e <__multadd+0x7e>
 800a3ea:	68a3      	ldr	r3, [r4, #8]
 800a3ec:	42ab      	cmp	r3, r5
 800a3ee:	dc19      	bgt.n	800a424 <__multadd+0x74>
 800a3f0:	6861      	ldr	r1, [r4, #4]
 800a3f2:	4638      	mov	r0, r7
 800a3f4:	3101      	adds	r1, #1
 800a3f6:	f7ff ff79 	bl	800a2ec <_Balloc>
 800a3fa:	4680      	mov	r8, r0
 800a3fc:	b928      	cbnz	r0, 800a40a <__multadd+0x5a>
 800a3fe:	4602      	mov	r2, r0
 800a400:	4b0c      	ldr	r3, [pc, #48]	; (800a434 <__multadd+0x84>)
 800a402:	480d      	ldr	r0, [pc, #52]	; (800a438 <__multadd+0x88>)
 800a404:	21b5      	movs	r1, #181	; 0xb5
 800a406:	f000 fd57 	bl	800aeb8 <__assert_func>
 800a40a:	6922      	ldr	r2, [r4, #16]
 800a40c:	3202      	adds	r2, #2
 800a40e:	f104 010c 	add.w	r1, r4, #12
 800a412:	0092      	lsls	r2, r2, #2
 800a414:	300c      	adds	r0, #12
 800a416:	f7fe fba1 	bl	8008b5c <memcpy>
 800a41a:	4621      	mov	r1, r4
 800a41c:	4638      	mov	r0, r7
 800a41e:	f7ff ffa5 	bl	800a36c <_Bfree>
 800a422:	4644      	mov	r4, r8
 800a424:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a428:	3501      	adds	r5, #1
 800a42a:	615e      	str	r6, [r3, #20]
 800a42c:	6125      	str	r5, [r4, #16]
 800a42e:	4620      	mov	r0, r4
 800a430:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a434:	0800c114 	.word	0x0800c114
 800a438:	0800c125 	.word	0x0800c125

0800a43c <__hi0bits>:
 800a43c:	0c03      	lsrs	r3, r0, #16
 800a43e:	041b      	lsls	r3, r3, #16
 800a440:	b9d3      	cbnz	r3, 800a478 <__hi0bits+0x3c>
 800a442:	0400      	lsls	r0, r0, #16
 800a444:	2310      	movs	r3, #16
 800a446:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a44a:	bf04      	itt	eq
 800a44c:	0200      	lsleq	r0, r0, #8
 800a44e:	3308      	addeq	r3, #8
 800a450:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a454:	bf04      	itt	eq
 800a456:	0100      	lsleq	r0, r0, #4
 800a458:	3304      	addeq	r3, #4
 800a45a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a45e:	bf04      	itt	eq
 800a460:	0080      	lsleq	r0, r0, #2
 800a462:	3302      	addeq	r3, #2
 800a464:	2800      	cmp	r0, #0
 800a466:	db05      	blt.n	800a474 <__hi0bits+0x38>
 800a468:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a46c:	f103 0301 	add.w	r3, r3, #1
 800a470:	bf08      	it	eq
 800a472:	2320      	moveq	r3, #32
 800a474:	4618      	mov	r0, r3
 800a476:	4770      	bx	lr
 800a478:	2300      	movs	r3, #0
 800a47a:	e7e4      	b.n	800a446 <__hi0bits+0xa>

0800a47c <__lo0bits>:
 800a47c:	6803      	ldr	r3, [r0, #0]
 800a47e:	f013 0207 	ands.w	r2, r3, #7
 800a482:	4601      	mov	r1, r0
 800a484:	d00b      	beq.n	800a49e <__lo0bits+0x22>
 800a486:	07da      	lsls	r2, r3, #31
 800a488:	d423      	bmi.n	800a4d2 <__lo0bits+0x56>
 800a48a:	0798      	lsls	r0, r3, #30
 800a48c:	bf49      	itett	mi
 800a48e:	085b      	lsrmi	r3, r3, #1
 800a490:	089b      	lsrpl	r3, r3, #2
 800a492:	2001      	movmi	r0, #1
 800a494:	600b      	strmi	r3, [r1, #0]
 800a496:	bf5c      	itt	pl
 800a498:	600b      	strpl	r3, [r1, #0]
 800a49a:	2002      	movpl	r0, #2
 800a49c:	4770      	bx	lr
 800a49e:	b298      	uxth	r0, r3
 800a4a0:	b9a8      	cbnz	r0, 800a4ce <__lo0bits+0x52>
 800a4a2:	0c1b      	lsrs	r3, r3, #16
 800a4a4:	2010      	movs	r0, #16
 800a4a6:	b2da      	uxtb	r2, r3
 800a4a8:	b90a      	cbnz	r2, 800a4ae <__lo0bits+0x32>
 800a4aa:	3008      	adds	r0, #8
 800a4ac:	0a1b      	lsrs	r3, r3, #8
 800a4ae:	071a      	lsls	r2, r3, #28
 800a4b0:	bf04      	itt	eq
 800a4b2:	091b      	lsreq	r3, r3, #4
 800a4b4:	3004      	addeq	r0, #4
 800a4b6:	079a      	lsls	r2, r3, #30
 800a4b8:	bf04      	itt	eq
 800a4ba:	089b      	lsreq	r3, r3, #2
 800a4bc:	3002      	addeq	r0, #2
 800a4be:	07da      	lsls	r2, r3, #31
 800a4c0:	d403      	bmi.n	800a4ca <__lo0bits+0x4e>
 800a4c2:	085b      	lsrs	r3, r3, #1
 800a4c4:	f100 0001 	add.w	r0, r0, #1
 800a4c8:	d005      	beq.n	800a4d6 <__lo0bits+0x5a>
 800a4ca:	600b      	str	r3, [r1, #0]
 800a4cc:	4770      	bx	lr
 800a4ce:	4610      	mov	r0, r2
 800a4d0:	e7e9      	b.n	800a4a6 <__lo0bits+0x2a>
 800a4d2:	2000      	movs	r0, #0
 800a4d4:	4770      	bx	lr
 800a4d6:	2020      	movs	r0, #32
 800a4d8:	4770      	bx	lr
	...

0800a4dc <__i2b>:
 800a4dc:	b510      	push	{r4, lr}
 800a4de:	460c      	mov	r4, r1
 800a4e0:	2101      	movs	r1, #1
 800a4e2:	f7ff ff03 	bl	800a2ec <_Balloc>
 800a4e6:	4602      	mov	r2, r0
 800a4e8:	b928      	cbnz	r0, 800a4f6 <__i2b+0x1a>
 800a4ea:	4b05      	ldr	r3, [pc, #20]	; (800a500 <__i2b+0x24>)
 800a4ec:	4805      	ldr	r0, [pc, #20]	; (800a504 <__i2b+0x28>)
 800a4ee:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a4f2:	f000 fce1 	bl	800aeb8 <__assert_func>
 800a4f6:	2301      	movs	r3, #1
 800a4f8:	6144      	str	r4, [r0, #20]
 800a4fa:	6103      	str	r3, [r0, #16]
 800a4fc:	bd10      	pop	{r4, pc}
 800a4fe:	bf00      	nop
 800a500:	0800c114 	.word	0x0800c114
 800a504:	0800c125 	.word	0x0800c125

0800a508 <__multiply>:
 800a508:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a50c:	4691      	mov	r9, r2
 800a50e:	690a      	ldr	r2, [r1, #16]
 800a510:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a514:	429a      	cmp	r2, r3
 800a516:	bfb8      	it	lt
 800a518:	460b      	movlt	r3, r1
 800a51a:	460c      	mov	r4, r1
 800a51c:	bfbc      	itt	lt
 800a51e:	464c      	movlt	r4, r9
 800a520:	4699      	movlt	r9, r3
 800a522:	6927      	ldr	r7, [r4, #16]
 800a524:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a528:	68a3      	ldr	r3, [r4, #8]
 800a52a:	6861      	ldr	r1, [r4, #4]
 800a52c:	eb07 060a 	add.w	r6, r7, sl
 800a530:	42b3      	cmp	r3, r6
 800a532:	b085      	sub	sp, #20
 800a534:	bfb8      	it	lt
 800a536:	3101      	addlt	r1, #1
 800a538:	f7ff fed8 	bl	800a2ec <_Balloc>
 800a53c:	b930      	cbnz	r0, 800a54c <__multiply+0x44>
 800a53e:	4602      	mov	r2, r0
 800a540:	4b44      	ldr	r3, [pc, #272]	; (800a654 <__multiply+0x14c>)
 800a542:	4845      	ldr	r0, [pc, #276]	; (800a658 <__multiply+0x150>)
 800a544:	f240 115d 	movw	r1, #349	; 0x15d
 800a548:	f000 fcb6 	bl	800aeb8 <__assert_func>
 800a54c:	f100 0514 	add.w	r5, r0, #20
 800a550:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a554:	462b      	mov	r3, r5
 800a556:	2200      	movs	r2, #0
 800a558:	4543      	cmp	r3, r8
 800a55a:	d321      	bcc.n	800a5a0 <__multiply+0x98>
 800a55c:	f104 0314 	add.w	r3, r4, #20
 800a560:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a564:	f109 0314 	add.w	r3, r9, #20
 800a568:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a56c:	9202      	str	r2, [sp, #8]
 800a56e:	1b3a      	subs	r2, r7, r4
 800a570:	3a15      	subs	r2, #21
 800a572:	f022 0203 	bic.w	r2, r2, #3
 800a576:	3204      	adds	r2, #4
 800a578:	f104 0115 	add.w	r1, r4, #21
 800a57c:	428f      	cmp	r7, r1
 800a57e:	bf38      	it	cc
 800a580:	2204      	movcc	r2, #4
 800a582:	9201      	str	r2, [sp, #4]
 800a584:	9a02      	ldr	r2, [sp, #8]
 800a586:	9303      	str	r3, [sp, #12]
 800a588:	429a      	cmp	r2, r3
 800a58a:	d80c      	bhi.n	800a5a6 <__multiply+0x9e>
 800a58c:	2e00      	cmp	r6, #0
 800a58e:	dd03      	ble.n	800a598 <__multiply+0x90>
 800a590:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a594:	2b00      	cmp	r3, #0
 800a596:	d05a      	beq.n	800a64e <__multiply+0x146>
 800a598:	6106      	str	r6, [r0, #16]
 800a59a:	b005      	add	sp, #20
 800a59c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5a0:	f843 2b04 	str.w	r2, [r3], #4
 800a5a4:	e7d8      	b.n	800a558 <__multiply+0x50>
 800a5a6:	f8b3 a000 	ldrh.w	sl, [r3]
 800a5aa:	f1ba 0f00 	cmp.w	sl, #0
 800a5ae:	d024      	beq.n	800a5fa <__multiply+0xf2>
 800a5b0:	f104 0e14 	add.w	lr, r4, #20
 800a5b4:	46a9      	mov	r9, r5
 800a5b6:	f04f 0c00 	mov.w	ip, #0
 800a5ba:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a5be:	f8d9 1000 	ldr.w	r1, [r9]
 800a5c2:	fa1f fb82 	uxth.w	fp, r2
 800a5c6:	b289      	uxth	r1, r1
 800a5c8:	fb0a 110b 	mla	r1, sl, fp, r1
 800a5cc:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a5d0:	f8d9 2000 	ldr.w	r2, [r9]
 800a5d4:	4461      	add	r1, ip
 800a5d6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a5da:	fb0a c20b 	mla	r2, sl, fp, ip
 800a5de:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a5e2:	b289      	uxth	r1, r1
 800a5e4:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a5e8:	4577      	cmp	r7, lr
 800a5ea:	f849 1b04 	str.w	r1, [r9], #4
 800a5ee:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a5f2:	d8e2      	bhi.n	800a5ba <__multiply+0xb2>
 800a5f4:	9a01      	ldr	r2, [sp, #4]
 800a5f6:	f845 c002 	str.w	ip, [r5, r2]
 800a5fa:	9a03      	ldr	r2, [sp, #12]
 800a5fc:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a600:	3304      	adds	r3, #4
 800a602:	f1b9 0f00 	cmp.w	r9, #0
 800a606:	d020      	beq.n	800a64a <__multiply+0x142>
 800a608:	6829      	ldr	r1, [r5, #0]
 800a60a:	f104 0c14 	add.w	ip, r4, #20
 800a60e:	46ae      	mov	lr, r5
 800a610:	f04f 0a00 	mov.w	sl, #0
 800a614:	f8bc b000 	ldrh.w	fp, [ip]
 800a618:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a61c:	fb09 220b 	mla	r2, r9, fp, r2
 800a620:	4492      	add	sl, r2
 800a622:	b289      	uxth	r1, r1
 800a624:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a628:	f84e 1b04 	str.w	r1, [lr], #4
 800a62c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a630:	f8be 1000 	ldrh.w	r1, [lr]
 800a634:	0c12      	lsrs	r2, r2, #16
 800a636:	fb09 1102 	mla	r1, r9, r2, r1
 800a63a:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800a63e:	4567      	cmp	r7, ip
 800a640:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a644:	d8e6      	bhi.n	800a614 <__multiply+0x10c>
 800a646:	9a01      	ldr	r2, [sp, #4]
 800a648:	50a9      	str	r1, [r5, r2]
 800a64a:	3504      	adds	r5, #4
 800a64c:	e79a      	b.n	800a584 <__multiply+0x7c>
 800a64e:	3e01      	subs	r6, #1
 800a650:	e79c      	b.n	800a58c <__multiply+0x84>
 800a652:	bf00      	nop
 800a654:	0800c114 	.word	0x0800c114
 800a658:	0800c125 	.word	0x0800c125

0800a65c <__pow5mult>:
 800a65c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a660:	4615      	mov	r5, r2
 800a662:	f012 0203 	ands.w	r2, r2, #3
 800a666:	4606      	mov	r6, r0
 800a668:	460f      	mov	r7, r1
 800a66a:	d007      	beq.n	800a67c <__pow5mult+0x20>
 800a66c:	4c25      	ldr	r4, [pc, #148]	; (800a704 <__pow5mult+0xa8>)
 800a66e:	3a01      	subs	r2, #1
 800a670:	2300      	movs	r3, #0
 800a672:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a676:	f7ff fe9b 	bl	800a3b0 <__multadd>
 800a67a:	4607      	mov	r7, r0
 800a67c:	10ad      	asrs	r5, r5, #2
 800a67e:	d03d      	beq.n	800a6fc <__pow5mult+0xa0>
 800a680:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a682:	b97c      	cbnz	r4, 800a6a4 <__pow5mult+0x48>
 800a684:	2010      	movs	r0, #16
 800a686:	f7ff fe29 	bl	800a2dc <malloc>
 800a68a:	4602      	mov	r2, r0
 800a68c:	6270      	str	r0, [r6, #36]	; 0x24
 800a68e:	b928      	cbnz	r0, 800a69c <__pow5mult+0x40>
 800a690:	4b1d      	ldr	r3, [pc, #116]	; (800a708 <__pow5mult+0xac>)
 800a692:	481e      	ldr	r0, [pc, #120]	; (800a70c <__pow5mult+0xb0>)
 800a694:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a698:	f000 fc0e 	bl	800aeb8 <__assert_func>
 800a69c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a6a0:	6004      	str	r4, [r0, #0]
 800a6a2:	60c4      	str	r4, [r0, #12]
 800a6a4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a6a8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a6ac:	b94c      	cbnz	r4, 800a6c2 <__pow5mult+0x66>
 800a6ae:	f240 2171 	movw	r1, #625	; 0x271
 800a6b2:	4630      	mov	r0, r6
 800a6b4:	f7ff ff12 	bl	800a4dc <__i2b>
 800a6b8:	2300      	movs	r3, #0
 800a6ba:	f8c8 0008 	str.w	r0, [r8, #8]
 800a6be:	4604      	mov	r4, r0
 800a6c0:	6003      	str	r3, [r0, #0]
 800a6c2:	f04f 0900 	mov.w	r9, #0
 800a6c6:	07eb      	lsls	r3, r5, #31
 800a6c8:	d50a      	bpl.n	800a6e0 <__pow5mult+0x84>
 800a6ca:	4639      	mov	r1, r7
 800a6cc:	4622      	mov	r2, r4
 800a6ce:	4630      	mov	r0, r6
 800a6d0:	f7ff ff1a 	bl	800a508 <__multiply>
 800a6d4:	4639      	mov	r1, r7
 800a6d6:	4680      	mov	r8, r0
 800a6d8:	4630      	mov	r0, r6
 800a6da:	f7ff fe47 	bl	800a36c <_Bfree>
 800a6de:	4647      	mov	r7, r8
 800a6e0:	106d      	asrs	r5, r5, #1
 800a6e2:	d00b      	beq.n	800a6fc <__pow5mult+0xa0>
 800a6e4:	6820      	ldr	r0, [r4, #0]
 800a6e6:	b938      	cbnz	r0, 800a6f8 <__pow5mult+0x9c>
 800a6e8:	4622      	mov	r2, r4
 800a6ea:	4621      	mov	r1, r4
 800a6ec:	4630      	mov	r0, r6
 800a6ee:	f7ff ff0b 	bl	800a508 <__multiply>
 800a6f2:	6020      	str	r0, [r4, #0]
 800a6f4:	f8c0 9000 	str.w	r9, [r0]
 800a6f8:	4604      	mov	r4, r0
 800a6fa:	e7e4      	b.n	800a6c6 <__pow5mult+0x6a>
 800a6fc:	4638      	mov	r0, r7
 800a6fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a702:	bf00      	nop
 800a704:	0800c278 	.word	0x0800c278
 800a708:	0800c0a2 	.word	0x0800c0a2
 800a70c:	0800c125 	.word	0x0800c125

0800a710 <__lshift>:
 800a710:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a714:	460c      	mov	r4, r1
 800a716:	6849      	ldr	r1, [r1, #4]
 800a718:	6923      	ldr	r3, [r4, #16]
 800a71a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a71e:	68a3      	ldr	r3, [r4, #8]
 800a720:	4607      	mov	r7, r0
 800a722:	4691      	mov	r9, r2
 800a724:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a728:	f108 0601 	add.w	r6, r8, #1
 800a72c:	42b3      	cmp	r3, r6
 800a72e:	db0b      	blt.n	800a748 <__lshift+0x38>
 800a730:	4638      	mov	r0, r7
 800a732:	f7ff fddb 	bl	800a2ec <_Balloc>
 800a736:	4605      	mov	r5, r0
 800a738:	b948      	cbnz	r0, 800a74e <__lshift+0x3e>
 800a73a:	4602      	mov	r2, r0
 800a73c:	4b2a      	ldr	r3, [pc, #168]	; (800a7e8 <__lshift+0xd8>)
 800a73e:	482b      	ldr	r0, [pc, #172]	; (800a7ec <__lshift+0xdc>)
 800a740:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a744:	f000 fbb8 	bl	800aeb8 <__assert_func>
 800a748:	3101      	adds	r1, #1
 800a74a:	005b      	lsls	r3, r3, #1
 800a74c:	e7ee      	b.n	800a72c <__lshift+0x1c>
 800a74e:	2300      	movs	r3, #0
 800a750:	f100 0114 	add.w	r1, r0, #20
 800a754:	f100 0210 	add.w	r2, r0, #16
 800a758:	4618      	mov	r0, r3
 800a75a:	4553      	cmp	r3, sl
 800a75c:	db37      	blt.n	800a7ce <__lshift+0xbe>
 800a75e:	6920      	ldr	r0, [r4, #16]
 800a760:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a764:	f104 0314 	add.w	r3, r4, #20
 800a768:	f019 091f 	ands.w	r9, r9, #31
 800a76c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a770:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a774:	d02f      	beq.n	800a7d6 <__lshift+0xc6>
 800a776:	f1c9 0e20 	rsb	lr, r9, #32
 800a77a:	468a      	mov	sl, r1
 800a77c:	f04f 0c00 	mov.w	ip, #0
 800a780:	681a      	ldr	r2, [r3, #0]
 800a782:	fa02 f209 	lsl.w	r2, r2, r9
 800a786:	ea42 020c 	orr.w	r2, r2, ip
 800a78a:	f84a 2b04 	str.w	r2, [sl], #4
 800a78e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a792:	4298      	cmp	r0, r3
 800a794:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a798:	d8f2      	bhi.n	800a780 <__lshift+0x70>
 800a79a:	1b03      	subs	r3, r0, r4
 800a79c:	3b15      	subs	r3, #21
 800a79e:	f023 0303 	bic.w	r3, r3, #3
 800a7a2:	3304      	adds	r3, #4
 800a7a4:	f104 0215 	add.w	r2, r4, #21
 800a7a8:	4290      	cmp	r0, r2
 800a7aa:	bf38      	it	cc
 800a7ac:	2304      	movcc	r3, #4
 800a7ae:	f841 c003 	str.w	ip, [r1, r3]
 800a7b2:	f1bc 0f00 	cmp.w	ip, #0
 800a7b6:	d001      	beq.n	800a7bc <__lshift+0xac>
 800a7b8:	f108 0602 	add.w	r6, r8, #2
 800a7bc:	3e01      	subs	r6, #1
 800a7be:	4638      	mov	r0, r7
 800a7c0:	612e      	str	r6, [r5, #16]
 800a7c2:	4621      	mov	r1, r4
 800a7c4:	f7ff fdd2 	bl	800a36c <_Bfree>
 800a7c8:	4628      	mov	r0, r5
 800a7ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7ce:	f842 0f04 	str.w	r0, [r2, #4]!
 800a7d2:	3301      	adds	r3, #1
 800a7d4:	e7c1      	b.n	800a75a <__lshift+0x4a>
 800a7d6:	3904      	subs	r1, #4
 800a7d8:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7dc:	f841 2f04 	str.w	r2, [r1, #4]!
 800a7e0:	4298      	cmp	r0, r3
 800a7e2:	d8f9      	bhi.n	800a7d8 <__lshift+0xc8>
 800a7e4:	e7ea      	b.n	800a7bc <__lshift+0xac>
 800a7e6:	bf00      	nop
 800a7e8:	0800c114 	.word	0x0800c114
 800a7ec:	0800c125 	.word	0x0800c125

0800a7f0 <__mcmp>:
 800a7f0:	b530      	push	{r4, r5, lr}
 800a7f2:	6902      	ldr	r2, [r0, #16]
 800a7f4:	690c      	ldr	r4, [r1, #16]
 800a7f6:	1b12      	subs	r2, r2, r4
 800a7f8:	d10e      	bne.n	800a818 <__mcmp+0x28>
 800a7fa:	f100 0314 	add.w	r3, r0, #20
 800a7fe:	3114      	adds	r1, #20
 800a800:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a804:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a808:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a80c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a810:	42a5      	cmp	r5, r4
 800a812:	d003      	beq.n	800a81c <__mcmp+0x2c>
 800a814:	d305      	bcc.n	800a822 <__mcmp+0x32>
 800a816:	2201      	movs	r2, #1
 800a818:	4610      	mov	r0, r2
 800a81a:	bd30      	pop	{r4, r5, pc}
 800a81c:	4283      	cmp	r3, r0
 800a81e:	d3f3      	bcc.n	800a808 <__mcmp+0x18>
 800a820:	e7fa      	b.n	800a818 <__mcmp+0x28>
 800a822:	f04f 32ff 	mov.w	r2, #4294967295
 800a826:	e7f7      	b.n	800a818 <__mcmp+0x28>

0800a828 <__mdiff>:
 800a828:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a82c:	460c      	mov	r4, r1
 800a82e:	4606      	mov	r6, r0
 800a830:	4611      	mov	r1, r2
 800a832:	4620      	mov	r0, r4
 800a834:	4690      	mov	r8, r2
 800a836:	f7ff ffdb 	bl	800a7f0 <__mcmp>
 800a83a:	1e05      	subs	r5, r0, #0
 800a83c:	d110      	bne.n	800a860 <__mdiff+0x38>
 800a83e:	4629      	mov	r1, r5
 800a840:	4630      	mov	r0, r6
 800a842:	f7ff fd53 	bl	800a2ec <_Balloc>
 800a846:	b930      	cbnz	r0, 800a856 <__mdiff+0x2e>
 800a848:	4b3a      	ldr	r3, [pc, #232]	; (800a934 <__mdiff+0x10c>)
 800a84a:	4602      	mov	r2, r0
 800a84c:	f240 2132 	movw	r1, #562	; 0x232
 800a850:	4839      	ldr	r0, [pc, #228]	; (800a938 <__mdiff+0x110>)
 800a852:	f000 fb31 	bl	800aeb8 <__assert_func>
 800a856:	2301      	movs	r3, #1
 800a858:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a85c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a860:	bfa4      	itt	ge
 800a862:	4643      	movge	r3, r8
 800a864:	46a0      	movge	r8, r4
 800a866:	4630      	mov	r0, r6
 800a868:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a86c:	bfa6      	itte	ge
 800a86e:	461c      	movge	r4, r3
 800a870:	2500      	movge	r5, #0
 800a872:	2501      	movlt	r5, #1
 800a874:	f7ff fd3a 	bl	800a2ec <_Balloc>
 800a878:	b920      	cbnz	r0, 800a884 <__mdiff+0x5c>
 800a87a:	4b2e      	ldr	r3, [pc, #184]	; (800a934 <__mdiff+0x10c>)
 800a87c:	4602      	mov	r2, r0
 800a87e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a882:	e7e5      	b.n	800a850 <__mdiff+0x28>
 800a884:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a888:	6926      	ldr	r6, [r4, #16]
 800a88a:	60c5      	str	r5, [r0, #12]
 800a88c:	f104 0914 	add.w	r9, r4, #20
 800a890:	f108 0514 	add.w	r5, r8, #20
 800a894:	f100 0e14 	add.w	lr, r0, #20
 800a898:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a89c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a8a0:	f108 0210 	add.w	r2, r8, #16
 800a8a4:	46f2      	mov	sl, lr
 800a8a6:	2100      	movs	r1, #0
 800a8a8:	f859 3b04 	ldr.w	r3, [r9], #4
 800a8ac:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a8b0:	fa1f f883 	uxth.w	r8, r3
 800a8b4:	fa11 f18b 	uxtah	r1, r1, fp
 800a8b8:	0c1b      	lsrs	r3, r3, #16
 800a8ba:	eba1 0808 	sub.w	r8, r1, r8
 800a8be:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a8c2:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a8c6:	fa1f f888 	uxth.w	r8, r8
 800a8ca:	1419      	asrs	r1, r3, #16
 800a8cc:	454e      	cmp	r6, r9
 800a8ce:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a8d2:	f84a 3b04 	str.w	r3, [sl], #4
 800a8d6:	d8e7      	bhi.n	800a8a8 <__mdiff+0x80>
 800a8d8:	1b33      	subs	r3, r6, r4
 800a8da:	3b15      	subs	r3, #21
 800a8dc:	f023 0303 	bic.w	r3, r3, #3
 800a8e0:	3304      	adds	r3, #4
 800a8e2:	3415      	adds	r4, #21
 800a8e4:	42a6      	cmp	r6, r4
 800a8e6:	bf38      	it	cc
 800a8e8:	2304      	movcc	r3, #4
 800a8ea:	441d      	add	r5, r3
 800a8ec:	4473      	add	r3, lr
 800a8ee:	469e      	mov	lr, r3
 800a8f0:	462e      	mov	r6, r5
 800a8f2:	4566      	cmp	r6, ip
 800a8f4:	d30e      	bcc.n	800a914 <__mdiff+0xec>
 800a8f6:	f10c 0203 	add.w	r2, ip, #3
 800a8fa:	1b52      	subs	r2, r2, r5
 800a8fc:	f022 0203 	bic.w	r2, r2, #3
 800a900:	3d03      	subs	r5, #3
 800a902:	45ac      	cmp	ip, r5
 800a904:	bf38      	it	cc
 800a906:	2200      	movcc	r2, #0
 800a908:	441a      	add	r2, r3
 800a90a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a90e:	b17b      	cbz	r3, 800a930 <__mdiff+0x108>
 800a910:	6107      	str	r7, [r0, #16]
 800a912:	e7a3      	b.n	800a85c <__mdiff+0x34>
 800a914:	f856 8b04 	ldr.w	r8, [r6], #4
 800a918:	fa11 f288 	uxtah	r2, r1, r8
 800a91c:	1414      	asrs	r4, r2, #16
 800a91e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a922:	b292      	uxth	r2, r2
 800a924:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a928:	f84e 2b04 	str.w	r2, [lr], #4
 800a92c:	1421      	asrs	r1, r4, #16
 800a92e:	e7e0      	b.n	800a8f2 <__mdiff+0xca>
 800a930:	3f01      	subs	r7, #1
 800a932:	e7ea      	b.n	800a90a <__mdiff+0xe2>
 800a934:	0800c114 	.word	0x0800c114
 800a938:	0800c125 	.word	0x0800c125

0800a93c <__d2b>:
 800a93c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a940:	4689      	mov	r9, r1
 800a942:	2101      	movs	r1, #1
 800a944:	ec57 6b10 	vmov	r6, r7, d0
 800a948:	4690      	mov	r8, r2
 800a94a:	f7ff fccf 	bl	800a2ec <_Balloc>
 800a94e:	4604      	mov	r4, r0
 800a950:	b930      	cbnz	r0, 800a960 <__d2b+0x24>
 800a952:	4602      	mov	r2, r0
 800a954:	4b25      	ldr	r3, [pc, #148]	; (800a9ec <__d2b+0xb0>)
 800a956:	4826      	ldr	r0, [pc, #152]	; (800a9f0 <__d2b+0xb4>)
 800a958:	f240 310a 	movw	r1, #778	; 0x30a
 800a95c:	f000 faac 	bl	800aeb8 <__assert_func>
 800a960:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a964:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a968:	bb35      	cbnz	r5, 800a9b8 <__d2b+0x7c>
 800a96a:	2e00      	cmp	r6, #0
 800a96c:	9301      	str	r3, [sp, #4]
 800a96e:	d028      	beq.n	800a9c2 <__d2b+0x86>
 800a970:	4668      	mov	r0, sp
 800a972:	9600      	str	r6, [sp, #0]
 800a974:	f7ff fd82 	bl	800a47c <__lo0bits>
 800a978:	9900      	ldr	r1, [sp, #0]
 800a97a:	b300      	cbz	r0, 800a9be <__d2b+0x82>
 800a97c:	9a01      	ldr	r2, [sp, #4]
 800a97e:	f1c0 0320 	rsb	r3, r0, #32
 800a982:	fa02 f303 	lsl.w	r3, r2, r3
 800a986:	430b      	orrs	r3, r1
 800a988:	40c2      	lsrs	r2, r0
 800a98a:	6163      	str	r3, [r4, #20]
 800a98c:	9201      	str	r2, [sp, #4]
 800a98e:	9b01      	ldr	r3, [sp, #4]
 800a990:	61a3      	str	r3, [r4, #24]
 800a992:	2b00      	cmp	r3, #0
 800a994:	bf14      	ite	ne
 800a996:	2202      	movne	r2, #2
 800a998:	2201      	moveq	r2, #1
 800a99a:	6122      	str	r2, [r4, #16]
 800a99c:	b1d5      	cbz	r5, 800a9d4 <__d2b+0x98>
 800a99e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a9a2:	4405      	add	r5, r0
 800a9a4:	f8c9 5000 	str.w	r5, [r9]
 800a9a8:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a9ac:	f8c8 0000 	str.w	r0, [r8]
 800a9b0:	4620      	mov	r0, r4
 800a9b2:	b003      	add	sp, #12
 800a9b4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a9b8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a9bc:	e7d5      	b.n	800a96a <__d2b+0x2e>
 800a9be:	6161      	str	r1, [r4, #20]
 800a9c0:	e7e5      	b.n	800a98e <__d2b+0x52>
 800a9c2:	a801      	add	r0, sp, #4
 800a9c4:	f7ff fd5a 	bl	800a47c <__lo0bits>
 800a9c8:	9b01      	ldr	r3, [sp, #4]
 800a9ca:	6163      	str	r3, [r4, #20]
 800a9cc:	2201      	movs	r2, #1
 800a9ce:	6122      	str	r2, [r4, #16]
 800a9d0:	3020      	adds	r0, #32
 800a9d2:	e7e3      	b.n	800a99c <__d2b+0x60>
 800a9d4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a9d8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a9dc:	f8c9 0000 	str.w	r0, [r9]
 800a9e0:	6918      	ldr	r0, [r3, #16]
 800a9e2:	f7ff fd2b 	bl	800a43c <__hi0bits>
 800a9e6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a9ea:	e7df      	b.n	800a9ac <__d2b+0x70>
 800a9ec:	0800c114 	.word	0x0800c114
 800a9f0:	0800c125 	.word	0x0800c125

0800a9f4 <_calloc_r>:
 800a9f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a9f6:	fba1 2402 	umull	r2, r4, r1, r2
 800a9fa:	b94c      	cbnz	r4, 800aa10 <_calloc_r+0x1c>
 800a9fc:	4611      	mov	r1, r2
 800a9fe:	9201      	str	r2, [sp, #4]
 800aa00:	f000 f87a 	bl	800aaf8 <_malloc_r>
 800aa04:	9a01      	ldr	r2, [sp, #4]
 800aa06:	4605      	mov	r5, r0
 800aa08:	b930      	cbnz	r0, 800aa18 <_calloc_r+0x24>
 800aa0a:	4628      	mov	r0, r5
 800aa0c:	b003      	add	sp, #12
 800aa0e:	bd30      	pop	{r4, r5, pc}
 800aa10:	220c      	movs	r2, #12
 800aa12:	6002      	str	r2, [r0, #0]
 800aa14:	2500      	movs	r5, #0
 800aa16:	e7f8      	b.n	800aa0a <_calloc_r+0x16>
 800aa18:	4621      	mov	r1, r4
 800aa1a:	f7fe f8ad 	bl	8008b78 <memset>
 800aa1e:	e7f4      	b.n	800aa0a <_calloc_r+0x16>

0800aa20 <_free_r>:
 800aa20:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800aa22:	2900      	cmp	r1, #0
 800aa24:	d044      	beq.n	800aab0 <_free_r+0x90>
 800aa26:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800aa2a:	9001      	str	r0, [sp, #4]
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	f1a1 0404 	sub.w	r4, r1, #4
 800aa32:	bfb8      	it	lt
 800aa34:	18e4      	addlt	r4, r4, r3
 800aa36:	f000 fa9b 	bl	800af70 <__malloc_lock>
 800aa3a:	4a1e      	ldr	r2, [pc, #120]	; (800aab4 <_free_r+0x94>)
 800aa3c:	9801      	ldr	r0, [sp, #4]
 800aa3e:	6813      	ldr	r3, [r2, #0]
 800aa40:	b933      	cbnz	r3, 800aa50 <_free_r+0x30>
 800aa42:	6063      	str	r3, [r4, #4]
 800aa44:	6014      	str	r4, [r2, #0]
 800aa46:	b003      	add	sp, #12
 800aa48:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800aa4c:	f000 ba96 	b.w	800af7c <__malloc_unlock>
 800aa50:	42a3      	cmp	r3, r4
 800aa52:	d908      	bls.n	800aa66 <_free_r+0x46>
 800aa54:	6825      	ldr	r5, [r4, #0]
 800aa56:	1961      	adds	r1, r4, r5
 800aa58:	428b      	cmp	r3, r1
 800aa5a:	bf01      	itttt	eq
 800aa5c:	6819      	ldreq	r1, [r3, #0]
 800aa5e:	685b      	ldreq	r3, [r3, #4]
 800aa60:	1949      	addeq	r1, r1, r5
 800aa62:	6021      	streq	r1, [r4, #0]
 800aa64:	e7ed      	b.n	800aa42 <_free_r+0x22>
 800aa66:	461a      	mov	r2, r3
 800aa68:	685b      	ldr	r3, [r3, #4]
 800aa6a:	b10b      	cbz	r3, 800aa70 <_free_r+0x50>
 800aa6c:	42a3      	cmp	r3, r4
 800aa6e:	d9fa      	bls.n	800aa66 <_free_r+0x46>
 800aa70:	6811      	ldr	r1, [r2, #0]
 800aa72:	1855      	adds	r5, r2, r1
 800aa74:	42a5      	cmp	r5, r4
 800aa76:	d10b      	bne.n	800aa90 <_free_r+0x70>
 800aa78:	6824      	ldr	r4, [r4, #0]
 800aa7a:	4421      	add	r1, r4
 800aa7c:	1854      	adds	r4, r2, r1
 800aa7e:	42a3      	cmp	r3, r4
 800aa80:	6011      	str	r1, [r2, #0]
 800aa82:	d1e0      	bne.n	800aa46 <_free_r+0x26>
 800aa84:	681c      	ldr	r4, [r3, #0]
 800aa86:	685b      	ldr	r3, [r3, #4]
 800aa88:	6053      	str	r3, [r2, #4]
 800aa8a:	4421      	add	r1, r4
 800aa8c:	6011      	str	r1, [r2, #0]
 800aa8e:	e7da      	b.n	800aa46 <_free_r+0x26>
 800aa90:	d902      	bls.n	800aa98 <_free_r+0x78>
 800aa92:	230c      	movs	r3, #12
 800aa94:	6003      	str	r3, [r0, #0]
 800aa96:	e7d6      	b.n	800aa46 <_free_r+0x26>
 800aa98:	6825      	ldr	r5, [r4, #0]
 800aa9a:	1961      	adds	r1, r4, r5
 800aa9c:	428b      	cmp	r3, r1
 800aa9e:	bf04      	itt	eq
 800aaa0:	6819      	ldreq	r1, [r3, #0]
 800aaa2:	685b      	ldreq	r3, [r3, #4]
 800aaa4:	6063      	str	r3, [r4, #4]
 800aaa6:	bf04      	itt	eq
 800aaa8:	1949      	addeq	r1, r1, r5
 800aaaa:	6021      	streq	r1, [r4, #0]
 800aaac:	6054      	str	r4, [r2, #4]
 800aaae:	e7ca      	b.n	800aa46 <_free_r+0x26>
 800aab0:	b003      	add	sp, #12
 800aab2:	bd30      	pop	{r4, r5, pc}
 800aab4:	20000640 	.word	0x20000640

0800aab8 <sbrk_aligned>:
 800aab8:	b570      	push	{r4, r5, r6, lr}
 800aaba:	4e0e      	ldr	r6, [pc, #56]	; (800aaf4 <sbrk_aligned+0x3c>)
 800aabc:	460c      	mov	r4, r1
 800aabe:	6831      	ldr	r1, [r6, #0]
 800aac0:	4605      	mov	r5, r0
 800aac2:	b911      	cbnz	r1, 800aaca <sbrk_aligned+0x12>
 800aac4:	f000 f9e8 	bl	800ae98 <_sbrk_r>
 800aac8:	6030      	str	r0, [r6, #0]
 800aaca:	4621      	mov	r1, r4
 800aacc:	4628      	mov	r0, r5
 800aace:	f000 f9e3 	bl	800ae98 <_sbrk_r>
 800aad2:	1c43      	adds	r3, r0, #1
 800aad4:	d00a      	beq.n	800aaec <sbrk_aligned+0x34>
 800aad6:	1cc4      	adds	r4, r0, #3
 800aad8:	f024 0403 	bic.w	r4, r4, #3
 800aadc:	42a0      	cmp	r0, r4
 800aade:	d007      	beq.n	800aaf0 <sbrk_aligned+0x38>
 800aae0:	1a21      	subs	r1, r4, r0
 800aae2:	4628      	mov	r0, r5
 800aae4:	f000 f9d8 	bl	800ae98 <_sbrk_r>
 800aae8:	3001      	adds	r0, #1
 800aaea:	d101      	bne.n	800aaf0 <sbrk_aligned+0x38>
 800aaec:	f04f 34ff 	mov.w	r4, #4294967295
 800aaf0:	4620      	mov	r0, r4
 800aaf2:	bd70      	pop	{r4, r5, r6, pc}
 800aaf4:	20000644 	.word	0x20000644

0800aaf8 <_malloc_r>:
 800aaf8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aafc:	1ccd      	adds	r5, r1, #3
 800aafe:	f025 0503 	bic.w	r5, r5, #3
 800ab02:	3508      	adds	r5, #8
 800ab04:	2d0c      	cmp	r5, #12
 800ab06:	bf38      	it	cc
 800ab08:	250c      	movcc	r5, #12
 800ab0a:	2d00      	cmp	r5, #0
 800ab0c:	4607      	mov	r7, r0
 800ab0e:	db01      	blt.n	800ab14 <_malloc_r+0x1c>
 800ab10:	42a9      	cmp	r1, r5
 800ab12:	d905      	bls.n	800ab20 <_malloc_r+0x28>
 800ab14:	230c      	movs	r3, #12
 800ab16:	603b      	str	r3, [r7, #0]
 800ab18:	2600      	movs	r6, #0
 800ab1a:	4630      	mov	r0, r6
 800ab1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ab20:	4e2e      	ldr	r6, [pc, #184]	; (800abdc <_malloc_r+0xe4>)
 800ab22:	f000 fa25 	bl	800af70 <__malloc_lock>
 800ab26:	6833      	ldr	r3, [r6, #0]
 800ab28:	461c      	mov	r4, r3
 800ab2a:	bb34      	cbnz	r4, 800ab7a <_malloc_r+0x82>
 800ab2c:	4629      	mov	r1, r5
 800ab2e:	4638      	mov	r0, r7
 800ab30:	f7ff ffc2 	bl	800aab8 <sbrk_aligned>
 800ab34:	1c43      	adds	r3, r0, #1
 800ab36:	4604      	mov	r4, r0
 800ab38:	d14d      	bne.n	800abd6 <_malloc_r+0xde>
 800ab3a:	6834      	ldr	r4, [r6, #0]
 800ab3c:	4626      	mov	r6, r4
 800ab3e:	2e00      	cmp	r6, #0
 800ab40:	d140      	bne.n	800abc4 <_malloc_r+0xcc>
 800ab42:	6823      	ldr	r3, [r4, #0]
 800ab44:	4631      	mov	r1, r6
 800ab46:	4638      	mov	r0, r7
 800ab48:	eb04 0803 	add.w	r8, r4, r3
 800ab4c:	f000 f9a4 	bl	800ae98 <_sbrk_r>
 800ab50:	4580      	cmp	r8, r0
 800ab52:	d13a      	bne.n	800abca <_malloc_r+0xd2>
 800ab54:	6821      	ldr	r1, [r4, #0]
 800ab56:	3503      	adds	r5, #3
 800ab58:	1a6d      	subs	r5, r5, r1
 800ab5a:	f025 0503 	bic.w	r5, r5, #3
 800ab5e:	3508      	adds	r5, #8
 800ab60:	2d0c      	cmp	r5, #12
 800ab62:	bf38      	it	cc
 800ab64:	250c      	movcc	r5, #12
 800ab66:	4629      	mov	r1, r5
 800ab68:	4638      	mov	r0, r7
 800ab6a:	f7ff ffa5 	bl	800aab8 <sbrk_aligned>
 800ab6e:	3001      	adds	r0, #1
 800ab70:	d02b      	beq.n	800abca <_malloc_r+0xd2>
 800ab72:	6823      	ldr	r3, [r4, #0]
 800ab74:	442b      	add	r3, r5
 800ab76:	6023      	str	r3, [r4, #0]
 800ab78:	e00e      	b.n	800ab98 <_malloc_r+0xa0>
 800ab7a:	6822      	ldr	r2, [r4, #0]
 800ab7c:	1b52      	subs	r2, r2, r5
 800ab7e:	d41e      	bmi.n	800abbe <_malloc_r+0xc6>
 800ab80:	2a0b      	cmp	r2, #11
 800ab82:	d916      	bls.n	800abb2 <_malloc_r+0xba>
 800ab84:	1961      	adds	r1, r4, r5
 800ab86:	42a3      	cmp	r3, r4
 800ab88:	6025      	str	r5, [r4, #0]
 800ab8a:	bf18      	it	ne
 800ab8c:	6059      	strne	r1, [r3, #4]
 800ab8e:	6863      	ldr	r3, [r4, #4]
 800ab90:	bf08      	it	eq
 800ab92:	6031      	streq	r1, [r6, #0]
 800ab94:	5162      	str	r2, [r4, r5]
 800ab96:	604b      	str	r3, [r1, #4]
 800ab98:	4638      	mov	r0, r7
 800ab9a:	f104 060b 	add.w	r6, r4, #11
 800ab9e:	f000 f9ed 	bl	800af7c <__malloc_unlock>
 800aba2:	f026 0607 	bic.w	r6, r6, #7
 800aba6:	1d23      	adds	r3, r4, #4
 800aba8:	1af2      	subs	r2, r6, r3
 800abaa:	d0b6      	beq.n	800ab1a <_malloc_r+0x22>
 800abac:	1b9b      	subs	r3, r3, r6
 800abae:	50a3      	str	r3, [r4, r2]
 800abb0:	e7b3      	b.n	800ab1a <_malloc_r+0x22>
 800abb2:	6862      	ldr	r2, [r4, #4]
 800abb4:	42a3      	cmp	r3, r4
 800abb6:	bf0c      	ite	eq
 800abb8:	6032      	streq	r2, [r6, #0]
 800abba:	605a      	strne	r2, [r3, #4]
 800abbc:	e7ec      	b.n	800ab98 <_malloc_r+0xa0>
 800abbe:	4623      	mov	r3, r4
 800abc0:	6864      	ldr	r4, [r4, #4]
 800abc2:	e7b2      	b.n	800ab2a <_malloc_r+0x32>
 800abc4:	4634      	mov	r4, r6
 800abc6:	6876      	ldr	r6, [r6, #4]
 800abc8:	e7b9      	b.n	800ab3e <_malloc_r+0x46>
 800abca:	230c      	movs	r3, #12
 800abcc:	603b      	str	r3, [r7, #0]
 800abce:	4638      	mov	r0, r7
 800abd0:	f000 f9d4 	bl	800af7c <__malloc_unlock>
 800abd4:	e7a1      	b.n	800ab1a <_malloc_r+0x22>
 800abd6:	6025      	str	r5, [r4, #0]
 800abd8:	e7de      	b.n	800ab98 <_malloc_r+0xa0>
 800abda:	bf00      	nop
 800abdc:	20000640 	.word	0x20000640

0800abe0 <__ssputs_r>:
 800abe0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800abe4:	688e      	ldr	r6, [r1, #8]
 800abe6:	429e      	cmp	r6, r3
 800abe8:	4682      	mov	sl, r0
 800abea:	460c      	mov	r4, r1
 800abec:	4690      	mov	r8, r2
 800abee:	461f      	mov	r7, r3
 800abf0:	d838      	bhi.n	800ac64 <__ssputs_r+0x84>
 800abf2:	898a      	ldrh	r2, [r1, #12]
 800abf4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800abf8:	d032      	beq.n	800ac60 <__ssputs_r+0x80>
 800abfa:	6825      	ldr	r5, [r4, #0]
 800abfc:	6909      	ldr	r1, [r1, #16]
 800abfe:	eba5 0901 	sub.w	r9, r5, r1
 800ac02:	6965      	ldr	r5, [r4, #20]
 800ac04:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ac08:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ac0c:	3301      	adds	r3, #1
 800ac0e:	444b      	add	r3, r9
 800ac10:	106d      	asrs	r5, r5, #1
 800ac12:	429d      	cmp	r5, r3
 800ac14:	bf38      	it	cc
 800ac16:	461d      	movcc	r5, r3
 800ac18:	0553      	lsls	r3, r2, #21
 800ac1a:	d531      	bpl.n	800ac80 <__ssputs_r+0xa0>
 800ac1c:	4629      	mov	r1, r5
 800ac1e:	f7ff ff6b 	bl	800aaf8 <_malloc_r>
 800ac22:	4606      	mov	r6, r0
 800ac24:	b950      	cbnz	r0, 800ac3c <__ssputs_r+0x5c>
 800ac26:	230c      	movs	r3, #12
 800ac28:	f8ca 3000 	str.w	r3, [sl]
 800ac2c:	89a3      	ldrh	r3, [r4, #12]
 800ac2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ac32:	81a3      	strh	r3, [r4, #12]
 800ac34:	f04f 30ff 	mov.w	r0, #4294967295
 800ac38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac3c:	6921      	ldr	r1, [r4, #16]
 800ac3e:	464a      	mov	r2, r9
 800ac40:	f7fd ff8c 	bl	8008b5c <memcpy>
 800ac44:	89a3      	ldrh	r3, [r4, #12]
 800ac46:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ac4a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ac4e:	81a3      	strh	r3, [r4, #12]
 800ac50:	6126      	str	r6, [r4, #16]
 800ac52:	6165      	str	r5, [r4, #20]
 800ac54:	444e      	add	r6, r9
 800ac56:	eba5 0509 	sub.w	r5, r5, r9
 800ac5a:	6026      	str	r6, [r4, #0]
 800ac5c:	60a5      	str	r5, [r4, #8]
 800ac5e:	463e      	mov	r6, r7
 800ac60:	42be      	cmp	r6, r7
 800ac62:	d900      	bls.n	800ac66 <__ssputs_r+0x86>
 800ac64:	463e      	mov	r6, r7
 800ac66:	6820      	ldr	r0, [r4, #0]
 800ac68:	4632      	mov	r2, r6
 800ac6a:	4641      	mov	r1, r8
 800ac6c:	f000 f966 	bl	800af3c <memmove>
 800ac70:	68a3      	ldr	r3, [r4, #8]
 800ac72:	1b9b      	subs	r3, r3, r6
 800ac74:	60a3      	str	r3, [r4, #8]
 800ac76:	6823      	ldr	r3, [r4, #0]
 800ac78:	4433      	add	r3, r6
 800ac7a:	6023      	str	r3, [r4, #0]
 800ac7c:	2000      	movs	r0, #0
 800ac7e:	e7db      	b.n	800ac38 <__ssputs_r+0x58>
 800ac80:	462a      	mov	r2, r5
 800ac82:	f000 f981 	bl	800af88 <_realloc_r>
 800ac86:	4606      	mov	r6, r0
 800ac88:	2800      	cmp	r0, #0
 800ac8a:	d1e1      	bne.n	800ac50 <__ssputs_r+0x70>
 800ac8c:	6921      	ldr	r1, [r4, #16]
 800ac8e:	4650      	mov	r0, sl
 800ac90:	f7ff fec6 	bl	800aa20 <_free_r>
 800ac94:	e7c7      	b.n	800ac26 <__ssputs_r+0x46>
	...

0800ac98 <_svfiprintf_r>:
 800ac98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac9c:	4698      	mov	r8, r3
 800ac9e:	898b      	ldrh	r3, [r1, #12]
 800aca0:	061b      	lsls	r3, r3, #24
 800aca2:	b09d      	sub	sp, #116	; 0x74
 800aca4:	4607      	mov	r7, r0
 800aca6:	460d      	mov	r5, r1
 800aca8:	4614      	mov	r4, r2
 800acaa:	d50e      	bpl.n	800acca <_svfiprintf_r+0x32>
 800acac:	690b      	ldr	r3, [r1, #16]
 800acae:	b963      	cbnz	r3, 800acca <_svfiprintf_r+0x32>
 800acb0:	2140      	movs	r1, #64	; 0x40
 800acb2:	f7ff ff21 	bl	800aaf8 <_malloc_r>
 800acb6:	6028      	str	r0, [r5, #0]
 800acb8:	6128      	str	r0, [r5, #16]
 800acba:	b920      	cbnz	r0, 800acc6 <_svfiprintf_r+0x2e>
 800acbc:	230c      	movs	r3, #12
 800acbe:	603b      	str	r3, [r7, #0]
 800acc0:	f04f 30ff 	mov.w	r0, #4294967295
 800acc4:	e0d1      	b.n	800ae6a <_svfiprintf_r+0x1d2>
 800acc6:	2340      	movs	r3, #64	; 0x40
 800acc8:	616b      	str	r3, [r5, #20]
 800acca:	2300      	movs	r3, #0
 800accc:	9309      	str	r3, [sp, #36]	; 0x24
 800acce:	2320      	movs	r3, #32
 800acd0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800acd4:	f8cd 800c 	str.w	r8, [sp, #12]
 800acd8:	2330      	movs	r3, #48	; 0x30
 800acda:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800ae84 <_svfiprintf_r+0x1ec>
 800acde:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ace2:	f04f 0901 	mov.w	r9, #1
 800ace6:	4623      	mov	r3, r4
 800ace8:	469a      	mov	sl, r3
 800acea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800acee:	b10a      	cbz	r2, 800acf4 <_svfiprintf_r+0x5c>
 800acf0:	2a25      	cmp	r2, #37	; 0x25
 800acf2:	d1f9      	bne.n	800ace8 <_svfiprintf_r+0x50>
 800acf4:	ebba 0b04 	subs.w	fp, sl, r4
 800acf8:	d00b      	beq.n	800ad12 <_svfiprintf_r+0x7a>
 800acfa:	465b      	mov	r3, fp
 800acfc:	4622      	mov	r2, r4
 800acfe:	4629      	mov	r1, r5
 800ad00:	4638      	mov	r0, r7
 800ad02:	f7ff ff6d 	bl	800abe0 <__ssputs_r>
 800ad06:	3001      	adds	r0, #1
 800ad08:	f000 80aa 	beq.w	800ae60 <_svfiprintf_r+0x1c8>
 800ad0c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ad0e:	445a      	add	r2, fp
 800ad10:	9209      	str	r2, [sp, #36]	; 0x24
 800ad12:	f89a 3000 	ldrb.w	r3, [sl]
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	f000 80a2 	beq.w	800ae60 <_svfiprintf_r+0x1c8>
 800ad1c:	2300      	movs	r3, #0
 800ad1e:	f04f 32ff 	mov.w	r2, #4294967295
 800ad22:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ad26:	f10a 0a01 	add.w	sl, sl, #1
 800ad2a:	9304      	str	r3, [sp, #16]
 800ad2c:	9307      	str	r3, [sp, #28]
 800ad2e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ad32:	931a      	str	r3, [sp, #104]	; 0x68
 800ad34:	4654      	mov	r4, sl
 800ad36:	2205      	movs	r2, #5
 800ad38:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad3c:	4851      	ldr	r0, [pc, #324]	; (800ae84 <_svfiprintf_r+0x1ec>)
 800ad3e:	f7f5 fa57 	bl	80001f0 <memchr>
 800ad42:	9a04      	ldr	r2, [sp, #16]
 800ad44:	b9d8      	cbnz	r0, 800ad7e <_svfiprintf_r+0xe6>
 800ad46:	06d0      	lsls	r0, r2, #27
 800ad48:	bf44      	itt	mi
 800ad4a:	2320      	movmi	r3, #32
 800ad4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ad50:	0711      	lsls	r1, r2, #28
 800ad52:	bf44      	itt	mi
 800ad54:	232b      	movmi	r3, #43	; 0x2b
 800ad56:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ad5a:	f89a 3000 	ldrb.w	r3, [sl]
 800ad5e:	2b2a      	cmp	r3, #42	; 0x2a
 800ad60:	d015      	beq.n	800ad8e <_svfiprintf_r+0xf6>
 800ad62:	9a07      	ldr	r2, [sp, #28]
 800ad64:	4654      	mov	r4, sl
 800ad66:	2000      	movs	r0, #0
 800ad68:	f04f 0c0a 	mov.w	ip, #10
 800ad6c:	4621      	mov	r1, r4
 800ad6e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ad72:	3b30      	subs	r3, #48	; 0x30
 800ad74:	2b09      	cmp	r3, #9
 800ad76:	d94e      	bls.n	800ae16 <_svfiprintf_r+0x17e>
 800ad78:	b1b0      	cbz	r0, 800ada8 <_svfiprintf_r+0x110>
 800ad7a:	9207      	str	r2, [sp, #28]
 800ad7c:	e014      	b.n	800ada8 <_svfiprintf_r+0x110>
 800ad7e:	eba0 0308 	sub.w	r3, r0, r8
 800ad82:	fa09 f303 	lsl.w	r3, r9, r3
 800ad86:	4313      	orrs	r3, r2
 800ad88:	9304      	str	r3, [sp, #16]
 800ad8a:	46a2      	mov	sl, r4
 800ad8c:	e7d2      	b.n	800ad34 <_svfiprintf_r+0x9c>
 800ad8e:	9b03      	ldr	r3, [sp, #12]
 800ad90:	1d19      	adds	r1, r3, #4
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	9103      	str	r1, [sp, #12]
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	bfbb      	ittet	lt
 800ad9a:	425b      	neglt	r3, r3
 800ad9c:	f042 0202 	orrlt.w	r2, r2, #2
 800ada0:	9307      	strge	r3, [sp, #28]
 800ada2:	9307      	strlt	r3, [sp, #28]
 800ada4:	bfb8      	it	lt
 800ada6:	9204      	strlt	r2, [sp, #16]
 800ada8:	7823      	ldrb	r3, [r4, #0]
 800adaa:	2b2e      	cmp	r3, #46	; 0x2e
 800adac:	d10c      	bne.n	800adc8 <_svfiprintf_r+0x130>
 800adae:	7863      	ldrb	r3, [r4, #1]
 800adb0:	2b2a      	cmp	r3, #42	; 0x2a
 800adb2:	d135      	bne.n	800ae20 <_svfiprintf_r+0x188>
 800adb4:	9b03      	ldr	r3, [sp, #12]
 800adb6:	1d1a      	adds	r2, r3, #4
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	9203      	str	r2, [sp, #12]
 800adbc:	2b00      	cmp	r3, #0
 800adbe:	bfb8      	it	lt
 800adc0:	f04f 33ff 	movlt.w	r3, #4294967295
 800adc4:	3402      	adds	r4, #2
 800adc6:	9305      	str	r3, [sp, #20]
 800adc8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ae94 <_svfiprintf_r+0x1fc>
 800adcc:	7821      	ldrb	r1, [r4, #0]
 800adce:	2203      	movs	r2, #3
 800add0:	4650      	mov	r0, sl
 800add2:	f7f5 fa0d 	bl	80001f0 <memchr>
 800add6:	b140      	cbz	r0, 800adea <_svfiprintf_r+0x152>
 800add8:	2340      	movs	r3, #64	; 0x40
 800adda:	eba0 000a 	sub.w	r0, r0, sl
 800adde:	fa03 f000 	lsl.w	r0, r3, r0
 800ade2:	9b04      	ldr	r3, [sp, #16]
 800ade4:	4303      	orrs	r3, r0
 800ade6:	3401      	adds	r4, #1
 800ade8:	9304      	str	r3, [sp, #16]
 800adea:	f814 1b01 	ldrb.w	r1, [r4], #1
 800adee:	4826      	ldr	r0, [pc, #152]	; (800ae88 <_svfiprintf_r+0x1f0>)
 800adf0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800adf4:	2206      	movs	r2, #6
 800adf6:	f7f5 f9fb 	bl	80001f0 <memchr>
 800adfa:	2800      	cmp	r0, #0
 800adfc:	d038      	beq.n	800ae70 <_svfiprintf_r+0x1d8>
 800adfe:	4b23      	ldr	r3, [pc, #140]	; (800ae8c <_svfiprintf_r+0x1f4>)
 800ae00:	bb1b      	cbnz	r3, 800ae4a <_svfiprintf_r+0x1b2>
 800ae02:	9b03      	ldr	r3, [sp, #12]
 800ae04:	3307      	adds	r3, #7
 800ae06:	f023 0307 	bic.w	r3, r3, #7
 800ae0a:	3308      	adds	r3, #8
 800ae0c:	9303      	str	r3, [sp, #12]
 800ae0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae10:	4433      	add	r3, r6
 800ae12:	9309      	str	r3, [sp, #36]	; 0x24
 800ae14:	e767      	b.n	800ace6 <_svfiprintf_r+0x4e>
 800ae16:	fb0c 3202 	mla	r2, ip, r2, r3
 800ae1a:	460c      	mov	r4, r1
 800ae1c:	2001      	movs	r0, #1
 800ae1e:	e7a5      	b.n	800ad6c <_svfiprintf_r+0xd4>
 800ae20:	2300      	movs	r3, #0
 800ae22:	3401      	adds	r4, #1
 800ae24:	9305      	str	r3, [sp, #20]
 800ae26:	4619      	mov	r1, r3
 800ae28:	f04f 0c0a 	mov.w	ip, #10
 800ae2c:	4620      	mov	r0, r4
 800ae2e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ae32:	3a30      	subs	r2, #48	; 0x30
 800ae34:	2a09      	cmp	r2, #9
 800ae36:	d903      	bls.n	800ae40 <_svfiprintf_r+0x1a8>
 800ae38:	2b00      	cmp	r3, #0
 800ae3a:	d0c5      	beq.n	800adc8 <_svfiprintf_r+0x130>
 800ae3c:	9105      	str	r1, [sp, #20]
 800ae3e:	e7c3      	b.n	800adc8 <_svfiprintf_r+0x130>
 800ae40:	fb0c 2101 	mla	r1, ip, r1, r2
 800ae44:	4604      	mov	r4, r0
 800ae46:	2301      	movs	r3, #1
 800ae48:	e7f0      	b.n	800ae2c <_svfiprintf_r+0x194>
 800ae4a:	ab03      	add	r3, sp, #12
 800ae4c:	9300      	str	r3, [sp, #0]
 800ae4e:	462a      	mov	r2, r5
 800ae50:	4b0f      	ldr	r3, [pc, #60]	; (800ae90 <_svfiprintf_r+0x1f8>)
 800ae52:	a904      	add	r1, sp, #16
 800ae54:	4638      	mov	r0, r7
 800ae56:	f7fd ff37 	bl	8008cc8 <_printf_float>
 800ae5a:	1c42      	adds	r2, r0, #1
 800ae5c:	4606      	mov	r6, r0
 800ae5e:	d1d6      	bne.n	800ae0e <_svfiprintf_r+0x176>
 800ae60:	89ab      	ldrh	r3, [r5, #12]
 800ae62:	065b      	lsls	r3, r3, #25
 800ae64:	f53f af2c 	bmi.w	800acc0 <_svfiprintf_r+0x28>
 800ae68:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ae6a:	b01d      	add	sp, #116	; 0x74
 800ae6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae70:	ab03      	add	r3, sp, #12
 800ae72:	9300      	str	r3, [sp, #0]
 800ae74:	462a      	mov	r2, r5
 800ae76:	4b06      	ldr	r3, [pc, #24]	; (800ae90 <_svfiprintf_r+0x1f8>)
 800ae78:	a904      	add	r1, sp, #16
 800ae7a:	4638      	mov	r0, r7
 800ae7c:	f7fe f9c8 	bl	8009210 <_printf_i>
 800ae80:	e7eb      	b.n	800ae5a <_svfiprintf_r+0x1c2>
 800ae82:	bf00      	nop
 800ae84:	0800c284 	.word	0x0800c284
 800ae88:	0800c28e 	.word	0x0800c28e
 800ae8c:	08008cc9 	.word	0x08008cc9
 800ae90:	0800abe1 	.word	0x0800abe1
 800ae94:	0800c28a 	.word	0x0800c28a

0800ae98 <_sbrk_r>:
 800ae98:	b538      	push	{r3, r4, r5, lr}
 800ae9a:	4d06      	ldr	r5, [pc, #24]	; (800aeb4 <_sbrk_r+0x1c>)
 800ae9c:	2300      	movs	r3, #0
 800ae9e:	4604      	mov	r4, r0
 800aea0:	4608      	mov	r0, r1
 800aea2:	602b      	str	r3, [r5, #0]
 800aea4:	f7f7 fdca 	bl	8002a3c <_sbrk>
 800aea8:	1c43      	adds	r3, r0, #1
 800aeaa:	d102      	bne.n	800aeb2 <_sbrk_r+0x1a>
 800aeac:	682b      	ldr	r3, [r5, #0]
 800aeae:	b103      	cbz	r3, 800aeb2 <_sbrk_r+0x1a>
 800aeb0:	6023      	str	r3, [r4, #0]
 800aeb2:	bd38      	pop	{r3, r4, r5, pc}
 800aeb4:	20000648 	.word	0x20000648

0800aeb8 <__assert_func>:
 800aeb8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800aeba:	4614      	mov	r4, r2
 800aebc:	461a      	mov	r2, r3
 800aebe:	4b09      	ldr	r3, [pc, #36]	; (800aee4 <__assert_func+0x2c>)
 800aec0:	681b      	ldr	r3, [r3, #0]
 800aec2:	4605      	mov	r5, r0
 800aec4:	68d8      	ldr	r0, [r3, #12]
 800aec6:	b14c      	cbz	r4, 800aedc <__assert_func+0x24>
 800aec8:	4b07      	ldr	r3, [pc, #28]	; (800aee8 <__assert_func+0x30>)
 800aeca:	9100      	str	r1, [sp, #0]
 800aecc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800aed0:	4906      	ldr	r1, [pc, #24]	; (800aeec <__assert_func+0x34>)
 800aed2:	462b      	mov	r3, r5
 800aed4:	f000 f80e 	bl	800aef4 <fiprintf>
 800aed8:	f000 faac 	bl	800b434 <abort>
 800aedc:	4b04      	ldr	r3, [pc, #16]	; (800aef0 <__assert_func+0x38>)
 800aede:	461c      	mov	r4, r3
 800aee0:	e7f3      	b.n	800aeca <__assert_func+0x12>
 800aee2:	bf00      	nop
 800aee4:	20000014 	.word	0x20000014
 800aee8:	0800c295 	.word	0x0800c295
 800aeec:	0800c2a2 	.word	0x0800c2a2
 800aef0:	0800c2d0 	.word	0x0800c2d0

0800aef4 <fiprintf>:
 800aef4:	b40e      	push	{r1, r2, r3}
 800aef6:	b503      	push	{r0, r1, lr}
 800aef8:	4601      	mov	r1, r0
 800aefa:	ab03      	add	r3, sp, #12
 800aefc:	4805      	ldr	r0, [pc, #20]	; (800af14 <fiprintf+0x20>)
 800aefe:	f853 2b04 	ldr.w	r2, [r3], #4
 800af02:	6800      	ldr	r0, [r0, #0]
 800af04:	9301      	str	r3, [sp, #4]
 800af06:	f000 f897 	bl	800b038 <_vfiprintf_r>
 800af0a:	b002      	add	sp, #8
 800af0c:	f85d eb04 	ldr.w	lr, [sp], #4
 800af10:	b003      	add	sp, #12
 800af12:	4770      	bx	lr
 800af14:	20000014 	.word	0x20000014

0800af18 <__ascii_mbtowc>:
 800af18:	b082      	sub	sp, #8
 800af1a:	b901      	cbnz	r1, 800af1e <__ascii_mbtowc+0x6>
 800af1c:	a901      	add	r1, sp, #4
 800af1e:	b142      	cbz	r2, 800af32 <__ascii_mbtowc+0x1a>
 800af20:	b14b      	cbz	r3, 800af36 <__ascii_mbtowc+0x1e>
 800af22:	7813      	ldrb	r3, [r2, #0]
 800af24:	600b      	str	r3, [r1, #0]
 800af26:	7812      	ldrb	r2, [r2, #0]
 800af28:	1e10      	subs	r0, r2, #0
 800af2a:	bf18      	it	ne
 800af2c:	2001      	movne	r0, #1
 800af2e:	b002      	add	sp, #8
 800af30:	4770      	bx	lr
 800af32:	4610      	mov	r0, r2
 800af34:	e7fb      	b.n	800af2e <__ascii_mbtowc+0x16>
 800af36:	f06f 0001 	mvn.w	r0, #1
 800af3a:	e7f8      	b.n	800af2e <__ascii_mbtowc+0x16>

0800af3c <memmove>:
 800af3c:	4288      	cmp	r0, r1
 800af3e:	b510      	push	{r4, lr}
 800af40:	eb01 0402 	add.w	r4, r1, r2
 800af44:	d902      	bls.n	800af4c <memmove+0x10>
 800af46:	4284      	cmp	r4, r0
 800af48:	4623      	mov	r3, r4
 800af4a:	d807      	bhi.n	800af5c <memmove+0x20>
 800af4c:	1e43      	subs	r3, r0, #1
 800af4e:	42a1      	cmp	r1, r4
 800af50:	d008      	beq.n	800af64 <memmove+0x28>
 800af52:	f811 2b01 	ldrb.w	r2, [r1], #1
 800af56:	f803 2f01 	strb.w	r2, [r3, #1]!
 800af5a:	e7f8      	b.n	800af4e <memmove+0x12>
 800af5c:	4402      	add	r2, r0
 800af5e:	4601      	mov	r1, r0
 800af60:	428a      	cmp	r2, r1
 800af62:	d100      	bne.n	800af66 <memmove+0x2a>
 800af64:	bd10      	pop	{r4, pc}
 800af66:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800af6a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800af6e:	e7f7      	b.n	800af60 <memmove+0x24>

0800af70 <__malloc_lock>:
 800af70:	4801      	ldr	r0, [pc, #4]	; (800af78 <__malloc_lock+0x8>)
 800af72:	f000 bc1f 	b.w	800b7b4 <__retarget_lock_acquire_recursive>
 800af76:	bf00      	nop
 800af78:	2000064c 	.word	0x2000064c

0800af7c <__malloc_unlock>:
 800af7c:	4801      	ldr	r0, [pc, #4]	; (800af84 <__malloc_unlock+0x8>)
 800af7e:	f000 bc1a 	b.w	800b7b6 <__retarget_lock_release_recursive>
 800af82:	bf00      	nop
 800af84:	2000064c 	.word	0x2000064c

0800af88 <_realloc_r>:
 800af88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800af8c:	4680      	mov	r8, r0
 800af8e:	4614      	mov	r4, r2
 800af90:	460e      	mov	r6, r1
 800af92:	b921      	cbnz	r1, 800af9e <_realloc_r+0x16>
 800af94:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800af98:	4611      	mov	r1, r2
 800af9a:	f7ff bdad 	b.w	800aaf8 <_malloc_r>
 800af9e:	b92a      	cbnz	r2, 800afac <_realloc_r+0x24>
 800afa0:	f7ff fd3e 	bl	800aa20 <_free_r>
 800afa4:	4625      	mov	r5, r4
 800afa6:	4628      	mov	r0, r5
 800afa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800afac:	f000 fc6a 	bl	800b884 <_malloc_usable_size_r>
 800afb0:	4284      	cmp	r4, r0
 800afb2:	4607      	mov	r7, r0
 800afb4:	d802      	bhi.n	800afbc <_realloc_r+0x34>
 800afb6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800afba:	d812      	bhi.n	800afe2 <_realloc_r+0x5a>
 800afbc:	4621      	mov	r1, r4
 800afbe:	4640      	mov	r0, r8
 800afc0:	f7ff fd9a 	bl	800aaf8 <_malloc_r>
 800afc4:	4605      	mov	r5, r0
 800afc6:	2800      	cmp	r0, #0
 800afc8:	d0ed      	beq.n	800afa6 <_realloc_r+0x1e>
 800afca:	42bc      	cmp	r4, r7
 800afcc:	4622      	mov	r2, r4
 800afce:	4631      	mov	r1, r6
 800afd0:	bf28      	it	cs
 800afd2:	463a      	movcs	r2, r7
 800afd4:	f7fd fdc2 	bl	8008b5c <memcpy>
 800afd8:	4631      	mov	r1, r6
 800afda:	4640      	mov	r0, r8
 800afdc:	f7ff fd20 	bl	800aa20 <_free_r>
 800afe0:	e7e1      	b.n	800afa6 <_realloc_r+0x1e>
 800afe2:	4635      	mov	r5, r6
 800afe4:	e7df      	b.n	800afa6 <_realloc_r+0x1e>

0800afe6 <__sfputc_r>:
 800afe6:	6893      	ldr	r3, [r2, #8]
 800afe8:	3b01      	subs	r3, #1
 800afea:	2b00      	cmp	r3, #0
 800afec:	b410      	push	{r4}
 800afee:	6093      	str	r3, [r2, #8]
 800aff0:	da08      	bge.n	800b004 <__sfputc_r+0x1e>
 800aff2:	6994      	ldr	r4, [r2, #24]
 800aff4:	42a3      	cmp	r3, r4
 800aff6:	db01      	blt.n	800affc <__sfputc_r+0x16>
 800aff8:	290a      	cmp	r1, #10
 800affa:	d103      	bne.n	800b004 <__sfputc_r+0x1e>
 800affc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b000:	f000 b94a 	b.w	800b298 <__swbuf_r>
 800b004:	6813      	ldr	r3, [r2, #0]
 800b006:	1c58      	adds	r0, r3, #1
 800b008:	6010      	str	r0, [r2, #0]
 800b00a:	7019      	strb	r1, [r3, #0]
 800b00c:	4608      	mov	r0, r1
 800b00e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b012:	4770      	bx	lr

0800b014 <__sfputs_r>:
 800b014:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b016:	4606      	mov	r6, r0
 800b018:	460f      	mov	r7, r1
 800b01a:	4614      	mov	r4, r2
 800b01c:	18d5      	adds	r5, r2, r3
 800b01e:	42ac      	cmp	r4, r5
 800b020:	d101      	bne.n	800b026 <__sfputs_r+0x12>
 800b022:	2000      	movs	r0, #0
 800b024:	e007      	b.n	800b036 <__sfputs_r+0x22>
 800b026:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b02a:	463a      	mov	r2, r7
 800b02c:	4630      	mov	r0, r6
 800b02e:	f7ff ffda 	bl	800afe6 <__sfputc_r>
 800b032:	1c43      	adds	r3, r0, #1
 800b034:	d1f3      	bne.n	800b01e <__sfputs_r+0xa>
 800b036:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b038 <_vfiprintf_r>:
 800b038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b03c:	460d      	mov	r5, r1
 800b03e:	b09d      	sub	sp, #116	; 0x74
 800b040:	4614      	mov	r4, r2
 800b042:	4698      	mov	r8, r3
 800b044:	4606      	mov	r6, r0
 800b046:	b118      	cbz	r0, 800b050 <_vfiprintf_r+0x18>
 800b048:	6983      	ldr	r3, [r0, #24]
 800b04a:	b90b      	cbnz	r3, 800b050 <_vfiprintf_r+0x18>
 800b04c:	f000 fb14 	bl	800b678 <__sinit>
 800b050:	4b89      	ldr	r3, [pc, #548]	; (800b278 <_vfiprintf_r+0x240>)
 800b052:	429d      	cmp	r5, r3
 800b054:	d11b      	bne.n	800b08e <_vfiprintf_r+0x56>
 800b056:	6875      	ldr	r5, [r6, #4]
 800b058:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b05a:	07d9      	lsls	r1, r3, #31
 800b05c:	d405      	bmi.n	800b06a <_vfiprintf_r+0x32>
 800b05e:	89ab      	ldrh	r3, [r5, #12]
 800b060:	059a      	lsls	r2, r3, #22
 800b062:	d402      	bmi.n	800b06a <_vfiprintf_r+0x32>
 800b064:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b066:	f000 fba5 	bl	800b7b4 <__retarget_lock_acquire_recursive>
 800b06a:	89ab      	ldrh	r3, [r5, #12]
 800b06c:	071b      	lsls	r3, r3, #28
 800b06e:	d501      	bpl.n	800b074 <_vfiprintf_r+0x3c>
 800b070:	692b      	ldr	r3, [r5, #16]
 800b072:	b9eb      	cbnz	r3, 800b0b0 <_vfiprintf_r+0x78>
 800b074:	4629      	mov	r1, r5
 800b076:	4630      	mov	r0, r6
 800b078:	f000 f96e 	bl	800b358 <__swsetup_r>
 800b07c:	b1c0      	cbz	r0, 800b0b0 <_vfiprintf_r+0x78>
 800b07e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b080:	07dc      	lsls	r4, r3, #31
 800b082:	d50e      	bpl.n	800b0a2 <_vfiprintf_r+0x6a>
 800b084:	f04f 30ff 	mov.w	r0, #4294967295
 800b088:	b01d      	add	sp, #116	; 0x74
 800b08a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b08e:	4b7b      	ldr	r3, [pc, #492]	; (800b27c <_vfiprintf_r+0x244>)
 800b090:	429d      	cmp	r5, r3
 800b092:	d101      	bne.n	800b098 <_vfiprintf_r+0x60>
 800b094:	68b5      	ldr	r5, [r6, #8]
 800b096:	e7df      	b.n	800b058 <_vfiprintf_r+0x20>
 800b098:	4b79      	ldr	r3, [pc, #484]	; (800b280 <_vfiprintf_r+0x248>)
 800b09a:	429d      	cmp	r5, r3
 800b09c:	bf08      	it	eq
 800b09e:	68f5      	ldreq	r5, [r6, #12]
 800b0a0:	e7da      	b.n	800b058 <_vfiprintf_r+0x20>
 800b0a2:	89ab      	ldrh	r3, [r5, #12]
 800b0a4:	0598      	lsls	r0, r3, #22
 800b0a6:	d4ed      	bmi.n	800b084 <_vfiprintf_r+0x4c>
 800b0a8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b0aa:	f000 fb84 	bl	800b7b6 <__retarget_lock_release_recursive>
 800b0ae:	e7e9      	b.n	800b084 <_vfiprintf_r+0x4c>
 800b0b0:	2300      	movs	r3, #0
 800b0b2:	9309      	str	r3, [sp, #36]	; 0x24
 800b0b4:	2320      	movs	r3, #32
 800b0b6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b0ba:	f8cd 800c 	str.w	r8, [sp, #12]
 800b0be:	2330      	movs	r3, #48	; 0x30
 800b0c0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b284 <_vfiprintf_r+0x24c>
 800b0c4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b0c8:	f04f 0901 	mov.w	r9, #1
 800b0cc:	4623      	mov	r3, r4
 800b0ce:	469a      	mov	sl, r3
 800b0d0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b0d4:	b10a      	cbz	r2, 800b0da <_vfiprintf_r+0xa2>
 800b0d6:	2a25      	cmp	r2, #37	; 0x25
 800b0d8:	d1f9      	bne.n	800b0ce <_vfiprintf_r+0x96>
 800b0da:	ebba 0b04 	subs.w	fp, sl, r4
 800b0de:	d00b      	beq.n	800b0f8 <_vfiprintf_r+0xc0>
 800b0e0:	465b      	mov	r3, fp
 800b0e2:	4622      	mov	r2, r4
 800b0e4:	4629      	mov	r1, r5
 800b0e6:	4630      	mov	r0, r6
 800b0e8:	f7ff ff94 	bl	800b014 <__sfputs_r>
 800b0ec:	3001      	adds	r0, #1
 800b0ee:	f000 80aa 	beq.w	800b246 <_vfiprintf_r+0x20e>
 800b0f2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b0f4:	445a      	add	r2, fp
 800b0f6:	9209      	str	r2, [sp, #36]	; 0x24
 800b0f8:	f89a 3000 	ldrb.w	r3, [sl]
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	f000 80a2 	beq.w	800b246 <_vfiprintf_r+0x20e>
 800b102:	2300      	movs	r3, #0
 800b104:	f04f 32ff 	mov.w	r2, #4294967295
 800b108:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b10c:	f10a 0a01 	add.w	sl, sl, #1
 800b110:	9304      	str	r3, [sp, #16]
 800b112:	9307      	str	r3, [sp, #28]
 800b114:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b118:	931a      	str	r3, [sp, #104]	; 0x68
 800b11a:	4654      	mov	r4, sl
 800b11c:	2205      	movs	r2, #5
 800b11e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b122:	4858      	ldr	r0, [pc, #352]	; (800b284 <_vfiprintf_r+0x24c>)
 800b124:	f7f5 f864 	bl	80001f0 <memchr>
 800b128:	9a04      	ldr	r2, [sp, #16]
 800b12a:	b9d8      	cbnz	r0, 800b164 <_vfiprintf_r+0x12c>
 800b12c:	06d1      	lsls	r1, r2, #27
 800b12e:	bf44      	itt	mi
 800b130:	2320      	movmi	r3, #32
 800b132:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b136:	0713      	lsls	r3, r2, #28
 800b138:	bf44      	itt	mi
 800b13a:	232b      	movmi	r3, #43	; 0x2b
 800b13c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b140:	f89a 3000 	ldrb.w	r3, [sl]
 800b144:	2b2a      	cmp	r3, #42	; 0x2a
 800b146:	d015      	beq.n	800b174 <_vfiprintf_r+0x13c>
 800b148:	9a07      	ldr	r2, [sp, #28]
 800b14a:	4654      	mov	r4, sl
 800b14c:	2000      	movs	r0, #0
 800b14e:	f04f 0c0a 	mov.w	ip, #10
 800b152:	4621      	mov	r1, r4
 800b154:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b158:	3b30      	subs	r3, #48	; 0x30
 800b15a:	2b09      	cmp	r3, #9
 800b15c:	d94e      	bls.n	800b1fc <_vfiprintf_r+0x1c4>
 800b15e:	b1b0      	cbz	r0, 800b18e <_vfiprintf_r+0x156>
 800b160:	9207      	str	r2, [sp, #28]
 800b162:	e014      	b.n	800b18e <_vfiprintf_r+0x156>
 800b164:	eba0 0308 	sub.w	r3, r0, r8
 800b168:	fa09 f303 	lsl.w	r3, r9, r3
 800b16c:	4313      	orrs	r3, r2
 800b16e:	9304      	str	r3, [sp, #16]
 800b170:	46a2      	mov	sl, r4
 800b172:	e7d2      	b.n	800b11a <_vfiprintf_r+0xe2>
 800b174:	9b03      	ldr	r3, [sp, #12]
 800b176:	1d19      	adds	r1, r3, #4
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	9103      	str	r1, [sp, #12]
 800b17c:	2b00      	cmp	r3, #0
 800b17e:	bfbb      	ittet	lt
 800b180:	425b      	neglt	r3, r3
 800b182:	f042 0202 	orrlt.w	r2, r2, #2
 800b186:	9307      	strge	r3, [sp, #28]
 800b188:	9307      	strlt	r3, [sp, #28]
 800b18a:	bfb8      	it	lt
 800b18c:	9204      	strlt	r2, [sp, #16]
 800b18e:	7823      	ldrb	r3, [r4, #0]
 800b190:	2b2e      	cmp	r3, #46	; 0x2e
 800b192:	d10c      	bne.n	800b1ae <_vfiprintf_r+0x176>
 800b194:	7863      	ldrb	r3, [r4, #1]
 800b196:	2b2a      	cmp	r3, #42	; 0x2a
 800b198:	d135      	bne.n	800b206 <_vfiprintf_r+0x1ce>
 800b19a:	9b03      	ldr	r3, [sp, #12]
 800b19c:	1d1a      	adds	r2, r3, #4
 800b19e:	681b      	ldr	r3, [r3, #0]
 800b1a0:	9203      	str	r2, [sp, #12]
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	bfb8      	it	lt
 800b1a6:	f04f 33ff 	movlt.w	r3, #4294967295
 800b1aa:	3402      	adds	r4, #2
 800b1ac:	9305      	str	r3, [sp, #20]
 800b1ae:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b294 <_vfiprintf_r+0x25c>
 800b1b2:	7821      	ldrb	r1, [r4, #0]
 800b1b4:	2203      	movs	r2, #3
 800b1b6:	4650      	mov	r0, sl
 800b1b8:	f7f5 f81a 	bl	80001f0 <memchr>
 800b1bc:	b140      	cbz	r0, 800b1d0 <_vfiprintf_r+0x198>
 800b1be:	2340      	movs	r3, #64	; 0x40
 800b1c0:	eba0 000a 	sub.w	r0, r0, sl
 800b1c4:	fa03 f000 	lsl.w	r0, r3, r0
 800b1c8:	9b04      	ldr	r3, [sp, #16]
 800b1ca:	4303      	orrs	r3, r0
 800b1cc:	3401      	adds	r4, #1
 800b1ce:	9304      	str	r3, [sp, #16]
 800b1d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b1d4:	482c      	ldr	r0, [pc, #176]	; (800b288 <_vfiprintf_r+0x250>)
 800b1d6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b1da:	2206      	movs	r2, #6
 800b1dc:	f7f5 f808 	bl	80001f0 <memchr>
 800b1e0:	2800      	cmp	r0, #0
 800b1e2:	d03f      	beq.n	800b264 <_vfiprintf_r+0x22c>
 800b1e4:	4b29      	ldr	r3, [pc, #164]	; (800b28c <_vfiprintf_r+0x254>)
 800b1e6:	bb1b      	cbnz	r3, 800b230 <_vfiprintf_r+0x1f8>
 800b1e8:	9b03      	ldr	r3, [sp, #12]
 800b1ea:	3307      	adds	r3, #7
 800b1ec:	f023 0307 	bic.w	r3, r3, #7
 800b1f0:	3308      	adds	r3, #8
 800b1f2:	9303      	str	r3, [sp, #12]
 800b1f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b1f6:	443b      	add	r3, r7
 800b1f8:	9309      	str	r3, [sp, #36]	; 0x24
 800b1fa:	e767      	b.n	800b0cc <_vfiprintf_r+0x94>
 800b1fc:	fb0c 3202 	mla	r2, ip, r2, r3
 800b200:	460c      	mov	r4, r1
 800b202:	2001      	movs	r0, #1
 800b204:	e7a5      	b.n	800b152 <_vfiprintf_r+0x11a>
 800b206:	2300      	movs	r3, #0
 800b208:	3401      	adds	r4, #1
 800b20a:	9305      	str	r3, [sp, #20]
 800b20c:	4619      	mov	r1, r3
 800b20e:	f04f 0c0a 	mov.w	ip, #10
 800b212:	4620      	mov	r0, r4
 800b214:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b218:	3a30      	subs	r2, #48	; 0x30
 800b21a:	2a09      	cmp	r2, #9
 800b21c:	d903      	bls.n	800b226 <_vfiprintf_r+0x1ee>
 800b21e:	2b00      	cmp	r3, #0
 800b220:	d0c5      	beq.n	800b1ae <_vfiprintf_r+0x176>
 800b222:	9105      	str	r1, [sp, #20]
 800b224:	e7c3      	b.n	800b1ae <_vfiprintf_r+0x176>
 800b226:	fb0c 2101 	mla	r1, ip, r1, r2
 800b22a:	4604      	mov	r4, r0
 800b22c:	2301      	movs	r3, #1
 800b22e:	e7f0      	b.n	800b212 <_vfiprintf_r+0x1da>
 800b230:	ab03      	add	r3, sp, #12
 800b232:	9300      	str	r3, [sp, #0]
 800b234:	462a      	mov	r2, r5
 800b236:	4b16      	ldr	r3, [pc, #88]	; (800b290 <_vfiprintf_r+0x258>)
 800b238:	a904      	add	r1, sp, #16
 800b23a:	4630      	mov	r0, r6
 800b23c:	f7fd fd44 	bl	8008cc8 <_printf_float>
 800b240:	4607      	mov	r7, r0
 800b242:	1c78      	adds	r0, r7, #1
 800b244:	d1d6      	bne.n	800b1f4 <_vfiprintf_r+0x1bc>
 800b246:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b248:	07d9      	lsls	r1, r3, #31
 800b24a:	d405      	bmi.n	800b258 <_vfiprintf_r+0x220>
 800b24c:	89ab      	ldrh	r3, [r5, #12]
 800b24e:	059a      	lsls	r2, r3, #22
 800b250:	d402      	bmi.n	800b258 <_vfiprintf_r+0x220>
 800b252:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b254:	f000 faaf 	bl	800b7b6 <__retarget_lock_release_recursive>
 800b258:	89ab      	ldrh	r3, [r5, #12]
 800b25a:	065b      	lsls	r3, r3, #25
 800b25c:	f53f af12 	bmi.w	800b084 <_vfiprintf_r+0x4c>
 800b260:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b262:	e711      	b.n	800b088 <_vfiprintf_r+0x50>
 800b264:	ab03      	add	r3, sp, #12
 800b266:	9300      	str	r3, [sp, #0]
 800b268:	462a      	mov	r2, r5
 800b26a:	4b09      	ldr	r3, [pc, #36]	; (800b290 <_vfiprintf_r+0x258>)
 800b26c:	a904      	add	r1, sp, #16
 800b26e:	4630      	mov	r0, r6
 800b270:	f7fd ffce 	bl	8009210 <_printf_i>
 800b274:	e7e4      	b.n	800b240 <_vfiprintf_r+0x208>
 800b276:	bf00      	nop
 800b278:	0800c2fc 	.word	0x0800c2fc
 800b27c:	0800c31c 	.word	0x0800c31c
 800b280:	0800c2dc 	.word	0x0800c2dc
 800b284:	0800c284 	.word	0x0800c284
 800b288:	0800c28e 	.word	0x0800c28e
 800b28c:	08008cc9 	.word	0x08008cc9
 800b290:	0800b015 	.word	0x0800b015
 800b294:	0800c28a 	.word	0x0800c28a

0800b298 <__swbuf_r>:
 800b298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b29a:	460e      	mov	r6, r1
 800b29c:	4614      	mov	r4, r2
 800b29e:	4605      	mov	r5, r0
 800b2a0:	b118      	cbz	r0, 800b2aa <__swbuf_r+0x12>
 800b2a2:	6983      	ldr	r3, [r0, #24]
 800b2a4:	b90b      	cbnz	r3, 800b2aa <__swbuf_r+0x12>
 800b2a6:	f000 f9e7 	bl	800b678 <__sinit>
 800b2aa:	4b21      	ldr	r3, [pc, #132]	; (800b330 <__swbuf_r+0x98>)
 800b2ac:	429c      	cmp	r4, r3
 800b2ae:	d12b      	bne.n	800b308 <__swbuf_r+0x70>
 800b2b0:	686c      	ldr	r4, [r5, #4]
 800b2b2:	69a3      	ldr	r3, [r4, #24]
 800b2b4:	60a3      	str	r3, [r4, #8]
 800b2b6:	89a3      	ldrh	r3, [r4, #12]
 800b2b8:	071a      	lsls	r2, r3, #28
 800b2ba:	d52f      	bpl.n	800b31c <__swbuf_r+0x84>
 800b2bc:	6923      	ldr	r3, [r4, #16]
 800b2be:	b36b      	cbz	r3, 800b31c <__swbuf_r+0x84>
 800b2c0:	6923      	ldr	r3, [r4, #16]
 800b2c2:	6820      	ldr	r0, [r4, #0]
 800b2c4:	1ac0      	subs	r0, r0, r3
 800b2c6:	6963      	ldr	r3, [r4, #20]
 800b2c8:	b2f6      	uxtb	r6, r6
 800b2ca:	4283      	cmp	r3, r0
 800b2cc:	4637      	mov	r7, r6
 800b2ce:	dc04      	bgt.n	800b2da <__swbuf_r+0x42>
 800b2d0:	4621      	mov	r1, r4
 800b2d2:	4628      	mov	r0, r5
 800b2d4:	f000 f93c 	bl	800b550 <_fflush_r>
 800b2d8:	bb30      	cbnz	r0, 800b328 <__swbuf_r+0x90>
 800b2da:	68a3      	ldr	r3, [r4, #8]
 800b2dc:	3b01      	subs	r3, #1
 800b2de:	60a3      	str	r3, [r4, #8]
 800b2e0:	6823      	ldr	r3, [r4, #0]
 800b2e2:	1c5a      	adds	r2, r3, #1
 800b2e4:	6022      	str	r2, [r4, #0]
 800b2e6:	701e      	strb	r6, [r3, #0]
 800b2e8:	6963      	ldr	r3, [r4, #20]
 800b2ea:	3001      	adds	r0, #1
 800b2ec:	4283      	cmp	r3, r0
 800b2ee:	d004      	beq.n	800b2fa <__swbuf_r+0x62>
 800b2f0:	89a3      	ldrh	r3, [r4, #12]
 800b2f2:	07db      	lsls	r3, r3, #31
 800b2f4:	d506      	bpl.n	800b304 <__swbuf_r+0x6c>
 800b2f6:	2e0a      	cmp	r6, #10
 800b2f8:	d104      	bne.n	800b304 <__swbuf_r+0x6c>
 800b2fa:	4621      	mov	r1, r4
 800b2fc:	4628      	mov	r0, r5
 800b2fe:	f000 f927 	bl	800b550 <_fflush_r>
 800b302:	b988      	cbnz	r0, 800b328 <__swbuf_r+0x90>
 800b304:	4638      	mov	r0, r7
 800b306:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b308:	4b0a      	ldr	r3, [pc, #40]	; (800b334 <__swbuf_r+0x9c>)
 800b30a:	429c      	cmp	r4, r3
 800b30c:	d101      	bne.n	800b312 <__swbuf_r+0x7a>
 800b30e:	68ac      	ldr	r4, [r5, #8]
 800b310:	e7cf      	b.n	800b2b2 <__swbuf_r+0x1a>
 800b312:	4b09      	ldr	r3, [pc, #36]	; (800b338 <__swbuf_r+0xa0>)
 800b314:	429c      	cmp	r4, r3
 800b316:	bf08      	it	eq
 800b318:	68ec      	ldreq	r4, [r5, #12]
 800b31a:	e7ca      	b.n	800b2b2 <__swbuf_r+0x1a>
 800b31c:	4621      	mov	r1, r4
 800b31e:	4628      	mov	r0, r5
 800b320:	f000 f81a 	bl	800b358 <__swsetup_r>
 800b324:	2800      	cmp	r0, #0
 800b326:	d0cb      	beq.n	800b2c0 <__swbuf_r+0x28>
 800b328:	f04f 37ff 	mov.w	r7, #4294967295
 800b32c:	e7ea      	b.n	800b304 <__swbuf_r+0x6c>
 800b32e:	bf00      	nop
 800b330:	0800c2fc 	.word	0x0800c2fc
 800b334:	0800c31c 	.word	0x0800c31c
 800b338:	0800c2dc 	.word	0x0800c2dc

0800b33c <__ascii_wctomb>:
 800b33c:	b149      	cbz	r1, 800b352 <__ascii_wctomb+0x16>
 800b33e:	2aff      	cmp	r2, #255	; 0xff
 800b340:	bf85      	ittet	hi
 800b342:	238a      	movhi	r3, #138	; 0x8a
 800b344:	6003      	strhi	r3, [r0, #0]
 800b346:	700a      	strbls	r2, [r1, #0]
 800b348:	f04f 30ff 	movhi.w	r0, #4294967295
 800b34c:	bf98      	it	ls
 800b34e:	2001      	movls	r0, #1
 800b350:	4770      	bx	lr
 800b352:	4608      	mov	r0, r1
 800b354:	4770      	bx	lr
	...

0800b358 <__swsetup_r>:
 800b358:	4b32      	ldr	r3, [pc, #200]	; (800b424 <__swsetup_r+0xcc>)
 800b35a:	b570      	push	{r4, r5, r6, lr}
 800b35c:	681d      	ldr	r5, [r3, #0]
 800b35e:	4606      	mov	r6, r0
 800b360:	460c      	mov	r4, r1
 800b362:	b125      	cbz	r5, 800b36e <__swsetup_r+0x16>
 800b364:	69ab      	ldr	r3, [r5, #24]
 800b366:	b913      	cbnz	r3, 800b36e <__swsetup_r+0x16>
 800b368:	4628      	mov	r0, r5
 800b36a:	f000 f985 	bl	800b678 <__sinit>
 800b36e:	4b2e      	ldr	r3, [pc, #184]	; (800b428 <__swsetup_r+0xd0>)
 800b370:	429c      	cmp	r4, r3
 800b372:	d10f      	bne.n	800b394 <__swsetup_r+0x3c>
 800b374:	686c      	ldr	r4, [r5, #4]
 800b376:	89a3      	ldrh	r3, [r4, #12]
 800b378:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b37c:	0719      	lsls	r1, r3, #28
 800b37e:	d42c      	bmi.n	800b3da <__swsetup_r+0x82>
 800b380:	06dd      	lsls	r5, r3, #27
 800b382:	d411      	bmi.n	800b3a8 <__swsetup_r+0x50>
 800b384:	2309      	movs	r3, #9
 800b386:	6033      	str	r3, [r6, #0]
 800b388:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b38c:	81a3      	strh	r3, [r4, #12]
 800b38e:	f04f 30ff 	mov.w	r0, #4294967295
 800b392:	e03e      	b.n	800b412 <__swsetup_r+0xba>
 800b394:	4b25      	ldr	r3, [pc, #148]	; (800b42c <__swsetup_r+0xd4>)
 800b396:	429c      	cmp	r4, r3
 800b398:	d101      	bne.n	800b39e <__swsetup_r+0x46>
 800b39a:	68ac      	ldr	r4, [r5, #8]
 800b39c:	e7eb      	b.n	800b376 <__swsetup_r+0x1e>
 800b39e:	4b24      	ldr	r3, [pc, #144]	; (800b430 <__swsetup_r+0xd8>)
 800b3a0:	429c      	cmp	r4, r3
 800b3a2:	bf08      	it	eq
 800b3a4:	68ec      	ldreq	r4, [r5, #12]
 800b3a6:	e7e6      	b.n	800b376 <__swsetup_r+0x1e>
 800b3a8:	0758      	lsls	r0, r3, #29
 800b3aa:	d512      	bpl.n	800b3d2 <__swsetup_r+0x7a>
 800b3ac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b3ae:	b141      	cbz	r1, 800b3c2 <__swsetup_r+0x6a>
 800b3b0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b3b4:	4299      	cmp	r1, r3
 800b3b6:	d002      	beq.n	800b3be <__swsetup_r+0x66>
 800b3b8:	4630      	mov	r0, r6
 800b3ba:	f7ff fb31 	bl	800aa20 <_free_r>
 800b3be:	2300      	movs	r3, #0
 800b3c0:	6363      	str	r3, [r4, #52]	; 0x34
 800b3c2:	89a3      	ldrh	r3, [r4, #12]
 800b3c4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b3c8:	81a3      	strh	r3, [r4, #12]
 800b3ca:	2300      	movs	r3, #0
 800b3cc:	6063      	str	r3, [r4, #4]
 800b3ce:	6923      	ldr	r3, [r4, #16]
 800b3d0:	6023      	str	r3, [r4, #0]
 800b3d2:	89a3      	ldrh	r3, [r4, #12]
 800b3d4:	f043 0308 	orr.w	r3, r3, #8
 800b3d8:	81a3      	strh	r3, [r4, #12]
 800b3da:	6923      	ldr	r3, [r4, #16]
 800b3dc:	b94b      	cbnz	r3, 800b3f2 <__swsetup_r+0x9a>
 800b3de:	89a3      	ldrh	r3, [r4, #12]
 800b3e0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b3e4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b3e8:	d003      	beq.n	800b3f2 <__swsetup_r+0x9a>
 800b3ea:	4621      	mov	r1, r4
 800b3ec:	4630      	mov	r0, r6
 800b3ee:	f000 fa09 	bl	800b804 <__smakebuf_r>
 800b3f2:	89a0      	ldrh	r0, [r4, #12]
 800b3f4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b3f8:	f010 0301 	ands.w	r3, r0, #1
 800b3fc:	d00a      	beq.n	800b414 <__swsetup_r+0xbc>
 800b3fe:	2300      	movs	r3, #0
 800b400:	60a3      	str	r3, [r4, #8]
 800b402:	6963      	ldr	r3, [r4, #20]
 800b404:	425b      	negs	r3, r3
 800b406:	61a3      	str	r3, [r4, #24]
 800b408:	6923      	ldr	r3, [r4, #16]
 800b40a:	b943      	cbnz	r3, 800b41e <__swsetup_r+0xc6>
 800b40c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b410:	d1ba      	bne.n	800b388 <__swsetup_r+0x30>
 800b412:	bd70      	pop	{r4, r5, r6, pc}
 800b414:	0781      	lsls	r1, r0, #30
 800b416:	bf58      	it	pl
 800b418:	6963      	ldrpl	r3, [r4, #20]
 800b41a:	60a3      	str	r3, [r4, #8]
 800b41c:	e7f4      	b.n	800b408 <__swsetup_r+0xb0>
 800b41e:	2000      	movs	r0, #0
 800b420:	e7f7      	b.n	800b412 <__swsetup_r+0xba>
 800b422:	bf00      	nop
 800b424:	20000014 	.word	0x20000014
 800b428:	0800c2fc 	.word	0x0800c2fc
 800b42c:	0800c31c 	.word	0x0800c31c
 800b430:	0800c2dc 	.word	0x0800c2dc

0800b434 <abort>:
 800b434:	b508      	push	{r3, lr}
 800b436:	2006      	movs	r0, #6
 800b438:	f000 fa54 	bl	800b8e4 <raise>
 800b43c:	2001      	movs	r0, #1
 800b43e:	f7f7 fa85 	bl	800294c <_exit>
	...

0800b444 <__sflush_r>:
 800b444:	898a      	ldrh	r2, [r1, #12]
 800b446:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b44a:	4605      	mov	r5, r0
 800b44c:	0710      	lsls	r0, r2, #28
 800b44e:	460c      	mov	r4, r1
 800b450:	d458      	bmi.n	800b504 <__sflush_r+0xc0>
 800b452:	684b      	ldr	r3, [r1, #4]
 800b454:	2b00      	cmp	r3, #0
 800b456:	dc05      	bgt.n	800b464 <__sflush_r+0x20>
 800b458:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b45a:	2b00      	cmp	r3, #0
 800b45c:	dc02      	bgt.n	800b464 <__sflush_r+0x20>
 800b45e:	2000      	movs	r0, #0
 800b460:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b464:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b466:	2e00      	cmp	r6, #0
 800b468:	d0f9      	beq.n	800b45e <__sflush_r+0x1a>
 800b46a:	2300      	movs	r3, #0
 800b46c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b470:	682f      	ldr	r7, [r5, #0]
 800b472:	602b      	str	r3, [r5, #0]
 800b474:	d032      	beq.n	800b4dc <__sflush_r+0x98>
 800b476:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b478:	89a3      	ldrh	r3, [r4, #12]
 800b47a:	075a      	lsls	r2, r3, #29
 800b47c:	d505      	bpl.n	800b48a <__sflush_r+0x46>
 800b47e:	6863      	ldr	r3, [r4, #4]
 800b480:	1ac0      	subs	r0, r0, r3
 800b482:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b484:	b10b      	cbz	r3, 800b48a <__sflush_r+0x46>
 800b486:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b488:	1ac0      	subs	r0, r0, r3
 800b48a:	2300      	movs	r3, #0
 800b48c:	4602      	mov	r2, r0
 800b48e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b490:	6a21      	ldr	r1, [r4, #32]
 800b492:	4628      	mov	r0, r5
 800b494:	47b0      	blx	r6
 800b496:	1c43      	adds	r3, r0, #1
 800b498:	89a3      	ldrh	r3, [r4, #12]
 800b49a:	d106      	bne.n	800b4aa <__sflush_r+0x66>
 800b49c:	6829      	ldr	r1, [r5, #0]
 800b49e:	291d      	cmp	r1, #29
 800b4a0:	d82c      	bhi.n	800b4fc <__sflush_r+0xb8>
 800b4a2:	4a2a      	ldr	r2, [pc, #168]	; (800b54c <__sflush_r+0x108>)
 800b4a4:	40ca      	lsrs	r2, r1
 800b4a6:	07d6      	lsls	r6, r2, #31
 800b4a8:	d528      	bpl.n	800b4fc <__sflush_r+0xb8>
 800b4aa:	2200      	movs	r2, #0
 800b4ac:	6062      	str	r2, [r4, #4]
 800b4ae:	04d9      	lsls	r1, r3, #19
 800b4b0:	6922      	ldr	r2, [r4, #16]
 800b4b2:	6022      	str	r2, [r4, #0]
 800b4b4:	d504      	bpl.n	800b4c0 <__sflush_r+0x7c>
 800b4b6:	1c42      	adds	r2, r0, #1
 800b4b8:	d101      	bne.n	800b4be <__sflush_r+0x7a>
 800b4ba:	682b      	ldr	r3, [r5, #0]
 800b4bc:	b903      	cbnz	r3, 800b4c0 <__sflush_r+0x7c>
 800b4be:	6560      	str	r0, [r4, #84]	; 0x54
 800b4c0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b4c2:	602f      	str	r7, [r5, #0]
 800b4c4:	2900      	cmp	r1, #0
 800b4c6:	d0ca      	beq.n	800b45e <__sflush_r+0x1a>
 800b4c8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b4cc:	4299      	cmp	r1, r3
 800b4ce:	d002      	beq.n	800b4d6 <__sflush_r+0x92>
 800b4d0:	4628      	mov	r0, r5
 800b4d2:	f7ff faa5 	bl	800aa20 <_free_r>
 800b4d6:	2000      	movs	r0, #0
 800b4d8:	6360      	str	r0, [r4, #52]	; 0x34
 800b4da:	e7c1      	b.n	800b460 <__sflush_r+0x1c>
 800b4dc:	6a21      	ldr	r1, [r4, #32]
 800b4de:	2301      	movs	r3, #1
 800b4e0:	4628      	mov	r0, r5
 800b4e2:	47b0      	blx	r6
 800b4e4:	1c41      	adds	r1, r0, #1
 800b4e6:	d1c7      	bne.n	800b478 <__sflush_r+0x34>
 800b4e8:	682b      	ldr	r3, [r5, #0]
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d0c4      	beq.n	800b478 <__sflush_r+0x34>
 800b4ee:	2b1d      	cmp	r3, #29
 800b4f0:	d001      	beq.n	800b4f6 <__sflush_r+0xb2>
 800b4f2:	2b16      	cmp	r3, #22
 800b4f4:	d101      	bne.n	800b4fa <__sflush_r+0xb6>
 800b4f6:	602f      	str	r7, [r5, #0]
 800b4f8:	e7b1      	b.n	800b45e <__sflush_r+0x1a>
 800b4fa:	89a3      	ldrh	r3, [r4, #12]
 800b4fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b500:	81a3      	strh	r3, [r4, #12]
 800b502:	e7ad      	b.n	800b460 <__sflush_r+0x1c>
 800b504:	690f      	ldr	r7, [r1, #16]
 800b506:	2f00      	cmp	r7, #0
 800b508:	d0a9      	beq.n	800b45e <__sflush_r+0x1a>
 800b50a:	0793      	lsls	r3, r2, #30
 800b50c:	680e      	ldr	r6, [r1, #0]
 800b50e:	bf08      	it	eq
 800b510:	694b      	ldreq	r3, [r1, #20]
 800b512:	600f      	str	r7, [r1, #0]
 800b514:	bf18      	it	ne
 800b516:	2300      	movne	r3, #0
 800b518:	eba6 0807 	sub.w	r8, r6, r7
 800b51c:	608b      	str	r3, [r1, #8]
 800b51e:	f1b8 0f00 	cmp.w	r8, #0
 800b522:	dd9c      	ble.n	800b45e <__sflush_r+0x1a>
 800b524:	6a21      	ldr	r1, [r4, #32]
 800b526:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b528:	4643      	mov	r3, r8
 800b52a:	463a      	mov	r2, r7
 800b52c:	4628      	mov	r0, r5
 800b52e:	47b0      	blx	r6
 800b530:	2800      	cmp	r0, #0
 800b532:	dc06      	bgt.n	800b542 <__sflush_r+0xfe>
 800b534:	89a3      	ldrh	r3, [r4, #12]
 800b536:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b53a:	81a3      	strh	r3, [r4, #12]
 800b53c:	f04f 30ff 	mov.w	r0, #4294967295
 800b540:	e78e      	b.n	800b460 <__sflush_r+0x1c>
 800b542:	4407      	add	r7, r0
 800b544:	eba8 0800 	sub.w	r8, r8, r0
 800b548:	e7e9      	b.n	800b51e <__sflush_r+0xda>
 800b54a:	bf00      	nop
 800b54c:	20400001 	.word	0x20400001

0800b550 <_fflush_r>:
 800b550:	b538      	push	{r3, r4, r5, lr}
 800b552:	690b      	ldr	r3, [r1, #16]
 800b554:	4605      	mov	r5, r0
 800b556:	460c      	mov	r4, r1
 800b558:	b913      	cbnz	r3, 800b560 <_fflush_r+0x10>
 800b55a:	2500      	movs	r5, #0
 800b55c:	4628      	mov	r0, r5
 800b55e:	bd38      	pop	{r3, r4, r5, pc}
 800b560:	b118      	cbz	r0, 800b56a <_fflush_r+0x1a>
 800b562:	6983      	ldr	r3, [r0, #24]
 800b564:	b90b      	cbnz	r3, 800b56a <_fflush_r+0x1a>
 800b566:	f000 f887 	bl	800b678 <__sinit>
 800b56a:	4b14      	ldr	r3, [pc, #80]	; (800b5bc <_fflush_r+0x6c>)
 800b56c:	429c      	cmp	r4, r3
 800b56e:	d11b      	bne.n	800b5a8 <_fflush_r+0x58>
 800b570:	686c      	ldr	r4, [r5, #4]
 800b572:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b576:	2b00      	cmp	r3, #0
 800b578:	d0ef      	beq.n	800b55a <_fflush_r+0xa>
 800b57a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b57c:	07d0      	lsls	r0, r2, #31
 800b57e:	d404      	bmi.n	800b58a <_fflush_r+0x3a>
 800b580:	0599      	lsls	r1, r3, #22
 800b582:	d402      	bmi.n	800b58a <_fflush_r+0x3a>
 800b584:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b586:	f000 f915 	bl	800b7b4 <__retarget_lock_acquire_recursive>
 800b58a:	4628      	mov	r0, r5
 800b58c:	4621      	mov	r1, r4
 800b58e:	f7ff ff59 	bl	800b444 <__sflush_r>
 800b592:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b594:	07da      	lsls	r2, r3, #31
 800b596:	4605      	mov	r5, r0
 800b598:	d4e0      	bmi.n	800b55c <_fflush_r+0xc>
 800b59a:	89a3      	ldrh	r3, [r4, #12]
 800b59c:	059b      	lsls	r3, r3, #22
 800b59e:	d4dd      	bmi.n	800b55c <_fflush_r+0xc>
 800b5a0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b5a2:	f000 f908 	bl	800b7b6 <__retarget_lock_release_recursive>
 800b5a6:	e7d9      	b.n	800b55c <_fflush_r+0xc>
 800b5a8:	4b05      	ldr	r3, [pc, #20]	; (800b5c0 <_fflush_r+0x70>)
 800b5aa:	429c      	cmp	r4, r3
 800b5ac:	d101      	bne.n	800b5b2 <_fflush_r+0x62>
 800b5ae:	68ac      	ldr	r4, [r5, #8]
 800b5b0:	e7df      	b.n	800b572 <_fflush_r+0x22>
 800b5b2:	4b04      	ldr	r3, [pc, #16]	; (800b5c4 <_fflush_r+0x74>)
 800b5b4:	429c      	cmp	r4, r3
 800b5b6:	bf08      	it	eq
 800b5b8:	68ec      	ldreq	r4, [r5, #12]
 800b5ba:	e7da      	b.n	800b572 <_fflush_r+0x22>
 800b5bc:	0800c2fc 	.word	0x0800c2fc
 800b5c0:	0800c31c 	.word	0x0800c31c
 800b5c4:	0800c2dc 	.word	0x0800c2dc

0800b5c8 <std>:
 800b5c8:	2300      	movs	r3, #0
 800b5ca:	b510      	push	{r4, lr}
 800b5cc:	4604      	mov	r4, r0
 800b5ce:	e9c0 3300 	strd	r3, r3, [r0]
 800b5d2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b5d6:	6083      	str	r3, [r0, #8]
 800b5d8:	8181      	strh	r1, [r0, #12]
 800b5da:	6643      	str	r3, [r0, #100]	; 0x64
 800b5dc:	81c2      	strh	r2, [r0, #14]
 800b5de:	6183      	str	r3, [r0, #24]
 800b5e0:	4619      	mov	r1, r3
 800b5e2:	2208      	movs	r2, #8
 800b5e4:	305c      	adds	r0, #92	; 0x5c
 800b5e6:	f7fd fac7 	bl	8008b78 <memset>
 800b5ea:	4b05      	ldr	r3, [pc, #20]	; (800b600 <std+0x38>)
 800b5ec:	6263      	str	r3, [r4, #36]	; 0x24
 800b5ee:	4b05      	ldr	r3, [pc, #20]	; (800b604 <std+0x3c>)
 800b5f0:	62a3      	str	r3, [r4, #40]	; 0x28
 800b5f2:	4b05      	ldr	r3, [pc, #20]	; (800b608 <std+0x40>)
 800b5f4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b5f6:	4b05      	ldr	r3, [pc, #20]	; (800b60c <std+0x44>)
 800b5f8:	6224      	str	r4, [r4, #32]
 800b5fa:	6323      	str	r3, [r4, #48]	; 0x30
 800b5fc:	bd10      	pop	{r4, pc}
 800b5fe:	bf00      	nop
 800b600:	0800b91d 	.word	0x0800b91d
 800b604:	0800b93f 	.word	0x0800b93f
 800b608:	0800b977 	.word	0x0800b977
 800b60c:	0800b99b 	.word	0x0800b99b

0800b610 <_cleanup_r>:
 800b610:	4901      	ldr	r1, [pc, #4]	; (800b618 <_cleanup_r+0x8>)
 800b612:	f000 b8af 	b.w	800b774 <_fwalk_reent>
 800b616:	bf00      	nop
 800b618:	0800b551 	.word	0x0800b551

0800b61c <__sfmoreglue>:
 800b61c:	b570      	push	{r4, r5, r6, lr}
 800b61e:	2268      	movs	r2, #104	; 0x68
 800b620:	1e4d      	subs	r5, r1, #1
 800b622:	4355      	muls	r5, r2
 800b624:	460e      	mov	r6, r1
 800b626:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b62a:	f7ff fa65 	bl	800aaf8 <_malloc_r>
 800b62e:	4604      	mov	r4, r0
 800b630:	b140      	cbz	r0, 800b644 <__sfmoreglue+0x28>
 800b632:	2100      	movs	r1, #0
 800b634:	e9c0 1600 	strd	r1, r6, [r0]
 800b638:	300c      	adds	r0, #12
 800b63a:	60a0      	str	r0, [r4, #8]
 800b63c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b640:	f7fd fa9a 	bl	8008b78 <memset>
 800b644:	4620      	mov	r0, r4
 800b646:	bd70      	pop	{r4, r5, r6, pc}

0800b648 <__sfp_lock_acquire>:
 800b648:	4801      	ldr	r0, [pc, #4]	; (800b650 <__sfp_lock_acquire+0x8>)
 800b64a:	f000 b8b3 	b.w	800b7b4 <__retarget_lock_acquire_recursive>
 800b64e:	bf00      	nop
 800b650:	2000064d 	.word	0x2000064d

0800b654 <__sfp_lock_release>:
 800b654:	4801      	ldr	r0, [pc, #4]	; (800b65c <__sfp_lock_release+0x8>)
 800b656:	f000 b8ae 	b.w	800b7b6 <__retarget_lock_release_recursive>
 800b65a:	bf00      	nop
 800b65c:	2000064d 	.word	0x2000064d

0800b660 <__sinit_lock_acquire>:
 800b660:	4801      	ldr	r0, [pc, #4]	; (800b668 <__sinit_lock_acquire+0x8>)
 800b662:	f000 b8a7 	b.w	800b7b4 <__retarget_lock_acquire_recursive>
 800b666:	bf00      	nop
 800b668:	2000064e 	.word	0x2000064e

0800b66c <__sinit_lock_release>:
 800b66c:	4801      	ldr	r0, [pc, #4]	; (800b674 <__sinit_lock_release+0x8>)
 800b66e:	f000 b8a2 	b.w	800b7b6 <__retarget_lock_release_recursive>
 800b672:	bf00      	nop
 800b674:	2000064e 	.word	0x2000064e

0800b678 <__sinit>:
 800b678:	b510      	push	{r4, lr}
 800b67a:	4604      	mov	r4, r0
 800b67c:	f7ff fff0 	bl	800b660 <__sinit_lock_acquire>
 800b680:	69a3      	ldr	r3, [r4, #24]
 800b682:	b11b      	cbz	r3, 800b68c <__sinit+0x14>
 800b684:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b688:	f7ff bff0 	b.w	800b66c <__sinit_lock_release>
 800b68c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b690:	6523      	str	r3, [r4, #80]	; 0x50
 800b692:	4b13      	ldr	r3, [pc, #76]	; (800b6e0 <__sinit+0x68>)
 800b694:	4a13      	ldr	r2, [pc, #76]	; (800b6e4 <__sinit+0x6c>)
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	62a2      	str	r2, [r4, #40]	; 0x28
 800b69a:	42a3      	cmp	r3, r4
 800b69c:	bf04      	itt	eq
 800b69e:	2301      	moveq	r3, #1
 800b6a0:	61a3      	streq	r3, [r4, #24]
 800b6a2:	4620      	mov	r0, r4
 800b6a4:	f000 f820 	bl	800b6e8 <__sfp>
 800b6a8:	6060      	str	r0, [r4, #4]
 800b6aa:	4620      	mov	r0, r4
 800b6ac:	f000 f81c 	bl	800b6e8 <__sfp>
 800b6b0:	60a0      	str	r0, [r4, #8]
 800b6b2:	4620      	mov	r0, r4
 800b6b4:	f000 f818 	bl	800b6e8 <__sfp>
 800b6b8:	2200      	movs	r2, #0
 800b6ba:	60e0      	str	r0, [r4, #12]
 800b6bc:	2104      	movs	r1, #4
 800b6be:	6860      	ldr	r0, [r4, #4]
 800b6c0:	f7ff ff82 	bl	800b5c8 <std>
 800b6c4:	68a0      	ldr	r0, [r4, #8]
 800b6c6:	2201      	movs	r2, #1
 800b6c8:	2109      	movs	r1, #9
 800b6ca:	f7ff ff7d 	bl	800b5c8 <std>
 800b6ce:	68e0      	ldr	r0, [r4, #12]
 800b6d0:	2202      	movs	r2, #2
 800b6d2:	2112      	movs	r1, #18
 800b6d4:	f7ff ff78 	bl	800b5c8 <std>
 800b6d8:	2301      	movs	r3, #1
 800b6da:	61a3      	str	r3, [r4, #24]
 800b6dc:	e7d2      	b.n	800b684 <__sinit+0xc>
 800b6de:	bf00      	nop
 800b6e0:	0800bf5c 	.word	0x0800bf5c
 800b6e4:	0800b611 	.word	0x0800b611

0800b6e8 <__sfp>:
 800b6e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b6ea:	4607      	mov	r7, r0
 800b6ec:	f7ff ffac 	bl	800b648 <__sfp_lock_acquire>
 800b6f0:	4b1e      	ldr	r3, [pc, #120]	; (800b76c <__sfp+0x84>)
 800b6f2:	681e      	ldr	r6, [r3, #0]
 800b6f4:	69b3      	ldr	r3, [r6, #24]
 800b6f6:	b913      	cbnz	r3, 800b6fe <__sfp+0x16>
 800b6f8:	4630      	mov	r0, r6
 800b6fa:	f7ff ffbd 	bl	800b678 <__sinit>
 800b6fe:	3648      	adds	r6, #72	; 0x48
 800b700:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b704:	3b01      	subs	r3, #1
 800b706:	d503      	bpl.n	800b710 <__sfp+0x28>
 800b708:	6833      	ldr	r3, [r6, #0]
 800b70a:	b30b      	cbz	r3, 800b750 <__sfp+0x68>
 800b70c:	6836      	ldr	r6, [r6, #0]
 800b70e:	e7f7      	b.n	800b700 <__sfp+0x18>
 800b710:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b714:	b9d5      	cbnz	r5, 800b74c <__sfp+0x64>
 800b716:	4b16      	ldr	r3, [pc, #88]	; (800b770 <__sfp+0x88>)
 800b718:	60e3      	str	r3, [r4, #12]
 800b71a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b71e:	6665      	str	r5, [r4, #100]	; 0x64
 800b720:	f000 f847 	bl	800b7b2 <__retarget_lock_init_recursive>
 800b724:	f7ff ff96 	bl	800b654 <__sfp_lock_release>
 800b728:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b72c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b730:	6025      	str	r5, [r4, #0]
 800b732:	61a5      	str	r5, [r4, #24]
 800b734:	2208      	movs	r2, #8
 800b736:	4629      	mov	r1, r5
 800b738:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b73c:	f7fd fa1c 	bl	8008b78 <memset>
 800b740:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b744:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b748:	4620      	mov	r0, r4
 800b74a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b74c:	3468      	adds	r4, #104	; 0x68
 800b74e:	e7d9      	b.n	800b704 <__sfp+0x1c>
 800b750:	2104      	movs	r1, #4
 800b752:	4638      	mov	r0, r7
 800b754:	f7ff ff62 	bl	800b61c <__sfmoreglue>
 800b758:	4604      	mov	r4, r0
 800b75a:	6030      	str	r0, [r6, #0]
 800b75c:	2800      	cmp	r0, #0
 800b75e:	d1d5      	bne.n	800b70c <__sfp+0x24>
 800b760:	f7ff ff78 	bl	800b654 <__sfp_lock_release>
 800b764:	230c      	movs	r3, #12
 800b766:	603b      	str	r3, [r7, #0]
 800b768:	e7ee      	b.n	800b748 <__sfp+0x60>
 800b76a:	bf00      	nop
 800b76c:	0800bf5c 	.word	0x0800bf5c
 800b770:	ffff0001 	.word	0xffff0001

0800b774 <_fwalk_reent>:
 800b774:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b778:	4606      	mov	r6, r0
 800b77a:	4688      	mov	r8, r1
 800b77c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b780:	2700      	movs	r7, #0
 800b782:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b786:	f1b9 0901 	subs.w	r9, r9, #1
 800b78a:	d505      	bpl.n	800b798 <_fwalk_reent+0x24>
 800b78c:	6824      	ldr	r4, [r4, #0]
 800b78e:	2c00      	cmp	r4, #0
 800b790:	d1f7      	bne.n	800b782 <_fwalk_reent+0xe>
 800b792:	4638      	mov	r0, r7
 800b794:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b798:	89ab      	ldrh	r3, [r5, #12]
 800b79a:	2b01      	cmp	r3, #1
 800b79c:	d907      	bls.n	800b7ae <_fwalk_reent+0x3a>
 800b79e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b7a2:	3301      	adds	r3, #1
 800b7a4:	d003      	beq.n	800b7ae <_fwalk_reent+0x3a>
 800b7a6:	4629      	mov	r1, r5
 800b7a8:	4630      	mov	r0, r6
 800b7aa:	47c0      	blx	r8
 800b7ac:	4307      	orrs	r7, r0
 800b7ae:	3568      	adds	r5, #104	; 0x68
 800b7b0:	e7e9      	b.n	800b786 <_fwalk_reent+0x12>

0800b7b2 <__retarget_lock_init_recursive>:
 800b7b2:	4770      	bx	lr

0800b7b4 <__retarget_lock_acquire_recursive>:
 800b7b4:	4770      	bx	lr

0800b7b6 <__retarget_lock_release_recursive>:
 800b7b6:	4770      	bx	lr

0800b7b8 <__swhatbuf_r>:
 800b7b8:	b570      	push	{r4, r5, r6, lr}
 800b7ba:	460e      	mov	r6, r1
 800b7bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b7c0:	2900      	cmp	r1, #0
 800b7c2:	b096      	sub	sp, #88	; 0x58
 800b7c4:	4614      	mov	r4, r2
 800b7c6:	461d      	mov	r5, r3
 800b7c8:	da08      	bge.n	800b7dc <__swhatbuf_r+0x24>
 800b7ca:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800b7ce:	2200      	movs	r2, #0
 800b7d0:	602a      	str	r2, [r5, #0]
 800b7d2:	061a      	lsls	r2, r3, #24
 800b7d4:	d410      	bmi.n	800b7f8 <__swhatbuf_r+0x40>
 800b7d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b7da:	e00e      	b.n	800b7fa <__swhatbuf_r+0x42>
 800b7dc:	466a      	mov	r2, sp
 800b7de:	f000 f903 	bl	800b9e8 <_fstat_r>
 800b7e2:	2800      	cmp	r0, #0
 800b7e4:	dbf1      	blt.n	800b7ca <__swhatbuf_r+0x12>
 800b7e6:	9a01      	ldr	r2, [sp, #4]
 800b7e8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b7ec:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b7f0:	425a      	negs	r2, r3
 800b7f2:	415a      	adcs	r2, r3
 800b7f4:	602a      	str	r2, [r5, #0]
 800b7f6:	e7ee      	b.n	800b7d6 <__swhatbuf_r+0x1e>
 800b7f8:	2340      	movs	r3, #64	; 0x40
 800b7fa:	2000      	movs	r0, #0
 800b7fc:	6023      	str	r3, [r4, #0]
 800b7fe:	b016      	add	sp, #88	; 0x58
 800b800:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b804 <__smakebuf_r>:
 800b804:	898b      	ldrh	r3, [r1, #12]
 800b806:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b808:	079d      	lsls	r5, r3, #30
 800b80a:	4606      	mov	r6, r0
 800b80c:	460c      	mov	r4, r1
 800b80e:	d507      	bpl.n	800b820 <__smakebuf_r+0x1c>
 800b810:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b814:	6023      	str	r3, [r4, #0]
 800b816:	6123      	str	r3, [r4, #16]
 800b818:	2301      	movs	r3, #1
 800b81a:	6163      	str	r3, [r4, #20]
 800b81c:	b002      	add	sp, #8
 800b81e:	bd70      	pop	{r4, r5, r6, pc}
 800b820:	ab01      	add	r3, sp, #4
 800b822:	466a      	mov	r2, sp
 800b824:	f7ff ffc8 	bl	800b7b8 <__swhatbuf_r>
 800b828:	9900      	ldr	r1, [sp, #0]
 800b82a:	4605      	mov	r5, r0
 800b82c:	4630      	mov	r0, r6
 800b82e:	f7ff f963 	bl	800aaf8 <_malloc_r>
 800b832:	b948      	cbnz	r0, 800b848 <__smakebuf_r+0x44>
 800b834:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b838:	059a      	lsls	r2, r3, #22
 800b83a:	d4ef      	bmi.n	800b81c <__smakebuf_r+0x18>
 800b83c:	f023 0303 	bic.w	r3, r3, #3
 800b840:	f043 0302 	orr.w	r3, r3, #2
 800b844:	81a3      	strh	r3, [r4, #12]
 800b846:	e7e3      	b.n	800b810 <__smakebuf_r+0xc>
 800b848:	4b0d      	ldr	r3, [pc, #52]	; (800b880 <__smakebuf_r+0x7c>)
 800b84a:	62b3      	str	r3, [r6, #40]	; 0x28
 800b84c:	89a3      	ldrh	r3, [r4, #12]
 800b84e:	6020      	str	r0, [r4, #0]
 800b850:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b854:	81a3      	strh	r3, [r4, #12]
 800b856:	9b00      	ldr	r3, [sp, #0]
 800b858:	6163      	str	r3, [r4, #20]
 800b85a:	9b01      	ldr	r3, [sp, #4]
 800b85c:	6120      	str	r0, [r4, #16]
 800b85e:	b15b      	cbz	r3, 800b878 <__smakebuf_r+0x74>
 800b860:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b864:	4630      	mov	r0, r6
 800b866:	f000 f8d1 	bl	800ba0c <_isatty_r>
 800b86a:	b128      	cbz	r0, 800b878 <__smakebuf_r+0x74>
 800b86c:	89a3      	ldrh	r3, [r4, #12]
 800b86e:	f023 0303 	bic.w	r3, r3, #3
 800b872:	f043 0301 	orr.w	r3, r3, #1
 800b876:	81a3      	strh	r3, [r4, #12]
 800b878:	89a0      	ldrh	r0, [r4, #12]
 800b87a:	4305      	orrs	r5, r0
 800b87c:	81a5      	strh	r5, [r4, #12]
 800b87e:	e7cd      	b.n	800b81c <__smakebuf_r+0x18>
 800b880:	0800b611 	.word	0x0800b611

0800b884 <_malloc_usable_size_r>:
 800b884:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b888:	1f18      	subs	r0, r3, #4
 800b88a:	2b00      	cmp	r3, #0
 800b88c:	bfbc      	itt	lt
 800b88e:	580b      	ldrlt	r3, [r1, r0]
 800b890:	18c0      	addlt	r0, r0, r3
 800b892:	4770      	bx	lr

0800b894 <_raise_r>:
 800b894:	291f      	cmp	r1, #31
 800b896:	b538      	push	{r3, r4, r5, lr}
 800b898:	4604      	mov	r4, r0
 800b89a:	460d      	mov	r5, r1
 800b89c:	d904      	bls.n	800b8a8 <_raise_r+0x14>
 800b89e:	2316      	movs	r3, #22
 800b8a0:	6003      	str	r3, [r0, #0]
 800b8a2:	f04f 30ff 	mov.w	r0, #4294967295
 800b8a6:	bd38      	pop	{r3, r4, r5, pc}
 800b8a8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b8aa:	b112      	cbz	r2, 800b8b2 <_raise_r+0x1e>
 800b8ac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b8b0:	b94b      	cbnz	r3, 800b8c6 <_raise_r+0x32>
 800b8b2:	4620      	mov	r0, r4
 800b8b4:	f000 f830 	bl	800b918 <_getpid_r>
 800b8b8:	462a      	mov	r2, r5
 800b8ba:	4601      	mov	r1, r0
 800b8bc:	4620      	mov	r0, r4
 800b8be:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b8c2:	f000 b817 	b.w	800b8f4 <_kill_r>
 800b8c6:	2b01      	cmp	r3, #1
 800b8c8:	d00a      	beq.n	800b8e0 <_raise_r+0x4c>
 800b8ca:	1c59      	adds	r1, r3, #1
 800b8cc:	d103      	bne.n	800b8d6 <_raise_r+0x42>
 800b8ce:	2316      	movs	r3, #22
 800b8d0:	6003      	str	r3, [r0, #0]
 800b8d2:	2001      	movs	r0, #1
 800b8d4:	e7e7      	b.n	800b8a6 <_raise_r+0x12>
 800b8d6:	2400      	movs	r4, #0
 800b8d8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b8dc:	4628      	mov	r0, r5
 800b8de:	4798      	blx	r3
 800b8e0:	2000      	movs	r0, #0
 800b8e2:	e7e0      	b.n	800b8a6 <_raise_r+0x12>

0800b8e4 <raise>:
 800b8e4:	4b02      	ldr	r3, [pc, #8]	; (800b8f0 <raise+0xc>)
 800b8e6:	4601      	mov	r1, r0
 800b8e8:	6818      	ldr	r0, [r3, #0]
 800b8ea:	f7ff bfd3 	b.w	800b894 <_raise_r>
 800b8ee:	bf00      	nop
 800b8f0:	20000014 	.word	0x20000014

0800b8f4 <_kill_r>:
 800b8f4:	b538      	push	{r3, r4, r5, lr}
 800b8f6:	4d07      	ldr	r5, [pc, #28]	; (800b914 <_kill_r+0x20>)
 800b8f8:	2300      	movs	r3, #0
 800b8fa:	4604      	mov	r4, r0
 800b8fc:	4608      	mov	r0, r1
 800b8fe:	4611      	mov	r1, r2
 800b900:	602b      	str	r3, [r5, #0]
 800b902:	f7f7 f813 	bl	800292c <_kill>
 800b906:	1c43      	adds	r3, r0, #1
 800b908:	d102      	bne.n	800b910 <_kill_r+0x1c>
 800b90a:	682b      	ldr	r3, [r5, #0]
 800b90c:	b103      	cbz	r3, 800b910 <_kill_r+0x1c>
 800b90e:	6023      	str	r3, [r4, #0]
 800b910:	bd38      	pop	{r3, r4, r5, pc}
 800b912:	bf00      	nop
 800b914:	20000648 	.word	0x20000648

0800b918 <_getpid_r>:
 800b918:	f7f7 b800 	b.w	800291c <_getpid>

0800b91c <__sread>:
 800b91c:	b510      	push	{r4, lr}
 800b91e:	460c      	mov	r4, r1
 800b920:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b924:	f000 f894 	bl	800ba50 <_read_r>
 800b928:	2800      	cmp	r0, #0
 800b92a:	bfab      	itete	ge
 800b92c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b92e:	89a3      	ldrhlt	r3, [r4, #12]
 800b930:	181b      	addge	r3, r3, r0
 800b932:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b936:	bfac      	ite	ge
 800b938:	6563      	strge	r3, [r4, #84]	; 0x54
 800b93a:	81a3      	strhlt	r3, [r4, #12]
 800b93c:	bd10      	pop	{r4, pc}

0800b93e <__swrite>:
 800b93e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b942:	461f      	mov	r7, r3
 800b944:	898b      	ldrh	r3, [r1, #12]
 800b946:	05db      	lsls	r3, r3, #23
 800b948:	4605      	mov	r5, r0
 800b94a:	460c      	mov	r4, r1
 800b94c:	4616      	mov	r6, r2
 800b94e:	d505      	bpl.n	800b95c <__swrite+0x1e>
 800b950:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b954:	2302      	movs	r3, #2
 800b956:	2200      	movs	r2, #0
 800b958:	f000 f868 	bl	800ba2c <_lseek_r>
 800b95c:	89a3      	ldrh	r3, [r4, #12]
 800b95e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b962:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b966:	81a3      	strh	r3, [r4, #12]
 800b968:	4632      	mov	r2, r6
 800b96a:	463b      	mov	r3, r7
 800b96c:	4628      	mov	r0, r5
 800b96e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b972:	f000 b817 	b.w	800b9a4 <_write_r>

0800b976 <__sseek>:
 800b976:	b510      	push	{r4, lr}
 800b978:	460c      	mov	r4, r1
 800b97a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b97e:	f000 f855 	bl	800ba2c <_lseek_r>
 800b982:	1c43      	adds	r3, r0, #1
 800b984:	89a3      	ldrh	r3, [r4, #12]
 800b986:	bf15      	itete	ne
 800b988:	6560      	strne	r0, [r4, #84]	; 0x54
 800b98a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b98e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b992:	81a3      	strheq	r3, [r4, #12]
 800b994:	bf18      	it	ne
 800b996:	81a3      	strhne	r3, [r4, #12]
 800b998:	bd10      	pop	{r4, pc}

0800b99a <__sclose>:
 800b99a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b99e:	f000 b813 	b.w	800b9c8 <_close_r>
	...

0800b9a4 <_write_r>:
 800b9a4:	b538      	push	{r3, r4, r5, lr}
 800b9a6:	4d07      	ldr	r5, [pc, #28]	; (800b9c4 <_write_r+0x20>)
 800b9a8:	4604      	mov	r4, r0
 800b9aa:	4608      	mov	r0, r1
 800b9ac:	4611      	mov	r1, r2
 800b9ae:	2200      	movs	r2, #0
 800b9b0:	602a      	str	r2, [r5, #0]
 800b9b2:	461a      	mov	r2, r3
 800b9b4:	f7f6 fff1 	bl	800299a <_write>
 800b9b8:	1c43      	adds	r3, r0, #1
 800b9ba:	d102      	bne.n	800b9c2 <_write_r+0x1e>
 800b9bc:	682b      	ldr	r3, [r5, #0]
 800b9be:	b103      	cbz	r3, 800b9c2 <_write_r+0x1e>
 800b9c0:	6023      	str	r3, [r4, #0]
 800b9c2:	bd38      	pop	{r3, r4, r5, pc}
 800b9c4:	20000648 	.word	0x20000648

0800b9c8 <_close_r>:
 800b9c8:	b538      	push	{r3, r4, r5, lr}
 800b9ca:	4d06      	ldr	r5, [pc, #24]	; (800b9e4 <_close_r+0x1c>)
 800b9cc:	2300      	movs	r3, #0
 800b9ce:	4604      	mov	r4, r0
 800b9d0:	4608      	mov	r0, r1
 800b9d2:	602b      	str	r3, [r5, #0]
 800b9d4:	f7f6 fffd 	bl	80029d2 <_close>
 800b9d8:	1c43      	adds	r3, r0, #1
 800b9da:	d102      	bne.n	800b9e2 <_close_r+0x1a>
 800b9dc:	682b      	ldr	r3, [r5, #0]
 800b9de:	b103      	cbz	r3, 800b9e2 <_close_r+0x1a>
 800b9e0:	6023      	str	r3, [r4, #0]
 800b9e2:	bd38      	pop	{r3, r4, r5, pc}
 800b9e4:	20000648 	.word	0x20000648

0800b9e8 <_fstat_r>:
 800b9e8:	b538      	push	{r3, r4, r5, lr}
 800b9ea:	4d07      	ldr	r5, [pc, #28]	; (800ba08 <_fstat_r+0x20>)
 800b9ec:	2300      	movs	r3, #0
 800b9ee:	4604      	mov	r4, r0
 800b9f0:	4608      	mov	r0, r1
 800b9f2:	4611      	mov	r1, r2
 800b9f4:	602b      	str	r3, [r5, #0]
 800b9f6:	f7f6 fff8 	bl	80029ea <_fstat>
 800b9fa:	1c43      	adds	r3, r0, #1
 800b9fc:	d102      	bne.n	800ba04 <_fstat_r+0x1c>
 800b9fe:	682b      	ldr	r3, [r5, #0]
 800ba00:	b103      	cbz	r3, 800ba04 <_fstat_r+0x1c>
 800ba02:	6023      	str	r3, [r4, #0]
 800ba04:	bd38      	pop	{r3, r4, r5, pc}
 800ba06:	bf00      	nop
 800ba08:	20000648 	.word	0x20000648

0800ba0c <_isatty_r>:
 800ba0c:	b538      	push	{r3, r4, r5, lr}
 800ba0e:	4d06      	ldr	r5, [pc, #24]	; (800ba28 <_isatty_r+0x1c>)
 800ba10:	2300      	movs	r3, #0
 800ba12:	4604      	mov	r4, r0
 800ba14:	4608      	mov	r0, r1
 800ba16:	602b      	str	r3, [r5, #0]
 800ba18:	f7f6 fff7 	bl	8002a0a <_isatty>
 800ba1c:	1c43      	adds	r3, r0, #1
 800ba1e:	d102      	bne.n	800ba26 <_isatty_r+0x1a>
 800ba20:	682b      	ldr	r3, [r5, #0]
 800ba22:	b103      	cbz	r3, 800ba26 <_isatty_r+0x1a>
 800ba24:	6023      	str	r3, [r4, #0]
 800ba26:	bd38      	pop	{r3, r4, r5, pc}
 800ba28:	20000648 	.word	0x20000648

0800ba2c <_lseek_r>:
 800ba2c:	b538      	push	{r3, r4, r5, lr}
 800ba2e:	4d07      	ldr	r5, [pc, #28]	; (800ba4c <_lseek_r+0x20>)
 800ba30:	4604      	mov	r4, r0
 800ba32:	4608      	mov	r0, r1
 800ba34:	4611      	mov	r1, r2
 800ba36:	2200      	movs	r2, #0
 800ba38:	602a      	str	r2, [r5, #0]
 800ba3a:	461a      	mov	r2, r3
 800ba3c:	f7f6 fff0 	bl	8002a20 <_lseek>
 800ba40:	1c43      	adds	r3, r0, #1
 800ba42:	d102      	bne.n	800ba4a <_lseek_r+0x1e>
 800ba44:	682b      	ldr	r3, [r5, #0]
 800ba46:	b103      	cbz	r3, 800ba4a <_lseek_r+0x1e>
 800ba48:	6023      	str	r3, [r4, #0]
 800ba4a:	bd38      	pop	{r3, r4, r5, pc}
 800ba4c:	20000648 	.word	0x20000648

0800ba50 <_read_r>:
 800ba50:	b538      	push	{r3, r4, r5, lr}
 800ba52:	4d07      	ldr	r5, [pc, #28]	; (800ba70 <_read_r+0x20>)
 800ba54:	4604      	mov	r4, r0
 800ba56:	4608      	mov	r0, r1
 800ba58:	4611      	mov	r1, r2
 800ba5a:	2200      	movs	r2, #0
 800ba5c:	602a      	str	r2, [r5, #0]
 800ba5e:	461a      	mov	r2, r3
 800ba60:	f7f6 ff7e 	bl	8002960 <_read>
 800ba64:	1c43      	adds	r3, r0, #1
 800ba66:	d102      	bne.n	800ba6e <_read_r+0x1e>
 800ba68:	682b      	ldr	r3, [r5, #0]
 800ba6a:	b103      	cbz	r3, 800ba6e <_read_r+0x1e>
 800ba6c:	6023      	str	r3, [r4, #0]
 800ba6e:	bd38      	pop	{r3, r4, r5, pc}
 800ba70:	20000648 	.word	0x20000648

0800ba74 <_init>:
 800ba74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba76:	bf00      	nop
 800ba78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba7a:	bc08      	pop	{r3}
 800ba7c:	469e      	mov	lr, r3
 800ba7e:	4770      	bx	lr

0800ba80 <_fini>:
 800ba80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba82:	bf00      	nop
 800ba84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ba86:	bc08      	pop	{r3}
 800ba88:	469e      	mov	lr, r3
 800ba8a:	4770      	bx	lr
