--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml led_walk_top.twx led_walk_top.ncd -o led_walk_top.twr
led_walk_top.pcf -ucf led_walk_top.ucf

Design file:              led_walk_top.ncd
Physical constraint file: led_walk_top.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 195 paths analyzed, 61 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.961ns.
--------------------------------------------------------------------------------

Paths for end point FA1/fa_2 (SLICE_X50Y58.SR), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LW/opnx (FF)
  Destination:          FA1/fa_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.938ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.011 - 0.034)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LW/opnx to FA1/fa_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y53.YQ      Tcko                  0.587   LW/opny
                                                       LW/opnx
    SLICE_X51Y58.F1      net (fanout=9)        2.373   LW/opnx
    SLICE_X51Y58.X       Tilo                  0.704   FA1/fa_and0000
                                                       FA1/fa_and00001
    SLICE_X50Y58.SR      net (fanout=4)        1.364   FA1/fa_and0000
    SLICE_X50Y58.CLK     Tsrck                 0.910   FA1/fa<2>
                                                       FA1/fa_2
    -------------------------------------------------  ---------------------------
    Total                                      5.938ns (2.201ns logic, 3.737ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LW/dx_0 (FF)
  Destination:          FA1/fa_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.684ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.011 - 0.038)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LW/dx_0 to FA1/fa_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y46.YQ      Tcko                  0.652   LW/dx<1>
                                                       LW/dx_0
    SLICE_X51Y58.G3      net (fanout=6)        1.327   LW/dx<0>
    SLICE_X51Y58.Y       Tilo                  0.704   FA1/fa_and0000
                                                       FA1/fa_and00001_SW0
    SLICE_X51Y58.F3      net (fanout=1)        0.023   FA1/fa_and00001_SW0/O
    SLICE_X51Y58.X       Tilo                  0.704   FA1/fa_and0000
                                                       FA1/fa_and00001
    SLICE_X50Y58.SR      net (fanout=4)        1.364   FA1/fa_and0000
    SLICE_X50Y58.CLK     Tsrck                 0.910   FA1/fa<2>
                                                       FA1/fa_2
    -------------------------------------------------  ---------------------------
    Total                                      5.684ns (2.970ns logic, 2.714ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LW/dx_1 (FF)
  Destination:          FA1/fa_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.398ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.011 - 0.038)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LW/dx_1 to FA1/fa_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y46.XQ      Tcko                  0.592   LW/dx<1>
                                                       LW/dx_1
    SLICE_X51Y58.G4      net (fanout=7)        1.101   LW/dx<1>
    SLICE_X51Y58.Y       Tilo                  0.704   FA1/fa_and0000
                                                       FA1/fa_and00001_SW0
    SLICE_X51Y58.F3      net (fanout=1)        0.023   FA1/fa_and00001_SW0/O
    SLICE_X51Y58.X       Tilo                  0.704   FA1/fa_and0000
                                                       FA1/fa_and00001
    SLICE_X50Y58.SR      net (fanout=4)        1.364   FA1/fa_and0000
    SLICE_X50Y58.CLK     Tsrck                 0.910   FA1/fa<2>
                                                       FA1/fa_2
    -------------------------------------------------  ---------------------------
    Total                                      5.398ns (2.910ns logic, 2.488ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point FA1/fa_0 (SLICE_X50Y59.SR), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.039ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LW/opnx (FF)
  Destination:          FA1/fa_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.938ns (Levels of Logic = 1)
  Clock Path Skew:      -0.023ns (0.011 - 0.034)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LW/opnx to FA1/fa_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y53.YQ      Tcko                  0.587   LW/opny
                                                       LW/opnx
    SLICE_X51Y58.F1      net (fanout=9)        2.373   LW/opnx
    SLICE_X51Y58.X       Tilo                  0.704   FA1/fa_and0000
                                                       FA1/fa_and00001
    SLICE_X50Y59.SR      net (fanout=4)        1.364   FA1/fa_and0000
    SLICE_X50Y59.CLK     Tsrck                 0.910   FA1/fa<0>
                                                       FA1/fa_0
    -------------------------------------------------  ---------------------------
    Total                                      5.938ns (2.201ns logic, 3.737ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LW/dx_0 (FF)
  Destination:          FA1/fa_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.684ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.011 - 0.038)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LW/dx_0 to FA1/fa_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y46.YQ      Tcko                  0.652   LW/dx<1>
                                                       LW/dx_0
    SLICE_X51Y58.G3      net (fanout=6)        1.327   LW/dx<0>
    SLICE_X51Y58.Y       Tilo                  0.704   FA1/fa_and0000
                                                       FA1/fa_and00001_SW0
    SLICE_X51Y58.F3      net (fanout=1)        0.023   FA1/fa_and00001_SW0/O
    SLICE_X51Y58.X       Tilo                  0.704   FA1/fa_and0000
                                                       FA1/fa_and00001
    SLICE_X50Y59.SR      net (fanout=4)        1.364   FA1/fa_and0000
    SLICE_X50Y59.CLK     Tsrck                 0.910   FA1/fa<0>
                                                       FA1/fa_0
    -------------------------------------------------  ---------------------------
    Total                                      5.684ns (2.970ns logic, 2.714ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LW/dx_1 (FF)
  Destination:          FA1/fa_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.398ns (Levels of Logic = 2)
  Clock Path Skew:      -0.027ns (0.011 - 0.038)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LW/dx_1 to FA1/fa_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y46.XQ      Tcko                  0.592   LW/dx<1>
                                                       LW/dx_1
    SLICE_X51Y58.G4      net (fanout=7)        1.101   LW/dx<1>
    SLICE_X51Y58.Y       Tilo                  0.704   FA1/fa_and0000
                                                       FA1/fa_and00001_SW0
    SLICE_X51Y58.F3      net (fanout=1)        0.023   FA1/fa_and00001_SW0/O
    SLICE_X51Y58.X       Tilo                  0.704   FA1/fa_and0000
                                                       FA1/fa_and00001
    SLICE_X50Y59.SR      net (fanout=4)        1.364   FA1/fa_and0000
    SLICE_X50Y59.CLK     Tsrck                 0.910   FA1/fa<0>
                                                       FA1/fa_0
    -------------------------------------------------  ---------------------------
    Total                                      5.398ns (2.910ns logic, 2.488ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------

Paths for end point FA1/fa_3 (SLICE_X50Y61.SR), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LW/opnx (FF)
  Destination:          FA1/fa_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.412ns (Levels of Logic = 1)
  Clock Path Skew:      -0.025ns (0.009 - 0.034)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LW/opnx to FA1/fa_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y53.YQ      Tcko                  0.587   LW/opny
                                                       LW/opnx
    SLICE_X51Y58.F1      net (fanout=9)        2.373   LW/opnx
    SLICE_X51Y58.X       Tilo                  0.704   FA1/fa_and0000
                                                       FA1/fa_and00001
    SLICE_X50Y61.SR      net (fanout=4)        0.838   FA1/fa_and0000
    SLICE_X50Y61.CLK     Tsrck                 0.910   FA1/fa<3>
                                                       FA1/fa_3
    -------------------------------------------------  ---------------------------
    Total                                      5.412ns (2.201ns logic, 3.211ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.813ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LW/dx_0 (FF)
  Destination:          FA1/fa_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.158ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.009 - 0.038)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LW/dx_0 to FA1/fa_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y46.YQ      Tcko                  0.652   LW/dx<1>
                                                       LW/dx_0
    SLICE_X51Y58.G3      net (fanout=6)        1.327   LW/dx<0>
    SLICE_X51Y58.Y       Tilo                  0.704   FA1/fa_and0000
                                                       FA1/fa_and00001_SW0
    SLICE_X51Y58.F3      net (fanout=1)        0.023   FA1/fa_and00001_SW0/O
    SLICE_X51Y58.X       Tilo                  0.704   FA1/fa_and0000
                                                       FA1/fa_and00001
    SLICE_X50Y61.SR      net (fanout=4)        0.838   FA1/fa_and0000
    SLICE_X50Y61.CLK     Tsrck                 0.910   FA1/fa<3>
                                                       FA1/fa_3
    -------------------------------------------------  ---------------------------
    Total                                      5.158ns (2.970ns logic, 2.188ns route)
                                                       (57.6% logic, 42.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     15.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LW/dx_1 (FF)
  Destination:          FA1/fa_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.872ns (Levels of Logic = 2)
  Clock Path Skew:      -0.029ns (0.009 - 0.038)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: LW/dx_1 to FA1/fa_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y46.XQ      Tcko                  0.592   LW/dx<1>
                                                       LW/dx_1
    SLICE_X51Y58.G4      net (fanout=7)        1.101   LW/dx<1>
    SLICE_X51Y58.Y       Tilo                  0.704   FA1/fa_and0000
                                                       FA1/fa_and00001_SW0
    SLICE_X51Y58.F3      net (fanout=1)        0.023   FA1/fa_and00001_SW0/O
    SLICE_X51Y58.X       Tilo                  0.704   FA1/fa_and0000
                                                       FA1/fa_and00001
    SLICE_X50Y61.SR      net (fanout=4)        0.838   FA1/fa_and0000
    SLICE_X50Y61.CLK     Tsrck                 0.910   FA1/fa<3>
                                                       FA1/fa_3
    -------------------------------------------------  ---------------------------
    Total                                      4.872ns (2.910ns logic, 1.962ns route)
                                                       (59.7% logic, 40.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point y_1 (SLICE_X54Y59.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.968ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FA2/fa_1 (FF)
  Destination:          y_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.968ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: FA2/fa_1 to y_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y58.YQ      Tcko                  0.470   FA2/fa<1>
                                                       FA2/fa_1
    SLICE_X54Y59.BX      net (fanout=1)        0.364   FA2/fa<1>
    SLICE_X54Y59.CLK     Tckdi       (-Th)    -0.134   y<1>
                                                       y_1
    -------------------------------------------------  ---------------------------
    Total                                      0.968ns (0.604ns logic, 0.364ns route)
                                                       (62.4% logic, 37.6% route)

--------------------------------------------------------------------------------

Paths for end point x_1 (SLICE_X51Y61.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.979ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FA1/fa_1 (FF)
  Destination:          x_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.979ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: FA1/fa_1 to x_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y60.YQ      Tcko                  0.522   FA1/fa<1>
                                                       FA1/fa_1
    SLICE_X51Y61.BX      net (fanout=1)        0.364   FA1/fa<1>
    SLICE_X51Y61.CLK     Tckdi       (-Th)    -0.093   x<1>
                                                       x_1
    -------------------------------------------------  ---------------------------
    Total                                      0.979ns (0.615ns logic, 0.364ns route)
                                                       (62.8% logic, 37.2% route)

--------------------------------------------------------------------------------

Paths for end point x_3 (SLICE_X49Y60.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.994ns (requirement - (clock path skew + uncertainty - data path))
  Source:               FA1/fa_3 (FF)
  Destination:          x_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.992ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.052 - 0.054)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: FA1/fa_3 to x_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y61.YQ      Tcko                  0.522   FA1/fa<3>
                                                       FA1/fa_3
    SLICE_X49Y60.BX      net (fanout=1)        0.377   FA1/fa<3>
    SLICE_X49Y60.CLK     Tckdi       (-Th)    -0.093   x<3>
                                                       x_3
    -------------------------------------------------  ---------------------------
    Total                                      0.992ns (0.615ns logic, 0.377ns route)
                                                       (62.0% logic, 38.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: FA2/fa<3>/CLK
  Logical resource: FA2/fa_3/CK
  Location pin: SLICE_X54Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: FA2/fa<3>/CLK
  Logical resource: FA2/fa_3/CK
  Location pin: SLICE_X54Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: FA2/fa<3>/CLK
  Logical resource: FA2/fa_3/CK
  Location pin: SLICE_X54Y61.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.961|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 195 paths, 0 nets, and 148 connections

Design statistics:
   Minimum period:   5.961ns{1}   (Maximum frequency: 167.757MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Mar  4 21:25:14 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 354 MB



