Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2.1 (lin64) Build 1302555 Wed Aug  5 13:06:02 MDT 2015
| Date         : Fri Oct  7 22:51:32 2016
| Host         : Lappytoppy running 64-bit Linux Mint 17.2 Rafaela
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |    97 |
| Minimum Number of register sites lost to control set restrictions |   268 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             259 |           87 |
| No           | No                    | Yes                    |              39 |           15 |
| No           | Yes                   | No                     |             411 |          120 |
| Yes          | No                    | No                     |             677 |          178 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             234 |           65 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                           Enable Signal                                                          |                                                      Set/Reset Signal                                                     | Slice Load Count | Bel Load Count |
+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/gen[0].data_int_reg[0][9]                                                          |                                                                                                                           |                2 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                 |                                                                                                                           |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/ar_pipe/m_payload_i[8]_i_1__0_n_0                        |                                                                                                                           |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/m01_regslice/inst/ar_pipe/m_payload_i[8]_i_1__0_n_0                        |                                                                                                                           |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/m01_regslice/inst/aw_pipe/m_payload_i[8]_i_1_n_0                           |                                                                                                                           |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/aw_pipe/m_payload_i[8]_i_1_n_0                           |                                                                                                                           |                1 |              3 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[0][0]     |                                                                                                                           |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]_0      |                                                                                                                           |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4]_0      | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]        | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7] |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4]        |                                                                                                                           |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[0]_0[0]   |                                                                                                                           |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/BTNs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[3]_i_1_n_0                                               | system_i/BTNs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                              |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/m01_regslice/inst/r_pipe/m_payload_i[31]_i_1__0_n_0                        |                                                                                                                           |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/SWs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                    | system_i/SWs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                               |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/SWs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[3]_i_1_n_0                                                | system_i/SWs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                               |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/out_data[4]_i_1__0_n_0                                                             |                                                                                                                           |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/ar_pipe/m_payload_i[31]_i_1__1_n_0                       |                                                                                                                           |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/D[6]                                                                                      | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                  |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                  | system_i/SWs_4Bits/U0/gpio_core_1/Read_Reg_Rst                                                                            |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                  | system_i/SWs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                         |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_payload_i[31]_i_1_n_0                          |                                                                                                                           |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/r_pipe/m_payload_i[31]_i_1__0_n_0                        |                                                                                                                           |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                  | system_i/BTNs_4Bits/U0/gpio_core_1/Read_Reg_Rst                                                                           |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                  | system_i/BTNs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0                        |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_i2s_adi_0/U0/ctrlif/rd_addr[3]_i_1_n_0                                                                              |                                                                                                                           |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/BTNs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                   | system_i/BTNs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                              |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                  | system_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                              |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK2 | system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/out_data[4]_i_1_n_0                                                                       |                                                                                                                           |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                  | system_i/processing_system7_0_axi_periph/s00_mmu/inst/register_slice_inst/ar_pipe/SR[0]                                   |                3 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_mmu/inst/register_slice_inst/ar_pipe/gen_read.ar_cnt_reg[0][0]                      | system_i/processing_system7_0_axi_periph/s00_mmu/inst/decerr_slave_inst/gen_axilite.gen_write.s_axi_awready_i_reg_0       |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw_pipe/E[0]                                           | system_i/processing_system7_0_axi_periph/s00_mmu/inst/decerr_slave_inst/gen_axilite.gen_write.s_axi_awready_i_reg_0       |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_mmu/inst/gen_write.w_cnt[5]_i_1_n_0                                                 | system_i/processing_system7_0_axi_periph/s00_mmu/inst/decerr_slave_inst/gen_axilite.gen_write.s_axi_awready_i_reg_0       |                3 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                      | system_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                        |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                  | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/p_2_out                                                         |                1 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                  | system_i/processing_system7_0_axi_periph/s00_mmu/inst/decerr_slave_inst/gen_axilite.gen_write.s_axi_awready_i_reg_0       |                3 |              7 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/aw_pipe/m_payload_i[31]_i_1_n_0                          |                                                                                                                           |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_i2s_adi_0/U0/ctrl/clkgen/lrclk_count[7]_i_1_n_0                                                                     |                                                                                                                           |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_i2s_adi_0/U0/ctrl/clkgen/bclk_count[7]_i_1_n_0                                                                      |                                                                                                                           |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_i2s_adi_0/U0/ctrl/tx_sync/fifo_reg_0_3_0_4_i_1_n_0                                                                  |                                                                                                                           |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/ar_pipe/m_payload_i[31]_i_1__1_n_0                       |                                                                                                                           |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                          | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]               |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/m01_regslice/inst/w_pipe/m_payload_i[31]_i_1_n_0                           |                                                                                                                           |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                  | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/SR[0]                          |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/w_pipe/m_payload_i[31]_i_1_n_0                           |                                                                                                                           |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                  | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                       |                5 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                  | system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/r_pipe/SR[0]                                      |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                  | system_i/processing_system7_0_axi_periph/m02_couplers/m02_regslice/inst/r_pipe/SR[0]                                      |                2 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                  | system_i/processing_system7_0_axi_periph/m01_couplers/m01_regslice/inst/r_pipe/SR[0]                                      |                4 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                  | system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/r_pipe/SR[0]                                      |                3 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                  | system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_d1_reg_0                                                               |                4 |             11 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_wrap_reg[0][0]   |                                                                                                                           |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                    |                                                                                                                           |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0][0]   |                                                                                                                           |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                  | system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/wr_addr[2]_i_1_n_0                                                |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                    |                                                                                                                           |                5 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                           |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]      |                                                                                                                           |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                  | system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/wr_addr[2]_i_1__0_n_0                                             |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                              |                                                                                                                           |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK2 | system_i/proc_sys_reset_0/U0/interconnect_aresetn[0]                                                                             |                                                                                                                           |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                 |                                                                                                                           |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                   |                                                                                                                           |                3 |             14 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                  | system_i/SWs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                               |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_i2s_adi_0/U0/ctrlif/I2S_CLK_CONTROL_REG_reg[0][0]                                                                   | system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_d1_reg_0                                                               |                3 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                  | system_i/BTNs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                              |                5 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                  | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/do_reg_reg[15][0]                                               |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_i2s_adi_0/U0/ctrlif/E[0]                                                                                            | system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_d1_reg_0                                                               |                4 |             16 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip_irpt_enable_reg_reg[16]                                   | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                  |                6 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]      |                                                                                                                           |                4 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[31]_i_1_n_0                                              | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                           |                5 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/r_pipe/m_payload_i[31]_i_1__2_n_0                        |                                                                                                                           |                4 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                  | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                           |                6 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/w_pipe/m_payload_i[31]_i_1__0_n_0                        |                                                                                                                           |                5 |             22 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                         | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                       |               10 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_i2s_adi_0/U0/ctrl/tx_gen.tx/gen[0].data_int[0][31]_i_2_n_0                                                          | system_i/axi_i2s_adi_0/U0/ctrl/tx_gen.tx/gen[0].data_int[0][31]_i_1_n_0                                                   |                4 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/E[0]                                                                               |                                                                                                                           |                5 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                        | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                             |                7 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_mmu/inst/register_slice_inst/aw_pipe/m_payload_i[31]_i_1__0_n_0                     |                                                                                                                           |                9 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/s00_mmu/inst/register_slice_inst/ar_pipe/m_payload_i[31]_i_1_n_0                        |                                                                                                                           |                6 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                  | system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/tick_d1_reg_0                                                               |                9 |             27 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx_sync/gen[0].data_int_reg[0][9]                                                          | system_i/axi_i2s_adi_0/U0/ctrl/rx_gen.rx/gen[0].data_int[0][31]_i_1__0_n_0                                                |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_i2s_adi_0/U0/pl330_dma_rx_gen.rx_fifo/fifo/p_0_in1_out__0                                                           |                                                                                                                           |                4 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_i2s_adi_0/U0/pl330_dma_tx_gen.tx_fifo/fifo/p_0_in1_out                                                              |                                                                                                                           |                4 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/r_pipe/m_payload_i[31]_i_1__2_n_0                        |                                                                                                                           |               13 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i[31]_i_1__0_n_0                        |                                                                                                                           |                9 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                 |                                                                                                                           |                9 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK2 |                                                                                                                                  | system_i/CLK_test_0/U0/LED_out[3]_i_2_n_0                                                                                 |               15 |             39 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                 |                                                                                                                           |                9 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                   |                                                                                                                           |                7 |             47 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]_0[0] |                                                                                                                           |                9 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0][0]   |                                                                                                                           |                9 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                  |                                                                                                                           |               11 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                  |                                                                                                                           |                9 |             48 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                  | system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                     |               17 |             69 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                  | system_i/xadc_wiz_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                  |               31 |            113 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                  |                                                                                                                           |               88 |            260 |
+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


