-- Catapult System Level Synthesis: Report                                              
-- -------------------------------- ---------------------------------------------------
-- Version:                         2011a.41 Production Release                         
-- Build Date:                      Thu Apr  7 20:28:55 PDT 2011                        
                                                                                        
-- Generated by:                    ss@DESKTOP-UB05SU4                                  
-- Generated date:                  Tue Apr 09 15:59:15 +0430 2019                      

Solution Settings: Adding.v5
  Current state: extract
  Project: Catapult
  
  Design Input Files Specified
    $PROJECT_HOME/ESL.c
      $MGC_HOME/shared/include/ac_int.h
  
  Processes/Blocks in Design
    Process       Real Operation(s) count Latency Throughput Reset Length II Comments 
    ------------- ----------------------- ------- ---------- ------------ -- --------
    /Adding/core                       95      78         79            0  0          
    Design Total:                      95      78         79            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                         Area Score Area(DSP_block_9-bit_elems) Area(LUTs) Delay Post Alloc Post Assign 
    -------------------------------------- ---------- --------------------------- ---------- ----- ---------- -----------
    [Lib: mgc_Altera-Cyclone-II-6_beh_psr]                                                                                
    mgc_add(10,0,9,0,11)                       11.279                       0.000     11.279 1.535          1           1 
    mgc_add(3,0,2,1,3)                          4.000                       0.000      4.000 1.071          1           1 
    mgc_add(3,0,3,0,3)                          4.343                       0.000      4.343 1.039          1           1 
    mgc_add(64,0,9,0,64)                       64.973                       0.000     64.973 5.465          1           1 
    mgc_add(8,0,7,0,9)                          9.298                       0.000      9.298 1.396          0           1 
    mgc_add(8,0,8,0,9)                          9.294                       0.000      9.294 1.387          1           1 
    mgc_add(9,0,8,0,10)                        10.289                       0.000     10.289 1.465          1           0 
    mgc_and(3,2)                                2.189                       0.000      2.189 0.409          0           1 
    mgc_mul(16,0,64,0,64)                    1330.285                       8.000     10.285 8.245          1           1 
    mgc_mul(8,0,8,0,16)                       340.285                       2.000     10.285 2.792          1           1 
    mgc_mux(16,1,2)                            14.711                       0.000     14.711 0.947          0           2 
    mgc_mux(64,1,2)                            58.843                       0.000     58.843 0.947          0           5 
    mgc_mux(8,1,2)                              7.355                       0.000      7.355 0.947          0           5 
    mgc_not(1)                                  0.000                       0.000      0.000 0.000          0          11 
    mgc_or(1,10)                                3.327                       0.000      3.327 1.322          0           2 
    mgc_or(1,19)                                6.249                       0.000      6.249 1.690          0           1 
    mgc_or(1,2)                                 0.730                       0.000      0.730 0.398          0           4 
    mgc_or(1,6)                                 2.028                       0.000      2.028 1.029          0           1 
    mgc_or(1,8)                                 2.678                       0.000      2.678 1.194          0           1 
    mgc_reg_pos(16,0,0,1,1,0,0)                 0.000                       0.000      0.000 0.000          0           1 
    mgc_reg_pos(3,0,0,1,1,0,0)                  0.000                       0.000      0.000 0.000          0           1 
    mgc_reg_pos(64,0,0,1,1,0,0)                 0.000                       0.000      0.000 0.000          0           3 
    mgc_reg_pos(8,0,0,1,1,0,0)                  0.000                       0.000      0.000 0.000          0           5 
    [Lib: mgc_ioport]                                                                                                     
    mgc_in_wire(1,8)                            0.000                       0.000      0.000 0.000          1           1 
    mgc_in_wire(2,8)                            0.000                       0.000      0.000 0.000          1           1 
    mgc_in_wire(3,8)                            0.000                       0.000      0.000 0.000          1           1 
    mgc_in_wire(4,8)                            0.000                       0.000      0.000 0.000          1           1 
    mgc_in_wire(5,8)                            0.000                       0.000      0.000 0.000          1           1 
    mgc_out_stdreg(6,64)                        0.000                       0.000      0.000 0.000          1           1 
                                                                                                                          
    TOTAL AREA (After Assignment):           2156.889                      10.000    507.000                              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:   1774.7          3535.3          2156.9        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:           1774.7 (100%)   3535.3 (100%)   2156.9 (100%) 
      MUX:                 0.0           341.2  (10%)    360.4  (17%) 
      FUNC:             1774.7 (100%)   3169.0  (90%)   1773.8  (82%) 
      LOGIC:               0.0            25.1   (1%)     22.7   (1%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:                 0.0             0.0             0.0        
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             0.0             0.0        
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             0.0             0.0        
                                                                      
    
  Register-to-Variable Mappings
    Register                  Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------- ---------- -------------- ----------- -----------------------------------------------------
    Temp2#1.sva#1                     64                            Temp2#1.sva#1                                         
    Temp:rsc:mgc_out_stdreg.d         64                            Temp:rsc:mgc_out_stdreg.d                             
    reg#1                             64                            Temp2#10.sva                                          
                                                                    Temp2#11.sva                                          
                                                                    Temp2#2.sva                                           
                                                                    Temp2#3.sva                                           
                                                                    Temp2#4.sva                                           
                                                                    Temp2#5.sva                                           
                                                                    Temp2#6.sva                                           
                                                                    Temp2#7.sva                                           
                                                                    Temp2#8.sva                                           
                                                                    Temp2#9.sva                                           
                                                                    Temp2#10.sva#1                                        
                                                                    Temp2#11.sva#1                                        
                                                                    Temp2#2.sva#1                                         
                                                                    Temp2#3.sva#1                                         
                                                                    Temp2#4.sva#1                                         
                                                                    Temp2#5.sva#1                                         
                                                                    Temp2#6.sva#1                                         
                                                                    Temp2#7.sva#1                                         
                                                                    Temp2#8.sva#1                                         
                                                                    Temp2#9.sva#1                                         
    out-1:mul#1.cse.sva               16                            out-1:mul#1.cse.sva                                   
    A#1.sva                            8                            A#1.sva                                               
    B#1.sva                            8                            B#1.sva                                               
    C#1.sva                            8                            C#1.sva                                               
    D#1.sva                            8                            D#1.sva                                               
    E#1.sva                            8                            E#1.sva                                               
    in.reg                             3                            in:i#1.sva                                            
                                                                    in:i#10.sva                                           
                                                                    in:i#11.sva                                           
                                                                    in:i#2.sva                                            
                                                                    in:i#3.sva                                            
                                                                    in:i#4.sva                                            
                                                                    in:i#5.sva                                            
                                                                    in:i#6.sva                                            
                                                                    in:i#7.sva                                            
                                                                    in:i#8.sva                                            
                                                                    in:i#9.sva                                            
                                                                                                                          
    Total:                           251              0           0 (Total Gating Ratio: 0.00, CG Opt Gating Ratio: 0.00) 
    
  Timing Report
    Critical Path
      Max Delay:  12.930672
      Slack:      7.0693280000000005
      
      Path                                                                Startpoint                       Endpoint                                   Delay   Slack   
      ------------------------------------------------------------------- -------------------------------- ------------------------------------------ ------- -------
      1                                                                   Adding:core/reg(E#1.sva)         Adding:core/reg(Temp:rsc:mgc_out_stdreg.d) 12.9307 7.0693  
                                                                                                                                                                      
        Instance                                                          Component                                                                   Delta   Delay   
        --------                                                          ---------                                                                   -----   -----   
        Adding:core/reg(E#1.sva)                                          mgc_reg_pos_8_0_0_1_1_0_0                                                   0.0000  0.0000  
        Adding:core/E#1.sva                                                                                                                           0.0000  0.0000  
        Adding:core/out-1:mul#1                                           mgc_mul_8_0_8_0_16                                                          2.7922  2.7922  
        Adding:core/out-1:mul#1.cse.sva:mx0w0                                                                                                         0.0000  2.7922  
        Adding:core/mux#9                                                 mgc_mux_16_1_2                                                              0.9467  3.7389  
        Adding:core/mux#9.itm                                                                                                                         0.0000  3.7389  
        Adding:core/mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64) mgc_mul_16_0_64_0_64                                                        8.2450  11.9839 
        Adding:core/z.out#1                                                                                                                           0.0000  11.9839 
        Adding:core/mux                                                   mgc_mux_64_1_2                                                              0.9467  12.9307 
        Adding:core/mux.itm                                                                                                                           0.0000  12.9307 
        Adding:core/reg(Temp:rsc:mgc_out_stdreg.d)                        mgc_reg_pos_64_0_0_1_1_0_0                                                  0.0000  12.9307 
                                                                                                                                                                      
      2                                                                   Adding:core/reg(E#1.sva)         Adding:core/reg(reg#1)                     12.9307 7.0693  
                                                                                                                                                                      
        Instance                                                          Component                                                                   Delta   Delay   
        --------                                                          ---------                                                                   -----   -----   
        Adding:core/reg(E#1.sva)                                          mgc_reg_pos_8_0_0_1_1_0_0                                                   0.0000  0.0000  
        Adding:core/E#1.sva                                                                                                                           0.0000  0.0000  
        Adding:core/out-1:mul#1                                           mgc_mul_8_0_8_0_16                                                          2.7922  2.7922  
        Adding:core/out-1:mul#1.cse.sva:mx0w0                                                                                                         0.0000  2.7922  
        Adding:core/mux#9                                                 mgc_mux_16_1_2                                                              0.9467  3.7389  
        Adding:core/mux#9.itm                                                                                                                         0.0000  3.7389  
        Adding:core/mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64) mgc_mul_16_0_64_0_64                                                        8.2450  11.9839 
        Adding:core/z.out#1                                                                                                                           0.0000  11.9839 
        Adding:core/mux#12                                                mgc_mux_64_1_2                                                              0.9467  12.9307 
        Adding:core/mux#12.itm                                                                                                                        0.0000  12.9307 
        Adding:core/reg(reg#1)                                            mgc_reg_pos_64_0_0_1_1_0_0                                                  0.0000  12.9307 
                                                                                                                                                                      
      3                                                                   Adding:core/Adding:core:fsm:inst Adding:core/reg(reg#1)                     11.4603 8.5397  
                                                                                                                                                                      
        Instance                                                          Component                                                                   Delta   Delay   
        --------                                                          ---------                                                                   -----   -----   
        Adding:core/Adding:core:fsm:inst                                  Adding:core:fsm                                                             0.0000  0.0000  
        Adding:core/fsm_output                                                                                                                        0.0000  0.0000  
        Adding:core/slc(fsm_output)#36                                                                                                                0.0000  0.0000  
        Adding:core/slc(fsm_output)#36.itm                                                                                                            0.0000  0.0000  
        Adding:core/or#187                                                mgc_or_1_10                                                                 1.3218  1.3218  
        Adding:core/or.tmp#1                                                                                                                          0.0000  1.3218  
        Adding:core/mux#10                                                mgc_mux_64_1_2                                                              0.9467  2.2686  
        Adding:core/mux#10.itm                                                                                                                        0.0000  2.2686  
        Adding:core/mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64) mgc_mul_16_0_64_0_64                                                        8.2450  10.5136 
        Adding:core/z.out#1                                                                                                                           0.0000  10.5136 
        Adding:core/mux#12                                                mgc_mux_64_1_2                                                              0.9467  11.4603 
        Adding:core/mux#12.itm                                                                                                                        0.0000  11.4603 
        Adding:core/reg(reg#1)                                            mgc_reg_pos_64_0_0_1_1_0_0                                                  0.0000  11.4603 
                                                                                                                                                                      
      4                                                                   Adding:core/Adding:core:fsm:inst Adding:core/reg(reg#1)                     11.4603 8.5397  
                                                                                                                                                                      
        Instance                                                          Component                                                                   Delta   Delay   
        --------                                                          ---------                                                                   -----   -----   
        Adding:core/Adding:core:fsm:inst                                  Adding:core:fsm                                                             0.0000  0.0000  
        Adding:core/fsm_output                                                                                                                        0.0000  0.0000  
        Adding:core/slc(fsm_output)#36                                                                                                                0.0000  0.0000  
        Adding:core/slc(fsm_output)#36.itm                                                                                                            0.0000  0.0000  
        Adding:core/or#187                                                mgc_or_1_10                                                                 1.3218  1.3218  
        Adding:core/or.tmp#1                                                                                                                          0.0000  1.3218  
        Adding:core/mux#9                                                 mgc_mux_16_1_2                                                              0.9467  2.2686  
        Adding:core/mux#9.itm                                                                                                                         0.0000  2.2686  
        Adding:core/mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64) mgc_mul_16_0_64_0_64                                                        8.2450  10.5136 
        Adding:core/z.out#1                                                                                                                           0.0000  10.5136 
        Adding:core/mux#12                                                mgc_mux_64_1_2                                                              0.9467  11.4603 
        Adding:core/mux#12.itm                                                                                                                        0.0000  11.4603 
        Adding:core/reg(reg#1)                                            mgc_reg_pos_64_0_0_1_1_0_0                                                  0.0000  11.4603 
                                                                                                                                                                      
      5                                                                   Adding:core/Adding:core:fsm:inst Adding:core/reg(reg#1)                     11.4603 8.5397  
                                                                                                                                                                      
        Instance                                                          Component                                                                   Delta   Delay   
        --------                                                          ---------                                                                   -----   -----   
        Adding:core/Adding:core:fsm:inst                                  Adding:core:fsm                                                             0.0000  0.0000  
        Adding:core/fsm_output                                                                                                                        0.0000  0.0000  
        Adding:core/slc(fsm_output)#47                                                                                                                0.0000  0.0000  
        Adding:core/slc(fsm_output)#47.itm                                                                                                            0.0000  0.0000  
        Adding:core/or#187                                                mgc_or_1_10                                                                 1.3218  1.3218  
        Adding:core/or.tmp#1                                                                                                                          0.0000  1.3218  
        Adding:core/mux#9                                                 mgc_mux_16_1_2                                                              0.9467  2.2686  
        Adding:core/mux#9.itm                                                                                                                         0.0000  2.2686  
        Adding:core/mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64) mgc_mul_16_0_64_0_64                                                        8.2450  10.5136 
        Adding:core/z.out#1                                                                                                                           0.0000  10.5136 
        Adding:core/mux#12                                                mgc_mux_64_1_2                                                              0.9467  11.4603 
        Adding:core/mux#12.itm                                                                                                                        0.0000  11.4603 
        Adding:core/reg(reg#1)                                            mgc_reg_pos_64_0_0_1_1_0_0                                                  0.0000  11.4603 
                                                                                                                                                                      
      6                                                                   Adding:core/Adding:core:fsm:inst Adding:core/reg(reg#1)                     11.4603 8.5397  
                                                                                                                                                                      
        Instance                                                          Component                                                                   Delta   Delay   
        --------                                                          ---------                                                                   -----   -----   
        Adding:core/Adding:core:fsm:inst                                  Adding:core:fsm                                                             0.0000  0.0000  
        Adding:core/fsm_output                                                                                                                        0.0000  0.0000  
        Adding:core/slc(fsm_output)#41                                                                                                                0.0000  0.0000  
        Adding:core/slc(fsm_output)#41.itm                                                                                                            0.0000  0.0000  
        Adding:core/or#187                                                mgc_or_1_10                                                                 1.3218  1.3218  
        Adding:core/or.tmp#1                                                                                                                          0.0000  1.3218  
        Adding:core/mux#9                                                 mgc_mux_16_1_2                                                              0.9467  2.2686  
        Adding:core/mux#9.itm                                                                                                                         0.0000  2.2686  
        Adding:core/mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64) mgc_mul_16_0_64_0_64                                                        8.2450  10.5136 
        Adding:core/z.out#1                                                                                                                           0.0000  10.5136 
        Adding:core/mux#12                                                mgc_mux_64_1_2                                                              0.9467  11.4603 
        Adding:core/mux#12.itm                                                                                                                        0.0000  11.4603 
        Adding:core/reg(reg#1)                                            mgc_reg_pos_64_0_0_1_1_0_0                                                  0.0000  11.4603 
                                                                                                                                                                      
      7                                                                   Adding:core/Adding:core:fsm:inst Adding:core/reg(reg#1)                     11.4603 8.5397  
                                                                                                                                                                      
        Instance                                                          Component                                                                   Delta   Delay   
        --------                                                          ---------                                                                   -----   -----   
        Adding:core/Adding:core:fsm:inst                                  Adding:core:fsm                                                             0.0000  0.0000  
        Adding:core/fsm_output                                                                                                                        0.0000  0.0000  
        Adding:core/slc(fsm_output)#39                                                                                                                0.0000  0.0000  
        Adding:core/slc(fsm_output)#39.itm                                                                                                            0.0000  0.0000  
        Adding:core/or#187                                                mgc_or_1_10                                                                 1.3218  1.3218  
        Adding:core/or.tmp#1                                                                                                                          0.0000  1.3218  
        Adding:core/mux#9                                                 mgc_mux_16_1_2                                                              0.9467  2.2686  
        Adding:core/mux#9.itm                                                                                                                         0.0000  2.2686  
        Adding:core/mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64) mgc_mul_16_0_64_0_64                                                        8.2450  10.5136 
        Adding:core/z.out#1                                                                                                                           0.0000  10.5136 
        Adding:core/mux#12                                                mgc_mux_64_1_2                                                              0.9467  11.4603 
        Adding:core/mux#12.itm                                                                                                                        0.0000  11.4603 
        Adding:core/reg(reg#1)                                            mgc_reg_pos_64_0_0_1_1_0_0                                                  0.0000  11.4603 
                                                                                                                                                                      
      8                                                                   Adding:core/Adding:core:fsm:inst Adding:core/reg(reg#1)                     11.4603 8.5397  
                                                                                                                                                                      
        Instance                                                          Component                                                                   Delta   Delay   
        --------                                                          ---------                                                                   -----   -----   
        Adding:core/Adding:core:fsm:inst                                  Adding:core:fsm                                                             0.0000  0.0000  
        Adding:core/fsm_output                                                                                                                        0.0000  0.0000  
        Adding:core/slc(fsm_output)#14                                                                                                                0.0000  0.0000  
        Adding:core/slc(fsm_output)#14.itm                                                                                                            0.0000  0.0000  
        Adding:core/or#187                                                mgc_or_1_10                                                                 1.3218  1.3218  
        Adding:core/or.tmp#1                                                                                                                          0.0000  1.3218  
        Adding:core/mux#9                                                 mgc_mux_16_1_2                                                              0.9467  2.2686  
        Adding:core/mux#9.itm                                                                                                                         0.0000  2.2686  
        Adding:core/mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64) mgc_mul_16_0_64_0_64                                                        8.2450  10.5136 
        Adding:core/z.out#1                                                                                                                           0.0000  10.5136 
        Adding:core/mux#12                                                mgc_mux_64_1_2                                                              0.9467  11.4603 
        Adding:core/mux#12.itm                                                                                                                        0.0000  11.4603 
        Adding:core/reg(reg#1)                                            mgc_reg_pos_64_0_0_1_1_0_0                                                  0.0000  11.4603 
                                                                                                                                                                      
      9                                                                   Adding:core/Adding:core:fsm:inst Adding:core/reg(reg#1)                     11.4603 8.5397  
                                                                                                                                                                      
        Instance                                                          Component                                                                   Delta   Delay   
        --------                                                          ---------                                                                   -----   -----   
        Adding:core/Adding:core:fsm:inst                                  Adding:core:fsm                                                             0.0000  0.0000  
        Adding:core/fsm_output                                                                                                                        0.0000  0.0000  
        Adding:core/slc(fsm_output)#22                                                                                                                0.0000  0.0000  
        Adding:core/slc(fsm_output)#22.itm                                                                                                            0.0000  0.0000  
        Adding:core/or#187                                                mgc_or_1_10                                                                 1.3218  1.3218  
        Adding:core/or.tmp#1                                                                                                                          0.0000  1.3218  
        Adding:core/mux#9                                                 mgc_mux_16_1_2                                                              0.9467  2.2686  
        Adding:core/mux#9.itm                                                                                                                         0.0000  2.2686  
        Adding:core/mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64) mgc_mul_16_0_64_0_64                                                        8.2450  10.5136 
        Adding:core/z.out#1                                                                                                                           0.0000  10.5136 
        Adding:core/mux#12                                                mgc_mux_64_1_2                                                              0.9467  11.4603 
        Adding:core/mux#12.itm                                                                                                                        0.0000  11.4603 
        Adding:core/reg(reg#1)                                            mgc_reg_pos_64_0_0_1_1_0_0                                                  0.0000  11.4603 
                                                                                                                                                                      
      10                                                                  Adding:core/Adding:core:fsm:inst Adding:core/reg(reg#1)                     11.4603 8.5397  
                                                                                                                                                                      
        Instance                                                          Component                                                                   Delta   Delay   
        --------                                                          ---------                                                                   -----   -----   
        Adding:core/Adding:core:fsm:inst                                  Adding:core:fsm                                                             0.0000  0.0000  
        Adding:core/fsm_output                                                                                                                        0.0000  0.0000  
        Adding:core/slc(fsm_output)#20                                                                                                                0.0000  0.0000  
        Adding:core/slc(fsm_output)#20.itm                                                                                                            0.0000  0.0000  
        Adding:core/or#187                                                mgc_or_1_10                                                                 1.3218  1.3218  
        Adding:core/or.tmp#1                                                                                                                          0.0000  1.3218  
        Adding:core/mux#9                                                 mgc_mux_16_1_2                                                              0.9467  2.2686  
        Adding:core/mux#9.itm                                                                                                                         0.0000  2.2686  
        Adding:core/mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(16,0,64,0,64) mgc_mul_16_0_64_0_64                                                        8.2450  10.5136 
        Adding:core/z.out#1                                                                                                                           0.0000  10.5136 
        Adding:core/mux#12                                                mgc_mux_64_1_2                                                              0.9467  11.4603 
        Adding:core/mux#12.itm                                                                                                                        0.0000  11.4603 
        Adding:core/reg(reg#1)                                            mgc_reg_pos_64_0_0_1_1_0_0                                                  0.0000  11.4603 
                                                                                                                                                                      
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 20.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                   Port         Slack (Delay) Messages 
      ------------------------------------------ ---------- ------- ------- --------
      Adding:core/reg(Temp:rsc:mgc_out_stdreg.d) mux.itm     7.0693 12.9307          
      Adding:core/reg(A#1.sva)                   mux#1.itm  16.9651  3.0349          
      Adding:core/reg(B#1.sva)                   mux#2.itm  16.9651  3.0349          
      Adding:core/reg(C#1.sva)                   mux#3.itm  16.9651  3.0349          
      Adding:core/reg(D#1.sva)                   mux#4.itm  16.9651  3.0349          
      Adding:core/reg(Temp2#1.sva#1)             mux#5.itm  10.6576  9.3424          
      Adding:core/reg(E#1.sva)                   mux#6.itm  19.0532  0.9468          
      Adding:core/reg(in.reg)                    and.itm    17.6016  2.3984          
      Adding:core/reg(out-1:mul#1.cse.sva)       mux#8.itm  16.2611  3.7389          
      Adding:core/reg(reg#1)                     mux#12.itm  7.0693 12.9307          
      Adding                                     Temp:rsc.z 20.0000  0.0000          
      
  Operator Bitwidth Summary
    Operation  Size (bits) Count 
    ---------- ----------- -----
    add                          
    -                   64     1 
    -                   11     1 
    -                    9     2 
    -                    3     2 
    and                          
    -                    2     1 
    mul                          
    -                   64     1 
    -                   16     1 
    mux                          
    -                    1    12 
    not                          
    -                    1    11 
    or                           
    -                   19     1 
    -                   10     2 
    -                    8     1 
    -                    6     1 
    -                    2     4 
    read_port                    
    -                    8     5 
    reg                          
    -                   64     3 
    -                   16     1 
    -                    8     5 
    -                    3     1 
    write_port                   
    -                   64     1 
    
  End of Report
