
Proj_Bluetooth.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005090  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000013c  08005230  08005230  00015230  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800536c  0800536c  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  0800536c  0800536c  0001536c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005374  08005374  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005374  08005374  00015374  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005378  08005378  00015378  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  0800537c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004d4  20000074  080053f0  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000548  080053f0  00020548  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001aa67  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003304  00000000  00000000  0003ab0b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f78  00000000  00000000  0003de10  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000e28  00000000  00000000  0003ed88  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001a3ff  00000000  00000000  0003fbb0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000fa5f  00000000  00000000  00059faf  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00090126  00000000  00000000  00069a0e  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000f9b34  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000044cc  00000000  00000000  000f9bb0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000074 	.word	0x20000074
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005218 	.word	0x08005218

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000078 	.word	0x20000078
 80001dc:	08005218 	.word	0x08005218

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b972 	b.w	800058c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	4688      	mov	r8, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14b      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4615      	mov	r5, r2
 80002d2:	d967      	bls.n	80003a4 <__udivmoddi4+0xe4>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0720 	rsb	r7, r2, #32
 80002de:	fa01 f302 	lsl.w	r3, r1, r2
 80002e2:	fa20 f707 	lsr.w	r7, r0, r7
 80002e6:	4095      	lsls	r5, r2
 80002e8:	ea47 0803 	orr.w	r8, r7, r3
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002f8:	fa1f fc85 	uxth.w	ip, r5
 80002fc:	fb0e 8817 	mls	r8, lr, r7, r8
 8000300:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000304:	fb07 f10c 	mul.w	r1, r7, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000312:	f080 811b 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8118 	bls.w	800054c <__udivmoddi4+0x28c>
 800031c:	3f02      	subs	r7, #2
 800031e:	442b      	add	r3, r5
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0fe 	udiv	r0, r3, lr
 8000328:	fb0e 3310 	mls	r3, lr, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fc0c 	mul.w	ip, r0, ip
 8000334:	45a4      	cmp	ip, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	192c      	adds	r4, r5, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295
 800033e:	f080 8107 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000342:	45a4      	cmp	ip, r4
 8000344:	f240 8104 	bls.w	8000550 <__udivmoddi4+0x290>
 8000348:	3802      	subs	r0, #2
 800034a:	442c      	add	r4, r5
 800034c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000350:	eba4 040c 	sub.w	r4, r4, ip
 8000354:	2700      	movs	r7, #0
 8000356:	b11e      	cbz	r6, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c6 4300 	strd	r4, r3, [r6]
 8000360:	4639      	mov	r1, r7
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0xbe>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80eb 	beq.w	8000546 <__udivmoddi4+0x286>
 8000370:	2700      	movs	r7, #0
 8000372:	e9c6 0100 	strd	r0, r1, [r6]
 8000376:	4638      	mov	r0, r7
 8000378:	4639      	mov	r1, r7
 800037a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037e:	fab3 f783 	clz	r7, r3
 8000382:	2f00      	cmp	r7, #0
 8000384:	d147      	bne.n	8000416 <__udivmoddi4+0x156>
 8000386:	428b      	cmp	r3, r1
 8000388:	d302      	bcc.n	8000390 <__udivmoddi4+0xd0>
 800038a:	4282      	cmp	r2, r0
 800038c:	f200 80fa 	bhi.w	8000584 <__udivmoddi4+0x2c4>
 8000390:	1a84      	subs	r4, r0, r2
 8000392:	eb61 0303 	sbc.w	r3, r1, r3
 8000396:	2001      	movs	r0, #1
 8000398:	4698      	mov	r8, r3
 800039a:	2e00      	cmp	r6, #0
 800039c:	d0e0      	beq.n	8000360 <__udivmoddi4+0xa0>
 800039e:	e9c6 4800 	strd	r4, r8, [r6]
 80003a2:	e7dd      	b.n	8000360 <__udivmoddi4+0xa0>
 80003a4:	b902      	cbnz	r2, 80003a8 <__udivmoddi4+0xe8>
 80003a6:	deff      	udf	#255	; 0xff
 80003a8:	fab2 f282 	clz	r2, r2
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f040 808f 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b2:	1b49      	subs	r1, r1, r5
 80003b4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003b8:	fa1f f885 	uxth.w	r8, r5
 80003bc:	2701      	movs	r7, #1
 80003be:	fbb1 fcfe 	udiv	ip, r1, lr
 80003c2:	0c23      	lsrs	r3, r4, #16
 80003c4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003cc:	fb08 f10c 	mul.w	r1, r8, ip
 80003d0:	4299      	cmp	r1, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d4:	18eb      	adds	r3, r5, r3
 80003d6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4299      	cmp	r1, r3
 80003de:	f200 80cd 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003e2:	4684      	mov	ip, r0
 80003e4:	1a59      	subs	r1, r3, r1
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ec:	fb0e 1410 	mls	r4, lr, r0, r1
 80003f0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003f4:	fb08 f800 	mul.w	r8, r8, r0
 80003f8:	45a0      	cmp	r8, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x14c>
 80003fc:	192c      	adds	r4, r5, r4
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x14a>
 8000404:	45a0      	cmp	r8, r4
 8000406:	f200 80b6 	bhi.w	8000576 <__udivmoddi4+0x2b6>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 0408 	sub.w	r4, r4, r8
 8000410:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000414:	e79f      	b.n	8000356 <__udivmoddi4+0x96>
 8000416:	f1c7 0c20 	rsb	ip, r7, #32
 800041a:	40bb      	lsls	r3, r7
 800041c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000420:	ea4e 0e03 	orr.w	lr, lr, r3
 8000424:	fa01 f407 	lsl.w	r4, r1, r7
 8000428:	fa20 f50c 	lsr.w	r5, r0, ip
 800042c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000430:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000434:	4325      	orrs	r5, r4
 8000436:	fbb3 f9f8 	udiv	r9, r3, r8
 800043a:	0c2c      	lsrs	r4, r5, #16
 800043c:	fb08 3319 	mls	r3, r8, r9, r3
 8000440:	fa1f fa8e 	uxth.w	sl, lr
 8000444:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000448:	fb09 f40a 	mul.w	r4, r9, sl
 800044c:	429c      	cmp	r4, r3
 800044e:	fa02 f207 	lsl.w	r2, r2, r7
 8000452:	fa00 f107 	lsl.w	r1, r0, r7
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1e 0303 	adds.w	r3, lr, r3
 800045c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000460:	f080 8087 	bcs.w	8000572 <__udivmoddi4+0x2b2>
 8000464:	429c      	cmp	r4, r3
 8000466:	f240 8084 	bls.w	8000572 <__udivmoddi4+0x2b2>
 800046a:	f1a9 0902 	sub.w	r9, r9, #2
 800046e:	4473      	add	r3, lr
 8000470:	1b1b      	subs	r3, r3, r4
 8000472:	b2ad      	uxth	r5, r5
 8000474:	fbb3 f0f8 	udiv	r0, r3, r8
 8000478:	fb08 3310 	mls	r3, r8, r0, r3
 800047c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000480:	fb00 fa0a 	mul.w	sl, r0, sl
 8000484:	45a2      	cmp	sl, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1e 0404 	adds.w	r4, lr, r4
 800048c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000490:	d26b      	bcs.n	800056a <__udivmoddi4+0x2aa>
 8000492:	45a2      	cmp	sl, r4
 8000494:	d969      	bls.n	800056a <__udivmoddi4+0x2aa>
 8000496:	3802      	subs	r0, #2
 8000498:	4474      	add	r4, lr
 800049a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800049e:	fba0 8902 	umull	r8, r9, r0, r2
 80004a2:	eba4 040a 	sub.w	r4, r4, sl
 80004a6:	454c      	cmp	r4, r9
 80004a8:	46c2      	mov	sl, r8
 80004aa:	464b      	mov	r3, r9
 80004ac:	d354      	bcc.n	8000558 <__udivmoddi4+0x298>
 80004ae:	d051      	beq.n	8000554 <__udivmoddi4+0x294>
 80004b0:	2e00      	cmp	r6, #0
 80004b2:	d069      	beq.n	8000588 <__udivmoddi4+0x2c8>
 80004b4:	ebb1 050a 	subs.w	r5, r1, sl
 80004b8:	eb64 0403 	sbc.w	r4, r4, r3
 80004bc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004c0:	40fd      	lsrs	r5, r7
 80004c2:	40fc      	lsrs	r4, r7
 80004c4:	ea4c 0505 	orr.w	r5, ip, r5
 80004c8:	e9c6 5400 	strd	r5, r4, [r6]
 80004cc:	2700      	movs	r7, #0
 80004ce:	e747      	b.n	8000360 <__udivmoddi4+0xa0>
 80004d0:	f1c2 0320 	rsb	r3, r2, #32
 80004d4:	fa20 f703 	lsr.w	r7, r0, r3
 80004d8:	4095      	lsls	r5, r2
 80004da:	fa01 f002 	lsl.w	r0, r1, r2
 80004de:	fa21 f303 	lsr.w	r3, r1, r3
 80004e2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004e6:	4338      	orrs	r0, r7
 80004e8:	0c01      	lsrs	r1, r0, #16
 80004ea:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ee:	fa1f f885 	uxth.w	r8, r5
 80004f2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb07 f308 	mul.w	r3, r7, r8
 80004fe:	428b      	cmp	r3, r1
 8000500:	fa04 f402 	lsl.w	r4, r4, r2
 8000504:	d907      	bls.n	8000516 <__udivmoddi4+0x256>
 8000506:	1869      	adds	r1, r5, r1
 8000508:	f107 3cff 	add.w	ip, r7, #4294967295
 800050c:	d22f      	bcs.n	800056e <__udivmoddi4+0x2ae>
 800050e:	428b      	cmp	r3, r1
 8000510:	d92d      	bls.n	800056e <__udivmoddi4+0x2ae>
 8000512:	3f02      	subs	r7, #2
 8000514:	4429      	add	r1, r5
 8000516:	1acb      	subs	r3, r1, r3
 8000518:	b281      	uxth	r1, r0
 800051a:	fbb3 f0fe 	udiv	r0, r3, lr
 800051e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000522:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000526:	fb00 f308 	mul.w	r3, r0, r8
 800052a:	428b      	cmp	r3, r1
 800052c:	d907      	bls.n	800053e <__udivmoddi4+0x27e>
 800052e:	1869      	adds	r1, r5, r1
 8000530:	f100 3cff 	add.w	ip, r0, #4294967295
 8000534:	d217      	bcs.n	8000566 <__udivmoddi4+0x2a6>
 8000536:	428b      	cmp	r3, r1
 8000538:	d915      	bls.n	8000566 <__udivmoddi4+0x2a6>
 800053a:	3802      	subs	r0, #2
 800053c:	4429      	add	r1, r5
 800053e:	1ac9      	subs	r1, r1, r3
 8000540:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000544:	e73b      	b.n	80003be <__udivmoddi4+0xfe>
 8000546:	4637      	mov	r7, r6
 8000548:	4630      	mov	r0, r6
 800054a:	e709      	b.n	8000360 <__udivmoddi4+0xa0>
 800054c:	4607      	mov	r7, r0
 800054e:	e6e7      	b.n	8000320 <__udivmoddi4+0x60>
 8000550:	4618      	mov	r0, r3
 8000552:	e6fb      	b.n	800034c <__udivmoddi4+0x8c>
 8000554:	4541      	cmp	r1, r8
 8000556:	d2ab      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 8000558:	ebb8 0a02 	subs.w	sl, r8, r2
 800055c:	eb69 020e 	sbc.w	r2, r9, lr
 8000560:	3801      	subs	r0, #1
 8000562:	4613      	mov	r3, r2
 8000564:	e7a4      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000566:	4660      	mov	r0, ip
 8000568:	e7e9      	b.n	800053e <__udivmoddi4+0x27e>
 800056a:	4618      	mov	r0, r3
 800056c:	e795      	b.n	800049a <__udivmoddi4+0x1da>
 800056e:	4667      	mov	r7, ip
 8000570:	e7d1      	b.n	8000516 <__udivmoddi4+0x256>
 8000572:	4681      	mov	r9, r0
 8000574:	e77c      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000576:	3802      	subs	r0, #2
 8000578:	442c      	add	r4, r5
 800057a:	e747      	b.n	800040c <__udivmoddi4+0x14c>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	442b      	add	r3, r5
 8000582:	e72f      	b.n	80003e4 <__udivmoddi4+0x124>
 8000584:	4638      	mov	r0, r7
 8000586:	e708      	b.n	800039a <__udivmoddi4+0xda>
 8000588:	4637      	mov	r7, r6
 800058a:	e6e9      	b.n	8000360 <__udivmoddi4+0xa0>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b088      	sub	sp, #32
 8000594:	af00      	add	r7, sp, #0
 8000596:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;

  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000598:	2300      	movs	r3, #0
 800059a:	60bb      	str	r3, [r7, #8]
 800059c:	4b1d      	ldr	r3, [pc, #116]	; (8000614 <HCI_TL_SPI_Init+0x84>)
 800059e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005a0:	4a1c      	ldr	r2, [pc, #112]	; (8000614 <HCI_TL_SPI_Init+0x84>)
 80005a2:	f043 0301 	orr.w	r3, r3, #1
 80005a6:	6313      	str	r3, [r2, #48]	; 0x30
 80005a8:	4b1a      	ldr	r3, [pc, #104]	; (8000614 <HCI_TL_SPI_Init+0x84>)
 80005aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ac:	f003 0301 	and.w	r3, r3, #1
 80005b0:	60bb      	str	r3, [r7, #8]
 80005b2:	68bb      	ldr	r3, [r7, #8]

  /* Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 80005b4:	2301      	movs	r3, #1
 80005b6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80005b8:	4b17      	ldr	r3, [pc, #92]	; (8000618 <HCI_TL_SPI_Init+0x88>)
 80005ba:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005bc:	2300      	movs	r3, #0
 80005be:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 80005c0:	f107 030c 	add.w	r3, r7, #12
 80005c4:	4619      	mov	r1, r3
 80005c6:	4815      	ldr	r0, [pc, #84]	; (800061c <HCI_TL_SPI_Init+0x8c>)
 80005c8:	f001 f94a 	bl	8001860 <HAL_GPIO_Init>

  /* Configure RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 80005cc:	f44f 7380 	mov.w	r3, #256	; 0x100
 80005d0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005d2:	2301      	movs	r3, #1
 80005d4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005d6:	2300      	movs	r3, #0
 80005d8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005da:	2300      	movs	r3, #0
 80005dc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 80005de:	f107 030c 	add.w	r3, r7, #12
 80005e2:	4619      	mov	r1, r3
 80005e4:	480d      	ldr	r0, [pc, #52]	; (800061c <HCI_TL_SPI_Init+0x8c>)
 80005e6:	f001 f93b 	bl	8001860 <HAL_GPIO_Init>

  /* Configure CS */
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 80005ea:	2302      	movs	r3, #2
 80005ec:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005ee:	2301      	movs	r3, #1
 80005f0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005f2:	2300      	movs	r3, #0
 80005f4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005f6:	2300      	movs	r3, #0
 80005f8:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 80005fa:	f107 030c 	add.w	r3, r7, #12
 80005fe:	4619      	mov	r1, r3
 8000600:	4806      	ldr	r0, [pc, #24]	; (800061c <HCI_TL_SPI_Init+0x8c>)
 8000602:	f001 f92d 	bl	8001860 <HAL_GPIO_Init>

  return BSP_SPI1_Init();
 8000606:	f000 fcc1 	bl	8000f8c <BSP_SPI1_Init>
 800060a:	4603      	mov	r3, r0
}
 800060c:	4618      	mov	r0, r3
 800060e:	3720      	adds	r7, #32
 8000610:	46bd      	mov	sp, r7
 8000612:	bd80      	pop	{r7, pc}
 8000614:	40023800 	.word	0x40023800
 8000618:	10110000 	.word	0x10110000
 800061c:	40020000 	.word	0x40020000

08000620 <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN);
 8000624:	2101      	movs	r1, #1
 8000626:	4807      	ldr	r0, [pc, #28]	; (8000644 <HCI_TL_SPI_DeInit+0x24>)
 8000628:	f001 fa9c 	bl	8001b64 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN);
 800062c:	2102      	movs	r1, #2
 800062e:	4805      	ldr	r0, [pc, #20]	; (8000644 <HCI_TL_SPI_DeInit+0x24>)
 8000630:	f001 fa98 	bl	8001b64 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);
 8000634:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000638:	4802      	ldr	r0, [pc, #8]	; (8000644 <HCI_TL_SPI_DeInit+0x24>)
 800063a:	f001 fa93 	bl	8001b64 <HAL_GPIO_DeInit>
  return 0;
 800063e:	2300      	movs	r3, #0
}
 8000640:	4618      	mov	r0, r3
 8000642:	bd80      	pop	{r7, pc}
 8000644:	40020000 	.word	0x40020000

08000648 <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	af00      	add	r7, sp, #0
  // Deselect CS PIN for BlueNRG to avoid spurious commands
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 800064c:	2201      	movs	r2, #1
 800064e:	2102      	movs	r1, #2
 8000650:	480b      	ldr	r0, [pc, #44]	; (8000680 <HCI_TL_SPI_Reset+0x38>)
 8000652:	f001 fb81 	bl	8001d58 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 8000656:	2200      	movs	r2, #0
 8000658:	f44f 7180 	mov.w	r1, #256	; 0x100
 800065c:	4808      	ldr	r0, [pc, #32]	; (8000680 <HCI_TL_SPI_Reset+0x38>)
 800065e:	f001 fb7b 	bl	8001d58 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8000662:	2005      	movs	r0, #5
 8000664:	f000 ff76 	bl	8001554 <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 8000668:	2201      	movs	r2, #1
 800066a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800066e:	4804      	ldr	r0, [pc, #16]	; (8000680 <HCI_TL_SPI_Reset+0x38>)
 8000670:	f001 fb72 	bl	8001d58 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8000674:	2005      	movs	r0, #5
 8000676:	f000 ff6d 	bl	8001554 <HAL_Delay>
  return 0;
 800067a:	2300      	movs	r3, #0
}
 800067c:	4618      	mov	r0, r3
 800067e:	bd80      	pop	{r7, pc}
 8000680:	40020000 	.word	0x40020000

08000684 <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 8000684:	b580      	push	{r7, lr}
 8000686:	b088      	sub	sp, #32
 8000688:	af00      	add	r7, sp, #0
 800068a:	6078      	str	r0, [r7, #4]
 800068c:	460b      	mov	r3, r1
 800068e:	807b      	strh	r3, [r7, #2]
  uint16_t byte_count;
  uint8_t len = 0;
 8000690:	2300      	movs	r3, #0
 8000692:	777b      	strb	r3, [r7, #29]
  uint8_t char_ff = 0xff;
 8000694:	23ff      	movs	r3, #255	; 0xff
 8000696:	773b      	strb	r3, [r7, #28]
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 8000698:	230b      	movs	r3, #11
 800069a:	753b      	strb	r3, [r7, #20]
 800069c:	2300      	movs	r3, #0
 800069e:	757b      	strb	r3, [r7, #21]
 80006a0:	2300      	movs	r3, #0
 80006a2:	75bb      	strb	r3, [r7, #22]
 80006a4:	2300      	movs	r3, #0
 80006a6:	75fb      	strb	r3, [r7, #23]
 80006a8:	2300      	movs	r3, #0
 80006aa:	763b      	strb	r3, [r7, #24]
  uint8_t header_slave[HEADER_SIZE];

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 80006ac:	2200      	movs	r2, #0
 80006ae:	2102      	movs	r1, #2
 80006b0:	4820      	ldr	r0, [pc, #128]	; (8000734 <HCI_TL_SPI_Receive+0xb0>)
 80006b2:	f001 fb51 	bl	8001d58 <HAL_GPIO_WritePin>

  /* Read the header */
  BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 80006b6:	f107 010c 	add.w	r1, r7, #12
 80006ba:	f107 0314 	add.w	r3, r7, #20
 80006be:	2205      	movs	r2, #5
 80006c0:	4618      	mov	r0, r3
 80006c2:	f000 fc93 	bl	8000fec <BSP_SPI1_SendRecv>

  if(header_slave[0] == 0x02)
 80006c6:	7b3b      	ldrb	r3, [r7, #12]
 80006c8:	2b02      	cmp	r3, #2
 80006ca:	d129      	bne.n	8000720 <HCI_TL_SPI_Receive+0x9c>
  {
    /* device is ready */
    byte_count = (header_slave[4] << 8)| header_slave[3];
 80006cc:	7c3b      	ldrb	r3, [r7, #16]
 80006ce:	021b      	lsls	r3, r3, #8
 80006d0:	b21a      	sxth	r2, r3
 80006d2:	7bfb      	ldrb	r3, [r7, #15]
 80006d4:	b21b      	sxth	r3, r3
 80006d6:	4313      	orrs	r3, r2
 80006d8:	b21b      	sxth	r3, r3
 80006da:	83fb      	strh	r3, [r7, #30]

    if(byte_count > 0)
 80006dc:	8bfb      	ldrh	r3, [r7, #30]
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d01e      	beq.n	8000720 <HCI_TL_SPI_Receive+0x9c>
    {
      /* avoid to read more data than the size of the buffer */
      if (byte_count > size){
 80006e2:	8bfa      	ldrh	r2, [r7, #30]
 80006e4:	887b      	ldrh	r3, [r7, #2]
 80006e6:	429a      	cmp	r2, r3
 80006e8:	d901      	bls.n	80006ee <HCI_TL_SPI_Receive+0x6a>
        byte_count = size;
 80006ea:	887b      	ldrh	r3, [r7, #2]
 80006ec:	83fb      	strh	r3, [r7, #30]
      }

      for(len = 0; len < byte_count; len++)
 80006ee:	2300      	movs	r3, #0
 80006f0:	777b      	strb	r3, [r7, #29]
 80006f2:	e010      	b.n	8000716 <HCI_TL_SPI_Receive+0x92>
      {
        BSP_SPI1_SendRecv(&char_ff, (uint8_t*)&read_char, 1);
 80006f4:	f107 011b 	add.w	r1, r7, #27
 80006f8:	f107 031c 	add.w	r3, r7, #28
 80006fc:	2201      	movs	r2, #1
 80006fe:	4618      	mov	r0, r3
 8000700:	f000 fc74 	bl	8000fec <BSP_SPI1_SendRecv>
        buffer[len] = read_char;
 8000704:	7f7b      	ldrb	r3, [r7, #29]
 8000706:	687a      	ldr	r2, [r7, #4]
 8000708:	4413      	add	r3, r2
 800070a:	7efa      	ldrb	r2, [r7, #27]
 800070c:	b2d2      	uxtb	r2, r2
 800070e:	701a      	strb	r2, [r3, #0]
      for(len = 0; len < byte_count; len++)
 8000710:	7f7b      	ldrb	r3, [r7, #29]
 8000712:	3301      	adds	r3, #1
 8000714:	777b      	strb	r3, [r7, #29]
 8000716:	7f7b      	ldrb	r3, [r7, #29]
 8000718:	b29b      	uxth	r3, r3
 800071a:	8bfa      	ldrh	r2, [r7, #30]
 800071c:	429a      	cmp	r2, r3
 800071e:	d8e9      	bhi.n	80006f4 <HCI_TL_SPI_Receive+0x70>
      }
    }
  }
  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8000720:	2201      	movs	r2, #1
 8000722:	2102      	movs	r1, #2
 8000724:	4803      	ldr	r0, [pc, #12]	; (8000734 <HCI_TL_SPI_Receive+0xb0>)
 8000726:	f001 fb17 	bl	8001d58 <HAL_GPIO_WritePin>
    }
    PRINT_CSV("\n");
  }
#endif

  return len;
 800072a:	7f7b      	ldrb	r3, [r7, #29]
}
 800072c:	4618      	mov	r0, r3
 800072e:	3720      	adds	r7, #32
 8000730:	46bd      	mov	sp, r7
 8000732:	bd80      	pop	{r7, pc}
 8000734:	40020000 	.word	0x40020000

08000738 <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	b088      	sub	sp, #32
 800073c:	af00      	add	r7, sp, #0
 800073e:	6078      	str	r0, [r7, #4]
 8000740:	460b      	mov	r3, r1
 8000742:	807b      	strh	r3, [r7, #2]
  int32_t result;

  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 8000744:	230a      	movs	r3, #10
 8000746:	743b      	strb	r3, [r7, #16]
 8000748:	2300      	movs	r3, #0
 800074a:	747b      	strb	r3, [r7, #17]
 800074c:	2300      	movs	r3, #0
 800074e:	74bb      	strb	r3, [r7, #18]
 8000750:	2300      	movs	r3, #0
 8000752:	74fb      	strb	r3, [r7, #19]
 8000754:	2300      	movs	r3, #0
 8000756:	753b      	strb	r3, [r7, #20]
  uint8_t header_slave[HEADER_SIZE];

  static uint8_t read_char_buf[MAX_BUFFER_SIZE];
  uint32_t tickstart = HAL_GetTick();
 8000758:	f000 fef0 	bl	800153c <HAL_GetTick>
 800075c:	61b8      	str	r0, [r7, #24]

  do
  {
    result = 0;
 800075e:	2300      	movs	r3, #0
 8000760:	61fb      	str	r3, [r7, #28]

    /* CS reset */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8000762:	2200      	movs	r2, #0
 8000764:	2102      	movs	r1, #2
 8000766:	481c      	ldr	r0, [pc, #112]	; (80007d8 <HCI_TL_SPI_Send+0xa0>)
 8000768:	f001 faf6 	bl	8001d58 <HAL_GPIO_WritePin>

    /* Read header */
    BSP_SPI1_SendRecv(header_master, header_slave, HEADER_SIZE);
 800076c:	f107 0108 	add.w	r1, r7, #8
 8000770:	f107 0310 	add.w	r3, r7, #16
 8000774:	2205      	movs	r2, #5
 8000776:	4618      	mov	r0, r3
 8000778:	f000 fc38 	bl	8000fec <BSP_SPI1_SendRecv>

    if(header_slave[0] == 0x02)
 800077c:	7a3b      	ldrb	r3, [r7, #8]
 800077e:	2b02      	cmp	r3, #2
 8000780:	d10f      	bne.n	80007a2 <HCI_TL_SPI_Send+0x6a>
    {
      /* SPI is ready */
      if(header_slave[1] >= size)
 8000782:	7a7b      	ldrb	r3, [r7, #9]
 8000784:	b29b      	uxth	r3, r3
 8000786:	887a      	ldrh	r2, [r7, #2]
 8000788:	429a      	cmp	r2, r3
 800078a:	d806      	bhi.n	800079a <HCI_TL_SPI_Send+0x62>
      {
        BSP_SPI1_SendRecv(buffer, read_char_buf, size);
 800078c:	887b      	ldrh	r3, [r7, #2]
 800078e:	461a      	mov	r2, r3
 8000790:	4912      	ldr	r1, [pc, #72]	; (80007dc <HCI_TL_SPI_Send+0xa4>)
 8000792:	6878      	ldr	r0, [r7, #4]
 8000794:	f000 fc2a 	bl	8000fec <BSP_SPI1_SendRecv>
 8000798:	e006      	b.n	80007a8 <HCI_TL_SPI_Send+0x70>
      }
      else
      {
        /* Buffer is too small */
        result = -2;
 800079a:	f06f 0301 	mvn.w	r3, #1
 800079e:	61fb      	str	r3, [r7, #28]
 80007a0:	e002      	b.n	80007a8 <HCI_TL_SPI_Send+0x70>
      }
    } else {
      /* SPI is not ready */
      result = -1;
 80007a2:	f04f 33ff 	mov.w	r3, #4294967295
 80007a6:	61fb      	str	r3, [r7, #28]
    }

    /* Release CS line */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80007a8:	2201      	movs	r2, #1
 80007aa:	2102      	movs	r1, #2
 80007ac:	480a      	ldr	r0, [pc, #40]	; (80007d8 <HCI_TL_SPI_Send+0xa0>)
 80007ae:	f001 fad3 	bl	8001d58 <HAL_GPIO_WritePin>

    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 80007b2:	f000 fec3 	bl	800153c <HAL_GetTick>
 80007b6:	4602      	mov	r2, r0
 80007b8:	69bb      	ldr	r3, [r7, #24]
 80007ba:	1ad3      	subs	r3, r2, r3
 80007bc:	2b0f      	cmp	r3, #15
 80007be:	d903      	bls.n	80007c8 <HCI_TL_SPI_Send+0x90>
    {
      result = -3;
 80007c0:	f06f 0302 	mvn.w	r3, #2
 80007c4:	61fb      	str	r3, [r7, #28]
      break;
 80007c6:	e002      	b.n	80007ce <HCI_TL_SPI_Send+0x96>
    }
  } while(result < 0);
 80007c8:	69fb      	ldr	r3, [r7, #28]
 80007ca:	2b00      	cmp	r3, #0
 80007cc:	dbc7      	blt.n	800075e <HCI_TL_SPI_Send+0x26>

  return result;
 80007ce:	69fb      	ldr	r3, [r7, #28]
}
 80007d0:	4618      	mov	r0, r3
 80007d2:	3720      	adds	r7, #32
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	40020000 	.word	0x40020000
 80007dc:	20000090 	.word	0x20000090

080007e0 <IsDataAvailable>:
 *
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
 80007e0:	b580      	push	{r7, lr}
 80007e2:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 80007e4:	2101      	movs	r1, #1
 80007e6:	4805      	ldr	r0, [pc, #20]	; (80007fc <IsDataAvailable+0x1c>)
 80007e8:	f001 fa9e 	bl	8001d28 <HAL_GPIO_ReadPin>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b01      	cmp	r3, #1
 80007f0:	bf0c      	ite	eq
 80007f2:	2301      	moveq	r3, #1
 80007f4:	2300      	movne	r3, #0
 80007f6:	b2db      	uxtb	r3, r3
}
 80007f8:	4618      	mov	r0, r3
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	40020000 	.word	0x40020000

08000800 <hci_tl_lowlevel_init>:
 *
 * @param  None
 * @retval None
 */
void hci_tl_lowlevel_init(void)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b088      	sub	sp, #32
 8000804:	af00      	add	r7, sp, #0

  /* USER CODE END hci_tl_lowlevel_init 1 */
  tHciIO fops;

  /* Register IO bus services */
  fops.Init    = HCI_TL_SPI_Init;
 8000806:	4b13      	ldr	r3, [pc, #76]	; (8000854 <hci_tl_lowlevel_init+0x54>)
 8000808:	607b      	str	r3, [r7, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 800080a:	4b13      	ldr	r3, [pc, #76]	; (8000858 <hci_tl_lowlevel_init+0x58>)
 800080c:	60bb      	str	r3, [r7, #8]
  fops.Send    = HCI_TL_SPI_Send;
 800080e:	4b13      	ldr	r3, [pc, #76]	; (800085c <hci_tl_lowlevel_init+0x5c>)
 8000810:	617b      	str	r3, [r7, #20]
  fops.Receive = HCI_TL_SPI_Receive;
 8000812:	4b13      	ldr	r3, [pc, #76]	; (8000860 <hci_tl_lowlevel_init+0x60>)
 8000814:	613b      	str	r3, [r7, #16]
  fops.Reset   = HCI_TL_SPI_Reset;
 8000816:	4b13      	ldr	r3, [pc, #76]	; (8000864 <hci_tl_lowlevel_init+0x64>)
 8000818:	60fb      	str	r3, [r7, #12]
  fops.GetTick = BSP_GetTick;
 800081a:	4b13      	ldr	r3, [pc, #76]	; (8000868 <hci_tl_lowlevel_init+0x68>)
 800081c:	61fb      	str	r3, [r7, #28]

  hci_register_io_bus (&fops);
 800081e:	1d3b      	adds	r3, r7, #4
 8000820:	4618      	mov	r0, r3
 8000822:	f003 fabb 	bl	8003d9c <hci_register_io_bus>
  /* USER CODE BEGIN hci_tl_lowlevel_init 2 */

  /* USER CODE END hci_tl_lowlevel_init 2 */

  /* Register event irq handler */
  HAL_EXTI_GetHandle(&hexti0, EXTI_LINE_0);
 8000826:	f04f 61c0 	mov.w	r1, #100663296	; 0x6000000
 800082a:	4810      	ldr	r0, [pc, #64]	; (800086c <hci_tl_lowlevel_init+0x6c>)
 800082c:	f000 ffdf 	bl	80017ee <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti0, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 8000830:	4a0f      	ldr	r2, [pc, #60]	; (8000870 <hci_tl_lowlevel_init+0x70>)
 8000832:	2100      	movs	r1, #0
 8000834:	480d      	ldr	r0, [pc, #52]	; (800086c <hci_tl_lowlevel_init+0x6c>)
 8000836:	f000 ffc0 	bl	80017ba <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 800083a:	2200      	movs	r2, #0
 800083c:	2100      	movs	r1, #0
 800083e:	2006      	movs	r0, #6
 8000840:	f000 ff85 	bl	800174e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000844:	2006      	movs	r0, #6
 8000846:	f000 ff9e 	bl	8001786 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN hci_tl_lowlevel_init 3 */

  /* USER CODE END hci_tl_lowlevel_init 3 */

}
 800084a:	bf00      	nop
 800084c:	3720      	adds	r7, #32
 800084e:	46bd      	mov	sp, r7
 8000850:	bd80      	pop	{r7, pc}
 8000852:	bf00      	nop
 8000854:	08000591 	.word	0x08000591
 8000858:	08000621 	.word	0x08000621
 800085c:	08000739 	.word	0x08000739
 8000860:	08000685 	.word	0x08000685
 8000864:	08000649 	.word	0x08000649
 8000868:	0800102d 	.word	0x0800102d
 800086c:	20000488 	.word	0x20000488
 8000870:	08000875 	.word	0x08000875

08000874 <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	af00      	add	r7, sp, #0
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
 8000878:	e005      	b.n	8000886 <hci_tl_lowlevel_isr+0x12>
  {
    if (hci_notify_asynch_evt(NULL))
 800087a:	2000      	movs	r0, #0
 800087c:	f003 fbf0 	bl	8004060 <hci_notify_asynch_evt>
 8000880:	4603      	mov	r3, r0
 8000882:	2b00      	cmp	r3, #0
 8000884:	d105      	bne.n	8000892 <hci_tl_lowlevel_isr+0x1e>
  while(IsDataAvailable())
 8000886:	f7ff ffab 	bl	80007e0 <IsDataAvailable>
 800088a:	4603      	mov	r3, r0
 800088c:	2b00      	cmp	r3, #0
 800088e:	d1f4      	bne.n	800087a <hci_tl_lowlevel_isr+0x6>
 8000890:	e000      	b.n	8000894 <hci_tl_lowlevel_isr+0x20>
    {
      return;
 8000892:	bf00      	nop
  }

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */
}
 8000894:	bd80      	pop	{r7, pc}
	...

08000898 <MX_BlueNRG_MS_Init>:
static void userChat();

/*
 * Initialization of BlueNRG module
 */
void MX_BlueNRG_MS_Init() {
 8000898:	b5b0      	push	{r4, r5, r7, lr}
 800089a:	b08a      	sub	sp, #40	; 0x28
 800089c:	af02      	add	r7, sp, #8
	const char* name = "Preis";
 800089e:	4b23      	ldr	r3, [pc, #140]	; (800092c <MX_BlueNRG_MS_Init+0x94>)
 80008a0:	61fb      	str	r3, [r7, #28]
	uint8_t SERVER_BDADDR[] = {0x01,0x02,0x03,0x04,0x05,0x06};
 80008a2:	4a23      	ldr	r2, [pc, #140]	; (8000930 <MX_BlueNRG_MS_Init+0x98>)
 80008a4:	f107 0314 	add.w	r3, r7, #20
 80008a8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80008ac:	6018      	str	r0, [r3, #0]
 80008ae:	3304      	adds	r3, #4
 80008b0:	8019      	strh	r1, [r3, #0]
	uint8_t bdaddr[BDADDR_SIZE];

	uint16_t service_handle, dev_name_char_handle, appearance_char_handle;

	hci_init(user_notify, NULL);
 80008b2:	2100      	movs	r1, #0
 80008b4:	481f      	ldr	r0, [pc, #124]	; (8000934 <MX_BlueNRG_MS_Init+0x9c>)
 80008b6:	f003 fa2f 	bl	8003d18 <hci_init>
	hci_reset();
 80008ba:	f003 f932 	bl	8003b22 <hci_reset>
	HAL_Delay(100);
 80008be:	2064      	movs	r0, #100	; 0x64
 80008c0:	f000 fe48 	bl	8001554 <HAL_Delay>

	BLUENRG_memcpy(bdaddr,SERVER_BDADDR, sizeof(SERVER_BDADDR));
 80008c4:	f107 030c 	add.w	r3, r7, #12
 80008c8:	f107 0214 	add.w	r2, r7, #20
 80008cc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80008d0:	6018      	str	r0, [r3, #0]
 80008d2:	3304      	adds	r3, #4
 80008d4:	8019      	strh	r1, [r3, #0]

	aci_hal_write_config_data(CONFIG_DATA_PUBADDR_OFFSET, CONFIG_DATA_PUBADDR_LEN,bdaddr);
 80008d6:	f107 030c 	add.w	r3, r7, #12
 80008da:	461a      	mov	r2, r3
 80008dc:	2106      	movs	r1, #6
 80008de:	2000      	movs	r0, #0
 80008e0:	f003 f8b7 	bl	8003a52 <aci_hal_write_config_data>
	aci_gatt_init();
 80008e4:	f002 fea1 	bl	800362a <aci_gatt_init>

	//IDB05A1 BLE
	aci_gap_init_IDB05A1(GAP_PERIPHERAL_ROLE_IDB05A1, 0, 0x07, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 80008e8:	f107 020a 	add.w	r2, r7, #10
 80008ec:	1dbb      	adds	r3, r7, #6
 80008ee:	9301      	str	r3, [sp, #4]
 80008f0:	f107 0308 	add.w	r3, r7, #8
 80008f4:	9300      	str	r3, [sp, #0]
 80008f6:	4613      	mov	r3, r2
 80008f8:	2207      	movs	r2, #7
 80008fa:	2100      	movs	r1, #0
 80008fc:	2001      	movs	r0, #1
 80008fe:	f002 fd55 	bl	80033ac <aci_gap_init_IDB05A1>

	aci_gatt_update_char_value(service_handle, dev_name_char_handle, 0, strlen(name), (uint8_t*)name);
 8000902:	897c      	ldrh	r4, [r7, #10]
 8000904:	893d      	ldrh	r5, [r7, #8]
 8000906:	69f8      	ldr	r0, [r7, #28]
 8000908:	f7ff fc6a 	bl	80001e0 <strlen>
 800090c:	4603      	mov	r3, r0
 800090e:	b2da      	uxtb	r2, r3
 8000910:	69fb      	ldr	r3, [r7, #28]
 8000912:	9300      	str	r3, [sp, #0]
 8000914:	4613      	mov	r3, r2
 8000916:	2200      	movs	r2, #0
 8000918:	4629      	mov	r1, r5
 800091a:	4620      	mov	r0, r4
 800091c:	f003 f806 	bl	800392c <aci_gatt_update_char_value>

	//add services
	addServices();
 8000920:	f000 f88a 	bl	8000a38 <addServices>

}
 8000924:	bf00      	nop
 8000926:	3720      	adds	r7, #32
 8000928:	46bd      	mov	sp, r7
 800092a:	bdb0      	pop	{r4, r5, r7, pc}
 800092c:	08005230 	.word	0x08005230
 8000930:	08005238 	.word	0x08005238
 8000934:	08000c19 	.word	0x08000c19

08000938 <MX_BlueNRG_MS_Process>:

/*
 * Initialization of BlueNRG process
 */
void MX_BlueNRG_MS_Process() {
 8000938:	b580      	push	{r7, lr}
 800093a:	af00      	add	r7, sp, #0
	userChat();
 800093c:	f000 f804 	bl	8000948 <userChat>
	hci_user_evt_proc();
 8000940:	f003 fb64 	bl	800400c <hci_user_evt_proc>
}
 8000944:	bf00      	nop
 8000946:	bd80      	pop	{r7, pc}

08000948 <userChat>:
/*
 * user chat function
 */
static void userChat() {
 8000948:	b580      	push	{r7, lr}
 800094a:	b082      	sub	sp, #8
 800094c:	af00      	add	r7, sp, #0
	if(set_connectable) {
 800094e:	4b20      	ldr	r3, [pc, #128]	; (80009d0 <userChat+0x88>)
 8000950:	781b      	ldrb	r3, [r3, #0]
 8000952:	b2db      	uxtb	r3, r3
 8000954:	2b00      	cmp	r3, #0
 8000956:	d00d      	beq.n	8000974 <userChat+0x2c>
		make_connection();
 8000958:	f000 f846 	bl	80009e8 <make_connection>
		set_connectable = FALSE;
 800095c:	4b1c      	ldr	r3, [pc, #112]	; (80009d0 <userChat+0x88>)
 800095e:	2200      	movs	r2, #0
 8000960:	701a      	strb	r2, [r3, #0]
		button_init_state = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13);
 8000962:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000966:	481b      	ldr	r0, [pc, #108]	; (80009d4 <userChat+0x8c>)
 8000968:	f001 f9de 	bl	8001d28 <HAL_GPIO_ReadPin>
 800096c:	4603      	mov	r3, r0
 800096e:	461a      	mov	r2, r3
 8000970:	4b19      	ldr	r3, [pc, #100]	; (80009d8 <userChat+0x90>)
 8000972:	701a      	strb	r2, [r3, #0]
	}

	if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) != button_init_state) {
 8000974:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000978:	4816      	ldr	r0, [pc, #88]	; (80009d4 <userChat+0x8c>)
 800097a:	f001 f9d5 	bl	8001d28 <HAL_GPIO_ReadPin>
 800097e:	4603      	mov	r3, r0
 8000980:	461a      	mov	r2, r3
 8000982:	4b15      	ldr	r3, [pc, #84]	; (80009d8 <userChat+0x90>)
 8000984:	781b      	ldrb	r3, [r3, #0]
 8000986:	429a      	cmp	r2, r3
 8000988:	d01d      	beq.n	80009c6 <userChat+0x7e>
		while(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13) != button_init_state);
 800098a:	bf00      	nop
 800098c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000990:	4810      	ldr	r0, [pc, #64]	; (80009d4 <userChat+0x8c>)
 8000992:	f001 f9c9 	bl	8001d28 <HAL_GPIO_ReadPin>
 8000996:	4603      	mov	r3, r0
 8000998:	461a      	mov	r2, r3
 800099a:	4b0f      	ldr	r3, [pc, #60]	; (80009d8 <userChat+0x90>)
 800099c:	781b      	ldrb	r3, [r3, #0]
 800099e:	429a      	cmp	r2, r3
 80009a0:	d1f4      	bne.n	800098c <userChat+0x44>

		if(connected && notification_enabled) {
 80009a2:	4b0e      	ldr	r3, [pc, #56]	; (80009dc <userChat+0x94>)
 80009a4:	781b      	ldrb	r3, [r3, #0]
 80009a6:	b2db      	uxtb	r3, r3
 80009a8:	2b00      	cmp	r3, #0
 80009aa:	d00c      	beq.n	80009c6 <userChat+0x7e>
 80009ac:	4b0c      	ldr	r3, [pc, #48]	; (80009e0 <userChat+0x98>)
 80009ae:	781b      	ldrb	r3, [r3, #0]
 80009b0:	b2db      	uxtb	r3, r3
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d007      	beq.n	80009c6 <userChat+0x7e>
			uint8_t data[2] = {'a','b'};
 80009b6:	4b0b      	ldr	r3, [pc, #44]	; (80009e4 <userChat+0x9c>)
 80009b8:	881b      	ldrh	r3, [r3, #0]
 80009ba:	80bb      	strh	r3, [r7, #4]
			sendData(data, 2);
 80009bc:	1d3b      	adds	r3, r7, #4
 80009be:	2102      	movs	r1, #2
 80009c0:	4618      	mov	r0, r3
 80009c2:	f000 f88f 	bl	8000ae4 <sendData>
		}
	}
}
 80009c6:	bf00      	nop
 80009c8:	3708      	adds	r7, #8
 80009ca:	46bd      	mov	sp, r7
 80009cc:	bd80      	pop	{r7, pc}
 80009ce:	bf00      	nop
 80009d0:	20000000 	.word	0x20000000
 80009d4:	40020800 	.word	0x40020800
 80009d8:	2000018f 	.word	0x2000018f
 80009dc:	20000190 	.word	0x20000190
 80009e0:	20000194 	.word	0x20000194
 80009e4:	08005240 	.word	0x08005240

080009e8 <make_connection>:

static void make_connection() {
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b08a      	sub	sp, #40	; 0x28
 80009ec:	af08      	add	r7, sp, #32
	const char local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME,'B','L','E','-','A','X','G'};
 80009ee:	4a11      	ldr	r2, [pc, #68]	; (8000a34 <make_connection+0x4c>)
 80009f0:	463b      	mov	r3, r7
 80009f2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80009f6:	e883 0003 	stmia.w	r3, {r0, r1}

	hci_le_set_scan_resp_data(0, NULL);
 80009fa:	2100      	movs	r1, #0
 80009fc:	2000      	movs	r0, #0
 80009fe:	f003 f8b2 	bl	8003b66 <hci_le_set_scan_resp_data>

	aci_gap_set_discoverable(ADV_IND, 0, 0, PUBLIC_ADDR,NO_WHITE_LIST_USE, sizeof(local_name), local_name, 0, NULL, 0, 0);
 8000a02:	2300      	movs	r3, #0
 8000a04:	9306      	str	r3, [sp, #24]
 8000a06:	2300      	movs	r3, #0
 8000a08:	9305      	str	r3, [sp, #20]
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	9304      	str	r3, [sp, #16]
 8000a0e:	2300      	movs	r3, #0
 8000a10:	9303      	str	r3, [sp, #12]
 8000a12:	463b      	mov	r3, r7
 8000a14:	9302      	str	r3, [sp, #8]
 8000a16:	2308      	movs	r3, #8
 8000a18:	9301      	str	r3, [sp, #4]
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	9300      	str	r3, [sp, #0]
 8000a1e:	2300      	movs	r3, #0
 8000a20:	2200      	movs	r2, #0
 8000a22:	2100      	movs	r1, #0
 8000a24:	2000      	movs	r0, #0
 8000a26:	f002 fd11 	bl	800344c <aci_gap_set_discoverable>

}
 8000a2a:	bf00      	nop
 8000a2c:	3708      	adds	r7, #8
 8000a2e:	46bd      	mov	sp, r7
 8000a30:	bd80      	pop	{r7, pc}
 8000a32:	bf00      	nop
 8000a34:	08005244 	.word	0x08005244

08000a38 <addServices>:
/*
 * @brief add services to the devices
 *
 */

tBleStatus addServices(void) {
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b088      	sub	sp, #32
 8000a3c:	af06      	add	r7, sp, #24

	tBleStatus ret;

	aci_gatt_add_serv(UUID_TYPE_128, service_uuid, PRIMARY_SERVICE, 7, &myServiceHandle);
 8000a3e:	4b1b      	ldr	r3, [pc, #108]	; (8000aac <addServices+0x74>)
 8000a40:	9300      	str	r3, [sp, #0]
 8000a42:	2307      	movs	r3, #7
 8000a44:	2201      	movs	r2, #1
 8000a46:	491a      	ldr	r1, [pc, #104]	; (8000ab0 <addServices+0x78>)
 8000a48:	2002      	movs	r0, #2
 8000a4a:	f002 fe11 	bl	8003670 <aci_gatt_add_serv>
	ret = aci_gatt_add_char(myServiceHandle, UUID_TYPE_128, charTx_uuid, 20, CHAR_PROP_NOTIFY, ATTR_PERMISSION_NONE, GATT_DONT_NOTIFY_EVENTS, 16, 0, &myCharTxHandle);
 8000a4e:	4b17      	ldr	r3, [pc, #92]	; (8000aac <addServices+0x74>)
 8000a50:	8818      	ldrh	r0, [r3, #0]
 8000a52:	4b18      	ldr	r3, [pc, #96]	; (8000ab4 <addServices+0x7c>)
 8000a54:	9305      	str	r3, [sp, #20]
 8000a56:	2300      	movs	r3, #0
 8000a58:	9304      	str	r3, [sp, #16]
 8000a5a:	2310      	movs	r3, #16
 8000a5c:	9303      	str	r3, [sp, #12]
 8000a5e:	2300      	movs	r3, #0
 8000a60:	9302      	str	r3, [sp, #8]
 8000a62:	2300      	movs	r3, #0
 8000a64:	9301      	str	r3, [sp, #4]
 8000a66:	2310      	movs	r3, #16
 8000a68:	9300      	str	r3, [sp, #0]
 8000a6a:	2314      	movs	r3, #20
 8000a6c:	4a12      	ldr	r2, [pc, #72]	; (8000ab8 <addServices+0x80>)
 8000a6e:	2102      	movs	r1, #2
 8000a70:	f002 fe8a 	bl	8003788 <aci_gatt_add_char>
 8000a74:	4603      	mov	r3, r0
 8000a76:	71fb      	strb	r3, [r7, #7]
	ret = aci_gatt_add_char(myServiceHandle, UUID_TYPE_128, charRx_uuid, 20, CHAR_PROP_WRITE |CHAR_PROP_WRITE_WITHOUT_RESP, ATTR_PERMISSION_NONE, GATT_NOTIFY_ATTRIBUTE_WRITE, 16, 1, &myCharRxHandle);
 8000a78:	4b0c      	ldr	r3, [pc, #48]	; (8000aac <addServices+0x74>)
 8000a7a:	8818      	ldrh	r0, [r3, #0]
 8000a7c:	4b0f      	ldr	r3, [pc, #60]	; (8000abc <addServices+0x84>)
 8000a7e:	9305      	str	r3, [sp, #20]
 8000a80:	2301      	movs	r3, #1
 8000a82:	9304      	str	r3, [sp, #16]
 8000a84:	2310      	movs	r3, #16
 8000a86:	9303      	str	r3, [sp, #12]
 8000a88:	2301      	movs	r3, #1
 8000a8a:	9302      	str	r3, [sp, #8]
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	9301      	str	r3, [sp, #4]
 8000a90:	230c      	movs	r3, #12
 8000a92:	9300      	str	r3, [sp, #0]
 8000a94:	2314      	movs	r3, #20
 8000a96:	4a0a      	ldr	r2, [pc, #40]	; (8000ac0 <addServices+0x88>)
 8000a98:	2102      	movs	r1, #2
 8000a9a:	f002 fe75 	bl	8003788 <aci_gatt_add_char>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	71fb      	strb	r3, [r7, #7]

	return ret;
 8000aa2:	79fb      	ldrb	r3, [r7, #7]
}
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	3708      	adds	r7, #8
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	bd80      	pop	{r7, pc}
 8000aac:	20000492 	.word	0x20000492
 8000ab0:	0800528c 	.word	0x0800528c
 8000ab4:	20000494 	.word	0x20000494
 8000ab8:	0800529c 	.word	0x0800529c
 8000abc:	20000490 	.word	0x20000490
 8000ac0:	080052ac 	.word	0x080052ac

08000ac4 <receiveData>:

/*
 * @brief receive data
 */
void receiveData(uint8_t *dataBuffer, uint8_t dataLen) {
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b082      	sub	sp, #8
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	6078      	str	r0, [r7, #4]
 8000acc:	460b      	mov	r3, r1
 8000ace:	70fb      	strb	r3, [r7, #3]
//	uint8_t recData[30];
//	memset(recData,0,sizeof(recData));

	HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin); // toggle LED on receiption on any data
 8000ad0:	2120      	movs	r1, #32
 8000ad2:	4803      	ldr	r0, [pc, #12]	; (8000ae0 <receiveData+0x1c>)
 8000ad4:	f001 f959 	bl	8001d8a <HAL_GPIO_TogglePin>

//	memcpy(recData,dataBuffer,dataLen);
//	HAL_UART_Transmit(&huart1, recData, dataLen, 100);

}
 8000ad8:	bf00      	nop
 8000ada:	3708      	adds	r7, #8
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	40020000 	.word	0x40020000

08000ae4 <sendData>:

/*
 * @brief send data
 */
void sendData(uint8_t *dataBuffer, uint8_t dataLen) {
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b084      	sub	sp, #16
 8000ae8:	af02      	add	r7, sp, #8
 8000aea:	6078      	str	r0, [r7, #4]
 8000aec:	460b      	mov	r3, r1
 8000aee:	70fb      	strb	r3, [r7, #3]
	aci_gatt_update_char_value(myServiceHandle, myCharTxHandle, 0, dataLen, dataBuffer);
 8000af0:	4b07      	ldr	r3, [pc, #28]	; (8000b10 <sendData+0x2c>)
 8000af2:	8818      	ldrh	r0, [r3, #0]
 8000af4:	4b07      	ldr	r3, [pc, #28]	; (8000b14 <sendData+0x30>)
 8000af6:	8819      	ldrh	r1, [r3, #0]
 8000af8:	78fa      	ldrb	r2, [r7, #3]
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	9300      	str	r3, [sp, #0]
 8000afe:	4613      	mov	r3, r2
 8000b00:	2200      	movs	r2, #0
 8000b02:	f002 ff13 	bl	800392c <aci_gatt_update_char_value>

}
 8000b06:	bf00      	nop
 8000b08:	3708      	adds	r7, #8
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	20000492 	.word	0x20000492
 8000b14:	20000494 	.word	0x20000494

08000b18 <attribute_Modified_CB>:

/*
 * @brief attribute modified CB
 */
void attribute_Modified_CB(uint16_t handle, uint8_t dataLen, uint8_t *attData) {
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	4603      	mov	r3, r0
 8000b20:	603a      	str	r2, [r7, #0]
 8000b22:	80fb      	strh	r3, [r7, #6]
 8000b24:	460b      	mov	r3, r1
 8000b26:	717b      	strb	r3, [r7, #5]

	if(handle == myCharRxHandle+1){
 8000b28:	88fa      	ldrh	r2, [r7, #6]
 8000b2a:	4b0e      	ldr	r3, [pc, #56]	; (8000b64 <attribute_Modified_CB+0x4c>)
 8000b2c:	881b      	ldrh	r3, [r3, #0]
 8000b2e:	3301      	adds	r3, #1
 8000b30:	429a      	cmp	r2, r3
 8000b32:	d105      	bne.n	8000b40 <attribute_Modified_CB+0x28>
		receiveData(attData, dataLen);
 8000b34:	797b      	ldrb	r3, [r7, #5]
 8000b36:	4619      	mov	r1, r3
 8000b38:	6838      	ldr	r0, [r7, #0]
 8000b3a:	f7ff ffc3 	bl	8000ac4 <receiveData>
	} else if(handle == myCharTxHandle+2) {
		if(attData[0] == 0x01) {
			notification_enabled = TRUE;
		}
	}
}
 8000b3e:	e00c      	b.n	8000b5a <attribute_Modified_CB+0x42>
	} else if(handle == myCharTxHandle+2) {
 8000b40:	88fa      	ldrh	r2, [r7, #6]
 8000b42:	4b09      	ldr	r3, [pc, #36]	; (8000b68 <attribute_Modified_CB+0x50>)
 8000b44:	881b      	ldrh	r3, [r3, #0]
 8000b46:	3302      	adds	r3, #2
 8000b48:	429a      	cmp	r2, r3
 8000b4a:	d106      	bne.n	8000b5a <attribute_Modified_CB+0x42>
		if(attData[0] == 0x01) {
 8000b4c:	683b      	ldr	r3, [r7, #0]
 8000b4e:	781b      	ldrb	r3, [r3, #0]
 8000b50:	2b01      	cmp	r3, #1
 8000b52:	d102      	bne.n	8000b5a <attribute_Modified_CB+0x42>
			notification_enabled = TRUE;
 8000b54:	4b05      	ldr	r3, [pc, #20]	; (8000b6c <attribute_Modified_CB+0x54>)
 8000b56:	2201      	movs	r2, #1
 8000b58:	701a      	strb	r2, [r3, #0]
}
 8000b5a:	bf00      	nop
 8000b5c:	3708      	adds	r7, #8
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	20000490 	.word	0x20000490
 8000b68:	20000494 	.word	0x20000494
 8000b6c:	20000194 	.word	0x20000194

08000b70 <GAP_ConnectionComplete_CB>:
/*
 * @brief BLE connection complete CB
 */
void GAP_ConnectionComplete_CB(uint8_t addr[6], uint16_t handle) {
 8000b70:	b580      	push	{r7, lr}
 8000b72:	b084      	sub	sp, #16
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	6078      	str	r0, [r7, #4]
 8000b78:	460b      	mov	r3, r1
 8000b7a:	807b      	strh	r3, [r7, #2]

//#Todo: connection complete
	connected = TRUE;
 8000b7c:	4b0e      	ldr	r3, [pc, #56]	; (8000bb8 <GAP_ConnectionComplete_CB+0x48>)
 8000b7e:	2201      	movs	r2, #1
 8000b80:	701a      	strb	r2, [r3, #0]
	connection_handle = handle;
 8000b82:	4a0e      	ldr	r2, [pc, #56]	; (8000bbc <GAP_ConnectionComplete_CB+0x4c>)
 8000b84:	887b      	ldrh	r3, [r7, #2]
 8000b86:	8013      	strh	r3, [r2, #0]
	printf("Connected to the Device:\r\n");
 8000b88:	480d      	ldr	r0, [pc, #52]	; (8000bc0 <GAP_ConnectionComplete_CB+0x50>)
 8000b8a:	f003 fc71 	bl	8004470 <puts>

	for(int i = 5; i>=0; i--){
 8000b8e:	2305      	movs	r3, #5
 8000b90:	60fb      	str	r3, [r7, #12]
 8000b92:	e00a      	b.n	8000baa <GAP_ConnectionComplete_CB+0x3a>
		printf("%02X-\r\n",addr[i]);
 8000b94:	68fb      	ldr	r3, [r7, #12]
 8000b96:	687a      	ldr	r2, [r7, #4]
 8000b98:	4413      	add	r3, r2
 8000b9a:	781b      	ldrb	r3, [r3, #0]
 8000b9c:	4619      	mov	r1, r3
 8000b9e:	4809      	ldr	r0, [pc, #36]	; (8000bc4 <GAP_ConnectionComplete_CB+0x54>)
 8000ba0:	f003 fbf2 	bl	8004388 <iprintf>
	for(int i = 5; i>=0; i--){
 8000ba4:	68fb      	ldr	r3, [r7, #12]
 8000ba6:	3b01      	subs	r3, #1
 8000ba8:	60fb      	str	r3, [r7, #12]
 8000baa:	68fb      	ldr	r3, [r7, #12]
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	daf1      	bge.n	8000b94 <GAP_ConnectionComplete_CB+0x24>
	}


}
 8000bb0:	bf00      	nop
 8000bb2:	3710      	adds	r7, #16
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	bd80      	pop	{r7, pc}
 8000bb8:	20000190 	.word	0x20000190
 8000bbc:	20000192 	.word	0x20000192
 8000bc0:	0800524c 	.word	0x0800524c
 8000bc4:	08005268 	.word	0x08005268

08000bc8 <GAP_DisconnectionComplete_CB>:

/*
 * @brief BLE disconnection complete CB
 */
void GAP_DisconnectionComplete_CB(void) {
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0

//#Todo: Disconnection complete
	connected= FALSE;
 8000bcc:	4b0b      	ldr	r3, [pc, #44]	; (8000bfc <GAP_DisconnectionComplete_CB+0x34>)
 8000bce:	2200      	movs	r2, #0
 8000bd0:	701a      	strb	r2, [r3, #0]
	printf("Disconnected the device:\r\n");
 8000bd2:	480b      	ldr	r0, [pc, #44]	; (8000c00 <GAP_DisconnectionComplete_CB+0x38>)
 8000bd4:	f003 fc4c 	bl	8004470 <puts>
	set_connectable = TRUE;
 8000bd8:	4b0a      	ldr	r3, [pc, #40]	; (8000c04 <GAP_DisconnectionComplete_CB+0x3c>)
 8000bda:	2201      	movs	r2, #1
 8000bdc:	701a      	strb	r2, [r3, #0]

	start_read_tx_char_handle = FALSE;
 8000bde:	4b0a      	ldr	r3, [pc, #40]	; (8000c08 <GAP_DisconnectionComplete_CB+0x40>)
 8000be0:	2200      	movs	r2, #0
 8000be2:	701a      	strb	r2, [r3, #0]
	start_read_rx_char_handle = FALSE;
 8000be4:	4b09      	ldr	r3, [pc, #36]	; (8000c0c <GAP_DisconnectionComplete_CB+0x44>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	701a      	strb	r2, [r3, #0]
	end_read_rx_char_handle = FALSE;
 8000bea:	4b09      	ldr	r3, [pc, #36]	; (8000c10 <GAP_DisconnectionComplete_CB+0x48>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	701a      	strb	r2, [r3, #0]
	end_read_tx_char_handle = FALSE;
 8000bf0:	4b08      	ldr	r3, [pc, #32]	; (8000c14 <GAP_DisconnectionComplete_CB+0x4c>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	701a      	strb	r2, [r3, #0]

}
 8000bf6:	bf00      	nop
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	20000190 	.word	0x20000190
 8000c00:	08005270 	.word	0x08005270
 8000c04:	20000000 	.word	0x20000000
 8000c08:	20000195 	.word	0x20000195
 8000c0c:	20000196 	.word	0x20000196
 8000c10:	20000197 	.word	0x20000197
 8000c14:	20000198 	.word	0x20000198

08000c18 <user_notify>:
//}

/*
 * @brief user_notify events
 */
void user_notify(void *pdata) {
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b088      	sub	sp, #32
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]

	hci_uart_pckt *hci_pckt = pdata;
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	61fb      	str	r3, [r7, #28]
	hci_event_pckt *event_pckt = (hci_event_pckt *)hci_pckt->data;
 8000c24:	69fb      	ldr	r3, [r7, #28]
 8000c26:	3301      	adds	r3, #1
 8000c28:	61bb      	str	r3, [r7, #24]

	if(hci_pckt->type != HCI_EVENT_PKT)
 8000c2a:	69fb      	ldr	r3, [r7, #28]
 8000c2c:	781b      	ldrb	r3, [r3, #0]
 8000c2e:	2b04      	cmp	r3, #4
 8000c30:	d13d      	bne.n	8000cae <user_notify+0x96>
		return;

	switch(event_pckt->evt) {
 8000c32:	69bb      	ldr	r3, [r7, #24]
 8000c34:	781b      	ldrb	r3, [r3, #0]
 8000c36:	2b3e      	cmp	r3, #62	; 0x3e
 8000c38:	d006      	beq.n	8000c48 <user_notify+0x30>
 8000c3a:	2bff      	cmp	r3, #255	; 0xff
 8000c3c:	d01b      	beq.n	8000c76 <user_notify+0x5e>
 8000c3e:	2b05      	cmp	r3, #5
 8000c40:	d136      	bne.n	8000cb0 <user_notify+0x98>

		case EVT_DISCONN_COMPLETE:
		{
			GAP_DisconnectionComplete_CB();
 8000c42:	f7ff ffc1 	bl	8000bc8 <GAP_DisconnectionComplete_CB>
		}
		break;
 8000c46:	e033      	b.n	8000cb0 <user_notify+0x98>

		case EVT_LE_META_EVENT:
		{
			evt_le_meta_event *evt = (void *)event_pckt->data;
 8000c48:	69bb      	ldr	r3, [r7, #24]
 8000c4a:	3302      	adds	r3, #2
 8000c4c:	60fb      	str	r3, [r7, #12]

			switch(evt->subevent)
 8000c4e:	68fb      	ldr	r3, [r7, #12]
 8000c50:	781b      	ldrb	r3, [r3, #0]
 8000c52:	2b01      	cmp	r3, #1
 8000c54:	d000      	beq.n	8000c58 <user_notify+0x40>

				}
				break;
			}
		}
		break;
 8000c56:	e02b      	b.n	8000cb0 <user_notify+0x98>
					evt_le_connection_complete *cc = (void *)evt->data;
 8000c58:	68fb      	ldr	r3, [r7, #12]
 8000c5a:	3301      	adds	r3, #1
 8000c5c:	60bb      	str	r3, [r7, #8]
					GAP_ConnectionComplete_CB(cc->peer_bdaddr, cc->handle);
 8000c5e:	68bb      	ldr	r3, [r7, #8]
 8000c60:	1d5a      	adds	r2, r3, #5
 8000c62:	68bb      	ldr	r3, [r7, #8]
 8000c64:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8000c68:	b29b      	uxth	r3, r3
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	4610      	mov	r0, r2
 8000c6e:	f7ff ff7f 	bl	8000b70 <GAP_ConnectionComplete_CB>
				break;
 8000c72:	bf00      	nop
		break;
 8000c74:	e01c      	b.n	8000cb0 <user_notify+0x98>

		case EVT_VENDOR:
		{
			evt_blue_aci *blue_evt = (void *)event_pckt->data;
 8000c76:	69bb      	ldr	r3, [r7, #24]
 8000c78:	3302      	adds	r3, #2
 8000c7a:	617b      	str	r3, [r7, #20]

			switch(blue_evt->ecode)
 8000c7c:	697b      	ldr	r3, [r7, #20]
 8000c7e:	881b      	ldrh	r3, [r3, #0]
 8000c80:	b29b      	uxth	r3, r3
 8000c82:	461a      	mov	r2, r3
 8000c84:	f640 4301 	movw	r3, #3073	; 0xc01
 8000c88:	429a      	cmp	r2, r3
 8000c8a:	d000      	beq.n	8000c8e <user_notify+0x76>
				attribute_Modified_CB(evt->attr_handle,evt->data_length,evt->att_data);
			}
			break;
			}
		}
		break;
 8000c8c:	e010      	b.n	8000cb0 <user_notify+0x98>
				evt_gatt_attr_modified_IDB05A1 *evt = (evt_gatt_attr_modified_IDB05A1*) blue_evt->data;
 8000c8e:	697b      	ldr	r3, [r7, #20]
 8000c90:	3302      	adds	r3, #2
 8000c92:	613b      	str	r3, [r7, #16]
				attribute_Modified_CB(evt->attr_handle,evt->data_length,evt->att_data);
 8000c94:	693b      	ldr	r3, [r7, #16]
 8000c96:	885b      	ldrh	r3, [r3, #2]
 8000c98:	b298      	uxth	r0, r3
 8000c9a:	693b      	ldr	r3, [r7, #16]
 8000c9c:	7919      	ldrb	r1, [r3, #4]
 8000c9e:	693b      	ldr	r3, [r7, #16]
 8000ca0:	3307      	adds	r3, #7
 8000ca2:	461a      	mov	r2, r3
 8000ca4:	f7ff ff38 	bl	8000b18 <attribute_Modified_CB>
			break;
 8000ca8:	bf00      	nop
		break;
 8000caa:	bf00      	nop
 8000cac:	e000      	b.n	8000cb0 <user_notify+0x98>
		return;
 8000cae:	bf00      	nop
	}
}
 8000cb0:	3720      	adds	r7, #32
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	bd80      	pop	{r7, pc}
	...

08000cb8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b08a      	sub	sp, #40	; 0x28
 8000cbc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cbe:	f107 0314 	add.w	r3, r7, #20
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	601a      	str	r2, [r3, #0]
 8000cc6:	605a      	str	r2, [r3, #4]
 8000cc8:	609a      	str	r2, [r3, #8]
 8000cca:	60da      	str	r2, [r3, #12]
 8000ccc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000cce:	2300      	movs	r3, #0
 8000cd0:	613b      	str	r3, [r7, #16]
 8000cd2:	4b38      	ldr	r3, [pc, #224]	; (8000db4 <MX_GPIO_Init+0xfc>)
 8000cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cd6:	4a37      	ldr	r2, [pc, #220]	; (8000db4 <MX_GPIO_Init+0xfc>)
 8000cd8:	f043 0304 	orr.w	r3, r3, #4
 8000cdc:	6313      	str	r3, [r2, #48]	; 0x30
 8000cde:	4b35      	ldr	r3, [pc, #212]	; (8000db4 <MX_GPIO_Init+0xfc>)
 8000ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ce2:	f003 0304 	and.w	r3, r3, #4
 8000ce6:	613b      	str	r3, [r7, #16]
 8000ce8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000cea:	2300      	movs	r3, #0
 8000cec:	60fb      	str	r3, [r7, #12]
 8000cee:	4b31      	ldr	r3, [pc, #196]	; (8000db4 <MX_GPIO_Init+0xfc>)
 8000cf0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cf2:	4a30      	ldr	r2, [pc, #192]	; (8000db4 <MX_GPIO_Init+0xfc>)
 8000cf4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000cf8:	6313      	str	r3, [r2, #48]	; 0x30
 8000cfa:	4b2e      	ldr	r3, [pc, #184]	; (8000db4 <MX_GPIO_Init+0xfc>)
 8000cfc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000cfe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000d02:	60fb      	str	r3, [r7, #12]
 8000d04:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d06:	2300      	movs	r3, #0
 8000d08:	60bb      	str	r3, [r7, #8]
 8000d0a:	4b2a      	ldr	r3, [pc, #168]	; (8000db4 <MX_GPIO_Init+0xfc>)
 8000d0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d0e:	4a29      	ldr	r2, [pc, #164]	; (8000db4 <MX_GPIO_Init+0xfc>)
 8000d10:	f043 0301 	orr.w	r3, r3, #1
 8000d14:	6313      	str	r3, [r2, #48]	; 0x30
 8000d16:	4b27      	ldr	r3, [pc, #156]	; (8000db4 <MX_GPIO_Init+0xfc>)
 8000d18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d1a:	f003 0301 	and.w	r3, r3, #1
 8000d1e:	60bb      	str	r3, [r7, #8]
 8000d20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000d22:	2300      	movs	r3, #0
 8000d24:	607b      	str	r3, [r7, #4]
 8000d26:	4b23      	ldr	r3, [pc, #140]	; (8000db4 <MX_GPIO_Init+0xfc>)
 8000d28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d2a:	4a22      	ldr	r2, [pc, #136]	; (8000db4 <MX_GPIO_Init+0xfc>)
 8000d2c:	f043 0302 	orr.w	r3, r3, #2
 8000d30:	6313      	str	r3, [r2, #48]	; 0x30
 8000d32:	4b20      	ldr	r3, [pc, #128]	; (8000db4 <MX_GPIO_Init+0xfc>)
 8000d34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d36:	f003 0302 	and.w	r3, r3, #2
 8000d3a:	607b      	str	r3, [r7, #4]
 8000d3c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1|LED_GREEN_Pin|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8000d3e:	2200      	movs	r2, #0
 8000d40:	f240 3122 	movw	r1, #802	; 0x322
 8000d44:	481c      	ldr	r0, [pc, #112]	; (8000db8 <MX_GPIO_Init+0x100>)
 8000d46:	f001 f807 	bl	8001d58 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_3;
 8000d4a:	f242 0308 	movw	r3, #8200	; 0x2008
 8000d4e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d50:	4b1a      	ldr	r3, [pc, #104]	; (8000dbc <MX_GPIO_Init+0x104>)
 8000d52:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d54:	2300      	movs	r3, #0
 8000d56:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000d58:	f107 0314 	add.w	r3, r7, #20
 8000d5c:	4619      	mov	r1, r3
 8000d5e:	4818      	ldr	r0, [pc, #96]	; (8000dc0 <MX_GPIO_Init+0x108>)
 8000d60:	f000 fd7e 	bl	8001860 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000d64:	2301      	movs	r3, #1
 8000d66:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000d68:	4b14      	ldr	r3, [pc, #80]	; (8000dbc <MX_GPIO_Init+0x104>)
 8000d6a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d6c:	2300      	movs	r3, #0
 8000d6e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d70:	f107 0314 	add.w	r3, r7, #20
 8000d74:	4619      	mov	r1, r3
 8000d76:	4810      	ldr	r0, [pc, #64]	; (8000db8 <MX_GPIO_Init+0x100>)
 8000d78:	f000 fd72 	bl	8001860 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PAPin PA8 PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|LED_GREEN_Pin|GPIO_PIN_8|GPIO_PIN_9;
 8000d7c:	f240 3322 	movw	r3, #802	; 0x322
 8000d80:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000d82:	2301      	movs	r3, #1
 8000d84:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d86:	2300      	movs	r3, #0
 8000d88:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d8e:	f107 0314 	add.w	r3, r7, #20
 8000d92:	4619      	mov	r1, r3
 8000d94:	4808      	ldr	r0, [pc, #32]	; (8000db8 <MX_GPIO_Init+0x100>)
 8000d96:	f000 fd63 	bl	8001860 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	2100      	movs	r1, #0
 8000d9e:	2006      	movs	r0, #6
 8000da0:	f000 fcd5 	bl	800174e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8000da4:	2006      	movs	r0, #6
 8000da6:	f000 fcee 	bl	8001786 <HAL_NVIC_EnableIRQ>

}
 8000daa:	bf00      	nop
 8000dac:	3728      	adds	r7, #40	; 0x28
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}
 8000db2:	bf00      	nop
 8000db4:	40023800 	.word	0x40023800
 8000db8:	40020000 	.word	0x40020000
 8000dbc:	10110000 	.word	0x10110000
 8000dc0:	40020800 	.word	0x40020800

08000dc4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000dc8:	f000 fb52 	bl	8001470 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dcc:	f000 f80a 	bl	8000de4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dd0:	f7ff ff72 	bl	8000cb8 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8000dd4:	f000 fa90 	bl	80012f8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  MX_BlueNRG_MS_Init();
 8000dd8:	f7ff fd5e 	bl	8000898 <MX_BlueNRG_MS_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  MX_BlueNRG_MS_Process();
 8000ddc:	f7ff fdac 	bl	8000938 <MX_BlueNRG_MS_Process>
 8000de0:	e7fc      	b.n	8000ddc <main+0x18>
	...

08000de4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b094      	sub	sp, #80	; 0x50
 8000de8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dea:	f107 0320 	add.w	r3, r7, #32
 8000dee:	2230      	movs	r2, #48	; 0x30
 8000df0:	2100      	movs	r1, #0
 8000df2:	4618      	mov	r0, r3
 8000df4:	f003 fabf 	bl	8004376 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000df8:	f107 030c 	add.w	r3, r7, #12
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	601a      	str	r2, [r3, #0]
 8000e00:	605a      	str	r2, [r3, #4]
 8000e02:	609a      	str	r2, [r3, #8]
 8000e04:	60da      	str	r2, [r3, #12]
 8000e06:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e08:	2300      	movs	r3, #0
 8000e0a:	60bb      	str	r3, [r7, #8]
 8000e0c:	4b29      	ldr	r3, [pc, #164]	; (8000eb4 <SystemClock_Config+0xd0>)
 8000e0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e10:	4a28      	ldr	r2, [pc, #160]	; (8000eb4 <SystemClock_Config+0xd0>)
 8000e12:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e16:	6413      	str	r3, [r2, #64]	; 0x40
 8000e18:	4b26      	ldr	r3, [pc, #152]	; (8000eb4 <SystemClock_Config+0xd0>)
 8000e1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000e1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e20:	60bb      	str	r3, [r7, #8]
 8000e22:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000e24:	2300      	movs	r3, #0
 8000e26:	607b      	str	r3, [r7, #4]
 8000e28:	4b23      	ldr	r3, [pc, #140]	; (8000eb8 <SystemClock_Config+0xd4>)
 8000e2a:	681b      	ldr	r3, [r3, #0]
 8000e2c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000e30:	4a21      	ldr	r2, [pc, #132]	; (8000eb8 <SystemClock_Config+0xd4>)
 8000e32:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000e36:	6013      	str	r3, [r2, #0]
 8000e38:	4b1f      	ldr	r3, [pc, #124]	; (8000eb8 <SystemClock_Config+0xd4>)
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000e40:	607b      	str	r3, [r7, #4]
 8000e42:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e44:	2302      	movs	r3, #2
 8000e46:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e48:	2301      	movs	r3, #1
 8000e4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e4c:	2310      	movs	r3, #16
 8000e4e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e50:	2302      	movs	r3, #2
 8000e52:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e54:	2300      	movs	r3, #0
 8000e56:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000e58:	2310      	movs	r3, #16
 8000e5a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000e5c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000e60:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000e62:	2304      	movs	r3, #4
 8000e64:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000e66:	2307      	movs	r3, #7
 8000e68:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e6a:	f107 0320 	add.w	r3, r7, #32
 8000e6e:	4618      	mov	r0, r3
 8000e70:	f000 ffa6 	bl	8001dc0 <HAL_RCC_OscConfig>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d001      	beq.n	8000e7e <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000e7a:	f000 f81f 	bl	8000ebc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e7e:	230f      	movs	r3, #15
 8000e80:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000e82:	2302      	movs	r3, #2
 8000e84:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e86:	2300      	movs	r3, #0
 8000e88:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000e8a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000e8e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e90:	2300      	movs	r3, #0
 8000e92:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000e94:	f107 030c 	add.w	r3, r7, #12
 8000e98:	2102      	movs	r1, #2
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	f001 fa00 	bl	80022a0 <HAL_RCC_ClockConfig>
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d001      	beq.n	8000eaa <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000ea6:	f000 f809 	bl	8000ebc <Error_Handler>
  }
}
 8000eaa:	bf00      	nop
 8000eac:	3750      	adds	r7, #80	; 0x50
 8000eae:	46bd      	mov	sp, r7
 8000eb0:	bd80      	pop	{r7, pc}
 8000eb2:	bf00      	nop
 8000eb4:	40023800 	.word	0x40023800
 8000eb8:	40007000 	.word	0x40007000

08000ebc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000ec0:	bf00      	nop
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ec8:	4770      	bx	lr
	...

08000ecc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	607b      	str	r3, [r7, #4]
 8000ed6:	4b10      	ldr	r3, [pc, #64]	; (8000f18 <HAL_MspInit+0x4c>)
 8000ed8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000eda:	4a0f      	ldr	r2, [pc, #60]	; (8000f18 <HAL_MspInit+0x4c>)
 8000edc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ee0:	6453      	str	r3, [r2, #68]	; 0x44
 8000ee2:	4b0d      	ldr	r3, [pc, #52]	; (8000f18 <HAL_MspInit+0x4c>)
 8000ee4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000ee6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000eea:	607b      	str	r3, [r7, #4]
 8000eec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000eee:	2300      	movs	r3, #0
 8000ef0:	603b      	str	r3, [r7, #0]
 8000ef2:	4b09      	ldr	r3, [pc, #36]	; (8000f18 <HAL_MspInit+0x4c>)
 8000ef4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ef6:	4a08      	ldr	r2, [pc, #32]	; (8000f18 <HAL_MspInit+0x4c>)
 8000ef8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000efc:	6413      	str	r3, [r2, #64]	; 0x40
 8000efe:	4b06      	ldr	r3, [pc, #24]	; (8000f18 <HAL_MspInit+0x4c>)
 8000f00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f06:	603b      	str	r3, [r7, #0]
 8000f08:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000f0a:	2007      	movs	r0, #7
 8000f0c:	f000 fc14 	bl	8001738 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f10:	bf00      	nop
 8000f12:	3708      	adds	r7, #8
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	40023800 	.word	0x40023800

08000f1c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000f20:	bf00      	nop
 8000f22:	46bd      	mov	sp, r7
 8000f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f28:	4770      	bx	lr

08000f2a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f2a:	b480      	push	{r7}
 8000f2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f2e:	e7fe      	b.n	8000f2e <HardFault_Handler+0x4>

08000f30 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f30:	b480      	push	{r7}
 8000f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f34:	e7fe      	b.n	8000f34 <MemManage_Handler+0x4>

08000f36 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f36:	b480      	push	{r7}
 8000f38:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f3a:	e7fe      	b.n	8000f3a <BusFault_Handler+0x4>

08000f3c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f40:	e7fe      	b.n	8000f40 <UsageFault_Handler+0x4>

08000f42 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f42:	b480      	push	{r7}
 8000f44:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f46:	bf00      	nop
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4e:	4770      	bx	lr

08000f50 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f54:	bf00      	nop
 8000f56:	46bd      	mov	sp, r7
 8000f58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f5c:	4770      	bx	lr

08000f5e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f5e:	b480      	push	{r7}
 8000f60:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f62:	bf00      	nop
 8000f64:	46bd      	mov	sp, r7
 8000f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6a:	4770      	bx	lr

08000f6c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f6c:	b580      	push	{r7, lr}
 8000f6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f70:	f000 fad0 	bl	8001514 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000f74:	bf00      	nop
 8000f76:	bd80      	pop	{r7, pc}

08000f78 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_EXTI_IRQHandler(&H_EXTI_0);
 8000f7c:	4802      	ldr	r0, [pc, #8]	; (8000f88 <EXTI0_IRQHandler+0x10>)
 8000f7e:	f000 fc4b 	bl	8001818 <HAL_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000f82:	bf00      	nop
 8000f84:	bd80      	pop	{r7, pc}
 8000f86:	bf00      	nop
 8000f88:	20000488 	.word	0x20000488

08000f8c <BSP_SPI1_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI1_Init(void)
{
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	b082      	sub	sp, #8
 8000f90:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8000f92:	2300      	movs	r3, #0
 8000f94:	607b      	str	r3, [r7, #4]

  hspi1.Instance  = SPI1;
 8000f96:	4b12      	ldr	r3, [pc, #72]	; (8000fe0 <BSP_SPI1_Init+0x54>)
 8000f98:	4a12      	ldr	r2, [pc, #72]	; (8000fe4 <BSP_SPI1_Init+0x58>)
 8000f9a:	601a      	str	r2, [r3, #0]

  if(SPI1InitCounter++ == 0)
 8000f9c:	4b12      	ldr	r3, [pc, #72]	; (8000fe8 <BSP_SPI1_Init+0x5c>)
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	1c5a      	adds	r2, r3, #1
 8000fa2:	4911      	ldr	r1, [pc, #68]	; (8000fe8 <BSP_SPI1_Init+0x5c>)
 8000fa4:	600a      	str	r2, [r1, #0]
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d114      	bne.n	8000fd4 <BSP_SPI1_Init+0x48>
  {
	if (HAL_SPI_GetState(&hspi1) == HAL_SPI_STATE_RESET)
 8000faa:	480d      	ldr	r0, [pc, #52]	; (8000fe0 <BSP_SPI1_Init+0x54>)
 8000fac:	f001 fd7a 	bl	8002aa4 <HAL_SPI_GetState>
 8000fb0:	4603      	mov	r3, r0
 8000fb2:	2b00      	cmp	r3, #0
 8000fb4:	d10e      	bne.n	8000fd4 <BSP_SPI1_Init+0x48>
	{
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
		/* Init the SPI Msp */
		SPI1_MspInit(&hspi1);
 8000fb6:	480a      	ldr	r0, [pc, #40]	; (8000fe0 <BSP_SPI1_Init+0x54>)
 8000fb8:	f000 f87c 	bl	80010b4 <SPI1_MspInit>
			{
				return BSP_ERROR_MSP_FAILURE;
			}
		}
#endif
		if(ret == BSP_ERROR_NONE)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d108      	bne.n	8000fd4 <BSP_SPI1_Init+0x48>
		{
			/* Init the SPI */
			if (MX_SPI1_Init(&hspi1) != HAL_OK)
 8000fc2:	4807      	ldr	r0, [pc, #28]	; (8000fe0 <BSP_SPI1_Init+0x54>)
 8000fc4:	f000 f83a 	bl	800103c <MX_SPI1_Init>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d002      	beq.n	8000fd4 <BSP_SPI1_Init+0x48>
			{
				ret = BSP_ERROR_BUS_FAILURE;
 8000fce:	f06f 0307 	mvn.w	r3, #7
 8000fd2:	607b      	str	r3, [r7, #4]
			}
		}
	}
  }

  return ret;
 8000fd4:	687b      	ldr	r3, [r7, #4]
}
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	3708      	adds	r7, #8
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	bd80      	pop	{r7, pc}
 8000fde:	bf00      	nop
 8000fe0:	20000498 	.word	0x20000498
 8000fe4:	40013000 	.word	0x40013000
 8000fe8:	2000019c 	.word	0x2000019c

08000fec <BSP_SPI1_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI1_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b088      	sub	sp, #32
 8000ff0:	af02      	add	r7, sp, #8
 8000ff2:	60f8      	str	r0, [r7, #12]
 8000ff4:	60b9      	str	r1, [r7, #8]
 8000ff6:	4613      	mov	r3, r2
 8000ff8:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	617b      	str	r3, [r7, #20]

  if(HAL_SPI_TransmitReceive(&hspi1, pTxData, pRxData, Length, BUS_SPI1_POLL_TIMEOUT) != HAL_OK)
 8000ffe:	88fa      	ldrh	r2, [r7, #6]
 8001000:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001004:	9300      	str	r3, [sp, #0]
 8001006:	4613      	mov	r3, r2
 8001008:	68ba      	ldr	r2, [r7, #8]
 800100a:	68f9      	ldr	r1, [r7, #12]
 800100c:	4806      	ldr	r0, [pc, #24]	; (8001028 <BSP_SPI1_SendRecv+0x3c>)
 800100e:	f001 fba7 	bl	8002760 <HAL_SPI_TransmitReceive>
 8001012:	4603      	mov	r3, r0
 8001014:	2b00      	cmp	r3, #0
 8001016:	d002      	beq.n	800101e <BSP_SPI1_SendRecv+0x32>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 8001018:	f06f 0305 	mvn.w	r3, #5
 800101c:	617b      	str	r3, [r7, #20]
  }
  return ret;
 800101e:	697b      	ldr	r3, [r7, #20]
}
 8001020:	4618      	mov	r0, r3
 8001022:	3718      	adds	r7, #24
 8001024:	46bd      	mov	sp, r7
 8001026:	bd80      	pop	{r7, pc}
 8001028:	20000498 	.word	0x20000498

0800102c <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 800102c:	b580      	push	{r7, lr}
 800102e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8001030:	f000 fa84 	bl	800153c <HAL_GetTick>
 8001034:	4603      	mov	r3, r0
}
 8001036:	4618      	mov	r0, r3
 8001038:	bd80      	pop	{r7, pc}
	...

0800103c <MX_SPI1_Init>:

/* SPI1 init function */

__weak HAL_StatusTypeDef MX_SPI1_Init(SPI_HandleTypeDef* hspi)
{
 800103c:	b580      	push	{r7, lr}
 800103e:	b084      	sub	sp, #16
 8001040:	af00      	add	r7, sp, #0
 8001042:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8001044:	2300      	movs	r3, #0
 8001046:	73fb      	strb	r3, [r7, #15]
  hspi->Instance = SPI1;
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	4a19      	ldr	r2, [pc, #100]	; (80010b0 <MX_SPI1_Init+0x74>)
 800104c:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001054:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	2200      	movs	r2, #0
 800105a:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	2200      	movs	r2, #0
 8001060:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	2200      	movs	r2, #0
 8001066:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	2200      	movs	r2, #0
 800106c:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001074:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	2218      	movs	r2, #24
 800107a:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	2200      	movs	r2, #0
 8001080:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	2200      	movs	r2, #0
 8001086:	625a      	str	r2, [r3, #36]	; 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	2200      	movs	r2, #0
 800108c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi->Init.CRCPolynomial = 10;
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	220a      	movs	r2, #10
 8001092:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(hspi) != HAL_OK)
 8001094:	6878      	ldr	r0, [r7, #4]
 8001096:	f001 faf5 	bl	8002684 <HAL_SPI_Init>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d001      	beq.n	80010a4 <MX_SPI1_Init+0x68>
  {
    ret = HAL_ERROR;
 80010a0:	2301      	movs	r3, #1
 80010a2:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80010a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80010a6:	4618      	mov	r0, r3
 80010a8:	3710      	adds	r7, #16
 80010aa:	46bd      	mov	sp, r7
 80010ac:	bd80      	pop	{r7, pc}
 80010ae:	bf00      	nop
 80010b0:	40013000 	.word	0x40013000

080010b4 <SPI1_MspInit>:

static void SPI1_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80010b4:	b580      	push	{r7, lr}
 80010b6:	b08a      	sub	sp, #40	; 0x28
 80010b8:	af00      	add	r7, sp, #0
 80010ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80010bc:	2300      	movs	r3, #0
 80010be:	613b      	str	r3, [r7, #16]
 80010c0:	4b2d      	ldr	r3, [pc, #180]	; (8001178 <SPI1_MspInit+0xc4>)
 80010c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010c4:	4a2c      	ldr	r2, [pc, #176]	; (8001178 <SPI1_MspInit+0xc4>)
 80010c6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80010ca:	6453      	str	r3, [r2, #68]	; 0x44
 80010cc:	4b2a      	ldr	r3, [pc, #168]	; (8001178 <SPI1_MspInit+0xc4>)
 80010ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010d0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80010d4:	613b      	str	r3, [r7, #16]
 80010d6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010d8:	2300      	movs	r3, #0
 80010da:	60fb      	str	r3, [r7, #12]
 80010dc:	4b26      	ldr	r3, [pc, #152]	; (8001178 <SPI1_MspInit+0xc4>)
 80010de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e0:	4a25      	ldr	r2, [pc, #148]	; (8001178 <SPI1_MspInit+0xc4>)
 80010e2:	f043 0301 	orr.w	r3, r3, #1
 80010e6:	6313      	str	r3, [r2, #48]	; 0x30
 80010e8:	4b23      	ldr	r3, [pc, #140]	; (8001178 <SPI1_MspInit+0xc4>)
 80010ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ec:	f003 0301 	and.w	r3, r3, #1
 80010f0:	60fb      	str	r3, [r7, #12]
 80010f2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010f4:	2300      	movs	r3, #0
 80010f6:	60bb      	str	r3, [r7, #8]
 80010f8:	4b1f      	ldr	r3, [pc, #124]	; (8001178 <SPI1_MspInit+0xc4>)
 80010fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010fc:	4a1e      	ldr	r2, [pc, #120]	; (8001178 <SPI1_MspInit+0xc4>)
 80010fe:	f043 0302 	orr.w	r3, r3, #2
 8001102:	6313      	str	r3, [r2, #48]	; 0x30
 8001104:	4b1c      	ldr	r3, [pc, #112]	; (8001178 <SPI1_MspInit+0xc4>)
 8001106:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001108:	f003 0302 	and.w	r3, r3, #2
 800110c:	60bb      	str	r3, [r7, #8]
 800110e:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = BUS_SPI1_MISO_GPIO_PIN;
 8001110:	2340      	movs	r3, #64	; 0x40
 8001112:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001114:	2302      	movs	r3, #2
 8001116:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001118:	2300      	movs	r3, #0
 800111a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800111c:	2303      	movs	r3, #3
 800111e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MISO_GPIO_AF;
 8001120:	2305      	movs	r3, #5
 8001122:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_MISO_GPIO_PORT, &GPIO_InitStruct);
 8001124:	f107 0314 	add.w	r3, r7, #20
 8001128:	4619      	mov	r1, r3
 800112a:	4814      	ldr	r0, [pc, #80]	; (800117c <SPI1_MspInit+0xc8>)
 800112c:	f000 fb98 	bl	8001860 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_MOSI_GPIO_PIN;
 8001130:	2380      	movs	r3, #128	; 0x80
 8001132:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001134:	2302      	movs	r3, #2
 8001136:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001138:	2300      	movs	r3, #0
 800113a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800113c:	2303      	movs	r3, #3
 800113e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_MOSI_GPIO_AF;
 8001140:	2305      	movs	r3, #5
 8001142:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8001144:	f107 0314 	add.w	r3, r7, #20
 8001148:	4619      	mov	r1, r3
 800114a:	480c      	ldr	r0, [pc, #48]	; (800117c <SPI1_MspInit+0xc8>)
 800114c:	f000 fb88 	bl	8001860 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI1_SCK_GPIO_PIN;
 8001150:	2308      	movs	r3, #8
 8001152:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001154:	2302      	movs	r3, #2
 8001156:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001158:	2300      	movs	r3, #0
 800115a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800115c:	2303      	movs	r3, #3
 800115e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI1_SCK_GPIO_AF;
 8001160:	2305      	movs	r3, #5
 8001162:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(BUS_SPI1_SCK_GPIO_PORT, &GPIO_InitStruct);
 8001164:	f107 0314 	add.w	r3, r7, #20
 8001168:	4619      	mov	r1, r3
 800116a:	4805      	ldr	r0, [pc, #20]	; (8001180 <SPI1_MspInit+0xcc>)
 800116c:	f000 fb78 	bl	8001860 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
}
 8001170:	bf00      	nop
 8001172:	3728      	adds	r7, #40	; 0x28
 8001174:	46bd      	mov	sp, r7
 8001176:	bd80      	pop	{r7, pc}
 8001178:	40023800 	.word	0x40023800
 800117c:	40020000 	.word	0x40020000
 8001180:	40020400 	.word	0x40020400

08001184 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001184:	b580      	push	{r7, lr}
 8001186:	b086      	sub	sp, #24
 8001188:	af00      	add	r7, sp, #0
 800118a:	60f8      	str	r0, [r7, #12]
 800118c:	60b9      	str	r1, [r7, #8]
 800118e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001190:	2300      	movs	r3, #0
 8001192:	617b      	str	r3, [r7, #20]
 8001194:	e00a      	b.n	80011ac <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001196:	f3af 8000 	nop.w
 800119a:	4601      	mov	r1, r0
 800119c:	68bb      	ldr	r3, [r7, #8]
 800119e:	1c5a      	adds	r2, r3, #1
 80011a0:	60ba      	str	r2, [r7, #8]
 80011a2:	b2ca      	uxtb	r2, r1
 80011a4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011a6:	697b      	ldr	r3, [r7, #20]
 80011a8:	3301      	adds	r3, #1
 80011aa:	617b      	str	r3, [r7, #20]
 80011ac:	697a      	ldr	r2, [r7, #20]
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	429a      	cmp	r2, r3
 80011b2:	dbf0      	blt.n	8001196 <_read+0x12>
	}

return len;
 80011b4:	687b      	ldr	r3, [r7, #4]
}
 80011b6:	4618      	mov	r0, r3
 80011b8:	3718      	adds	r7, #24
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}

080011be <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80011be:	b580      	push	{r7, lr}
 80011c0:	b086      	sub	sp, #24
 80011c2:	af00      	add	r7, sp, #0
 80011c4:	60f8      	str	r0, [r7, #12]
 80011c6:	60b9      	str	r1, [r7, #8]
 80011c8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011ca:	2300      	movs	r3, #0
 80011cc:	617b      	str	r3, [r7, #20]
 80011ce:	e009      	b.n	80011e4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80011d0:	68bb      	ldr	r3, [r7, #8]
 80011d2:	1c5a      	adds	r2, r3, #1
 80011d4:	60ba      	str	r2, [r7, #8]
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	4618      	mov	r0, r3
 80011da:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80011de:	697b      	ldr	r3, [r7, #20]
 80011e0:	3301      	adds	r3, #1
 80011e2:	617b      	str	r3, [r7, #20]
 80011e4:	697a      	ldr	r2, [r7, #20]
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	429a      	cmp	r2, r3
 80011ea:	dbf1      	blt.n	80011d0 <_write+0x12>
	}
	return len;
 80011ec:	687b      	ldr	r3, [r7, #4]
}
 80011ee:	4618      	mov	r0, r3
 80011f0:	3718      	adds	r7, #24
 80011f2:	46bd      	mov	sp, r7
 80011f4:	bd80      	pop	{r7, pc}

080011f6 <_close>:

int _close(int file)
{
 80011f6:	b480      	push	{r7}
 80011f8:	b083      	sub	sp, #12
 80011fa:	af00      	add	r7, sp, #0
 80011fc:	6078      	str	r0, [r7, #4]
	return -1;
 80011fe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001202:	4618      	mov	r0, r3
 8001204:	370c      	adds	r7, #12
 8001206:	46bd      	mov	sp, r7
 8001208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800120c:	4770      	bx	lr

0800120e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800120e:	b480      	push	{r7}
 8001210:	b083      	sub	sp, #12
 8001212:	af00      	add	r7, sp, #0
 8001214:	6078      	str	r0, [r7, #4]
 8001216:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800121e:	605a      	str	r2, [r3, #4]
	return 0;
 8001220:	2300      	movs	r3, #0
}
 8001222:	4618      	mov	r0, r3
 8001224:	370c      	adds	r7, #12
 8001226:	46bd      	mov	sp, r7
 8001228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122c:	4770      	bx	lr

0800122e <_isatty>:

int _isatty(int file)
{
 800122e:	b480      	push	{r7}
 8001230:	b083      	sub	sp, #12
 8001232:	af00      	add	r7, sp, #0
 8001234:	6078      	str	r0, [r7, #4]
	return 1;
 8001236:	2301      	movs	r3, #1
}
 8001238:	4618      	mov	r0, r3
 800123a:	370c      	adds	r7, #12
 800123c:	46bd      	mov	sp, r7
 800123e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001242:	4770      	bx	lr

08001244 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001244:	b480      	push	{r7}
 8001246:	b085      	sub	sp, #20
 8001248:	af00      	add	r7, sp, #0
 800124a:	60f8      	str	r0, [r7, #12]
 800124c:	60b9      	str	r1, [r7, #8]
 800124e:	607a      	str	r2, [r7, #4]
	return 0;
 8001250:	2300      	movs	r3, #0
}
 8001252:	4618      	mov	r0, r3
 8001254:	3714      	adds	r7, #20
 8001256:	46bd      	mov	sp, r7
 8001258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125c:	4770      	bx	lr
	...

08001260 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b086      	sub	sp, #24
 8001264:	af00      	add	r7, sp, #0
 8001266:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001268:	4a14      	ldr	r2, [pc, #80]	; (80012bc <_sbrk+0x5c>)
 800126a:	4b15      	ldr	r3, [pc, #84]	; (80012c0 <_sbrk+0x60>)
 800126c:	1ad3      	subs	r3, r2, r3
 800126e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001274:	4b13      	ldr	r3, [pc, #76]	; (80012c4 <_sbrk+0x64>)
 8001276:	681b      	ldr	r3, [r3, #0]
 8001278:	2b00      	cmp	r3, #0
 800127a:	d102      	bne.n	8001282 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800127c:	4b11      	ldr	r3, [pc, #68]	; (80012c4 <_sbrk+0x64>)
 800127e:	4a12      	ldr	r2, [pc, #72]	; (80012c8 <_sbrk+0x68>)
 8001280:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001282:	4b10      	ldr	r3, [pc, #64]	; (80012c4 <_sbrk+0x64>)
 8001284:	681a      	ldr	r2, [r3, #0]
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	4413      	add	r3, r2
 800128a:	693a      	ldr	r2, [r7, #16]
 800128c:	429a      	cmp	r2, r3
 800128e:	d207      	bcs.n	80012a0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001290:	f003 f83c 	bl	800430c <__errno>
 8001294:	4602      	mov	r2, r0
 8001296:	230c      	movs	r3, #12
 8001298:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800129a:	f04f 33ff 	mov.w	r3, #4294967295
 800129e:	e009      	b.n	80012b4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80012a0:	4b08      	ldr	r3, [pc, #32]	; (80012c4 <_sbrk+0x64>)
 80012a2:	681b      	ldr	r3, [r3, #0]
 80012a4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80012a6:	4b07      	ldr	r3, [pc, #28]	; (80012c4 <_sbrk+0x64>)
 80012a8:	681a      	ldr	r2, [r3, #0]
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	4413      	add	r3, r2
 80012ae:	4a05      	ldr	r2, [pc, #20]	; (80012c4 <_sbrk+0x64>)
 80012b0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80012b2:	68fb      	ldr	r3, [r7, #12]
}
 80012b4:	4618      	mov	r0, r3
 80012b6:	3718      	adds	r7, #24
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	20018000 	.word	0x20018000
 80012c0:	00000400 	.word	0x00000400
 80012c4:	200001a0 	.word	0x200001a0
 80012c8:	20000548 	.word	0x20000548

080012cc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012cc:	b480      	push	{r7}
 80012ce:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012d0:	4b08      	ldr	r3, [pc, #32]	; (80012f4 <SystemInit+0x28>)
 80012d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80012d6:	4a07      	ldr	r2, [pc, #28]	; (80012f4 <SystemInit+0x28>)
 80012d8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80012dc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80012e0:	4b04      	ldr	r3, [pc, #16]	; (80012f4 <SystemInit+0x28>)
 80012e2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80012e6:	609a      	str	r2, [r3, #8]
#endif
}
 80012e8:	bf00      	nop
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	e000ed00 	.word	0xe000ed00

080012f8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80012fc:	4b11      	ldr	r3, [pc, #68]	; (8001344 <MX_USART1_UART_Init+0x4c>)
 80012fe:	4a12      	ldr	r2, [pc, #72]	; (8001348 <MX_USART1_UART_Init+0x50>)
 8001300:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001302:	4b10      	ldr	r3, [pc, #64]	; (8001344 <MX_USART1_UART_Init+0x4c>)
 8001304:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001308:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800130a:	4b0e      	ldr	r3, [pc, #56]	; (8001344 <MX_USART1_UART_Init+0x4c>)
 800130c:	2200      	movs	r2, #0
 800130e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001310:	4b0c      	ldr	r3, [pc, #48]	; (8001344 <MX_USART1_UART_Init+0x4c>)
 8001312:	2200      	movs	r2, #0
 8001314:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001316:	4b0b      	ldr	r3, [pc, #44]	; (8001344 <MX_USART1_UART_Init+0x4c>)
 8001318:	2200      	movs	r2, #0
 800131a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800131c:	4b09      	ldr	r3, [pc, #36]	; (8001344 <MX_USART1_UART_Init+0x4c>)
 800131e:	220c      	movs	r2, #12
 8001320:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001322:	4b08      	ldr	r3, [pc, #32]	; (8001344 <MX_USART1_UART_Init+0x4c>)
 8001324:	2200      	movs	r2, #0
 8001326:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001328:	4b06      	ldr	r3, [pc, #24]	; (8001344 <MX_USART1_UART_Init+0x4c>)
 800132a:	2200      	movs	r2, #0
 800132c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800132e:	4805      	ldr	r0, [pc, #20]	; (8001344 <MX_USART1_UART_Init+0x4c>)
 8001330:	f001 fc72 	bl	8002c18 <HAL_UART_Init>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800133a:	f7ff fdbf 	bl	8000ebc <Error_Handler>
  }

}
 800133e:	bf00      	nop
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	200004f0 	.word	0x200004f0
 8001348:	40011000 	.word	0x40011000

0800134c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b08a      	sub	sp, #40	; 0x28
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001354:	f107 0314 	add.w	r3, r7, #20
 8001358:	2200      	movs	r2, #0
 800135a:	601a      	str	r2, [r3, #0]
 800135c:	605a      	str	r2, [r3, #4]
 800135e:	609a      	str	r2, [r3, #8]
 8001360:	60da      	str	r2, [r3, #12]
 8001362:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4a28      	ldr	r2, [pc, #160]	; (800140c <HAL_UART_MspInit+0xc0>)
 800136a:	4293      	cmp	r3, r2
 800136c:	d14a      	bne.n	8001404 <HAL_UART_MspInit+0xb8>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800136e:	2300      	movs	r3, #0
 8001370:	613b      	str	r3, [r7, #16]
 8001372:	4b27      	ldr	r3, [pc, #156]	; (8001410 <HAL_UART_MspInit+0xc4>)
 8001374:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001376:	4a26      	ldr	r2, [pc, #152]	; (8001410 <HAL_UART_MspInit+0xc4>)
 8001378:	f043 0310 	orr.w	r3, r3, #16
 800137c:	6453      	str	r3, [r2, #68]	; 0x44
 800137e:	4b24      	ldr	r3, [pc, #144]	; (8001410 <HAL_UART_MspInit+0xc4>)
 8001380:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001382:	f003 0310 	and.w	r3, r3, #16
 8001386:	613b      	str	r3, [r7, #16]
 8001388:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800138a:	2300      	movs	r3, #0
 800138c:	60fb      	str	r3, [r7, #12]
 800138e:	4b20      	ldr	r3, [pc, #128]	; (8001410 <HAL_UART_MspInit+0xc4>)
 8001390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001392:	4a1f      	ldr	r2, [pc, #124]	; (8001410 <HAL_UART_MspInit+0xc4>)
 8001394:	f043 0301 	orr.w	r3, r3, #1
 8001398:	6313      	str	r3, [r2, #48]	; 0x30
 800139a:	4b1d      	ldr	r3, [pc, #116]	; (8001410 <HAL_UART_MspInit+0xc4>)
 800139c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139e:	f003 0301 	and.w	r3, r3, #1
 80013a2:	60fb      	str	r3, [r7, #12]
 80013a4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013a6:	2300      	movs	r3, #0
 80013a8:	60bb      	str	r3, [r7, #8]
 80013aa:	4b19      	ldr	r3, [pc, #100]	; (8001410 <HAL_UART_MspInit+0xc4>)
 80013ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ae:	4a18      	ldr	r2, [pc, #96]	; (8001410 <HAL_UART_MspInit+0xc4>)
 80013b0:	f043 0302 	orr.w	r3, r3, #2
 80013b4:	6313      	str	r3, [r2, #48]	; 0x30
 80013b6:	4b16      	ldr	r3, [pc, #88]	; (8001410 <HAL_UART_MspInit+0xc4>)
 80013b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013ba:	f003 0302 	and.w	r3, r3, #2
 80013be:	60bb      	str	r3, [r7, #8]
 80013c0:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80013c2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80013c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013c8:	2302      	movs	r3, #2
 80013ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013cc:	2300      	movs	r3, #0
 80013ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013d0:	2303      	movs	r3, #3
 80013d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80013d4:	2307      	movs	r3, #7
 80013d6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013d8:	f107 0314 	add.w	r3, r7, #20
 80013dc:	4619      	mov	r1, r3
 80013de:	480d      	ldr	r0, [pc, #52]	; (8001414 <HAL_UART_MspInit+0xc8>)
 80013e0:	f000 fa3e 	bl	8001860 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80013e4:	2340      	movs	r3, #64	; 0x40
 80013e6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013e8:	2302      	movs	r3, #2
 80013ea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ec:	2300      	movs	r3, #0
 80013ee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80013f0:	2303      	movs	r3, #3
 80013f2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80013f4:	2307      	movs	r3, #7
 80013f6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013f8:	f107 0314 	add.w	r3, r7, #20
 80013fc:	4619      	mov	r1, r3
 80013fe:	4806      	ldr	r0, [pc, #24]	; (8001418 <HAL_UART_MspInit+0xcc>)
 8001400:	f000 fa2e 	bl	8001860 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001404:	bf00      	nop
 8001406:	3728      	adds	r7, #40	; 0x28
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}
 800140c:	40011000 	.word	0x40011000
 8001410:	40023800 	.word	0x40023800
 8001414:	40020000 	.word	0x40020000
 8001418:	40020400 	.word	0x40020400

0800141c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800141c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001454 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001420:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001422:	e003      	b.n	800142c <LoopCopyDataInit>

08001424 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001424:	4b0c      	ldr	r3, [pc, #48]	; (8001458 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001426:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001428:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800142a:	3104      	adds	r1, #4

0800142c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800142c:	480b      	ldr	r0, [pc, #44]	; (800145c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800142e:	4b0c      	ldr	r3, [pc, #48]	; (8001460 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001430:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001432:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001434:	d3f6      	bcc.n	8001424 <CopyDataInit>
  ldr  r2, =_sbss
 8001436:	4a0b      	ldr	r2, [pc, #44]	; (8001464 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001438:	e002      	b.n	8001440 <LoopFillZerobss>

0800143a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800143a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800143c:	f842 3b04 	str.w	r3, [r2], #4

08001440 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001440:	4b09      	ldr	r3, [pc, #36]	; (8001468 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001442:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001444:	d3f9      	bcc.n	800143a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001446:	f7ff ff41 	bl	80012cc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800144a:	f002 ff65 	bl	8004318 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800144e:	f7ff fcb9 	bl	8000dc4 <main>
  bx  lr    
 8001452:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001454:	20018000 	.word	0x20018000
  ldr  r3, =_sidata
 8001458:	0800537c 	.word	0x0800537c
  ldr  r0, =_sdata
 800145c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001460:	20000074 	.word	0x20000074
  ldr  r2, =_sbss
 8001464:	20000074 	.word	0x20000074
  ldr  r3, = _ebss
 8001468:	20000548 	.word	0x20000548

0800146c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800146c:	e7fe      	b.n	800146c <ADC_IRQHandler>
	...

08001470 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001474:	4b0e      	ldr	r3, [pc, #56]	; (80014b0 <HAL_Init+0x40>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	4a0d      	ldr	r2, [pc, #52]	; (80014b0 <HAL_Init+0x40>)
 800147a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800147e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001480:	4b0b      	ldr	r3, [pc, #44]	; (80014b0 <HAL_Init+0x40>)
 8001482:	681b      	ldr	r3, [r3, #0]
 8001484:	4a0a      	ldr	r2, [pc, #40]	; (80014b0 <HAL_Init+0x40>)
 8001486:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800148a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800148c:	4b08      	ldr	r3, [pc, #32]	; (80014b0 <HAL_Init+0x40>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	4a07      	ldr	r2, [pc, #28]	; (80014b0 <HAL_Init+0x40>)
 8001492:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001496:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001498:	2003      	movs	r0, #3
 800149a:	f000 f94d 	bl	8001738 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800149e:	2000      	movs	r0, #0
 80014a0:	f000 f808 	bl	80014b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80014a4:	f7ff fd12 	bl	8000ecc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014a8:	2300      	movs	r3, #0
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	bd80      	pop	{r7, pc}
 80014ae:	bf00      	nop
 80014b0:	40023c00 	.word	0x40023c00

080014b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014b4:	b580      	push	{r7, lr}
 80014b6:	b082      	sub	sp, #8
 80014b8:	af00      	add	r7, sp, #0
 80014ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014bc:	4b12      	ldr	r3, [pc, #72]	; (8001508 <HAL_InitTick+0x54>)
 80014be:	681a      	ldr	r2, [r3, #0]
 80014c0:	4b12      	ldr	r3, [pc, #72]	; (800150c <HAL_InitTick+0x58>)
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	4619      	mov	r1, r3
 80014c6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80014ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80014d2:	4618      	mov	r0, r3
 80014d4:	f000 f965 	bl	80017a2 <HAL_SYSTICK_Config>
 80014d8:	4603      	mov	r3, r0
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d001      	beq.n	80014e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014de:	2301      	movs	r3, #1
 80014e0:	e00e      	b.n	8001500 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	2b0f      	cmp	r3, #15
 80014e6:	d80a      	bhi.n	80014fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014e8:	2200      	movs	r2, #0
 80014ea:	6879      	ldr	r1, [r7, #4]
 80014ec:	f04f 30ff 	mov.w	r0, #4294967295
 80014f0:	f000 f92d 	bl	800174e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014f4:	4a06      	ldr	r2, [pc, #24]	; (8001510 <HAL_InitTick+0x5c>)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80014fa:	2300      	movs	r3, #0
 80014fc:	e000      	b.n	8001500 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014fe:	2301      	movs	r3, #1
}
 8001500:	4618      	mov	r0, r3
 8001502:	3708      	adds	r7, #8
 8001504:	46bd      	mov	sp, r7
 8001506:	bd80      	pop	{r7, pc}
 8001508:	20000004 	.word	0x20000004
 800150c:	2000000c 	.word	0x2000000c
 8001510:	20000008 	.word	0x20000008

08001514 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001514:	b480      	push	{r7}
 8001516:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001518:	4b06      	ldr	r3, [pc, #24]	; (8001534 <HAL_IncTick+0x20>)
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	461a      	mov	r2, r3
 800151e:	4b06      	ldr	r3, [pc, #24]	; (8001538 <HAL_IncTick+0x24>)
 8001520:	681b      	ldr	r3, [r3, #0]
 8001522:	4413      	add	r3, r2
 8001524:	4a04      	ldr	r2, [pc, #16]	; (8001538 <HAL_IncTick+0x24>)
 8001526:	6013      	str	r3, [r2, #0]
}
 8001528:	bf00      	nop
 800152a:	46bd      	mov	sp, r7
 800152c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001530:	4770      	bx	lr
 8001532:	bf00      	nop
 8001534:	2000000c 	.word	0x2000000c
 8001538:	20000530 	.word	0x20000530

0800153c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800153c:	b480      	push	{r7}
 800153e:	af00      	add	r7, sp, #0
  return uwTick;
 8001540:	4b03      	ldr	r3, [pc, #12]	; (8001550 <HAL_GetTick+0x14>)
 8001542:	681b      	ldr	r3, [r3, #0]
}
 8001544:	4618      	mov	r0, r3
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	20000530 	.word	0x20000530

08001554 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b084      	sub	sp, #16
 8001558:	af00      	add	r7, sp, #0
 800155a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800155c:	f7ff ffee 	bl	800153c <HAL_GetTick>
 8001560:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	f1b3 3fff 	cmp.w	r3, #4294967295
 800156c:	d005      	beq.n	800157a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800156e:	4b09      	ldr	r3, [pc, #36]	; (8001594 <HAL_Delay+0x40>)
 8001570:	781b      	ldrb	r3, [r3, #0]
 8001572:	461a      	mov	r2, r3
 8001574:	68fb      	ldr	r3, [r7, #12]
 8001576:	4413      	add	r3, r2
 8001578:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800157a:	bf00      	nop
 800157c:	f7ff ffde 	bl	800153c <HAL_GetTick>
 8001580:	4602      	mov	r2, r0
 8001582:	68bb      	ldr	r3, [r7, #8]
 8001584:	1ad3      	subs	r3, r2, r3
 8001586:	68fa      	ldr	r2, [r7, #12]
 8001588:	429a      	cmp	r2, r3
 800158a:	d8f7      	bhi.n	800157c <HAL_Delay+0x28>
  {
  }
}
 800158c:	bf00      	nop
 800158e:	3710      	adds	r7, #16
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	2000000c 	.word	0x2000000c

08001598 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001598:	b480      	push	{r7}
 800159a:	b085      	sub	sp, #20
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	f003 0307 	and.w	r3, r3, #7
 80015a6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015a8:	4b0c      	ldr	r3, [pc, #48]	; (80015dc <__NVIC_SetPriorityGrouping+0x44>)
 80015aa:	68db      	ldr	r3, [r3, #12]
 80015ac:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015ae:	68ba      	ldr	r2, [r7, #8]
 80015b0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80015b4:	4013      	ands	r3, r2
 80015b6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015b8:	68fb      	ldr	r3, [r7, #12]
 80015ba:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015bc:	68bb      	ldr	r3, [r7, #8]
 80015be:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80015c0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80015c4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80015c8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80015ca:	4a04      	ldr	r2, [pc, #16]	; (80015dc <__NVIC_SetPriorityGrouping+0x44>)
 80015cc:	68bb      	ldr	r3, [r7, #8]
 80015ce:	60d3      	str	r3, [r2, #12]
}
 80015d0:	bf00      	nop
 80015d2:	3714      	adds	r7, #20
 80015d4:	46bd      	mov	sp, r7
 80015d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015da:	4770      	bx	lr
 80015dc:	e000ed00 	.word	0xe000ed00

080015e0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80015e4:	4b04      	ldr	r3, [pc, #16]	; (80015f8 <__NVIC_GetPriorityGrouping+0x18>)
 80015e6:	68db      	ldr	r3, [r3, #12]
 80015e8:	0a1b      	lsrs	r3, r3, #8
 80015ea:	f003 0307 	and.w	r3, r3, #7
}
 80015ee:	4618      	mov	r0, r3
 80015f0:	46bd      	mov	sp, r7
 80015f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f6:	4770      	bx	lr
 80015f8:	e000ed00 	.word	0xe000ed00

080015fc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80015fc:	b480      	push	{r7}
 80015fe:	b083      	sub	sp, #12
 8001600:	af00      	add	r7, sp, #0
 8001602:	4603      	mov	r3, r0
 8001604:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001606:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800160a:	2b00      	cmp	r3, #0
 800160c:	db0b      	blt.n	8001626 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800160e:	79fb      	ldrb	r3, [r7, #7]
 8001610:	f003 021f 	and.w	r2, r3, #31
 8001614:	4907      	ldr	r1, [pc, #28]	; (8001634 <__NVIC_EnableIRQ+0x38>)
 8001616:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800161a:	095b      	lsrs	r3, r3, #5
 800161c:	2001      	movs	r0, #1
 800161e:	fa00 f202 	lsl.w	r2, r0, r2
 8001622:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001626:	bf00      	nop
 8001628:	370c      	adds	r7, #12
 800162a:	46bd      	mov	sp, r7
 800162c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001630:	4770      	bx	lr
 8001632:	bf00      	nop
 8001634:	e000e100 	.word	0xe000e100

08001638 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001638:	b480      	push	{r7}
 800163a:	b083      	sub	sp, #12
 800163c:	af00      	add	r7, sp, #0
 800163e:	4603      	mov	r3, r0
 8001640:	6039      	str	r1, [r7, #0]
 8001642:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001644:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001648:	2b00      	cmp	r3, #0
 800164a:	db0a      	blt.n	8001662 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800164c:	683b      	ldr	r3, [r7, #0]
 800164e:	b2da      	uxtb	r2, r3
 8001650:	490c      	ldr	r1, [pc, #48]	; (8001684 <__NVIC_SetPriority+0x4c>)
 8001652:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001656:	0112      	lsls	r2, r2, #4
 8001658:	b2d2      	uxtb	r2, r2
 800165a:	440b      	add	r3, r1
 800165c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001660:	e00a      	b.n	8001678 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	b2da      	uxtb	r2, r3
 8001666:	4908      	ldr	r1, [pc, #32]	; (8001688 <__NVIC_SetPriority+0x50>)
 8001668:	79fb      	ldrb	r3, [r7, #7]
 800166a:	f003 030f 	and.w	r3, r3, #15
 800166e:	3b04      	subs	r3, #4
 8001670:	0112      	lsls	r2, r2, #4
 8001672:	b2d2      	uxtb	r2, r2
 8001674:	440b      	add	r3, r1
 8001676:	761a      	strb	r2, [r3, #24]
}
 8001678:	bf00      	nop
 800167a:	370c      	adds	r7, #12
 800167c:	46bd      	mov	sp, r7
 800167e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001682:	4770      	bx	lr
 8001684:	e000e100 	.word	0xe000e100
 8001688:	e000ed00 	.word	0xe000ed00

0800168c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800168c:	b480      	push	{r7}
 800168e:	b089      	sub	sp, #36	; 0x24
 8001690:	af00      	add	r7, sp, #0
 8001692:	60f8      	str	r0, [r7, #12]
 8001694:	60b9      	str	r1, [r7, #8]
 8001696:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001698:	68fb      	ldr	r3, [r7, #12]
 800169a:	f003 0307 	and.w	r3, r3, #7
 800169e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016a0:	69fb      	ldr	r3, [r7, #28]
 80016a2:	f1c3 0307 	rsb	r3, r3, #7
 80016a6:	2b04      	cmp	r3, #4
 80016a8:	bf28      	it	cs
 80016aa:	2304      	movcs	r3, #4
 80016ac:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016ae:	69fb      	ldr	r3, [r7, #28]
 80016b0:	3304      	adds	r3, #4
 80016b2:	2b06      	cmp	r3, #6
 80016b4:	d902      	bls.n	80016bc <NVIC_EncodePriority+0x30>
 80016b6:	69fb      	ldr	r3, [r7, #28]
 80016b8:	3b03      	subs	r3, #3
 80016ba:	e000      	b.n	80016be <NVIC_EncodePriority+0x32>
 80016bc:	2300      	movs	r3, #0
 80016be:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016c0:	f04f 32ff 	mov.w	r2, #4294967295
 80016c4:	69bb      	ldr	r3, [r7, #24]
 80016c6:	fa02 f303 	lsl.w	r3, r2, r3
 80016ca:	43da      	mvns	r2, r3
 80016cc:	68bb      	ldr	r3, [r7, #8]
 80016ce:	401a      	ands	r2, r3
 80016d0:	697b      	ldr	r3, [r7, #20]
 80016d2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80016d4:	f04f 31ff 	mov.w	r1, #4294967295
 80016d8:	697b      	ldr	r3, [r7, #20]
 80016da:	fa01 f303 	lsl.w	r3, r1, r3
 80016de:	43d9      	mvns	r1, r3
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80016e4:	4313      	orrs	r3, r2
         );
}
 80016e6:	4618      	mov	r0, r3
 80016e8:	3724      	adds	r7, #36	; 0x24
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
	...

080016f4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b082      	sub	sp, #8
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	3b01      	subs	r3, #1
 8001700:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001704:	d301      	bcc.n	800170a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001706:	2301      	movs	r3, #1
 8001708:	e00f      	b.n	800172a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800170a:	4a0a      	ldr	r2, [pc, #40]	; (8001734 <SysTick_Config+0x40>)
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	3b01      	subs	r3, #1
 8001710:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001712:	210f      	movs	r1, #15
 8001714:	f04f 30ff 	mov.w	r0, #4294967295
 8001718:	f7ff ff8e 	bl	8001638 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800171c:	4b05      	ldr	r3, [pc, #20]	; (8001734 <SysTick_Config+0x40>)
 800171e:	2200      	movs	r2, #0
 8001720:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001722:	4b04      	ldr	r3, [pc, #16]	; (8001734 <SysTick_Config+0x40>)
 8001724:	2207      	movs	r2, #7
 8001726:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001728:	2300      	movs	r3, #0
}
 800172a:	4618      	mov	r0, r3
 800172c:	3708      	adds	r7, #8
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	e000e010 	.word	0xe000e010

08001738 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001738:	b580      	push	{r7, lr}
 800173a:	b082      	sub	sp, #8
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001740:	6878      	ldr	r0, [r7, #4]
 8001742:	f7ff ff29 	bl	8001598 <__NVIC_SetPriorityGrouping>
}
 8001746:	bf00      	nop
 8001748:	3708      	adds	r7, #8
 800174a:	46bd      	mov	sp, r7
 800174c:	bd80      	pop	{r7, pc}

0800174e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800174e:	b580      	push	{r7, lr}
 8001750:	b086      	sub	sp, #24
 8001752:	af00      	add	r7, sp, #0
 8001754:	4603      	mov	r3, r0
 8001756:	60b9      	str	r1, [r7, #8]
 8001758:	607a      	str	r2, [r7, #4]
 800175a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800175c:	2300      	movs	r3, #0
 800175e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001760:	f7ff ff3e 	bl	80015e0 <__NVIC_GetPriorityGrouping>
 8001764:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001766:	687a      	ldr	r2, [r7, #4]
 8001768:	68b9      	ldr	r1, [r7, #8]
 800176a:	6978      	ldr	r0, [r7, #20]
 800176c:	f7ff ff8e 	bl	800168c <NVIC_EncodePriority>
 8001770:	4602      	mov	r2, r0
 8001772:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001776:	4611      	mov	r1, r2
 8001778:	4618      	mov	r0, r3
 800177a:	f7ff ff5d 	bl	8001638 <__NVIC_SetPriority>
}
 800177e:	bf00      	nop
 8001780:	3718      	adds	r7, #24
 8001782:	46bd      	mov	sp, r7
 8001784:	bd80      	pop	{r7, pc}

08001786 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001786:	b580      	push	{r7, lr}
 8001788:	b082      	sub	sp, #8
 800178a:	af00      	add	r7, sp, #0
 800178c:	4603      	mov	r3, r0
 800178e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001790:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001794:	4618      	mov	r0, r3
 8001796:	f7ff ff31 	bl	80015fc <__NVIC_EnableIRQ>
}
 800179a:	bf00      	nop
 800179c:	3708      	adds	r7, #8
 800179e:	46bd      	mov	sp, r7
 80017a0:	bd80      	pop	{r7, pc}

080017a2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017a2:	b580      	push	{r7, lr}
 80017a4:	b082      	sub	sp, #8
 80017a6:	af00      	add	r7, sp, #0
 80017a8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017aa:	6878      	ldr	r0, [r7, #4]
 80017ac:	f7ff ffa2 	bl	80016f4 <SysTick_Config>
 80017b0:	4603      	mov	r3, r0
}
 80017b2:	4618      	mov	r0, r3
 80017b4:	3708      	adds	r7, #8
 80017b6:	46bd      	mov	sp, r7
 80017b8:	bd80      	pop	{r7, pc}

080017ba <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 80017ba:	b480      	push	{r7}
 80017bc:	b087      	sub	sp, #28
 80017be:	af00      	add	r7, sp, #0
 80017c0:	60f8      	str	r0, [r7, #12]
 80017c2:	460b      	mov	r3, r1
 80017c4:	607a      	str	r2, [r7, #4]
 80017c6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80017c8:	2300      	movs	r3, #0
 80017ca:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 80017cc:	7afb      	ldrb	r3, [r7, #11]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d103      	bne.n	80017da <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 80017d2:	68fb      	ldr	r3, [r7, #12]
 80017d4:	687a      	ldr	r2, [r7, #4]
 80017d6:	605a      	str	r2, [r3, #4]
      break;
 80017d8:	e002      	b.n	80017e0 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 80017da:	2301      	movs	r3, #1
 80017dc:	75fb      	strb	r3, [r7, #23]
      break;
 80017de:	bf00      	nop
  }

  return status;
 80017e0:	7dfb      	ldrb	r3, [r7, #23]
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	371c      	adds	r7, #28
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr

080017ee <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 80017ee:	b480      	push	{r7}
 80017f0:	b083      	sub	sp, #12
 80017f2:	af00      	add	r7, sp, #0
 80017f4:	6078      	str	r0, [r7, #4]
 80017f6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	2b00      	cmp	r3, #0
 80017fc:	d101      	bne.n	8001802 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80017fe:	2301      	movs	r3, #1
 8001800:	e003      	b.n	800180a <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	683a      	ldr	r2, [r7, #0]
 8001806:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8001808:	2300      	movs	r3, #0
  }
}
 800180a:	4618      	mov	r0, r3
 800180c:	370c      	adds	r7, #12
 800180e:	46bd      	mov	sp, r7
 8001810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001814:	4770      	bx	lr
	...

08001818 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b084      	sub	sp, #16
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;

  /* Compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	f003 031f 	and.w	r3, r3, #31
 8001828:	2201      	movs	r2, #1
 800182a:	fa02 f303 	lsl.w	r3, r2, r3
 800182e:	60fb      	str	r3, [r7, #12]

  /* Get pending bit  */
  regval = (EXTI->PR & maskline);
 8001830:	4b0a      	ldr	r3, [pc, #40]	; (800185c <HAL_EXTI_IRQHandler+0x44>)
 8001832:	695b      	ldr	r3, [r3, #20]
 8001834:	68fa      	ldr	r2, [r7, #12]
 8001836:	4013      	ands	r3, r2
 8001838:	60bb      	str	r3, [r7, #8]
  if (regval != 0x00u)
 800183a:	68bb      	ldr	r3, [r7, #8]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d009      	beq.n	8001854 <HAL_EXTI_IRQHandler+0x3c>
  {
    /* Clear pending bit */
    EXTI->PR = maskline;
 8001840:	4a06      	ldr	r2, [pc, #24]	; (800185c <HAL_EXTI_IRQHandler+0x44>)
 8001842:	68fb      	ldr	r3, [r7, #12]
 8001844:	6153      	str	r3, [r2, #20]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	685b      	ldr	r3, [r3, #4]
 800184a:	2b00      	cmp	r3, #0
 800184c:	d002      	beq.n	8001854 <HAL_EXTI_IRQHandler+0x3c>
    {
      hexti->PendingCallback();
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	4798      	blx	r3
    }
  }
}
 8001854:	bf00      	nop
 8001856:	3710      	adds	r7, #16
 8001858:	46bd      	mov	sp, r7
 800185a:	bd80      	pop	{r7, pc}
 800185c:	40013c00 	.word	0x40013c00

08001860 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001860:	b480      	push	{r7}
 8001862:	b089      	sub	sp, #36	; 0x24
 8001864:	af00      	add	r7, sp, #0
 8001866:	6078      	str	r0, [r7, #4]
 8001868:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800186a:	2300      	movs	r3, #0
 800186c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800186e:	2300      	movs	r3, #0
 8001870:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001872:	2300      	movs	r3, #0
 8001874:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001876:	2300      	movs	r3, #0
 8001878:	61fb      	str	r3, [r7, #28]
 800187a:	e159      	b.n	8001b30 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800187c:	2201      	movs	r2, #1
 800187e:	69fb      	ldr	r3, [r7, #28]
 8001880:	fa02 f303 	lsl.w	r3, r2, r3
 8001884:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001886:	683b      	ldr	r3, [r7, #0]
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	697a      	ldr	r2, [r7, #20]
 800188c:	4013      	ands	r3, r2
 800188e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001890:	693a      	ldr	r2, [r7, #16]
 8001892:	697b      	ldr	r3, [r7, #20]
 8001894:	429a      	cmp	r2, r3
 8001896:	f040 8148 	bne.w	8001b2a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800189a:	683b      	ldr	r3, [r7, #0]
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	2b01      	cmp	r3, #1
 80018a0:	d00b      	beq.n	80018ba <HAL_GPIO_Init+0x5a>
 80018a2:	683b      	ldr	r3, [r7, #0]
 80018a4:	685b      	ldr	r3, [r3, #4]
 80018a6:	2b02      	cmp	r3, #2
 80018a8:	d007      	beq.n	80018ba <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80018aa:	683b      	ldr	r3, [r7, #0]
 80018ac:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80018ae:	2b11      	cmp	r3, #17
 80018b0:	d003      	beq.n	80018ba <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80018b2:	683b      	ldr	r3, [r7, #0]
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	2b12      	cmp	r3, #18
 80018b8:	d130      	bne.n	800191c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	689b      	ldr	r3, [r3, #8]
 80018be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80018c0:	69fb      	ldr	r3, [r7, #28]
 80018c2:	005b      	lsls	r3, r3, #1
 80018c4:	2203      	movs	r2, #3
 80018c6:	fa02 f303 	lsl.w	r3, r2, r3
 80018ca:	43db      	mvns	r3, r3
 80018cc:	69ba      	ldr	r2, [r7, #24]
 80018ce:	4013      	ands	r3, r2
 80018d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	68da      	ldr	r2, [r3, #12]
 80018d6:	69fb      	ldr	r3, [r7, #28]
 80018d8:	005b      	lsls	r3, r3, #1
 80018da:	fa02 f303 	lsl.w	r3, r2, r3
 80018de:	69ba      	ldr	r2, [r7, #24]
 80018e0:	4313      	orrs	r3, r2
 80018e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	69ba      	ldr	r2, [r7, #24]
 80018e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	685b      	ldr	r3, [r3, #4]
 80018ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80018f0:	2201      	movs	r2, #1
 80018f2:	69fb      	ldr	r3, [r7, #28]
 80018f4:	fa02 f303 	lsl.w	r3, r2, r3
 80018f8:	43db      	mvns	r3, r3
 80018fa:	69ba      	ldr	r2, [r7, #24]
 80018fc:	4013      	ands	r3, r2
 80018fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	685b      	ldr	r3, [r3, #4]
 8001904:	091b      	lsrs	r3, r3, #4
 8001906:	f003 0201 	and.w	r2, r3, #1
 800190a:	69fb      	ldr	r3, [r7, #28]
 800190c:	fa02 f303 	lsl.w	r3, r2, r3
 8001910:	69ba      	ldr	r2, [r7, #24]
 8001912:	4313      	orrs	r3, r2
 8001914:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	69ba      	ldr	r2, [r7, #24]
 800191a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	68db      	ldr	r3, [r3, #12]
 8001920:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001922:	69fb      	ldr	r3, [r7, #28]
 8001924:	005b      	lsls	r3, r3, #1
 8001926:	2203      	movs	r2, #3
 8001928:	fa02 f303 	lsl.w	r3, r2, r3
 800192c:	43db      	mvns	r3, r3
 800192e:	69ba      	ldr	r2, [r7, #24]
 8001930:	4013      	ands	r3, r2
 8001932:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001934:	683b      	ldr	r3, [r7, #0]
 8001936:	689a      	ldr	r2, [r3, #8]
 8001938:	69fb      	ldr	r3, [r7, #28]
 800193a:	005b      	lsls	r3, r3, #1
 800193c:	fa02 f303 	lsl.w	r3, r2, r3
 8001940:	69ba      	ldr	r2, [r7, #24]
 8001942:	4313      	orrs	r3, r2
 8001944:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	69ba      	ldr	r2, [r7, #24]
 800194a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800194c:	683b      	ldr	r3, [r7, #0]
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	2b02      	cmp	r3, #2
 8001952:	d003      	beq.n	800195c <HAL_GPIO_Init+0xfc>
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	2b12      	cmp	r3, #18
 800195a:	d123      	bne.n	80019a4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800195c:	69fb      	ldr	r3, [r7, #28]
 800195e:	08da      	lsrs	r2, r3, #3
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	3208      	adds	r2, #8
 8001964:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001968:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800196a:	69fb      	ldr	r3, [r7, #28]
 800196c:	f003 0307 	and.w	r3, r3, #7
 8001970:	009b      	lsls	r3, r3, #2
 8001972:	220f      	movs	r2, #15
 8001974:	fa02 f303 	lsl.w	r3, r2, r3
 8001978:	43db      	mvns	r3, r3
 800197a:	69ba      	ldr	r2, [r7, #24]
 800197c:	4013      	ands	r3, r2
 800197e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001980:	683b      	ldr	r3, [r7, #0]
 8001982:	691a      	ldr	r2, [r3, #16]
 8001984:	69fb      	ldr	r3, [r7, #28]
 8001986:	f003 0307 	and.w	r3, r3, #7
 800198a:	009b      	lsls	r3, r3, #2
 800198c:	fa02 f303 	lsl.w	r3, r2, r3
 8001990:	69ba      	ldr	r2, [r7, #24]
 8001992:	4313      	orrs	r3, r2
 8001994:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001996:	69fb      	ldr	r3, [r7, #28]
 8001998:	08da      	lsrs	r2, r3, #3
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	3208      	adds	r2, #8
 800199e:	69b9      	ldr	r1, [r7, #24]
 80019a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80019aa:	69fb      	ldr	r3, [r7, #28]
 80019ac:	005b      	lsls	r3, r3, #1
 80019ae:	2203      	movs	r2, #3
 80019b0:	fa02 f303 	lsl.w	r3, r2, r3
 80019b4:	43db      	mvns	r3, r3
 80019b6:	69ba      	ldr	r2, [r7, #24]
 80019b8:	4013      	ands	r3, r2
 80019ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	f003 0203 	and.w	r2, r3, #3
 80019c4:	69fb      	ldr	r3, [r7, #28]
 80019c6:	005b      	lsls	r3, r3, #1
 80019c8:	fa02 f303 	lsl.w	r3, r2, r3
 80019cc:	69ba      	ldr	r2, [r7, #24]
 80019ce:	4313      	orrs	r3, r2
 80019d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	69ba      	ldr	r2, [r7, #24]
 80019d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80019d8:	683b      	ldr	r3, [r7, #0]
 80019da:	685b      	ldr	r3, [r3, #4]
 80019dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	f000 80a2 	beq.w	8001b2a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80019e6:	2300      	movs	r3, #0
 80019e8:	60fb      	str	r3, [r7, #12]
 80019ea:	4b56      	ldr	r3, [pc, #344]	; (8001b44 <HAL_GPIO_Init+0x2e4>)
 80019ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ee:	4a55      	ldr	r2, [pc, #340]	; (8001b44 <HAL_GPIO_Init+0x2e4>)
 80019f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019f4:	6453      	str	r3, [r2, #68]	; 0x44
 80019f6:	4b53      	ldr	r3, [pc, #332]	; (8001b44 <HAL_GPIO_Init+0x2e4>)
 80019f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80019fe:	60fb      	str	r3, [r7, #12]
 8001a00:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001a02:	4a51      	ldr	r2, [pc, #324]	; (8001b48 <HAL_GPIO_Init+0x2e8>)
 8001a04:	69fb      	ldr	r3, [r7, #28]
 8001a06:	089b      	lsrs	r3, r3, #2
 8001a08:	3302      	adds	r3, #2
 8001a0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001a0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001a10:	69fb      	ldr	r3, [r7, #28]
 8001a12:	f003 0303 	and.w	r3, r3, #3
 8001a16:	009b      	lsls	r3, r3, #2
 8001a18:	220f      	movs	r2, #15
 8001a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a1e:	43db      	mvns	r3, r3
 8001a20:	69ba      	ldr	r2, [r7, #24]
 8001a22:	4013      	ands	r3, r2
 8001a24:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	4a48      	ldr	r2, [pc, #288]	; (8001b4c <HAL_GPIO_Init+0x2ec>)
 8001a2a:	4293      	cmp	r3, r2
 8001a2c:	d019      	beq.n	8001a62 <HAL_GPIO_Init+0x202>
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	4a47      	ldr	r2, [pc, #284]	; (8001b50 <HAL_GPIO_Init+0x2f0>)
 8001a32:	4293      	cmp	r3, r2
 8001a34:	d013      	beq.n	8001a5e <HAL_GPIO_Init+0x1fe>
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	4a46      	ldr	r2, [pc, #280]	; (8001b54 <HAL_GPIO_Init+0x2f4>)
 8001a3a:	4293      	cmp	r3, r2
 8001a3c:	d00d      	beq.n	8001a5a <HAL_GPIO_Init+0x1fa>
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	4a45      	ldr	r2, [pc, #276]	; (8001b58 <HAL_GPIO_Init+0x2f8>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d007      	beq.n	8001a56 <HAL_GPIO_Init+0x1f6>
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	4a44      	ldr	r2, [pc, #272]	; (8001b5c <HAL_GPIO_Init+0x2fc>)
 8001a4a:	4293      	cmp	r3, r2
 8001a4c:	d101      	bne.n	8001a52 <HAL_GPIO_Init+0x1f2>
 8001a4e:	2304      	movs	r3, #4
 8001a50:	e008      	b.n	8001a64 <HAL_GPIO_Init+0x204>
 8001a52:	2307      	movs	r3, #7
 8001a54:	e006      	b.n	8001a64 <HAL_GPIO_Init+0x204>
 8001a56:	2303      	movs	r3, #3
 8001a58:	e004      	b.n	8001a64 <HAL_GPIO_Init+0x204>
 8001a5a:	2302      	movs	r3, #2
 8001a5c:	e002      	b.n	8001a64 <HAL_GPIO_Init+0x204>
 8001a5e:	2301      	movs	r3, #1
 8001a60:	e000      	b.n	8001a64 <HAL_GPIO_Init+0x204>
 8001a62:	2300      	movs	r3, #0
 8001a64:	69fa      	ldr	r2, [r7, #28]
 8001a66:	f002 0203 	and.w	r2, r2, #3
 8001a6a:	0092      	lsls	r2, r2, #2
 8001a6c:	4093      	lsls	r3, r2
 8001a6e:	69ba      	ldr	r2, [r7, #24]
 8001a70:	4313      	orrs	r3, r2
 8001a72:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001a74:	4934      	ldr	r1, [pc, #208]	; (8001b48 <HAL_GPIO_Init+0x2e8>)
 8001a76:	69fb      	ldr	r3, [r7, #28]
 8001a78:	089b      	lsrs	r3, r3, #2
 8001a7a:	3302      	adds	r3, #2
 8001a7c:	69ba      	ldr	r2, [r7, #24]
 8001a7e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001a82:	4b37      	ldr	r3, [pc, #220]	; (8001b60 <HAL_GPIO_Init+0x300>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001a88:	693b      	ldr	r3, [r7, #16]
 8001a8a:	43db      	mvns	r3, r3
 8001a8c:	69ba      	ldr	r2, [r7, #24]
 8001a8e:	4013      	ands	r3, r2
 8001a90:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001a92:	683b      	ldr	r3, [r7, #0]
 8001a94:	685b      	ldr	r3, [r3, #4]
 8001a96:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d003      	beq.n	8001aa6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001a9e:	69ba      	ldr	r2, [r7, #24]
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001aa6:	4a2e      	ldr	r2, [pc, #184]	; (8001b60 <HAL_GPIO_Init+0x300>)
 8001aa8:	69bb      	ldr	r3, [r7, #24]
 8001aaa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001aac:	4b2c      	ldr	r3, [pc, #176]	; (8001b60 <HAL_GPIO_Init+0x300>)
 8001aae:	685b      	ldr	r3, [r3, #4]
 8001ab0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ab2:	693b      	ldr	r3, [r7, #16]
 8001ab4:	43db      	mvns	r3, r3
 8001ab6:	69ba      	ldr	r2, [r7, #24]
 8001ab8:	4013      	ands	r3, r2
 8001aba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001abc:	683b      	ldr	r3, [r7, #0]
 8001abe:	685b      	ldr	r3, [r3, #4]
 8001ac0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d003      	beq.n	8001ad0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001ac8:	69ba      	ldr	r2, [r7, #24]
 8001aca:	693b      	ldr	r3, [r7, #16]
 8001acc:	4313      	orrs	r3, r2
 8001ace:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001ad0:	4a23      	ldr	r2, [pc, #140]	; (8001b60 <HAL_GPIO_Init+0x300>)
 8001ad2:	69bb      	ldr	r3, [r7, #24]
 8001ad4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ad6:	4b22      	ldr	r3, [pc, #136]	; (8001b60 <HAL_GPIO_Init+0x300>)
 8001ad8:	689b      	ldr	r3, [r3, #8]
 8001ada:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001adc:	693b      	ldr	r3, [r7, #16]
 8001ade:	43db      	mvns	r3, r3
 8001ae0:	69ba      	ldr	r2, [r7, #24]
 8001ae2:	4013      	ands	r3, r2
 8001ae4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d003      	beq.n	8001afa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001af2:	69ba      	ldr	r2, [r7, #24]
 8001af4:	693b      	ldr	r3, [r7, #16]
 8001af6:	4313      	orrs	r3, r2
 8001af8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001afa:	4a19      	ldr	r2, [pc, #100]	; (8001b60 <HAL_GPIO_Init+0x300>)
 8001afc:	69bb      	ldr	r3, [r7, #24]
 8001afe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001b00:	4b17      	ldr	r3, [pc, #92]	; (8001b60 <HAL_GPIO_Init+0x300>)
 8001b02:	68db      	ldr	r3, [r3, #12]
 8001b04:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001b06:	693b      	ldr	r3, [r7, #16]
 8001b08:	43db      	mvns	r3, r3
 8001b0a:	69ba      	ldr	r2, [r7, #24]
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	685b      	ldr	r3, [r3, #4]
 8001b14:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d003      	beq.n	8001b24 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001b1c:	69ba      	ldr	r2, [r7, #24]
 8001b1e:	693b      	ldr	r3, [r7, #16]
 8001b20:	4313      	orrs	r3, r2
 8001b22:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001b24:	4a0e      	ldr	r2, [pc, #56]	; (8001b60 <HAL_GPIO_Init+0x300>)
 8001b26:	69bb      	ldr	r3, [r7, #24]
 8001b28:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b2a:	69fb      	ldr	r3, [r7, #28]
 8001b2c:	3301      	adds	r3, #1
 8001b2e:	61fb      	str	r3, [r7, #28]
 8001b30:	69fb      	ldr	r3, [r7, #28]
 8001b32:	2b0f      	cmp	r3, #15
 8001b34:	f67f aea2 	bls.w	800187c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001b38:	bf00      	nop
 8001b3a:	3724      	adds	r7, #36	; 0x24
 8001b3c:	46bd      	mov	sp, r7
 8001b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b42:	4770      	bx	lr
 8001b44:	40023800 	.word	0x40023800
 8001b48:	40013800 	.word	0x40013800
 8001b4c:	40020000 	.word	0x40020000
 8001b50:	40020400 	.word	0x40020400
 8001b54:	40020800 	.word	0x40020800
 8001b58:	40020c00 	.word	0x40020c00
 8001b5c:	40021000 	.word	0x40021000
 8001b60:	40013c00 	.word	0x40013c00

08001b64 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8001b64:	b480      	push	{r7}
 8001b66:	b087      	sub	sp, #28
 8001b68:	af00      	add	r7, sp, #0
 8001b6a:	6078      	str	r0, [r7, #4]
 8001b6c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8001b72:	2300      	movs	r3, #0
 8001b74:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 8001b76:	2300      	movs	r3, #0
 8001b78:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001b7a:	2300      	movs	r3, #0
 8001b7c:	617b      	str	r3, [r7, #20]
 8001b7e:	e0bb      	b.n	8001cf8 <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001b80:	2201      	movs	r2, #1
 8001b82:	697b      	ldr	r3, [r7, #20]
 8001b84:	fa02 f303 	lsl.w	r3, r2, r3
 8001b88:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8001b8a:	683a      	ldr	r2, [r7, #0]
 8001b8c:	693b      	ldr	r3, [r7, #16]
 8001b8e:	4013      	ands	r3, r2
 8001b90:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8001b92:	68fa      	ldr	r2, [r7, #12]
 8001b94:	693b      	ldr	r3, [r7, #16]
 8001b96:	429a      	cmp	r2, r3
 8001b98:	f040 80ab 	bne.w	8001cf2 <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8001b9c:	4a5b      	ldr	r2, [pc, #364]	; (8001d0c <HAL_GPIO_DeInit+0x1a8>)
 8001b9e:	697b      	ldr	r3, [r7, #20]
 8001ba0:	089b      	lsrs	r3, r3, #2
 8001ba2:	3302      	adds	r3, #2
 8001ba4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ba8:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8001baa:	697b      	ldr	r3, [r7, #20]
 8001bac:	f003 0303 	and.w	r3, r3, #3
 8001bb0:	009b      	lsls	r3, r3, #2
 8001bb2:	220f      	movs	r2, #15
 8001bb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb8:	68ba      	ldr	r2, [r7, #8]
 8001bba:	4013      	ands	r3, r2
 8001bbc:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	4a53      	ldr	r2, [pc, #332]	; (8001d10 <HAL_GPIO_DeInit+0x1ac>)
 8001bc2:	4293      	cmp	r3, r2
 8001bc4:	d019      	beq.n	8001bfa <HAL_GPIO_DeInit+0x96>
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	4a52      	ldr	r2, [pc, #328]	; (8001d14 <HAL_GPIO_DeInit+0x1b0>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d013      	beq.n	8001bf6 <HAL_GPIO_DeInit+0x92>
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	4a51      	ldr	r2, [pc, #324]	; (8001d18 <HAL_GPIO_DeInit+0x1b4>)
 8001bd2:	4293      	cmp	r3, r2
 8001bd4:	d00d      	beq.n	8001bf2 <HAL_GPIO_DeInit+0x8e>
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	4a50      	ldr	r2, [pc, #320]	; (8001d1c <HAL_GPIO_DeInit+0x1b8>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d007      	beq.n	8001bee <HAL_GPIO_DeInit+0x8a>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	4a4f      	ldr	r2, [pc, #316]	; (8001d20 <HAL_GPIO_DeInit+0x1bc>)
 8001be2:	4293      	cmp	r3, r2
 8001be4:	d101      	bne.n	8001bea <HAL_GPIO_DeInit+0x86>
 8001be6:	2304      	movs	r3, #4
 8001be8:	e008      	b.n	8001bfc <HAL_GPIO_DeInit+0x98>
 8001bea:	2307      	movs	r3, #7
 8001bec:	e006      	b.n	8001bfc <HAL_GPIO_DeInit+0x98>
 8001bee:	2303      	movs	r3, #3
 8001bf0:	e004      	b.n	8001bfc <HAL_GPIO_DeInit+0x98>
 8001bf2:	2302      	movs	r3, #2
 8001bf4:	e002      	b.n	8001bfc <HAL_GPIO_DeInit+0x98>
 8001bf6:	2301      	movs	r3, #1
 8001bf8:	e000      	b.n	8001bfc <HAL_GPIO_DeInit+0x98>
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	697a      	ldr	r2, [r7, #20]
 8001bfe:	f002 0203 	and.w	r2, r2, #3
 8001c02:	0092      	lsls	r2, r2, #2
 8001c04:	4093      	lsls	r3, r2
 8001c06:	68ba      	ldr	r2, [r7, #8]
 8001c08:	429a      	cmp	r2, r3
 8001c0a:	d132      	bne.n	8001c72 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 8001c0c:	4b45      	ldr	r3, [pc, #276]	; (8001d24 <HAL_GPIO_DeInit+0x1c0>)
 8001c0e:	681a      	ldr	r2, [r3, #0]
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	43db      	mvns	r3, r3
 8001c14:	4943      	ldr	r1, [pc, #268]	; (8001d24 <HAL_GPIO_DeInit+0x1c0>)
 8001c16:	4013      	ands	r3, r2
 8001c18:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 8001c1a:	4b42      	ldr	r3, [pc, #264]	; (8001d24 <HAL_GPIO_DeInit+0x1c0>)
 8001c1c:	685a      	ldr	r2, [r3, #4]
 8001c1e:	68fb      	ldr	r3, [r7, #12]
 8001c20:	43db      	mvns	r3, r3
 8001c22:	4940      	ldr	r1, [pc, #256]	; (8001d24 <HAL_GPIO_DeInit+0x1c0>)
 8001c24:	4013      	ands	r3, r2
 8001c26:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 8001c28:	4b3e      	ldr	r3, [pc, #248]	; (8001d24 <HAL_GPIO_DeInit+0x1c0>)
 8001c2a:	689a      	ldr	r2, [r3, #8]
 8001c2c:	68fb      	ldr	r3, [r7, #12]
 8001c2e:	43db      	mvns	r3, r3
 8001c30:	493c      	ldr	r1, [pc, #240]	; (8001d24 <HAL_GPIO_DeInit+0x1c0>)
 8001c32:	4013      	ands	r3, r2
 8001c34:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 8001c36:	4b3b      	ldr	r3, [pc, #236]	; (8001d24 <HAL_GPIO_DeInit+0x1c0>)
 8001c38:	68da      	ldr	r2, [r3, #12]
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	43db      	mvns	r3, r3
 8001c3e:	4939      	ldr	r1, [pc, #228]	; (8001d24 <HAL_GPIO_DeInit+0x1c0>)
 8001c40:	4013      	ands	r3, r2
 8001c42:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8001c44:	697b      	ldr	r3, [r7, #20]
 8001c46:	f003 0303 	and.w	r3, r3, #3
 8001c4a:	009b      	lsls	r3, r3, #2
 8001c4c:	220f      	movs	r2, #15
 8001c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c52:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8001c54:	4a2d      	ldr	r2, [pc, #180]	; (8001d0c <HAL_GPIO_DeInit+0x1a8>)
 8001c56:	697b      	ldr	r3, [r7, #20]
 8001c58:	089b      	lsrs	r3, r3, #2
 8001c5a:	3302      	adds	r3, #2
 8001c5c:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8001c60:	68bb      	ldr	r3, [r7, #8]
 8001c62:	43da      	mvns	r2, r3
 8001c64:	4829      	ldr	r0, [pc, #164]	; (8001d0c <HAL_GPIO_DeInit+0x1a8>)
 8001c66:	697b      	ldr	r3, [r7, #20]
 8001c68:	089b      	lsrs	r3, r3, #2
 8001c6a:	400a      	ands	r2, r1
 8001c6c:	3302      	adds	r3, #2
 8001c6e:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681a      	ldr	r2, [r3, #0]
 8001c76:	697b      	ldr	r3, [r7, #20]
 8001c78:	005b      	lsls	r3, r3, #1
 8001c7a:	2103      	movs	r1, #3
 8001c7c:	fa01 f303 	lsl.w	r3, r1, r3
 8001c80:	43db      	mvns	r3, r3
 8001c82:	401a      	ands	r2, r3
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001c88:	697b      	ldr	r3, [r7, #20]
 8001c8a:	08da      	lsrs	r2, r3, #3
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	3208      	adds	r2, #8
 8001c90:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8001c94:	697b      	ldr	r3, [r7, #20]
 8001c96:	f003 0307 	and.w	r3, r3, #7
 8001c9a:	009b      	lsls	r3, r3, #2
 8001c9c:	220f      	movs	r2, #15
 8001c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca2:	43db      	mvns	r3, r3
 8001ca4:	697a      	ldr	r2, [r7, #20]
 8001ca6:	08d2      	lsrs	r2, r2, #3
 8001ca8:	4019      	ands	r1, r3
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	3208      	adds	r2, #8
 8001cae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	68da      	ldr	r2, [r3, #12]
 8001cb6:	697b      	ldr	r3, [r7, #20]
 8001cb8:	005b      	lsls	r3, r3, #1
 8001cba:	2103      	movs	r1, #3
 8001cbc:	fa01 f303 	lsl.w	r3, r1, r3
 8001cc0:	43db      	mvns	r3, r3
 8001cc2:	401a      	ands	r2, r3
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	685a      	ldr	r2, [r3, #4]
 8001ccc:	2101      	movs	r1, #1
 8001cce:	697b      	ldr	r3, [r7, #20]
 8001cd0:	fa01 f303 	lsl.w	r3, r1, r3
 8001cd4:	43db      	mvns	r3, r3
 8001cd6:	401a      	ands	r2, r3
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	689a      	ldr	r2, [r3, #8]
 8001ce0:	697b      	ldr	r3, [r7, #20]
 8001ce2:	005b      	lsls	r3, r3, #1
 8001ce4:	2103      	movs	r1, #3
 8001ce6:	fa01 f303 	lsl.w	r3, r1, r3
 8001cea:	43db      	mvns	r3, r3
 8001cec:	401a      	ands	r2, r3
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001cf2:	697b      	ldr	r3, [r7, #20]
 8001cf4:	3301      	adds	r3, #1
 8001cf6:	617b      	str	r3, [r7, #20]
 8001cf8:	697b      	ldr	r3, [r7, #20]
 8001cfa:	2b0f      	cmp	r3, #15
 8001cfc:	f67f af40 	bls.w	8001b80 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 8001d00:	bf00      	nop
 8001d02:	371c      	adds	r7, #28
 8001d04:	46bd      	mov	sp, r7
 8001d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d0a:	4770      	bx	lr
 8001d0c:	40013800 	.word	0x40013800
 8001d10:	40020000 	.word	0x40020000
 8001d14:	40020400 	.word	0x40020400
 8001d18:	40020800 	.word	0x40020800
 8001d1c:	40020c00 	.word	0x40020c00
 8001d20:	40021000 	.word	0x40021000
 8001d24:	40013c00 	.word	0x40013c00

08001d28 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	b085      	sub	sp, #20
 8001d2c:	af00      	add	r7, sp, #0
 8001d2e:	6078      	str	r0, [r7, #4]
 8001d30:	460b      	mov	r3, r1
 8001d32:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	691a      	ldr	r2, [r3, #16]
 8001d38:	887b      	ldrh	r3, [r7, #2]
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d002      	beq.n	8001d46 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001d40:	2301      	movs	r3, #1
 8001d42:	73fb      	strb	r3, [r7, #15]
 8001d44:	e001      	b.n	8001d4a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001d46:	2300      	movs	r3, #0
 8001d48:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001d4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	3714      	adds	r7, #20
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr

08001d58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
 8001d60:	460b      	mov	r3, r1
 8001d62:	807b      	strh	r3, [r7, #2]
 8001d64:	4613      	mov	r3, r2
 8001d66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d68:	787b      	ldrb	r3, [r7, #1]
 8001d6a:	2b00      	cmp	r3, #0
 8001d6c:	d003      	beq.n	8001d76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001d6e:	887a      	ldrh	r2, [r7, #2]
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001d74:	e003      	b.n	8001d7e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001d76:	887b      	ldrh	r3, [r7, #2]
 8001d78:	041a      	lsls	r2, r3, #16
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	619a      	str	r2, [r3, #24]
}
 8001d7e:	bf00      	nop
 8001d80:	370c      	adds	r7, #12
 8001d82:	46bd      	mov	sp, r7
 8001d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d88:	4770      	bx	lr

08001d8a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001d8a:	b480      	push	{r7}
 8001d8c:	b083      	sub	sp, #12
 8001d8e:	af00      	add	r7, sp, #0
 8001d90:	6078      	str	r0, [r7, #4]
 8001d92:	460b      	mov	r3, r1
 8001d94:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	695a      	ldr	r2, [r3, #20]
 8001d9a:	887b      	ldrh	r3, [r7, #2]
 8001d9c:	401a      	ands	r2, r3
 8001d9e:	887b      	ldrh	r3, [r7, #2]
 8001da0:	429a      	cmp	r2, r3
 8001da2:	d104      	bne.n	8001dae <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001da4:	887b      	ldrh	r3, [r7, #2]
 8001da6:	041a      	lsls	r2, r3, #16
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8001dac:	e002      	b.n	8001db4 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8001dae:	887a      	ldrh	r2, [r7, #2]
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	619a      	str	r2, [r3, #24]
}
 8001db4:	bf00      	nop
 8001db6:	370c      	adds	r7, #12
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr

08001dc0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b086      	sub	sp, #24
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	d101      	bne.n	8001dd2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001dce:	2301      	movs	r3, #1
 8001dd0:	e25b      	b.n	800228a <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f003 0301 	and.w	r3, r3, #1
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d075      	beq.n	8001eca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001dde:	4ba3      	ldr	r3, [pc, #652]	; (800206c <HAL_RCC_OscConfig+0x2ac>)
 8001de0:	689b      	ldr	r3, [r3, #8]
 8001de2:	f003 030c 	and.w	r3, r3, #12
 8001de6:	2b04      	cmp	r3, #4
 8001de8:	d00c      	beq.n	8001e04 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001dea:	4ba0      	ldr	r3, [pc, #640]	; (800206c <HAL_RCC_OscConfig+0x2ac>)
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001df2:	2b08      	cmp	r3, #8
 8001df4:	d112      	bne.n	8001e1c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001df6:	4b9d      	ldr	r3, [pc, #628]	; (800206c <HAL_RCC_OscConfig+0x2ac>)
 8001df8:	685b      	ldr	r3, [r3, #4]
 8001dfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001dfe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001e02:	d10b      	bne.n	8001e1c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e04:	4b99      	ldr	r3, [pc, #612]	; (800206c <HAL_RCC_OscConfig+0x2ac>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d05b      	beq.n	8001ec8 <HAL_RCC_OscConfig+0x108>
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	685b      	ldr	r3, [r3, #4]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	d157      	bne.n	8001ec8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001e18:	2301      	movs	r3, #1
 8001e1a:	e236      	b.n	800228a <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	685b      	ldr	r3, [r3, #4]
 8001e20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001e24:	d106      	bne.n	8001e34 <HAL_RCC_OscConfig+0x74>
 8001e26:	4b91      	ldr	r3, [pc, #580]	; (800206c <HAL_RCC_OscConfig+0x2ac>)
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	4a90      	ldr	r2, [pc, #576]	; (800206c <HAL_RCC_OscConfig+0x2ac>)
 8001e2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e30:	6013      	str	r3, [r2, #0]
 8001e32:	e01d      	b.n	8001e70 <HAL_RCC_OscConfig+0xb0>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	685b      	ldr	r3, [r3, #4]
 8001e38:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001e3c:	d10c      	bne.n	8001e58 <HAL_RCC_OscConfig+0x98>
 8001e3e:	4b8b      	ldr	r3, [pc, #556]	; (800206c <HAL_RCC_OscConfig+0x2ac>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	4a8a      	ldr	r2, [pc, #552]	; (800206c <HAL_RCC_OscConfig+0x2ac>)
 8001e44:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001e48:	6013      	str	r3, [r2, #0]
 8001e4a:	4b88      	ldr	r3, [pc, #544]	; (800206c <HAL_RCC_OscConfig+0x2ac>)
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	4a87      	ldr	r2, [pc, #540]	; (800206c <HAL_RCC_OscConfig+0x2ac>)
 8001e50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001e54:	6013      	str	r3, [r2, #0]
 8001e56:	e00b      	b.n	8001e70 <HAL_RCC_OscConfig+0xb0>
 8001e58:	4b84      	ldr	r3, [pc, #528]	; (800206c <HAL_RCC_OscConfig+0x2ac>)
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	4a83      	ldr	r2, [pc, #524]	; (800206c <HAL_RCC_OscConfig+0x2ac>)
 8001e5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001e62:	6013      	str	r3, [r2, #0]
 8001e64:	4b81      	ldr	r3, [pc, #516]	; (800206c <HAL_RCC_OscConfig+0x2ac>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	4a80      	ldr	r2, [pc, #512]	; (800206c <HAL_RCC_OscConfig+0x2ac>)
 8001e6a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001e6e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	685b      	ldr	r3, [r3, #4]
 8001e74:	2b00      	cmp	r3, #0
 8001e76:	d013      	beq.n	8001ea0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e78:	f7ff fb60 	bl	800153c <HAL_GetTick>
 8001e7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e7e:	e008      	b.n	8001e92 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001e80:	f7ff fb5c 	bl	800153c <HAL_GetTick>
 8001e84:	4602      	mov	r2, r0
 8001e86:	693b      	ldr	r3, [r7, #16]
 8001e88:	1ad3      	subs	r3, r2, r3
 8001e8a:	2b64      	cmp	r3, #100	; 0x64
 8001e8c:	d901      	bls.n	8001e92 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001e8e:	2303      	movs	r3, #3
 8001e90:	e1fb      	b.n	800228a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001e92:	4b76      	ldr	r3, [pc, #472]	; (800206c <HAL_RCC_OscConfig+0x2ac>)
 8001e94:	681b      	ldr	r3, [r3, #0]
 8001e96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d0f0      	beq.n	8001e80 <HAL_RCC_OscConfig+0xc0>
 8001e9e:	e014      	b.n	8001eca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ea0:	f7ff fb4c 	bl	800153c <HAL_GetTick>
 8001ea4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001ea6:	e008      	b.n	8001eba <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001ea8:	f7ff fb48 	bl	800153c <HAL_GetTick>
 8001eac:	4602      	mov	r2, r0
 8001eae:	693b      	ldr	r3, [r7, #16]
 8001eb0:	1ad3      	subs	r3, r2, r3
 8001eb2:	2b64      	cmp	r3, #100	; 0x64
 8001eb4:	d901      	bls.n	8001eba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001eb6:	2303      	movs	r3, #3
 8001eb8:	e1e7      	b.n	800228a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001eba:	4b6c      	ldr	r3, [pc, #432]	; (800206c <HAL_RCC_OscConfig+0x2ac>)
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	d1f0      	bne.n	8001ea8 <HAL_RCC_OscConfig+0xe8>
 8001ec6:	e000      	b.n	8001eca <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ec8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f003 0302 	and.w	r3, r3, #2
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	d063      	beq.n	8001f9e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001ed6:	4b65      	ldr	r3, [pc, #404]	; (800206c <HAL_RCC_OscConfig+0x2ac>)
 8001ed8:	689b      	ldr	r3, [r3, #8]
 8001eda:	f003 030c 	and.w	r3, r3, #12
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d00b      	beq.n	8001efa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001ee2:	4b62      	ldr	r3, [pc, #392]	; (800206c <HAL_RCC_OscConfig+0x2ac>)
 8001ee4:	689b      	ldr	r3, [r3, #8]
 8001ee6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001eea:	2b08      	cmp	r3, #8
 8001eec:	d11c      	bne.n	8001f28 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001eee:	4b5f      	ldr	r3, [pc, #380]	; (800206c <HAL_RCC_OscConfig+0x2ac>)
 8001ef0:	685b      	ldr	r3, [r3, #4]
 8001ef2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d116      	bne.n	8001f28 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001efa:	4b5c      	ldr	r3, [pc, #368]	; (800206c <HAL_RCC_OscConfig+0x2ac>)
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f003 0302 	and.w	r3, r3, #2
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d005      	beq.n	8001f12 <HAL_RCC_OscConfig+0x152>
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	68db      	ldr	r3, [r3, #12]
 8001f0a:	2b01      	cmp	r3, #1
 8001f0c:	d001      	beq.n	8001f12 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e1bb      	b.n	800228a <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f12:	4b56      	ldr	r3, [pc, #344]	; (800206c <HAL_RCC_OscConfig+0x2ac>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	691b      	ldr	r3, [r3, #16]
 8001f1e:	00db      	lsls	r3, r3, #3
 8001f20:	4952      	ldr	r1, [pc, #328]	; (800206c <HAL_RCC_OscConfig+0x2ac>)
 8001f22:	4313      	orrs	r3, r2
 8001f24:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001f26:	e03a      	b.n	8001f9e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	68db      	ldr	r3, [r3, #12]
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d020      	beq.n	8001f72 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001f30:	4b4f      	ldr	r3, [pc, #316]	; (8002070 <HAL_RCC_OscConfig+0x2b0>)
 8001f32:	2201      	movs	r2, #1
 8001f34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f36:	f7ff fb01 	bl	800153c <HAL_GetTick>
 8001f3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f3c:	e008      	b.n	8001f50 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f3e:	f7ff fafd 	bl	800153c <HAL_GetTick>
 8001f42:	4602      	mov	r2, r0
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	1ad3      	subs	r3, r2, r3
 8001f48:	2b02      	cmp	r3, #2
 8001f4a:	d901      	bls.n	8001f50 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001f4c:	2303      	movs	r3, #3
 8001f4e:	e19c      	b.n	800228a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001f50:	4b46      	ldr	r3, [pc, #280]	; (800206c <HAL_RCC_OscConfig+0x2ac>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f003 0302 	and.w	r3, r3, #2
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d0f0      	beq.n	8001f3e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001f5c:	4b43      	ldr	r3, [pc, #268]	; (800206c <HAL_RCC_OscConfig+0x2ac>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	691b      	ldr	r3, [r3, #16]
 8001f68:	00db      	lsls	r3, r3, #3
 8001f6a:	4940      	ldr	r1, [pc, #256]	; (800206c <HAL_RCC_OscConfig+0x2ac>)
 8001f6c:	4313      	orrs	r3, r2
 8001f6e:	600b      	str	r3, [r1, #0]
 8001f70:	e015      	b.n	8001f9e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001f72:	4b3f      	ldr	r3, [pc, #252]	; (8002070 <HAL_RCC_OscConfig+0x2b0>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001f78:	f7ff fae0 	bl	800153c <HAL_GetTick>
 8001f7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f7e:	e008      	b.n	8001f92 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001f80:	f7ff fadc 	bl	800153c <HAL_GetTick>
 8001f84:	4602      	mov	r2, r0
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	1ad3      	subs	r3, r2, r3
 8001f8a:	2b02      	cmp	r3, #2
 8001f8c:	d901      	bls.n	8001f92 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001f8e:	2303      	movs	r3, #3
 8001f90:	e17b      	b.n	800228a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001f92:	4b36      	ldr	r3, [pc, #216]	; (800206c <HAL_RCC_OscConfig+0x2ac>)
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	f003 0302 	and.w	r3, r3, #2
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d1f0      	bne.n	8001f80 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	f003 0308 	and.w	r3, r3, #8
 8001fa6:	2b00      	cmp	r3, #0
 8001fa8:	d030      	beq.n	800200c <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	695b      	ldr	r3, [r3, #20]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d016      	beq.n	8001fe0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001fb2:	4b30      	ldr	r3, [pc, #192]	; (8002074 <HAL_RCC_OscConfig+0x2b4>)
 8001fb4:	2201      	movs	r2, #1
 8001fb6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001fb8:	f7ff fac0 	bl	800153c <HAL_GetTick>
 8001fbc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fbe:	e008      	b.n	8001fd2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001fc0:	f7ff fabc 	bl	800153c <HAL_GetTick>
 8001fc4:	4602      	mov	r2, r0
 8001fc6:	693b      	ldr	r3, [r7, #16]
 8001fc8:	1ad3      	subs	r3, r2, r3
 8001fca:	2b02      	cmp	r3, #2
 8001fcc:	d901      	bls.n	8001fd2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001fce:	2303      	movs	r3, #3
 8001fd0:	e15b      	b.n	800228a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001fd2:	4b26      	ldr	r3, [pc, #152]	; (800206c <HAL_RCC_OscConfig+0x2ac>)
 8001fd4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001fd6:	f003 0302 	and.w	r3, r3, #2
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d0f0      	beq.n	8001fc0 <HAL_RCC_OscConfig+0x200>
 8001fde:	e015      	b.n	800200c <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001fe0:	4b24      	ldr	r3, [pc, #144]	; (8002074 <HAL_RCC_OscConfig+0x2b4>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001fe6:	f7ff faa9 	bl	800153c <HAL_GetTick>
 8001fea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001fec:	e008      	b.n	8002000 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001fee:	f7ff faa5 	bl	800153c <HAL_GetTick>
 8001ff2:	4602      	mov	r2, r0
 8001ff4:	693b      	ldr	r3, [r7, #16]
 8001ff6:	1ad3      	subs	r3, r2, r3
 8001ff8:	2b02      	cmp	r3, #2
 8001ffa:	d901      	bls.n	8002000 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001ffc:	2303      	movs	r3, #3
 8001ffe:	e144      	b.n	800228a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002000:	4b1a      	ldr	r3, [pc, #104]	; (800206c <HAL_RCC_OscConfig+0x2ac>)
 8002002:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002004:	f003 0302 	and.w	r3, r3, #2
 8002008:	2b00      	cmp	r3, #0
 800200a:	d1f0      	bne.n	8001fee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f003 0304 	and.w	r3, r3, #4
 8002014:	2b00      	cmp	r3, #0
 8002016:	f000 80a0 	beq.w	800215a <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800201a:	2300      	movs	r3, #0
 800201c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800201e:	4b13      	ldr	r3, [pc, #76]	; (800206c <HAL_RCC_OscConfig+0x2ac>)
 8002020:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002022:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002026:	2b00      	cmp	r3, #0
 8002028:	d10f      	bne.n	800204a <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800202a:	2300      	movs	r3, #0
 800202c:	60bb      	str	r3, [r7, #8]
 800202e:	4b0f      	ldr	r3, [pc, #60]	; (800206c <HAL_RCC_OscConfig+0x2ac>)
 8002030:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002032:	4a0e      	ldr	r2, [pc, #56]	; (800206c <HAL_RCC_OscConfig+0x2ac>)
 8002034:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002038:	6413      	str	r3, [r2, #64]	; 0x40
 800203a:	4b0c      	ldr	r3, [pc, #48]	; (800206c <HAL_RCC_OscConfig+0x2ac>)
 800203c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800203e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002042:	60bb      	str	r3, [r7, #8]
 8002044:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002046:	2301      	movs	r3, #1
 8002048:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800204a:	4b0b      	ldr	r3, [pc, #44]	; (8002078 <HAL_RCC_OscConfig+0x2b8>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002052:	2b00      	cmp	r3, #0
 8002054:	d121      	bne.n	800209a <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002056:	4b08      	ldr	r3, [pc, #32]	; (8002078 <HAL_RCC_OscConfig+0x2b8>)
 8002058:	681b      	ldr	r3, [r3, #0]
 800205a:	4a07      	ldr	r2, [pc, #28]	; (8002078 <HAL_RCC_OscConfig+0x2b8>)
 800205c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002060:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002062:	f7ff fa6b 	bl	800153c <HAL_GetTick>
 8002066:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002068:	e011      	b.n	800208e <HAL_RCC_OscConfig+0x2ce>
 800206a:	bf00      	nop
 800206c:	40023800 	.word	0x40023800
 8002070:	42470000 	.word	0x42470000
 8002074:	42470e80 	.word	0x42470e80
 8002078:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800207c:	f7ff fa5e 	bl	800153c <HAL_GetTick>
 8002080:	4602      	mov	r2, r0
 8002082:	693b      	ldr	r3, [r7, #16]
 8002084:	1ad3      	subs	r3, r2, r3
 8002086:	2b02      	cmp	r3, #2
 8002088:	d901      	bls.n	800208e <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800208a:	2303      	movs	r3, #3
 800208c:	e0fd      	b.n	800228a <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800208e:	4b81      	ldr	r3, [pc, #516]	; (8002294 <HAL_RCC_OscConfig+0x4d4>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002096:	2b00      	cmp	r3, #0
 8002098:	d0f0      	beq.n	800207c <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	689b      	ldr	r3, [r3, #8]
 800209e:	2b01      	cmp	r3, #1
 80020a0:	d106      	bne.n	80020b0 <HAL_RCC_OscConfig+0x2f0>
 80020a2:	4b7d      	ldr	r3, [pc, #500]	; (8002298 <HAL_RCC_OscConfig+0x4d8>)
 80020a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020a6:	4a7c      	ldr	r2, [pc, #496]	; (8002298 <HAL_RCC_OscConfig+0x4d8>)
 80020a8:	f043 0301 	orr.w	r3, r3, #1
 80020ac:	6713      	str	r3, [r2, #112]	; 0x70
 80020ae:	e01c      	b.n	80020ea <HAL_RCC_OscConfig+0x32a>
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	689b      	ldr	r3, [r3, #8]
 80020b4:	2b05      	cmp	r3, #5
 80020b6:	d10c      	bne.n	80020d2 <HAL_RCC_OscConfig+0x312>
 80020b8:	4b77      	ldr	r3, [pc, #476]	; (8002298 <HAL_RCC_OscConfig+0x4d8>)
 80020ba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020bc:	4a76      	ldr	r2, [pc, #472]	; (8002298 <HAL_RCC_OscConfig+0x4d8>)
 80020be:	f043 0304 	orr.w	r3, r3, #4
 80020c2:	6713      	str	r3, [r2, #112]	; 0x70
 80020c4:	4b74      	ldr	r3, [pc, #464]	; (8002298 <HAL_RCC_OscConfig+0x4d8>)
 80020c6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020c8:	4a73      	ldr	r2, [pc, #460]	; (8002298 <HAL_RCC_OscConfig+0x4d8>)
 80020ca:	f043 0301 	orr.w	r3, r3, #1
 80020ce:	6713      	str	r3, [r2, #112]	; 0x70
 80020d0:	e00b      	b.n	80020ea <HAL_RCC_OscConfig+0x32a>
 80020d2:	4b71      	ldr	r3, [pc, #452]	; (8002298 <HAL_RCC_OscConfig+0x4d8>)
 80020d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020d6:	4a70      	ldr	r2, [pc, #448]	; (8002298 <HAL_RCC_OscConfig+0x4d8>)
 80020d8:	f023 0301 	bic.w	r3, r3, #1
 80020dc:	6713      	str	r3, [r2, #112]	; 0x70
 80020de:	4b6e      	ldr	r3, [pc, #440]	; (8002298 <HAL_RCC_OscConfig+0x4d8>)
 80020e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80020e2:	4a6d      	ldr	r2, [pc, #436]	; (8002298 <HAL_RCC_OscConfig+0x4d8>)
 80020e4:	f023 0304 	bic.w	r3, r3, #4
 80020e8:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	689b      	ldr	r3, [r3, #8]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d015      	beq.n	800211e <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80020f2:	f7ff fa23 	bl	800153c <HAL_GetTick>
 80020f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80020f8:	e00a      	b.n	8002110 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80020fa:	f7ff fa1f 	bl	800153c <HAL_GetTick>
 80020fe:	4602      	mov	r2, r0
 8002100:	693b      	ldr	r3, [r7, #16]
 8002102:	1ad3      	subs	r3, r2, r3
 8002104:	f241 3288 	movw	r2, #5000	; 0x1388
 8002108:	4293      	cmp	r3, r2
 800210a:	d901      	bls.n	8002110 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 800210c:	2303      	movs	r3, #3
 800210e:	e0bc      	b.n	800228a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002110:	4b61      	ldr	r3, [pc, #388]	; (8002298 <HAL_RCC_OscConfig+0x4d8>)
 8002112:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002114:	f003 0302 	and.w	r3, r3, #2
 8002118:	2b00      	cmp	r3, #0
 800211a:	d0ee      	beq.n	80020fa <HAL_RCC_OscConfig+0x33a>
 800211c:	e014      	b.n	8002148 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800211e:	f7ff fa0d 	bl	800153c <HAL_GetTick>
 8002122:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002124:	e00a      	b.n	800213c <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002126:	f7ff fa09 	bl	800153c <HAL_GetTick>
 800212a:	4602      	mov	r2, r0
 800212c:	693b      	ldr	r3, [r7, #16]
 800212e:	1ad3      	subs	r3, r2, r3
 8002130:	f241 3288 	movw	r2, #5000	; 0x1388
 8002134:	4293      	cmp	r3, r2
 8002136:	d901      	bls.n	800213c <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8002138:	2303      	movs	r3, #3
 800213a:	e0a6      	b.n	800228a <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800213c:	4b56      	ldr	r3, [pc, #344]	; (8002298 <HAL_RCC_OscConfig+0x4d8>)
 800213e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002140:	f003 0302 	and.w	r3, r3, #2
 8002144:	2b00      	cmp	r3, #0
 8002146:	d1ee      	bne.n	8002126 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8002148:	7dfb      	ldrb	r3, [r7, #23]
 800214a:	2b01      	cmp	r3, #1
 800214c:	d105      	bne.n	800215a <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800214e:	4b52      	ldr	r3, [pc, #328]	; (8002298 <HAL_RCC_OscConfig+0x4d8>)
 8002150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002152:	4a51      	ldr	r2, [pc, #324]	; (8002298 <HAL_RCC_OscConfig+0x4d8>)
 8002154:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002158:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	699b      	ldr	r3, [r3, #24]
 800215e:	2b00      	cmp	r3, #0
 8002160:	f000 8092 	beq.w	8002288 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002164:	4b4c      	ldr	r3, [pc, #304]	; (8002298 <HAL_RCC_OscConfig+0x4d8>)
 8002166:	689b      	ldr	r3, [r3, #8]
 8002168:	f003 030c 	and.w	r3, r3, #12
 800216c:	2b08      	cmp	r3, #8
 800216e:	d05c      	beq.n	800222a <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	699b      	ldr	r3, [r3, #24]
 8002174:	2b02      	cmp	r3, #2
 8002176:	d141      	bne.n	80021fc <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002178:	4b48      	ldr	r3, [pc, #288]	; (800229c <HAL_RCC_OscConfig+0x4dc>)
 800217a:	2200      	movs	r2, #0
 800217c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800217e:	f7ff f9dd 	bl	800153c <HAL_GetTick>
 8002182:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002184:	e008      	b.n	8002198 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002186:	f7ff f9d9 	bl	800153c <HAL_GetTick>
 800218a:	4602      	mov	r2, r0
 800218c:	693b      	ldr	r3, [r7, #16]
 800218e:	1ad3      	subs	r3, r2, r3
 8002190:	2b02      	cmp	r3, #2
 8002192:	d901      	bls.n	8002198 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8002194:	2303      	movs	r3, #3
 8002196:	e078      	b.n	800228a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002198:	4b3f      	ldr	r3, [pc, #252]	; (8002298 <HAL_RCC_OscConfig+0x4d8>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021a0:	2b00      	cmp	r3, #0
 80021a2:	d1f0      	bne.n	8002186 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	69da      	ldr	r2, [r3, #28]
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6a1b      	ldr	r3, [r3, #32]
 80021ac:	431a      	orrs	r2, r3
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80021b2:	019b      	lsls	r3, r3, #6
 80021b4:	431a      	orrs	r2, r3
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021ba:	085b      	lsrs	r3, r3, #1
 80021bc:	3b01      	subs	r3, #1
 80021be:	041b      	lsls	r3, r3, #16
 80021c0:	431a      	orrs	r2, r3
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021c6:	061b      	lsls	r3, r3, #24
 80021c8:	4933      	ldr	r1, [pc, #204]	; (8002298 <HAL_RCC_OscConfig+0x4d8>)
 80021ca:	4313      	orrs	r3, r2
 80021cc:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80021ce:	4b33      	ldr	r3, [pc, #204]	; (800229c <HAL_RCC_OscConfig+0x4dc>)
 80021d0:	2201      	movs	r2, #1
 80021d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021d4:	f7ff f9b2 	bl	800153c <HAL_GetTick>
 80021d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021da:	e008      	b.n	80021ee <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80021dc:	f7ff f9ae 	bl	800153c <HAL_GetTick>
 80021e0:	4602      	mov	r2, r0
 80021e2:	693b      	ldr	r3, [r7, #16]
 80021e4:	1ad3      	subs	r3, r2, r3
 80021e6:	2b02      	cmp	r3, #2
 80021e8:	d901      	bls.n	80021ee <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80021ea:	2303      	movs	r3, #3
 80021ec:	e04d      	b.n	800228a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80021ee:	4b2a      	ldr	r3, [pc, #168]	; (8002298 <HAL_RCC_OscConfig+0x4d8>)
 80021f0:	681b      	ldr	r3, [r3, #0]
 80021f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d0f0      	beq.n	80021dc <HAL_RCC_OscConfig+0x41c>
 80021fa:	e045      	b.n	8002288 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80021fc:	4b27      	ldr	r3, [pc, #156]	; (800229c <HAL_RCC_OscConfig+0x4dc>)
 80021fe:	2200      	movs	r2, #0
 8002200:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002202:	f7ff f99b 	bl	800153c <HAL_GetTick>
 8002206:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002208:	e008      	b.n	800221c <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800220a:	f7ff f997 	bl	800153c <HAL_GetTick>
 800220e:	4602      	mov	r2, r0
 8002210:	693b      	ldr	r3, [r7, #16]
 8002212:	1ad3      	subs	r3, r2, r3
 8002214:	2b02      	cmp	r3, #2
 8002216:	d901      	bls.n	800221c <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8002218:	2303      	movs	r3, #3
 800221a:	e036      	b.n	800228a <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800221c:	4b1e      	ldr	r3, [pc, #120]	; (8002298 <HAL_RCC_OscConfig+0x4d8>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002224:	2b00      	cmp	r3, #0
 8002226:	d1f0      	bne.n	800220a <HAL_RCC_OscConfig+0x44a>
 8002228:	e02e      	b.n	8002288 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	699b      	ldr	r3, [r3, #24]
 800222e:	2b01      	cmp	r3, #1
 8002230:	d101      	bne.n	8002236 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8002232:	2301      	movs	r3, #1
 8002234:	e029      	b.n	800228a <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002236:	4b18      	ldr	r3, [pc, #96]	; (8002298 <HAL_RCC_OscConfig+0x4d8>)
 8002238:	685b      	ldr	r3, [r3, #4]
 800223a:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	69db      	ldr	r3, [r3, #28]
 8002246:	429a      	cmp	r2, r3
 8002248:	d11c      	bne.n	8002284 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800224a:	68fb      	ldr	r3, [r7, #12]
 800224c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002254:	429a      	cmp	r2, r3
 8002256:	d115      	bne.n	8002284 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002258:	68fa      	ldr	r2, [r7, #12]
 800225a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800225e:	4013      	ands	r3, r2
 8002260:	687a      	ldr	r2, [r7, #4]
 8002262:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002264:	4293      	cmp	r3, r2
 8002266:	d10d      	bne.n	8002284 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002268:	68fb      	ldr	r3, [r7, #12]
 800226a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8002272:	429a      	cmp	r2, r3
 8002274:	d106      	bne.n	8002284 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002280:	429a      	cmp	r2, r3
 8002282:	d001      	beq.n	8002288 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8002284:	2301      	movs	r3, #1
 8002286:	e000      	b.n	800228a <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8002288:	2300      	movs	r3, #0
}
 800228a:	4618      	mov	r0, r3
 800228c:	3718      	adds	r7, #24
 800228e:	46bd      	mov	sp, r7
 8002290:	bd80      	pop	{r7, pc}
 8002292:	bf00      	nop
 8002294:	40007000 	.word	0x40007000
 8002298:	40023800 	.word	0x40023800
 800229c:	42470060 	.word	0x42470060

080022a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b084      	sub	sp, #16
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
 80022a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d101      	bne.n	80022b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80022b0:	2301      	movs	r3, #1
 80022b2:	e0cc      	b.n	800244e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80022b4:	4b68      	ldr	r3, [pc, #416]	; (8002458 <HAL_RCC_ClockConfig+0x1b8>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	f003 030f 	and.w	r3, r3, #15
 80022bc:	683a      	ldr	r2, [r7, #0]
 80022be:	429a      	cmp	r2, r3
 80022c0:	d90c      	bls.n	80022dc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80022c2:	4b65      	ldr	r3, [pc, #404]	; (8002458 <HAL_RCC_ClockConfig+0x1b8>)
 80022c4:	683a      	ldr	r2, [r7, #0]
 80022c6:	b2d2      	uxtb	r2, r2
 80022c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80022ca:	4b63      	ldr	r3, [pc, #396]	; (8002458 <HAL_RCC_ClockConfig+0x1b8>)
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	f003 030f 	and.w	r3, r3, #15
 80022d2:	683a      	ldr	r2, [r7, #0]
 80022d4:	429a      	cmp	r2, r3
 80022d6:	d001      	beq.n	80022dc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80022d8:	2301      	movs	r3, #1
 80022da:	e0b8      	b.n	800244e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	681b      	ldr	r3, [r3, #0]
 80022e0:	f003 0302 	and.w	r3, r3, #2
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d020      	beq.n	800232a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f003 0304 	and.w	r3, r3, #4
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d005      	beq.n	8002300 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80022f4:	4b59      	ldr	r3, [pc, #356]	; (800245c <HAL_RCC_ClockConfig+0x1bc>)
 80022f6:	689b      	ldr	r3, [r3, #8]
 80022f8:	4a58      	ldr	r2, [pc, #352]	; (800245c <HAL_RCC_ClockConfig+0x1bc>)
 80022fa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80022fe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f003 0308 	and.w	r3, r3, #8
 8002308:	2b00      	cmp	r3, #0
 800230a:	d005      	beq.n	8002318 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800230c:	4b53      	ldr	r3, [pc, #332]	; (800245c <HAL_RCC_ClockConfig+0x1bc>)
 800230e:	689b      	ldr	r3, [r3, #8]
 8002310:	4a52      	ldr	r2, [pc, #328]	; (800245c <HAL_RCC_ClockConfig+0x1bc>)
 8002312:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8002316:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002318:	4b50      	ldr	r3, [pc, #320]	; (800245c <HAL_RCC_ClockConfig+0x1bc>)
 800231a:	689b      	ldr	r3, [r3, #8]
 800231c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	689b      	ldr	r3, [r3, #8]
 8002324:	494d      	ldr	r1, [pc, #308]	; (800245c <HAL_RCC_ClockConfig+0x1bc>)
 8002326:	4313      	orrs	r3, r2
 8002328:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	f003 0301 	and.w	r3, r3, #1
 8002332:	2b00      	cmp	r3, #0
 8002334:	d044      	beq.n	80023c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	685b      	ldr	r3, [r3, #4]
 800233a:	2b01      	cmp	r3, #1
 800233c:	d107      	bne.n	800234e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800233e:	4b47      	ldr	r3, [pc, #284]	; (800245c <HAL_RCC_ClockConfig+0x1bc>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002346:	2b00      	cmp	r3, #0
 8002348:	d119      	bne.n	800237e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800234a:	2301      	movs	r3, #1
 800234c:	e07f      	b.n	800244e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	685b      	ldr	r3, [r3, #4]
 8002352:	2b02      	cmp	r3, #2
 8002354:	d003      	beq.n	800235e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800235a:	2b03      	cmp	r3, #3
 800235c:	d107      	bne.n	800236e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800235e:	4b3f      	ldr	r3, [pc, #252]	; (800245c <HAL_RCC_ClockConfig+0x1bc>)
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002366:	2b00      	cmp	r3, #0
 8002368:	d109      	bne.n	800237e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	e06f      	b.n	800244e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800236e:	4b3b      	ldr	r3, [pc, #236]	; (800245c <HAL_RCC_ClockConfig+0x1bc>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	f003 0302 	and.w	r3, r3, #2
 8002376:	2b00      	cmp	r3, #0
 8002378:	d101      	bne.n	800237e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800237a:	2301      	movs	r3, #1
 800237c:	e067      	b.n	800244e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800237e:	4b37      	ldr	r3, [pc, #220]	; (800245c <HAL_RCC_ClockConfig+0x1bc>)
 8002380:	689b      	ldr	r3, [r3, #8]
 8002382:	f023 0203 	bic.w	r2, r3, #3
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	685b      	ldr	r3, [r3, #4]
 800238a:	4934      	ldr	r1, [pc, #208]	; (800245c <HAL_RCC_ClockConfig+0x1bc>)
 800238c:	4313      	orrs	r3, r2
 800238e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002390:	f7ff f8d4 	bl	800153c <HAL_GetTick>
 8002394:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002396:	e00a      	b.n	80023ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002398:	f7ff f8d0 	bl	800153c <HAL_GetTick>
 800239c:	4602      	mov	r2, r0
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	1ad3      	subs	r3, r2, r3
 80023a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80023a6:	4293      	cmp	r3, r2
 80023a8:	d901      	bls.n	80023ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80023aa:	2303      	movs	r3, #3
 80023ac:	e04f      	b.n	800244e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80023ae:	4b2b      	ldr	r3, [pc, #172]	; (800245c <HAL_RCC_ClockConfig+0x1bc>)
 80023b0:	689b      	ldr	r3, [r3, #8]
 80023b2:	f003 020c 	and.w	r2, r3, #12
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	685b      	ldr	r3, [r3, #4]
 80023ba:	009b      	lsls	r3, r3, #2
 80023bc:	429a      	cmp	r2, r3
 80023be:	d1eb      	bne.n	8002398 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80023c0:	4b25      	ldr	r3, [pc, #148]	; (8002458 <HAL_RCC_ClockConfig+0x1b8>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f003 030f 	and.w	r3, r3, #15
 80023c8:	683a      	ldr	r2, [r7, #0]
 80023ca:	429a      	cmp	r2, r3
 80023cc:	d20c      	bcs.n	80023e8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ce:	4b22      	ldr	r3, [pc, #136]	; (8002458 <HAL_RCC_ClockConfig+0x1b8>)
 80023d0:	683a      	ldr	r2, [r7, #0]
 80023d2:	b2d2      	uxtb	r2, r2
 80023d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80023d6:	4b20      	ldr	r3, [pc, #128]	; (8002458 <HAL_RCC_ClockConfig+0x1b8>)
 80023d8:	681b      	ldr	r3, [r3, #0]
 80023da:	f003 030f 	and.w	r3, r3, #15
 80023de:	683a      	ldr	r2, [r7, #0]
 80023e0:	429a      	cmp	r2, r3
 80023e2:	d001      	beq.n	80023e8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80023e4:	2301      	movs	r3, #1
 80023e6:	e032      	b.n	800244e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f003 0304 	and.w	r3, r3, #4
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d008      	beq.n	8002406 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80023f4:	4b19      	ldr	r3, [pc, #100]	; (800245c <HAL_RCC_ClockConfig+0x1bc>)
 80023f6:	689b      	ldr	r3, [r3, #8]
 80023f8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	68db      	ldr	r3, [r3, #12]
 8002400:	4916      	ldr	r1, [pc, #88]	; (800245c <HAL_RCC_ClockConfig+0x1bc>)
 8002402:	4313      	orrs	r3, r2
 8002404:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	f003 0308 	and.w	r3, r3, #8
 800240e:	2b00      	cmp	r3, #0
 8002410:	d009      	beq.n	8002426 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002412:	4b12      	ldr	r3, [pc, #72]	; (800245c <HAL_RCC_ClockConfig+0x1bc>)
 8002414:	689b      	ldr	r3, [r3, #8]
 8002416:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	691b      	ldr	r3, [r3, #16]
 800241e:	00db      	lsls	r3, r3, #3
 8002420:	490e      	ldr	r1, [pc, #56]	; (800245c <HAL_RCC_ClockConfig+0x1bc>)
 8002422:	4313      	orrs	r3, r2
 8002424:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8002426:	f000 f821 	bl	800246c <HAL_RCC_GetSysClockFreq>
 800242a:	4601      	mov	r1, r0
 800242c:	4b0b      	ldr	r3, [pc, #44]	; (800245c <HAL_RCC_ClockConfig+0x1bc>)
 800242e:	689b      	ldr	r3, [r3, #8]
 8002430:	091b      	lsrs	r3, r3, #4
 8002432:	f003 030f 	and.w	r3, r3, #15
 8002436:	4a0a      	ldr	r2, [pc, #40]	; (8002460 <HAL_RCC_ClockConfig+0x1c0>)
 8002438:	5cd3      	ldrb	r3, [r2, r3]
 800243a:	fa21 f303 	lsr.w	r3, r1, r3
 800243e:	4a09      	ldr	r2, [pc, #36]	; (8002464 <HAL_RCC_ClockConfig+0x1c4>)
 8002440:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8002442:	4b09      	ldr	r3, [pc, #36]	; (8002468 <HAL_RCC_ClockConfig+0x1c8>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4618      	mov	r0, r3
 8002448:	f7ff f834 	bl	80014b4 <HAL_InitTick>

  return HAL_OK;
 800244c:	2300      	movs	r3, #0
}
 800244e:	4618      	mov	r0, r3
 8002450:	3710      	adds	r7, #16
 8002452:	46bd      	mov	sp, r7
 8002454:	bd80      	pop	{r7, pc}
 8002456:	bf00      	nop
 8002458:	40023c00 	.word	0x40023c00
 800245c:	40023800 	.word	0x40023800
 8002460:	080052bc 	.word	0x080052bc
 8002464:	20000004 	.word	0x20000004
 8002468:	20000008 	.word	0x20000008

0800246c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800246c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800246e:	b085      	sub	sp, #20
 8002470:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8002472:	2300      	movs	r3, #0
 8002474:	607b      	str	r3, [r7, #4]
 8002476:	2300      	movs	r3, #0
 8002478:	60fb      	str	r3, [r7, #12]
 800247a:	2300      	movs	r3, #0
 800247c:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800247e:	2300      	movs	r3, #0
 8002480:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002482:	4b63      	ldr	r3, [pc, #396]	; (8002610 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002484:	689b      	ldr	r3, [r3, #8]
 8002486:	f003 030c 	and.w	r3, r3, #12
 800248a:	2b04      	cmp	r3, #4
 800248c:	d007      	beq.n	800249e <HAL_RCC_GetSysClockFreq+0x32>
 800248e:	2b08      	cmp	r3, #8
 8002490:	d008      	beq.n	80024a4 <HAL_RCC_GetSysClockFreq+0x38>
 8002492:	2b00      	cmp	r3, #0
 8002494:	f040 80b4 	bne.w	8002600 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002498:	4b5e      	ldr	r3, [pc, #376]	; (8002614 <HAL_RCC_GetSysClockFreq+0x1a8>)
 800249a:	60bb      	str	r3, [r7, #8]
       break;
 800249c:	e0b3      	b.n	8002606 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800249e:	4b5e      	ldr	r3, [pc, #376]	; (8002618 <HAL_RCC_GetSysClockFreq+0x1ac>)
 80024a0:	60bb      	str	r3, [r7, #8]
      break;
 80024a2:	e0b0      	b.n	8002606 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80024a4:	4b5a      	ldr	r3, [pc, #360]	; (8002610 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80024a6:	685b      	ldr	r3, [r3, #4]
 80024a8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80024ac:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80024ae:	4b58      	ldr	r3, [pc, #352]	; (8002610 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80024b6:	2b00      	cmp	r3, #0
 80024b8:	d04a      	beq.n	8002550 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80024ba:	4b55      	ldr	r3, [pc, #340]	; (8002610 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80024bc:	685b      	ldr	r3, [r3, #4]
 80024be:	099b      	lsrs	r3, r3, #6
 80024c0:	f04f 0400 	mov.w	r4, #0
 80024c4:	f240 11ff 	movw	r1, #511	; 0x1ff
 80024c8:	f04f 0200 	mov.w	r2, #0
 80024cc:	ea03 0501 	and.w	r5, r3, r1
 80024d0:	ea04 0602 	and.w	r6, r4, r2
 80024d4:	4629      	mov	r1, r5
 80024d6:	4632      	mov	r2, r6
 80024d8:	f04f 0300 	mov.w	r3, #0
 80024dc:	f04f 0400 	mov.w	r4, #0
 80024e0:	0154      	lsls	r4, r2, #5
 80024e2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 80024e6:	014b      	lsls	r3, r1, #5
 80024e8:	4619      	mov	r1, r3
 80024ea:	4622      	mov	r2, r4
 80024ec:	1b49      	subs	r1, r1, r5
 80024ee:	eb62 0206 	sbc.w	r2, r2, r6
 80024f2:	f04f 0300 	mov.w	r3, #0
 80024f6:	f04f 0400 	mov.w	r4, #0
 80024fa:	0194      	lsls	r4, r2, #6
 80024fc:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002500:	018b      	lsls	r3, r1, #6
 8002502:	1a5b      	subs	r3, r3, r1
 8002504:	eb64 0402 	sbc.w	r4, r4, r2
 8002508:	f04f 0100 	mov.w	r1, #0
 800250c:	f04f 0200 	mov.w	r2, #0
 8002510:	00e2      	lsls	r2, r4, #3
 8002512:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002516:	00d9      	lsls	r1, r3, #3
 8002518:	460b      	mov	r3, r1
 800251a:	4614      	mov	r4, r2
 800251c:	195b      	adds	r3, r3, r5
 800251e:	eb44 0406 	adc.w	r4, r4, r6
 8002522:	f04f 0100 	mov.w	r1, #0
 8002526:	f04f 0200 	mov.w	r2, #0
 800252a:	0262      	lsls	r2, r4, #9
 800252c:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8002530:	0259      	lsls	r1, r3, #9
 8002532:	460b      	mov	r3, r1
 8002534:	4614      	mov	r4, r2
 8002536:	4618      	mov	r0, r3
 8002538:	4621      	mov	r1, r4
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	f04f 0400 	mov.w	r4, #0
 8002540:	461a      	mov	r2, r3
 8002542:	4623      	mov	r3, r4
 8002544:	f7fd fea4 	bl	8000290 <__aeabi_uldivmod>
 8002548:	4603      	mov	r3, r0
 800254a:	460c      	mov	r4, r1
 800254c:	60fb      	str	r3, [r7, #12]
 800254e:	e049      	b.n	80025e4 <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002550:	4b2f      	ldr	r3, [pc, #188]	; (8002610 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002552:	685b      	ldr	r3, [r3, #4]
 8002554:	099b      	lsrs	r3, r3, #6
 8002556:	f04f 0400 	mov.w	r4, #0
 800255a:	f240 11ff 	movw	r1, #511	; 0x1ff
 800255e:	f04f 0200 	mov.w	r2, #0
 8002562:	ea03 0501 	and.w	r5, r3, r1
 8002566:	ea04 0602 	and.w	r6, r4, r2
 800256a:	4629      	mov	r1, r5
 800256c:	4632      	mov	r2, r6
 800256e:	f04f 0300 	mov.w	r3, #0
 8002572:	f04f 0400 	mov.w	r4, #0
 8002576:	0154      	lsls	r4, r2, #5
 8002578:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800257c:	014b      	lsls	r3, r1, #5
 800257e:	4619      	mov	r1, r3
 8002580:	4622      	mov	r2, r4
 8002582:	1b49      	subs	r1, r1, r5
 8002584:	eb62 0206 	sbc.w	r2, r2, r6
 8002588:	f04f 0300 	mov.w	r3, #0
 800258c:	f04f 0400 	mov.w	r4, #0
 8002590:	0194      	lsls	r4, r2, #6
 8002592:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002596:	018b      	lsls	r3, r1, #6
 8002598:	1a5b      	subs	r3, r3, r1
 800259a:	eb64 0402 	sbc.w	r4, r4, r2
 800259e:	f04f 0100 	mov.w	r1, #0
 80025a2:	f04f 0200 	mov.w	r2, #0
 80025a6:	00e2      	lsls	r2, r4, #3
 80025a8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 80025ac:	00d9      	lsls	r1, r3, #3
 80025ae:	460b      	mov	r3, r1
 80025b0:	4614      	mov	r4, r2
 80025b2:	195b      	adds	r3, r3, r5
 80025b4:	eb44 0406 	adc.w	r4, r4, r6
 80025b8:	f04f 0100 	mov.w	r1, #0
 80025bc:	f04f 0200 	mov.w	r2, #0
 80025c0:	02a2      	lsls	r2, r4, #10
 80025c2:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 80025c6:	0299      	lsls	r1, r3, #10
 80025c8:	460b      	mov	r3, r1
 80025ca:	4614      	mov	r4, r2
 80025cc:	4618      	mov	r0, r3
 80025ce:	4621      	mov	r1, r4
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	f04f 0400 	mov.w	r4, #0
 80025d6:	461a      	mov	r2, r3
 80025d8:	4623      	mov	r3, r4
 80025da:	f7fd fe59 	bl	8000290 <__aeabi_uldivmod>
 80025de:	4603      	mov	r3, r0
 80025e0:	460c      	mov	r4, r1
 80025e2:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80025e4:	4b0a      	ldr	r3, [pc, #40]	; (8002610 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	0c1b      	lsrs	r3, r3, #16
 80025ea:	f003 0303 	and.w	r3, r3, #3
 80025ee:	3301      	adds	r3, #1
 80025f0:	005b      	lsls	r3, r3, #1
 80025f2:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80025f4:	68fa      	ldr	r2, [r7, #12]
 80025f6:	683b      	ldr	r3, [r7, #0]
 80025f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80025fc:	60bb      	str	r3, [r7, #8]
      break;
 80025fe:	e002      	b.n	8002606 <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002600:	4b04      	ldr	r3, [pc, #16]	; (8002614 <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002602:	60bb      	str	r3, [r7, #8]
      break;
 8002604:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002606:	68bb      	ldr	r3, [r7, #8]
}
 8002608:	4618      	mov	r0, r3
 800260a:	3714      	adds	r7, #20
 800260c:	46bd      	mov	sp, r7
 800260e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002610:	40023800 	.word	0x40023800
 8002614:	00f42400 	.word	0x00f42400
 8002618:	007a1200 	.word	0x007a1200

0800261c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800261c:	b480      	push	{r7}
 800261e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002620:	4b03      	ldr	r3, [pc, #12]	; (8002630 <HAL_RCC_GetHCLKFreq+0x14>)
 8002622:	681b      	ldr	r3, [r3, #0]
}
 8002624:	4618      	mov	r0, r3
 8002626:	46bd      	mov	sp, r7
 8002628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800262c:	4770      	bx	lr
 800262e:	bf00      	nop
 8002630:	20000004 	.word	0x20000004

08002634 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8002638:	f7ff fff0 	bl	800261c <HAL_RCC_GetHCLKFreq>
 800263c:	4601      	mov	r1, r0
 800263e:	4b05      	ldr	r3, [pc, #20]	; (8002654 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	0a9b      	lsrs	r3, r3, #10
 8002644:	f003 0307 	and.w	r3, r3, #7
 8002648:	4a03      	ldr	r2, [pc, #12]	; (8002658 <HAL_RCC_GetPCLK1Freq+0x24>)
 800264a:	5cd3      	ldrb	r3, [r2, r3]
 800264c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002650:	4618      	mov	r0, r3
 8002652:	bd80      	pop	{r7, pc}
 8002654:	40023800 	.word	0x40023800
 8002658:	080052cc 	.word	0x080052cc

0800265c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800265c:	b580      	push	{r7, lr}
 800265e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8002660:	f7ff ffdc 	bl	800261c <HAL_RCC_GetHCLKFreq>
 8002664:	4601      	mov	r1, r0
 8002666:	4b05      	ldr	r3, [pc, #20]	; (800267c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002668:	689b      	ldr	r3, [r3, #8]
 800266a:	0b5b      	lsrs	r3, r3, #13
 800266c:	f003 0307 	and.w	r3, r3, #7
 8002670:	4a03      	ldr	r2, [pc, #12]	; (8002680 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002672:	5cd3      	ldrb	r3, [r2, r3]
 8002674:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002678:	4618      	mov	r0, r3
 800267a:	bd80      	pop	{r7, pc}
 800267c:	40023800 	.word	0x40023800
 8002680:	080052cc 	.word	0x080052cc

08002684 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b082      	sub	sp, #8
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	2b00      	cmp	r3, #0
 8002690:	d101      	bne.n	8002696 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002692:	2301      	movs	r3, #1
 8002694:	e056      	b.n	8002744 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	2200      	movs	r2, #0
 800269a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80026a2:	b2db      	uxtb	r3, r3
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d106      	bne.n	80026b6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	2200      	movs	r2, #0
 80026ac:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80026b0:	6878      	ldr	r0, [r7, #4]
 80026b2:	f000 f84b 	bl	800274c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2202      	movs	r2, #2
 80026ba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	681b      	ldr	r3, [r3, #0]
 80026c2:	681a      	ldr	r2, [r3, #0]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80026cc:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	685a      	ldr	r2, [r3, #4]
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	689b      	ldr	r3, [r3, #8]
 80026d6:	431a      	orrs	r2, r3
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	68db      	ldr	r3, [r3, #12]
 80026dc:	431a      	orrs	r2, r3
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	691b      	ldr	r3, [r3, #16]
 80026e2:	431a      	orrs	r2, r3
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	695b      	ldr	r3, [r3, #20]
 80026e8:	431a      	orrs	r2, r3
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	699b      	ldr	r3, [r3, #24]
 80026ee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80026f2:	431a      	orrs	r2, r3
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	69db      	ldr	r3, [r3, #28]
 80026f8:	431a      	orrs	r2, r3
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	6a1b      	ldr	r3, [r3, #32]
 80026fe:	ea42 0103 	orr.w	r1, r2, r3
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	430a      	orrs	r2, r1
 800270c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	699b      	ldr	r3, [r3, #24]
 8002712:	0c1b      	lsrs	r3, r3, #16
 8002714:	f003 0104 	and.w	r1, r3, #4
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	430a      	orrs	r2, r1
 8002722:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	69da      	ldr	r2, [r3, #28]
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002732:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2200      	movs	r2, #0
 8002738:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	2201      	movs	r2, #1
 800273e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8002742:	2300      	movs	r3, #0
}
 8002744:	4618      	mov	r0, r3
 8002746:	3708      	adds	r7, #8
 8002748:	46bd      	mov	sp, r7
 800274a:	bd80      	pop	{r7, pc}

0800274c <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 800274c:	b480      	push	{r7}
 800274e:	b083      	sub	sp, #12
 8002750:	af00      	add	r7, sp, #0
 8002752:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8002754:	bf00      	nop
 8002756:	370c      	adds	r7, #12
 8002758:	46bd      	mov	sp, r7
 800275a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275e:	4770      	bx	lr

08002760 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b08c      	sub	sp, #48	; 0x30
 8002764:	af00      	add	r7, sp, #0
 8002766:	60f8      	str	r0, [r7, #12]
 8002768:	60b9      	str	r1, [r7, #8]
 800276a:	607a      	str	r2, [r7, #4]
 800276c:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800276e:	2301      	movs	r3, #1
 8002770:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8002772:	2300      	movs	r3, #0
 8002774:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800277e:	2b01      	cmp	r3, #1
 8002780:	d101      	bne.n	8002786 <HAL_SPI_TransmitReceive+0x26>
 8002782:	2302      	movs	r3, #2
 8002784:	e18a      	b.n	8002a9c <HAL_SPI_TransmitReceive+0x33c>
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	2201      	movs	r2, #1
 800278a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800278e:	f7fe fed5 	bl	800153c <HAL_GetTick>
 8002792:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8002794:	68fb      	ldr	r3, [r7, #12]
 8002796:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800279a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80027a4:	887b      	ldrh	r3, [r7, #2]
 80027a6:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80027a8:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80027ac:	2b01      	cmp	r3, #1
 80027ae:	d00f      	beq.n	80027d0 <HAL_SPI_TransmitReceive+0x70>
 80027b0:	69fb      	ldr	r3, [r7, #28]
 80027b2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80027b6:	d107      	bne.n	80027c8 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	2b00      	cmp	r3, #0
 80027be:	d103      	bne.n	80027c8 <HAL_SPI_TransmitReceive+0x68>
 80027c0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80027c4:	2b04      	cmp	r3, #4
 80027c6:	d003      	beq.n	80027d0 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80027c8:	2302      	movs	r3, #2
 80027ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80027ce:	e15b      	b.n	8002a88 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80027d0:	68bb      	ldr	r3, [r7, #8]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d005      	beq.n	80027e2 <HAL_SPI_TransmitReceive+0x82>
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d002      	beq.n	80027e2 <HAL_SPI_TransmitReceive+0x82>
 80027dc:	887b      	ldrh	r3, [r7, #2]
 80027de:	2b00      	cmp	r3, #0
 80027e0:	d103      	bne.n	80027ea <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80027e2:	2301      	movs	r3, #1
 80027e4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80027e8:	e14e      	b.n	8002a88 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80027f0:	b2db      	uxtb	r3, r3
 80027f2:	2b04      	cmp	r3, #4
 80027f4:	d003      	beq.n	80027fe <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	2205      	movs	r2, #5
 80027fa:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	2200      	movs	r2, #0
 8002802:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8002804:	68fb      	ldr	r3, [r7, #12]
 8002806:	687a      	ldr	r2, [r7, #4]
 8002808:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800280a:	68fb      	ldr	r3, [r7, #12]
 800280c:	887a      	ldrh	r2, [r7, #2]
 800280e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	887a      	ldrh	r2, [r7, #2]
 8002814:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	68ba      	ldr	r2, [r7, #8]
 800281a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	887a      	ldrh	r2, [r7, #2]
 8002820:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	887a      	ldrh	r2, [r7, #2]
 8002826:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	2200      	movs	r2, #0
 800282c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	2200      	movs	r2, #0
 8002832:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800283e:	2b40      	cmp	r3, #64	; 0x40
 8002840:	d007      	beq.n	8002852 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	681a      	ldr	r2, [r3, #0]
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002850:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	68db      	ldr	r3, [r3, #12]
 8002856:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800285a:	d178      	bne.n	800294e <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800285c:	68fb      	ldr	r3, [r7, #12]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	2b00      	cmp	r3, #0
 8002862:	d002      	beq.n	800286a <HAL_SPI_TransmitReceive+0x10a>
 8002864:	8b7b      	ldrh	r3, [r7, #26]
 8002866:	2b01      	cmp	r3, #1
 8002868:	d166      	bne.n	8002938 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800286e:	881a      	ldrh	r2, [r3, #0]
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800287a:	1c9a      	adds	r2, r3, #2
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002884:	b29b      	uxth	r3, r3
 8002886:	3b01      	subs	r3, #1
 8002888:	b29a      	uxth	r2, r3
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800288e:	e053      	b.n	8002938 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	689b      	ldr	r3, [r3, #8]
 8002896:	f003 0302 	and.w	r3, r3, #2
 800289a:	2b02      	cmp	r3, #2
 800289c:	d11b      	bne.n	80028d6 <HAL_SPI_TransmitReceive+0x176>
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80028a2:	b29b      	uxth	r3, r3
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	d016      	beq.n	80028d6 <HAL_SPI_TransmitReceive+0x176>
 80028a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80028aa:	2b01      	cmp	r3, #1
 80028ac:	d113      	bne.n	80028d6 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028b2:	881a      	ldrh	r2, [r3, #0]
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028be:	1c9a      	adds	r2, r3, #2
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80028c8:	b29b      	uxth	r3, r3
 80028ca:	3b01      	subs	r3, #1
 80028cc:	b29a      	uxth	r2, r3
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80028d2:	2300      	movs	r3, #0
 80028d4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80028d6:	68fb      	ldr	r3, [r7, #12]
 80028d8:	681b      	ldr	r3, [r3, #0]
 80028da:	689b      	ldr	r3, [r3, #8]
 80028dc:	f003 0301 	and.w	r3, r3, #1
 80028e0:	2b01      	cmp	r3, #1
 80028e2:	d119      	bne.n	8002918 <HAL_SPI_TransmitReceive+0x1b8>
 80028e4:	68fb      	ldr	r3, [r7, #12]
 80028e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80028e8:	b29b      	uxth	r3, r3
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d014      	beq.n	8002918 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	68da      	ldr	r2, [r3, #12]
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80028f8:	b292      	uxth	r2, r2
 80028fa:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002900:	1c9a      	adds	r2, r3, #2
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800290a:	b29b      	uxth	r3, r3
 800290c:	3b01      	subs	r3, #1
 800290e:	b29a      	uxth	r2, r3
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002914:	2301      	movs	r3, #1
 8002916:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002918:	f7fe fe10 	bl	800153c <HAL_GetTick>
 800291c:	4602      	mov	r2, r0
 800291e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002920:	1ad3      	subs	r3, r2, r3
 8002922:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002924:	429a      	cmp	r2, r3
 8002926:	d807      	bhi.n	8002938 <HAL_SPI_TransmitReceive+0x1d8>
 8002928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800292a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800292e:	d003      	beq.n	8002938 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8002930:	2303      	movs	r3, #3
 8002932:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002936:	e0a7      	b.n	8002a88 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800293c:	b29b      	uxth	r3, r3
 800293e:	2b00      	cmp	r3, #0
 8002940:	d1a6      	bne.n	8002890 <HAL_SPI_TransmitReceive+0x130>
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002946:	b29b      	uxth	r3, r3
 8002948:	2b00      	cmp	r3, #0
 800294a:	d1a1      	bne.n	8002890 <HAL_SPI_TransmitReceive+0x130>
 800294c:	e07c      	b.n	8002a48 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	685b      	ldr	r3, [r3, #4]
 8002952:	2b00      	cmp	r3, #0
 8002954:	d002      	beq.n	800295c <HAL_SPI_TransmitReceive+0x1fc>
 8002956:	8b7b      	ldrh	r3, [r7, #26]
 8002958:	2b01      	cmp	r3, #1
 800295a:	d16b      	bne.n	8002a34 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	330c      	adds	r3, #12
 8002966:	7812      	ldrb	r2, [r2, #0]
 8002968:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800296e:	1c5a      	adds	r2, r3, #1
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002978:	b29b      	uxth	r3, r3
 800297a:	3b01      	subs	r3, #1
 800297c:	b29a      	uxth	r2, r3
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002982:	e057      	b.n	8002a34 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8002984:	68fb      	ldr	r3, [r7, #12]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	689b      	ldr	r3, [r3, #8]
 800298a:	f003 0302 	and.w	r3, r3, #2
 800298e:	2b02      	cmp	r3, #2
 8002990:	d11c      	bne.n	80029cc <HAL_SPI_TransmitReceive+0x26c>
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002996:	b29b      	uxth	r3, r3
 8002998:	2b00      	cmp	r3, #0
 800299a:	d017      	beq.n	80029cc <HAL_SPI_TransmitReceive+0x26c>
 800299c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800299e:	2b01      	cmp	r3, #1
 80029a0:	d114      	bne.n	80029cc <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	330c      	adds	r3, #12
 80029ac:	7812      	ldrb	r2, [r2, #0]
 80029ae:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80029b4:	1c5a      	adds	r2, r3, #1
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80029be:	b29b      	uxth	r3, r3
 80029c0:	3b01      	subs	r3, #1
 80029c2:	b29a      	uxth	r2, r3
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80029c8:	2300      	movs	r3, #0
 80029ca:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	689b      	ldr	r3, [r3, #8]
 80029d2:	f003 0301 	and.w	r3, r3, #1
 80029d6:	2b01      	cmp	r3, #1
 80029d8:	d119      	bne.n	8002a0e <HAL_SPI_TransmitReceive+0x2ae>
 80029da:	68fb      	ldr	r3, [r7, #12]
 80029dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80029de:	b29b      	uxth	r3, r3
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d014      	beq.n	8002a0e <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	68da      	ldr	r2, [r3, #12]
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029ee:	b2d2      	uxtb	r2, r2
 80029f0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80029f6:	1c5a      	adds	r2, r3, #1
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a00:	b29b      	uxth	r3, r3
 8002a02:	3b01      	subs	r3, #1
 8002a04:	b29a      	uxth	r2, r3
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002a0a:	2301      	movs	r3, #1
 8002a0c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002a0e:	f7fe fd95 	bl	800153c <HAL_GetTick>
 8002a12:	4602      	mov	r2, r0
 8002a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a16:	1ad3      	subs	r3, r2, r3
 8002a18:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002a1a:	429a      	cmp	r2, r3
 8002a1c:	d803      	bhi.n	8002a26 <HAL_SPI_TransmitReceive+0x2c6>
 8002a1e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a24:	d102      	bne.n	8002a2c <HAL_SPI_TransmitReceive+0x2cc>
 8002a26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d103      	bne.n	8002a34 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8002a2c:	2303      	movs	r3, #3
 8002a2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8002a32:	e029      	b.n	8002a88 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8002a38:	b29b      	uxth	r3, r3
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d1a2      	bne.n	8002984 <HAL_SPI_TransmitReceive+0x224>
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8002a42:	b29b      	uxth	r3, r3
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d19d      	bne.n	8002984 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002a48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002a4a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8002a4c:	68f8      	ldr	r0, [r7, #12]
 8002a4e:	f000 f8a1 	bl	8002b94 <SPI_EndRxTxTransaction>
 8002a52:	4603      	mov	r3, r0
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	d006      	beq.n	8002a66 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8002a58:	2301      	movs	r3, #1
 8002a5a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	2220      	movs	r2, #32
 8002a62:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8002a64:	e010      	b.n	8002a88 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	689b      	ldr	r3, [r3, #8]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d10b      	bne.n	8002a86 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002a6e:	2300      	movs	r3, #0
 8002a70:	617b      	str	r3, [r7, #20]
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	68db      	ldr	r3, [r3, #12]
 8002a78:	617b      	str	r3, [r7, #20]
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	689b      	ldr	r3, [r3, #8]
 8002a80:	617b      	str	r3, [r7, #20]
 8002a82:	697b      	ldr	r3, [r7, #20]
 8002a84:	e000      	b.n	8002a88 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8002a86:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8002a90:	68fb      	ldr	r3, [r7, #12]
 8002a92:	2200      	movs	r2, #0
 8002a94:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8002a98:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8002a9c:	4618      	mov	r0, r3
 8002a9e:	3730      	adds	r7, #48	; 0x30
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	bd80      	pop	{r7, pc}

08002aa4 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b083      	sub	sp, #12
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8002ab2:	b2db      	uxtb	r3, r3
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	370c      	adds	r7, #12
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002abe:	4770      	bx	lr

08002ac0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b084      	sub	sp, #16
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	60f8      	str	r0, [r7, #12]
 8002ac8:	60b9      	str	r1, [r7, #8]
 8002aca:	603b      	str	r3, [r7, #0]
 8002acc:	4613      	mov	r3, r2
 8002ace:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002ad0:	e04c      	b.n	8002b6c <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ad8:	d048      	beq.n	8002b6c <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8002ada:	f7fe fd2f 	bl	800153c <HAL_GetTick>
 8002ade:	4602      	mov	r2, r0
 8002ae0:	69bb      	ldr	r3, [r7, #24]
 8002ae2:	1ad3      	subs	r3, r2, r3
 8002ae4:	683a      	ldr	r2, [r7, #0]
 8002ae6:	429a      	cmp	r2, r3
 8002ae8:	d902      	bls.n	8002af0 <SPI_WaitFlagStateUntilTimeout+0x30>
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d13d      	bne.n	8002b6c <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	685a      	ldr	r2, [r3, #4]
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8002afe:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	685b      	ldr	r3, [r3, #4]
 8002b04:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002b08:	d111      	bne.n	8002b2e <SPI_WaitFlagStateUntilTimeout+0x6e>
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002b12:	d004      	beq.n	8002b1e <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002b14:	68fb      	ldr	r3, [r7, #12]
 8002b16:	689b      	ldr	r3, [r3, #8]
 8002b18:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b1c:	d107      	bne.n	8002b2e <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	681a      	ldr	r2, [r3, #0]
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b2c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b32:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b36:	d10f      	bne.n	8002b58 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	681a      	ldr	r2, [r3, #0]
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002b46:	601a      	str	r2, [r3, #0]
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	681a      	ldr	r2, [r3, #0]
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002b56:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	2200      	movs	r2, #0
 8002b64:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002b68:	2303      	movs	r3, #3
 8002b6a:	e00f      	b.n	8002b8c <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	689a      	ldr	r2, [r3, #8]
 8002b72:	68bb      	ldr	r3, [r7, #8]
 8002b74:	4013      	ands	r3, r2
 8002b76:	68ba      	ldr	r2, [r7, #8]
 8002b78:	429a      	cmp	r2, r3
 8002b7a:	bf0c      	ite	eq
 8002b7c:	2301      	moveq	r3, #1
 8002b7e:	2300      	movne	r3, #0
 8002b80:	b2db      	uxtb	r3, r3
 8002b82:	461a      	mov	r2, r3
 8002b84:	79fb      	ldrb	r3, [r7, #7]
 8002b86:	429a      	cmp	r2, r3
 8002b88:	d1a3      	bne.n	8002ad2 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8002b8a:	2300      	movs	r3, #0
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	3710      	adds	r7, #16
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}

08002b94 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b088      	sub	sp, #32
 8002b98:	af02      	add	r7, sp, #8
 8002b9a:	60f8      	str	r0, [r7, #12]
 8002b9c:	60b9      	str	r1, [r7, #8]
 8002b9e:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002ba0:	4b1b      	ldr	r3, [pc, #108]	; (8002c10 <SPI_EndRxTxTransaction+0x7c>)
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	4a1b      	ldr	r2, [pc, #108]	; (8002c14 <SPI_EndRxTxTransaction+0x80>)
 8002ba6:	fba2 2303 	umull	r2, r3, r2, r3
 8002baa:	0d5b      	lsrs	r3, r3, #21
 8002bac:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002bb0:	fb02 f303 	mul.w	r3, r2, r3
 8002bb4:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	685b      	ldr	r3, [r3, #4]
 8002bba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002bbe:	d112      	bne.n	8002be6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	9300      	str	r3, [sp, #0]
 8002bc4:	68bb      	ldr	r3, [r7, #8]
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	2180      	movs	r1, #128	; 0x80
 8002bca:	68f8      	ldr	r0, [r7, #12]
 8002bcc:	f7ff ff78 	bl	8002ac0 <SPI_WaitFlagStateUntilTimeout>
 8002bd0:	4603      	mov	r3, r0
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d016      	beq.n	8002c04 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002bda:	f043 0220 	orr.w	r2, r3, #32
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8002be2:	2303      	movs	r3, #3
 8002be4:	e00f      	b.n	8002c06 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8002be6:	697b      	ldr	r3, [r7, #20]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d00a      	beq.n	8002c02 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	3b01      	subs	r3, #1
 8002bf0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	689b      	ldr	r3, [r3, #8]
 8002bf8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002bfc:	2b80      	cmp	r3, #128	; 0x80
 8002bfe:	d0f2      	beq.n	8002be6 <SPI_EndRxTxTransaction+0x52>
 8002c00:	e000      	b.n	8002c04 <SPI_EndRxTxTransaction+0x70>
        break;
 8002c02:	bf00      	nop
  }

  return HAL_OK;
 8002c04:	2300      	movs	r3, #0
}
 8002c06:	4618      	mov	r0, r3
 8002c08:	3718      	adds	r7, #24
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	bd80      	pop	{r7, pc}
 8002c0e:	bf00      	nop
 8002c10:	20000004 	.word	0x20000004
 8002c14:	165e9f81 	.word	0x165e9f81

08002c18 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c18:	b580      	push	{r7, lr}
 8002c1a:	b082      	sub	sp, #8
 8002c1c:	af00      	add	r7, sp, #0
 8002c1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d101      	bne.n	8002c2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c26:	2301      	movs	r3, #1
 8002c28:	e03f      	b.n	8002caa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002c30:	b2db      	uxtb	r3, r3
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d106      	bne.n	8002c44 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002c3e:	6878      	ldr	r0, [r7, #4]
 8002c40:	f7fe fb84 	bl	800134c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	2224      	movs	r2, #36	; 0x24
 8002c48:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	68da      	ldr	r2, [r3, #12]
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002c5a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002c5c:	6878      	ldr	r0, [r7, #4]
 8002c5e:	f000 f829 	bl	8002cb4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	691a      	ldr	r2, [r3, #16]
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002c70:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	695a      	ldr	r2, [r3, #20]
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002c80:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	68da      	ldr	r2, [r3, #12]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002c90:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2200      	movs	r2, #0
 8002c96:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	2220      	movs	r2, #32
 8002c9c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2220      	movs	r2, #32
 8002ca4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8002ca8:	2300      	movs	r3, #0
}
 8002caa:	4618      	mov	r0, r3
 8002cac:	3708      	adds	r7, #8
 8002cae:	46bd      	mov	sp, r7
 8002cb0:	bd80      	pop	{r7, pc}
	...

08002cb4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002cb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002cb8:	b085      	sub	sp, #20
 8002cba:	af00      	add	r7, sp, #0
 8002cbc:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	691b      	ldr	r3, [r3, #16]
 8002cc4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	68da      	ldr	r2, [r3, #12]
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	430a      	orrs	r2, r1
 8002cd2:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	689a      	ldr	r2, [r3, #8]
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	691b      	ldr	r3, [r3, #16]
 8002cdc:	431a      	orrs	r2, r3
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	695b      	ldr	r3, [r3, #20]
 8002ce2:	431a      	orrs	r2, r3
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	69db      	ldr	r3, [r3, #28]
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	68db      	ldr	r3, [r3, #12]
 8002cf2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002cf6:	f023 030c 	bic.w	r3, r3, #12
 8002cfa:	687a      	ldr	r2, [r7, #4]
 8002cfc:	6812      	ldr	r2, [r2, #0]
 8002cfe:	68f9      	ldr	r1, [r7, #12]
 8002d00:	430b      	orrs	r3, r1
 8002d02:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	695b      	ldr	r3, [r3, #20]
 8002d0a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	699a      	ldr	r2, [r3, #24]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	430a      	orrs	r2, r1
 8002d18:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	69db      	ldr	r3, [r3, #28]
 8002d1e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d22:	f040 818b 	bne.w	800303c <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4ac1      	ldr	r2, [pc, #772]	; (8003030 <UART_SetConfig+0x37c>)
 8002d2c:	4293      	cmp	r3, r2
 8002d2e:	d005      	beq.n	8002d3c <UART_SetConfig+0x88>
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4abf      	ldr	r2, [pc, #764]	; (8003034 <UART_SetConfig+0x380>)
 8002d36:	4293      	cmp	r3, r2
 8002d38:	f040 80bd 	bne.w	8002eb6 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002d3c:	f7ff fc8e 	bl	800265c <HAL_RCC_GetPCLK2Freq>
 8002d40:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002d42:	68bb      	ldr	r3, [r7, #8]
 8002d44:	461d      	mov	r5, r3
 8002d46:	f04f 0600 	mov.w	r6, #0
 8002d4a:	46a8      	mov	r8, r5
 8002d4c:	46b1      	mov	r9, r6
 8002d4e:	eb18 0308 	adds.w	r3, r8, r8
 8002d52:	eb49 0409 	adc.w	r4, r9, r9
 8002d56:	4698      	mov	r8, r3
 8002d58:	46a1      	mov	r9, r4
 8002d5a:	eb18 0805 	adds.w	r8, r8, r5
 8002d5e:	eb49 0906 	adc.w	r9, r9, r6
 8002d62:	f04f 0100 	mov.w	r1, #0
 8002d66:	f04f 0200 	mov.w	r2, #0
 8002d6a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002d6e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002d72:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002d76:	4688      	mov	r8, r1
 8002d78:	4691      	mov	r9, r2
 8002d7a:	eb18 0005 	adds.w	r0, r8, r5
 8002d7e:	eb49 0106 	adc.w	r1, r9, r6
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	685b      	ldr	r3, [r3, #4]
 8002d86:	461d      	mov	r5, r3
 8002d88:	f04f 0600 	mov.w	r6, #0
 8002d8c:	196b      	adds	r3, r5, r5
 8002d8e:	eb46 0406 	adc.w	r4, r6, r6
 8002d92:	461a      	mov	r2, r3
 8002d94:	4623      	mov	r3, r4
 8002d96:	f7fd fa7b 	bl	8000290 <__aeabi_uldivmod>
 8002d9a:	4603      	mov	r3, r0
 8002d9c:	460c      	mov	r4, r1
 8002d9e:	461a      	mov	r2, r3
 8002da0:	4ba5      	ldr	r3, [pc, #660]	; (8003038 <UART_SetConfig+0x384>)
 8002da2:	fba3 2302 	umull	r2, r3, r3, r2
 8002da6:	095b      	lsrs	r3, r3, #5
 8002da8:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	461d      	mov	r5, r3
 8002db0:	f04f 0600 	mov.w	r6, #0
 8002db4:	46a9      	mov	r9, r5
 8002db6:	46b2      	mov	sl, r6
 8002db8:	eb19 0309 	adds.w	r3, r9, r9
 8002dbc:	eb4a 040a 	adc.w	r4, sl, sl
 8002dc0:	4699      	mov	r9, r3
 8002dc2:	46a2      	mov	sl, r4
 8002dc4:	eb19 0905 	adds.w	r9, r9, r5
 8002dc8:	eb4a 0a06 	adc.w	sl, sl, r6
 8002dcc:	f04f 0100 	mov.w	r1, #0
 8002dd0:	f04f 0200 	mov.w	r2, #0
 8002dd4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002dd8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002ddc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002de0:	4689      	mov	r9, r1
 8002de2:	4692      	mov	sl, r2
 8002de4:	eb19 0005 	adds.w	r0, r9, r5
 8002de8:	eb4a 0106 	adc.w	r1, sl, r6
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	461d      	mov	r5, r3
 8002df2:	f04f 0600 	mov.w	r6, #0
 8002df6:	196b      	adds	r3, r5, r5
 8002df8:	eb46 0406 	adc.w	r4, r6, r6
 8002dfc:	461a      	mov	r2, r3
 8002dfe:	4623      	mov	r3, r4
 8002e00:	f7fd fa46 	bl	8000290 <__aeabi_uldivmod>
 8002e04:	4603      	mov	r3, r0
 8002e06:	460c      	mov	r4, r1
 8002e08:	461a      	mov	r2, r3
 8002e0a:	4b8b      	ldr	r3, [pc, #556]	; (8003038 <UART_SetConfig+0x384>)
 8002e0c:	fba3 1302 	umull	r1, r3, r3, r2
 8002e10:	095b      	lsrs	r3, r3, #5
 8002e12:	2164      	movs	r1, #100	; 0x64
 8002e14:	fb01 f303 	mul.w	r3, r1, r3
 8002e18:	1ad3      	subs	r3, r2, r3
 8002e1a:	00db      	lsls	r3, r3, #3
 8002e1c:	3332      	adds	r3, #50	; 0x32
 8002e1e:	4a86      	ldr	r2, [pc, #536]	; (8003038 <UART_SetConfig+0x384>)
 8002e20:	fba2 2303 	umull	r2, r3, r2, r3
 8002e24:	095b      	lsrs	r3, r3, #5
 8002e26:	005b      	lsls	r3, r3, #1
 8002e28:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002e2c:	4498      	add	r8, r3
 8002e2e:	68bb      	ldr	r3, [r7, #8]
 8002e30:	461d      	mov	r5, r3
 8002e32:	f04f 0600 	mov.w	r6, #0
 8002e36:	46a9      	mov	r9, r5
 8002e38:	46b2      	mov	sl, r6
 8002e3a:	eb19 0309 	adds.w	r3, r9, r9
 8002e3e:	eb4a 040a 	adc.w	r4, sl, sl
 8002e42:	4699      	mov	r9, r3
 8002e44:	46a2      	mov	sl, r4
 8002e46:	eb19 0905 	adds.w	r9, r9, r5
 8002e4a:	eb4a 0a06 	adc.w	sl, sl, r6
 8002e4e:	f04f 0100 	mov.w	r1, #0
 8002e52:	f04f 0200 	mov.w	r2, #0
 8002e56:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002e5a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002e5e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002e62:	4689      	mov	r9, r1
 8002e64:	4692      	mov	sl, r2
 8002e66:	eb19 0005 	adds.w	r0, r9, r5
 8002e6a:	eb4a 0106 	adc.w	r1, sl, r6
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	685b      	ldr	r3, [r3, #4]
 8002e72:	461d      	mov	r5, r3
 8002e74:	f04f 0600 	mov.w	r6, #0
 8002e78:	196b      	adds	r3, r5, r5
 8002e7a:	eb46 0406 	adc.w	r4, r6, r6
 8002e7e:	461a      	mov	r2, r3
 8002e80:	4623      	mov	r3, r4
 8002e82:	f7fd fa05 	bl	8000290 <__aeabi_uldivmod>
 8002e86:	4603      	mov	r3, r0
 8002e88:	460c      	mov	r4, r1
 8002e8a:	461a      	mov	r2, r3
 8002e8c:	4b6a      	ldr	r3, [pc, #424]	; (8003038 <UART_SetConfig+0x384>)
 8002e8e:	fba3 1302 	umull	r1, r3, r3, r2
 8002e92:	095b      	lsrs	r3, r3, #5
 8002e94:	2164      	movs	r1, #100	; 0x64
 8002e96:	fb01 f303 	mul.w	r3, r1, r3
 8002e9a:	1ad3      	subs	r3, r2, r3
 8002e9c:	00db      	lsls	r3, r3, #3
 8002e9e:	3332      	adds	r3, #50	; 0x32
 8002ea0:	4a65      	ldr	r2, [pc, #404]	; (8003038 <UART_SetConfig+0x384>)
 8002ea2:	fba2 2303 	umull	r2, r3, r2, r3
 8002ea6:	095b      	lsrs	r3, r3, #5
 8002ea8:	f003 0207 	and.w	r2, r3, #7
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	4442      	add	r2, r8
 8002eb2:	609a      	str	r2, [r3, #8]
 8002eb4:	e26f      	b.n	8003396 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002eb6:	f7ff fbbd 	bl	8002634 <HAL_RCC_GetPCLK1Freq>
 8002eba:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002ebc:	68bb      	ldr	r3, [r7, #8]
 8002ebe:	461d      	mov	r5, r3
 8002ec0:	f04f 0600 	mov.w	r6, #0
 8002ec4:	46a8      	mov	r8, r5
 8002ec6:	46b1      	mov	r9, r6
 8002ec8:	eb18 0308 	adds.w	r3, r8, r8
 8002ecc:	eb49 0409 	adc.w	r4, r9, r9
 8002ed0:	4698      	mov	r8, r3
 8002ed2:	46a1      	mov	r9, r4
 8002ed4:	eb18 0805 	adds.w	r8, r8, r5
 8002ed8:	eb49 0906 	adc.w	r9, r9, r6
 8002edc:	f04f 0100 	mov.w	r1, #0
 8002ee0:	f04f 0200 	mov.w	r2, #0
 8002ee4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002ee8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002eec:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002ef0:	4688      	mov	r8, r1
 8002ef2:	4691      	mov	r9, r2
 8002ef4:	eb18 0005 	adds.w	r0, r8, r5
 8002ef8:	eb49 0106 	adc.w	r1, r9, r6
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	461d      	mov	r5, r3
 8002f02:	f04f 0600 	mov.w	r6, #0
 8002f06:	196b      	adds	r3, r5, r5
 8002f08:	eb46 0406 	adc.w	r4, r6, r6
 8002f0c:	461a      	mov	r2, r3
 8002f0e:	4623      	mov	r3, r4
 8002f10:	f7fd f9be 	bl	8000290 <__aeabi_uldivmod>
 8002f14:	4603      	mov	r3, r0
 8002f16:	460c      	mov	r4, r1
 8002f18:	461a      	mov	r2, r3
 8002f1a:	4b47      	ldr	r3, [pc, #284]	; (8003038 <UART_SetConfig+0x384>)
 8002f1c:	fba3 2302 	umull	r2, r3, r3, r2
 8002f20:	095b      	lsrs	r3, r3, #5
 8002f22:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	461d      	mov	r5, r3
 8002f2a:	f04f 0600 	mov.w	r6, #0
 8002f2e:	46a9      	mov	r9, r5
 8002f30:	46b2      	mov	sl, r6
 8002f32:	eb19 0309 	adds.w	r3, r9, r9
 8002f36:	eb4a 040a 	adc.w	r4, sl, sl
 8002f3a:	4699      	mov	r9, r3
 8002f3c:	46a2      	mov	sl, r4
 8002f3e:	eb19 0905 	adds.w	r9, r9, r5
 8002f42:	eb4a 0a06 	adc.w	sl, sl, r6
 8002f46:	f04f 0100 	mov.w	r1, #0
 8002f4a:	f04f 0200 	mov.w	r2, #0
 8002f4e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002f52:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002f56:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002f5a:	4689      	mov	r9, r1
 8002f5c:	4692      	mov	sl, r2
 8002f5e:	eb19 0005 	adds.w	r0, r9, r5
 8002f62:	eb4a 0106 	adc.w	r1, sl, r6
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	685b      	ldr	r3, [r3, #4]
 8002f6a:	461d      	mov	r5, r3
 8002f6c:	f04f 0600 	mov.w	r6, #0
 8002f70:	196b      	adds	r3, r5, r5
 8002f72:	eb46 0406 	adc.w	r4, r6, r6
 8002f76:	461a      	mov	r2, r3
 8002f78:	4623      	mov	r3, r4
 8002f7a:	f7fd f989 	bl	8000290 <__aeabi_uldivmod>
 8002f7e:	4603      	mov	r3, r0
 8002f80:	460c      	mov	r4, r1
 8002f82:	461a      	mov	r2, r3
 8002f84:	4b2c      	ldr	r3, [pc, #176]	; (8003038 <UART_SetConfig+0x384>)
 8002f86:	fba3 1302 	umull	r1, r3, r3, r2
 8002f8a:	095b      	lsrs	r3, r3, #5
 8002f8c:	2164      	movs	r1, #100	; 0x64
 8002f8e:	fb01 f303 	mul.w	r3, r1, r3
 8002f92:	1ad3      	subs	r3, r2, r3
 8002f94:	00db      	lsls	r3, r3, #3
 8002f96:	3332      	adds	r3, #50	; 0x32
 8002f98:	4a27      	ldr	r2, [pc, #156]	; (8003038 <UART_SetConfig+0x384>)
 8002f9a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f9e:	095b      	lsrs	r3, r3, #5
 8002fa0:	005b      	lsls	r3, r3, #1
 8002fa2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002fa6:	4498      	add	r8, r3
 8002fa8:	68bb      	ldr	r3, [r7, #8]
 8002faa:	461d      	mov	r5, r3
 8002fac:	f04f 0600 	mov.w	r6, #0
 8002fb0:	46a9      	mov	r9, r5
 8002fb2:	46b2      	mov	sl, r6
 8002fb4:	eb19 0309 	adds.w	r3, r9, r9
 8002fb8:	eb4a 040a 	adc.w	r4, sl, sl
 8002fbc:	4699      	mov	r9, r3
 8002fbe:	46a2      	mov	sl, r4
 8002fc0:	eb19 0905 	adds.w	r9, r9, r5
 8002fc4:	eb4a 0a06 	adc.w	sl, sl, r6
 8002fc8:	f04f 0100 	mov.w	r1, #0
 8002fcc:	f04f 0200 	mov.w	r2, #0
 8002fd0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002fd4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002fd8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002fdc:	4689      	mov	r9, r1
 8002fde:	4692      	mov	sl, r2
 8002fe0:	eb19 0005 	adds.w	r0, r9, r5
 8002fe4:	eb4a 0106 	adc.w	r1, sl, r6
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	461d      	mov	r5, r3
 8002fee:	f04f 0600 	mov.w	r6, #0
 8002ff2:	196b      	adds	r3, r5, r5
 8002ff4:	eb46 0406 	adc.w	r4, r6, r6
 8002ff8:	461a      	mov	r2, r3
 8002ffa:	4623      	mov	r3, r4
 8002ffc:	f7fd f948 	bl	8000290 <__aeabi_uldivmod>
 8003000:	4603      	mov	r3, r0
 8003002:	460c      	mov	r4, r1
 8003004:	461a      	mov	r2, r3
 8003006:	4b0c      	ldr	r3, [pc, #48]	; (8003038 <UART_SetConfig+0x384>)
 8003008:	fba3 1302 	umull	r1, r3, r3, r2
 800300c:	095b      	lsrs	r3, r3, #5
 800300e:	2164      	movs	r1, #100	; 0x64
 8003010:	fb01 f303 	mul.w	r3, r1, r3
 8003014:	1ad3      	subs	r3, r2, r3
 8003016:	00db      	lsls	r3, r3, #3
 8003018:	3332      	adds	r3, #50	; 0x32
 800301a:	4a07      	ldr	r2, [pc, #28]	; (8003038 <UART_SetConfig+0x384>)
 800301c:	fba2 2303 	umull	r2, r3, r2, r3
 8003020:	095b      	lsrs	r3, r3, #5
 8003022:	f003 0207 	and.w	r2, r3, #7
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4442      	add	r2, r8
 800302c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800302e:	e1b2      	b.n	8003396 <UART_SetConfig+0x6e2>
 8003030:	40011000 	.word	0x40011000
 8003034:	40011400 	.word	0x40011400
 8003038:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4ad7      	ldr	r2, [pc, #860]	; (80033a0 <UART_SetConfig+0x6ec>)
 8003042:	4293      	cmp	r3, r2
 8003044:	d005      	beq.n	8003052 <UART_SetConfig+0x39e>
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4ad6      	ldr	r2, [pc, #856]	; (80033a4 <UART_SetConfig+0x6f0>)
 800304c:	4293      	cmp	r3, r2
 800304e:	f040 80d1 	bne.w	80031f4 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8003052:	f7ff fb03 	bl	800265c <HAL_RCC_GetPCLK2Freq>
 8003056:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003058:	68bb      	ldr	r3, [r7, #8]
 800305a:	469a      	mov	sl, r3
 800305c:	f04f 0b00 	mov.w	fp, #0
 8003060:	46d0      	mov	r8, sl
 8003062:	46d9      	mov	r9, fp
 8003064:	eb18 0308 	adds.w	r3, r8, r8
 8003068:	eb49 0409 	adc.w	r4, r9, r9
 800306c:	4698      	mov	r8, r3
 800306e:	46a1      	mov	r9, r4
 8003070:	eb18 080a 	adds.w	r8, r8, sl
 8003074:	eb49 090b 	adc.w	r9, r9, fp
 8003078:	f04f 0100 	mov.w	r1, #0
 800307c:	f04f 0200 	mov.w	r2, #0
 8003080:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003084:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8003088:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800308c:	4688      	mov	r8, r1
 800308e:	4691      	mov	r9, r2
 8003090:	eb1a 0508 	adds.w	r5, sl, r8
 8003094:	eb4b 0609 	adc.w	r6, fp, r9
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	4619      	mov	r1, r3
 800309e:	f04f 0200 	mov.w	r2, #0
 80030a2:	f04f 0300 	mov.w	r3, #0
 80030a6:	f04f 0400 	mov.w	r4, #0
 80030aa:	0094      	lsls	r4, r2, #2
 80030ac:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80030b0:	008b      	lsls	r3, r1, #2
 80030b2:	461a      	mov	r2, r3
 80030b4:	4623      	mov	r3, r4
 80030b6:	4628      	mov	r0, r5
 80030b8:	4631      	mov	r1, r6
 80030ba:	f7fd f8e9 	bl	8000290 <__aeabi_uldivmod>
 80030be:	4603      	mov	r3, r0
 80030c0:	460c      	mov	r4, r1
 80030c2:	461a      	mov	r2, r3
 80030c4:	4bb8      	ldr	r3, [pc, #736]	; (80033a8 <UART_SetConfig+0x6f4>)
 80030c6:	fba3 2302 	umull	r2, r3, r3, r2
 80030ca:	095b      	lsrs	r3, r3, #5
 80030cc:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	469b      	mov	fp, r3
 80030d4:	f04f 0c00 	mov.w	ip, #0
 80030d8:	46d9      	mov	r9, fp
 80030da:	46e2      	mov	sl, ip
 80030dc:	eb19 0309 	adds.w	r3, r9, r9
 80030e0:	eb4a 040a 	adc.w	r4, sl, sl
 80030e4:	4699      	mov	r9, r3
 80030e6:	46a2      	mov	sl, r4
 80030e8:	eb19 090b 	adds.w	r9, r9, fp
 80030ec:	eb4a 0a0c 	adc.w	sl, sl, ip
 80030f0:	f04f 0100 	mov.w	r1, #0
 80030f4:	f04f 0200 	mov.w	r2, #0
 80030f8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80030fc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003100:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003104:	4689      	mov	r9, r1
 8003106:	4692      	mov	sl, r2
 8003108:	eb1b 0509 	adds.w	r5, fp, r9
 800310c:	eb4c 060a 	adc.w	r6, ip, sl
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	4619      	mov	r1, r3
 8003116:	f04f 0200 	mov.w	r2, #0
 800311a:	f04f 0300 	mov.w	r3, #0
 800311e:	f04f 0400 	mov.w	r4, #0
 8003122:	0094      	lsls	r4, r2, #2
 8003124:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003128:	008b      	lsls	r3, r1, #2
 800312a:	461a      	mov	r2, r3
 800312c:	4623      	mov	r3, r4
 800312e:	4628      	mov	r0, r5
 8003130:	4631      	mov	r1, r6
 8003132:	f7fd f8ad 	bl	8000290 <__aeabi_uldivmod>
 8003136:	4603      	mov	r3, r0
 8003138:	460c      	mov	r4, r1
 800313a:	461a      	mov	r2, r3
 800313c:	4b9a      	ldr	r3, [pc, #616]	; (80033a8 <UART_SetConfig+0x6f4>)
 800313e:	fba3 1302 	umull	r1, r3, r3, r2
 8003142:	095b      	lsrs	r3, r3, #5
 8003144:	2164      	movs	r1, #100	; 0x64
 8003146:	fb01 f303 	mul.w	r3, r1, r3
 800314a:	1ad3      	subs	r3, r2, r3
 800314c:	011b      	lsls	r3, r3, #4
 800314e:	3332      	adds	r3, #50	; 0x32
 8003150:	4a95      	ldr	r2, [pc, #596]	; (80033a8 <UART_SetConfig+0x6f4>)
 8003152:	fba2 2303 	umull	r2, r3, r2, r3
 8003156:	095b      	lsrs	r3, r3, #5
 8003158:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800315c:	4498      	add	r8, r3
 800315e:	68bb      	ldr	r3, [r7, #8]
 8003160:	469b      	mov	fp, r3
 8003162:	f04f 0c00 	mov.w	ip, #0
 8003166:	46d9      	mov	r9, fp
 8003168:	46e2      	mov	sl, ip
 800316a:	eb19 0309 	adds.w	r3, r9, r9
 800316e:	eb4a 040a 	adc.w	r4, sl, sl
 8003172:	4699      	mov	r9, r3
 8003174:	46a2      	mov	sl, r4
 8003176:	eb19 090b 	adds.w	r9, r9, fp
 800317a:	eb4a 0a0c 	adc.w	sl, sl, ip
 800317e:	f04f 0100 	mov.w	r1, #0
 8003182:	f04f 0200 	mov.w	r2, #0
 8003186:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800318a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800318e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003192:	4689      	mov	r9, r1
 8003194:	4692      	mov	sl, r2
 8003196:	eb1b 0509 	adds.w	r5, fp, r9
 800319a:	eb4c 060a 	adc.w	r6, ip, sl
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	685b      	ldr	r3, [r3, #4]
 80031a2:	4619      	mov	r1, r3
 80031a4:	f04f 0200 	mov.w	r2, #0
 80031a8:	f04f 0300 	mov.w	r3, #0
 80031ac:	f04f 0400 	mov.w	r4, #0
 80031b0:	0094      	lsls	r4, r2, #2
 80031b2:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80031b6:	008b      	lsls	r3, r1, #2
 80031b8:	461a      	mov	r2, r3
 80031ba:	4623      	mov	r3, r4
 80031bc:	4628      	mov	r0, r5
 80031be:	4631      	mov	r1, r6
 80031c0:	f7fd f866 	bl	8000290 <__aeabi_uldivmod>
 80031c4:	4603      	mov	r3, r0
 80031c6:	460c      	mov	r4, r1
 80031c8:	461a      	mov	r2, r3
 80031ca:	4b77      	ldr	r3, [pc, #476]	; (80033a8 <UART_SetConfig+0x6f4>)
 80031cc:	fba3 1302 	umull	r1, r3, r3, r2
 80031d0:	095b      	lsrs	r3, r3, #5
 80031d2:	2164      	movs	r1, #100	; 0x64
 80031d4:	fb01 f303 	mul.w	r3, r1, r3
 80031d8:	1ad3      	subs	r3, r2, r3
 80031da:	011b      	lsls	r3, r3, #4
 80031dc:	3332      	adds	r3, #50	; 0x32
 80031de:	4a72      	ldr	r2, [pc, #456]	; (80033a8 <UART_SetConfig+0x6f4>)
 80031e0:	fba2 2303 	umull	r2, r3, r2, r3
 80031e4:	095b      	lsrs	r3, r3, #5
 80031e6:	f003 020f 	and.w	r2, r3, #15
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	4442      	add	r2, r8
 80031f0:	609a      	str	r2, [r3, #8]
 80031f2:	e0d0      	b.n	8003396 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80031f4:	f7ff fa1e 	bl	8002634 <HAL_RCC_GetPCLK1Freq>
 80031f8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80031fa:	68bb      	ldr	r3, [r7, #8]
 80031fc:	469a      	mov	sl, r3
 80031fe:	f04f 0b00 	mov.w	fp, #0
 8003202:	46d0      	mov	r8, sl
 8003204:	46d9      	mov	r9, fp
 8003206:	eb18 0308 	adds.w	r3, r8, r8
 800320a:	eb49 0409 	adc.w	r4, r9, r9
 800320e:	4698      	mov	r8, r3
 8003210:	46a1      	mov	r9, r4
 8003212:	eb18 080a 	adds.w	r8, r8, sl
 8003216:	eb49 090b 	adc.w	r9, r9, fp
 800321a:	f04f 0100 	mov.w	r1, #0
 800321e:	f04f 0200 	mov.w	r2, #0
 8003222:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8003226:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800322a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800322e:	4688      	mov	r8, r1
 8003230:	4691      	mov	r9, r2
 8003232:	eb1a 0508 	adds.w	r5, sl, r8
 8003236:	eb4b 0609 	adc.w	r6, fp, r9
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	685b      	ldr	r3, [r3, #4]
 800323e:	4619      	mov	r1, r3
 8003240:	f04f 0200 	mov.w	r2, #0
 8003244:	f04f 0300 	mov.w	r3, #0
 8003248:	f04f 0400 	mov.w	r4, #0
 800324c:	0094      	lsls	r4, r2, #2
 800324e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003252:	008b      	lsls	r3, r1, #2
 8003254:	461a      	mov	r2, r3
 8003256:	4623      	mov	r3, r4
 8003258:	4628      	mov	r0, r5
 800325a:	4631      	mov	r1, r6
 800325c:	f7fd f818 	bl	8000290 <__aeabi_uldivmod>
 8003260:	4603      	mov	r3, r0
 8003262:	460c      	mov	r4, r1
 8003264:	461a      	mov	r2, r3
 8003266:	4b50      	ldr	r3, [pc, #320]	; (80033a8 <UART_SetConfig+0x6f4>)
 8003268:	fba3 2302 	umull	r2, r3, r3, r2
 800326c:	095b      	lsrs	r3, r3, #5
 800326e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8003272:	68bb      	ldr	r3, [r7, #8]
 8003274:	469b      	mov	fp, r3
 8003276:	f04f 0c00 	mov.w	ip, #0
 800327a:	46d9      	mov	r9, fp
 800327c:	46e2      	mov	sl, ip
 800327e:	eb19 0309 	adds.w	r3, r9, r9
 8003282:	eb4a 040a 	adc.w	r4, sl, sl
 8003286:	4699      	mov	r9, r3
 8003288:	46a2      	mov	sl, r4
 800328a:	eb19 090b 	adds.w	r9, r9, fp
 800328e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003292:	f04f 0100 	mov.w	r1, #0
 8003296:	f04f 0200 	mov.w	r2, #0
 800329a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800329e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80032a2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80032a6:	4689      	mov	r9, r1
 80032a8:	4692      	mov	sl, r2
 80032aa:	eb1b 0509 	adds.w	r5, fp, r9
 80032ae:	eb4c 060a 	adc.w	r6, ip, sl
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	685b      	ldr	r3, [r3, #4]
 80032b6:	4619      	mov	r1, r3
 80032b8:	f04f 0200 	mov.w	r2, #0
 80032bc:	f04f 0300 	mov.w	r3, #0
 80032c0:	f04f 0400 	mov.w	r4, #0
 80032c4:	0094      	lsls	r4, r2, #2
 80032c6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80032ca:	008b      	lsls	r3, r1, #2
 80032cc:	461a      	mov	r2, r3
 80032ce:	4623      	mov	r3, r4
 80032d0:	4628      	mov	r0, r5
 80032d2:	4631      	mov	r1, r6
 80032d4:	f7fc ffdc 	bl	8000290 <__aeabi_uldivmod>
 80032d8:	4603      	mov	r3, r0
 80032da:	460c      	mov	r4, r1
 80032dc:	461a      	mov	r2, r3
 80032de:	4b32      	ldr	r3, [pc, #200]	; (80033a8 <UART_SetConfig+0x6f4>)
 80032e0:	fba3 1302 	umull	r1, r3, r3, r2
 80032e4:	095b      	lsrs	r3, r3, #5
 80032e6:	2164      	movs	r1, #100	; 0x64
 80032e8:	fb01 f303 	mul.w	r3, r1, r3
 80032ec:	1ad3      	subs	r3, r2, r3
 80032ee:	011b      	lsls	r3, r3, #4
 80032f0:	3332      	adds	r3, #50	; 0x32
 80032f2:	4a2d      	ldr	r2, [pc, #180]	; (80033a8 <UART_SetConfig+0x6f4>)
 80032f4:	fba2 2303 	umull	r2, r3, r2, r3
 80032f8:	095b      	lsrs	r3, r3, #5
 80032fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80032fe:	4498      	add	r8, r3
 8003300:	68bb      	ldr	r3, [r7, #8]
 8003302:	469b      	mov	fp, r3
 8003304:	f04f 0c00 	mov.w	ip, #0
 8003308:	46d9      	mov	r9, fp
 800330a:	46e2      	mov	sl, ip
 800330c:	eb19 0309 	adds.w	r3, r9, r9
 8003310:	eb4a 040a 	adc.w	r4, sl, sl
 8003314:	4699      	mov	r9, r3
 8003316:	46a2      	mov	sl, r4
 8003318:	eb19 090b 	adds.w	r9, r9, fp
 800331c:	eb4a 0a0c 	adc.w	sl, sl, ip
 8003320:	f04f 0100 	mov.w	r1, #0
 8003324:	f04f 0200 	mov.w	r2, #0
 8003328:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800332c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8003330:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8003334:	4689      	mov	r9, r1
 8003336:	4692      	mov	sl, r2
 8003338:	eb1b 0509 	adds.w	r5, fp, r9
 800333c:	eb4c 060a 	adc.w	r6, ip, sl
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	685b      	ldr	r3, [r3, #4]
 8003344:	4619      	mov	r1, r3
 8003346:	f04f 0200 	mov.w	r2, #0
 800334a:	f04f 0300 	mov.w	r3, #0
 800334e:	f04f 0400 	mov.w	r4, #0
 8003352:	0094      	lsls	r4, r2, #2
 8003354:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8003358:	008b      	lsls	r3, r1, #2
 800335a:	461a      	mov	r2, r3
 800335c:	4623      	mov	r3, r4
 800335e:	4628      	mov	r0, r5
 8003360:	4631      	mov	r1, r6
 8003362:	f7fc ff95 	bl	8000290 <__aeabi_uldivmod>
 8003366:	4603      	mov	r3, r0
 8003368:	460c      	mov	r4, r1
 800336a:	461a      	mov	r2, r3
 800336c:	4b0e      	ldr	r3, [pc, #56]	; (80033a8 <UART_SetConfig+0x6f4>)
 800336e:	fba3 1302 	umull	r1, r3, r3, r2
 8003372:	095b      	lsrs	r3, r3, #5
 8003374:	2164      	movs	r1, #100	; 0x64
 8003376:	fb01 f303 	mul.w	r3, r1, r3
 800337a:	1ad3      	subs	r3, r2, r3
 800337c:	011b      	lsls	r3, r3, #4
 800337e:	3332      	adds	r3, #50	; 0x32
 8003380:	4a09      	ldr	r2, [pc, #36]	; (80033a8 <UART_SetConfig+0x6f4>)
 8003382:	fba2 2303 	umull	r2, r3, r2, r3
 8003386:	095b      	lsrs	r3, r3, #5
 8003388:	f003 020f 	and.w	r2, r3, #15
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	4442      	add	r2, r8
 8003392:	609a      	str	r2, [r3, #8]
}
 8003394:	e7ff      	b.n	8003396 <UART_SetConfig+0x6e2>
 8003396:	bf00      	nop
 8003398:	3714      	adds	r7, #20
 800339a:	46bd      	mov	sp, r7
 800339c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80033a0:	40011000 	.word	0x40011000
 80033a4:	40011400 	.word	0x40011400
 80033a8:	51eb851f 	.word	0x51eb851f

080033ac <aci_gap_init_IDB05A1>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

tBleStatus aci_gap_init_IDB05A1(uint8_t role, uint8_t privacy_enabled, uint8_t device_name_char_len, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b08c      	sub	sp, #48	; 0x30
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	603b      	str	r3, [r7, #0]
 80033b4:	4603      	mov	r3, r0
 80033b6:	71fb      	strb	r3, [r7, #7]
 80033b8:	460b      	mov	r3, r1
 80033ba:	71bb      	strb	r3, [r7, #6]
 80033bc:	4613      	mov	r3, r2
 80033be:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_init_cp_IDB05A1 cp;
  gap_init_rp resp;
 
  cp.role = role;
 80033c0:	79fb      	ldrb	r3, [r7, #7]
 80033c2:	753b      	strb	r3, [r7, #20]
  cp.privacy_enabled = privacy_enabled;
 80033c4:	79bb      	ldrb	r3, [r7, #6]
 80033c6:	757b      	strb	r3, [r7, #21]
  cp.device_name_char_len = device_name_char_len;
 80033c8:	797b      	ldrb	r3, [r7, #5]
 80033ca:	75bb      	strb	r3, [r7, #22]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 80033cc:	f107 030c 	add.w	r3, r7, #12
 80033d0:	2207      	movs	r2, #7
 80033d2:	2100      	movs	r1, #0
 80033d4:	4618      	mov	r0, r3
 80033d6:	f000 ffce 	bl	8004376 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80033da:	f107 0318 	add.w	r3, r7, #24
 80033de:	2218      	movs	r2, #24
 80033e0:	2100      	movs	r1, #0
 80033e2:	4618      	mov	r0, r3
 80033e4:	f000 ffc7 	bl	8004376 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80033e8:	233f      	movs	r3, #63	; 0x3f
 80033ea:	833b      	strh	r3, [r7, #24]
  rq.ocf = OCF_GAP_INIT;
 80033ec:	238a      	movs	r3, #138	; 0x8a
 80033ee:	837b      	strh	r3, [r7, #26]
  rq.cparam = &cp;
 80033f0:	f107 0314 	add.w	r3, r7, #20
 80033f4:	623b      	str	r3, [r7, #32]
  rq.clen = sizeof(cp);
 80033f6:	2303      	movs	r3, #3
 80033f8:	627b      	str	r3, [r7, #36]	; 0x24
  rq.rparam = &resp;
 80033fa:	f107 030c 	add.w	r3, r7, #12
 80033fe:	62bb      	str	r3, [r7, #40]	; 0x28
  rq.rlen = GAP_INIT_RP_SIZE;
 8003400:	2307      	movs	r3, #7
 8003402:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  if (hci_send_req(&rq, FALSE) < 0)
 8003404:	f107 0318 	add.w	r3, r7, #24
 8003408:	2100      	movs	r1, #0
 800340a:	4618      	mov	r0, r3
 800340c:	f000 fce6 	bl	8003ddc <hci_send_req>
 8003410:	4603      	mov	r3, r0
 8003412:	2b00      	cmp	r3, #0
 8003414:	da01      	bge.n	800341a <aci_gap_init_IDB05A1+0x6e>
    return BLE_STATUS_TIMEOUT;
 8003416:	23ff      	movs	r3, #255	; 0xff
 8003418:	e014      	b.n	8003444 <aci_gap_init_IDB05A1+0x98>
  
  if (resp.status) {
 800341a:	7b3b      	ldrb	r3, [r7, #12]
 800341c:	2b00      	cmp	r3, #0
 800341e:	d001      	beq.n	8003424 <aci_gap_init_IDB05A1+0x78>
    return resp.status;
 8003420:	7b3b      	ldrb	r3, [r7, #12]
 8003422:	e00f      	b.n	8003444 <aci_gap_init_IDB05A1+0x98>
  }
  
  *service_handle = btohs(resp.service_handle);
 8003424:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 8003428:	b29a      	uxth	r2, r3
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 800342e:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 8003432:	b29a      	uxth	r2, r3
 8003434:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003436:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 8003438:	f8b7 3011 	ldrh.w	r3, [r7, #17]
 800343c:	b29a      	uxth	r2, r3
 800343e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003440:	801a      	strh	r2, [r3, #0]
  
  return 0;
 8003442:	2300      	movs	r3, #0
}
 8003444:	4618      	mov	r0, r3
 8003446:	3730      	adds	r7, #48	; 0x30
 8003448:	46bd      	mov	sp, r7
 800344a:	bd80      	pop	{r7, pc}

0800344c <aci_gap_set_discoverable>:

tBleStatus aci_gap_set_discoverable(uint8_t AdvType, uint16_t AdvIntervMin, uint16_t AdvIntervMax,
                             uint8_t OwnAddrType, uint8_t AdvFilterPolicy, uint8_t LocalNameLen,
                             const char *LocalName, uint8_t ServiceUUIDLen, uint8_t* ServiceUUIDList,
                             uint16_t SlaveConnIntervMin, uint16_t SlaveConnIntervMax)
{
 800344c:	b590      	push	{r4, r7, lr}
 800344e:	b095      	sub	sp, #84	; 0x54
 8003450:	af00      	add	r7, sp, #0
 8003452:	4604      	mov	r4, r0
 8003454:	4608      	mov	r0, r1
 8003456:	4611      	mov	r1, r2
 8003458:	461a      	mov	r2, r3
 800345a:	4623      	mov	r3, r4
 800345c:	71fb      	strb	r3, [r7, #7]
 800345e:	4603      	mov	r3, r0
 8003460:	80bb      	strh	r3, [r7, #4]
 8003462:	460b      	mov	r3, r1
 8003464:	807b      	strh	r3, [r7, #2]
 8003466:	4613      	mov	r3, r2
 8003468:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  uint8_t status;    
  uint8_t buffer[40];
  uint8_t indx = 0;
 800346a:	2300      	movs	r3, #0
 800346c:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  
  if ((LocalNameLen+ServiceUUIDLen+14) > sizeof(buffer))
 8003470:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 8003474:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 8003478:	4413      	add	r3, r2
 800347a:	330e      	adds	r3, #14
 800347c:	2b28      	cmp	r3, #40	; 0x28
 800347e:	d901      	bls.n	8003484 <aci_gap_set_discoverable+0x38>
    return BLE_STATUS_INVALID_PARAMS;
 8003480:	2342      	movs	r3, #66	; 0x42
 8003482:	e0ce      	b.n	8003622 <aci_gap_set_discoverable+0x1d6>

  buffer[indx] = AdvType;
 8003484:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8003488:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800348c:	4413      	add	r3, r2
 800348e:	79fa      	ldrb	r2, [r7, #7]
 8003490:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8003494:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8003498:	3301      	adds	r3, #1
 800349a:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  
  AdvIntervMin = htobs(AdvIntervMin);
 800349e:	88bb      	ldrh	r3, [r7, #4]
 80034a0:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMin, 2);
 80034a2:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80034a6:	f107 0208 	add.w	r2, r7, #8
 80034aa:	4413      	add	r3, r2
 80034ac:	88ba      	ldrh	r2, [r7, #4]
 80034ae:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 80034b0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80034b4:	3302      	adds	r3, #2
 80034b6:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  AdvIntervMax = htobs(AdvIntervMax);
 80034ba:	887b      	ldrh	r3, [r7, #2]
 80034bc:	807b      	strh	r3, [r7, #2]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMax, 2);
 80034be:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80034c2:	f107 0208 	add.w	r2, r7, #8
 80034c6:	4413      	add	r3, r2
 80034c8:	887a      	ldrh	r2, [r7, #2]
 80034ca:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 80034cc:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80034d0:	3302      	adds	r3, #2
 80034d2:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  buffer[indx] = OwnAddrType;
 80034d6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80034da:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80034de:	4413      	add	r3, r2
 80034e0:	79ba      	ldrb	r2, [r7, #6]
 80034e2:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 80034e6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80034ea:	3301      	adds	r3, #1
 80034ec:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  buffer[indx] = AdvFilterPolicy;
 80034f0:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80034f4:	f107 0250 	add.w	r2, r7, #80	; 0x50
 80034f8:	4413      	add	r3, r2
 80034fa:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 80034fe:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8003502:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8003506:	3301      	adds	r3, #1
 8003508:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  buffer[indx] = LocalNameLen;
 800350c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8003510:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003514:	4413      	add	r3, r2
 8003516:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 800351a:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 800351e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8003522:	3301      	adds	r3, #1
 8003524:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
    
  BLUENRG_memcpy(buffer + indx, LocalName, LocalNameLen);
 8003528:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800352c:	f107 0208 	add.w	r2, r7, #8
 8003530:	4413      	add	r3, r2
 8003532:	f897 2064 	ldrb.w	r2, [r7, #100]	; 0x64
 8003536:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8003538:	4618      	mov	r0, r3
 800353a:	f000 ff11 	bl	8004360 <memcpy>
  indx +=  LocalNameLen;
 800353e:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8003542:	f897 3064 	ldrb.w	r3, [r7, #100]	; 0x64
 8003546:	4413      	add	r3, r2
 8003548:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  
  buffer[indx] = ServiceUUIDLen;
 800354c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8003550:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8003554:	4413      	add	r3, r2
 8003556:	f897 206c 	ldrb.w	r2, [r7, #108]	; 0x6c
 800355a:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 800355e:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8003562:	3301      	adds	r3, #1
 8003564:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  BLUENRG_memcpy(buffer + indx, ServiceUUIDList, ServiceUUIDLen);
 8003568:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 800356c:	f107 0208 	add.w	r2, r7, #8
 8003570:	4413      	add	r3, r2
 8003572:	f897 206c 	ldrb.w	r2, [r7, #108]	; 0x6c
 8003576:	6f39      	ldr	r1, [r7, #112]	; 0x70
 8003578:	4618      	mov	r0, r3
 800357a:	f000 fef1 	bl	8004360 <memcpy>
  indx +=  ServiceUUIDLen;  
 800357e:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8003582:	f897 306c 	ldrb.w	r3, [r7, #108]	; 0x6c
 8003586:	4413      	add	r3, r2
 8003588:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  SlaveConnIntervMin = htobs(SlaveConnIntervMin);
 800358c:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8003590:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMin, 2);
 8003594:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8003598:	f107 0208 	add.w	r2, r7, #8
 800359c:	4413      	add	r3, r2
 800359e:	f8b7 2074 	ldrh.w	r2, [r7, #116]	; 0x74
 80035a2:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 80035a4:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80035a8:	3302      	adds	r3, #2
 80035aa:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
  
  SlaveConnIntervMax = htobs(SlaveConnIntervMax);
 80035ae:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 80035b2:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMax, 2);
 80035b6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80035ba:	f107 0208 	add.w	r2, r7, #8
 80035be:	4413      	add	r3, r2
 80035c0:	f8b7 2078 	ldrh.w	r2, [r7, #120]	; 0x78
 80035c4:	801a      	strh	r2, [r3, #0]
  indx +=  2;    
 80035c6:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80035ca:	3302      	adds	r3, #2
 80035cc:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f

  BLUENRG_memset(&rq, 0, sizeof(rq));
 80035d0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80035d4:	2218      	movs	r2, #24
 80035d6:	2100      	movs	r1, #0
 80035d8:	4618      	mov	r0, r3
 80035da:	f000 fecc 	bl	8004376 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80035de:	233f      	movs	r3, #63	; 0x3f
 80035e0:	86bb      	strh	r3, [r7, #52]	; 0x34
  rq.ocf = OCF_GAP_SET_DISCOVERABLE;
 80035e2:	2383      	movs	r3, #131	; 0x83
 80035e4:	86fb      	strh	r3, [r7, #54]	; 0x36
  rq.cparam = (void *)buffer;
 80035e6:	f107 0308 	add.w	r3, r7, #8
 80035ea:	63fb      	str	r3, [r7, #60]	; 0x3c
  rq.clen = indx;
 80035ec:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 80035f0:	643b      	str	r3, [r7, #64]	; 0x40
  rq.rparam = &status;
 80035f2:	f107 0333 	add.w	r3, r7, #51	; 0x33
 80035f6:	647b      	str	r3, [r7, #68]	; 0x44
  rq.rlen = 1;
 80035f8:	2301      	movs	r3, #1
 80035fa:	64bb      	str	r3, [r7, #72]	; 0x48

  if (hci_send_req(&rq, FALSE) < 0)
 80035fc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8003600:	2100      	movs	r1, #0
 8003602:	4618      	mov	r0, r3
 8003604:	f000 fbea 	bl	8003ddc <hci_send_req>
 8003608:	4603      	mov	r3, r0
 800360a:	2b00      	cmp	r3, #0
 800360c:	da01      	bge.n	8003612 <aci_gap_set_discoverable+0x1c6>
    return BLE_STATUS_TIMEOUT;
 800360e:	23ff      	movs	r3, #255	; 0xff
 8003610:	e007      	b.n	8003622 <aci_gap_set_discoverable+0x1d6>

  if (status) {
 8003612:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8003616:	2b00      	cmp	r3, #0
 8003618:	d002      	beq.n	8003620 <aci_gap_set_discoverable+0x1d4>
    return status;
 800361a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800361e:	e000      	b.n	8003622 <aci_gap_set_discoverable+0x1d6>
  }

  return 0;
 8003620:	2300      	movs	r3, #0
}
 8003622:	4618      	mov	r0, r3
 8003624:	3754      	adds	r7, #84	; 0x54
 8003626:	46bd      	mov	sp, r7
 8003628:	bd90      	pop	{r4, r7, pc}

0800362a <aci_gatt_init>:
#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)


tBleStatus aci_gatt_init(void)
{
 800362a:	b580      	push	{r7, lr}
 800362c:	b088      	sub	sp, #32
 800362e:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8003630:	f107 0308 	add.w	r3, r7, #8
 8003634:	2218      	movs	r2, #24
 8003636:	2100      	movs	r1, #0
 8003638:	4618      	mov	r0, r3
 800363a:	f000 fe9c 	bl	8004376 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800363e:	233f      	movs	r3, #63	; 0x3f
 8003640:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_GATT_INIT;
 8003642:	f240 1301 	movw	r3, #257	; 0x101
 8003646:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8003648:	1dfb      	adds	r3, r7, #7
 800364a:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 800364c:	2301      	movs	r3, #1
 800364e:	61fb      	str	r3, [r7, #28]

  if (hci_send_req(&rq, FALSE) < 0)
 8003650:	f107 0308 	add.w	r3, r7, #8
 8003654:	2100      	movs	r1, #0
 8003656:	4618      	mov	r0, r3
 8003658:	f000 fbc0 	bl	8003ddc <hci_send_req>
 800365c:	4603      	mov	r3, r0
 800365e:	2b00      	cmp	r3, #0
 8003660:	da01      	bge.n	8003666 <aci_gatt_init+0x3c>
    return BLE_STATUS_TIMEOUT;
 8003662:	23ff      	movs	r3, #255	; 0xff
 8003664:	e000      	b.n	8003668 <aci_gatt_init+0x3e>

  return status;
 8003666:	79fb      	ldrb	r3, [r7, #7]
}
 8003668:	4618      	mov	r0, r3
 800366a:	3720      	adds	r7, #32
 800366c:	46bd      	mov	sp, r7
 800366e:	bd80      	pop	{r7, pc}

08003670 <aci_gatt_add_serv>:

tBleStatus aci_gatt_add_serv(uint8_t service_uuid_type, const uint8_t* service_uuid, uint8_t service_type, uint8_t max_attr_records, uint16_t *serviceHandle)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b090      	sub	sp, #64	; 0x40
 8003674:	af00      	add	r7, sp, #0
 8003676:	6039      	str	r1, [r7, #0]
 8003678:	4611      	mov	r1, r2
 800367a:	461a      	mov	r2, r3
 800367c:	4603      	mov	r3, r0
 800367e:	71fb      	strb	r3, [r7, #7]
 8003680:	460b      	mov	r3, r1
 8003682:	71bb      	strb	r3, [r7, #6]
 8003684:	4613      	mov	r3, r2
 8003686:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gatt_add_serv_rp resp;    
  uint8_t buffer[19];
  uint8_t uuid_len;
  uint8_t indx = 0;
 8003688:	2300      	movs	r3, #0
 800368a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  buffer[indx] = service_uuid_type;
 800368e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8003692:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8003696:	4413      	add	r3, r2
 8003698:	79fa      	ldrb	r2, [r7, #7]
 800369a:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 800369e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80036a2:	3301      	adds	r3, #1
 80036a4:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  if(service_uuid_type == UUID_TYPE_16){
 80036a8:	79fb      	ldrb	r3, [r7, #7]
 80036aa:	2b01      	cmp	r3, #1
 80036ac:	d103      	bne.n	80036b6 <aci_gatt_add_serv+0x46>
    uuid_len = 2;
 80036ae:	2302      	movs	r3, #2
 80036b0:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80036b4:	e002      	b.n	80036bc <aci_gatt_add_serv+0x4c>
  }
  else {
    uuid_len = 16;
 80036b6:	2310      	movs	r3, #16
 80036b8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  }        
  BLUENRG_memcpy(buffer + indx, service_uuid, uuid_len);
 80036bc:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80036c0:	f107 020c 	add.w	r2, r7, #12
 80036c4:	4413      	add	r3, r2
 80036c6:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 80036ca:	6839      	ldr	r1, [r7, #0]
 80036cc:	4618      	mov	r0, r3
 80036ce:	f000 fe47 	bl	8004360 <memcpy>
  indx +=  uuid_len;
 80036d2:	f897 203e 	ldrb.w	r2, [r7, #62]	; 0x3e
 80036d6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80036da:	4413      	add	r3, r2
 80036dc:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  buffer[indx] = service_type;
 80036e0:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80036e4:	f107 0240 	add.w	r2, r7, #64	; 0x40
 80036e8:	4413      	add	r3, r2
 80036ea:	79ba      	ldrb	r2, [r7, #6]
 80036ec:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 80036f0:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80036f4:	3301      	adds	r3, #1
 80036f6:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
  buffer[indx] = max_attr_records;
 80036fa:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80036fe:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8003702:	4413      	add	r3, r2
 8003704:	797a      	ldrb	r2, [r7, #5]
 8003706:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 800370a:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800370e:	3301      	adds	r3, #1
 8003710:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
    
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8003714:	f107 0320 	add.w	r3, r7, #32
 8003718:	2203      	movs	r2, #3
 800371a:	2100      	movs	r1, #0
 800371c:	4618      	mov	r0, r3
 800371e:	f000 fe2a 	bl	8004376 <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8003722:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003726:	2218      	movs	r2, #24
 8003728:	2100      	movs	r1, #0
 800372a:	4618      	mov	r0, r3
 800372c:	f000 fe23 	bl	8004376 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8003730:	233f      	movs	r3, #63	; 0x3f
 8003732:	84bb      	strh	r3, [r7, #36]	; 0x24
  rq.ocf = OCF_GATT_ADD_SERV;
 8003734:	f44f 7381 	mov.w	r3, #258	; 0x102
 8003738:	84fb      	strh	r3, [r7, #38]	; 0x26
  rq.cparam = (void *)buffer;
 800373a:	f107 030c 	add.w	r3, r7, #12
 800373e:	62fb      	str	r3, [r7, #44]	; 0x2c
  rq.clen = indx;
 8003740:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8003744:	633b      	str	r3, [r7, #48]	; 0x30
  rq.rparam = &resp;
 8003746:	f107 0320 	add.w	r3, r7, #32
 800374a:	637b      	str	r3, [r7, #52]	; 0x34
  rq.rlen = GATT_ADD_SERV_RP_SIZE;
 800374c:	2303      	movs	r3, #3
 800374e:	63bb      	str	r3, [r7, #56]	; 0x38

  if (hci_send_req(&rq, FALSE) < 0)
 8003750:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003754:	2100      	movs	r1, #0
 8003756:	4618      	mov	r0, r3
 8003758:	f000 fb40 	bl	8003ddc <hci_send_req>
 800375c:	4603      	mov	r3, r0
 800375e:	2b00      	cmp	r3, #0
 8003760:	da01      	bge.n	8003766 <aci_gatt_add_serv+0xf6>
    return BLE_STATUS_TIMEOUT;
 8003762:	23ff      	movs	r3, #255	; 0xff
 8003764:	e00c      	b.n	8003780 <aci_gatt_add_serv+0x110>

  if (resp.status) {
 8003766:	f897 3020 	ldrb.w	r3, [r7, #32]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d002      	beq.n	8003774 <aci_gatt_add_serv+0x104>
    return resp.status;
 800376e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003772:	e005      	b.n	8003780 <aci_gatt_add_serv+0x110>
  }
    
  *serviceHandle = btohs(resp.handle);
 8003774:	f8b7 3021 	ldrh.w	r3, [r7, #33]	; 0x21
 8003778:	b29a      	uxth	r2, r3
 800377a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800377c:	801a      	strh	r2, [r3, #0]

  return 0;
 800377e:	2300      	movs	r3, #0
}
 8003780:	4618      	mov	r0, r3
 8003782:	3740      	adds	r7, #64	; 0x40
 8003784:	46bd      	mov	sp, r7
 8003786:	bd80      	pop	{r7, pc}

08003788 <aci_gatt_add_char>:
			     uint8_t secPermissions,
			     uint8_t gattEvtMask,
			     uint8_t encryKeySize,
			     uint8_t isVariable,
			     uint16_t* charHandle)                     
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b092      	sub	sp, #72	; 0x48
 800378c:	af00      	add	r7, sp, #0
 800378e:	603a      	str	r2, [r7, #0]
 8003790:	461a      	mov	r2, r3
 8003792:	4603      	mov	r3, r0
 8003794:	80fb      	strh	r3, [r7, #6]
 8003796:	460b      	mov	r3, r1
 8003798:	717b      	strb	r3, [r7, #5]
 800379a:	4613      	mov	r3, r2
 800379c:	713b      	strb	r3, [r7, #4]
  struct hci_request rq;
  gatt_add_serv_rp resp;
  uint8_t buffer[25];
  uint8_t uuid_len;
  uint8_t indx = 0;
 800379e:	2300      	movs	r3, #0
 80037a0:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  serviceHandle = htobs(serviceHandle);
 80037a4:	88fb      	ldrh	r3, [r7, #6]
 80037a6:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &serviceHandle, 2);
 80037a8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80037ac:	f107 020c 	add.w	r2, r7, #12
 80037b0:	4413      	add	r3, r2
 80037b2:	88fa      	ldrh	r2, [r7, #6]
 80037b4:	801a      	strh	r2, [r3, #0]
  indx += 2;
 80037b6:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80037ba:	3302      	adds	r3, #2
 80037bc:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = charUuidType;
 80037c0:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80037c4:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80037c8:	4413      	add	r3, r2
 80037ca:	797a      	ldrb	r2, [r7, #5]
 80037cc:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 80037d0:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80037d4:	3301      	adds	r3, #1
 80037d6:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  if(charUuidType == UUID_TYPE_16){
 80037da:	797b      	ldrb	r3, [r7, #5]
 80037dc:	2b01      	cmp	r3, #1
 80037de:	d103      	bne.n	80037e8 <aci_gatt_add_char+0x60>
    uuid_len = 2;
 80037e0:	2302      	movs	r3, #2
 80037e2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80037e6:	e002      	b.n	80037ee <aci_gatt_add_char+0x66>
  }
  else {
    uuid_len = 16;
 80037e8:	2310      	movs	r3, #16
 80037ea:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
  }        
  BLUENRG_memcpy(buffer + indx, charUuid, uuid_len);
 80037ee:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80037f2:	f107 020c 	add.w	r2, r7, #12
 80037f6:	4413      	add	r3, r2
 80037f8:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 80037fc:	6839      	ldr	r1, [r7, #0]
 80037fe:	4618      	mov	r0, r3
 8003800:	f000 fdae 	bl	8004360 <memcpy>
  indx +=  uuid_len;
 8003804:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8003808:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800380c:	4413      	add	r3, r2
 800380e:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = charValueLen;
 8003812:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003816:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800381a:	4413      	add	r3, r2
 800381c:	793a      	ldrb	r2, [r7, #4]
 800381e:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8003822:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003826:	3301      	adds	r3, #1
 8003828:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = charProperties;
 800382c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003830:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8003834:	4413      	add	r3, r2
 8003836:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800383a:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800383e:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003842:	3301      	adds	r3, #1
 8003844:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = secPermissions;
 8003848:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800384c:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8003850:	4413      	add	r3, r2
 8003852:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 8003856:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800385a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800385e:	3301      	adds	r3, #1
 8003860:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = gattEvtMask;
 8003864:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003868:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800386c:	4413      	add	r3, r2
 800386e:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 8003872:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8003876:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800387a:	3301      	adds	r3, #1
 800387c:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = encryKeySize;
 8003880:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003884:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8003888:	4413      	add	r3, r2
 800388a:	f897 205c 	ldrb.w	r2, [r7, #92]	; 0x5c
 800388e:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8003892:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003896:	3301      	adds	r3, #1
 8003898:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  buffer[indx] = isVariable;
 800389c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80038a0:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80038a4:	4413      	add	r3, r2
 80038a6:	f897 2060 	ldrb.w	r2, [r7, #96]	; 0x60
 80038aa:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 80038ae:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80038b2:	3301      	adds	r3, #1
 80038b4:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 80038b8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80038bc:	2203      	movs	r2, #3
 80038be:	2100      	movs	r1, #0
 80038c0:	4618      	mov	r0, r3
 80038c2:	f000 fd58 	bl	8004376 <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 80038c6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80038ca:	2218      	movs	r2, #24
 80038cc:	2100      	movs	r1, #0
 80038ce:	4618      	mov	r0, r3
 80038d0:	f000 fd51 	bl	8004376 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80038d4:	233f      	movs	r3, #63	; 0x3f
 80038d6:	85bb      	strh	r3, [r7, #44]	; 0x2c
  rq.ocf = OCF_GATT_ADD_CHAR;
 80038d8:	f44f 7382 	mov.w	r3, #260	; 0x104
 80038dc:	85fb      	strh	r3, [r7, #46]	; 0x2e
  rq.cparam = (void *)buffer;
 80038de:	f107 030c 	add.w	r3, r7, #12
 80038e2:	637b      	str	r3, [r7, #52]	; 0x34
  rq.clen = indx;
 80038e4:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80038e8:	63bb      	str	r3, [r7, #56]	; 0x38
  rq.rparam = &resp;
 80038ea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80038ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  rq.rlen = GATT_ADD_CHAR_RP_SIZE;
 80038f0:	2303      	movs	r3, #3
 80038f2:	643b      	str	r3, [r7, #64]	; 0x40

  if (hci_send_req(&rq, FALSE) < 0)
 80038f4:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 80038f8:	2100      	movs	r1, #0
 80038fa:	4618      	mov	r0, r3
 80038fc:	f000 fa6e 	bl	8003ddc <hci_send_req>
 8003900:	4603      	mov	r3, r0
 8003902:	2b00      	cmp	r3, #0
 8003904:	da01      	bge.n	800390a <aci_gatt_add_char+0x182>
    return BLE_STATUS_TIMEOUT;
 8003906:	23ff      	movs	r3, #255	; 0xff
 8003908:	e00c      	b.n	8003924 <aci_gatt_add_char+0x19c>

  if (resp.status) {
 800390a:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800390e:	2b00      	cmp	r3, #0
 8003910:	d002      	beq.n	8003918 <aci_gatt_add_char+0x190>
    return resp.status;
 8003912:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8003916:	e005      	b.n	8003924 <aci_gatt_add_char+0x19c>
  }
    
  *charHandle = btohs(resp.handle);
 8003918:	f8b7 3029 	ldrh.w	r3, [r7, #41]	; 0x29
 800391c:	b29a      	uxth	r2, r3
 800391e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003920:	801a      	strh	r2, [r3, #0]

  return 0;
 8003922:	2300      	movs	r3, #0
}
 8003924:	4618      	mov	r0, r3
 8003926:	3748      	adds	r7, #72	; 0x48
 8003928:	46bd      	mov	sp, r7
 800392a:	bd80      	pop	{r7, pc}

0800392c <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t servHandle, 
				      uint16_t charHandle,
				      uint8_t charValOffset,
				      uint8_t charValueLen,   
                                      const void *charValue)
{
 800392c:	b590      	push	{r4, r7, lr}
 800392e:	b0ab      	sub	sp, #172	; 0xac
 8003930:	af00      	add	r7, sp, #0
 8003932:	4604      	mov	r4, r0
 8003934:	4608      	mov	r0, r1
 8003936:	4611      	mov	r1, r2
 8003938:	461a      	mov	r2, r3
 800393a:	4623      	mov	r3, r4
 800393c:	80fb      	strh	r3, [r7, #6]
 800393e:	4603      	mov	r3, r0
 8003940:	80bb      	strh	r3, [r7, #4]
 8003942:	460b      	mov	r3, r1
 8003944:	70fb      	strb	r3, [r7, #3]
 8003946:	4613      	mov	r3, r2
 8003948:	70bb      	strb	r3, [r7, #2]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 800394a:	2300      	movs	r3, #0
 800394c:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  if ((charValueLen+6) > HCI_MAX_PAYLOAD_SIZE)
 8003950:	78bb      	ldrb	r3, [r7, #2]
 8003952:	3306      	adds	r3, #6
 8003954:	2b80      	cmp	r3, #128	; 0x80
 8003956:	dd01      	ble.n	800395c <aci_gatt_update_char_value+0x30>
    return BLE_STATUS_INVALID_PARAMS;
 8003958:	2342      	movs	r3, #66	; 0x42
 800395a:	e076      	b.n	8003a4a <aci_gatt_update_char_value+0x11e>

  servHandle = htobs(servHandle);
 800395c:	88fb      	ldrh	r3, [r7, #6]
 800395e:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &servHandle, 2);
 8003960:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8003964:	f107 0208 	add.w	r2, r7, #8
 8003968:	4413      	add	r3, r2
 800396a:	88fa      	ldrh	r2, [r7, #6]
 800396c:	801a      	strh	r2, [r3, #0]
  indx += 2;
 800396e:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8003972:	3302      	adds	r3, #2
 8003974:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  charHandle = htobs(charHandle);
 8003978:	88bb      	ldrh	r3, [r7, #4]
 800397a:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &charHandle, 2);
 800397c:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8003980:	f107 0208 	add.w	r2, r7, #8
 8003984:	4413      	add	r3, r2
 8003986:	88ba      	ldrh	r2, [r7, #4]
 8003988:	801a      	strh	r2, [r3, #0]
  indx += 2;
 800398a:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 800398e:	3302      	adds	r3, #2
 8003990:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  buffer[indx] = charValOffset;
 8003994:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8003998:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800399c:	4413      	add	r3, r2
 800399e:	78fa      	ldrb	r2, [r7, #3]
 80039a0:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 80039a4:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80039a8:	3301      	adds	r3, #1
 80039aa:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  buffer[indx] = charValueLen;
 80039ae:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80039b2:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80039b6:	4413      	add	r3, r2
 80039b8:	78ba      	ldrb	r2, [r7, #2]
 80039ba:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 80039be:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80039c2:	3301      	adds	r3, #1
 80039c4:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
        
  BLUENRG_memcpy(buffer + indx, charValue, charValueLen);
 80039c8:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 80039cc:	f107 0208 	add.w	r2, r7, #8
 80039d0:	4413      	add	r3, r2
 80039d2:	78ba      	ldrb	r2, [r7, #2]
 80039d4:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 80039d8:	4618      	mov	r0, r3
 80039da:	f000 fcc1 	bl	8004360 <memcpy>
  indx +=  charValueLen;
 80039de:	f897 20a7 	ldrb.w	r2, [r7, #167]	; 0xa7
 80039e2:	78bb      	ldrb	r3, [r7, #2]
 80039e4:	4413      	add	r3, r2
 80039e6:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7

  BLUENRG_memset(&rq, 0, sizeof(rq));
 80039ea:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 80039ee:	2218      	movs	r2, #24
 80039f0:	2100      	movs	r1, #0
 80039f2:	4618      	mov	r0, r3
 80039f4:	f000 fcbf 	bl	8004376 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80039f8:	233f      	movs	r3, #63	; 0x3f
 80039fa:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
  rq.ocf = OCF_GATT_UPD_CHAR_VAL;
 80039fe:	f44f 7383 	mov.w	r3, #262	; 0x106
 8003a02:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
  rq.cparam = (void *)buffer;
 8003a06:	f107 0308 	add.w	r3, r7, #8
 8003a0a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  rq.clen = indx;
 8003a0e:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8003a12:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  rq.rparam = &status;
 8003a16:	f107 038b 	add.w	r3, r7, #139	; 0x8b
 8003a1a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  rq.rlen = 1;
 8003a1e:	2301      	movs	r3, #1
 8003a20:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  if (hci_send_req(&rq, FALSE) < 0)
 8003a24:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8003a28:	2100      	movs	r1, #0
 8003a2a:	4618      	mov	r0, r3
 8003a2c:	f000 f9d6 	bl	8003ddc <hci_send_req>
 8003a30:	4603      	mov	r3, r0
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	da01      	bge.n	8003a3a <aci_gatt_update_char_value+0x10e>
    return BLE_STATUS_TIMEOUT;
 8003a36:	23ff      	movs	r3, #255	; 0xff
 8003a38:	e007      	b.n	8003a4a <aci_gatt_update_char_value+0x11e>

  if (status) {
 8003a3a:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d002      	beq.n	8003a48 <aci_gatt_update_char_value+0x11c>
    return status;
 8003a42:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
 8003a46:	e000      	b.n	8003a4a <aci_gatt_update_char_value+0x11e>
  }

  return 0;
 8003a48:	2300      	movs	r3, #0
}
 8003a4a:	4618      	mov	r0, r3
 8003a4c:	37ac      	adds	r7, #172	; 0xac
 8003a4e:	46bd      	mov	sp, r7
 8003a50:	bd90      	pop	{r4, r7, pc}

08003a52 <aci_hal_write_config_data>:
}

tBleStatus aci_hal_write_config_data(uint8_t offset, 
                                    uint8_t len,
                                    const uint8_t *val)
{
 8003a52:	b580      	push	{r7, lr}
 8003a54:	b0aa      	sub	sp, #168	; 0xa8
 8003a56:	af00      	add	r7, sp, #0
 8003a58:	4603      	mov	r3, r0
 8003a5a:	603a      	str	r2, [r7, #0]
 8003a5c:	71fb      	strb	r3, [r7, #7]
 8003a5e:	460b      	mov	r3, r1
 8003a60:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 8003a62:	2300      	movs	r3, #0
 8003a64:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  if ((len+2) > HCI_MAX_PAYLOAD_SIZE)
 8003a68:	79bb      	ldrb	r3, [r7, #6]
 8003a6a:	3302      	adds	r3, #2
 8003a6c:	2b80      	cmp	r3, #128	; 0x80
 8003a6e:	dd01      	ble.n	8003a74 <aci_hal_write_config_data+0x22>
    return BLE_STATUS_INVALID_PARAMS;
 8003a70:	2342      	movs	r3, #66	; 0x42
 8003a72:	e052      	b.n	8003b1a <aci_hal_write_config_data+0xc8>

  buffer[indx] = offset;
 8003a74:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8003a78:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8003a7c:	4413      	add	r3, r2
 8003a7e:	79fa      	ldrb	r2, [r7, #7]
 8003a80:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8003a84:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8003a88:	3301      	adds	r3, #1
 8003a8a:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
    
  buffer[indx] = len;
 8003a8e:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8003a92:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8003a96:	4413      	add	r3, r2
 8003a98:	79ba      	ldrb	r2, [r7, #6]
 8003a9a:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8003a9e:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8003aa2:	3301      	adds	r3, #1
 8003aa4:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7
        
  BLUENRG_memcpy(buffer + indx, val, len);
 8003aa8:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8003aac:	f107 0208 	add.w	r2, r7, #8
 8003ab0:	4413      	add	r3, r2
 8003ab2:	79ba      	ldrb	r2, [r7, #6]
 8003ab4:	6839      	ldr	r1, [r7, #0]
 8003ab6:	4618      	mov	r0, r3
 8003ab8:	f000 fc52 	bl	8004360 <memcpy>
  indx +=  len;
 8003abc:	f897 20a7 	ldrb.w	r2, [r7, #167]	; 0xa7
 8003ac0:	79bb      	ldrb	r3, [r7, #6]
 8003ac2:	4413      	add	r3, r2
 8003ac4:	f887 30a7 	strb.w	r3, [r7, #167]	; 0xa7

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8003ac8:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8003acc:	2218      	movs	r2, #24
 8003ace:	2100      	movs	r1, #0
 8003ad0:	4618      	mov	r0, r3
 8003ad2:	f000 fc50 	bl	8004376 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8003ad6:	233f      	movs	r3, #63	; 0x3f
 8003ad8:	f8a7 308c 	strh.w	r3, [r7, #140]	; 0x8c
  rq.ocf = OCF_HAL_WRITE_CONFIG_DATA;
 8003adc:	230c      	movs	r3, #12
 8003ade:	f8a7 308e 	strh.w	r3, [r7, #142]	; 0x8e
  rq.cparam = (void *)buffer;
 8003ae2:	f107 0308 	add.w	r3, r7, #8
 8003ae6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  rq.clen = indx;
 8003aea:	f897 30a7 	ldrb.w	r3, [r7, #167]	; 0xa7
 8003aee:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  rq.rparam = &status;
 8003af2:	f107 038b 	add.w	r3, r7, #139	; 0x8b
 8003af6:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  rq.rlen = 1;
 8003afa:	2301      	movs	r3, #1
 8003afc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0

  if (hci_send_req(&rq, FALSE) < 0)
 8003b00:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8003b04:	2100      	movs	r1, #0
 8003b06:	4618      	mov	r0, r3
 8003b08:	f000 f968 	bl	8003ddc <hci_send_req>
 8003b0c:	4603      	mov	r3, r0
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	da01      	bge.n	8003b16 <aci_hal_write_config_data+0xc4>
    return BLE_STATUS_TIMEOUT;
 8003b12:	23ff      	movs	r3, #255	; 0xff
 8003b14:	e001      	b.n	8003b1a <aci_hal_write_config_data+0xc8>

  return status;
 8003b16:	f897 308b 	ldrb.w	r3, [r7, #139]	; 0x8b
}
 8003b1a:	4618      	mov	r0, r3
 8003b1c:	37a8      	adds	r7, #168	; 0xa8
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	bd80      	pop	{r7, pc}

08003b22 <hci_reset>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

int hci_reset(void)
{
 8003b22:	b580      	push	{r7, lr}
 8003b24:	b088      	sub	sp, #32
 8003b26:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8003b28:	f107 0308 	add.w	r3, r7, #8
 8003b2c:	2218      	movs	r2, #24
 8003b2e:	2100      	movs	r1, #0
 8003b30:	4618      	mov	r0, r3
 8003b32:	f000 fc20 	bl	8004376 <memset>
  rq.ogf = OGF_HOST_CTL;
 8003b36:	2303      	movs	r3, #3
 8003b38:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_RESET;
 8003b3a:	2303      	movs	r3, #3
 8003b3c:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8003b3e:	1dfb      	adds	r3, r7, #7
 8003b40:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8003b42:	2301      	movs	r3, #1
 8003b44:	61fb      	str	r3, [r7, #28]
  
  if (hci_send_req(&rq, FALSE) < 0)
 8003b46:	f107 0308 	add.w	r3, r7, #8
 8003b4a:	2100      	movs	r1, #0
 8003b4c:	4618      	mov	r0, r3
 8003b4e:	f000 f945 	bl	8003ddc <hci_send_req>
 8003b52:	4603      	mov	r3, r0
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	da01      	bge.n	8003b5c <hci_reset+0x3a>
    return BLE_STATUS_TIMEOUT;
 8003b58:	23ff      	movs	r3, #255	; 0xff
 8003b5a:	e000      	b.n	8003b5e <hci_reset+0x3c>
  
  return status;  
 8003b5c:	79fb      	ldrb	r3, [r7, #7]
}
 8003b5e:	4618      	mov	r0, r3
 8003b60:	3720      	adds	r7, #32
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bd80      	pop	{r7, pc}

08003b66 <hci_le_set_scan_resp_data>:
  
  return 0;
}

int hci_le_set_scan_resp_data(uint8_t length, const uint8_t data[])
{
 8003b66:	b580      	push	{r7, lr}
 8003b68:	b092      	sub	sp, #72	; 0x48
 8003b6a:	af00      	add	r7, sp, #0
 8003b6c:	4603      	mov	r3, r0
 8003b6e:	6039      	str	r1, [r7, #0]
 8003b70:	71fb      	strb	r3, [r7, #7]
  struct hci_request rq;
  le_set_scan_response_data_cp scan_resp_cp;
  uint8_t status;
  
  BLUENRG_memset(&scan_resp_cp, 0, sizeof(scan_resp_cp));
 8003b72:	f107 0310 	add.w	r3, r7, #16
 8003b76:	2220      	movs	r2, #32
 8003b78:	2100      	movs	r1, #0
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	f000 fbfb 	bl	8004376 <memset>
  scan_resp_cp.length = length;
 8003b80:	79fb      	ldrb	r3, [r7, #7]
 8003b82:	743b      	strb	r3, [r7, #16]
  BLUENRG_memcpy(scan_resp_cp.data, data, MIN(31,length));
 8003b84:	79fb      	ldrb	r3, [r7, #7]
 8003b86:	2b1f      	cmp	r3, #31
 8003b88:	bf28      	it	cs
 8003b8a:	231f      	movcs	r3, #31
 8003b8c:	b2db      	uxtb	r3, r3
 8003b8e:	461a      	mov	r2, r3
 8003b90:	f107 0310 	add.w	r3, r7, #16
 8003b94:	3301      	adds	r3, #1
 8003b96:	6839      	ldr	r1, [r7, #0]
 8003b98:	4618      	mov	r0, r3
 8003b9a:	f000 fbe1 	bl	8004360 <memcpy>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8003b9e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003ba2:	2218      	movs	r2, #24
 8003ba4:	2100      	movs	r1, #0
 8003ba6:	4618      	mov	r0, r3
 8003ba8:	f000 fbe5 	bl	8004376 <memset>
  rq.ogf = OGF_LE_CTL;
 8003bac:	2308      	movs	r3, #8
 8003bae:	863b      	strh	r3, [r7, #48]	; 0x30
  rq.ocf = OCF_LE_SET_SCAN_RESPONSE_DATA;
 8003bb0:	2309      	movs	r3, #9
 8003bb2:	867b      	strh	r3, [r7, #50]	; 0x32
  rq.cparam = &scan_resp_cp;
 8003bb4:	f107 0310 	add.w	r3, r7, #16
 8003bb8:	63bb      	str	r3, [r7, #56]	; 0x38
  rq.clen = LE_SET_SCAN_RESPONSE_DATA_CP_SIZE;
 8003bba:	2320      	movs	r3, #32
 8003bbc:	63fb      	str	r3, [r7, #60]	; 0x3c
  rq.rparam = &status;
 8003bbe:	f107 030f 	add.w	r3, r7, #15
 8003bc2:	643b      	str	r3, [r7, #64]	; 0x40
  rq.rlen = 1;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	647b      	str	r3, [r7, #68]	; 0x44
  
  if (hci_send_req(&rq, FALSE) < 0)
 8003bc8:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003bcc:	2100      	movs	r1, #0
 8003bce:	4618      	mov	r0, r3
 8003bd0:	f000 f904 	bl	8003ddc <hci_send_req>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	da01      	bge.n	8003bde <hci_le_set_scan_resp_data+0x78>
    return BLE_STATUS_TIMEOUT;
 8003bda:	23ff      	movs	r3, #255	; 0xff
 8003bdc:	e000      	b.n	8003be0 <hci_le_set_scan_resp_data+0x7a>
  
  return status;
 8003bde:	7bfb      	ldrb	r3, [r7, #15]
}
 8003be0:	4618      	mov	r0, r3
 8003be2:	3748      	adds	r7, #72	; 0x48
 8003be4:	46bd      	mov	sp, r7
 8003be6:	bd80      	pop	{r7, pc}

08003be8 <verify_packet>:
  *
  * @param  hciReadPacket The HCI data packet
  * @retval 0: valid packet, 1: incorrect packet, 2: wrong length (packet truncated or too long)
  */
static int verify_packet(const tHciDataPacket * hciReadPacket)
{
 8003be8:	b480      	push	{r7}
 8003bea:	b085      	sub	sp, #20
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	3308      	adds	r3, #8
 8003bf4:	60fb      	str	r3, [r7, #12]
  
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 8003bf6:	68fb      	ldr	r3, [r7, #12]
 8003bf8:	781b      	ldrb	r3, [r3, #0]
 8003bfa:	2b04      	cmp	r3, #4
 8003bfc:	d001      	beq.n	8003c02 <verify_packet+0x1a>
    return 1; /* Incorrect type */
 8003bfe:	2301      	movs	r3, #1
 8003c00:	e00c      	b.n	8003c1c <verify_packet+0x34>
  
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	3302      	adds	r3, #2
 8003c06:	781b      	ldrb	r3, [r3, #0]
 8003c08:	461a      	mov	r2, r3
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8003c10:	3b03      	subs	r3, #3
 8003c12:	429a      	cmp	r2, r3
 8003c14:	d001      	beq.n	8003c1a <verify_packet+0x32>
    return 2; /* Wrong length (packet truncated or too long) */
 8003c16:	2302      	movs	r3, #2
 8003c18:	e000      	b.n	8003c1c <verify_packet+0x34>
  
  return 0;      
 8003c1a:	2300      	movs	r3, #0
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	3714      	adds	r7, #20
 8003c20:	46bd      	mov	sp, r7
 8003c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c26:	4770      	bx	lr

08003c28 <send_cmd>:
  * @param  plen The HCI command length
  * @param  param The HCI command parameters
  * @retval None
  */
static void send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b0a6      	sub	sp, #152	; 0x98
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	607b      	str	r3, [r7, #4]
 8003c30:	4603      	mov	r3, r0
 8003c32:	81fb      	strh	r3, [r7, #14]
 8003c34:	460b      	mov	r3, r1
 8003c36:	81bb      	strh	r3, [r7, #12]
 8003c38:	4613      	mov	r3, r2
 8003c3a:	72fb      	strb	r3, [r7, #11]
  uint8_t payload[HCI_MAX_PAYLOAD_SIZE];  
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 8003c3c:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8003c40:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003c44:	b21a      	sxth	r2, r3
 8003c46:	89fb      	ldrh	r3, [r7, #14]
 8003c48:	029b      	lsls	r3, r3, #10
 8003c4a:	b21b      	sxth	r3, r3
 8003c4c:	4313      	orrs	r3, r2
 8003c4e:	b21b      	sxth	r3, r3
 8003c50:	b29b      	uxth	r3, r3
 8003c52:	82bb      	strh	r3, [r7, #20]
  hc.plen = plen;
 8003c54:	7afb      	ldrb	r3, [r7, #11]
 8003c56:	75bb      	strb	r3, [r7, #22]

  payload[0] = HCI_COMMAND_PKT;
 8003c58:	2301      	movs	r3, #1
 8003c5a:	763b      	strb	r3, [r7, #24]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 8003c5c:	f107 0318 	add.w	r3, r7, #24
 8003c60:	3301      	adds	r3, #1
 8003c62:	461a      	mov	r2, r3
 8003c64:	f107 0314 	add.w	r3, r7, #20
 8003c68:	8819      	ldrh	r1, [r3, #0]
 8003c6a:	789b      	ldrb	r3, [r3, #2]
 8003c6c:	8011      	strh	r1, [r2, #0]
 8003c6e:	7093      	strb	r3, [r2, #2]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 8003c70:	f107 0318 	add.w	r3, r7, #24
 8003c74:	3304      	adds	r3, #4
 8003c76:	7afa      	ldrb	r2, [r7, #11]
 8003c78:	6879      	ldr	r1, [r7, #4]
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	f000 fb70 	bl	8004360 <memcpy>
  
  if (hciContext.io.Send)
 8003c80:	4b08      	ldr	r3, [pc, #32]	; (8003ca4 <send_cmd+0x7c>)
 8003c82:	691b      	ldr	r3, [r3, #16]
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d009      	beq.n	8003c9c <send_cmd+0x74>
  {
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 8003c88:	4b06      	ldr	r3, [pc, #24]	; (8003ca4 <send_cmd+0x7c>)
 8003c8a:	691b      	ldr	r3, [r3, #16]
 8003c8c:	7afa      	ldrb	r2, [r7, #11]
 8003c8e:	b292      	uxth	r2, r2
 8003c90:	3204      	adds	r2, #4
 8003c92:	b291      	uxth	r1, r2
 8003c94:	f107 0218 	add.w	r2, r7, #24
 8003c98:	4610      	mov	r0, r2
 8003c9a:	4798      	blx	r3
  }
}
 8003c9c:	bf00      	nop
 8003c9e:	3798      	adds	r7, #152	; 0x98
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bd80      	pop	{r7, pc}
 8003ca4:	20000460 	.word	0x20000460

08003ca8 <move_list>:
  * @param  dest_list
  * @param  src_list
  * @retval None
  */
static void move_list(tListNode * dest_list, tListNode * src_list)
{
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b084      	sub	sp, #16
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	6078      	str	r0, [r7, #4]
 8003cb0:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while (!list_is_empty(src_list))
 8003cb2:	e00a      	b.n	8003cca <move_list+0x22>
  {
    list_remove_tail(src_list, &tmp_node);
 8003cb4:	f107 030c 	add.w	r3, r7, #12
 8003cb8:	4619      	mov	r1, r3
 8003cba:	6838      	ldr	r0, [r7, #0]
 8003cbc:	f000 fada 	bl	8004274 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	4619      	mov	r1, r3
 8003cc4:	6878      	ldr	r0, [r7, #4]
 8003cc6:	f000 fa49 	bl	800415c <list_insert_head>
  while (!list_is_empty(src_list))
 8003cca:	6838      	ldr	r0, [r7, #0]
 8003ccc:	f000 fa26 	bl	800411c <list_is_empty>
 8003cd0:	4603      	mov	r3, r0
 8003cd2:	2b00      	cmp	r3, #0
 8003cd4:	d0ee      	beq.n	8003cb4 <move_list+0xc>
  }
}
 8003cd6:	bf00      	nop
 8003cd8:	3710      	adds	r7, #16
 8003cda:	46bd      	mov	sp, r7
 8003cdc:	bd80      	pop	{r7, pc}
	...

08003ce0 <free_event_list>:
  *
  * @param  None
  * @retval None
  */
static void free_event_list(void)
{
 8003ce0:	b580      	push	{r7, lr}
 8003ce2:	b082      	sub	sp, #8
 8003ce4:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;

  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8003ce6:	e009      	b.n	8003cfc <free_event_list+0x1c>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 8003ce8:	1d3b      	adds	r3, r7, #4
 8003cea:	4619      	mov	r1, r3
 8003cec:	4808      	ldr	r0, [pc, #32]	; (8003d10 <free_event_list+0x30>)
 8003cee:	f000 fa9c 	bl	800422a <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	4619      	mov	r1, r3
 8003cf6:	4807      	ldr	r0, [pc, #28]	; (8003d14 <free_event_list+0x34>)
 8003cf8:	f000 fa54 	bl	80041a4 <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8003cfc:	4805      	ldr	r0, [pc, #20]	; (8003d14 <free_event_list+0x34>)
 8003cfe:	f000 fade 	bl	80042be <list_get_size>
 8003d02:	4603      	mov	r3, r0
 8003d04:	2b01      	cmp	r3, #1
 8003d06:	ddef      	ble.n	8003ce8 <free_event_list+0x8>
  }
}
 8003d08:	bf00      	nop
 8003d0a:	3708      	adds	r7, #8
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	bd80      	pop	{r7, pc}
 8003d10:	2000053c 	.word	0x2000053c
 8003d14:	20000534 	.word	0x20000534

08003d18 <hci_init>:

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b084      	sub	sp, #16
 8003d1c:	af00      	add	r7, sp, #0
 8003d1e:	6078      	str	r0, [r7, #4]
 8003d20:	6039      	str	r1, [r7, #0]
  uint8_t index;

  if(UserEvtRx != NULL)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d002      	beq.n	8003d2e <hci_init+0x16>
  {
    hciContext.UserEvtRx = UserEvtRx;
 8003d28:	4a18      	ldr	r2, [pc, #96]	; (8003d8c <hci_init+0x74>)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	61d3      	str	r3, [r2, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 8003d2e:	4818      	ldr	r0, [pc, #96]	; (8003d90 <hci_init+0x78>)
 8003d30:	f000 f9e4 	bl	80040fc <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 8003d34:	4817      	ldr	r0, [pc, #92]	; (8003d94 <hci_init+0x7c>)
 8003d36:	f000 f9e1 	bl	80040fc <list_init_head>

  /* Initialize TL BLE layer */
  hci_tl_lowlevel_init();
 8003d3a:	f7fc fd61 	bl	8000800 <hci_tl_lowlevel_init>
    
  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8003d3e:	2300      	movs	r3, #0
 8003d40:	73fb      	strb	r3, [r7, #15]
 8003d42:	e00c      	b.n	8003d5e <hci_init+0x46>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 8003d44:	7bfb      	ldrb	r3, [r7, #15]
 8003d46:	228c      	movs	r2, #140	; 0x8c
 8003d48:	fb02 f303 	mul.w	r3, r2, r3
 8003d4c:	4a12      	ldr	r2, [pc, #72]	; (8003d98 <hci_init+0x80>)
 8003d4e:	4413      	add	r3, r2
 8003d50:	4619      	mov	r1, r3
 8003d52:	480f      	ldr	r0, [pc, #60]	; (8003d90 <hci_init+0x78>)
 8003d54:	f000 fa26 	bl	80041a4 <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8003d58:	7bfb      	ldrb	r3, [r7, #15]
 8003d5a:	3301      	adds	r3, #1
 8003d5c:	73fb      	strb	r3, [r7, #15]
 8003d5e:	7bfb      	ldrb	r3, [r7, #15]
 8003d60:	2b04      	cmp	r3, #4
 8003d62:	d9ef      	bls.n	8003d44 <hci_init+0x2c>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 8003d64:	4b09      	ldr	r3, [pc, #36]	; (8003d8c <hci_init+0x74>)
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d003      	beq.n	8003d74 <hci_init+0x5c>
 8003d6c:	4b07      	ldr	r3, [pc, #28]	; (8003d8c <hci_init+0x74>)
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	2000      	movs	r0, #0
 8003d72:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 8003d74:	4b05      	ldr	r3, [pc, #20]	; (8003d8c <hci_init+0x74>)
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	2b00      	cmp	r3, #0
 8003d7a:	d002      	beq.n	8003d82 <hci_init+0x6a>
 8003d7c:	4b03      	ldr	r3, [pc, #12]	; (8003d8c <hci_init+0x74>)
 8003d7e:	689b      	ldr	r3, [r3, #8]
 8003d80:	4798      	blx	r3
}
 8003d82:	bf00      	nop
 8003d84:	3710      	adds	r7, #16
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd80      	pop	{r7, pc}
 8003d8a:	bf00      	nop
 8003d8c:	20000460 	.word	0x20000460
 8003d90:	20000534 	.word	0x20000534
 8003d94:	2000053c 	.word	0x2000053c
 8003d98:	200001a4 	.word	0x200001a4

08003d9c <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b083      	sub	sp, #12
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	4a0b      	ldr	r2, [pc, #44]	; (8003dd8 <hci_register_io_bus+0x3c>)
 8003daa:	6013      	str	r3, [r2, #0]
  hciContext.io.Receive = fops->Receive;  
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	68db      	ldr	r3, [r3, #12]
 8003db0:	4a09      	ldr	r2, [pc, #36]	; (8003dd8 <hci_register_io_bus+0x3c>)
 8003db2:	60d3      	str	r3, [r2, #12]
  hciContext.io.Send    = fops->Send;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	691b      	ldr	r3, [r3, #16]
 8003db8:	4a07      	ldr	r2, [pc, #28]	; (8003dd8 <hci_register_io_bus+0x3c>)
 8003dba:	6113      	str	r3, [r2, #16]
  hciContext.io.GetTick = fops->GetTick;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	699b      	ldr	r3, [r3, #24]
 8003dc0:	4a05      	ldr	r2, [pc, #20]	; (8003dd8 <hci_register_io_bus+0x3c>)
 8003dc2:	6193      	str	r3, [r2, #24]
  hciContext.io.Reset   = fops->Reset;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	689b      	ldr	r3, [r3, #8]
 8003dc8:	4a03      	ldr	r2, [pc, #12]	; (8003dd8 <hci_register_io_bus+0x3c>)
 8003dca:	6093      	str	r3, [r2, #8]
}
 8003dcc:	bf00      	nop
 8003dce:	370c      	adds	r7, #12
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd6:	4770      	bx	lr
 8003dd8:	20000460 	.word	0x20000460

08003ddc <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 8003ddc:	b580      	push	{r7, lr}
 8003dde:	b08e      	sub	sp, #56	; 0x38
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
 8003de4:	460b      	mov	r3, r1
 8003de6:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	885b      	ldrh	r3, [r3, #2]
 8003dec:	b21b      	sxth	r3, r3
 8003dee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003df2:	b21a      	sxth	r2, r3
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	881b      	ldrh	r3, [r3, #0]
 8003df8:	029b      	lsls	r3, r3, #10
 8003dfa:	b21b      	sxth	r3, r3
 8003dfc:	4313      	orrs	r3, r2
 8003dfe:	b21b      	sxth	r3, r3
 8003e00:	86fb      	strh	r3, [r7, #54]	; 0x36
  hci_event_pckt *event_pckt;
  hci_uart_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 8003e02:	2300      	movs	r3, #0
 8003e04:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 8003e06:	f107 0308 	add.w	r3, r7, #8
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f000 f976 	bl	80040fc <list_init_head>

  free_event_list();
 8003e10:	f7ff ff66 	bl	8003ce0 <free_event_list>
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	8818      	ldrh	r0, [r3, #0]
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	8859      	ldrh	r1, [r3, #2]
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	68db      	ldr	r3, [r3, #12]
 8003e20:	b2da      	uxtb	r2, r3
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	689b      	ldr	r3, [r3, #8]
 8003e26:	f7ff feff 	bl	8003c28 <send_cmd>
  
  if (async)
 8003e2a:	78fb      	ldrb	r3, [r7, #3]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d001      	beq.n	8003e34 <hci_send_req+0x58>
  {
    return 0;
 8003e30:	2300      	movs	r3, #0
 8003e32:	e0e2      	b.n	8003ffa <hci_send_req+0x21e>
    evt_cmd_complete  *cc;
    evt_cmd_status    *cs;
    evt_le_meta_event *me;
    uint32_t len;
    
    uint32_t tickstart = HAL_GetTick();
 8003e34:	f7fd fb82 	bl	800153c <HAL_GetTick>
 8003e38:	6338      	str	r0, [r7, #48]	; 0x30
      
    while (1)
    {
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8003e3a:	f7fd fb7f 	bl	800153c <HAL_GetTick>
 8003e3e:	4602      	mov	r2, r0
 8003e40:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003e42:	1ad3      	subs	r3, r2, r3
 8003e44:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003e48:	f200 80b3 	bhi.w	8003fb2 <hci_send_req+0x1d6>
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 8003e4c:	486d      	ldr	r0, [pc, #436]	; (8004004 <hci_send_req+0x228>)
 8003e4e:	f000 f965 	bl	800411c <list_is_empty>
 8003e52:	4603      	mov	r3, r0
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d000      	beq.n	8003e5a <hci_send_req+0x7e>
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8003e58:	e7ef      	b.n	8003e3a <hci_send_req+0x5e>
      {
        break;
 8003e5a:	bf00      	nop
      }
    }
    
    /* Extract packet from HCI event queue. */
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 8003e5c:	f107 0310 	add.w	r3, r7, #16
 8003e60:	4619      	mov	r1, r3
 8003e62:	4868      	ldr	r0, [pc, #416]	; (8004004 <hci_send_req+0x228>)
 8003e64:	f000 f9e1 	bl	800422a <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 8003e68:	693b      	ldr	r3, [r7, #16]
 8003e6a:	3308      	adds	r3, #8
 8003e6c:	62fb      	str	r3, [r7, #44]	; 0x2c

    if (hci_hdr->type == HCI_EVENT_PKT)
 8003e6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e70:	781b      	ldrb	r3, [r3, #0]
 8003e72:	2b04      	cmp	r3, #4
 8003e74:	d17a      	bne.n	8003f6c <hci_send_req+0x190>
    {
      event_pckt = (void *)(hci_hdr->data);
 8003e76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e78:	3301      	adds	r3, #1
 8003e7a:	62bb      	str	r3, [r7, #40]	; 0x28
    
      ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 8003e7c:	693b      	ldr	r3, [r7, #16]
 8003e7e:	3308      	adds	r3, #8
 8003e80:	3303      	adds	r3, #3
 8003e82:	627b      	str	r3, [r7, #36]	; 0x24
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 8003e84:	693b      	ldr	r3, [r7, #16]
 8003e86:	f893 3088 	ldrb.w	r3, [r3, #136]	; 0x88
 8003e8a:	3b03      	subs	r3, #3
 8003e8c:	623b      	str	r3, [r7, #32]
    
      switch (event_pckt->evt) 
 8003e8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e90:	781b      	ldrb	r3, [r3, #0]
 8003e92:	2b0f      	cmp	r3, #15
 8003e94:	d00a      	beq.n	8003eac <hci_send_req+0xd0>
 8003e96:	2b0f      	cmp	r3, #15
 8003e98:	dc02      	bgt.n	8003ea0 <hci_send_req+0xc4>
 8003e9a:	2b0e      	cmp	r3, #14
 8003e9c:	d028      	beq.n	8003ef0 <hci_send_req+0x114>
      
      case EVT_HARDWARE_ERROR:            
        goto failed;
      
      default:      
        break;
 8003e9e:	e06a      	b.n	8003f76 <hci_send_req+0x19a>
      switch (event_pckt->evt) 
 8003ea0:	2b10      	cmp	r3, #16
 8003ea2:	f000 8088 	beq.w	8003fb6 <hci_send_req+0x1da>
 8003ea6:	2b3e      	cmp	r3, #62	; 0x3e
 8003ea8:	d042      	beq.n	8003f30 <hci_send_req+0x154>
        break;
 8003eaa:	e064      	b.n	8003f76 <hci_send_req+0x19a>
        cs = (void *) ptr;
 8003eac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eae:	61bb      	str	r3, [r7, #24]
        if (cs->opcode != opcode)
 8003eb0:	69bb      	ldr	r3, [r7, #24]
 8003eb2:	885b      	ldrh	r3, [r3, #2]
 8003eb4:	b29b      	uxth	r3, r3
 8003eb6:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8003eb8:	429a      	cmp	r2, r3
 8003eba:	d17e      	bne.n	8003fba <hci_send_req+0x1de>
        if (r->event != EVT_CMD_STATUS) {
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	2b0f      	cmp	r3, #15
 8003ec2:	d004      	beq.n	8003ece <hci_send_req+0xf2>
          if (cs->status) {
 8003ec4:	69bb      	ldr	r3, [r7, #24]
 8003ec6:	781b      	ldrb	r3, [r3, #0]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d051      	beq.n	8003f70 <hci_send_req+0x194>
            goto failed;
 8003ecc:	e078      	b.n	8003fc0 <hci_send_req+0x1e4>
        r->rlen = MIN(len, r->rlen);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	695a      	ldr	r2, [r3, #20]
 8003ed2:	6a3b      	ldr	r3, [r7, #32]
 8003ed4:	429a      	cmp	r2, r3
 8003ed6:	bf28      	it	cs
 8003ed8:	461a      	movcs	r2, r3
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	6918      	ldr	r0, [r3, #16]
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	695b      	ldr	r3, [r3, #20]
 8003ee6:	461a      	mov	r2, r3
 8003ee8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003eea:	f000 fa39 	bl	8004360 <memcpy>
        goto done;
 8003eee:	e078      	b.n	8003fe2 <hci_send_req+0x206>
        cc = (void *) ptr;
 8003ef0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ef2:	617b      	str	r3, [r7, #20]
        if (cc->opcode != opcode)
 8003ef4:	697b      	ldr	r3, [r7, #20]
 8003ef6:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8003efa:	b29b      	uxth	r3, r3
 8003efc:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8003efe:	429a      	cmp	r2, r3
 8003f00:	d15d      	bne.n	8003fbe <hci_send_req+0x1e2>
        ptr += EVT_CMD_COMPLETE_SIZE;
 8003f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f04:	3303      	adds	r3, #3
 8003f06:	627b      	str	r3, [r7, #36]	; 0x24
        len -= EVT_CMD_COMPLETE_SIZE;
 8003f08:	6a3b      	ldr	r3, [r7, #32]
 8003f0a:	3b03      	subs	r3, #3
 8003f0c:	623b      	str	r3, [r7, #32]
        r->rlen = MIN(len, r->rlen);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	695a      	ldr	r2, [r3, #20]
 8003f12:	6a3b      	ldr	r3, [r7, #32]
 8003f14:	429a      	cmp	r2, r3
 8003f16:	bf28      	it	cs
 8003f18:	461a      	movcs	r2, r3
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	6918      	ldr	r0, [r3, #16]
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	695b      	ldr	r3, [r3, #20]
 8003f26:	461a      	mov	r2, r3
 8003f28:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003f2a:	f000 fa19 	bl	8004360 <memcpy>
        goto done;
 8003f2e:	e058      	b.n	8003fe2 <hci_send_req+0x206>
        me = (void *) ptr;
 8003f30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f32:	61fb      	str	r3, [r7, #28]
        if (me->subevent != r->event)
 8003f34:	69fb      	ldr	r3, [r7, #28]
 8003f36:	781b      	ldrb	r3, [r3, #0]
 8003f38:	461a      	mov	r2, r3
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	685b      	ldr	r3, [r3, #4]
 8003f3e:	429a      	cmp	r2, r3
 8003f40:	d118      	bne.n	8003f74 <hci_send_req+0x198>
        len -= 1;
 8003f42:	6a3b      	ldr	r3, [r7, #32]
 8003f44:	3b01      	subs	r3, #1
 8003f46:	623b      	str	r3, [r7, #32]
        r->rlen = MIN(len, r->rlen);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	695a      	ldr	r2, [r3, #20]
 8003f4c:	6a3b      	ldr	r3, [r7, #32]
 8003f4e:	429a      	cmp	r2, r3
 8003f50:	bf28      	it	cs
 8003f52:	461a      	movcs	r2, r3
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	6918      	ldr	r0, [r3, #16]
 8003f5c:	69fb      	ldr	r3, [r7, #28]
 8003f5e:	1c59      	adds	r1, r3, #1
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	695b      	ldr	r3, [r3, #20]
 8003f64:	461a      	mov	r2, r3
 8003f66:	f000 f9fb 	bl	8004360 <memcpy>
        goto done;
 8003f6a:	e03a      	b.n	8003fe2 <hci_send_req+0x206>
      }
    }
 8003f6c:	bf00      	nop
 8003f6e:	e002      	b.n	8003f76 <hci_send_req+0x19a>
          break;
 8003f70:	bf00      	nop
 8003f72:	e000      	b.n	8003f76 <hci_send_req+0x19a>
          break;
 8003f74:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 8003f76:	4824      	ldr	r0, [pc, #144]	; (8004008 <hci_send_req+0x22c>)
 8003f78:	f000 f8d0 	bl	800411c <list_is_empty>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d00d      	beq.n	8003f9e <hci_send_req+0x1c2>
 8003f82:	4820      	ldr	r0, [pc, #128]	; (8004004 <hci_send_req+0x228>)
 8003f84:	f000 f8ca 	bl	800411c <list_is_empty>
 8003f88:	4603      	mov	r3, r0
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d007      	beq.n	8003f9e <hci_send_req+0x1c2>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 8003f8e:	693b      	ldr	r3, [r7, #16]
 8003f90:	4619      	mov	r1, r3
 8003f92:	481d      	ldr	r0, [pc, #116]	; (8004008 <hci_send_req+0x22c>)
 8003f94:	f000 f906 	bl	80041a4 <list_insert_tail>
      hciReadPacket=NULL;
 8003f98:	2300      	movs	r3, #0
 8003f9a:	613b      	str	r3, [r7, #16]
 8003f9c:	e008      	b.n	8003fb0 <hci_send_req+0x1d4>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
    */
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 8003f9e:	693a      	ldr	r2, [r7, #16]
 8003fa0:	f107 0308 	add.w	r3, r7, #8
 8003fa4:	4611      	mov	r1, r2
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f000 f8fc 	bl	80041a4 <list_insert_tail>
      hciReadPacket=NULL;
 8003fac:	2300      	movs	r3, #0
 8003fae:	613b      	str	r3, [r7, #16]
  {
 8003fb0:	e740      	b.n	8003e34 <hci_send_req+0x58>
        goto failed;
 8003fb2:	bf00      	nop
 8003fb4:	e004      	b.n	8003fc0 <hci_send_req+0x1e4>
        goto failed;
 8003fb6:	bf00      	nop
 8003fb8:	e002      	b.n	8003fc0 <hci_send_req+0x1e4>
          goto failed;
 8003fba:	bf00      	nop
 8003fbc:	e000      	b.n	8003fc0 <hci_send_req+0x1e4>
          goto failed;
 8003fbe:	bf00      	nop
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 8003fc0:	693b      	ldr	r3, [r7, #16]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d004      	beq.n	8003fd0 <hci_send_req+0x1f4>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 8003fc6:	693b      	ldr	r3, [r7, #16]
 8003fc8:	4619      	mov	r1, r3
 8003fca:	480f      	ldr	r0, [pc, #60]	; (8004008 <hci_send_req+0x22c>)
 8003fcc:	f000 f8c6 	bl	800415c <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 8003fd0:	f107 0308 	add.w	r3, r7, #8
 8003fd4:	4619      	mov	r1, r3
 8003fd6:	480b      	ldr	r0, [pc, #44]	; (8004004 <hci_send_req+0x228>)
 8003fd8:	f7ff fe66 	bl	8003ca8 <move_list>

  return -1;
 8003fdc:	f04f 33ff 	mov.w	r3, #4294967295
 8003fe0:	e00b      	b.n	8003ffa <hci_send_req+0x21e>
  
done:
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 8003fe2:	693b      	ldr	r3, [r7, #16]
 8003fe4:	4619      	mov	r1, r3
 8003fe6:	4808      	ldr	r0, [pc, #32]	; (8004008 <hci_send_req+0x22c>)
 8003fe8:	f000 f8b8 	bl	800415c <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 8003fec:	f107 0308 	add.w	r3, r7, #8
 8003ff0:	4619      	mov	r1, r3
 8003ff2:	4804      	ldr	r0, [pc, #16]	; (8004004 <hci_send_req+0x228>)
 8003ff4:	f7ff fe58 	bl	8003ca8 <move_list>

  return 0;
 8003ff8:	2300      	movs	r3, #0
}
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	3738      	adds	r7, #56	; 0x38
 8003ffe:	46bd      	mov	sp, r7
 8004000:	bd80      	pop	{r7, pc}
 8004002:	bf00      	nop
 8004004:	2000053c 	.word	0x2000053c
 8004008:	20000534 	.word	0x20000534

0800400c <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b082      	sub	sp, #8
 8004010:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 8004012:	2300      	movs	r3, #0
 8004014:	607b      	str	r3, [r7, #4]
     
  /* process any pending events read */
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 8004016:	e013      	b.n	8004040 <hci_user_evt_proc+0x34>
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 8004018:	1d3b      	adds	r3, r7, #4
 800401a:	4619      	mov	r1, r3
 800401c:	480d      	ldr	r0, [pc, #52]	; (8004054 <hci_user_evt_proc+0x48>)
 800401e:	f000 f904 	bl	800422a <list_remove_head>

    if (hciContext.UserEvtRx != NULL)
 8004022:	4b0d      	ldr	r3, [pc, #52]	; (8004058 <hci_user_evt_proc+0x4c>)
 8004024:	69db      	ldr	r3, [r3, #28]
 8004026:	2b00      	cmp	r3, #0
 8004028:	d005      	beq.n	8004036 <hci_user_evt_proc+0x2a>
    {
      hciContext.UserEvtRx(hciReadPacket->dataBuff);
 800402a:	4b0b      	ldr	r3, [pc, #44]	; (8004058 <hci_user_evt_proc+0x4c>)
 800402c:	69db      	ldr	r3, [r3, #28]
 800402e:	687a      	ldr	r2, [r7, #4]
 8004030:	3208      	adds	r2, #8
 8004032:	4610      	mov	r0, r2
 8004034:	4798      	blx	r3
    }

    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	4619      	mov	r1, r3
 800403a:	4808      	ldr	r0, [pc, #32]	; (800405c <hci_user_evt_proc+0x50>)
 800403c:	f000 f8b2 	bl	80041a4 <list_insert_tail>
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 8004040:	4804      	ldr	r0, [pc, #16]	; (8004054 <hci_user_evt_proc+0x48>)
 8004042:	f000 f86b 	bl	800411c <list_is_empty>
 8004046:	4603      	mov	r3, r0
 8004048:	2b00      	cmp	r3, #0
 800404a:	d0e5      	beq.n	8004018 <hci_user_evt_proc+0xc>
  }
}
 800404c:	bf00      	nop
 800404e:	3708      	adds	r7, #8
 8004050:	46bd      	mov	sp, r7
 8004052:	bd80      	pop	{r7, pc}
 8004054:	2000053c 	.word	0x2000053c
 8004058:	20000460 	.word	0x20000460
 800405c:	20000534 	.word	0x20000534

08004060 <hci_notify_asynch_evt>:

int32_t hci_notify_asynch_evt(void* pdata)
{
 8004060:	b580      	push	{r7, lr}
 8004062:	b086      	sub	sp, #24
 8004064:	af00      	add	r7, sp, #0
 8004066:	6078      	str	r0, [r7, #4]
  tHciDataPacket * hciReadPacket = NULL;
 8004068:	2300      	movs	r3, #0
 800406a:	60fb      	str	r3, [r7, #12]
  uint8_t data_len;
  
  int32_t ret = 0;
 800406c:	2300      	movs	r3, #0
 800406e:	617b      	str	r3, [r7, #20]
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 8004070:	481f      	ldr	r0, [pc, #124]	; (80040f0 <hci_notify_asynch_evt+0x90>)
 8004072:	f000 f853 	bl	800411c <list_is_empty>
 8004076:	4603      	mov	r3, r0
 8004078:	2b00      	cmp	r3, #0
 800407a:	d132      	bne.n	80040e2 <hci_notify_asynch_evt+0x82>
  {
    /* Queuing a packet to read */
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 800407c:	f107 030c 	add.w	r3, r7, #12
 8004080:	4619      	mov	r1, r3
 8004082:	481b      	ldr	r0, [pc, #108]	; (80040f0 <hci_notify_asynch_evt+0x90>)
 8004084:	f000 f8d1 	bl	800422a <list_remove_head>
    
    if (hciContext.io.Receive)
 8004088:	4b1a      	ldr	r3, [pc, #104]	; (80040f4 <hci_notify_asynch_evt+0x94>)
 800408a:	68db      	ldr	r3, [r3, #12]
 800408c:	2b00      	cmp	r3, #0
 800408e:	d02a      	beq.n	80040e6 <hci_notify_asynch_evt+0x86>
    {
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 8004090:	4b18      	ldr	r3, [pc, #96]	; (80040f4 <hci_notify_asynch_evt+0x94>)
 8004092:	68db      	ldr	r3, [r3, #12]
 8004094:	68fa      	ldr	r2, [r7, #12]
 8004096:	3208      	adds	r2, #8
 8004098:	2180      	movs	r1, #128	; 0x80
 800409a:	4610      	mov	r0, r2
 800409c:	4798      	blx	r3
 800409e:	4603      	mov	r3, r0
 80040a0:	74fb      	strb	r3, [r7, #19]
      if (data_len > 0)
 80040a2:	7cfb      	ldrb	r3, [r7, #19]
 80040a4:	2b00      	cmp	r3, #0
 80040a6:	d016      	beq.n	80040d6 <hci_notify_asynch_evt+0x76>
      {                    
        hciReadPacket->data_len = data_len;
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	7cfa      	ldrb	r2, [r7, #19]
 80040ac:	f883 2088 	strb.w	r2, [r3, #136]	; 0x88
        if (verify_packet(hciReadPacket) == 0)
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	4618      	mov	r0, r3
 80040b4:	f7ff fd98 	bl	8003be8 <verify_packet>
 80040b8:	4603      	mov	r3, r0
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d105      	bne.n	80040ca <hci_notify_asynch_evt+0x6a>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 80040be:	68fb      	ldr	r3, [r7, #12]
 80040c0:	4619      	mov	r1, r3
 80040c2:	480d      	ldr	r0, [pc, #52]	; (80040f8 <hci_notify_asynch_evt+0x98>)
 80040c4:	f000 f86e 	bl	80041a4 <list_insert_tail>
 80040c8:	e00d      	b.n	80040e6 <hci_notify_asynch_evt+0x86>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	4619      	mov	r1, r3
 80040ce:	4808      	ldr	r0, [pc, #32]	; (80040f0 <hci_notify_asynch_evt+0x90>)
 80040d0:	f000 f844 	bl	800415c <list_insert_head>
 80040d4:	e007      	b.n	80040e6 <hci_notify_asynch_evt+0x86>
      }
      else 
      {
        /* Insert the packet back into the pool*/
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	4619      	mov	r1, r3
 80040da:	4805      	ldr	r0, [pc, #20]	; (80040f0 <hci_notify_asynch_evt+0x90>)
 80040dc:	f000 f83e 	bl	800415c <list_insert_head>
 80040e0:	e001      	b.n	80040e6 <hci_notify_asynch_evt+0x86>
      }
    }
  }
  else 
  {
    ret = 1;
 80040e2:	2301      	movs	r3, #1
 80040e4:	617b      	str	r3, [r7, #20]
  }
  return ret;
 80040e6:	697b      	ldr	r3, [r7, #20]

}
 80040e8:	4618      	mov	r0, r3
 80040ea:	3718      	adds	r7, #24
 80040ec:	46bd      	mov	sp, r7
 80040ee:	bd80      	pop	{r7, pc}
 80040f0:	20000534 	.word	0x20000534
 80040f4:	20000460 	.word	0x20000460
 80040f8:	2000053c 	.word	0x2000053c

080040fc <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 80040fc:	b480      	push	{r7}
 80040fe:	b083      	sub	sp, #12
 8004100:	af00      	add	r7, sp, #0
 8004102:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	687a      	ldr	r2, [r7, #4]
 8004108:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	687a      	ldr	r2, [r7, #4]
 800410e:	605a      	str	r2, [r3, #4]
}
 8004110:	bf00      	nop
 8004112:	370c      	adds	r7, #12
 8004114:	46bd      	mov	sp, r7
 8004116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411a:	4770      	bx	lr

0800411c <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 800411c:	b480      	push	{r7}
 800411e:	b087      	sub	sp, #28
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004124:	f3ef 8310 	mrs	r3, PRIMASK
 8004128:	60fb      	str	r3, [r7, #12]
  return(result);
 800412a:	68fb      	ldr	r3, [r7, #12]
  uint8_t return_value;
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800412c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 800412e:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	687a      	ldr	r2, [r7, #4]
 8004136:	429a      	cmp	r2, r3
 8004138:	d102      	bne.n	8004140 <list_is_empty+0x24>
  {
    return_value = 1;
 800413a:	2301      	movs	r3, #1
 800413c:	75fb      	strb	r3, [r7, #23]
 800413e:	e001      	b.n	8004144 <list_is_empty+0x28>
  }
  else
  {
    return_value = 0;
 8004140:	2300      	movs	r3, #0
 8004142:	75fb      	strb	r3, [r7, #23]
 8004144:	693b      	ldr	r3, [r7, #16]
 8004146:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004148:	68bb      	ldr	r3, [r7, #8]
 800414a:	f383 8810 	msr	PRIMASK, r3
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
 800414e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004150:	4618      	mov	r0, r3
 8004152:	371c      	adds	r7, #28
 8004154:	46bd      	mov	sp, r7
 8004156:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415a:	4770      	bx	lr

0800415c <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 800415c:	b480      	push	{r7}
 800415e:	b087      	sub	sp, #28
 8004160:	af00      	add	r7, sp, #0
 8004162:	6078      	str	r0, [r7, #4]
 8004164:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004166:	f3ef 8310 	mrs	r3, PRIMASK
 800416a:	60fb      	str	r3, [r7, #12]
  return(result);
 800416c:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800416e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8004170:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681a      	ldr	r2, [r3, #0]
 8004176:	683b      	ldr	r3, [r7, #0]
 8004178:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 800417a:	683b      	ldr	r3, [r7, #0]
 800417c:	687a      	ldr	r2, [r7, #4]
 800417e:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	683a      	ldr	r2, [r7, #0]
 8004184:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 8004186:	683b      	ldr	r3, [r7, #0]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	683a      	ldr	r2, [r7, #0]
 800418c:	605a      	str	r2, [r3, #4]
 800418e:	697b      	ldr	r3, [r7, #20]
 8004190:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004192:	693b      	ldr	r3, [r7, #16]
 8004194:	f383 8810 	msr	PRIMASK, r3
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8004198:	bf00      	nop
 800419a:	371c      	adds	r7, #28
 800419c:	46bd      	mov	sp, r7
 800419e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a2:	4770      	bx	lr

080041a4 <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 80041a4:	b480      	push	{r7}
 80041a6:	b087      	sub	sp, #28
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
 80041ac:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041ae:	f3ef 8310 	mrs	r3, PRIMASK
 80041b2:	60fb      	str	r3, [r7, #12]
  return(result);
 80041b4:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80041b6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80041b8:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	687a      	ldr	r2, [r7, #4]
 80041be:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	685a      	ldr	r2, [r3, #4]
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	683a      	ldr	r2, [r7, #0]
 80041cc:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 80041ce:	683b      	ldr	r3, [r7, #0]
 80041d0:	685b      	ldr	r3, [r3, #4]
 80041d2:	683a      	ldr	r2, [r7, #0]
 80041d4:	601a      	str	r2, [r3, #0]
 80041d6:	697b      	ldr	r3, [r7, #20]
 80041d8:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	f383 8810 	msr	PRIMASK, r3
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80041e0:	bf00      	nop
 80041e2:	371c      	adds	r7, #28
 80041e4:	46bd      	mov	sp, r7
 80041e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ea:	4770      	bx	lr

080041ec <list_remove_node>:

void list_remove_node (tListNode * node)
{
 80041ec:	b480      	push	{r7}
 80041ee:	b087      	sub	sp, #28
 80041f0:	af00      	add	r7, sp, #0
 80041f2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80041f4:	f3ef 8310 	mrs	r3, PRIMASK
 80041f8:	60fb      	str	r3, [r7, #12]
  return(result);
 80041fa:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80041fc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80041fe:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	687a      	ldr	r2, [r7, #4]
 8004206:	6812      	ldr	r2, [r2, #0]
 8004208:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	687a      	ldr	r2, [r7, #4]
 8004210:	6852      	ldr	r2, [r2, #4]
 8004212:	605a      	str	r2, [r3, #4]
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004218:	693b      	ldr	r3, [r7, #16]
 800421a:	f383 8810 	msr	PRIMASK, r3
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800421e:	bf00      	nop
 8004220:	371c      	adds	r7, #28
 8004222:	46bd      	mov	sp, r7
 8004224:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004228:	4770      	bx	lr

0800422a <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 800422a:	b580      	push	{r7, lr}
 800422c:	b086      	sub	sp, #24
 800422e:	af00      	add	r7, sp, #0
 8004230:	6078      	str	r0, [r7, #4]
 8004232:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004234:	f3ef 8310 	mrs	r3, PRIMASK
 8004238:	60fb      	str	r3, [r7, #12]
  return(result);
 800423a:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 800423c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800423e:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681a      	ldr	r2, [r3, #0]
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	4618      	mov	r0, r3
 800424e:	f7ff ffcd 	bl	80041ec <list_remove_node>
  (*node)->next = NULL;
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	2200      	movs	r2, #0
 8004258:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 800425a:	683b      	ldr	r3, [r7, #0]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	2200      	movs	r2, #0
 8004260:	605a      	str	r2, [r3, #4]
 8004262:	697b      	ldr	r3, [r7, #20]
 8004264:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004266:	693b      	ldr	r3, [r7, #16]
 8004268:	f383 8810 	msr	PRIMASK, r3
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 800426c:	bf00      	nop
 800426e:	3718      	adds	r7, #24
 8004270:	46bd      	mov	sp, r7
 8004272:	bd80      	pop	{r7, pc}

08004274 <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 8004274:	b580      	push	{r7, lr}
 8004276:	b086      	sub	sp, #24
 8004278:	af00      	add	r7, sp, #0
 800427a:	6078      	str	r0, [r7, #4]
 800427c:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800427e:	f3ef 8310 	mrs	r3, PRIMASK
 8004282:	60fb      	str	r3, [r7, #12]
  return(result);
 8004284:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8004286:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8004288:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	685a      	ldr	r2, [r3, #4]
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	4618      	mov	r0, r3
 8004298:	f7ff ffa8 	bl	80041ec <list_remove_node>
  (*node)->next = NULL;
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	2200      	movs	r2, #0
 80042a2:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	2200      	movs	r2, #0
 80042aa:	605a      	str	r2, [r3, #4]
 80042ac:	697b      	ldr	r3, [r7, #20]
 80042ae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042b0:	693b      	ldr	r3, [r7, #16]
 80042b2:	f383 8810 	msr	PRIMASK, r3
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 80042b6:	bf00      	nop
 80042b8:	3718      	adds	r7, #24
 80042ba:	46bd      	mov	sp, r7
 80042bc:	bd80      	pop	{r7, pc}

080042be <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 80042be:	b480      	push	{r7}
 80042c0:	b089      	sub	sp, #36	; 0x24
 80042c2:	af00      	add	r7, sp, #0
 80042c4:	6078      	str	r0, [r7, #4]
  int size = 0;
 80042c6:	2300      	movs	r3, #0
 80042c8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042ca:	f3ef 8310 	mrs	r3, PRIMASK
 80042ce:	613b      	str	r3, [r7, #16]
  return(result);
 80042d0:	693b      	ldr	r3, [r7, #16]
  tListNode * temp;

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 80042d2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80042d4:	b672      	cpsid	i
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 80042dc:	e005      	b.n	80042ea <list_get_size+0x2c>
  {
    size++;
 80042de:	69fb      	ldr	r3, [r7, #28]
 80042e0:	3301      	adds	r3, #1
 80042e2:	61fb      	str	r3, [r7, #28]
    temp = temp->next;		
 80042e4:	69bb      	ldr	r3, [r7, #24]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 80042ea:	69ba      	ldr	r2, [r7, #24]
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	429a      	cmp	r2, r3
 80042f0:	d1f5      	bne.n	80042de <list_get_size+0x20>
 80042f2:	697b      	ldr	r3, [r7, #20]
 80042f4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	f383 8810 	msr	PRIMASK, r3
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
 80042fc:	69fb      	ldr	r3, [r7, #28]
}
 80042fe:	4618      	mov	r0, r3
 8004300:	3724      	adds	r7, #36	; 0x24
 8004302:	46bd      	mov	sp, r7
 8004304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004308:	4770      	bx	lr
	...

0800430c <__errno>:
 800430c:	4b01      	ldr	r3, [pc, #4]	; (8004314 <__errno+0x8>)
 800430e:	6818      	ldr	r0, [r3, #0]
 8004310:	4770      	bx	lr
 8004312:	bf00      	nop
 8004314:	20000010 	.word	0x20000010

08004318 <__libc_init_array>:
 8004318:	b570      	push	{r4, r5, r6, lr}
 800431a:	4e0d      	ldr	r6, [pc, #52]	; (8004350 <__libc_init_array+0x38>)
 800431c:	4c0d      	ldr	r4, [pc, #52]	; (8004354 <__libc_init_array+0x3c>)
 800431e:	1ba4      	subs	r4, r4, r6
 8004320:	10a4      	asrs	r4, r4, #2
 8004322:	2500      	movs	r5, #0
 8004324:	42a5      	cmp	r5, r4
 8004326:	d109      	bne.n	800433c <__libc_init_array+0x24>
 8004328:	4e0b      	ldr	r6, [pc, #44]	; (8004358 <__libc_init_array+0x40>)
 800432a:	4c0c      	ldr	r4, [pc, #48]	; (800435c <__libc_init_array+0x44>)
 800432c:	f000 ff74 	bl	8005218 <_init>
 8004330:	1ba4      	subs	r4, r4, r6
 8004332:	10a4      	asrs	r4, r4, #2
 8004334:	2500      	movs	r5, #0
 8004336:	42a5      	cmp	r5, r4
 8004338:	d105      	bne.n	8004346 <__libc_init_array+0x2e>
 800433a:	bd70      	pop	{r4, r5, r6, pc}
 800433c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8004340:	4798      	blx	r3
 8004342:	3501      	adds	r5, #1
 8004344:	e7ee      	b.n	8004324 <__libc_init_array+0xc>
 8004346:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800434a:	4798      	blx	r3
 800434c:	3501      	adds	r5, #1
 800434e:	e7f2      	b.n	8004336 <__libc_init_array+0x1e>
 8004350:	08005374 	.word	0x08005374
 8004354:	08005374 	.word	0x08005374
 8004358:	08005374 	.word	0x08005374
 800435c:	08005378 	.word	0x08005378

08004360 <memcpy>:
 8004360:	b510      	push	{r4, lr}
 8004362:	1e43      	subs	r3, r0, #1
 8004364:	440a      	add	r2, r1
 8004366:	4291      	cmp	r1, r2
 8004368:	d100      	bne.n	800436c <memcpy+0xc>
 800436a:	bd10      	pop	{r4, pc}
 800436c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004370:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004374:	e7f7      	b.n	8004366 <memcpy+0x6>

08004376 <memset>:
 8004376:	4402      	add	r2, r0
 8004378:	4603      	mov	r3, r0
 800437a:	4293      	cmp	r3, r2
 800437c:	d100      	bne.n	8004380 <memset+0xa>
 800437e:	4770      	bx	lr
 8004380:	f803 1b01 	strb.w	r1, [r3], #1
 8004384:	e7f9      	b.n	800437a <memset+0x4>
	...

08004388 <iprintf>:
 8004388:	b40f      	push	{r0, r1, r2, r3}
 800438a:	4b0a      	ldr	r3, [pc, #40]	; (80043b4 <iprintf+0x2c>)
 800438c:	b513      	push	{r0, r1, r4, lr}
 800438e:	681c      	ldr	r4, [r3, #0]
 8004390:	b124      	cbz	r4, 800439c <iprintf+0x14>
 8004392:	69a3      	ldr	r3, [r4, #24]
 8004394:	b913      	cbnz	r3, 800439c <iprintf+0x14>
 8004396:	4620      	mov	r0, r4
 8004398:	f000 fa22 	bl	80047e0 <__sinit>
 800439c:	ab05      	add	r3, sp, #20
 800439e:	9a04      	ldr	r2, [sp, #16]
 80043a0:	68a1      	ldr	r1, [r4, #8]
 80043a2:	9301      	str	r3, [sp, #4]
 80043a4:	4620      	mov	r0, r4
 80043a6:	f000 fbdb 	bl	8004b60 <_vfiprintf_r>
 80043aa:	b002      	add	sp, #8
 80043ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80043b0:	b004      	add	sp, #16
 80043b2:	4770      	bx	lr
 80043b4:	20000010 	.word	0x20000010

080043b8 <_puts_r>:
 80043b8:	b570      	push	{r4, r5, r6, lr}
 80043ba:	460e      	mov	r6, r1
 80043bc:	4605      	mov	r5, r0
 80043be:	b118      	cbz	r0, 80043c8 <_puts_r+0x10>
 80043c0:	6983      	ldr	r3, [r0, #24]
 80043c2:	b90b      	cbnz	r3, 80043c8 <_puts_r+0x10>
 80043c4:	f000 fa0c 	bl	80047e0 <__sinit>
 80043c8:	69ab      	ldr	r3, [r5, #24]
 80043ca:	68ac      	ldr	r4, [r5, #8]
 80043cc:	b913      	cbnz	r3, 80043d4 <_puts_r+0x1c>
 80043ce:	4628      	mov	r0, r5
 80043d0:	f000 fa06 	bl	80047e0 <__sinit>
 80043d4:	4b23      	ldr	r3, [pc, #140]	; (8004464 <_puts_r+0xac>)
 80043d6:	429c      	cmp	r4, r3
 80043d8:	d117      	bne.n	800440a <_puts_r+0x52>
 80043da:	686c      	ldr	r4, [r5, #4]
 80043dc:	89a3      	ldrh	r3, [r4, #12]
 80043de:	071b      	lsls	r3, r3, #28
 80043e0:	d51d      	bpl.n	800441e <_puts_r+0x66>
 80043e2:	6923      	ldr	r3, [r4, #16]
 80043e4:	b1db      	cbz	r3, 800441e <_puts_r+0x66>
 80043e6:	3e01      	subs	r6, #1
 80043e8:	68a3      	ldr	r3, [r4, #8]
 80043ea:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80043ee:	3b01      	subs	r3, #1
 80043f0:	60a3      	str	r3, [r4, #8]
 80043f2:	b9e9      	cbnz	r1, 8004430 <_puts_r+0x78>
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	da2e      	bge.n	8004456 <_puts_r+0x9e>
 80043f8:	4622      	mov	r2, r4
 80043fa:	210a      	movs	r1, #10
 80043fc:	4628      	mov	r0, r5
 80043fe:	f000 f83f 	bl	8004480 <__swbuf_r>
 8004402:	3001      	adds	r0, #1
 8004404:	d011      	beq.n	800442a <_puts_r+0x72>
 8004406:	200a      	movs	r0, #10
 8004408:	e011      	b.n	800442e <_puts_r+0x76>
 800440a:	4b17      	ldr	r3, [pc, #92]	; (8004468 <_puts_r+0xb0>)
 800440c:	429c      	cmp	r4, r3
 800440e:	d101      	bne.n	8004414 <_puts_r+0x5c>
 8004410:	68ac      	ldr	r4, [r5, #8]
 8004412:	e7e3      	b.n	80043dc <_puts_r+0x24>
 8004414:	4b15      	ldr	r3, [pc, #84]	; (800446c <_puts_r+0xb4>)
 8004416:	429c      	cmp	r4, r3
 8004418:	bf08      	it	eq
 800441a:	68ec      	ldreq	r4, [r5, #12]
 800441c:	e7de      	b.n	80043dc <_puts_r+0x24>
 800441e:	4621      	mov	r1, r4
 8004420:	4628      	mov	r0, r5
 8004422:	f000 f87f 	bl	8004524 <__swsetup_r>
 8004426:	2800      	cmp	r0, #0
 8004428:	d0dd      	beq.n	80043e6 <_puts_r+0x2e>
 800442a:	f04f 30ff 	mov.w	r0, #4294967295
 800442e:	bd70      	pop	{r4, r5, r6, pc}
 8004430:	2b00      	cmp	r3, #0
 8004432:	da04      	bge.n	800443e <_puts_r+0x86>
 8004434:	69a2      	ldr	r2, [r4, #24]
 8004436:	429a      	cmp	r2, r3
 8004438:	dc06      	bgt.n	8004448 <_puts_r+0x90>
 800443a:	290a      	cmp	r1, #10
 800443c:	d004      	beq.n	8004448 <_puts_r+0x90>
 800443e:	6823      	ldr	r3, [r4, #0]
 8004440:	1c5a      	adds	r2, r3, #1
 8004442:	6022      	str	r2, [r4, #0]
 8004444:	7019      	strb	r1, [r3, #0]
 8004446:	e7cf      	b.n	80043e8 <_puts_r+0x30>
 8004448:	4622      	mov	r2, r4
 800444a:	4628      	mov	r0, r5
 800444c:	f000 f818 	bl	8004480 <__swbuf_r>
 8004450:	3001      	adds	r0, #1
 8004452:	d1c9      	bne.n	80043e8 <_puts_r+0x30>
 8004454:	e7e9      	b.n	800442a <_puts_r+0x72>
 8004456:	6823      	ldr	r3, [r4, #0]
 8004458:	200a      	movs	r0, #10
 800445a:	1c5a      	adds	r2, r3, #1
 800445c:	6022      	str	r2, [r4, #0]
 800445e:	7018      	strb	r0, [r3, #0]
 8004460:	e7e5      	b.n	800442e <_puts_r+0x76>
 8004462:	bf00      	nop
 8004464:	080052f8 	.word	0x080052f8
 8004468:	08005318 	.word	0x08005318
 800446c:	080052d8 	.word	0x080052d8

08004470 <puts>:
 8004470:	4b02      	ldr	r3, [pc, #8]	; (800447c <puts+0xc>)
 8004472:	4601      	mov	r1, r0
 8004474:	6818      	ldr	r0, [r3, #0]
 8004476:	f7ff bf9f 	b.w	80043b8 <_puts_r>
 800447a:	bf00      	nop
 800447c:	20000010 	.word	0x20000010

08004480 <__swbuf_r>:
 8004480:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004482:	460e      	mov	r6, r1
 8004484:	4614      	mov	r4, r2
 8004486:	4605      	mov	r5, r0
 8004488:	b118      	cbz	r0, 8004492 <__swbuf_r+0x12>
 800448a:	6983      	ldr	r3, [r0, #24]
 800448c:	b90b      	cbnz	r3, 8004492 <__swbuf_r+0x12>
 800448e:	f000 f9a7 	bl	80047e0 <__sinit>
 8004492:	4b21      	ldr	r3, [pc, #132]	; (8004518 <__swbuf_r+0x98>)
 8004494:	429c      	cmp	r4, r3
 8004496:	d12a      	bne.n	80044ee <__swbuf_r+0x6e>
 8004498:	686c      	ldr	r4, [r5, #4]
 800449a:	69a3      	ldr	r3, [r4, #24]
 800449c:	60a3      	str	r3, [r4, #8]
 800449e:	89a3      	ldrh	r3, [r4, #12]
 80044a0:	071a      	lsls	r2, r3, #28
 80044a2:	d52e      	bpl.n	8004502 <__swbuf_r+0x82>
 80044a4:	6923      	ldr	r3, [r4, #16]
 80044a6:	b363      	cbz	r3, 8004502 <__swbuf_r+0x82>
 80044a8:	6923      	ldr	r3, [r4, #16]
 80044aa:	6820      	ldr	r0, [r4, #0]
 80044ac:	1ac0      	subs	r0, r0, r3
 80044ae:	6963      	ldr	r3, [r4, #20]
 80044b0:	b2f6      	uxtb	r6, r6
 80044b2:	4283      	cmp	r3, r0
 80044b4:	4637      	mov	r7, r6
 80044b6:	dc04      	bgt.n	80044c2 <__swbuf_r+0x42>
 80044b8:	4621      	mov	r1, r4
 80044ba:	4628      	mov	r0, r5
 80044bc:	f000 f926 	bl	800470c <_fflush_r>
 80044c0:	bb28      	cbnz	r0, 800450e <__swbuf_r+0x8e>
 80044c2:	68a3      	ldr	r3, [r4, #8]
 80044c4:	3b01      	subs	r3, #1
 80044c6:	60a3      	str	r3, [r4, #8]
 80044c8:	6823      	ldr	r3, [r4, #0]
 80044ca:	1c5a      	adds	r2, r3, #1
 80044cc:	6022      	str	r2, [r4, #0]
 80044ce:	701e      	strb	r6, [r3, #0]
 80044d0:	6963      	ldr	r3, [r4, #20]
 80044d2:	3001      	adds	r0, #1
 80044d4:	4283      	cmp	r3, r0
 80044d6:	d004      	beq.n	80044e2 <__swbuf_r+0x62>
 80044d8:	89a3      	ldrh	r3, [r4, #12]
 80044da:	07db      	lsls	r3, r3, #31
 80044dc:	d519      	bpl.n	8004512 <__swbuf_r+0x92>
 80044de:	2e0a      	cmp	r6, #10
 80044e0:	d117      	bne.n	8004512 <__swbuf_r+0x92>
 80044e2:	4621      	mov	r1, r4
 80044e4:	4628      	mov	r0, r5
 80044e6:	f000 f911 	bl	800470c <_fflush_r>
 80044ea:	b190      	cbz	r0, 8004512 <__swbuf_r+0x92>
 80044ec:	e00f      	b.n	800450e <__swbuf_r+0x8e>
 80044ee:	4b0b      	ldr	r3, [pc, #44]	; (800451c <__swbuf_r+0x9c>)
 80044f0:	429c      	cmp	r4, r3
 80044f2:	d101      	bne.n	80044f8 <__swbuf_r+0x78>
 80044f4:	68ac      	ldr	r4, [r5, #8]
 80044f6:	e7d0      	b.n	800449a <__swbuf_r+0x1a>
 80044f8:	4b09      	ldr	r3, [pc, #36]	; (8004520 <__swbuf_r+0xa0>)
 80044fa:	429c      	cmp	r4, r3
 80044fc:	bf08      	it	eq
 80044fe:	68ec      	ldreq	r4, [r5, #12]
 8004500:	e7cb      	b.n	800449a <__swbuf_r+0x1a>
 8004502:	4621      	mov	r1, r4
 8004504:	4628      	mov	r0, r5
 8004506:	f000 f80d 	bl	8004524 <__swsetup_r>
 800450a:	2800      	cmp	r0, #0
 800450c:	d0cc      	beq.n	80044a8 <__swbuf_r+0x28>
 800450e:	f04f 37ff 	mov.w	r7, #4294967295
 8004512:	4638      	mov	r0, r7
 8004514:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004516:	bf00      	nop
 8004518:	080052f8 	.word	0x080052f8
 800451c:	08005318 	.word	0x08005318
 8004520:	080052d8 	.word	0x080052d8

08004524 <__swsetup_r>:
 8004524:	4b32      	ldr	r3, [pc, #200]	; (80045f0 <__swsetup_r+0xcc>)
 8004526:	b570      	push	{r4, r5, r6, lr}
 8004528:	681d      	ldr	r5, [r3, #0]
 800452a:	4606      	mov	r6, r0
 800452c:	460c      	mov	r4, r1
 800452e:	b125      	cbz	r5, 800453a <__swsetup_r+0x16>
 8004530:	69ab      	ldr	r3, [r5, #24]
 8004532:	b913      	cbnz	r3, 800453a <__swsetup_r+0x16>
 8004534:	4628      	mov	r0, r5
 8004536:	f000 f953 	bl	80047e0 <__sinit>
 800453a:	4b2e      	ldr	r3, [pc, #184]	; (80045f4 <__swsetup_r+0xd0>)
 800453c:	429c      	cmp	r4, r3
 800453e:	d10f      	bne.n	8004560 <__swsetup_r+0x3c>
 8004540:	686c      	ldr	r4, [r5, #4]
 8004542:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004546:	b29a      	uxth	r2, r3
 8004548:	0715      	lsls	r5, r2, #28
 800454a:	d42c      	bmi.n	80045a6 <__swsetup_r+0x82>
 800454c:	06d0      	lsls	r0, r2, #27
 800454e:	d411      	bmi.n	8004574 <__swsetup_r+0x50>
 8004550:	2209      	movs	r2, #9
 8004552:	6032      	str	r2, [r6, #0]
 8004554:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004558:	81a3      	strh	r3, [r4, #12]
 800455a:	f04f 30ff 	mov.w	r0, #4294967295
 800455e:	e03e      	b.n	80045de <__swsetup_r+0xba>
 8004560:	4b25      	ldr	r3, [pc, #148]	; (80045f8 <__swsetup_r+0xd4>)
 8004562:	429c      	cmp	r4, r3
 8004564:	d101      	bne.n	800456a <__swsetup_r+0x46>
 8004566:	68ac      	ldr	r4, [r5, #8]
 8004568:	e7eb      	b.n	8004542 <__swsetup_r+0x1e>
 800456a:	4b24      	ldr	r3, [pc, #144]	; (80045fc <__swsetup_r+0xd8>)
 800456c:	429c      	cmp	r4, r3
 800456e:	bf08      	it	eq
 8004570:	68ec      	ldreq	r4, [r5, #12]
 8004572:	e7e6      	b.n	8004542 <__swsetup_r+0x1e>
 8004574:	0751      	lsls	r1, r2, #29
 8004576:	d512      	bpl.n	800459e <__swsetup_r+0x7a>
 8004578:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800457a:	b141      	cbz	r1, 800458e <__swsetup_r+0x6a>
 800457c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004580:	4299      	cmp	r1, r3
 8004582:	d002      	beq.n	800458a <__swsetup_r+0x66>
 8004584:	4630      	mov	r0, r6
 8004586:	f000 fa19 	bl	80049bc <_free_r>
 800458a:	2300      	movs	r3, #0
 800458c:	6363      	str	r3, [r4, #52]	; 0x34
 800458e:	89a3      	ldrh	r3, [r4, #12]
 8004590:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8004594:	81a3      	strh	r3, [r4, #12]
 8004596:	2300      	movs	r3, #0
 8004598:	6063      	str	r3, [r4, #4]
 800459a:	6923      	ldr	r3, [r4, #16]
 800459c:	6023      	str	r3, [r4, #0]
 800459e:	89a3      	ldrh	r3, [r4, #12]
 80045a0:	f043 0308 	orr.w	r3, r3, #8
 80045a4:	81a3      	strh	r3, [r4, #12]
 80045a6:	6923      	ldr	r3, [r4, #16]
 80045a8:	b94b      	cbnz	r3, 80045be <__swsetup_r+0x9a>
 80045aa:	89a3      	ldrh	r3, [r4, #12]
 80045ac:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80045b0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80045b4:	d003      	beq.n	80045be <__swsetup_r+0x9a>
 80045b6:	4621      	mov	r1, r4
 80045b8:	4630      	mov	r0, r6
 80045ba:	f000 f9bf 	bl	800493c <__smakebuf_r>
 80045be:	89a2      	ldrh	r2, [r4, #12]
 80045c0:	f012 0301 	ands.w	r3, r2, #1
 80045c4:	d00c      	beq.n	80045e0 <__swsetup_r+0xbc>
 80045c6:	2300      	movs	r3, #0
 80045c8:	60a3      	str	r3, [r4, #8]
 80045ca:	6963      	ldr	r3, [r4, #20]
 80045cc:	425b      	negs	r3, r3
 80045ce:	61a3      	str	r3, [r4, #24]
 80045d0:	6923      	ldr	r3, [r4, #16]
 80045d2:	b953      	cbnz	r3, 80045ea <__swsetup_r+0xc6>
 80045d4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80045d8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80045dc:	d1ba      	bne.n	8004554 <__swsetup_r+0x30>
 80045de:	bd70      	pop	{r4, r5, r6, pc}
 80045e0:	0792      	lsls	r2, r2, #30
 80045e2:	bf58      	it	pl
 80045e4:	6963      	ldrpl	r3, [r4, #20]
 80045e6:	60a3      	str	r3, [r4, #8]
 80045e8:	e7f2      	b.n	80045d0 <__swsetup_r+0xac>
 80045ea:	2000      	movs	r0, #0
 80045ec:	e7f7      	b.n	80045de <__swsetup_r+0xba>
 80045ee:	bf00      	nop
 80045f0:	20000010 	.word	0x20000010
 80045f4:	080052f8 	.word	0x080052f8
 80045f8:	08005318 	.word	0x08005318
 80045fc:	080052d8 	.word	0x080052d8

08004600 <__sflush_r>:
 8004600:	898a      	ldrh	r2, [r1, #12]
 8004602:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004606:	4605      	mov	r5, r0
 8004608:	0710      	lsls	r0, r2, #28
 800460a:	460c      	mov	r4, r1
 800460c:	d458      	bmi.n	80046c0 <__sflush_r+0xc0>
 800460e:	684b      	ldr	r3, [r1, #4]
 8004610:	2b00      	cmp	r3, #0
 8004612:	dc05      	bgt.n	8004620 <__sflush_r+0x20>
 8004614:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8004616:	2b00      	cmp	r3, #0
 8004618:	dc02      	bgt.n	8004620 <__sflush_r+0x20>
 800461a:	2000      	movs	r0, #0
 800461c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004620:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8004622:	2e00      	cmp	r6, #0
 8004624:	d0f9      	beq.n	800461a <__sflush_r+0x1a>
 8004626:	2300      	movs	r3, #0
 8004628:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800462c:	682f      	ldr	r7, [r5, #0]
 800462e:	6a21      	ldr	r1, [r4, #32]
 8004630:	602b      	str	r3, [r5, #0]
 8004632:	d032      	beq.n	800469a <__sflush_r+0x9a>
 8004634:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8004636:	89a3      	ldrh	r3, [r4, #12]
 8004638:	075a      	lsls	r2, r3, #29
 800463a:	d505      	bpl.n	8004648 <__sflush_r+0x48>
 800463c:	6863      	ldr	r3, [r4, #4]
 800463e:	1ac0      	subs	r0, r0, r3
 8004640:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8004642:	b10b      	cbz	r3, 8004648 <__sflush_r+0x48>
 8004644:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8004646:	1ac0      	subs	r0, r0, r3
 8004648:	2300      	movs	r3, #0
 800464a:	4602      	mov	r2, r0
 800464c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800464e:	6a21      	ldr	r1, [r4, #32]
 8004650:	4628      	mov	r0, r5
 8004652:	47b0      	blx	r6
 8004654:	1c43      	adds	r3, r0, #1
 8004656:	89a3      	ldrh	r3, [r4, #12]
 8004658:	d106      	bne.n	8004668 <__sflush_r+0x68>
 800465a:	6829      	ldr	r1, [r5, #0]
 800465c:	291d      	cmp	r1, #29
 800465e:	d848      	bhi.n	80046f2 <__sflush_r+0xf2>
 8004660:	4a29      	ldr	r2, [pc, #164]	; (8004708 <__sflush_r+0x108>)
 8004662:	40ca      	lsrs	r2, r1
 8004664:	07d6      	lsls	r6, r2, #31
 8004666:	d544      	bpl.n	80046f2 <__sflush_r+0xf2>
 8004668:	2200      	movs	r2, #0
 800466a:	6062      	str	r2, [r4, #4]
 800466c:	04d9      	lsls	r1, r3, #19
 800466e:	6922      	ldr	r2, [r4, #16]
 8004670:	6022      	str	r2, [r4, #0]
 8004672:	d504      	bpl.n	800467e <__sflush_r+0x7e>
 8004674:	1c42      	adds	r2, r0, #1
 8004676:	d101      	bne.n	800467c <__sflush_r+0x7c>
 8004678:	682b      	ldr	r3, [r5, #0]
 800467a:	b903      	cbnz	r3, 800467e <__sflush_r+0x7e>
 800467c:	6560      	str	r0, [r4, #84]	; 0x54
 800467e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004680:	602f      	str	r7, [r5, #0]
 8004682:	2900      	cmp	r1, #0
 8004684:	d0c9      	beq.n	800461a <__sflush_r+0x1a>
 8004686:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800468a:	4299      	cmp	r1, r3
 800468c:	d002      	beq.n	8004694 <__sflush_r+0x94>
 800468e:	4628      	mov	r0, r5
 8004690:	f000 f994 	bl	80049bc <_free_r>
 8004694:	2000      	movs	r0, #0
 8004696:	6360      	str	r0, [r4, #52]	; 0x34
 8004698:	e7c0      	b.n	800461c <__sflush_r+0x1c>
 800469a:	2301      	movs	r3, #1
 800469c:	4628      	mov	r0, r5
 800469e:	47b0      	blx	r6
 80046a0:	1c41      	adds	r1, r0, #1
 80046a2:	d1c8      	bne.n	8004636 <__sflush_r+0x36>
 80046a4:	682b      	ldr	r3, [r5, #0]
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d0c5      	beq.n	8004636 <__sflush_r+0x36>
 80046aa:	2b1d      	cmp	r3, #29
 80046ac:	d001      	beq.n	80046b2 <__sflush_r+0xb2>
 80046ae:	2b16      	cmp	r3, #22
 80046b0:	d101      	bne.n	80046b6 <__sflush_r+0xb6>
 80046b2:	602f      	str	r7, [r5, #0]
 80046b4:	e7b1      	b.n	800461a <__sflush_r+0x1a>
 80046b6:	89a3      	ldrh	r3, [r4, #12]
 80046b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80046bc:	81a3      	strh	r3, [r4, #12]
 80046be:	e7ad      	b.n	800461c <__sflush_r+0x1c>
 80046c0:	690f      	ldr	r7, [r1, #16]
 80046c2:	2f00      	cmp	r7, #0
 80046c4:	d0a9      	beq.n	800461a <__sflush_r+0x1a>
 80046c6:	0793      	lsls	r3, r2, #30
 80046c8:	680e      	ldr	r6, [r1, #0]
 80046ca:	bf08      	it	eq
 80046cc:	694b      	ldreq	r3, [r1, #20]
 80046ce:	600f      	str	r7, [r1, #0]
 80046d0:	bf18      	it	ne
 80046d2:	2300      	movne	r3, #0
 80046d4:	eba6 0807 	sub.w	r8, r6, r7
 80046d8:	608b      	str	r3, [r1, #8]
 80046da:	f1b8 0f00 	cmp.w	r8, #0
 80046de:	dd9c      	ble.n	800461a <__sflush_r+0x1a>
 80046e0:	4643      	mov	r3, r8
 80046e2:	463a      	mov	r2, r7
 80046e4:	6a21      	ldr	r1, [r4, #32]
 80046e6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80046e8:	4628      	mov	r0, r5
 80046ea:	47b0      	blx	r6
 80046ec:	2800      	cmp	r0, #0
 80046ee:	dc06      	bgt.n	80046fe <__sflush_r+0xfe>
 80046f0:	89a3      	ldrh	r3, [r4, #12]
 80046f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80046f6:	81a3      	strh	r3, [r4, #12]
 80046f8:	f04f 30ff 	mov.w	r0, #4294967295
 80046fc:	e78e      	b.n	800461c <__sflush_r+0x1c>
 80046fe:	4407      	add	r7, r0
 8004700:	eba8 0800 	sub.w	r8, r8, r0
 8004704:	e7e9      	b.n	80046da <__sflush_r+0xda>
 8004706:	bf00      	nop
 8004708:	20400001 	.word	0x20400001

0800470c <_fflush_r>:
 800470c:	b538      	push	{r3, r4, r5, lr}
 800470e:	690b      	ldr	r3, [r1, #16]
 8004710:	4605      	mov	r5, r0
 8004712:	460c      	mov	r4, r1
 8004714:	b1db      	cbz	r3, 800474e <_fflush_r+0x42>
 8004716:	b118      	cbz	r0, 8004720 <_fflush_r+0x14>
 8004718:	6983      	ldr	r3, [r0, #24]
 800471a:	b90b      	cbnz	r3, 8004720 <_fflush_r+0x14>
 800471c:	f000 f860 	bl	80047e0 <__sinit>
 8004720:	4b0c      	ldr	r3, [pc, #48]	; (8004754 <_fflush_r+0x48>)
 8004722:	429c      	cmp	r4, r3
 8004724:	d109      	bne.n	800473a <_fflush_r+0x2e>
 8004726:	686c      	ldr	r4, [r5, #4]
 8004728:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800472c:	b17b      	cbz	r3, 800474e <_fflush_r+0x42>
 800472e:	4621      	mov	r1, r4
 8004730:	4628      	mov	r0, r5
 8004732:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004736:	f7ff bf63 	b.w	8004600 <__sflush_r>
 800473a:	4b07      	ldr	r3, [pc, #28]	; (8004758 <_fflush_r+0x4c>)
 800473c:	429c      	cmp	r4, r3
 800473e:	d101      	bne.n	8004744 <_fflush_r+0x38>
 8004740:	68ac      	ldr	r4, [r5, #8]
 8004742:	e7f1      	b.n	8004728 <_fflush_r+0x1c>
 8004744:	4b05      	ldr	r3, [pc, #20]	; (800475c <_fflush_r+0x50>)
 8004746:	429c      	cmp	r4, r3
 8004748:	bf08      	it	eq
 800474a:	68ec      	ldreq	r4, [r5, #12]
 800474c:	e7ec      	b.n	8004728 <_fflush_r+0x1c>
 800474e:	2000      	movs	r0, #0
 8004750:	bd38      	pop	{r3, r4, r5, pc}
 8004752:	bf00      	nop
 8004754:	080052f8 	.word	0x080052f8
 8004758:	08005318 	.word	0x08005318
 800475c:	080052d8 	.word	0x080052d8

08004760 <std>:
 8004760:	2300      	movs	r3, #0
 8004762:	b510      	push	{r4, lr}
 8004764:	4604      	mov	r4, r0
 8004766:	e9c0 3300 	strd	r3, r3, [r0]
 800476a:	6083      	str	r3, [r0, #8]
 800476c:	8181      	strh	r1, [r0, #12]
 800476e:	6643      	str	r3, [r0, #100]	; 0x64
 8004770:	81c2      	strh	r2, [r0, #14]
 8004772:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004776:	6183      	str	r3, [r0, #24]
 8004778:	4619      	mov	r1, r3
 800477a:	2208      	movs	r2, #8
 800477c:	305c      	adds	r0, #92	; 0x5c
 800477e:	f7ff fdfa 	bl	8004376 <memset>
 8004782:	4b05      	ldr	r3, [pc, #20]	; (8004798 <std+0x38>)
 8004784:	6263      	str	r3, [r4, #36]	; 0x24
 8004786:	4b05      	ldr	r3, [pc, #20]	; (800479c <std+0x3c>)
 8004788:	62a3      	str	r3, [r4, #40]	; 0x28
 800478a:	4b05      	ldr	r3, [pc, #20]	; (80047a0 <std+0x40>)
 800478c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800478e:	4b05      	ldr	r3, [pc, #20]	; (80047a4 <std+0x44>)
 8004790:	6224      	str	r4, [r4, #32]
 8004792:	6323      	str	r3, [r4, #48]	; 0x30
 8004794:	bd10      	pop	{r4, pc}
 8004796:	bf00      	nop
 8004798:	080050bd 	.word	0x080050bd
 800479c:	080050df 	.word	0x080050df
 80047a0:	08005117 	.word	0x08005117
 80047a4:	0800513b 	.word	0x0800513b

080047a8 <_cleanup_r>:
 80047a8:	4901      	ldr	r1, [pc, #4]	; (80047b0 <_cleanup_r+0x8>)
 80047aa:	f000 b885 	b.w	80048b8 <_fwalk_reent>
 80047ae:	bf00      	nop
 80047b0:	0800470d 	.word	0x0800470d

080047b4 <__sfmoreglue>:
 80047b4:	b570      	push	{r4, r5, r6, lr}
 80047b6:	1e4a      	subs	r2, r1, #1
 80047b8:	2568      	movs	r5, #104	; 0x68
 80047ba:	4355      	muls	r5, r2
 80047bc:	460e      	mov	r6, r1
 80047be:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80047c2:	f000 f949 	bl	8004a58 <_malloc_r>
 80047c6:	4604      	mov	r4, r0
 80047c8:	b140      	cbz	r0, 80047dc <__sfmoreglue+0x28>
 80047ca:	2100      	movs	r1, #0
 80047cc:	e9c0 1600 	strd	r1, r6, [r0]
 80047d0:	300c      	adds	r0, #12
 80047d2:	60a0      	str	r0, [r4, #8]
 80047d4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80047d8:	f7ff fdcd 	bl	8004376 <memset>
 80047dc:	4620      	mov	r0, r4
 80047de:	bd70      	pop	{r4, r5, r6, pc}

080047e0 <__sinit>:
 80047e0:	6983      	ldr	r3, [r0, #24]
 80047e2:	b510      	push	{r4, lr}
 80047e4:	4604      	mov	r4, r0
 80047e6:	bb33      	cbnz	r3, 8004836 <__sinit+0x56>
 80047e8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80047ec:	6503      	str	r3, [r0, #80]	; 0x50
 80047ee:	4b12      	ldr	r3, [pc, #72]	; (8004838 <__sinit+0x58>)
 80047f0:	4a12      	ldr	r2, [pc, #72]	; (800483c <__sinit+0x5c>)
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	6282      	str	r2, [r0, #40]	; 0x28
 80047f6:	4298      	cmp	r0, r3
 80047f8:	bf04      	itt	eq
 80047fa:	2301      	moveq	r3, #1
 80047fc:	6183      	streq	r3, [r0, #24]
 80047fe:	f000 f81f 	bl	8004840 <__sfp>
 8004802:	6060      	str	r0, [r4, #4]
 8004804:	4620      	mov	r0, r4
 8004806:	f000 f81b 	bl	8004840 <__sfp>
 800480a:	60a0      	str	r0, [r4, #8]
 800480c:	4620      	mov	r0, r4
 800480e:	f000 f817 	bl	8004840 <__sfp>
 8004812:	2200      	movs	r2, #0
 8004814:	60e0      	str	r0, [r4, #12]
 8004816:	2104      	movs	r1, #4
 8004818:	6860      	ldr	r0, [r4, #4]
 800481a:	f7ff ffa1 	bl	8004760 <std>
 800481e:	2201      	movs	r2, #1
 8004820:	2109      	movs	r1, #9
 8004822:	68a0      	ldr	r0, [r4, #8]
 8004824:	f7ff ff9c 	bl	8004760 <std>
 8004828:	2202      	movs	r2, #2
 800482a:	2112      	movs	r1, #18
 800482c:	68e0      	ldr	r0, [r4, #12]
 800482e:	f7ff ff97 	bl	8004760 <std>
 8004832:	2301      	movs	r3, #1
 8004834:	61a3      	str	r3, [r4, #24]
 8004836:	bd10      	pop	{r4, pc}
 8004838:	080052d4 	.word	0x080052d4
 800483c:	080047a9 	.word	0x080047a9

08004840 <__sfp>:
 8004840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004842:	4b1b      	ldr	r3, [pc, #108]	; (80048b0 <__sfp+0x70>)
 8004844:	681e      	ldr	r6, [r3, #0]
 8004846:	69b3      	ldr	r3, [r6, #24]
 8004848:	4607      	mov	r7, r0
 800484a:	b913      	cbnz	r3, 8004852 <__sfp+0x12>
 800484c:	4630      	mov	r0, r6
 800484e:	f7ff ffc7 	bl	80047e0 <__sinit>
 8004852:	3648      	adds	r6, #72	; 0x48
 8004854:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8004858:	3b01      	subs	r3, #1
 800485a:	d503      	bpl.n	8004864 <__sfp+0x24>
 800485c:	6833      	ldr	r3, [r6, #0]
 800485e:	b133      	cbz	r3, 800486e <__sfp+0x2e>
 8004860:	6836      	ldr	r6, [r6, #0]
 8004862:	e7f7      	b.n	8004854 <__sfp+0x14>
 8004864:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8004868:	b16d      	cbz	r5, 8004886 <__sfp+0x46>
 800486a:	3468      	adds	r4, #104	; 0x68
 800486c:	e7f4      	b.n	8004858 <__sfp+0x18>
 800486e:	2104      	movs	r1, #4
 8004870:	4638      	mov	r0, r7
 8004872:	f7ff ff9f 	bl	80047b4 <__sfmoreglue>
 8004876:	6030      	str	r0, [r6, #0]
 8004878:	2800      	cmp	r0, #0
 800487a:	d1f1      	bne.n	8004860 <__sfp+0x20>
 800487c:	230c      	movs	r3, #12
 800487e:	603b      	str	r3, [r7, #0]
 8004880:	4604      	mov	r4, r0
 8004882:	4620      	mov	r0, r4
 8004884:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004886:	4b0b      	ldr	r3, [pc, #44]	; (80048b4 <__sfp+0x74>)
 8004888:	6665      	str	r5, [r4, #100]	; 0x64
 800488a:	e9c4 5500 	strd	r5, r5, [r4]
 800488e:	60a5      	str	r5, [r4, #8]
 8004890:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8004894:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8004898:	2208      	movs	r2, #8
 800489a:	4629      	mov	r1, r5
 800489c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80048a0:	f7ff fd69 	bl	8004376 <memset>
 80048a4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80048a8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80048ac:	e7e9      	b.n	8004882 <__sfp+0x42>
 80048ae:	bf00      	nop
 80048b0:	080052d4 	.word	0x080052d4
 80048b4:	ffff0001 	.word	0xffff0001

080048b8 <_fwalk_reent>:
 80048b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80048bc:	4680      	mov	r8, r0
 80048be:	4689      	mov	r9, r1
 80048c0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80048c4:	2600      	movs	r6, #0
 80048c6:	b914      	cbnz	r4, 80048ce <_fwalk_reent+0x16>
 80048c8:	4630      	mov	r0, r6
 80048ca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80048ce:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80048d2:	3f01      	subs	r7, #1
 80048d4:	d501      	bpl.n	80048da <_fwalk_reent+0x22>
 80048d6:	6824      	ldr	r4, [r4, #0]
 80048d8:	e7f5      	b.n	80048c6 <_fwalk_reent+0xe>
 80048da:	89ab      	ldrh	r3, [r5, #12]
 80048dc:	2b01      	cmp	r3, #1
 80048de:	d907      	bls.n	80048f0 <_fwalk_reent+0x38>
 80048e0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80048e4:	3301      	adds	r3, #1
 80048e6:	d003      	beq.n	80048f0 <_fwalk_reent+0x38>
 80048e8:	4629      	mov	r1, r5
 80048ea:	4640      	mov	r0, r8
 80048ec:	47c8      	blx	r9
 80048ee:	4306      	orrs	r6, r0
 80048f0:	3568      	adds	r5, #104	; 0x68
 80048f2:	e7ee      	b.n	80048d2 <_fwalk_reent+0x1a>

080048f4 <__swhatbuf_r>:
 80048f4:	b570      	push	{r4, r5, r6, lr}
 80048f6:	460e      	mov	r6, r1
 80048f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80048fc:	2900      	cmp	r1, #0
 80048fe:	b096      	sub	sp, #88	; 0x58
 8004900:	4614      	mov	r4, r2
 8004902:	461d      	mov	r5, r3
 8004904:	da07      	bge.n	8004916 <__swhatbuf_r+0x22>
 8004906:	2300      	movs	r3, #0
 8004908:	602b      	str	r3, [r5, #0]
 800490a:	89b3      	ldrh	r3, [r6, #12]
 800490c:	061a      	lsls	r2, r3, #24
 800490e:	d410      	bmi.n	8004932 <__swhatbuf_r+0x3e>
 8004910:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004914:	e00e      	b.n	8004934 <__swhatbuf_r+0x40>
 8004916:	466a      	mov	r2, sp
 8004918:	f000 fc36 	bl	8005188 <_fstat_r>
 800491c:	2800      	cmp	r0, #0
 800491e:	dbf2      	blt.n	8004906 <__swhatbuf_r+0x12>
 8004920:	9a01      	ldr	r2, [sp, #4]
 8004922:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004926:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800492a:	425a      	negs	r2, r3
 800492c:	415a      	adcs	r2, r3
 800492e:	602a      	str	r2, [r5, #0]
 8004930:	e7ee      	b.n	8004910 <__swhatbuf_r+0x1c>
 8004932:	2340      	movs	r3, #64	; 0x40
 8004934:	2000      	movs	r0, #0
 8004936:	6023      	str	r3, [r4, #0]
 8004938:	b016      	add	sp, #88	; 0x58
 800493a:	bd70      	pop	{r4, r5, r6, pc}

0800493c <__smakebuf_r>:
 800493c:	898b      	ldrh	r3, [r1, #12]
 800493e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8004940:	079d      	lsls	r5, r3, #30
 8004942:	4606      	mov	r6, r0
 8004944:	460c      	mov	r4, r1
 8004946:	d507      	bpl.n	8004958 <__smakebuf_r+0x1c>
 8004948:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800494c:	6023      	str	r3, [r4, #0]
 800494e:	6123      	str	r3, [r4, #16]
 8004950:	2301      	movs	r3, #1
 8004952:	6163      	str	r3, [r4, #20]
 8004954:	b002      	add	sp, #8
 8004956:	bd70      	pop	{r4, r5, r6, pc}
 8004958:	ab01      	add	r3, sp, #4
 800495a:	466a      	mov	r2, sp
 800495c:	f7ff ffca 	bl	80048f4 <__swhatbuf_r>
 8004960:	9900      	ldr	r1, [sp, #0]
 8004962:	4605      	mov	r5, r0
 8004964:	4630      	mov	r0, r6
 8004966:	f000 f877 	bl	8004a58 <_malloc_r>
 800496a:	b948      	cbnz	r0, 8004980 <__smakebuf_r+0x44>
 800496c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004970:	059a      	lsls	r2, r3, #22
 8004972:	d4ef      	bmi.n	8004954 <__smakebuf_r+0x18>
 8004974:	f023 0303 	bic.w	r3, r3, #3
 8004978:	f043 0302 	orr.w	r3, r3, #2
 800497c:	81a3      	strh	r3, [r4, #12]
 800497e:	e7e3      	b.n	8004948 <__smakebuf_r+0xc>
 8004980:	4b0d      	ldr	r3, [pc, #52]	; (80049b8 <__smakebuf_r+0x7c>)
 8004982:	62b3      	str	r3, [r6, #40]	; 0x28
 8004984:	89a3      	ldrh	r3, [r4, #12]
 8004986:	6020      	str	r0, [r4, #0]
 8004988:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800498c:	81a3      	strh	r3, [r4, #12]
 800498e:	9b00      	ldr	r3, [sp, #0]
 8004990:	6163      	str	r3, [r4, #20]
 8004992:	9b01      	ldr	r3, [sp, #4]
 8004994:	6120      	str	r0, [r4, #16]
 8004996:	b15b      	cbz	r3, 80049b0 <__smakebuf_r+0x74>
 8004998:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800499c:	4630      	mov	r0, r6
 800499e:	f000 fc05 	bl	80051ac <_isatty_r>
 80049a2:	b128      	cbz	r0, 80049b0 <__smakebuf_r+0x74>
 80049a4:	89a3      	ldrh	r3, [r4, #12]
 80049a6:	f023 0303 	bic.w	r3, r3, #3
 80049aa:	f043 0301 	orr.w	r3, r3, #1
 80049ae:	81a3      	strh	r3, [r4, #12]
 80049b0:	89a3      	ldrh	r3, [r4, #12]
 80049b2:	431d      	orrs	r5, r3
 80049b4:	81a5      	strh	r5, [r4, #12]
 80049b6:	e7cd      	b.n	8004954 <__smakebuf_r+0x18>
 80049b8:	080047a9 	.word	0x080047a9

080049bc <_free_r>:
 80049bc:	b538      	push	{r3, r4, r5, lr}
 80049be:	4605      	mov	r5, r0
 80049c0:	2900      	cmp	r1, #0
 80049c2:	d045      	beq.n	8004a50 <_free_r+0x94>
 80049c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80049c8:	1f0c      	subs	r4, r1, #4
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	bfb8      	it	lt
 80049ce:	18e4      	addlt	r4, r4, r3
 80049d0:	f000 fc0e 	bl	80051f0 <__malloc_lock>
 80049d4:	4a1f      	ldr	r2, [pc, #124]	; (8004a54 <_free_r+0x98>)
 80049d6:	6813      	ldr	r3, [r2, #0]
 80049d8:	4610      	mov	r0, r2
 80049da:	b933      	cbnz	r3, 80049ea <_free_r+0x2e>
 80049dc:	6063      	str	r3, [r4, #4]
 80049de:	6014      	str	r4, [r2, #0]
 80049e0:	4628      	mov	r0, r5
 80049e2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80049e6:	f000 bc04 	b.w	80051f2 <__malloc_unlock>
 80049ea:	42a3      	cmp	r3, r4
 80049ec:	d90c      	bls.n	8004a08 <_free_r+0x4c>
 80049ee:	6821      	ldr	r1, [r4, #0]
 80049f0:	1862      	adds	r2, r4, r1
 80049f2:	4293      	cmp	r3, r2
 80049f4:	bf04      	itt	eq
 80049f6:	681a      	ldreq	r2, [r3, #0]
 80049f8:	685b      	ldreq	r3, [r3, #4]
 80049fa:	6063      	str	r3, [r4, #4]
 80049fc:	bf04      	itt	eq
 80049fe:	1852      	addeq	r2, r2, r1
 8004a00:	6022      	streq	r2, [r4, #0]
 8004a02:	6004      	str	r4, [r0, #0]
 8004a04:	e7ec      	b.n	80049e0 <_free_r+0x24>
 8004a06:	4613      	mov	r3, r2
 8004a08:	685a      	ldr	r2, [r3, #4]
 8004a0a:	b10a      	cbz	r2, 8004a10 <_free_r+0x54>
 8004a0c:	42a2      	cmp	r2, r4
 8004a0e:	d9fa      	bls.n	8004a06 <_free_r+0x4a>
 8004a10:	6819      	ldr	r1, [r3, #0]
 8004a12:	1858      	adds	r0, r3, r1
 8004a14:	42a0      	cmp	r0, r4
 8004a16:	d10b      	bne.n	8004a30 <_free_r+0x74>
 8004a18:	6820      	ldr	r0, [r4, #0]
 8004a1a:	4401      	add	r1, r0
 8004a1c:	1858      	adds	r0, r3, r1
 8004a1e:	4282      	cmp	r2, r0
 8004a20:	6019      	str	r1, [r3, #0]
 8004a22:	d1dd      	bne.n	80049e0 <_free_r+0x24>
 8004a24:	6810      	ldr	r0, [r2, #0]
 8004a26:	6852      	ldr	r2, [r2, #4]
 8004a28:	605a      	str	r2, [r3, #4]
 8004a2a:	4401      	add	r1, r0
 8004a2c:	6019      	str	r1, [r3, #0]
 8004a2e:	e7d7      	b.n	80049e0 <_free_r+0x24>
 8004a30:	d902      	bls.n	8004a38 <_free_r+0x7c>
 8004a32:	230c      	movs	r3, #12
 8004a34:	602b      	str	r3, [r5, #0]
 8004a36:	e7d3      	b.n	80049e0 <_free_r+0x24>
 8004a38:	6820      	ldr	r0, [r4, #0]
 8004a3a:	1821      	adds	r1, r4, r0
 8004a3c:	428a      	cmp	r2, r1
 8004a3e:	bf04      	itt	eq
 8004a40:	6811      	ldreq	r1, [r2, #0]
 8004a42:	6852      	ldreq	r2, [r2, #4]
 8004a44:	6062      	str	r2, [r4, #4]
 8004a46:	bf04      	itt	eq
 8004a48:	1809      	addeq	r1, r1, r0
 8004a4a:	6021      	streq	r1, [r4, #0]
 8004a4c:	605c      	str	r4, [r3, #4]
 8004a4e:	e7c7      	b.n	80049e0 <_free_r+0x24>
 8004a50:	bd38      	pop	{r3, r4, r5, pc}
 8004a52:	bf00      	nop
 8004a54:	20000480 	.word	0x20000480

08004a58 <_malloc_r>:
 8004a58:	b570      	push	{r4, r5, r6, lr}
 8004a5a:	1ccd      	adds	r5, r1, #3
 8004a5c:	f025 0503 	bic.w	r5, r5, #3
 8004a60:	3508      	adds	r5, #8
 8004a62:	2d0c      	cmp	r5, #12
 8004a64:	bf38      	it	cc
 8004a66:	250c      	movcc	r5, #12
 8004a68:	2d00      	cmp	r5, #0
 8004a6a:	4606      	mov	r6, r0
 8004a6c:	db01      	blt.n	8004a72 <_malloc_r+0x1a>
 8004a6e:	42a9      	cmp	r1, r5
 8004a70:	d903      	bls.n	8004a7a <_malloc_r+0x22>
 8004a72:	230c      	movs	r3, #12
 8004a74:	6033      	str	r3, [r6, #0]
 8004a76:	2000      	movs	r0, #0
 8004a78:	bd70      	pop	{r4, r5, r6, pc}
 8004a7a:	f000 fbb9 	bl	80051f0 <__malloc_lock>
 8004a7e:	4a21      	ldr	r2, [pc, #132]	; (8004b04 <_malloc_r+0xac>)
 8004a80:	6814      	ldr	r4, [r2, #0]
 8004a82:	4621      	mov	r1, r4
 8004a84:	b991      	cbnz	r1, 8004aac <_malloc_r+0x54>
 8004a86:	4c20      	ldr	r4, [pc, #128]	; (8004b08 <_malloc_r+0xb0>)
 8004a88:	6823      	ldr	r3, [r4, #0]
 8004a8a:	b91b      	cbnz	r3, 8004a94 <_malloc_r+0x3c>
 8004a8c:	4630      	mov	r0, r6
 8004a8e:	f000 fb05 	bl	800509c <_sbrk_r>
 8004a92:	6020      	str	r0, [r4, #0]
 8004a94:	4629      	mov	r1, r5
 8004a96:	4630      	mov	r0, r6
 8004a98:	f000 fb00 	bl	800509c <_sbrk_r>
 8004a9c:	1c43      	adds	r3, r0, #1
 8004a9e:	d124      	bne.n	8004aea <_malloc_r+0x92>
 8004aa0:	230c      	movs	r3, #12
 8004aa2:	6033      	str	r3, [r6, #0]
 8004aa4:	4630      	mov	r0, r6
 8004aa6:	f000 fba4 	bl	80051f2 <__malloc_unlock>
 8004aaa:	e7e4      	b.n	8004a76 <_malloc_r+0x1e>
 8004aac:	680b      	ldr	r3, [r1, #0]
 8004aae:	1b5b      	subs	r3, r3, r5
 8004ab0:	d418      	bmi.n	8004ae4 <_malloc_r+0x8c>
 8004ab2:	2b0b      	cmp	r3, #11
 8004ab4:	d90f      	bls.n	8004ad6 <_malloc_r+0x7e>
 8004ab6:	600b      	str	r3, [r1, #0]
 8004ab8:	50cd      	str	r5, [r1, r3]
 8004aba:	18cc      	adds	r4, r1, r3
 8004abc:	4630      	mov	r0, r6
 8004abe:	f000 fb98 	bl	80051f2 <__malloc_unlock>
 8004ac2:	f104 000b 	add.w	r0, r4, #11
 8004ac6:	1d23      	adds	r3, r4, #4
 8004ac8:	f020 0007 	bic.w	r0, r0, #7
 8004acc:	1ac3      	subs	r3, r0, r3
 8004ace:	d0d3      	beq.n	8004a78 <_malloc_r+0x20>
 8004ad0:	425a      	negs	r2, r3
 8004ad2:	50e2      	str	r2, [r4, r3]
 8004ad4:	e7d0      	b.n	8004a78 <_malloc_r+0x20>
 8004ad6:	428c      	cmp	r4, r1
 8004ad8:	684b      	ldr	r3, [r1, #4]
 8004ada:	bf16      	itet	ne
 8004adc:	6063      	strne	r3, [r4, #4]
 8004ade:	6013      	streq	r3, [r2, #0]
 8004ae0:	460c      	movne	r4, r1
 8004ae2:	e7eb      	b.n	8004abc <_malloc_r+0x64>
 8004ae4:	460c      	mov	r4, r1
 8004ae6:	6849      	ldr	r1, [r1, #4]
 8004ae8:	e7cc      	b.n	8004a84 <_malloc_r+0x2c>
 8004aea:	1cc4      	adds	r4, r0, #3
 8004aec:	f024 0403 	bic.w	r4, r4, #3
 8004af0:	42a0      	cmp	r0, r4
 8004af2:	d005      	beq.n	8004b00 <_malloc_r+0xa8>
 8004af4:	1a21      	subs	r1, r4, r0
 8004af6:	4630      	mov	r0, r6
 8004af8:	f000 fad0 	bl	800509c <_sbrk_r>
 8004afc:	3001      	adds	r0, #1
 8004afe:	d0cf      	beq.n	8004aa0 <_malloc_r+0x48>
 8004b00:	6025      	str	r5, [r4, #0]
 8004b02:	e7db      	b.n	8004abc <_malloc_r+0x64>
 8004b04:	20000480 	.word	0x20000480
 8004b08:	20000484 	.word	0x20000484

08004b0c <__sfputc_r>:
 8004b0c:	6893      	ldr	r3, [r2, #8]
 8004b0e:	3b01      	subs	r3, #1
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	b410      	push	{r4}
 8004b14:	6093      	str	r3, [r2, #8]
 8004b16:	da08      	bge.n	8004b2a <__sfputc_r+0x1e>
 8004b18:	6994      	ldr	r4, [r2, #24]
 8004b1a:	42a3      	cmp	r3, r4
 8004b1c:	db01      	blt.n	8004b22 <__sfputc_r+0x16>
 8004b1e:	290a      	cmp	r1, #10
 8004b20:	d103      	bne.n	8004b2a <__sfputc_r+0x1e>
 8004b22:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004b26:	f7ff bcab 	b.w	8004480 <__swbuf_r>
 8004b2a:	6813      	ldr	r3, [r2, #0]
 8004b2c:	1c58      	adds	r0, r3, #1
 8004b2e:	6010      	str	r0, [r2, #0]
 8004b30:	7019      	strb	r1, [r3, #0]
 8004b32:	4608      	mov	r0, r1
 8004b34:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004b38:	4770      	bx	lr

08004b3a <__sfputs_r>:
 8004b3a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004b3c:	4606      	mov	r6, r0
 8004b3e:	460f      	mov	r7, r1
 8004b40:	4614      	mov	r4, r2
 8004b42:	18d5      	adds	r5, r2, r3
 8004b44:	42ac      	cmp	r4, r5
 8004b46:	d101      	bne.n	8004b4c <__sfputs_r+0x12>
 8004b48:	2000      	movs	r0, #0
 8004b4a:	e007      	b.n	8004b5c <__sfputs_r+0x22>
 8004b4c:	463a      	mov	r2, r7
 8004b4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004b52:	4630      	mov	r0, r6
 8004b54:	f7ff ffda 	bl	8004b0c <__sfputc_r>
 8004b58:	1c43      	adds	r3, r0, #1
 8004b5a:	d1f3      	bne.n	8004b44 <__sfputs_r+0xa>
 8004b5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004b60 <_vfiprintf_r>:
 8004b60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b64:	460c      	mov	r4, r1
 8004b66:	b09d      	sub	sp, #116	; 0x74
 8004b68:	4617      	mov	r7, r2
 8004b6a:	461d      	mov	r5, r3
 8004b6c:	4606      	mov	r6, r0
 8004b6e:	b118      	cbz	r0, 8004b78 <_vfiprintf_r+0x18>
 8004b70:	6983      	ldr	r3, [r0, #24]
 8004b72:	b90b      	cbnz	r3, 8004b78 <_vfiprintf_r+0x18>
 8004b74:	f7ff fe34 	bl	80047e0 <__sinit>
 8004b78:	4b7c      	ldr	r3, [pc, #496]	; (8004d6c <_vfiprintf_r+0x20c>)
 8004b7a:	429c      	cmp	r4, r3
 8004b7c:	d158      	bne.n	8004c30 <_vfiprintf_r+0xd0>
 8004b7e:	6874      	ldr	r4, [r6, #4]
 8004b80:	89a3      	ldrh	r3, [r4, #12]
 8004b82:	0718      	lsls	r0, r3, #28
 8004b84:	d55e      	bpl.n	8004c44 <_vfiprintf_r+0xe4>
 8004b86:	6923      	ldr	r3, [r4, #16]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d05b      	beq.n	8004c44 <_vfiprintf_r+0xe4>
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	9309      	str	r3, [sp, #36]	; 0x24
 8004b90:	2320      	movs	r3, #32
 8004b92:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004b96:	2330      	movs	r3, #48	; 0x30
 8004b98:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004b9c:	9503      	str	r5, [sp, #12]
 8004b9e:	f04f 0b01 	mov.w	fp, #1
 8004ba2:	46b8      	mov	r8, r7
 8004ba4:	4645      	mov	r5, r8
 8004ba6:	f815 3b01 	ldrb.w	r3, [r5], #1
 8004baa:	b10b      	cbz	r3, 8004bb0 <_vfiprintf_r+0x50>
 8004bac:	2b25      	cmp	r3, #37	; 0x25
 8004bae:	d154      	bne.n	8004c5a <_vfiprintf_r+0xfa>
 8004bb0:	ebb8 0a07 	subs.w	sl, r8, r7
 8004bb4:	d00b      	beq.n	8004bce <_vfiprintf_r+0x6e>
 8004bb6:	4653      	mov	r3, sl
 8004bb8:	463a      	mov	r2, r7
 8004bba:	4621      	mov	r1, r4
 8004bbc:	4630      	mov	r0, r6
 8004bbe:	f7ff ffbc 	bl	8004b3a <__sfputs_r>
 8004bc2:	3001      	adds	r0, #1
 8004bc4:	f000 80c2 	beq.w	8004d4c <_vfiprintf_r+0x1ec>
 8004bc8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004bca:	4453      	add	r3, sl
 8004bcc:	9309      	str	r3, [sp, #36]	; 0x24
 8004bce:	f898 3000 	ldrb.w	r3, [r8]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	f000 80ba 	beq.w	8004d4c <_vfiprintf_r+0x1ec>
 8004bd8:	2300      	movs	r3, #0
 8004bda:	f04f 32ff 	mov.w	r2, #4294967295
 8004bde:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004be2:	9304      	str	r3, [sp, #16]
 8004be4:	9307      	str	r3, [sp, #28]
 8004be6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004bea:	931a      	str	r3, [sp, #104]	; 0x68
 8004bec:	46a8      	mov	r8, r5
 8004bee:	2205      	movs	r2, #5
 8004bf0:	f818 1b01 	ldrb.w	r1, [r8], #1
 8004bf4:	485e      	ldr	r0, [pc, #376]	; (8004d70 <_vfiprintf_r+0x210>)
 8004bf6:	f7fb fafb 	bl	80001f0 <memchr>
 8004bfa:	9b04      	ldr	r3, [sp, #16]
 8004bfc:	bb78      	cbnz	r0, 8004c5e <_vfiprintf_r+0xfe>
 8004bfe:	06d9      	lsls	r1, r3, #27
 8004c00:	bf44      	itt	mi
 8004c02:	2220      	movmi	r2, #32
 8004c04:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004c08:	071a      	lsls	r2, r3, #28
 8004c0a:	bf44      	itt	mi
 8004c0c:	222b      	movmi	r2, #43	; 0x2b
 8004c0e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8004c12:	782a      	ldrb	r2, [r5, #0]
 8004c14:	2a2a      	cmp	r2, #42	; 0x2a
 8004c16:	d02a      	beq.n	8004c6e <_vfiprintf_r+0x10e>
 8004c18:	9a07      	ldr	r2, [sp, #28]
 8004c1a:	46a8      	mov	r8, r5
 8004c1c:	2000      	movs	r0, #0
 8004c1e:	250a      	movs	r5, #10
 8004c20:	4641      	mov	r1, r8
 8004c22:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004c26:	3b30      	subs	r3, #48	; 0x30
 8004c28:	2b09      	cmp	r3, #9
 8004c2a:	d969      	bls.n	8004d00 <_vfiprintf_r+0x1a0>
 8004c2c:	b360      	cbz	r0, 8004c88 <_vfiprintf_r+0x128>
 8004c2e:	e024      	b.n	8004c7a <_vfiprintf_r+0x11a>
 8004c30:	4b50      	ldr	r3, [pc, #320]	; (8004d74 <_vfiprintf_r+0x214>)
 8004c32:	429c      	cmp	r4, r3
 8004c34:	d101      	bne.n	8004c3a <_vfiprintf_r+0xda>
 8004c36:	68b4      	ldr	r4, [r6, #8]
 8004c38:	e7a2      	b.n	8004b80 <_vfiprintf_r+0x20>
 8004c3a:	4b4f      	ldr	r3, [pc, #316]	; (8004d78 <_vfiprintf_r+0x218>)
 8004c3c:	429c      	cmp	r4, r3
 8004c3e:	bf08      	it	eq
 8004c40:	68f4      	ldreq	r4, [r6, #12]
 8004c42:	e79d      	b.n	8004b80 <_vfiprintf_r+0x20>
 8004c44:	4621      	mov	r1, r4
 8004c46:	4630      	mov	r0, r6
 8004c48:	f7ff fc6c 	bl	8004524 <__swsetup_r>
 8004c4c:	2800      	cmp	r0, #0
 8004c4e:	d09d      	beq.n	8004b8c <_vfiprintf_r+0x2c>
 8004c50:	f04f 30ff 	mov.w	r0, #4294967295
 8004c54:	b01d      	add	sp, #116	; 0x74
 8004c56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c5a:	46a8      	mov	r8, r5
 8004c5c:	e7a2      	b.n	8004ba4 <_vfiprintf_r+0x44>
 8004c5e:	4a44      	ldr	r2, [pc, #272]	; (8004d70 <_vfiprintf_r+0x210>)
 8004c60:	1a80      	subs	r0, r0, r2
 8004c62:	fa0b f000 	lsl.w	r0, fp, r0
 8004c66:	4318      	orrs	r0, r3
 8004c68:	9004      	str	r0, [sp, #16]
 8004c6a:	4645      	mov	r5, r8
 8004c6c:	e7be      	b.n	8004bec <_vfiprintf_r+0x8c>
 8004c6e:	9a03      	ldr	r2, [sp, #12]
 8004c70:	1d11      	adds	r1, r2, #4
 8004c72:	6812      	ldr	r2, [r2, #0]
 8004c74:	9103      	str	r1, [sp, #12]
 8004c76:	2a00      	cmp	r2, #0
 8004c78:	db01      	blt.n	8004c7e <_vfiprintf_r+0x11e>
 8004c7a:	9207      	str	r2, [sp, #28]
 8004c7c:	e004      	b.n	8004c88 <_vfiprintf_r+0x128>
 8004c7e:	4252      	negs	r2, r2
 8004c80:	f043 0302 	orr.w	r3, r3, #2
 8004c84:	9207      	str	r2, [sp, #28]
 8004c86:	9304      	str	r3, [sp, #16]
 8004c88:	f898 3000 	ldrb.w	r3, [r8]
 8004c8c:	2b2e      	cmp	r3, #46	; 0x2e
 8004c8e:	d10e      	bne.n	8004cae <_vfiprintf_r+0x14e>
 8004c90:	f898 3001 	ldrb.w	r3, [r8, #1]
 8004c94:	2b2a      	cmp	r3, #42	; 0x2a
 8004c96:	d138      	bne.n	8004d0a <_vfiprintf_r+0x1aa>
 8004c98:	9b03      	ldr	r3, [sp, #12]
 8004c9a:	1d1a      	adds	r2, r3, #4
 8004c9c:	681b      	ldr	r3, [r3, #0]
 8004c9e:	9203      	str	r2, [sp, #12]
 8004ca0:	2b00      	cmp	r3, #0
 8004ca2:	bfb8      	it	lt
 8004ca4:	f04f 33ff 	movlt.w	r3, #4294967295
 8004ca8:	f108 0802 	add.w	r8, r8, #2
 8004cac:	9305      	str	r3, [sp, #20]
 8004cae:	4d33      	ldr	r5, [pc, #204]	; (8004d7c <_vfiprintf_r+0x21c>)
 8004cb0:	f898 1000 	ldrb.w	r1, [r8]
 8004cb4:	2203      	movs	r2, #3
 8004cb6:	4628      	mov	r0, r5
 8004cb8:	f7fb fa9a 	bl	80001f0 <memchr>
 8004cbc:	b140      	cbz	r0, 8004cd0 <_vfiprintf_r+0x170>
 8004cbe:	2340      	movs	r3, #64	; 0x40
 8004cc0:	1b40      	subs	r0, r0, r5
 8004cc2:	fa03 f000 	lsl.w	r0, r3, r0
 8004cc6:	9b04      	ldr	r3, [sp, #16]
 8004cc8:	4303      	orrs	r3, r0
 8004cca:	f108 0801 	add.w	r8, r8, #1
 8004cce:	9304      	str	r3, [sp, #16]
 8004cd0:	f898 1000 	ldrb.w	r1, [r8]
 8004cd4:	482a      	ldr	r0, [pc, #168]	; (8004d80 <_vfiprintf_r+0x220>)
 8004cd6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004cda:	2206      	movs	r2, #6
 8004cdc:	f108 0701 	add.w	r7, r8, #1
 8004ce0:	f7fb fa86 	bl	80001f0 <memchr>
 8004ce4:	2800      	cmp	r0, #0
 8004ce6:	d037      	beq.n	8004d58 <_vfiprintf_r+0x1f8>
 8004ce8:	4b26      	ldr	r3, [pc, #152]	; (8004d84 <_vfiprintf_r+0x224>)
 8004cea:	bb1b      	cbnz	r3, 8004d34 <_vfiprintf_r+0x1d4>
 8004cec:	9b03      	ldr	r3, [sp, #12]
 8004cee:	3307      	adds	r3, #7
 8004cf0:	f023 0307 	bic.w	r3, r3, #7
 8004cf4:	3308      	adds	r3, #8
 8004cf6:	9303      	str	r3, [sp, #12]
 8004cf8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004cfa:	444b      	add	r3, r9
 8004cfc:	9309      	str	r3, [sp, #36]	; 0x24
 8004cfe:	e750      	b.n	8004ba2 <_vfiprintf_r+0x42>
 8004d00:	fb05 3202 	mla	r2, r5, r2, r3
 8004d04:	2001      	movs	r0, #1
 8004d06:	4688      	mov	r8, r1
 8004d08:	e78a      	b.n	8004c20 <_vfiprintf_r+0xc0>
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	f108 0801 	add.w	r8, r8, #1
 8004d10:	9305      	str	r3, [sp, #20]
 8004d12:	4619      	mov	r1, r3
 8004d14:	250a      	movs	r5, #10
 8004d16:	4640      	mov	r0, r8
 8004d18:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004d1c:	3a30      	subs	r2, #48	; 0x30
 8004d1e:	2a09      	cmp	r2, #9
 8004d20:	d903      	bls.n	8004d2a <_vfiprintf_r+0x1ca>
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d0c3      	beq.n	8004cae <_vfiprintf_r+0x14e>
 8004d26:	9105      	str	r1, [sp, #20]
 8004d28:	e7c1      	b.n	8004cae <_vfiprintf_r+0x14e>
 8004d2a:	fb05 2101 	mla	r1, r5, r1, r2
 8004d2e:	2301      	movs	r3, #1
 8004d30:	4680      	mov	r8, r0
 8004d32:	e7f0      	b.n	8004d16 <_vfiprintf_r+0x1b6>
 8004d34:	ab03      	add	r3, sp, #12
 8004d36:	9300      	str	r3, [sp, #0]
 8004d38:	4622      	mov	r2, r4
 8004d3a:	4b13      	ldr	r3, [pc, #76]	; (8004d88 <_vfiprintf_r+0x228>)
 8004d3c:	a904      	add	r1, sp, #16
 8004d3e:	4630      	mov	r0, r6
 8004d40:	f3af 8000 	nop.w
 8004d44:	f1b0 3fff 	cmp.w	r0, #4294967295
 8004d48:	4681      	mov	r9, r0
 8004d4a:	d1d5      	bne.n	8004cf8 <_vfiprintf_r+0x198>
 8004d4c:	89a3      	ldrh	r3, [r4, #12]
 8004d4e:	065b      	lsls	r3, r3, #25
 8004d50:	f53f af7e 	bmi.w	8004c50 <_vfiprintf_r+0xf0>
 8004d54:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004d56:	e77d      	b.n	8004c54 <_vfiprintf_r+0xf4>
 8004d58:	ab03      	add	r3, sp, #12
 8004d5a:	9300      	str	r3, [sp, #0]
 8004d5c:	4622      	mov	r2, r4
 8004d5e:	4b0a      	ldr	r3, [pc, #40]	; (8004d88 <_vfiprintf_r+0x228>)
 8004d60:	a904      	add	r1, sp, #16
 8004d62:	4630      	mov	r0, r6
 8004d64:	f000 f888 	bl	8004e78 <_printf_i>
 8004d68:	e7ec      	b.n	8004d44 <_vfiprintf_r+0x1e4>
 8004d6a:	bf00      	nop
 8004d6c:	080052f8 	.word	0x080052f8
 8004d70:	08005338 	.word	0x08005338
 8004d74:	08005318 	.word	0x08005318
 8004d78:	080052d8 	.word	0x080052d8
 8004d7c:	0800533e 	.word	0x0800533e
 8004d80:	08005342 	.word	0x08005342
 8004d84:	00000000 	.word	0x00000000
 8004d88:	08004b3b 	.word	0x08004b3b

08004d8c <_printf_common>:
 8004d8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d90:	4691      	mov	r9, r2
 8004d92:	461f      	mov	r7, r3
 8004d94:	688a      	ldr	r2, [r1, #8]
 8004d96:	690b      	ldr	r3, [r1, #16]
 8004d98:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004d9c:	4293      	cmp	r3, r2
 8004d9e:	bfb8      	it	lt
 8004da0:	4613      	movlt	r3, r2
 8004da2:	f8c9 3000 	str.w	r3, [r9]
 8004da6:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004daa:	4606      	mov	r6, r0
 8004dac:	460c      	mov	r4, r1
 8004dae:	b112      	cbz	r2, 8004db6 <_printf_common+0x2a>
 8004db0:	3301      	adds	r3, #1
 8004db2:	f8c9 3000 	str.w	r3, [r9]
 8004db6:	6823      	ldr	r3, [r4, #0]
 8004db8:	0699      	lsls	r1, r3, #26
 8004dba:	bf42      	ittt	mi
 8004dbc:	f8d9 3000 	ldrmi.w	r3, [r9]
 8004dc0:	3302      	addmi	r3, #2
 8004dc2:	f8c9 3000 	strmi.w	r3, [r9]
 8004dc6:	6825      	ldr	r5, [r4, #0]
 8004dc8:	f015 0506 	ands.w	r5, r5, #6
 8004dcc:	d107      	bne.n	8004dde <_printf_common+0x52>
 8004dce:	f104 0a19 	add.w	sl, r4, #25
 8004dd2:	68e3      	ldr	r3, [r4, #12]
 8004dd4:	f8d9 2000 	ldr.w	r2, [r9]
 8004dd8:	1a9b      	subs	r3, r3, r2
 8004dda:	42ab      	cmp	r3, r5
 8004ddc:	dc28      	bgt.n	8004e30 <_printf_common+0xa4>
 8004dde:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8004de2:	6822      	ldr	r2, [r4, #0]
 8004de4:	3300      	adds	r3, #0
 8004de6:	bf18      	it	ne
 8004de8:	2301      	movne	r3, #1
 8004dea:	0692      	lsls	r2, r2, #26
 8004dec:	d42d      	bmi.n	8004e4a <_printf_common+0xbe>
 8004dee:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004df2:	4639      	mov	r1, r7
 8004df4:	4630      	mov	r0, r6
 8004df6:	47c0      	blx	r8
 8004df8:	3001      	adds	r0, #1
 8004dfa:	d020      	beq.n	8004e3e <_printf_common+0xb2>
 8004dfc:	6823      	ldr	r3, [r4, #0]
 8004dfe:	68e5      	ldr	r5, [r4, #12]
 8004e00:	f8d9 2000 	ldr.w	r2, [r9]
 8004e04:	f003 0306 	and.w	r3, r3, #6
 8004e08:	2b04      	cmp	r3, #4
 8004e0a:	bf08      	it	eq
 8004e0c:	1aad      	subeq	r5, r5, r2
 8004e0e:	68a3      	ldr	r3, [r4, #8]
 8004e10:	6922      	ldr	r2, [r4, #16]
 8004e12:	bf0c      	ite	eq
 8004e14:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004e18:	2500      	movne	r5, #0
 8004e1a:	4293      	cmp	r3, r2
 8004e1c:	bfc4      	itt	gt
 8004e1e:	1a9b      	subgt	r3, r3, r2
 8004e20:	18ed      	addgt	r5, r5, r3
 8004e22:	f04f 0900 	mov.w	r9, #0
 8004e26:	341a      	adds	r4, #26
 8004e28:	454d      	cmp	r5, r9
 8004e2a:	d11a      	bne.n	8004e62 <_printf_common+0xd6>
 8004e2c:	2000      	movs	r0, #0
 8004e2e:	e008      	b.n	8004e42 <_printf_common+0xb6>
 8004e30:	2301      	movs	r3, #1
 8004e32:	4652      	mov	r2, sl
 8004e34:	4639      	mov	r1, r7
 8004e36:	4630      	mov	r0, r6
 8004e38:	47c0      	blx	r8
 8004e3a:	3001      	adds	r0, #1
 8004e3c:	d103      	bne.n	8004e46 <_printf_common+0xba>
 8004e3e:	f04f 30ff 	mov.w	r0, #4294967295
 8004e42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e46:	3501      	adds	r5, #1
 8004e48:	e7c3      	b.n	8004dd2 <_printf_common+0x46>
 8004e4a:	18e1      	adds	r1, r4, r3
 8004e4c:	1c5a      	adds	r2, r3, #1
 8004e4e:	2030      	movs	r0, #48	; 0x30
 8004e50:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004e54:	4422      	add	r2, r4
 8004e56:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004e5a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004e5e:	3302      	adds	r3, #2
 8004e60:	e7c5      	b.n	8004dee <_printf_common+0x62>
 8004e62:	2301      	movs	r3, #1
 8004e64:	4622      	mov	r2, r4
 8004e66:	4639      	mov	r1, r7
 8004e68:	4630      	mov	r0, r6
 8004e6a:	47c0      	blx	r8
 8004e6c:	3001      	adds	r0, #1
 8004e6e:	d0e6      	beq.n	8004e3e <_printf_common+0xb2>
 8004e70:	f109 0901 	add.w	r9, r9, #1
 8004e74:	e7d8      	b.n	8004e28 <_printf_common+0x9c>
	...

08004e78 <_printf_i>:
 8004e78:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8004e7c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8004e80:	460c      	mov	r4, r1
 8004e82:	7e09      	ldrb	r1, [r1, #24]
 8004e84:	b085      	sub	sp, #20
 8004e86:	296e      	cmp	r1, #110	; 0x6e
 8004e88:	4617      	mov	r7, r2
 8004e8a:	4606      	mov	r6, r0
 8004e8c:	4698      	mov	r8, r3
 8004e8e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004e90:	f000 80b3 	beq.w	8004ffa <_printf_i+0x182>
 8004e94:	d822      	bhi.n	8004edc <_printf_i+0x64>
 8004e96:	2963      	cmp	r1, #99	; 0x63
 8004e98:	d036      	beq.n	8004f08 <_printf_i+0x90>
 8004e9a:	d80a      	bhi.n	8004eb2 <_printf_i+0x3a>
 8004e9c:	2900      	cmp	r1, #0
 8004e9e:	f000 80b9 	beq.w	8005014 <_printf_i+0x19c>
 8004ea2:	2958      	cmp	r1, #88	; 0x58
 8004ea4:	f000 8083 	beq.w	8004fae <_printf_i+0x136>
 8004ea8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004eac:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8004eb0:	e032      	b.n	8004f18 <_printf_i+0xa0>
 8004eb2:	2964      	cmp	r1, #100	; 0x64
 8004eb4:	d001      	beq.n	8004eba <_printf_i+0x42>
 8004eb6:	2969      	cmp	r1, #105	; 0x69
 8004eb8:	d1f6      	bne.n	8004ea8 <_printf_i+0x30>
 8004eba:	6820      	ldr	r0, [r4, #0]
 8004ebc:	6813      	ldr	r3, [r2, #0]
 8004ebe:	0605      	lsls	r5, r0, #24
 8004ec0:	f103 0104 	add.w	r1, r3, #4
 8004ec4:	d52a      	bpl.n	8004f1c <_printf_i+0xa4>
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	6011      	str	r1, [r2, #0]
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	da03      	bge.n	8004ed6 <_printf_i+0x5e>
 8004ece:	222d      	movs	r2, #45	; 0x2d
 8004ed0:	425b      	negs	r3, r3
 8004ed2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8004ed6:	486f      	ldr	r0, [pc, #444]	; (8005094 <_printf_i+0x21c>)
 8004ed8:	220a      	movs	r2, #10
 8004eda:	e039      	b.n	8004f50 <_printf_i+0xd8>
 8004edc:	2973      	cmp	r1, #115	; 0x73
 8004ede:	f000 809d 	beq.w	800501c <_printf_i+0x1a4>
 8004ee2:	d808      	bhi.n	8004ef6 <_printf_i+0x7e>
 8004ee4:	296f      	cmp	r1, #111	; 0x6f
 8004ee6:	d020      	beq.n	8004f2a <_printf_i+0xb2>
 8004ee8:	2970      	cmp	r1, #112	; 0x70
 8004eea:	d1dd      	bne.n	8004ea8 <_printf_i+0x30>
 8004eec:	6823      	ldr	r3, [r4, #0]
 8004eee:	f043 0320 	orr.w	r3, r3, #32
 8004ef2:	6023      	str	r3, [r4, #0]
 8004ef4:	e003      	b.n	8004efe <_printf_i+0x86>
 8004ef6:	2975      	cmp	r1, #117	; 0x75
 8004ef8:	d017      	beq.n	8004f2a <_printf_i+0xb2>
 8004efa:	2978      	cmp	r1, #120	; 0x78
 8004efc:	d1d4      	bne.n	8004ea8 <_printf_i+0x30>
 8004efe:	2378      	movs	r3, #120	; 0x78
 8004f00:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004f04:	4864      	ldr	r0, [pc, #400]	; (8005098 <_printf_i+0x220>)
 8004f06:	e055      	b.n	8004fb4 <_printf_i+0x13c>
 8004f08:	6813      	ldr	r3, [r2, #0]
 8004f0a:	1d19      	adds	r1, r3, #4
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	6011      	str	r1, [r2, #0]
 8004f10:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004f14:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004f18:	2301      	movs	r3, #1
 8004f1a:	e08c      	b.n	8005036 <_printf_i+0x1be>
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	6011      	str	r1, [r2, #0]
 8004f20:	f010 0f40 	tst.w	r0, #64	; 0x40
 8004f24:	bf18      	it	ne
 8004f26:	b21b      	sxthne	r3, r3
 8004f28:	e7cf      	b.n	8004eca <_printf_i+0x52>
 8004f2a:	6813      	ldr	r3, [r2, #0]
 8004f2c:	6825      	ldr	r5, [r4, #0]
 8004f2e:	1d18      	adds	r0, r3, #4
 8004f30:	6010      	str	r0, [r2, #0]
 8004f32:	0628      	lsls	r0, r5, #24
 8004f34:	d501      	bpl.n	8004f3a <_printf_i+0xc2>
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	e002      	b.n	8004f40 <_printf_i+0xc8>
 8004f3a:	0668      	lsls	r0, r5, #25
 8004f3c:	d5fb      	bpl.n	8004f36 <_printf_i+0xbe>
 8004f3e:	881b      	ldrh	r3, [r3, #0]
 8004f40:	4854      	ldr	r0, [pc, #336]	; (8005094 <_printf_i+0x21c>)
 8004f42:	296f      	cmp	r1, #111	; 0x6f
 8004f44:	bf14      	ite	ne
 8004f46:	220a      	movne	r2, #10
 8004f48:	2208      	moveq	r2, #8
 8004f4a:	2100      	movs	r1, #0
 8004f4c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8004f50:	6865      	ldr	r5, [r4, #4]
 8004f52:	60a5      	str	r5, [r4, #8]
 8004f54:	2d00      	cmp	r5, #0
 8004f56:	f2c0 8095 	blt.w	8005084 <_printf_i+0x20c>
 8004f5a:	6821      	ldr	r1, [r4, #0]
 8004f5c:	f021 0104 	bic.w	r1, r1, #4
 8004f60:	6021      	str	r1, [r4, #0]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d13d      	bne.n	8004fe2 <_printf_i+0x16a>
 8004f66:	2d00      	cmp	r5, #0
 8004f68:	f040 808e 	bne.w	8005088 <_printf_i+0x210>
 8004f6c:	4665      	mov	r5, ip
 8004f6e:	2a08      	cmp	r2, #8
 8004f70:	d10b      	bne.n	8004f8a <_printf_i+0x112>
 8004f72:	6823      	ldr	r3, [r4, #0]
 8004f74:	07db      	lsls	r3, r3, #31
 8004f76:	d508      	bpl.n	8004f8a <_printf_i+0x112>
 8004f78:	6923      	ldr	r3, [r4, #16]
 8004f7a:	6862      	ldr	r2, [r4, #4]
 8004f7c:	429a      	cmp	r2, r3
 8004f7e:	bfde      	ittt	le
 8004f80:	2330      	movle	r3, #48	; 0x30
 8004f82:	f805 3c01 	strble.w	r3, [r5, #-1]
 8004f86:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004f8a:	ebac 0305 	sub.w	r3, ip, r5
 8004f8e:	6123      	str	r3, [r4, #16]
 8004f90:	f8cd 8000 	str.w	r8, [sp]
 8004f94:	463b      	mov	r3, r7
 8004f96:	aa03      	add	r2, sp, #12
 8004f98:	4621      	mov	r1, r4
 8004f9a:	4630      	mov	r0, r6
 8004f9c:	f7ff fef6 	bl	8004d8c <_printf_common>
 8004fa0:	3001      	adds	r0, #1
 8004fa2:	d14d      	bne.n	8005040 <_printf_i+0x1c8>
 8004fa4:	f04f 30ff 	mov.w	r0, #4294967295
 8004fa8:	b005      	add	sp, #20
 8004faa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8004fae:	4839      	ldr	r0, [pc, #228]	; (8005094 <_printf_i+0x21c>)
 8004fb0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8004fb4:	6813      	ldr	r3, [r2, #0]
 8004fb6:	6821      	ldr	r1, [r4, #0]
 8004fb8:	1d1d      	adds	r5, r3, #4
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	6015      	str	r5, [r2, #0]
 8004fbe:	060a      	lsls	r2, r1, #24
 8004fc0:	d50b      	bpl.n	8004fda <_printf_i+0x162>
 8004fc2:	07ca      	lsls	r2, r1, #31
 8004fc4:	bf44      	itt	mi
 8004fc6:	f041 0120 	orrmi.w	r1, r1, #32
 8004fca:	6021      	strmi	r1, [r4, #0]
 8004fcc:	b91b      	cbnz	r3, 8004fd6 <_printf_i+0x15e>
 8004fce:	6822      	ldr	r2, [r4, #0]
 8004fd0:	f022 0220 	bic.w	r2, r2, #32
 8004fd4:	6022      	str	r2, [r4, #0]
 8004fd6:	2210      	movs	r2, #16
 8004fd8:	e7b7      	b.n	8004f4a <_printf_i+0xd2>
 8004fda:	064d      	lsls	r5, r1, #25
 8004fdc:	bf48      	it	mi
 8004fde:	b29b      	uxthmi	r3, r3
 8004fe0:	e7ef      	b.n	8004fc2 <_printf_i+0x14a>
 8004fe2:	4665      	mov	r5, ip
 8004fe4:	fbb3 f1f2 	udiv	r1, r3, r2
 8004fe8:	fb02 3311 	mls	r3, r2, r1, r3
 8004fec:	5cc3      	ldrb	r3, [r0, r3]
 8004fee:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8004ff2:	460b      	mov	r3, r1
 8004ff4:	2900      	cmp	r1, #0
 8004ff6:	d1f5      	bne.n	8004fe4 <_printf_i+0x16c>
 8004ff8:	e7b9      	b.n	8004f6e <_printf_i+0xf6>
 8004ffa:	6813      	ldr	r3, [r2, #0]
 8004ffc:	6825      	ldr	r5, [r4, #0]
 8004ffe:	6961      	ldr	r1, [r4, #20]
 8005000:	1d18      	adds	r0, r3, #4
 8005002:	6010      	str	r0, [r2, #0]
 8005004:	0628      	lsls	r0, r5, #24
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	d501      	bpl.n	800500e <_printf_i+0x196>
 800500a:	6019      	str	r1, [r3, #0]
 800500c:	e002      	b.n	8005014 <_printf_i+0x19c>
 800500e:	066a      	lsls	r2, r5, #25
 8005010:	d5fb      	bpl.n	800500a <_printf_i+0x192>
 8005012:	8019      	strh	r1, [r3, #0]
 8005014:	2300      	movs	r3, #0
 8005016:	6123      	str	r3, [r4, #16]
 8005018:	4665      	mov	r5, ip
 800501a:	e7b9      	b.n	8004f90 <_printf_i+0x118>
 800501c:	6813      	ldr	r3, [r2, #0]
 800501e:	1d19      	adds	r1, r3, #4
 8005020:	6011      	str	r1, [r2, #0]
 8005022:	681d      	ldr	r5, [r3, #0]
 8005024:	6862      	ldr	r2, [r4, #4]
 8005026:	2100      	movs	r1, #0
 8005028:	4628      	mov	r0, r5
 800502a:	f7fb f8e1 	bl	80001f0 <memchr>
 800502e:	b108      	cbz	r0, 8005034 <_printf_i+0x1bc>
 8005030:	1b40      	subs	r0, r0, r5
 8005032:	6060      	str	r0, [r4, #4]
 8005034:	6863      	ldr	r3, [r4, #4]
 8005036:	6123      	str	r3, [r4, #16]
 8005038:	2300      	movs	r3, #0
 800503a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800503e:	e7a7      	b.n	8004f90 <_printf_i+0x118>
 8005040:	6923      	ldr	r3, [r4, #16]
 8005042:	462a      	mov	r2, r5
 8005044:	4639      	mov	r1, r7
 8005046:	4630      	mov	r0, r6
 8005048:	47c0      	blx	r8
 800504a:	3001      	adds	r0, #1
 800504c:	d0aa      	beq.n	8004fa4 <_printf_i+0x12c>
 800504e:	6823      	ldr	r3, [r4, #0]
 8005050:	079b      	lsls	r3, r3, #30
 8005052:	d413      	bmi.n	800507c <_printf_i+0x204>
 8005054:	68e0      	ldr	r0, [r4, #12]
 8005056:	9b03      	ldr	r3, [sp, #12]
 8005058:	4298      	cmp	r0, r3
 800505a:	bfb8      	it	lt
 800505c:	4618      	movlt	r0, r3
 800505e:	e7a3      	b.n	8004fa8 <_printf_i+0x130>
 8005060:	2301      	movs	r3, #1
 8005062:	464a      	mov	r2, r9
 8005064:	4639      	mov	r1, r7
 8005066:	4630      	mov	r0, r6
 8005068:	47c0      	blx	r8
 800506a:	3001      	adds	r0, #1
 800506c:	d09a      	beq.n	8004fa4 <_printf_i+0x12c>
 800506e:	3501      	adds	r5, #1
 8005070:	68e3      	ldr	r3, [r4, #12]
 8005072:	9a03      	ldr	r2, [sp, #12]
 8005074:	1a9b      	subs	r3, r3, r2
 8005076:	42ab      	cmp	r3, r5
 8005078:	dcf2      	bgt.n	8005060 <_printf_i+0x1e8>
 800507a:	e7eb      	b.n	8005054 <_printf_i+0x1dc>
 800507c:	2500      	movs	r5, #0
 800507e:	f104 0919 	add.w	r9, r4, #25
 8005082:	e7f5      	b.n	8005070 <_printf_i+0x1f8>
 8005084:	2b00      	cmp	r3, #0
 8005086:	d1ac      	bne.n	8004fe2 <_printf_i+0x16a>
 8005088:	7803      	ldrb	r3, [r0, #0]
 800508a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800508e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005092:	e76c      	b.n	8004f6e <_printf_i+0xf6>
 8005094:	08005349 	.word	0x08005349
 8005098:	0800535a 	.word	0x0800535a

0800509c <_sbrk_r>:
 800509c:	b538      	push	{r3, r4, r5, lr}
 800509e:	4c06      	ldr	r4, [pc, #24]	; (80050b8 <_sbrk_r+0x1c>)
 80050a0:	2300      	movs	r3, #0
 80050a2:	4605      	mov	r5, r0
 80050a4:	4608      	mov	r0, r1
 80050a6:	6023      	str	r3, [r4, #0]
 80050a8:	f7fc f8da 	bl	8001260 <_sbrk>
 80050ac:	1c43      	adds	r3, r0, #1
 80050ae:	d102      	bne.n	80050b6 <_sbrk_r+0x1a>
 80050b0:	6823      	ldr	r3, [r4, #0]
 80050b2:	b103      	cbz	r3, 80050b6 <_sbrk_r+0x1a>
 80050b4:	602b      	str	r3, [r5, #0]
 80050b6:	bd38      	pop	{r3, r4, r5, pc}
 80050b8:	20000544 	.word	0x20000544

080050bc <__sread>:
 80050bc:	b510      	push	{r4, lr}
 80050be:	460c      	mov	r4, r1
 80050c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050c4:	f000 f896 	bl	80051f4 <_read_r>
 80050c8:	2800      	cmp	r0, #0
 80050ca:	bfab      	itete	ge
 80050cc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80050ce:	89a3      	ldrhlt	r3, [r4, #12]
 80050d0:	181b      	addge	r3, r3, r0
 80050d2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80050d6:	bfac      	ite	ge
 80050d8:	6563      	strge	r3, [r4, #84]	; 0x54
 80050da:	81a3      	strhlt	r3, [r4, #12]
 80050dc:	bd10      	pop	{r4, pc}

080050de <__swrite>:
 80050de:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80050e2:	461f      	mov	r7, r3
 80050e4:	898b      	ldrh	r3, [r1, #12]
 80050e6:	05db      	lsls	r3, r3, #23
 80050e8:	4605      	mov	r5, r0
 80050ea:	460c      	mov	r4, r1
 80050ec:	4616      	mov	r6, r2
 80050ee:	d505      	bpl.n	80050fc <__swrite+0x1e>
 80050f0:	2302      	movs	r3, #2
 80050f2:	2200      	movs	r2, #0
 80050f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80050f8:	f000 f868 	bl	80051cc <_lseek_r>
 80050fc:	89a3      	ldrh	r3, [r4, #12]
 80050fe:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005102:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005106:	81a3      	strh	r3, [r4, #12]
 8005108:	4632      	mov	r2, r6
 800510a:	463b      	mov	r3, r7
 800510c:	4628      	mov	r0, r5
 800510e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005112:	f000 b817 	b.w	8005144 <_write_r>

08005116 <__sseek>:
 8005116:	b510      	push	{r4, lr}
 8005118:	460c      	mov	r4, r1
 800511a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800511e:	f000 f855 	bl	80051cc <_lseek_r>
 8005122:	1c43      	adds	r3, r0, #1
 8005124:	89a3      	ldrh	r3, [r4, #12]
 8005126:	bf15      	itete	ne
 8005128:	6560      	strne	r0, [r4, #84]	; 0x54
 800512a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800512e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005132:	81a3      	strheq	r3, [r4, #12]
 8005134:	bf18      	it	ne
 8005136:	81a3      	strhne	r3, [r4, #12]
 8005138:	bd10      	pop	{r4, pc}

0800513a <__sclose>:
 800513a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800513e:	f000 b813 	b.w	8005168 <_close_r>
	...

08005144 <_write_r>:
 8005144:	b538      	push	{r3, r4, r5, lr}
 8005146:	4c07      	ldr	r4, [pc, #28]	; (8005164 <_write_r+0x20>)
 8005148:	4605      	mov	r5, r0
 800514a:	4608      	mov	r0, r1
 800514c:	4611      	mov	r1, r2
 800514e:	2200      	movs	r2, #0
 8005150:	6022      	str	r2, [r4, #0]
 8005152:	461a      	mov	r2, r3
 8005154:	f7fc f833 	bl	80011be <_write>
 8005158:	1c43      	adds	r3, r0, #1
 800515a:	d102      	bne.n	8005162 <_write_r+0x1e>
 800515c:	6823      	ldr	r3, [r4, #0]
 800515e:	b103      	cbz	r3, 8005162 <_write_r+0x1e>
 8005160:	602b      	str	r3, [r5, #0]
 8005162:	bd38      	pop	{r3, r4, r5, pc}
 8005164:	20000544 	.word	0x20000544

08005168 <_close_r>:
 8005168:	b538      	push	{r3, r4, r5, lr}
 800516a:	4c06      	ldr	r4, [pc, #24]	; (8005184 <_close_r+0x1c>)
 800516c:	2300      	movs	r3, #0
 800516e:	4605      	mov	r5, r0
 8005170:	4608      	mov	r0, r1
 8005172:	6023      	str	r3, [r4, #0]
 8005174:	f7fc f83f 	bl	80011f6 <_close>
 8005178:	1c43      	adds	r3, r0, #1
 800517a:	d102      	bne.n	8005182 <_close_r+0x1a>
 800517c:	6823      	ldr	r3, [r4, #0]
 800517e:	b103      	cbz	r3, 8005182 <_close_r+0x1a>
 8005180:	602b      	str	r3, [r5, #0]
 8005182:	bd38      	pop	{r3, r4, r5, pc}
 8005184:	20000544 	.word	0x20000544

08005188 <_fstat_r>:
 8005188:	b538      	push	{r3, r4, r5, lr}
 800518a:	4c07      	ldr	r4, [pc, #28]	; (80051a8 <_fstat_r+0x20>)
 800518c:	2300      	movs	r3, #0
 800518e:	4605      	mov	r5, r0
 8005190:	4608      	mov	r0, r1
 8005192:	4611      	mov	r1, r2
 8005194:	6023      	str	r3, [r4, #0]
 8005196:	f7fc f83a 	bl	800120e <_fstat>
 800519a:	1c43      	adds	r3, r0, #1
 800519c:	d102      	bne.n	80051a4 <_fstat_r+0x1c>
 800519e:	6823      	ldr	r3, [r4, #0]
 80051a0:	b103      	cbz	r3, 80051a4 <_fstat_r+0x1c>
 80051a2:	602b      	str	r3, [r5, #0]
 80051a4:	bd38      	pop	{r3, r4, r5, pc}
 80051a6:	bf00      	nop
 80051a8:	20000544 	.word	0x20000544

080051ac <_isatty_r>:
 80051ac:	b538      	push	{r3, r4, r5, lr}
 80051ae:	4c06      	ldr	r4, [pc, #24]	; (80051c8 <_isatty_r+0x1c>)
 80051b0:	2300      	movs	r3, #0
 80051b2:	4605      	mov	r5, r0
 80051b4:	4608      	mov	r0, r1
 80051b6:	6023      	str	r3, [r4, #0]
 80051b8:	f7fc f839 	bl	800122e <_isatty>
 80051bc:	1c43      	adds	r3, r0, #1
 80051be:	d102      	bne.n	80051c6 <_isatty_r+0x1a>
 80051c0:	6823      	ldr	r3, [r4, #0]
 80051c2:	b103      	cbz	r3, 80051c6 <_isatty_r+0x1a>
 80051c4:	602b      	str	r3, [r5, #0]
 80051c6:	bd38      	pop	{r3, r4, r5, pc}
 80051c8:	20000544 	.word	0x20000544

080051cc <_lseek_r>:
 80051cc:	b538      	push	{r3, r4, r5, lr}
 80051ce:	4c07      	ldr	r4, [pc, #28]	; (80051ec <_lseek_r+0x20>)
 80051d0:	4605      	mov	r5, r0
 80051d2:	4608      	mov	r0, r1
 80051d4:	4611      	mov	r1, r2
 80051d6:	2200      	movs	r2, #0
 80051d8:	6022      	str	r2, [r4, #0]
 80051da:	461a      	mov	r2, r3
 80051dc:	f7fc f832 	bl	8001244 <_lseek>
 80051e0:	1c43      	adds	r3, r0, #1
 80051e2:	d102      	bne.n	80051ea <_lseek_r+0x1e>
 80051e4:	6823      	ldr	r3, [r4, #0]
 80051e6:	b103      	cbz	r3, 80051ea <_lseek_r+0x1e>
 80051e8:	602b      	str	r3, [r5, #0]
 80051ea:	bd38      	pop	{r3, r4, r5, pc}
 80051ec:	20000544 	.word	0x20000544

080051f0 <__malloc_lock>:
 80051f0:	4770      	bx	lr

080051f2 <__malloc_unlock>:
 80051f2:	4770      	bx	lr

080051f4 <_read_r>:
 80051f4:	b538      	push	{r3, r4, r5, lr}
 80051f6:	4c07      	ldr	r4, [pc, #28]	; (8005214 <_read_r+0x20>)
 80051f8:	4605      	mov	r5, r0
 80051fa:	4608      	mov	r0, r1
 80051fc:	4611      	mov	r1, r2
 80051fe:	2200      	movs	r2, #0
 8005200:	6022      	str	r2, [r4, #0]
 8005202:	461a      	mov	r2, r3
 8005204:	f7fb ffbe 	bl	8001184 <_read>
 8005208:	1c43      	adds	r3, r0, #1
 800520a:	d102      	bne.n	8005212 <_read_r+0x1e>
 800520c:	6823      	ldr	r3, [r4, #0]
 800520e:	b103      	cbz	r3, 8005212 <_read_r+0x1e>
 8005210:	602b      	str	r3, [r5, #0]
 8005212:	bd38      	pop	{r3, r4, r5, pc}
 8005214:	20000544 	.word	0x20000544

08005218 <_init>:
 8005218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800521a:	bf00      	nop
 800521c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800521e:	bc08      	pop	{r3}
 8005220:	469e      	mov	lr, r3
 8005222:	4770      	bx	lr

08005224 <_fini>:
 8005224:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005226:	bf00      	nop
 8005228:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800522a:	bc08      	pop	{r3}
 800522c:	469e      	mov	lr, r3
 800522e:	4770      	bx	lr
