<?xml version="1.0" encoding="UTF-8"?>
<Module name="tangnano20k_step4" Register="16" Lut="9" T_Register="1207(16)" T_Alu="111(0)" T_Lut="4804(9)" T_Bsram="20(0)" T_Ssram="12(0)">
 <SubModule name="u_pll"/>
 <SubModule name="u_esp32_conn" Register="49" Lut="61" T_Register="49(49)" T_Lut="61(61)"/>
 <SubModule name="u_z80" Register="24" Lut="70" T_Register="232(24)" T_Alu="81(0)" T_Lut="1489(70)" T_Ssram="12(0)">
  <SubModule name="u_cz80" Register="208" Alu="70" Lut="1159" T_Register="208(208)" T_Alu="81(70)" T_Lut="1419(1159)" T_Ssram="12(0)">
   <SubModule name="u_mcode" Lut="245" T_Lut="245(245)"/>
   <SubModule name="u_alu" Alu="11" Lut="11" T_Alu="11(11)" T_Lut="11(11)"/>
   <SubModule name="u_regs" Lut="4" Ssram="12" T_Lut="4(4)" T_Ssram="12(12)"/>
  </SubModule>
 </SubModule>
 <SubModule name="u_uart" Register="11" Lut="9" T_Register="37(11)" T_Lut="42(9)">
  <SubModule name="u_uart" Register="26" Lut="33" T_Register="26(26)" T_Lut="33(33)"/>
 </SubModule>
 <SubModule name="u_rom" Register="9" Lut="2158" T_Register="9(9)" T_Lut="2158(2158)"/>
 <SubModule name="u_ram" Register="2" Lut="3" Bsram="8" T_Register="2(2)" T_Lut="3(3)" T_Bsram="8(8)"/>
 <SubModule name="u_v9918" Register="2" Lut="1" T_Register="820(2)" T_Alu="30(0)" T_Lut="941(1)" T_Bsram="4(0)">
  <SubModule name="u_v9918_core" Register="4" Lut="20" T_Register="818(4)" T_Alu="30(0)" T_Lut="940(20)" T_Bsram="4(0)">
   <SubModule name="u_vdp_color_bus" Register="41" Lut="152" T_Register="41(41)" T_Lut="152(152)"/>
   <SubModule name="u_vdp_ssg" Register="87" Lut="151" T_Register="87(87)" T_Lut="151(151)"/>
   <SubModule name="u_vdp_color_decoder" Register="15" Lut="25" T_Register="15(15)" T_Lut="25(25)"/>
   <SubModule name="u_vdp_text12" Register="66" Alu="12" Lut="99" T_Register="66(66)" T_Alu="12(12)" T_Lut="99(99)"/>
   <SubModule name="u_vdp_graphic123m" Register="66" Lut="70" T_Register="66(66)" T_Lut="70(70)"/>
   <SubModule name="u_vdp_sprite" Register="202" Alu="8" Lut="240" T_Register="354(202)" T_Alu="8(8)" T_Lut="303(240)" T_Bsram="2(0)">
    <SubModule name="u_sprite_info_ram" Register="118" Lut="62" T_Register="118(118)" T_Lut="62(62)"/>
    <SubModule name="u_even_line_buf" Register="17" Lut="1" Bsram="1" T_Register="17(17)" T_Lut="1(1)" T_Bsram="1(1)"/>
    <SubModule name="u_odd_line_buf" Register="17" Bsram="1" T_Register="17(17)" T_Bsram="1(1)"/>
   </SubModule>
   <SubModule name="u_vdp_register" Register="91" Lut="32" T_Register="91(91)" T_Lut="32(32)"/>
   <SubModule name="u_vdp_lcd" Register="16" Alu="10" Lut="39" T_Register="94(16)" T_Alu="10(10)" T_Lut="88(39)" T_Bsram="2(0)">
    <SubModule name="dbuf" Register="45" Lut="49" T_Register="78(45)" T_Lut="49(49)" T_Bsram="2(0)">
     <SubModule name="u_buf_even" Register="22" Bsram="1" T_Register="22(22)" T_Bsram="1(1)"/>
     <SubModule name="u_buf_odd" Register="11" Bsram="1" T_Register="11(11)" T_Bsram="1(1)"/>
    </SubModule>
   </SubModule>
  </SubModule>
 </SubModule>
 <SubModule name="u_vram" Register="2" Lut="10" Bsram="8" T_Register="2(2)" T_Lut="10(10)" T_Bsram="8(8)"/>
 <SubModule name="u_sdram" Register="40" Lut="91" T_Register="40(40)" T_Lut="91(91)"/>
</Module>
