Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Jan 18 11:02:32 2022
| Host         : DESKTOP-8ES30CV running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file demo_2_control_sets_placed.rpt
| Design       : demo_2
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    35 |
|    Minimum number of control sets                        |    35 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   130 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    35 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |    10 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     2 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             195 |           97 |
| No           | No                    | Yes                    |             176 |           69 |
| No           | Yes                   | No                     |              68 |           20 |
| Yes          | No                    | No                     |              16 |            6 |
| Yes          | No                    | Yes                    |             141 |           55 |
| Yes          | Yes                   | No                     |              10 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------+-----------------------------------------------+----------------------------------+------------------+----------------+
|                Clock Signal               |                 Enable Signal                 |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+-------------------------------------------+-----------------------------------------------+----------------------------------+------------------+----------------+
|  clk_wiz_0_inst/out_BUFG[0]               |                                               | rst_IBUF                         |                2 |              2 |
|  clock_de/num_reg[14]_0_BUFG              |                                               | rst_IBUF                         |                1 |              3 |
|  clk_IBUF_BUFG                            | k1/inst/inst/Ps2Interface_i/bits_count        | rst_IBUF                         |                2 |              4 |
|  clk_IBUF_BUFG                            | k1/E[0]                                       | rst_IBUF                         |                3 |              4 |
|  clk_IBUF_BUFG                            | k1/op_reg_1[0]                                | rst_IBUF                         |                1 |              4 |
|  clk_IBUF_BUFG                            | k1/op_reg_0[0]                                | rst_IBUF                         |                2 |              4 |
|  clkk_BUFG                                |                                               | rst_IBUF                         |                6 |              6 |
|  sc/out[1]                                |                                               | rst_IBUF                         |                2 |              8 |
|  clk_IBUF_BUFG                            | k1/inst/inst/Ps2Interface_i/rx_finish         | rst_IBUF                         |                2 |              8 |
|  clk_IBUF_BUFG                            | k1/inst/inst/Ps2Interface_i/rx_valid          | rst_IBUF                         |                3 |              8 |
|  clock_re/O7011                           |                                               |                                  |                4 |              8 |
|  clkk_BUFG                                | position[4][0][9]_i_1_n_0                     | rst_IBUF                         |                3 |             10 |
|  clkk_BUFG                                | position[3][0][9]_i_1_n_0                     | rst_IBUF                         |                5 |             10 |
|  clkk_BUFG                                | position[2][0][9]_i_1_n_0                     | rst_IBUF                         |                4 |             10 |
|  clkk_BUFG                                | p_0_in__0                                     | rst_IBUF                         |                4 |             10 |
|  clk_IBUF_BUFG                            | k1/key                                        | rst_IBUF                         |                3 |             10 |
|  clkk_BUFG                                | position[0][0][9]_i_1_n_0                     | rst_IBUF                         |                4 |             10 |
|  clkk_BUFG                                | position[5][0][9]_i_1_n_0                     | rst_IBUF                         |                5 |             10 |
|  clk_wiz_0_inst/out_BUFG[0]               |                                               | vga_inst/pixel_cnt[9]_i_1_n_0    |                4 |             10 |
|  clk_wiz_0_inst/out_BUFG[0]               | vga_inst/line_cnt                             | vga_inst/line_cnt[9]_i_1_n_0     |                3 |             10 |
|  clk_IBUF_BUFG                            | k1/inst/inst/Ps2Interface_i/frame[10]_i_1_n_0 | rst_IBUF                         |                2 |             11 |
|  playerCtrl_02/next_ibeat_reg[11]_i_2_n_0 |                                               |                                  |                7 |             12 |
|  clk_wiz_0_inst/out_BUFG[0]               |                                               |                                  |                6 |             12 |
|  clock_22/out[0]                          |                                               | rst_IBUF                         |                5 |             12 |
|  playerCtrl_00/next_ibeat_reg[12]_i_2_n_0 |                                               |                                  |                6 |             13 |
|  clkk_BUFG                                | i2                                            | rst_IBUF                         |                6 |             14 |
|  clkk_BUFG                                | i                                             | rst_IBUF                         |                6 |             14 |
|  clk_IBUF_BUFG                            | k1/op_reg[0]                                  |                                  |                6 |             16 |
|  clock_jojo/clkDivjojo                    |                                               | rst_IBUF                         |                8 |             20 |
|  clock_de/num_reg[14]_0_BUFG              |                                               |                                  |               10 |             27 |
|  clk_IBUF_BUFG                            |                                               | clock_jo/clear                   |                7 |             28 |
|  clk_IBUF_BUFG                            |                                               | clock_jojo/counter[0]_i_1__0_n_0 |                7 |             28 |
|  _mode_IBUF_BUFG                          |                                               |                                  |               40 |             44 |
|  clk_IBUF_BUFG                            |                                               |                                  |               24 |             79 |
|  clk_IBUF_BUFG                            |                                               | rst_IBUF                         |               47 |            127 |
+-------------------------------------------+-----------------------------------------------+----------------------------------+------------------+----------------+


