# Single-cycle-datapath-riscv-minimips
GitHub repo: Single Cycle Data Path RISC-V MiniMIPS. Verilog-based RISC-V processor with IF, ID, EX, MEM, WB stages. Educational and functional for studying processor architecture. Ideal for learning RISC-V and computer organization. Explore datapath and stages in this compact design.
