/***********************************************************************
 *
 * linux/arch/arm/mach-s3c64xx/smdk6400.c
 *
 * $Id: mach-smdk6400.c,v 1.22 2008/08/20 05:52:26 yujiun Exp $
 *
 * Copyright (C) 2005, Sean Choi <sh428.choi@samsung.com>
 * All rights reserved
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 * MA 02111-1307 USA
 *
 * derived from linux/arch/arm/mach-s3c2410/devs.c, written by
 * Ben Dooks <ben@simtec.co.uk>
 *
 ***********************************************************************/

#include <linux/kernel.h>
#include <linux/types.h>
#include <linux/interrupt.h>
#include <linux/list.h>
#include <linux/timer.h>
#include <linux/delay.h>
#include <linux/init.h>
#include <linux/platform_device.h>
#include <linux/mtd/mtd.h>
#include <linux/mtd/partitions.h>

#include <asm/setup.h>
#include <asm/mach/arch.h>
#include <asm/mach/map.h>
#include <asm/mach/irq.h>
#include <asm/mach/flash.h>

#include <asm/hardware.h>
#include <asm/io.h>
#include <asm/irq.h>
#include <asm/mach-types.h>

#include <asm/plat-s3c/regs-serial.h>
#include <asm/arch/regs-gpio.h>

#include <asm/arch/regs-mem.h>
#include <asm/arch/regs-s3c-clock.h>
#include <asm/plat-s3c/nand.h>
#include <asm/plat-s3c/adc.h>

#include <asm/plat-s3c64xx/s3c6400.h>
#include <asm/plat-s3c24xx/devs.h>
#include <asm/plat-s3c24xx/cpu.h>
#include <asm/arch/hsmmc.h>

#include <asm/plat-s3c24xx/common-smdk.h>
#include <asm/arch-s3c2410/reserved_mem.h>

#if defined(CONFIG_RTC_DRV_S3C)
#include <asm/plat-s3c/regs-rtc.h>
#endif

#if defined(CONFIG_USB_GADGET_S3C_OTGD_HS) || defined(CONFIG_USB_OHCI_HCD)
#include <asm/arch-s3c2410/regs-usb-otg-hs.h>
#endif

#include <asm/plat-s3c/regs-adc.h>
#include <asm/plat-s3c/ts.h>

extern struct sys_timer s3c_timer;

static struct map_desc smdk6400_iodesc[] __initdata = {
	IODESC_ENT(CS8900),
};

#define DEF_UCON S3C_UCON_DEFAULT
#define DEF_ULCON S3C_LCON_CS8 | S3C_LCON_PNONE
#define DEF_UFCON S3C_UFCON_RXTRIG8 | S3C_UFCON_FIFOMODE


static struct s3c24xx_uart_clksrc smdk6400_serial_clocks[] = {
	[0] = {
		.name		= "mpll_clk_uart",
		.divisor	= 1,
		.min_baud	= 0,
		.max_baud	= 0,
	},
#if defined (CONFIG_SERIAL_S3C64XX_HS_UART)
	[1] = {
		.name		= "epll_clk_uart_192m",
		.divisor	= 1,
		.min_baud	= 0,
		.max_baud	= 4000000,
	}
#endif
};



static struct s3c2410_uartcfg smdk6400_uartcfgs[] = {
	[0] = {
		.hwport	     = 0,
		.flags	     = 0,
		.ucon	     = DEF_UCON,
		.ulcon	     = DEF_ULCON,
		.ufcon	     = DEF_UFCON,
		.clocks	     = smdk6400_serial_clocks,
		.clocks_size = ARRAY_SIZE(smdk6400_serial_clocks),
	},
	[1] = {
		.hwport	     = 1,
		.flags	     = 0,
		.ucon	     = DEF_UCON,
		.ulcon	     = DEF_ULCON,
		.ufcon	     = DEF_UFCON,
		.clocks	     = smdk6400_serial_clocks,
		.clocks_size = ARRAY_SIZE(smdk6400_serial_clocks),
	},
	[2] = {
		.hwport	     = 2,
		.flags	     = 0,
		.ucon	     = DEF_UCON,
		.ulcon	     = DEF_ULCON,
		.ufcon	     = DEF_UFCON,
		.clocks	     = smdk6400_serial_clocks,
		.clocks_size = ARRAY_SIZE(smdk6400_serial_clocks),
	},
	[3] = {
		.hwport	     = 3,
		.flags	     = 0,
		.ucon	     = DEF_UCON,
		.ulcon	     = DEF_ULCON,
		.ufcon	     = DEF_UFCON,
		.clocks	     = smdk6400_serial_clocks,
		.clocks_size = ARRAY_SIZE(smdk6400_serial_clocks),
	}

};



/*add devices as drivers are integrated*/
static struct platform_device *smdk6400_devices[] __initdata = {
	&s3c_device_rtc,
	&s3c_device_ac97,
	&s3c_device_iis,
	&s3c_device_adc,
	&s3c_device_ts,
	&s3c_device_i2c,
	&s3c_device_usb,
	&s3c_device_usbgadget,
	&s3c_device_usb_otghcd,
	&s3c_device_tvenc,
	&s3c_device_tvscaler,
	&s3c_device_hsmmc0,
	&s3c_device_hsmmc1,
	&s3c_device_hsmmc2,
	&s3c_device_wdt,
	&s3c_device_jpeg,
	&s3c_device_vpp,
	&s3c_device_ide,
	&s3c_device_mfc,
	&s3c_device_spi0,
	&s3c_device_spi1,
	&s3c_device_camif,
	&s3c_device_g2d,
	&s3c_device_keypad,
};


static void __init smdk6400_map_io(void)
{
	s3c24xx_init_io(smdk6400_iodesc, ARRAY_SIZE(smdk6400_iodesc));
	s3c24xx_init_clocks(0);
	s3c24xx_init_uarts(smdk6400_uartcfgs, ARRAY_SIZE(smdk6400_uartcfgs));
}

void smdk6400_cs89x0_set(void)
{
	unsigned int tmp;

	tmp = __raw_readl(S3C_SROM_BW);
	tmp &=~(0xF<<4);
	tmp |= (1<<7) | (1<<6) | (1<<4);
	__raw_writel(tmp, S3C_SROM_BW);

	__raw_writel((0x0<<28)|(0x4<<24)|(0xd<<16)|(0x1<<12)|(0x4<<8)|(0x6<<4)|(0x0<<0), S3C_SROM_BC1);
}

static void __init smdk6400_fixup (struct machine_desc *desc, struct tag *tags,
	      char **cmdline, struct meminfo *mi)
{
	/*
	 * Bank start addresses are not present in the information
	 * passed in from the boot loader.  We could potentially
	 * detect them, but instead we hard-code them.
	 */
	mi->bank[0].start = PHYS_OFFSET;

#if defined(CONFIG_RESERVED_MEM_JPEG)
	mi->bank[0].size = 120*1024*1024;
#elif defined(CONFIG_RESERVED_MEM_JPEG_POST)
	mi->bank[0].size = 112*1024*1024;
#elif defined(CONFIG_RESERVED_MEM_MFC)
	mi->bank[0].size = 122*1024*1024;
#elif defined(CONFIG_RESERVED_MEM_MFC_POST)
	mi->bank[0].size = 114*1024*1024;
#elif defined(CONFIG_RESERVED_MEM_JPEG_MFC_POST)
	mi->bank[0].size = 106*1024*1024;
#elif defined(CONFIG_RESERVED_MEM_JPEG_CAMERA)
	mi->bank[0].size = 105*1024*1024;
#elif defined(CONFIG_RESERVED_MEM_JPEG_POST_CAMERA)
	mi->bank[0].size = 97*1024*1024;
#elif defined(CONFIG_RESERVED_MEM_MFC_CAMERA)
	mi->bank[0].size = 107*1024*1024;
#elif defined(CONFIG_RESERVED_MEM_MFC_POST_CAMERA)
	mi->bank[0].size = 99*1024*1024;
#elif defined(CONFIG_RESERVED_MEM_JPEG_MFC_POST_CAMERA)
	mi->bank[0].size = 91*1024*1024;
#elif defined(CONFIG_RESERVED_MEM_CMM_MFC_POST)
	mi->bank[0].size = 106*1024*1024;
#elif defined(CONFIG_RESERVED_MEM_CMM_JPEG_MFC_POST_CAMERA)
	mi->bank[0].size = 83*1024*1024;
#elif defined(CONFIG_RESERVED_MEM_TV_MFC_POST_CAMERA)
	mi->bank[0].size = 91*1024*1024;
#elif defined(CONFIG_VIDEO_SAMSUNG)
	mi->bank[0].size = 113*1024*1024;
#else
 	mi->bank[0].size = 128*1024*1024;
#endif
	mi->bank[0].node = 0;

	mi->nr_banks = 1;
}


static void __init smdk6400_machine_init (void)
{
	smdk6400_cs89x0_set();
	platform_add_devices(smdk6400_devices, ARRAY_SIZE(smdk6400_devices));
	smdk_machine_init();

	/* jsgood: hsmmc0/1 card detect pin should be high before setup gpio. (GPG6 to Input) */
	writel(readl(S3C_GPGCON) & 0xf0ffffff, S3C_GPGCON);
}

MACHINE_START(SMDK6400, "SMDK6400")
	/* Maintainer: Samsung Electronics */
	.phys_io    = S3C24XX_PA_UART,
	.io_pg_offst    = (((u32)S3C24XX_VA_UART) >> 18) & 0xfffc,
	.boot_params    = S3C_SDRAM_PA + 0x100,

	.init_irq   = s3c_init_irq,
	.map_io     = smdk6400_map_io,
	.fixup      = smdk6400_fixup,
	.timer      = &s3c_timer,
	.init_machine   = smdk6400_machine_init,
MACHINE_END

/*--------------------------------------------------------------
 * HS-MMC GPIO Set function
 * the location of this function must be re-considered.
 * by scsuh
 *--------------------------------------------------------------*/
void hsmmc_set_gpio (uint channel, uint width)
{
	u32 reg;

	switch (channel) {
	/* can supports 1 and 4 bit bus */
	case 0:
		if (width == 1) {
			/* MMC CLK0, MMC CMD0, MMC DATA0[0], MMC CDn0 0~2,6 */
			reg = readl(S3C_GPGCON) & 0xf0fff000;
			writel(reg | 0x02000222, S3C_GPGCON);
			reg = readl(S3C_GPGPU) & 0xffffcfc0;
			writel(reg, S3C_GPGPU);
		}
		else if (width == 4) {
			/* MMC CLK0, MMC CMD0, MMC DATA0[0-3], MMC CDn0 0~6 */
			reg = readl(S3C_GPGCON) & 0xf0000000;
			writel(reg | 0x02222222, S3C_GPGCON);
			reg = readl(S3C_GPGPU) & 0xfffff000;
			writel(reg, S3C_GPGPU);
		}
		break;

	/* can supports 1, 4, and 8 bit bus */
	case 1:
		/* MMC CDn1 - 6 */
		reg = readl(S3C_GPGCON) & 0xf0ffffff;
		writel(reg | 0x03000000, S3C_GPGCON);
		reg = readl(S3C_GPGPU) & 0xffffcfff;
		writel(reg, S3C_GPGPU);

		if (width == 1) {
			/* MMC CLK1, MMC CMD1, MMC DATA1[0]  - 0~2 */
			reg = readl(S3C_GPH0CON) & 0xfffff000;
			writel(reg | 0x222, S3C_GPH0CON);
			reg = readl(S3C_GPHPU) & 0xffffffc0;
			writel(reg, S3C_GPHPU);
		}
		else if (width == 4) {
			/* MMC CLK1, MMC CMD1, MMC DATA1[0-3] - 0~5 */
			reg = readl(S3C_GPH0CON) & 0xff000000;
			writel(reg | 0x00222222, S3C_GPH0CON);
			reg = readl(S3C_GPHPU) & 0xfffff000;
			writel(reg, S3C_GPHPU);
		}
		else if (width == 8) {
			/* MMC CLK1, MMC CMD1, MMC DATA1[0-5] - 0~7 */
			writel(0x22222222, S3C_GPH0CON);

			/* MMC DATA1[6-7] 8~9 */
			writel(0x00000022, S3C_GPH1CON);

			reg = readl(S3C_GPHPU) & 0xfff00000;
			writel(reg, S3C_GPHPU);
		}
		break;

	/* can supports 1 and 4 bit bus, no irq_cd */
	case 2:
		/* MMC CLK2, MMC CMD2 */
		reg = readl(S3C_GPCCON) & 0xff00ffff;
		writel(reg | 0x00330000, S3C_GPCCON);
		reg = readl(S3C_GPCPU) & 0xfffffc3f;
		writel(reg, S3C_GPCPU);

		if (width == 1) {
			/* MMC DATA2[0] */
			reg = readl(S3C_GPH0CON) & 0xf0ffffff;
			writel(reg | 0x03000000, S3C_GPH0CON);
			reg = readl(S3C_GPHPU) & 0xfffff3ff;
			writel(reg, S3C_GPHPU);
		}
		else if (width == 4) {
			/* MMC DATA2[1] */
			reg = readl(S3C_GPH0CON) & 0x00ffffff;
			writel(reg | 0x33000000, S3C_GPH0CON);

			/* MMC DATA2[2-3] */
			writel(0x00000033, S3C_GPH1CON);

			reg = readl(S3C_GPHPU) & 0xfff00fff;
			writel(reg, S3C_GPHPU);
		}
		break;

	default:
		break;
	}
}

/* For host controller's capabilities */
#define HOST_CAPS (MMC_CAP_4_BIT_DATA | MMC_CAP_MULTIWRITE | \
			MMC_CAP_MMC_HIGHSPEED | MMC_CAP_SD_HIGHSPEED)

struct s3c_hsmmc_cfg s3c_hsmmc0_platform = {
	.hwport = 0,
	.enabled = 0,
	.host_caps = HOST_CAPS,
	.bus_width = 4,
	.highspeed = 0,

	/* ctrl for mmc */
	.fd_ctrl[MMC_TYPE_MMC] = {
		.ctrl2 = 0xC0004100,			/* ctrl2 for mmc */
		.ctrl3[SPEED_NORMAL] = 0x80808080,	/* ctrl3 for low speed */
		.ctrl3[SPEED_HIGH]   = 0x00000080,	/* ctrl3 for high speed */
		.ctrl4 = 0,
	},

	/* ctrl for sd */
	.fd_ctrl[MMC_TYPE_SD] = {
		.ctrl2 = 0xC0000100,			/* ctrl2 for sd */
		.ctrl3[SPEED_NORMAL] = 0,		/* ctrl3 for low speed */
		.ctrl3[SPEED_HIGH]   = 0,		/* ctrl3 for high speed */
		.ctrl4 = 0,
	},

	.clocks[0] = {
		.name = "hsmmc0",
		.src = 0x1,
	},

	.clocks[1] = {
		.name = "sclk_48m_mmc0",
		.src = 0x3,
	},
};

struct s3c_hsmmc_cfg s3c_hsmmc1_platform = {
	.hwport = 1,
	.enabled = 1,
	.host_caps = HOST_CAPS | MMC_CAP_8_BIT_DATA,
	.bus_width = 8,
	.highspeed = 0,

	/* ctrl for mmc */
	.fd_ctrl[MMC_TYPE_MMC] = {
		.ctrl2 = 0xC0004100,			/* ctrl2 for mmc */
		.ctrl3[SPEED_NORMAL] = 0x80808080,	/* ctrl3 for low speed */
		.ctrl3[SPEED_HIGH]   = 0x00000080,	/* ctrl3 for high speed */
		.ctrl4 = 0,
	},

	/* ctrl for sd */
	.fd_ctrl[MMC_TYPE_SD] = {
		.ctrl2 = 0xC0000100,			/* ctrl2 for sd */
		.ctrl3[SPEED_NORMAL] = 0,		/* ctrl3 for low speed */
		.ctrl3[SPEED_HIGH]   = 0,		/* ctrl3 for high speed */
		.ctrl4 = 0,
	},

	.clocks[0] = {
		.name = "hsmmc1",
		.src = 0x1,
	},

	.clocks[1] = {
		.name = "sclk_48m_mmc1",
		.src = 0x3,
	},
};

struct s3c_hsmmc_cfg s3c_hsmmc2_platform = {
	.hwport = 2,
	.enabled = 0,
	.host_caps = HOST_CAPS,
	.bus_width = 4,
	.highspeed = 0,

	/* ctrl for mmc */
	.fd_ctrl[MMC_TYPE_MMC] = {
		.ctrl2 = 0xC0004100,			/* ctrl2 for mmc */
		.ctrl3[SPEED_NORMAL] = 0x80808080,	/* ctrl3 for low speed */
		.ctrl3[SPEED_HIGH]   = 0x00000080,	/* ctrl3 for high speed */
		.ctrl4 = 0,
	},

	/* ctrl for sd */
	.fd_ctrl[MMC_TYPE_SD] = {
		.ctrl2 = 0xC0000100,			/* ctrl2 for sd */
		.ctrl3[SPEED_NORMAL] = 0,		/* ctrl3 for low speed */
		.ctrl3[SPEED_HIGH]   = 0,		/* ctrl3 for high speed */
		.ctrl4 = 0,
	},

	.clocks[0] = {
		.name = "hsmmc2",
		.src = 0x1,
	},

	.clocks[1] = {
		.name = "sclk_48m_mmc2",
		.src = 0x3,
	},
};

#if defined(CONFIG_RTC_DRV_S3C)
/* rtc function */
unsigned int s3c_rtc_set_bit_byte(void __iomem *base, uint offset, uint val)
{
	writeb(val, base + offset);

	return 0;
}

unsigned int s3c_rtc_read_alarm_status(void __iomem *base)
{
	return 1;
}

void s3c_rtc_set_pie(void __iomem *base, uint to)
{
	unsigned int tmp;

	tmp = readw(base + S3C2410_RTCCON) & ~S3C_RTCCON_TICEN;

        if (to)
                tmp |= S3C_RTCCON_TICEN;

        writew(tmp, base + S3C2410_RTCCON);

}

void s3c_rtc_set_freq_regs(void __iomem *base, uint freq, uint *s3c_freq)
{
	unsigned int tmp;

        tmp = readw(base + S3C2410_RTCCON) & (S3C_RTCCON_TICEN | S3C2410_RTCCON_RTCEN );
        writew(tmp, base + S3C2410_RTCCON);
        *s3c_freq = freq;
        tmp = (32768 / freq)-1;
        writew(tmp, base + S3C2410_TICNT);
}

void s3c_rtc_enable_set(struct platform_device *pdev,void __iomem *base, int en)
{
	unsigned int tmp;

	if (!en) {
		tmp = readw(base + S3C2410_RTCCON);
		writew(tmp & ~ (S3C2410_RTCCON_RTCEN | S3C_RTCCON_TICEN), base + S3C2410_RTCCON);
	} else {
		/* re-enable the device, and check it is ok */
		if ((readw(base+S3C2410_RTCCON) & S3C2410_RTCCON_RTCEN) == 0){
			dev_info(&pdev->dev, "rtc disabled, re-enabling\n");

			tmp = readw(base + S3C2410_RTCCON);
			writew(tmp|S3C2410_RTCCON_RTCEN, base+S3C2410_RTCCON);
		}

		if ((readw(base + S3C2410_RTCCON) & S3C2410_RTCCON_CNTSEL)){
			dev_info(&pdev->dev, "removing RTCCON_CNTSEL\n");

			tmp = readw(base + S3C2410_RTCCON);
			writew(tmp& ~S3C2410_RTCCON_CNTSEL, base+S3C2410_RTCCON);
		}

		if ((readw(base + S3C2410_RTCCON) & S3C2410_RTCCON_CLKRST)){
			dev_info(&pdev->dev, "removing RTCCON_CLKRST\n");

			tmp = readw(base + S3C2410_RTCCON);
			writew(tmp & ~S3C2410_RTCCON_CLKRST, base+S3C2410_RTCCON);
		}
	}
}
#endif

#if defined(CONFIG_USB_GADGET_S3C_OTGD_HS) || defined(CONFIG_USB_OHCI_HCD)
/* Initializes OTG Phy. */
void otg_phy_init(u32 otg_phy_clk) {

	writel(readl(S3C_OTHERS)|S3C_OTHERS_USB_SIG_MASK, S3C_OTHERS);
	writel(0x0, S3C_USBOTG_PHYPWR);		/* Power up */
	writel(otg_phy_clk, S3C_USBOTG_PHYCLK);
	writel(0x1, S3C_USBOTG_RSTCON);

	udelay(50);
	writel(0x0, S3C_USBOTG_RSTCON);
	udelay(50);
}
#endif

#ifdef CONFIG_USB_GADGET_S3C_OTGD_HS
/* OTG PHY Power Off */
void otg_phy_off(void) {
	writel(readl(S3C_USBOTG_PHYPWR)|(0x1F<<1), S3C_USBOTG_PHYPWR);
	writel(readl(S3C_OTHERS)&~S3C_OTHERS_USB_SIG_MASK, S3C_OTHERS);
}
#endif

#ifdef CONFIG_USB_OHCI_HCD
void usb_host_clk_en(int usb_host_clksrc, u32 otg_phy_clk) {
	switch (usb_host_clksrc) {
	case 0: /* epll clk */
		writel((readl(S3C_CLK_SRC)& ~S3C_CLKSRC_UHOST_MASK)
			|S3C_CLKSRC_EPLL_CLKSEL|S3C_CLKSRC_UHOST_EPLL,
			S3C_CLK_SRC);

		/* USB host colock divider ratio is 2 */
		writel((readl(S3C_CLK_DIV1)& ~S3C_CLKDIVN_UHOST_MASK)
			|S3C_CLKDIV1_USBDIV2, S3C_CLK_DIV1);
		break;
	case 1: /* oscillator 48M clk */
		writel(readl(S3C_CLK_SRC)& ~S3C_CLKSRC_UHOST_MASK, S3C_CLK_SRC);
		otg_phy_init(otg_phy_clk);

		/* USB host colock divider ratio is 1 */
		writel(readl(S3C_CLK_DIV1)& ~S3C_CLKDIVN_UHOST_MASK, S3C_CLK_DIV1);
		break;
	default:
		printk(KERN_INFO "Unknown USB Host Clock Source\n");
		BUG();
		break;
	}

	writel(readl(S3C_HCLK_GATE)|S3C_CLKCON_HCLK_UHOST|S3C_CLKCON_HCLK_SECUR,
		S3C_HCLK_GATE);
	writel(readl(S3C_SCLK_GATE)|S3C_CLKCON_SCLK_UHOST, S3C_SCLK_GATE);

}
#endif

/* smdk6410 adc common function */

struct s3c_adc_cfg s3c_adc_platform={
	/* s3c6410 support 12-bit resolution */
	.delay	= 10000,
	.presc 	= 49,
	.resolution = 10,
};

#if defined(CONFIG_S3C_ADC)
unsigned int s3c_adc_convert(void __iomem *reg_base,unsigned int s3c_adc_port)
{
	unsigned int adc_return;
	unsigned long data0;
	unsigned long data1;

	writel(readl(reg_base+S3C2410_ADCCON)|S3C2410_ADCCON_SELMUX(s3c_adc_port), reg_base+S3C2410_ADCCON);

	udelay(10);

	writel(readl(reg_base+S3C2410_ADCCON)|S3C2410_ADCCON_ENABLE_START, reg_base+S3C2410_ADCCON);

       do {
	   	data0 = readl(reg_base+S3C2410_ADCCON);
	} while(!(data0 & S3C2410_ADCCON_ECFLG));

	data1 = readl(reg_base+S3C2410_ADCDAT0);

	adc_return = data1 & S3C2410_ADCDAT0_XPDATA_MASK;

	return adc_return;
}
#endif

struct s3c_ts_mach_info s3c_ts_platform = {
                .delay = 10000,
                .presc = 49,
                .oversampling_shift = 2,
		.resol_bit = 12,
};


