
Questa Version 10.5 linux_x86_64 23 Jul 2016

-------------------------------------------------------------------------------
Design Report
Created Sun Jan 22 21:41:23 2017
-------------------------------------------------------------------------------


Design 'small_example'
===============================================================================


---------------------------------------
Design Summary                    Count
---------------------------------------
Clocks                                1
  User-specified                      1
  Inferred                            0
Control Point Bits                    8
  DUT Input Bits                      0
  Cut Point Bits                      0
  Black Box Output Bits               0
  Undriven Wire Bits                  8
State Bits                           15
  Design Register Bits               15
  Design Latch Bits                   0
Storage Structures       
  Counters                            0
  RAMs                                0
Black Boxes                           0
---------------------------------------

Detailed Design Information
===============================================================================


Clocks
------------------------------------------------------------------------------
Port                                   Period         Waveform    Edges
------------------------------------------------------------------------------
clk                                        10              0 5    PE   
------------------------------------------------------------------------------
Cut Points
----------
  <none>

Black Box Outputs
-----------------
  <none>

Undriven Wires
--------------
  a  (1 bit)
  b  (1 bit)
  binary_in  (4 bits)
  clk  (1 bit)
  m_rst  (1 bit)

Latches
-------
  <none>

Counters
--------
  <none>

RAMs
----
  <none>

Black Boxes (User-specified)
----------------------------
  <none>

Black Boxes (Inferred)
----------------------
  <none>



Port Constraints
-------------------------------------------------------------------------------
Type                 Clock Domain         Value         Port
-------------------------------------------------------------------------------
-------------------------------------------------------------------------------

Instance Usage
===============================================================================
Count  Module          Location
-------------------------------------------------------------------------------



