Version 4
SHEET 1 1292 680
WIRE -592 -96 -624 -96
WIRE -432 -96 -592 -96
WIRE -432 -64 -432 -96
WIRE -624 -48 -624 -96
WIRE -688 0 -720 0
WIRE -592 0 -592 -96
WIRE -592 0 -624 0
WIRE -432 32 -432 16
WIRE -720 48 -720 0
WIRE -624 64 -624 48
WIRE -544 64 -624 64
WIRE -496 64 -544 64
WIRE -544 80 -544 64
WIRE -624 96 -624 64
WIRE -800 144 -880 144
WIRE -688 144 -800 144
WIRE -592 144 -624 144
WIRE -544 160 -544 144
WIRE -880 176 -880 144
WIRE -624 256 -624 192
WIRE -592 256 -592 144
WIRE -592 256 -624 256
WIRE -880 288 -880 256
WIRE -624 288 -624 256
FLAG -624 288 0
FLAG -432 32 0
FLAG -800 144 In
FLAG -496 64 Out
FLAG -880 288 0
FLAG -720 48 0
FLAG -544 160 0
SYMBOL voltage -432 -80 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR InstName VDD
SYMATTR Value 3.3V
SYMBOL voltage -880 160 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
WINDOW 3 7 99 Left 2
SYMATTR Value PULSE(3.3 0 5n 1n 1n 20n)
SYMATTR InstName VA
SYMBOL pmos -672 48 M180
WINDOW 39 56 100 Left 2
WINDOW 40 56 128 Left 2
SYMATTR InstName M2
SYMATTR Value2 l={LP} w={WP}
SYMATTR SpiceModel ""
SYMATTR Value PMOS
SYMBOL nmos -672 96 R0
SYMATTR InstName M1
SYMATTR Value2 l=0.6u w=1u
SYMATTR Value NMOS
SYMBOL cap -560 80 R0
SYMATTR InstName C1
SYMATTR Value 100f
TEXT -440 160 Left 2 !.lib cmos.lib
TEXT -440 184 Left 2 !.tran 40n
TEXT -552 240 Left 2 !.step param  i list 1 2 3 4 5
TEXT -752 -40 Left 2 ;W={WP}\nL={LP}
TEXT -736 168 Left 2 ;W=1u\nL=0.6u
TEXT -552 288 Left 2 !.param LP table(i,1,1u,2,1u,3,1u,4,2u,5,4u)
TEXT -552 264 Left 2 !.param WP table(i,1,4u,2,2u,3,1u,4,1u,5,1u)
