#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Dec 13 00:53:13 2022
# Process ID: 8268
# Current directory: D:/Git_hub/ZYNQ_study/zynq_project/lab6_IRQ
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12084 D:\Git_hub\ZYNQ_study\zynq_project\lab6_IRQ\lab6_IRQ.xpr
# Log file: D:/Git_hub/ZYNQ_study/zynq_project/lab6_IRQ/vivado.log
# Journal file: D:/Git_hub/ZYNQ_study/zynq_project/lab6_IRQ\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Git_hub/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Git_hub/ZYNQ_study/zynq_project/led_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
update_compile_order -fileset sources_1
open_bd_design {D:/Git_hub/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/system.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - switches
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - buttons
Adding cell -- xilinx.com:user:led_ip:1.0 - led_ip
Adding cell -- xilinx.com:ip:axi_bram_ctrl:4.0 - axi_bram_ctrl_0
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_0_bram
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <system> from BD file <D:/Git_hub/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/system.bd>
reset_target all [get_files  D:/Git_hub/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects  [get_files  D:/Git_hub/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/system.bd] -sync -no_script -force -quiet
generate_target all [get_files  D:/Git_hub/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
WARNING: [BD 41-1771] Block interface /buttons/GPIO has associated board param 'GPIO_BOARD_INTERFACE', which is set to board part interface 'btns_4bits'. This interface is connected to an external interface /buttons, whose name 'buttons' does not match with the board interface name 'btns_4bits'.
This is a visual-only issue - this interface /buttons/GPIO will be connected to board interface 'btns_4bits'. If desired, please change the name of this port /buttons manually.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/Git_hub/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/synth/system.v
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_bram_ctrl_0_bram/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : D:/Git_hub/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/sim/system.v
VHDL Output written to : D:/Git_hub/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block switches .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block buttons .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block led_ip .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_bram_ctrl_0_bram .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Git_hub/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/ip/system_auto_pc_2/system_auto_pc_2_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m02_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Git_hub/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Git_hub/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Git_hub/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/ip/system_auto_pc_3/system_auto_pc_3_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file D:/Git_hub/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file D:/Git_hub/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File D:/Git_hub/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1173.848 ; gain = 139.863
catch { config_ip_cache -export [get_ips -all system_processing_system7_0_0] }
catch { config_ip_cache -export [get_ips -all system_axi_gpio_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_gpio_0_0, cache-ID = a8962bd19c03e685; cache size = 4.312 MB.
catch { config_ip_cache -export [get_ips -all system_rst_ps7_0_100M_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_rst_ps7_0_100M_0, cache-ID = 8dba0b1ca7a4464a; cache size = 4.312 MB.
catch { config_ip_cache -export [get_ips -all system_axi_gpio_0_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_gpio_0_1, cache-ID = a9aa3de208b505af; cache size = 4.312 MB.
catch { config_ip_cache -export [get_ips -all system_xbar_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_xbar_0, cache-ID = 5f3eadb92f6e36b7; cache size = 4.312 MB.
catch { config_ip_cache -export [get_ips -all system_led_ip_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_led_ip_0_0, cache-ID = dc337c3c5125c988; cache size = 4.312 MB.
catch { config_ip_cache -export [get_ips -all system_axi_bram_ctrl_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_bram_ctrl_0_0, cache-ID = e76060c1ffe9965e; cache size = 4.312 MB.
catch { config_ip_cache -export [get_ips -all system_axi_bram_ctrl_0_bram_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_bram_ctrl_0_bram_0, cache-ID = 889d14ef19c8100c; cache size = 4.313 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_2] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_2, cache-ID = cdb355337d955937; cache size = 4.313 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = cdb355337d955937; cache size = 4.313 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = cdb355337d955937; cache size = 4.313 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_3] }
export_ip_user_files -of_objects [get_files D:/Git_hub/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Git_hub/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 6 {system_processing_system7_0_0_synth_1 system_auto_pc_3_synth_1}
[Tue Dec 13 00:54:40 2022] Launched system_processing_system7_0_0_synth_1, system_auto_pc_3_synth_1...
Run output will be captured here:
system_processing_system7_0_0_synth_1: D:/Git_hub/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.runs/system_processing_system7_0_0_synth_1/runme.log
system_auto_pc_3_synth_1: D:/Git_hub/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.runs/system_auto_pc_3_synth_1/runme.log
export_simulation -of_objects [get_files D:/Git_hub/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/system.bd] -directory D:/Git_hub/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.ip_user_files/sim_scripts -ip_user_files_dir D:/Git_hub/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.ip_user_files -ipstatic_source_dir D:/Git_hub/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Git_hub/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.cache/compile_simlib/modelsim} {questa=D:/Git_hub/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.cache/compile_simlib/questa} {riviera=D:/Git_hub/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.cache/compile_simlib/riviera} {activehdl=D:/Git_hub/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Git_hub/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Dec 13 00:55:05 2022] Launched system_processing_system7_0_0_synth_1, system_auto_pc_3_synth_1, synth_1...
Run output will be captured here:
system_processing_system7_0_0_synth_1: D:/Git_hub/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.runs/system_processing_system7_0_0_synth_1/runme.log
system_auto_pc_3_synth_1: D:/Git_hub/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.runs/system_auto_pc_3_synth_1/runme.log
synth_1: D:/Git_hub/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.runs/synth_1/runme.log
[Tue Dec 13 00:55:05 2022] Launched impl_1...
Run output will be captured here: D:/Git_hub/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.runs/impl_1/runme.log
open_bd_design {D:/Git_hub/ZYNQ_study/zynq_project/lab6_IRQ/lab6_IRQ.srcs/sources_1/bd/system/system.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 13 01:07:06 2022...
