$date
	Mon Jan 29 18:30:07 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module project_2A $end
$var reg 1 ! A $end
$upscope $end
$scope module project_2A $end
$var reg 1 " B $end
$upscope $end
$scope module project_2A $end
$var reg 1 # C $end
$upscope $end
$scope module project_2A $end
$var reg 1 $ D $end
$upscope $end
$scope module project_2A $end
$var wire 1 % F $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
0!
$end
#10
1$
#20
1%
0$
1#
#30
1$
#40
0%
0$
0#
1"
#50
1$
#60
1%
0$
1#
#70
1$
#80
0$
0#
0"
1!
#90
0%
1$
#100
1%
0$
1#
#110
0%
1$
#120
1%
0$
0#
1"
#130
0%
1$
#140
1%
0$
1#
#150
0%
1$
#160
0$
0#
0"
0!
