
<!DOCTYPE html>

<html lang="en">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="generator" content="Docutils 0.18.1: http://docutils.sourceforge.net/" />

    <title>ssb_out Source File &#8212; Bedrock  documentation</title>
    <link rel="stylesheet" type="text/css" href="../_static/pygments.css" />
    <link rel="stylesheet" type="text/css" href="../_static/alabaster.css" />
    <script data-url_root="../" id="documentation_options" src="../_static/documentation_options.js"></script>
    <script src="../_static/jquery.js"></script>
    <script src="../_static/underscore.js"></script>
    <script src="../_static/_sphinx_javascript_frameworks_compat.js"></script>
    <script src="../_static/doctools.js"></script>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
   
  <link rel="stylesheet" href="../_static/custom.css" type="text/css" />
  
  
  <meta name="viewport" content="width=device-width, initial-scale=0.9, maximum-scale=0.9" />

  </head><body>
  

    <div class="document">
      <div class="documentwrapper">
        <div class="bodywrapper">
          

          <div class="body" role="main">
            
  <div class="admonition attention">
<p class="admonition-title">Attention</p>
<p>This documentation is a work in progress.
Expect to see errors and unfinished things.</p>
</div>
<section id="ssb-out-source-file">
<span id="ssb-out-source"></span><h1>ssb_out Source File<a class="headerlink" href="#ssb-out-source-file" title="Permalink to this heading">Â¶</a></h1>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="linenos"> 1</span><span class="no">`timescale</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span><span class="w"> </span><span class="o">/</span><span class="w"> </span><span class="mh">1</span><span class="n">ns</span><span class="w"></span>
<span class="linenos"> 2</span><span class="c1">// SSB stands for Single Side Band.</span>
<span class="linenos"> 3</span><span class="c1">// https://en.wikipedia.org/wiki/Single-sideband_modulation</span>
<span class="linenos"> 4</span><span class="c1">// (Almost) pin compatible with second_if_out,</span>
<span class="linenos"> 5</span><span class="c1">// but this one relies on interpolators (afterburner) to up-sample the output</span>
<span class="linenos"> 6</span><span class="c1">// data to DDR so it can drive a double-frequency DAC.</span>
<span class="linenos"> 7</span><span class="c1">//</span>
<span class="linenos"> 8</span><span class="c1">// It nominally produces an I and Q drive output but single-drive usage is possible</span>
<span class="linenos"> 9</span><span class="c1">// by simply leaving dac2_out{0,1} floating, letting the synthesizer optimize-away</span>
<span class="linenos">10</span><span class="c1">// the redundant code.</span>
<span class="linenos">11</span><span class="c1">//</span>
<span class="linenos">12</span><span class="c1">// Directly uses the provided LO (cosa,sina), thus output IF will be determined by</span>
<span class="linenos">13</span><span class="c1">// the LO frequency</span>
<span class="linenos">14</span>
<span class="linenos">15</span><span class="k">module</span><span class="w"> </span><span class="n">ssb_out</span><span class="w"> </span><span class="p">(</span><span class="w"></span>
<span class="linenos">16</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="n">clk</span><span class="p">,</span><span class="w"></span>
<span class="linenos">17</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">div_state</span><span class="p">,</span><span class="w">      </span><span class="c1">// div_state [0] I-Q signal</span>
<span class="linenos">18</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="mh">17</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">drive</span><span class="p">,</span><span class="w">  </span><span class="c1">// Baseband interleaved I-Q</span>
<span class="linenos">19</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="n">enable</span><span class="p">,</span><span class="w">               </span><span class="c1">// Set output on enable else 0</span>
<span class="linenos">20</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="n">ssb_flip</span><span class="p">,</span><span class="w">             </span><span class="c1">// Flips sign of dac2_out output pair</span>
<span class="linenos">21</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">aftb_coeff</span><span class="p">,</span><span class="w">    </span><span class="c1">// Coefficient to correct for the linear interpolation between</span>
<span class="linenos">22</span><span class="w">                                 </span><span class="c1">// two consecutive samples; see afterburner.v for details.</span>
<span class="linenos">23</span><span class="w">                                 </span><span class="c1">// Example based on FNAL test:</span>
<span class="linenos">24</span><span class="w">                                 </span><span class="c1">// 1313 MHz LO as timebase, / 16 to get 82.0625 MHz ADC clk</span>
<span class="linenos">25</span><span class="w">                                 </span><span class="c1">// IF is 13 MHz, 16/101 = 0.1584 of ADC clk</span>
<span class="linenos">26</span><span class="w">                                 </span><span class="c1">// aftb_coeff = ceil(32768*0.5*sec(2*pi*16/101/2)) = 18646</span>
<span class="linenos">27</span><span class="w">     </span><span class="c1">// local oscillator</span>
<span class="linenos">28</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="mh">17</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">cosa</span><span class="p">,</span><span class="w"></span>
<span class="linenos">29</span><span class="w">     </span><span class="k">input</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="mh">17</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">sina</span><span class="p">,</span><span class="w"></span>
<span class="linenos">30</span><span class="w">     </span><span class="c1">// DDR on both DACs</span>
<span class="linenos">31</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">dac1_out0</span><span class="p">,</span><span class="w"> </span><span class="c1">// Nominally in-phase component</span>
<span class="linenos">32</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">dac1_out1</span><span class="p">,</span><span class="w"></span>
<span class="linenos">33</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">dac2_out0</span><span class="p">,</span><span class="w"> </span><span class="c1">// Nominally quadrature component</span>
<span class="linenos">34</span><span class="w">     </span><span class="k">output</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">dac2_out1</span><span class="w"></span>
<span class="linenos">35</span><span class="p">);</span><span class="w"></span>
<span class="linenos">36</span>
<span class="linenos">37</span><span class="kt">wire</span><span class="w"> </span><span class="n">iq</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">div_state</span><span class="p">[</span><span class="mh">0</span><span class="p">];</span><span class="w"></span>
<span class="linenos">38</span>
<span class="linenos">39</span><span class="c1">// Bring input I and Q to full data rate</span>
<span class="linenos">40</span><span class="kt">wire</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="mh">16</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">drive_i</span><span class="p">,</span><span class="w"> </span><span class="n">drive_q</span><span class="p">;</span><span class="w"></span>
<span class="linenos">41</span><span class="n">fiq_interp</span><span class="w"> </span><span class="n">interp</span><span class="p">(.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span><span class="w"></span>
<span class="linenos">42</span><span class="w">     </span><span class="p">.</span><span class="n">a_data</span><span class="p">(</span><span class="n">drive</span><span class="p">[</span><span class="mh">17</span><span class="o">:</span><span class="mh">2</span><span class="p">]),</span><span class="w"> </span><span class="p">.</span><span class="n">a_gate</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">a_trig</span><span class="p">(</span><span class="n">iq</span><span class="p">),</span><span class="w"></span>
<span class="linenos">43</span><span class="w">     </span><span class="p">.</span><span class="n">i_data</span><span class="p">(</span><span class="n">drive_i</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">q_data</span><span class="p">(</span><span class="n">drive_q</span><span class="p">));</span><span class="w"></span>
<span class="linenos">44</span>
<span class="linenos">45</span><span class="kt">wire</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">out1</span><span class="p">,</span><span class="w"> </span><span class="n">out2</span><span class="p">;</span><span class="w"></span>
<span class="linenos">46</span>
<span class="linenos">47</span><span class="c1">// SSB modulation scheme (Hartley modulator) using dot-product for LSB selection:</span>
<span class="linenos">48</span><span class="c1">// (I, Q) . (cos(wLO*t), sin(wLO*t)) = I*cos(wLO*t) + Q*sin(wLO*t)</span>
<span class="linenos">49</span>
<span class="linenos">50</span><span class="c1">// In-phase portion of SSB drive signal</span>
<span class="linenos">51</span><span class="n">flevel_set</span><span class="w"> </span><span class="n">level1</span><span class="p">(.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span><span class="w"></span>
<span class="linenos">52</span><span class="w">     </span><span class="p">.</span><span class="n">cosd</span><span class="p">(</span><span class="n">cosa</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">sind</span><span class="p">(</span><span class="n">sina</span><span class="p">),</span><span class="w"></span>
<span class="linenos">53</span><span class="w">     </span><span class="p">.</span><span class="n">i_data</span><span class="p">(</span><span class="n">drive_i</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">i_gate</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">i_trig</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">),</span><span class="w"></span>
<span class="linenos">54</span><span class="w">     </span><span class="p">.</span><span class="n">q_data</span><span class="p">(</span><span class="n">drive_q</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">q_gate</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">q_trig</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">),</span><span class="w"></span>
<span class="linenos">55</span><span class="w">     </span><span class="p">.</span><span class="n">o_data</span><span class="p">(</span><span class="n">out1</span><span class="p">));</span><span class="w"></span>
<span class="linenos">56</span>
<span class="linenos">57</span><span class="kt">wire</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">outk1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">enable</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">out1</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span><span class="w"></span>
<span class="linenos">58</span>
<span class="linenos">59</span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">dac1_ob0</span><span class="p">,</span><span class="w"> </span><span class="n">dac1_ob1</span><span class="p">;</span><span class="w">  </span><span class="c1">// offset binary outputs from afterburner</span>
<span class="linenos">60</span><span class="n">afterburner</span><span class="w"> </span><span class="n">afterburner1</span><span class="p">(.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span><span class="w"></span>
<span class="linenos">61</span><span class="w">     </span><span class="p">.</span><span class="n">data</span><span class="p">({</span><span class="n">outk1</span><span class="p">,</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">}),</span><span class="w"> </span><span class="p">.</span><span class="n">coeff</span><span class="p">(</span><span class="n">aftb_coeff</span><span class="p">),</span><span class="w"></span>
<span class="linenos">62</span><span class="w">     </span><span class="p">.</span><span class="n">data_out0</span><span class="p">(</span><span class="n">dac1_ob0</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">data_out1</span><span class="p">(</span><span class="n">dac1_ob1</span><span class="p">));</span><span class="w"></span>
<span class="linenos">63</span>
<span class="linenos">64</span><span class="c1">// Second (optional) dot-product with 90deg-rotated drive IQ to obtain quadrature component</span>
<span class="linenos">65</span>
<span class="linenos">66</span><span class="c1">// Quadrature portion of SSB drive signal</span>
<span class="linenos">67</span><span class="n">flevel_set</span><span class="w"> </span><span class="n">level2</span><span class="p">(.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span><span class="w"></span>
<span class="linenos">68</span><span class="w">     </span><span class="p">.</span><span class="n">cosd</span><span class="p">(</span><span class="n">cosa</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">sind</span><span class="p">(</span><span class="n">sina</span><span class="p">),</span><span class="w"></span>
<span class="linenos">69</span><span class="w">     </span><span class="p">.</span><span class="n">i_data</span><span class="p">(</span><span class="o">~</span><span class="n">drive_q</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">i_gate</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">i_trig</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">),</span><span class="w"></span>
<span class="linenos">70</span><span class="w">     </span><span class="p">.</span><span class="n">q_data</span><span class="p">(</span><span class="n">drive_i</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">q_gate</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">q_trig</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">),</span><span class="w"></span>
<span class="linenos">71</span><span class="w">     </span><span class="p">.</span><span class="n">o_data</span><span class="p">(</span><span class="n">out2</span><span class="p">));</span><span class="w"></span>
<span class="linenos">72</span>
<span class="linenos">73</span><span class="kt">wire</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">outf2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">ssb_flip</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="o">~</span><span class="n">out2</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="n">out2</span><span class="p">;</span><span class="w"></span>
<span class="linenos">74</span><span class="kt">wire</span><span class="w"> </span><span class="k">signed</span><span class="w"> </span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">outk2</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="n">enable</span><span class="w"> </span><span class="o">?</span><span class="w"> </span><span class="n">outf2</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="mh">0</span><span class="p">;</span><span class="w"></span>
<span class="linenos">75</span>
<span class="linenos">76</span><span class="kt">wire</span><span class="w"> </span><span class="p">[</span><span class="mh">15</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span><span class="w"> </span><span class="n">dac2_ob0</span><span class="p">,</span><span class="w"> </span><span class="n">dac2_ob1</span><span class="p">;</span><span class="w">  </span><span class="c1">// offset binary outputs from afterburner</span>
<span class="linenos">77</span><span class="n">afterburner</span><span class="w"> </span><span class="n">afterburner2</span><span class="p">(.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span><span class="w"></span>
<span class="linenos">78</span><span class="w">     </span><span class="p">.</span><span class="n">data</span><span class="p">({</span><span class="n">outk2</span><span class="p">,</span><span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">}),</span><span class="w"> </span><span class="p">.</span><span class="n">coeff</span><span class="p">(</span><span class="n">aftb_coeff</span><span class="p">),</span><span class="w"></span>
<span class="linenos">79</span><span class="w">     </span><span class="p">.</span><span class="n">data_out0</span><span class="p">(</span><span class="n">dac2_ob0</span><span class="p">),</span><span class="w"> </span><span class="p">.</span><span class="n">data_out1</span><span class="p">(</span><span class="n">dac2_ob1</span><span class="p">));</span><span class="w"></span>
<span class="linenos">80</span>
<span class="linenos">81</span><span class="c1">// afterburner returns offset-binary DAC words, but this module uses signed</span>
<span class="linenos">82</span><span class="c1">// (twos-complement) for its output.  Thus the conversions below.</span>
<span class="linenos">83</span><span class="k">assign</span><span class="w"> </span><span class="n">dac1_out0</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span><span class="o">~</span><span class="n">dac1_ob0</span><span class="p">[</span><span class="mh">15</span><span class="p">],</span><span class="w"> </span><span class="n">dac1_ob0</span><span class="p">[</span><span class="mh">14</span><span class="o">:</span><span class="mh">0</span><span class="p">]};</span><span class="w"></span>
<span class="linenos">84</span><span class="k">assign</span><span class="w"> </span><span class="n">dac1_out1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span><span class="o">~</span><span class="n">dac1_ob1</span><span class="p">[</span><span class="mh">15</span><span class="p">],</span><span class="w"> </span><span class="n">dac1_ob1</span><span class="p">[</span><span class="mh">14</span><span class="o">:</span><span class="mh">0</span><span class="p">]};</span><span class="w"></span>
<span class="linenos">85</span><span class="k">assign</span><span class="w"> </span><span class="n">dac2_out0</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span><span class="o">~</span><span class="n">dac2_ob0</span><span class="p">[</span><span class="mh">15</span><span class="p">],</span><span class="w"> </span><span class="n">dac2_ob0</span><span class="p">[</span><span class="mh">14</span><span class="o">:</span><span class="mh">0</span><span class="p">]};</span><span class="w"></span>
<span class="linenos">86</span><span class="k">assign</span><span class="w"> </span><span class="n">dac2_out1</span><span class="w"> </span><span class="o">=</span><span class="w"> </span><span class="p">{</span><span class="o">~</span><span class="n">dac2_ob1</span><span class="p">[</span><span class="mh">15</span><span class="p">],</span><span class="w"> </span><span class="n">dac2_ob1</span><span class="p">[</span><span class="mh">14</span><span class="o">:</span><span class="mh">0</span><span class="p">]};</span><span class="w"></span>
<span class="linenos">87</span>
<span class="linenos">88</span><span class="k">endmodule</span><span class="w"></span>
</pre></div>
</div>
</section>


          </div>
          
        </div>
      </div>
      <div class="sphinxsidebar" role="navigation" aria-label="main navigation">
        <div class="sphinxsidebarwrapper">
<h1 class="logo"><a href="../index.html">Bedrock</a></h1>








<h3>Navigation</h3>
<p class="caption" role="heading"><span class="caption-text">Contents:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../bedrock-modules.html">Bedrock Modules</a></li>
</ul>

<div class="relations">
<h3>Related Topics</h3>
<ul>
  <li><a href="../index.html">Documentation overview</a><ul>
  </ul></li>
</ul>
</div>
<div id="searchbox" style="display: none" role="search">
  <h3 id="searchlabel">Quick search</h3>
    <div class="searchformwrapper">
    <form class="search" action="../search.html" method="get">
      <input type="text" name="q" aria-labelledby="searchlabel" autocomplete="off" autocorrect="off" autocapitalize="off" spellcheck="false"/>
      <input type="submit" value="Go" />
    </form>
    </div>
</div>
<script>document.getElementById('searchbox').style.display = "block"</script>








        </div>
      </div>
      <div class="clearer"></div>
    </div>
    <div class="footer">
      &copy;2022, LBNL ATG.
      
      |
      Powered by <a href="http://sphinx-doc.org/">Sphinx 5.0.2</a>
      &amp; <a href="https://github.com/bitprophet/alabaster">Alabaster 0.7.12</a>
      
      |
      <a href="../_sources/_gen_src_rst/ssb_out_source.rst.txt"
          rel="nofollow">Page source</a>
    </div>

    

    
  </body>
</html>