
turret_servo_mss_design_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000a708  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  2000a708  2000a708  00012708  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .data         00000528  2000a710  2000a710  00012710  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000218  2000ac38  2000ac38  00012c38  2**2
                  ALLOC
  4 .stack        00003000  2000ae50  2000ae50  00012c38  2**0
                  ALLOC
  5 .comment      00000183  00000000  00000000  00012c38  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 00000538  00000000  00000000  00012dbb  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00000a49  00000000  00000000  000132f3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   00008353  00000000  00000000  00013d3c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00000ecf  00000000  00000000  0001c08f  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   00003368  00000000  00000000  0001cf5e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  00001d5c  00000000  00000000  000202c8  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    00002a77  00000000  00000000  00022024  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00001d34  00000000  00000000  00024a9b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 00035593  00000000  00000000  000267cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  0005bd62  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 00000508  00000000  00000000  0005bd87  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	20002425 	.word	0x20002425
2000006c:	20002451 	.word	0x20002451
20000070:	200030dd 	.word	0x200030dd
20000074:	20003109 	.word	0x20003109
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	200007c1 	.word	0x200007c1
20000094:	20000805 	.word	0x20000805
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	20000825 	.word	0x20000825
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200003fb 	.word	0x200003fb
2000021c:	200003fd 	.word	0x200003fd
20000220:	200003ff 	.word	0x200003ff
20000224:	20000401 	.word	0x20000401
20000228:	20000403 	.word	0x20000403
2000022c:	20000405 	.word	0x20000405
20000230:	20000407 	.word	0x20000407
20000234:	20000409 	.word	0x20000409
20000238:	2000040b 	.word	0x2000040b
2000023c:	2000040d 	.word	0x2000040d
20000240:	2000040f 	.word	0x2000040f
20000244:	20000411 	.word	0x20000411
20000248:	20000413 	.word	0x20000413
2000024c:	20000415 	.word	0x20000415
20000250:	20000417 	.word	0x20000417
20000254:	20000419 	.word	0x20000419
20000258:	2000041b 	.word	0x2000041b
2000025c:	2000041d 	.word	0x2000041d
20000260:	2000041f 	.word	0x2000041f
20000264:	20000421 	.word	0x20000421
20000268:	20000423 	.word	0x20000423
2000026c:	20000425 	.word	0x20000425
20000270:	20000427 	.word	0x20000427
20000274:	20000429 	.word	0x20000429
20000278:	2000042b 	.word	0x2000042b
2000027c:	2000042d 	.word	0x2000042d
20000280:	2000042f 	.word	0x2000042f
20000284:	20000431 	.word	0x20000431
20000288:	20000433 	.word	0x20000433
2000028c:	20000435 	.word	0x20000435
20000290:	20000437 	.word	0x20000437
20000294:	20000439 	.word	0x20000439

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_PPE_Flag31_IRQHandler+0x4>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_PPE_Flag31_IRQHandler+0x8>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_PPE_Flag31_IRQHandler+0xc>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_PPE_Flag31_IRQHandler+0x10>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_PPE_Flag31_IRQHandler+0x14>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_PPE_Flag31_IRQHandler+0x18>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_PPE_Flag31_IRQHandler+0x20>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_PPE_Flag31_IRQHandler+0x24>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_PPE_Flag31_IRQHandler+0x28>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_PPE_Flag31_IRQHandler+0x30>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_PPE_Flag31_IRQHandler+0x34>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>
20000332:	e7fe      	b.n	20000332 <DMA_IRQHandler+0x6>
20000334:	e7fe      	b.n	20000334 <DMA_IRQHandler+0x8>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>
20000342:	e7fe      	b.n	20000342 <I2C1_SMBus_IRQHandler+0x2>
20000344:	e7fe      	b.n	20000344 <I2C1_SMBus_IRQHandler+0x4>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>
2000034e:	e7fe      	b.n	2000034e <Fabric_IRQHandler+0x2>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>

200003fa <ACE_PPE_Flag0_IRQHandler>:
200003fa:	e7fe      	b.n	200003fa <ACE_PPE_Flag0_IRQHandler>

200003fc <ACE_PPE_Flag1_IRQHandler>:
200003fc:	e7fe      	b.n	200003fc <ACE_PPE_Flag1_IRQHandler>

200003fe <ACE_PPE_Flag2_IRQHandler>:
200003fe:	e7fe      	b.n	200003fe <ACE_PPE_Flag2_IRQHandler>

20000400 <ACE_PPE_Flag3_IRQHandler>:
20000400:	e7fe      	b.n	20000400 <ACE_PPE_Flag3_IRQHandler>

20000402 <ACE_PPE_Flag4_IRQHandler>:
20000402:	e7fe      	b.n	20000402 <ACE_PPE_Flag4_IRQHandler>

20000404 <ACE_PPE_Flag5_IRQHandler>:
20000404:	e7fe      	b.n	20000404 <ACE_PPE_Flag5_IRQHandler>

20000406 <ACE_PPE_Flag6_IRQHandler>:
20000406:	e7fe      	b.n	20000406 <ACE_PPE_Flag6_IRQHandler>

20000408 <ACE_PPE_Flag7_IRQHandler>:
20000408:	e7fe      	b.n	20000408 <ACE_PPE_Flag7_IRQHandler>

2000040a <ACE_PPE_Flag8_IRQHandler>:
2000040a:	e7fe      	b.n	2000040a <ACE_PPE_Flag8_IRQHandler>

2000040c <ACE_PPE_Flag9_IRQHandler>:
2000040c:	e7fe      	b.n	2000040c <ACE_PPE_Flag9_IRQHandler>

2000040e <ACE_PPE_Flag10_IRQHandler>:
2000040e:	e7fe      	b.n	2000040e <ACE_PPE_Flag10_IRQHandler>

20000410 <ACE_PPE_Flag11_IRQHandler>:
20000410:	e7fe      	b.n	20000410 <ACE_PPE_Flag11_IRQHandler>

20000412 <ACE_PPE_Flag12_IRQHandler>:
20000412:	e7fe      	b.n	20000412 <ACE_PPE_Flag12_IRQHandler>

20000414 <ACE_PPE_Flag13_IRQHandler>:
20000414:	e7fe      	b.n	20000414 <ACE_PPE_Flag13_IRQHandler>

20000416 <ACE_PPE_Flag14_IRQHandler>:
20000416:	e7fe      	b.n	20000416 <ACE_PPE_Flag14_IRQHandler>

20000418 <ACE_PPE_Flag15_IRQHandler>:
20000418:	e7fe      	b.n	20000418 <ACE_PPE_Flag15_IRQHandler>

2000041a <ACE_PPE_Flag16_IRQHandler>:
2000041a:	e7fe      	b.n	2000041a <ACE_PPE_Flag16_IRQHandler>

2000041c <ACE_PPE_Flag17_IRQHandler>:
2000041c:	e7fe      	b.n	2000041c <ACE_PPE_Flag17_IRQHandler>

2000041e <ACE_PPE_Flag18_IRQHandler>:
2000041e:	e7fe      	b.n	2000041e <ACE_PPE_Flag18_IRQHandler>

20000420 <ACE_PPE_Flag19_IRQHandler>:
20000420:	e7fe      	b.n	20000420 <ACE_PPE_Flag19_IRQHandler>

20000422 <ACE_PPE_Flag20_IRQHandler>:
20000422:	e7fe      	b.n	20000422 <ACE_PPE_Flag20_IRQHandler>

20000424 <ACE_PPE_Flag21_IRQHandler>:
20000424:	e7fe      	b.n	20000424 <ACE_PPE_Flag21_IRQHandler>

20000426 <ACE_PPE_Flag22_IRQHandler>:
20000426:	e7fe      	b.n	20000426 <ACE_PPE_Flag22_IRQHandler>

20000428 <ACE_PPE_Flag23_IRQHandler>:
20000428:	e7fe      	b.n	20000428 <ACE_PPE_Flag23_IRQHandler>

2000042a <ACE_PPE_Flag24_IRQHandler>:
2000042a:	e7fe      	b.n	2000042a <ACE_PPE_Flag24_IRQHandler>

2000042c <ACE_PPE_Flag25_IRQHandler>:
2000042c:	e7fe      	b.n	2000042c <ACE_PPE_Flag25_IRQHandler>

2000042e <ACE_PPE_Flag26_IRQHandler>:
2000042e:	e7fe      	b.n	2000042e <ACE_PPE_Flag26_IRQHandler>

20000430 <ACE_PPE_Flag27_IRQHandler>:
20000430:	e7fe      	b.n	20000430 <ACE_PPE_Flag27_IRQHandler>

20000432 <ACE_PPE_Flag28_IRQHandler>:
20000432:	e7fe      	b.n	20000432 <ACE_PPE_Flag28_IRQHandler>

20000434 <ACE_PPE_Flag29_IRQHandler>:
20000434:	e7fe      	b.n	20000434 <ACE_PPE_Flag29_IRQHandler>

20000436 <ACE_PPE_Flag30_IRQHandler>:
20000436:	e7fe      	b.n	20000436 <ACE_PPE_Flag30_IRQHandler>

20000438 <ACE_PPE_Flag31_IRQHandler>:
20000438:	e7fe      	b.n	20000438 <ACE_PPE_Flag31_IRQHandler>
2000043a:	0000      	.short	0x0000
2000043c:	20003c55 	.word	0x20003c55
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	2000a710 	.word	0x2000a710
20000450:	2000a710 	.word	0x2000a710
20000454:	2000a710 	.word	0x2000a710
20000458:	2000ac38 	.word	0x2000ac38
2000045c:	00000000 	.word	0x00000000
20000460:	2000ac38 	.word	0x2000ac38
20000464:	2000ae50 	.word	0x2000ae50
20000468:	20003f51 	.word	0x20003f51
2000046c:	200008f9 	.word	0x200008f9

20000470 <__do_global_dtors_aux>:
20000470:	f64a 4338 	movw	r3, #44088	; 0xac38
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f24a 7010 	movw	r0, #42768	; 0xa710
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
200004a0:	b480      	push	{r7}
200004a2:	b083      	sub	sp, #12
200004a4:	af00      	add	r7, sp, #0
200004a6:	4603      	mov	r3, r0
200004a8:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
200004aa:	f24e 1300 	movw	r3, #57600	; 0xe100
200004ae:	f2ce 0300 	movt	r3, #57344	; 0xe000
200004b2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200004b6:	ea4f 1252 	mov.w	r2, r2, lsr #5
200004ba:	88f9      	ldrh	r1, [r7, #6]
200004bc:	f001 011f 	and.w	r1, r1, #31
200004c0:	f04f 0001 	mov.w	r0, #1
200004c4:	fa00 f101 	lsl.w	r1, r0, r1
200004c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200004cc:	f107 070c 	add.w	r7, r7, #12
200004d0:	46bd      	mov	sp, r7
200004d2:	bc80      	pop	{r7}
200004d4:	4770      	bx	lr
200004d6:	bf00      	nop

200004d8 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
200004d8:	b480      	push	{r7}
200004da:	b083      	sub	sp, #12
200004dc:	af00      	add	r7, sp, #0
200004de:	4603      	mov	r3, r0
200004e0:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
200004e2:	f24e 1300 	movw	r3, #57600	; 0xe100
200004e6:	f2ce 0300 	movt	r3, #57344	; 0xe000
200004ea:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200004ee:	ea4f 1252 	mov.w	r2, r2, lsr #5
200004f2:	88f9      	ldrh	r1, [r7, #6]
200004f4:	f001 011f 	and.w	r1, r1, #31
200004f8:	f04f 0001 	mov.w	r0, #1
200004fc:	fa00 f101 	lsl.w	r1, r0, r1
20000500:	f102 0220 	add.w	r2, r2, #32
20000504:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000508:	f107 070c 	add.w	r7, r7, #12
2000050c:	46bd      	mov	sp, r7
2000050e:	bc80      	pop	{r7}
20000510:	4770      	bx	lr
20000512:	bf00      	nop

20000514 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20000514:	b480      	push	{r7}
20000516:	b083      	sub	sp, #12
20000518:	af00      	add	r7, sp, #0
2000051a:	4603      	mov	r3, r0
2000051c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
2000051e:	f24e 1300 	movw	r3, #57600	; 0xe100
20000522:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000526:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000052a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000052e:	88f9      	ldrh	r1, [r7, #6]
20000530:	f001 011f 	and.w	r1, r1, #31
20000534:	f04f 0001 	mov.w	r0, #1
20000538:	fa00 f101 	lsl.w	r1, r0, r1
2000053c:	f102 0260 	add.w	r2, r2, #96	; 0x60
20000540:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000544:	f107 070c 	add.w	r7, r7, #12
20000548:	46bd      	mov	sp, r7
2000054a:	bc80      	pop	{r7}
2000054c:	4770      	bx	lr
2000054e:	bf00      	nop

20000550 <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
20000550:	b580      	push	{r7, lr}
20000552:	b082      	sub	sp, #8
20000554:	af00      	add	r7, sp, #0
20000556:	4603      	mov	r3, r0
20000558:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
2000055a:	f04f 0014 	mov.w	r0, #20
2000055e:	f7ff ffbb 	bl	200004d8 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
20000562:	f242 0300 	movw	r3, #8192	; 0x2000
20000566:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000056a:	f242 0200 	movw	r2, #8192	; 0x2000
2000056e:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000572:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000574:	f022 0240 	bic.w	r2, r2, #64	; 0x40
20000578:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
2000057a:	f245 0300 	movw	r3, #20480	; 0x5000
2000057e:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000582:	f04f 0200 	mov.w	r2, #0
20000586:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
20000588:	f240 0300 	movw	r3, #0
2000058c:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000590:	f04f 0200 	mov.w	r2, #0
20000594:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
20000598:	f240 0300 	movw	r3, #0
2000059c:	f2c4 230a 	movt	r3, #16906	; 0x420a
200005a0:	f04f 0200 	mov.w	r2, #0
200005a4:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
200005a8:	f240 0300 	movw	r3, #0
200005ac:	f2c4 230a 	movt	r3, #16906	; 0x420a
200005b0:	79fa      	ldrb	r2, [r7, #7]
200005b2:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
200005b6:	f245 0300 	movw	r3, #20480	; 0x5000
200005ba:	f2c4 0300 	movt	r3, #16384	; 0x4000
200005be:	f04f 0201 	mov.w	r2, #1
200005c2:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );        /* clear timer 1 interrupt within NVIC */
200005c4:	f04f 0014 	mov.w	r0, #20
200005c8:	f7ff ffa4 	bl	20000514 <NVIC_ClearPendingIRQ>
}
200005cc:	f107 0708 	add.w	r7, r7, #8
200005d0:	46bd      	mov	sp, r7
200005d2:	bd80      	pop	{r7, pc}

200005d4 <MSS_TIM1_start>:
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions. 
  Note: The MSS_TIM1_start() function is also used to resume the down-counter
        if previously stopped using MSS_TIM1_stop() function.
 */
static __INLINE void MSS_TIM1_start( void )
{
200005d4:	b480      	push	{r7}
200005d6:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
200005d8:	f240 0300 	movw	r3, #0
200005dc:	f2c4 230a 	movt	r3, #16906	; 0x420a
200005e0:	f04f 0201 	mov.w	r2, #1
200005e4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
200005e8:	46bd      	mov	sp, r7
200005ea:	bc80      	pop	{r7}
200005ec:	4770      	bx	lr
200005ee:	bf00      	nop

200005f0 <MSS_TIM1_stop>:
/*-------------------------------------------------------------------------*//**
  The MSS_TIM1_stop() function disables Timer 1 and stops its down-counter
  decrementing.
 */
static __INLINE void MSS_TIM1_stop( void )
{
200005f0:	b480      	push	{r7}
200005f2:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 0U;    /* disable timer */
200005f4:	f240 0300 	movw	r3, #0
200005f8:	f2c4 230a 	movt	r3, #16906	; 0x420a
200005fc:	f04f 0200 	mov.w	r2, #0
20000600:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
20000604:	46bd      	mov	sp, r7
20000606:	bc80      	pop	{r7}
20000608:	4770      	bx	lr
2000060a:	bf00      	nop

2000060c <MSS_TIM1_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 1 
    down-counter will start decrementing.
 */
static __INLINE void MSS_TIM1_load_immediate( uint32_t load_value )
{
2000060c:	b480      	push	{r7}
2000060e:	b083      	sub	sp, #12
20000610:	af00      	add	r7, sp, #0
20000612:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_LOADVAL = load_value;
20000614:	f245 0300 	movw	r3, #20480	; 0x5000
20000618:	f2c4 0300 	movt	r3, #16384	; 0x4000
2000061c:	687a      	ldr	r2, [r7, #4]
2000061e:	605a      	str	r2, [r3, #4]
}
20000620:	f107 070c 	add.w	r7, r7, #12
20000624:	46bd      	mov	sp, r7
20000626:	bc80      	pop	{r7}
20000628:	4770      	bx	lr
2000062a:	bf00      	nop

2000062c <MSS_TIM1_enable_irq>:
  weak linkage, in the SmartFusion CMSIS-PAL. You must provide your own
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.
 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
2000062c:	b580      	push	{r7, lr}
2000062e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 1U;
20000630:	f240 0300 	movw	r3, #0
20000634:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000638:	f04f 0201 	mov.w	r2, #1
2000063c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_EnableIRQ( Timer1_IRQn );
20000640:	f04f 0014 	mov.w	r0, #20
20000644:	f7ff ff2c 	bl	200004a0 <NVIC_EnableIRQ>
}
20000648:	bd80      	pop	{r7, pc}
2000064a:	bf00      	nop

2000064c <MSS_TIM1_disable_irq>:
  The MSS_TIM1_disable_irq() function is used to disable interrupt generation
  for Timer 1. This function also disables the interrupt in the Cortex-M3
  interrupt controller.
 */
static __INLINE void MSS_TIM1_disable_irq( void )
{
2000064c:	b580      	push	{r7, lr}
2000064e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 0U;
20000650:	f240 0300 	movw	r3, #0
20000654:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000658:	f04f 0200 	mov.w	r2, #0
2000065c:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_DisableIRQ( Timer1_IRQn );
20000660:	f04f 0014 	mov.w	r0, #20
20000664:	f7ff ff38 	bl	200004d8 <NVIC_DisableIRQ>
}
20000668:	bd80      	pop	{r7, pc}
2000066a:	bf00      	nop

2000066c <MSS_TIM1_clear_irq>:
  implementation of the Timer1_IRQHandler() Timer 1 interrupt service routine
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
2000066c:	b480      	push	{r7}
2000066e:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
20000670:	f245 0300 	movw	r3, #20480	; 0x5000
20000674:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000678:	f04f 0201 	mov.w	r2, #1
2000067c:	611a      	str	r2, [r3, #16]
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The “dsb” data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
2000067e:	f3bf 8f4f 	dsb	sy
}
20000682:	46bd      	mov	sp, r7
20000684:	bc80      	pop	{r7}
20000686:	4770      	bx	lr

20000688 <MSS_TIM2_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE 
 */
static __INLINE void MSS_TIM2_init( mss_timer_mode_t mode )
{
20000688:	b580      	push	{r7, lr}
2000068a:	b082      	sub	sp, #8
2000068c:	af00      	add	r7, sp, #0
2000068e:	4603      	mov	r3, r0
20000690:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer2_IRQn );             /* Disable timer 2 irq in the Cortex-M3 NVIC */  
20000692:	f04f 0015 	mov.w	r0, #21
20000696:	f7ff ff1f 	bl	200004d8 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
2000069a:	f242 0300 	movw	r3, #8192	; 0x2000
2000069e:	f2ce 0304 	movt	r3, #57348	; 0xe004
200006a2:	f242 0200 	movw	r2, #8192	; 0x2000
200006a6:	f2ce 0204 	movt	r2, #57348	; 0xe004
200006aa:	6b12      	ldr	r2, [r2, #48]	; 0x30
200006ac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
200006b0:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
200006b2:	f245 0300 	movw	r3, #20480	; 0x5000
200006b6:	f2c4 0300 	movt	r3, #16384	; 0x4000
200006ba:	f04f 0200 	mov.w	r2, #0
200006be:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM2ENABLE = 0U;             /* disable timer */
200006c0:	f240 0300 	movw	r3, #0
200006c4:	f2c4 230a 	movt	r3, #16906	; 0x420a
200006c8:	f04f 0200 	mov.w	r2, #0
200006cc:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
    TIMER_BITBAND->TIM2INTEN = 0U;              /* disable interrupt */
200006d0:	f240 0300 	movw	r3, #0
200006d4:	f2c4 230a 	movt	r3, #16906	; 0x420a
200006d8:	f04f 0200 	mov.w	r2, #0
200006dc:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    TIMER_BITBAND->TIM2MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
200006e0:	f240 0300 	movw	r3, #0
200006e4:	f2c4 230a 	movt	r3, #16906	; 0x420a
200006e8:	79fa      	ldrb	r2, [r7, #7]
200006ea:	f8c3 2484 	str.w	r2, [r3, #1156]	; 0x484
    
    TIMER->TIM2_RIS = 1U;                       /* clear timer 2 interrupt */
200006ee:	f245 0300 	movw	r3, #20480	; 0x5000
200006f2:	f2c4 0300 	movt	r3, #16384	; 0x4000
200006f6:	f04f 0201 	mov.w	r2, #1
200006fa:	629a      	str	r2, [r3, #40]	; 0x28
    NVIC_ClearPendingIRQ( Timer2_IRQn );        /* clear timer 2 interrupt within NVIC */
200006fc:	f04f 0015 	mov.w	r0, #21
20000700:	f7ff ff08 	bl	20000514 <NVIC_ClearPendingIRQ>
}
20000704:	f107 0708 	add.w	r7, r7, #8
20000708:	46bd      	mov	sp, r7
2000070a:	bd80      	pop	{r7, pc}

2000070c <MSS_TIM2_start>:
  MSS_TIM2_load_immediate() or MSS_TIM2_load_background() functions. 
  Note: The MSS_TIM2_start() function is also used to resume the down-counter
        if previously stopped using the MSS_TIM2_stop() function.
 */
static __INLINE void MSS_TIM2_start( void )
{
2000070c:	b480      	push	{r7}
2000070e:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2ENABLE = 1U;    /* enable timer */
20000710:	f240 0300 	movw	r3, #0
20000714:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000718:	f04f 0201 	mov.w	r2, #1
2000071c:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
}
20000720:	46bd      	mov	sp, r7
20000722:	bc80      	pop	{r7}
20000724:	4770      	bx	lr
20000726:	bf00      	nop

20000728 <MSS_TIM2_stop>:
/*-------------------------------------------------------------------------*//**
  The MSS_TIM2_stop() function disables Timer 2 and stops its down-counter
  decrementing.
 */
static __INLINE void MSS_TIM2_stop( void )
{
20000728:	b480      	push	{r7}
2000072a:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2ENABLE = 0U;    /* disable timer */
2000072c:	f240 0300 	movw	r3, #0
20000730:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000734:	f04f 0200 	mov.w	r2, #0
20000738:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
}
2000073c:	46bd      	mov	sp, r7
2000073e:	bc80      	pop	{r7}
20000740:	4770      	bx	lr
20000742:	bf00      	nop

20000744 <MSS_TIM2_load_immediate>:
  @param load_value
    The load_value parameter specifies the value from which the Timer 2
    down-counter will start decrementing. 
 */
static __INLINE void MSS_TIM2_load_immediate(uint32_t load_value)
{
20000744:	b480      	push	{r7}
20000746:	b083      	sub	sp, #12
20000748:	af00      	add	r7, sp, #0
2000074a:	6078      	str	r0, [r7, #4]
    TIMER->TIM2_LOADVAL = load_value;
2000074c:	f245 0300 	movw	r3, #20480	; 0x5000
20000750:	f2c4 0300 	movt	r3, #16384	; 0x4000
20000754:	687a      	ldr	r2, [r7, #4]
20000756:	61da      	str	r2, [r3, #28]
}
20000758:	f107 070c 	add.w	r7, r7, #12
2000075c:	46bd      	mov	sp, r7
2000075e:	bc80      	pop	{r7}
20000760:	4770      	bx	lr
20000762:	bf00      	nop

20000764 <MSS_TIM2_enable_irq>:
  linkage, in the SmartFusion CMSIS-PAL. You must provide your own implementation
  of the Timer2_IRQHandler() function, that will override the default
  implementation, to suit your application.
 */
static __INLINE void MSS_TIM2_enable_irq(void)
{
20000764:	b580      	push	{r7, lr}
20000766:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2INTEN = 1U;
20000768:	f240 0300 	movw	r3, #0
2000076c:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000770:	f04f 0201 	mov.w	r2, #1
20000774:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    NVIC_EnableIRQ( Timer2_IRQn );
20000778:	f04f 0015 	mov.w	r0, #21
2000077c:	f7ff fe90 	bl	200004a0 <NVIC_EnableIRQ>
}
20000780:	bd80      	pop	{r7, pc}
20000782:	bf00      	nop

20000784 <MSS_TIM2_disable_irq>:
  The MSS_TIM2_disable_irq() function is used to disable interrupt generation
  for Timer 2. This function also disables the interrupt in the Cortex-M3
  interrupt controller.
 */
static __INLINE void MSS_TIM2_disable_irq(void)
{
20000784:	b580      	push	{r7, lr}
20000786:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM2INTEN = 0U;
20000788:	f240 0300 	movw	r3, #0
2000078c:	f2c4 230a 	movt	r3, #16906	; 0x420a
20000790:	f04f 0200 	mov.w	r2, #0
20000794:	f8c3 2488 	str.w	r2, [r3, #1160]	; 0x488
    NVIC_DisableIRQ(Timer2_IRQn);
20000798:	f04f 0015 	mov.w	r0, #21
2000079c:	f7ff fe9c 	bl	200004d8 <NVIC_DisableIRQ>
}
200007a0:	bd80      	pop	{r7, pc}
200007a2:	bf00      	nop

200007a4 <MSS_TIM2_clear_irq>:
  implementation of the Timer2_IRQHandler() Timer 2 interrupt service routine
  (ISR) in order to prevent the same interrupt event re-triggering a call to the
  ISR.
 */
static __INLINE void MSS_TIM2_clear_irq(void)
{
200007a4:	b480      	push	{r7}
200007a6:	af00      	add	r7, sp, #0
    TIMER->TIM2_RIS = 1U;
200007a8:	f245 0300 	movw	r3, #20480	; 0x5000
200007ac:	f2c4 0300 	movt	r3, #16384	; 0x4000
200007b0:	f04f 0201 	mov.w	r2, #1
200007b4:	629a      	str	r2, [r3, #40]	; 0x28
    /*
      To ensure all the previous instructions are completed, data barrier 
      instruction is used. The “dsb” data barriers instruction completes,
      only after all the previous instruction are completed. 
     */
    __ASM volatile ("dsb");
200007b6:	f3bf 8f4f 	dsb	sy
}
200007ba:	46bd      	mov	sp, r7
200007bc:	bc80      	pop	{r7}
200007be:	4770      	bx	lr

200007c0 <Timer1_IRQHandler>:
    	can_hit = 1;
    }
    NVIC_ClearPendingIRQ( Fabric_IRQn );
} */

void Timer1_IRQHandler( void ){
200007c0:	b580      	push	{r7, lr}
200007c2:	af00      	add	r7, sp, #0

	can_hit = 1;
200007c4:	f24a 7314 	movw	r3, #42772	; 0xa714
200007c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007cc:	f04f 0201 	mov.w	r2, #1
200007d0:	601a      	str	r2, [r3, #0]
	MSS_TIM1_clear_irq();
200007d2:	f7ff ff4b 	bl	2000066c <MSS_TIM1_clear_irq>
	MSS_TIM1_stop();
200007d6:	f7ff ff0b 	bl	200005f0 <MSS_TIM1_stop>
	MSS_TIM1_disable_irq();
200007da:	f7ff ff37 	bl	2000064c <MSS_TIM1_disable_irq>
	if (myTank.health < DAMAGED_THRESH){ // When at DAMAGED_THRESH, reset running light to yellow
200007de:	f64a 43e0 	movw	r3, #44256	; 0xace0
200007e2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007e6:	681a      	ldr	r2, [r3, #0]
200007e8:	f24a 3348 	movw	r3, #41800	; 0xa348
200007ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007f0:	681b      	ldr	r3, [r3, #0]
200007f2:	429a      	cmp	r2, r3
200007f4:	d202      	bcs.n	200007fc <Timer1_IRQHandler+0x3c>
		yellowLED();
200007f6:	f000 fec5 	bl	20001584 <yellowLED>
200007fa:	e001      	b.n	20000800 <Timer1_IRQHandler+0x40>
	} else {
		setColor();
200007fc:	f001 f97c 	bl	20001af8 <setColor>
	}

	//MSS_TIM1_load_immediate(root->time);
	//MSS_TIM1_start();
}
20000800:	bd80      	pop	{r7, pc}
20000802:	bf00      	nop

20000804 <Timer2_IRQHandler>:

void Timer2_IRQHandler( void ){
20000804:	b580      	push	{r7, lr}
20000806:	af00      	add	r7, sp, #0
	sound_done = 1;
20000808:	f24a 7318 	movw	r3, #42776	; 0xa718
2000080c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000810:	f04f 0201 	mov.w	r2, #1
20000814:	601a      	str	r2, [r3, #0]
	MSS_TIM2_clear_irq();
20000816:	f7ff ffc5 	bl	200007a4 <MSS_TIM2_clear_irq>
	MSS_TIM2_stop();
2000081a:	f7ff ff85 	bl	20000728 <MSS_TIM2_stop>
	MSS_TIM2_disable_irq();
2000081e:	f7ff ffb1 	bl	20000784 <MSS_TIM2_disable_irq>
}
20000822:	bd80      	pop	{r7, pc}

20000824 <GPIO0_IRQHandler>:


__attribute__ ((interrupt)) void GPIO0_IRQHandler( void )
{
20000824:	4668      	mov	r0, sp
20000826:	f020 0107 	bic.w	r1, r0, #7
2000082a:	468d      	mov	sp, r1
2000082c:	b581      	push	{r0, r7, lr}
2000082e:	b083      	sub	sp, #12
20000830:	af00      	add	r7, sp, #0
	if (can_hit){
20000832:	f24a 7314 	movw	r3, #42772	; 0xa714
20000836:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000083a:	681b      	ldr	r3, [r3, #0]
2000083c:	2b00      	cmp	r3, #0
2000083e:	d049      	beq.n	200008d4 <GPIO0_IRQHandler+0xb0>
		//volatile uint32_t * hitsAddr = (volatile uint32_t *)(HITS_ADDR);
		//hits = *hitsAddr;
		//hits++;
		//*hitsAddr = hits;
		//UART_init(&g_uart, COREUARTAPB0_BASE_ADDR, BAUD_VALUE_9600, (DATA_8_BITS | NO_PARITY));
		uint8_t tx_buff[2] = "q\n";
20000840:	f640 2371 	movw	r3, #2673	; 0xa71
20000844:	80bb      	strh	r3, [r7, #4]
		UART_send(&g_uart,(const uint8_t *)&tx_buff,sizeof(tx_buff));	// play hit sound
20000846:	f107 0304 	add.w	r3, r7, #4
2000084a:	f64a 40cc 	movw	r0, #44236	; 0xaccc
2000084e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000852:	4619      	mov	r1, r3
20000854:	f04f 0202 	mov.w	r2, #2
20000858:	f002 fe8c 	bl	20003574 <UART_send>

		delay(1000000);
2000085c:	f244 2040 	movw	r0, #16960	; 0x4240
20000860:	f2c0 000f 	movt	r0, #15
20000864:	f001 f920 	bl	20001aa8 <delay>
		getHit();
20000868:	f001 f970 	bl	20001b4c <getHit>
		redLED(); //START LED
2000086c:	f000 fd4a 	bl	20001304 <redLED>
		uint8_t tx_buff2[3] = "#1\n";
20000870:	f24a 324c 	movw	r2, #41804	; 0xa34c
20000874:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000878:	463b      	mov	r3, r7
2000087a:	6812      	ldr	r2, [r2, #0]
2000087c:	4611      	mov	r1, r2
2000087e:	8019      	strh	r1, [r3, #0]
20000880:	f103 0302 	add.w	r3, r3, #2
20000884:	ea4f 4212 	mov.w	r2, r2, lsr #16
20000888:	701a      	strb	r2, [r3, #0]
		UART_send(&g_uart,(const uint8_t *)&tx_buff2,sizeof(tx_buff2));	// play hit sound
2000088a:	463b      	mov	r3, r7
2000088c:	f64a 40cc 	movw	r0, #44236	; 0xaccc
20000890:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000894:	4619      	mov	r1, r3
20000896:	f04f 0203 	mov.w	r2, #3
2000089a:	f002 fe6b 	bl	20003574 <UART_send>

		// MSS timer start
		MSS_TIM1_init(1); // one shot
2000089e:	f04f 0001 	mov.w	r0, #1
200008a2:	f7ff fe55 	bl	20000550 <MSS_TIM1_init>
		MSS_TIM1_load_immediate(300000000); // 3 seconds
200008a6:	f24a 3000 	movw	r0, #41728	; 0xa300
200008aa:	f2c1 10e1 	movt	r0, #4577	; 0x11e1
200008ae:	f7ff fead 	bl	2000060c <MSS_TIM1_load_immediate>
		MSS_TIM1_start();
200008b2:	f7ff fe8f 	bl	200005d4 <MSS_TIM1_start>
		MSS_TIM1_enable_irq();
200008b6:	f7ff feb9 	bl	2000062c <MSS_TIM1_enable_irq>
		can_hit = 0; // Prevent from going in additional times
200008ba:	f24a 7314 	movw	r3, #42772	; 0xa714
200008be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008c2:	f04f 0200 	mov.w	r2, #0
200008c6:	601a      	str	r2, [r3, #0]
		//NVIC_DisableIRQ(Fabric_IRQn); // Add interrupts to disable timer for certain period of time later
		delay(1000000);
200008c8:	f244 2040 	movw	r0, #16960	; 0x4240
200008cc:	f2c0 000f 	movt	r0, #15
200008d0:	f001 f8ea 	bl	20001aa8 <delay>
	}
	MSS_GPIO_clear_irq(MSS_GPIO_0);
200008d4:	f04f 0000 	mov.w	r0, #0
200008d8:	f002 fcd6 	bl	20003288 <MSS_GPIO_clear_irq>
	MSS_GPIO_set_output(MSS_GPIO_0, 0);
200008dc:	f04f 0000 	mov.w	r0, #0
200008e0:	f04f 0100 	mov.w	r1, #0
200008e4:	f002 fc7e 	bl	200031e4 <MSS_GPIO_set_output>
}
200008e8:	f107 070c 	add.w	r7, r7, #12
200008ec:	46bd      	mov	sp, r7
200008ee:	e8bd 4081 	ldmia.w	sp!, {r0, r7, lr}
200008f2:	4685      	mov	sp, r0
200008f4:	4770      	bx	lr
200008f6:	bf00      	nop

200008f8 <main>:

int main()
{
200008f8:	b580      	push	{r7, lr}
200008fa:	b094      	sub	sp, #80	; 0x50
200008fc:	af02      	add	r7, sp, #8
	volatile uint32_t * rlAddr = (volatile uint32_t *)(0x40050010); // Right/Left Servo
200008fe:	f240 0310 	movw	r3, #16
20000902:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000906:	60fb      	str	r3, [r7, #12]
	volatile uint32_t * udAddr = (volatile uint32_t *)(0x40050014); // Up/Down Servo
20000908:	f240 0314 	movw	r3, #20
2000090c:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000910:	613b      	str	r3, [r7, #16]
	volatile uint32_t * freqAddr = (volatile uint32_t *)(0x40050020); // Frequency of IR
20000912:	f240 0320 	movw	r3, #32
20000916:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000091a:	617b      	str	r3, [r7, #20]
	volatile uint32_t * hitsAddr = (volatile uint32_t *)(0x40050024); // hits IR
2000091c:	f240 0324 	movw	r3, #36	; 0x24
20000920:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000924:	61bb      	str	r3, [r7, #24]
	volatile uint32_t * motorAddr = (volatile uint32_t *) 0x40050034; // motor
20000926:	f240 0334 	movw	r3, #52	; 0x34
2000092a:	f2c4 0305 	movt	r3, #16389	; 0x4005
2000092e:	61fb      	str	r3, [r7, #28]
	volatile uint32_t * pulsewidthAddr = (volatile uint32_t *) 0x40050038; // pulse width motor
20000930:	f240 0338 	movw	r3, #56	; 0x38
20000934:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000938:	623b      	str	r3, [r7, #32]

	uint32_t joyVals = 0; // values from joysticks
2000093a:	f04f 0300 	mov.w	r3, #0
2000093e:	627b      	str	r3, [r7, #36]	; 0x24
	*hitsAddr = 0;
20000940:	69bb      	ldr	r3, [r7, #24]
20000942:	f04f 0200 	mov.w	r2, #0
20000946:	601a      	str	r2, [r3, #0]

	UART_init(&g_uart, COREUARTAPB0_BASE_ADDR, BAUD_VALUE_9600, (DATA_8_BITS | NO_PARITY)); // endable sound board UART
20000948:	f64a 40cc 	movw	r0, #44236	; 0xaccc
2000094c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000950:	f240 1100 	movw	r1, #256	; 0x100
20000954:	f2c4 0105 	movt	r1, #16389	; 0x4005
20000958:	f240 228a 	movw	r2, #650	; 0x28a
2000095c:	f04f 0301 	mov.w	r3, #1
20000960:	f002 fcba 	bl	200032d8 <UART_init>

	// SPI for LED
    greenLED(); //Initialize to greenLED
20000964:	f000 fc28 	bl	200011b8 <greenLED>
	// end SPI LED


	NVIC_EnableIRQ(Fabric_IRQn);
20000968:	f04f 001f 	mov.w	r0, #31
2000096c:	f7ff fd98 	bl	200004a0 <NVIC_EnableIRQ>
	MSS_GPIO_config(MSS_GPIO_0, MSS_GPIO_IRQ_EDGE_POSITIVE);
20000970:	f04f 0000 	mov.w	r0, #0
20000974:	f04f 0140 	mov.w	r1, #64	; 0x40
20000978:	f002 fc16 	bl	200031a8 <MSS_GPIO_config>
	MSS_GPIO_enable_irq(MSS_GPIO_0);
2000097c:	f04f 0000 	mov.w	r0, #0
20000980:	f002 fc50 	bl	20003224 <MSS_GPIO_enable_irq>

	//NVIC_EnableIRQ(GPIO0_IRQn);

	uint32_t udPos = 900000; // Start at 90 deg. (middle position)
20000984:	f64b 33a0 	movw	r3, #48032	; 0xbba0
20000988:	f2c0 030d 	movt	r3, #13
2000098c:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t rlPos = 900000;
2000098e:	f64b 33a0 	movw	r3, #48032	; 0xbba0
20000992:	f2c0 030d 	movt	r3, #13
20000996:	62fb      	str	r3, [r7, #44]	; 0x2c

	// Initialize servo positions
	*udAddr = udPos;
20000998:	693b      	ldr	r3, [r7, #16]
2000099a:	6aba      	ldr	r2, [r7, #40]	; 0x28
2000099c:	601a      	str	r2, [r3, #0]
	*rlAddr = rlPos;
2000099e:	68fb      	ldr	r3, [r7, #12]
200009a0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
200009a2:	601a      	str	r2, [r3, #0]

	//Setup SPI stuff
	setupSPI();
200009a4:	f000 fa82 	bl	20000eac <setupSPI>


	// Initialize UART for xBees
	MSS_UART_init(&g_mss_uart1, MSS_UART_57600_BAUD,
200009a8:	f64a 40f4 	movw	r0, #44276	; 0xacf4
200009ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009b0:	f44f 4161 	mov.w	r1, #57600	; 0xe100
200009b4:	f04f 0203 	mov.w	r2, #3
200009b8:	f001 f9ec 	bl	20001d94 <MSS_UART_init>
			 MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT );


	MSS_UART_set_rx_handler( &g_mss_uart1,uart1_rx_handler,
200009bc:	f64a 40f4 	movw	r0, #44276	; 0xacf4
200009c0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200009c4:	f641 1139 	movw	r1, #6457	; 0x1939
200009c8:	f2c2 0100 	movt	r1, #8192	; 0x2000
200009cc:	f04f 0280 	mov.w	r2, #128	; 0x80
200009d0:	f001 fcd4 	bl	2000237c <MSS_UART_set_rx_handler>
			MSS_UART_FIFO_EIGHT_BYTES );


	//Initialize Tank
	myTank.health = MAX_HEALTH;
200009d4:	f64a 43e0 	movw	r3, #44256	; 0xace0
200009d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009dc:	f04f 0264 	mov.w	r2, #100	; 0x64
200009e0:	601a      	str	r2, [r3, #0]
	myTank.damagePerHit = 5;
200009e2:	f64a 43e0 	movw	r3, #44256	; 0xace0
200009e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009ea:	f04f 0205 	mov.w	r2, #5
200009ee:	609a      	str	r2, [r3, #8]
	myTank.aimingSpeed = 10000;
200009f0:	f64a 43e0 	movw	r3, #44256	; 0xace0
200009f4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200009f8:	f242 7210 	movw	r2, #10000	; 0x2710
200009fc:	605a      	str	r2, [r3, #4]
	myTank.drivingSpeed = 90000;
200009fe:	f64a 43e0 	movw	r3, #44256	; 0xace0
20000a02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a06:	f645 7290 	movw	r2, #24464	; 0x5f90
20000a0a:	f2c0 0201 	movt	r2, #1
20000a0e:	60da      	str	r2, [r3, #12]
	printf("Yeet");
20000a10:	f24a 3050 	movw	r0, #41808	; 0xa350
20000a14:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000a18:	f003 fb2c 	bl	20004074 <printf>


	//Full Polling: put in while 1 loop
	while(1) {
		
		master_tx_buffer[0] = 0x80;
20000a1c:	f64a 43d4 	movw	r3, #44244	; 0xacd4
20000a20:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a24:	f06f 027f 	mvn.w	r2, #127	; 0x7f
20000a28:	701a      	strb	r2, [r3, #0]
		master_tx_buffer[1] = 0x42;
20000a2a:	f64a 43d4 	movw	r3, #44244	; 0xacd4
20000a2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a32:	f04f 0242 	mov.w	r2, #66	; 0x42
20000a36:	705a      	strb	r2, [r3, #1]
		master_tx_buffer[2] = 0x00;
20000a38:	f64a 43d4 	movw	r3, #44244	; 0xacd4
20000a3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a40:	f04f 0200 	mov.w	r2, #0
20000a44:	709a      	strb	r2, [r3, #2]
		master_tx_buffer[3] = 0x00;
20000a46:	f64a 43d4 	movw	r3, #44244	; 0xacd4
20000a4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a4e:	f04f 0200 	mov.w	r2, #0
20000a52:	70da      	strb	r2, [r3, #3]
		master_tx_buffer[4] = 0x00;
20000a54:	f64a 43d4 	movw	r3, #44244	; 0xacd4
20000a58:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a5c:	f04f 0200 	mov.w	r2, #0
20000a60:	711a      	strb	r2, [r3, #4]
		master_tx_buffer[5] = 0x00;
20000a62:	f64a 43d4 	movw	r3, #44244	; 0xacd4
20000a66:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a6a:	f04f 0200 	mov.w	r2, #0
20000a6e:	715a      	strb	r2, [r3, #5]
		master_tx_buffer[6] = 0x00;
20000a70:	f64a 43d4 	movw	r3, #44244	; 0xacd4
20000a74:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a78:	f04f 0200 	mov.w	r2, #0
20000a7c:	719a      	strb	r2, [r3, #6]
		master_tx_buffer[7] = 0x00;
20000a7e:	f64a 43d4 	movw	r3, #44244	; 0xacd4
20000a82:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a86:	f04f 0200 	mov.w	r2, #0
20000a8a:	71da      	strb	r2, [r3, #7]
		master_tx_buffer[8] = 0x00;
20000a8c:	f64a 43d4 	movw	r3, #44244	; 0xacd4
20000a90:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a94:	f04f 0200 	mov.w	r2, #0
20000a98:	721a      	strb	r2, [r3, #8]

		MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000a9a:	f64a 5044 	movw	r0, #44356	; 0xad44
20000a9e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000aa2:	f04f 0100 	mov.w	r1, #0
20000aa6:	f001 ff1b 	bl	200028e0 <MSS_SPI_set_slave_select>
		MSS_SPI_transfer_block
20000aaa:	f04f 0306 	mov.w	r3, #6
20000aae:	9300      	str	r3, [sp, #0]
20000ab0:	f64a 5044 	movw	r0, #44356	; 0xad44
20000ab4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ab8:	f64a 41d4 	movw	r1, #44244	; 0xacd4
20000abc:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000ac0:	f04f 0203 	mov.w	r2, #3
20000ac4:	f64a 43c0 	movw	r3, #44224	; 0xacc0
20000ac8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000acc:	f001 ffd4 	bl	20002a78 <MSS_SPI_transfer_block>
			3, 	//3 bytes of command
			&master_rx_buffer,
			6 	//6 bytes of command
		);

		MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000ad0:	f64a 5044 	movw	r0, #44356	; 0xad44
20000ad4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000ad8:	f04f 0100 	mov.w	r1, #0
20000adc:	f001 ff84 	bl	200029e8 <MSS_SPI_clear_slave_select>

		int up = (master_rx_buffer[1] & (1 << 4)) != 0;
20000ae0:	f64a 43c0 	movw	r3, #44224	; 0xacc0
20000ae4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ae8:	785b      	ldrb	r3, [r3, #1]
20000aea:	f003 0310 	and.w	r3, r3, #16
20000aee:	2b00      	cmp	r3, #0
20000af0:	bf0c      	ite	eq
20000af2:	2300      	moveq	r3, #0
20000af4:	2301      	movne	r3, #1
20000af6:	633b      	str	r3, [r7, #48]	; 0x30
		int down = (master_rx_buffer[1] & (1 << 6)) != 0;
20000af8:	f64a 43c0 	movw	r3, #44224	; 0xacc0
20000afc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b00:	785b      	ldrb	r3, [r3, #1]
20000b02:	f003 0340 	and.w	r3, r3, #64	; 0x40
20000b06:	2b00      	cmp	r3, #0
20000b08:	bf0c      	ite	eq
20000b0a:	2300      	moveq	r3, #0
20000b0c:	2301      	movne	r3, #1
20000b0e:	637b      	str	r3, [r7, #52]	; 0x34
		int left = (master_rx_buffer[1] & (1 << 5)) != 0;
20000b10:	f64a 43c0 	movw	r3, #44224	; 0xacc0
20000b14:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b18:	785b      	ldrb	r3, [r3, #1]
20000b1a:	f003 0320 	and.w	r3, r3, #32
20000b1e:	2b00      	cmp	r3, #0
20000b20:	bf0c      	ite	eq
20000b22:	2300      	moveq	r3, #0
20000b24:	2301      	movne	r3, #1
20000b26:	63bb      	str	r3, [r7, #56]	; 0x38
		int right = (master_rx_buffer[1] & (1 << 7)) != 0;
20000b28:	f64a 43c0 	movw	r3, #44224	; 0xacc0
20000b2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b30:	785b      	ldrb	r3, [r3, #1]
20000b32:	b25b      	sxtb	r3, r3
20000b34:	ea4f 73d3 	mov.w	r3, r3, lsr #31
20000b38:	63fb      	str	r3, [r7, #60]	; 0x3c
		int fire = (master_rx_buffer[1] & (1 << 1)) != 0;
20000b3a:	f64a 43c0 	movw	r3, #44224	; 0xacc0
20000b3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b42:	785b      	ldrb	r3, [r3, #1]
20000b44:	f003 0302 	and.w	r3, r3, #2
20000b48:	2b00      	cmp	r3, #0
20000b4a:	bf0c      	ite	eq
20000b4c:	2300      	moveq	r3, #0
20000b4e:	2301      	movne	r3, #1
20000b50:	643b      	str	r3, [r7, #64]	; 0x40


		//UP/DOWN (turret)
		if (up == 0 && down) { //UP
20000b52:	6b3b      	ldr	r3, [r7, #48]	; 0x30
20000b54:	2b00      	cmp	r3, #0
20000b56:	d12e      	bne.n	20000bb6 <main+0x2be>
20000b58:	6b7b      	ldr	r3, [r7, #52]	; 0x34
20000b5a:	2b00      	cmp	r3, #0
20000b5c:	d02b      	beq.n	20000bb6 <main+0x2be>
			if (udPos >= 1000000){ // At max, stay
20000b5e:	6aba      	ldr	r2, [r7, #40]	; 0x28
20000b60:	f244 233f 	movw	r3, #16959	; 0x423f
20000b64:	f2c0 030f 	movt	r3, #15
20000b68:	429a      	cmp	r2, r3
20000b6a:	d904      	bls.n	20000b76 <main+0x27e>
				*udAddr = 1000000 / 1000;
20000b6c:	693b      	ldr	r3, [r7, #16]
20000b6e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
20000b72:	601a      	str	r2, [r3, #0]
		int right = (master_rx_buffer[1] & (1 << 7)) != 0;
		int fire = (master_rx_buffer[1] & (1 << 1)) != 0;


		//UP/DOWN (turret)
		if (up == 0 && down) { //UP
20000b74:	e051      	b.n	20000c1a <main+0x322>
			if (udPos >= 1000000){ // At max, stay
				*udAddr = 1000000 / 1000;
			} 
			else {
				udPos += myTank.aimingSpeed;
20000b76:	f64a 43e0 	movw	r3, #44256	; 0xace0
20000b7a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b7e:	685b      	ldr	r3, [r3, #4]
20000b80:	6aba      	ldr	r2, [r7, #40]	; 0x28
20000b82:	4413      	add	r3, r2
20000b84:	62bb      	str	r3, [r7, #40]	; 0x28
				if (udPos > 1000000)
20000b86:	6aba      	ldr	r2, [r7, #40]	; 0x28
20000b88:	f244 2340 	movw	r3, #16960	; 0x4240
20000b8c:	f2c0 030f 	movt	r3, #15
20000b90:	429a      	cmp	r2, r3
20000b92:	d904      	bls.n	20000b9e <main+0x2a6>
					udPos = 1000000;
20000b94:	f244 2340 	movw	r3, #16960	; 0x4240
20000b98:	f2c0 030f 	movt	r3, #15
20000b9c:	62bb      	str	r3, [r7, #40]	; 0x28
				*udAddr = udPos / 1000; // Divide by 1000 for smoother turning
20000b9e:	6aba      	ldr	r2, [r7, #40]	; 0x28
20000ba0:	f644 53d3 	movw	r3, #19923	; 0x4dd3
20000ba4:	f2c1 0362 	movt	r3, #4194	; 0x1062
20000ba8:	fba3 1302 	umull	r1, r3, r3, r2
20000bac:	ea4f 1293 	mov.w	r2, r3, lsr #6
20000bb0:	693b      	ldr	r3, [r7, #16]
20000bb2:	601a      	str	r2, [r3, #0]
		int right = (master_rx_buffer[1] & (1 << 7)) != 0;
		int fire = (master_rx_buffer[1] & (1 << 1)) != 0;


		//UP/DOWN (turret)
		if (up == 0 && down) { //UP
20000bb4:	e031      	b.n	20000c1a <main+0x322>
					udPos = 1000000;
				*udAddr = udPos / 1000; // Divide by 1000 for smoother turning
			}
			//LED += 1;
		} 
		else if (down == 0 && up) { // down
20000bb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
20000bb8:	2b00      	cmp	r3, #0
20000bba:	d12e      	bne.n	20000c1a <main+0x322>
20000bbc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
20000bbe:	2b00      	cmp	r3, #0
20000bc0:	d02b      	beq.n	20000c1a <main+0x322>
			if (udPos <= 800000){ // At min, stay
20000bc2:	6aba      	ldr	r2, [r7, #40]	; 0x28
20000bc4:	f243 5300 	movw	r3, #13568	; 0x3500
20000bc8:	f2c0 030c 	movt	r3, #12
20000bcc:	429a      	cmp	r2, r3
20000bce:	d804      	bhi.n	20000bda <main+0x2e2>
				*udAddr = 800000 / 1000;
20000bd0:	693b      	ldr	r3, [r7, #16]
20000bd2:	f44f 7248 	mov.w	r2, #800	; 0x320
20000bd6:	601a      	str	r2, [r3, #0]
20000bd8:	e01f      	b.n	20000c1a <main+0x322>
			} 
			else {
				udPos -= myTank.aimingSpeed;
20000bda:	f64a 43e0 	movw	r3, #44256	; 0xace0
20000bde:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000be2:	685b      	ldr	r3, [r3, #4]
20000be4:	6aba      	ldr	r2, [r7, #40]	; 0x28
20000be6:	ebc3 0302 	rsb	r3, r3, r2
20000bea:	62bb      	str	r3, [r7, #40]	; 0x28
				if (udPos < 800000)
20000bec:	6aba      	ldr	r2, [r7, #40]	; 0x28
20000bee:	f243 43ff 	movw	r3, #13567	; 0x34ff
20000bf2:	f2c0 030c 	movt	r3, #12
20000bf6:	429a      	cmp	r2, r3
20000bf8:	d804      	bhi.n	20000c04 <main+0x30c>
					udPos = 800000;
20000bfa:	f243 5300 	movw	r3, #13568	; 0x3500
20000bfe:	f2c0 030c 	movt	r3, #12
20000c02:	62bb      	str	r3, [r7, #40]	; 0x28
				*udAddr = udPos / 1000;
20000c04:	6aba      	ldr	r2, [r7, #40]	; 0x28
20000c06:	f644 53d3 	movw	r3, #19923	; 0x4dd3
20000c0a:	f2c1 0362 	movt	r3, #4194	; 0x1062
20000c0e:	fba3 1302 	umull	r1, r3, r3, r2
20000c12:	ea4f 1293 	mov.w	r2, r3, lsr #6
20000c16:	693b      	ldr	r3, [r7, #16]
20000c18:	601a      	str	r2, [r3, #0]
			}
		}
		// LEFT/RIGHT (turret)
		if (left == 0 && right) { //LEFT
20000c1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
20000c1c:	2b00      	cmp	r3, #0
20000c1e:	d11f      	bne.n	20000c60 <main+0x368>
20000c20:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
20000c22:	2b00      	cmp	r3, #0
20000c24:	d01c      	beq.n	20000c60 <main+0x368>
			if (rlPos <= 0){ // At min, stay
20000c26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
20000c28:	2b00      	cmp	r3, #0
20000c2a:	d104      	bne.n	20000c36 <main+0x33e>
				*rlAddr = 0;
20000c2c:	68fb      	ldr	r3, [r7, #12]
20000c2e:	f04f 0200 	mov.w	r2, #0
20000c32:	601a      	str	r2, [r3, #0]
					udPos = 800000;
				*udAddr = udPos / 1000;
			}
		}
		// LEFT/RIGHT (turret)
		if (left == 0 && right) { //LEFT
20000c34:	e045      	b.n	20000cc2 <main+0x3ca>
			if (rlPos <= 0){ // At min, stay
				*rlAddr = 0;
			} 
			else {
				rlPos -= myTank.aimingSpeed;
20000c36:	f64a 43e0 	movw	r3, #44256	; 0xace0
20000c3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c3e:	685b      	ldr	r3, [r3, #4]
20000c40:	6afa      	ldr	r2, [r7, #44]	; 0x2c
20000c42:	ebc3 0302 	rsb	r3, r3, r2
20000c46:	62fb      	str	r3, [r7, #44]	; 0x2c
				if (rlPos < 0)
					rlPos = 0;
				*rlAddr = rlPos / 1000;
20000c48:	6afa      	ldr	r2, [r7, #44]	; 0x2c
20000c4a:	f644 53d3 	movw	r3, #19923	; 0x4dd3
20000c4e:	f2c1 0362 	movt	r3, #4194	; 0x1062
20000c52:	fba3 1302 	umull	r1, r3, r3, r2
20000c56:	ea4f 1293 	mov.w	r2, r3, lsr #6
20000c5a:	68fb      	ldr	r3, [r7, #12]
20000c5c:	601a      	str	r2, [r3, #0]
					udPos = 800000;
				*udAddr = udPos / 1000;
			}
		}
		// LEFT/RIGHT (turret)
		if (left == 0 && right) { //LEFT
20000c5e:	e030      	b.n	20000cc2 <main+0x3ca>
				if (rlPos < 0)
					rlPos = 0;
				*rlAddr = rlPos / 1000;
			}
		} 
		else if (right == 0 && left) { //RIGHT
20000c60:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
20000c62:	2b00      	cmp	r3, #0
20000c64:	d12d      	bne.n	20000cc2 <main+0x3ca>
20000c66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
20000c68:	2b00      	cmp	r3, #0
20000c6a:	d02a      	beq.n	20000cc2 <main+0x3ca>
			if (rlPos >= 1800000){ // At max, stay
20000c6c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
20000c6e:	f247 733f 	movw	r3, #30527	; 0x773f
20000c72:	f2c0 031b 	movt	r3, #27
20000c76:	429a      	cmp	r2, r3
20000c78:	d904      	bls.n	20000c84 <main+0x38c>
				*rlAddr = 1800000 / 1000;
20000c7a:	68fb      	ldr	r3, [r7, #12]
20000c7c:	f44f 62e1 	mov.w	r2, #1800	; 0x708
20000c80:	601a      	str	r2, [r3, #0]
20000c82:	e01e      	b.n	20000cc2 <main+0x3ca>
			} 
			else {
				rlPos += myTank.aimingSpeed;
20000c84:	f64a 43e0 	movw	r3, #44256	; 0xace0
20000c88:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c8c:	685b      	ldr	r3, [r3, #4]
20000c8e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
20000c90:	4413      	add	r3, r2
20000c92:	62fb      	str	r3, [r7, #44]	; 0x2c
				if (rlPos > 1800000)
20000c94:	6afa      	ldr	r2, [r7, #44]	; 0x2c
20000c96:	f247 7340 	movw	r3, #30528	; 0x7740
20000c9a:	f2c0 031b 	movt	r3, #27
20000c9e:	429a      	cmp	r2, r3
20000ca0:	d904      	bls.n	20000cac <main+0x3b4>
					rlPos = 1800000;
20000ca2:	f247 7340 	movw	r3, #30528	; 0x7740
20000ca6:	f2c0 031b 	movt	r3, #27
20000caa:	62fb      	str	r3, [r7, #44]	; 0x2c
				*rlAddr = rlPos / 1000; // Divide by 1000 for smoother turning
20000cac:	6afa      	ldr	r2, [r7, #44]	; 0x2c
20000cae:	f644 53d3 	movw	r3, #19923	; 0x4dd3
20000cb2:	f2c1 0362 	movt	r3, #4194	; 0x1062
20000cb6:	fba3 1302 	umull	r1, r3, r3, r2
20000cba:	ea4f 1293 	mov.w	r2, r3, lsr #6
20000cbe:	68fb      	ldr	r3, [r7, #12]
20000cc0:	601a      	str	r2, [r3, #0]
			}
		}

		// Shoot
		if (fire == 0){
20000cc2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
20000cc4:	2b00      	cmp	r3, #0
20000cc6:	d153      	bne.n	20000d70 <main+0x478>
			*freqAddr = 56;
20000cc8:	697b      	ldr	r3, [r7, #20]
20000cca:	f04f 0238 	mov.w	r2, #56	; 0x38
20000cce:	601a      	str	r2, [r3, #0]
			if (sound_done) {
20000cd0:	f24a 7318 	movw	r3, #42776	; 0xa718
20000cd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000cd8:	681b      	ldr	r3, [r3, #0]
20000cda:	2b00      	cmp	r3, #0
20000cdc:	d04d      	beq.n	20000d7a <main+0x482>
				uint8_t tx_buff0[2] = "q\n";
20000cde:	f640 2371 	movw	r3, #2673	; 0xa71
20000ce2:	813b      	strh	r3, [r7, #8]
				UART_send(&g_uart,(const uint8_t *)&tx_buff0,sizeof(tx_buff0));	// play hit sound
20000ce4:	f107 0308 	add.w	r3, r7, #8
20000ce8:	f64a 40cc 	movw	r0, #44236	; 0xaccc
20000cec:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000cf0:	4619      	mov	r1, r3
20000cf2:	f04f 0202 	mov.w	r2, #2
20000cf6:	f002 fc3d 	bl	20003574 <UART_send>

				delay(1000000);
20000cfa:	f244 2040 	movw	r0, #16960	; 0x4240
20000cfe:	f2c0 000f 	movt	r0, #15
20000d02:	f000 fed1 	bl	20001aa8 <delay>

				uint8_t tx_buff[3] = "#0\n";
20000d06:	f24a 3258 	movw	r2, #41816	; 0xa358
20000d0a:	f2c2 0200 	movt	r2, #8192	; 0x2000
20000d0e:	f107 0304 	add.w	r3, r7, #4
20000d12:	6812      	ldr	r2, [r2, #0]
20000d14:	4611      	mov	r1, r2
20000d16:	8019      	strh	r1, [r3, #0]
20000d18:	f103 0302 	add.w	r3, r3, #2
20000d1c:	ea4f 4212 	mov.w	r2, r2, lsr #16
20000d20:	701a      	strb	r2, [r3, #0]
				UART_send(&g_uart,(const uint8_t *)&tx_buff,sizeof(tx_buff));
20000d22:	f107 0304 	add.w	r3, r7, #4
20000d26:	f64a 40cc 	movw	r0, #44236	; 0xaccc
20000d2a:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000d2e:	4619      	mov	r1, r3
20000d30:	f04f 0203 	mov.w	r2, #3
20000d34:	f002 fc1e 	bl	20003574 <UART_send>

				delay(1000000);
20000d38:	f244 2040 	movw	r0, #16960	; 0x4240
20000d3c:	f2c0 000f 	movt	r0, #15
20000d40:	f000 feb2 	bl	20001aa8 <delay>

				MSS_TIM2_init(1); // one shot
20000d44:	f04f 0001 	mov.w	r0, #1
20000d48:	f7ff fc9e 	bl	20000688 <MSS_TIM2_init>
				MSS_TIM2_load_immediate(10000000); // .1 seconds
20000d4c:	f249 6080 	movw	r0, #38528	; 0x9680
20000d50:	f2c0 0098 	movt	r0, #152	; 0x98
20000d54:	f7ff fcf6 	bl	20000744 <MSS_TIM2_load_immediate>
				MSS_TIM2_start();
20000d58:	f7ff fcd8 	bl	2000070c <MSS_TIM2_start>
				MSS_TIM2_enable_irq();
20000d5c:	f7ff fd02 	bl	20000764 <MSS_TIM2_enable_irq>
				sound_done = 0;
20000d60:	f24a 7318 	movw	r3, #42776	; 0xa718
20000d64:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d68:	f04f 0200 	mov.w	r2, #0
20000d6c:	601a      	str	r2, [r3, #0]
20000d6e:	e005      	b.n	20000d7c <main+0x484>
			}

		} else {
			*freqAddr = 0; // Set back to 0 when done or not shooting
20000d70:	697b      	ldr	r3, [r7, #20]
20000d72:	f04f 0200 	mov.w	r2, #0
20000d76:	601a      	str	r2, [r3, #0]
20000d78:	e000      	b.n	20000d7c <main+0x484>

				MSS_TIM2_init(1); // one shot
				MSS_TIM2_load_immediate(10000000); // .1 seconds
				MSS_TIM2_start();
				MSS_TIM2_enable_irq();
				sound_done = 0;
20000d7a:	bf00      	nop

		} else {
			*freqAddr = 0; // Set back to 0 when done or not shooting
		}

		int8_t right_y = master_rx_buffer[3];	// down = -1, center = -2, up = 0
20000d7c:	f64a 43c0 	movw	r3, #44224	; 0xacc0
20000d80:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d84:	78db      	ldrb	r3, [r3, #3]
20000d86:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
		int8_t left_y = master_rx_buffer[5];
20000d8a:	f64a 43c0 	movw	r3, #44224	; 0xacc0
20000d8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d92:	795b      	ldrb	r3, [r3, #5]
20000d94:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47


		if((right_y == 0) && (left_y == 0)){ // robot go forward both sides
20000d98:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
20000d9c:	2b00      	cmp	r3, #0
20000d9e:	d107      	bne.n	20000db0 <main+0x4b8>
20000da0:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
20000da4:	2b00      	cmp	r3, #0
20000da6:	d103      	bne.n	20000db0 <main+0x4b8>
			joyVals = 0b1010;
20000da8:	f04f 030a 	mov.w	r3, #10
20000dac:	627b      	str	r3, [r7, #36]	; 0x24

		int8_t right_y = master_rx_buffer[3];	// down = -1, center = -2, up = 0
		int8_t left_y = master_rx_buffer[5];


		if((right_y == 0) && (left_y == 0)){ // robot go forward both sides
20000dae:	e06a      	b.n	20000e86 <main+0x58e>
			joyVals = 0b1010;
		}
		else if((right_y == 0) && (left_y == -2)){ // robot go forward right, left stopped
20000db0:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
20000db4:	2b00      	cmp	r3, #0
20000db6:	d108      	bne.n	20000dca <main+0x4d2>
20000db8:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
20000dbc:	f113 0f02 	cmn.w	r3, #2
20000dc0:	d103      	bne.n	20000dca <main+0x4d2>
			joyVals = 0b1011;
20000dc2:	f04f 030b 	mov.w	r3, #11
20000dc6:	627b      	str	r3, [r7, #36]	; 0x24


		if((right_y == 0) && (left_y == 0)){ // robot go forward both sides
			joyVals = 0b1010;
		}
		else if((right_y == 0) && (left_y == -2)){ // robot go forward right, left stopped
20000dc8:	e05d      	b.n	20000e86 <main+0x58e>
			joyVals = 0b1011;
		}
		else if((right_y == 0) && (left_y == -1)){ // robot go forward right, left backwards
20000dca:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
20000dce:	2b00      	cmp	r3, #0
20000dd0:	d108      	bne.n	20000de4 <main+0x4ec>
20000dd2:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
20000dd6:	f1b3 3fff 	cmp.w	r3, #4294967295
20000dda:	d103      	bne.n	20000de4 <main+0x4ec>
			joyVals = 0b1001;
20000ddc:	f04f 0309 	mov.w	r3, #9
20000de0:	627b      	str	r3, [r7, #36]	; 0x24
			joyVals = 0b1010;
		}
		else if((right_y == 0) && (left_y == -2)){ // robot go forward right, left stopped
			joyVals = 0b1011;
		}
		else if((right_y == 0) && (left_y == -1)){ // robot go forward right, left backwards
20000de2:	e050      	b.n	20000e86 <main+0x58e>
			joyVals = 0b1001;
		}
		else if((right_y == -1) && (left_y == 0)){ // robot go backward right, left forward
20000de4:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
20000de8:	f1b3 3fff 	cmp.w	r3, #4294967295
20000dec:	d107      	bne.n	20000dfe <main+0x506>
20000dee:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
20000df2:	2b00      	cmp	r3, #0
20000df4:	d103      	bne.n	20000dfe <main+0x506>
			joyVals = 0b0110;
20000df6:	f04f 0306 	mov.w	r3, #6
20000dfa:	627b      	str	r3, [r7, #36]	; 0x24
			joyVals = 0b1011;
		}
		else if((right_y == 0) && (left_y == -1)){ // robot go forward right, left backwards
			joyVals = 0b1001;
		}
		else if((right_y == -1) && (left_y == 0)){ // robot go backward right, left forward
20000dfc:	e043      	b.n	20000e86 <main+0x58e>
			joyVals = 0b0110;
		}
		else if((right_y == -1) && (left_y == -1)){ // robot go backward both sides
20000dfe:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
20000e02:	f1b3 3fff 	cmp.w	r3, #4294967295
20000e06:	d108      	bne.n	20000e1a <main+0x522>
20000e08:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
20000e0c:	f1b3 3fff 	cmp.w	r3, #4294967295
20000e10:	d103      	bne.n	20000e1a <main+0x522>
			joyVals = 0b0101;
20000e12:	f04f 0305 	mov.w	r3, #5
20000e16:	627b      	str	r3, [r7, #36]	; 0x24
			joyVals = 0b1001;
		}
		else if((right_y == -1) && (left_y == 0)){ // robot go backward right, left forward
			joyVals = 0b0110;
		}
		else if((right_y == -1) && (left_y == -1)){ // robot go backward both sides
20000e18:	e035      	b.n	20000e86 <main+0x58e>
			joyVals = 0b0101;

		}
		else if((right_y == -1) && (left_y == -2)){ // robot go backward right, left stopped
20000e1a:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
20000e1e:	f1b3 3fff 	cmp.w	r3, #4294967295
20000e22:	d108      	bne.n	20000e36 <main+0x53e>
20000e24:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
20000e28:	f113 0f02 	cmn.w	r3, #2
20000e2c:	d103      	bne.n	20000e36 <main+0x53e>
			joyVals = 0b0111;
20000e2e:	f04f 0307 	mov.w	r3, #7
20000e32:	627b      	str	r3, [r7, #36]	; 0x24
		}
		else if((right_y == -1) && (left_y == -1)){ // robot go backward both sides
			joyVals = 0b0101;

		}
		else if((right_y == -1) && (left_y == -2)){ // robot go backward right, left stopped
20000e34:	e027      	b.n	20000e86 <main+0x58e>
			joyVals = 0b0111;
		}
		else if((right_y == -2) && (left_y == 0)){ // robot stopped right, forward left
20000e36:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
20000e3a:	f113 0f02 	cmn.w	r3, #2
20000e3e:	d107      	bne.n	20000e50 <main+0x558>
20000e40:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
20000e44:	2b00      	cmp	r3, #0
20000e46:	d103      	bne.n	20000e50 <main+0x558>
			joyVals = 0b1110;
20000e48:	f04f 030e 	mov.w	r3, #14
20000e4c:	627b      	str	r3, [r7, #36]	; 0x24

		}
		else if((right_y == -1) && (left_y == -2)){ // robot go backward right, left stopped
			joyVals = 0b0111;
		}
		else if((right_y == -2) && (left_y == 0)){ // robot stopped right, forward left
20000e4e:	e01a      	b.n	20000e86 <main+0x58e>
			joyVals = 0b1110;
		}
		else if((right_y == -2) && (left_y == -1)){ // robot go stopped right, backward left
20000e50:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
20000e54:	f113 0f02 	cmn.w	r3, #2
20000e58:	d108      	bne.n	20000e6c <main+0x574>
20000e5a:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
20000e5e:	f1b3 3fff 	cmp.w	r3, #4294967295
20000e62:	d103      	bne.n	20000e6c <main+0x574>
			joyVals = 0b1101;
20000e64:	f04f 030d 	mov.w	r3, #13
20000e68:	627b      	str	r3, [r7, #36]	; 0x24
			joyVals = 0b0111;
		}
		else if((right_y == -2) && (left_y == 0)){ // robot stopped right, forward left
			joyVals = 0b1110;
		}
		else if((right_y == -2) && (left_y == -1)){ // robot go stopped right, backward left
20000e6a:	e00c      	b.n	20000e86 <main+0x58e>
			joyVals = 0b1101;
		}
		else if((right_y == -2) && (left_y == -2)){ //robot fullstop
20000e6c:	f997 3046 	ldrsb.w	r3, [r7, #70]	; 0x46
20000e70:	f113 0f02 	cmn.w	r3, #2
20000e74:	d107      	bne.n	20000e86 <main+0x58e>
20000e76:	f997 3047 	ldrsb.w	r3, [r7, #71]	; 0x47
20000e7a:	f113 0f02 	cmn.w	r3, #2
20000e7e:	d102      	bne.n	20000e86 <main+0x58e>
			joyVals = 0b1111;
20000e80:	f04f 030f 	mov.w	r3, #15
20000e84:	627b      	str	r3, [r7, #36]	; 0x24
		}
		*motorAddr = joyVals;
20000e86:	69fb      	ldr	r3, [r7, #28]
20000e88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
20000e8a:	601a      	str	r2, [r3, #0]

		changeSpeed(pulsewidthAddr, myTank.drivingSpeed); //change this number to fix pwm of motors
20000e8c:	f64a 43e0 	movw	r3, #44256	; 0xace0
20000e90:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e94:	68db      	ldr	r3, [r3, #12]
20000e96:	6a38      	ldr	r0, [r7, #32]
20000e98:	4619      	mov	r1, r3
20000e9a:	f000 f97f 	bl	2000119c <changeSpeed>
		delay(100000);
20000e9e:	f248 60a0 	movw	r0, #34464	; 0x86a0
20000ea2:	f2c0 0001 	movt	r0, #1
20000ea6:	f000 fdff 	bl	20001aa8 <delay>
	}
20000eaa:	e5b7      	b.n	20000a1c <main+0x124>

20000eac <setupSPI>:

	return 0;
}

void setupSPI(void) {
20000eac:	b580      	push	{r7, lr}
20000eae:	b084      	sub	sp, #16
20000eb0:	af02      	add	r7, sp, #8
	//Initial short polling for refresh and initiation
	master_tx_buffer[0] = 0x80;
20000eb2:	f64a 43d4 	movw	r3, #44244	; 0xacd4
20000eb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000eba:	f06f 027f 	mvn.w	r2, #127	; 0x7f
20000ebe:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0x42;
20000ec0:	f64a 43d4 	movw	r3, #44244	; 0xacd4
20000ec4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ec8:	f04f 0242 	mov.w	r2, #66	; 0x42
20000ecc:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
20000ece:	f64a 43d4 	movw	r3, #44244	; 0xacd4
20000ed2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ed6:	f04f 0200 	mov.w	r2, #0
20000eda:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0xFF;
20000edc:	f64a 43d4 	movw	r3, #44244	; 0xacd4
20000ee0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ee4:	f04f 32ff 	mov.w	r2, #4294967295
20000ee8:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0xFF;
20000eea:	f64a 43d4 	movw	r3, #44244	; 0xacd4
20000eee:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ef2:	f04f 32ff 	mov.w	r2, #4294967295
20000ef6:	711a      	strb	r2, [r3, #4]

	MSS_SPI_init(&g_mss_spi1);
20000ef8:	f64a 5044 	movw	r0, #44356	; 0xad44
20000efc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f00:	f001 fb14 	bl	2000252c <MSS_SPI_init>
	MSS_SPI_configure_master_mode
20000f04:	f04f 0308 	mov.w	r3, #8
20000f08:	9300      	str	r3, [sp, #0]
20000f0a:	f64a 5044 	movw	r0, #44356	; 0xad44
20000f0e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f12:	f04f 0100 	mov.w	r1, #0
20000f16:	f04f 7240 	mov.w	r2, #50331648	; 0x3000000
20000f1a:	f04f 0307 	mov.w	r3, #7
20000f1e:	f001 fc4f 	bl	200027c0 <MSS_SPI_configure_master_mode>
		MSS_SPI_MODE3,
		MSS_SPI_PCLK_DIV_256,
		MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE
	);

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000f22:	f64a 5044 	movw	r0, #44356	; 0xad44
20000f26:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f2a:	f04f 0100 	mov.w	r1, #0
20000f2e:	f001 fcd7 	bl	200028e0 <MSS_SPI_set_slave_select>
	int i = 3;
20000f32:	f04f 0303 	mov.w	r3, #3
20000f36:	607b      	str	r3, [r7, #4]
	while(i) {
20000f38:	e016      	b.n	20000f68 <setupSPI+0xbc>
		MSS_SPI_transfer_block
20000f3a:	f04f 0305 	mov.w	r3, #5
20000f3e:	9300      	str	r3, [sp, #0]
20000f40:	f64a 5044 	movw	r0, #44356	; 0xad44
20000f44:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f48:	f64a 41d4 	movw	r1, #44244	; 0xacd4
20000f4c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000f50:	f04f 0205 	mov.w	r2, #5
20000f54:	f64a 43c0 	movw	r3, #44224	; 0xacc0
20000f58:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f5c:	f001 fd8c 	bl	20002a78 <MSS_SPI_transfer_block>
			&master_tx_buffer,
			5, 	//5 bytes of command
			&master_rx_buffer,
			5	//5 bytes of data
		);
		--i;
20000f60:	687b      	ldr	r3, [r7, #4]
20000f62:	f103 33ff 	add.w	r3, r3, #4294967295
20000f66:	607b      	str	r3, [r7, #4]
		MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE
	);

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
	int i = 3;
	while(i) {
20000f68:	687b      	ldr	r3, [r7, #4]
20000f6a:	2b00      	cmp	r3, #0
20000f6c:	d1e5      	bne.n	20000f3a <setupSPI+0x8e>
			&master_rx_buffer,
			5	//5 bytes of data
		);
		--i;
	}
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000f6e:	f64a 5044 	movw	r0, #44356	; 0xad44
20000f72:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f76:	f04f 0100 	mov.w	r1, #0
20000f7a:	f001 fd35 	bl	200029e8 <MSS_SPI_clear_slave_select>


	//Enter Config Mode
	master_tx_buffer[0] = 0x80;
20000f7e:	f64a 43d4 	movw	r3, #44244	; 0xacd4
20000f82:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f86:	f06f 027f 	mvn.w	r2, #127	; 0x7f
20000f8a:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0xc2;
20000f8c:	f64a 43d4 	movw	r3, #44244	; 0xacd4
20000f90:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f94:	f06f 023d 	mvn.w	r2, #61	; 0x3d
20000f98:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
20000f9a:	f64a 43d4 	movw	r3, #44244	; 0xacd4
20000f9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fa2:	f04f 0200 	mov.w	r2, #0
20000fa6:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0x80;
20000fa8:	f64a 43d4 	movw	r3, #44244	; 0xacd4
20000fac:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fb0:	f06f 027f 	mvn.w	r2, #127	; 0x7f
20000fb4:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0x00;
20000fb6:	f64a 43d4 	movw	r3, #44244	; 0xacd4
20000fba:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000fbe:	f04f 0200 	mov.w	r2, #0
20000fc2:	711a      	strb	r2, [r3, #4]
	
	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000fc4:	f64a 5044 	movw	r0, #44356	; 0xad44
20000fc8:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000fcc:	f04f 0100 	mov.w	r1, #0
20000fd0:	f001 fc86 	bl	200028e0 <MSS_SPI_set_slave_select>
	MSS_SPI_transfer_block
20000fd4:	f04f 0305 	mov.w	r3, #5
20000fd8:	9300      	str	r3, [sp, #0]
20000fda:	f64a 5044 	movw	r0, #44356	; 0xad44
20000fde:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000fe2:	f64a 41d4 	movw	r1, #44244	; 0xacd4
20000fe6:	f2c2 0100 	movt	r1, #8192	; 0x2000
20000fea:	f04f 0205 	mov.w	r2, #5
20000fee:	f64a 43c0 	movw	r3, #44224	; 0xacc0
20000ff2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ff6:	f001 fd3f 	bl	20002a78 <MSS_SPI_transfer_block>
		&master_tx_buffer,
		5, 	//5 bytes of command
		&master_rx_buffer,
		5	//5 bytes of data
	);
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20000ffa:	f64a 5044 	movw	r0, #44356	; 0xad44
20000ffe:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001002:	f04f 0100 	mov.w	r1, #0
20001006:	f001 fcef 	bl	200029e8 <MSS_SPI_clear_slave_select>

	//Select Mode: Digital or Analog
	master_tx_buffer[0] = 0x80;
2000100a:	f64a 43d4 	movw	r3, #44244	; 0xacd4
2000100e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001012:	f06f 027f 	mvn.w	r2, #127	; 0x7f
20001016:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0x22;
20001018:	f64a 43d4 	movw	r3, #44244	; 0xacd4
2000101c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001020:	f04f 0222 	mov.w	r2, #34	; 0x22
20001024:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
20001026:	f64a 43d4 	movw	r3, #44244	; 0xacd4
2000102a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000102e:	f04f 0200 	mov.w	r2, #0
20001032:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0x80; //0x01 = analog, 0x00 = digital
20001034:	f64a 43d4 	movw	r3, #44244	; 0xacd4
20001038:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000103c:	f06f 027f 	mvn.w	r2, #127	; 0x7f
20001040:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0xc0; //0x03 = lock mode
20001042:	f64a 43d4 	movw	r3, #44244	; 0xacd4
20001046:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000104a:	f06f 023f 	mvn.w	r2, #63	; 0x3f
2000104e:	711a      	strb	r2, [r3, #4]
	master_tx_buffer[5] = 0x00;
20001050:	f64a 43d4 	movw	r3, #44244	; 0xacd4
20001054:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001058:	f04f 0200 	mov.w	r2, #0
2000105c:	715a      	strb	r2, [r3, #5]
	master_tx_buffer[6] = 0x00;
2000105e:	f64a 43d4 	movw	r3, #44244	; 0xacd4
20001062:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001066:	f04f 0200 	mov.w	r2, #0
2000106a:	719a      	strb	r2, [r3, #6]
	master_tx_buffer[7] = 0x00;
2000106c:	f64a 43d4 	movw	r3, #44244	; 0xacd4
20001070:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001074:	f04f 0200 	mov.w	r2, #0
20001078:	71da      	strb	r2, [r3, #7]
	master_tx_buffer[8] = 0x00;
2000107a:	f64a 43d4 	movw	r3, #44244	; 0xacd4
2000107e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001082:	f04f 0200 	mov.w	r2, #0
20001086:	721a      	strb	r2, [r3, #8]

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20001088:	f64a 5044 	movw	r0, #44356	; 0xad44
2000108c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001090:	f04f 0100 	mov.w	r1, #0
20001094:	f001 fc24 	bl	200028e0 <MSS_SPI_set_slave_select>
	MSS_SPI_transfer_block
20001098:	f04f 0309 	mov.w	r3, #9
2000109c:	9300      	str	r3, [sp, #0]
2000109e:	f64a 5044 	movw	r0, #44356	; 0xad44
200010a2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200010a6:	f64a 41d4 	movw	r1, #44244	; 0xacd4
200010aa:	f2c2 0100 	movt	r1, #8192	; 0x2000
200010ae:	f04f 0209 	mov.w	r2, #9
200010b2:	f64a 43c0 	movw	r3, #44224	; 0xacc0
200010b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010ba:	f001 fcdd 	bl	20002a78 <MSS_SPI_transfer_block>
		&master_tx_buffer,
		9,	//9 bytes of command
		&master_rx_buffer,
		9 	//9 bytes of data
	);
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
200010be:	f64a 5044 	movw	r0, #44356	; 0xad44
200010c2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200010c6:	f04f 0100 	mov.w	r1, #0
200010ca:	f001 fc8d 	bl	200029e8 <MSS_SPI_clear_slave_select>

	//Exit Config
	master_tx_buffer[0] = 0x80;
200010ce:	f64a 43d4 	movw	r3, #44244	; 0xacd4
200010d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010d6:	f06f 027f 	mvn.w	r2, #127	; 0x7f
200010da:	701a      	strb	r2, [r3, #0]
	master_tx_buffer[1] = 0xc2;
200010dc:	f64a 43d4 	movw	r3, #44244	; 0xacd4
200010e0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010e4:	f06f 023d 	mvn.w	r2, #61	; 0x3d
200010e8:	705a      	strb	r2, [r3, #1]
	master_tx_buffer[2] = 0x00;
200010ea:	f64a 43d4 	movw	r3, #44244	; 0xacd4
200010ee:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010f2:	f04f 0200 	mov.w	r2, #0
200010f6:	709a      	strb	r2, [r3, #2]
	master_tx_buffer[3] = 0x00;
200010f8:	f64a 43d4 	movw	r3, #44244	; 0xacd4
200010fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001100:	f04f 0200 	mov.w	r2, #0
20001104:	70da      	strb	r2, [r3, #3]
	master_tx_buffer[4] = 0x5A;
20001106:	f64a 43d4 	movw	r3, #44244	; 0xacd4
2000110a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000110e:	f04f 025a 	mov.w	r2, #90	; 0x5a
20001112:	711a      	strb	r2, [r3, #4]
	master_tx_buffer[5] = 0x5A;
20001114:	f64a 43d4 	movw	r3, #44244	; 0xacd4
20001118:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000111c:	f04f 025a 	mov.w	r2, #90	; 0x5a
20001120:	715a      	strb	r2, [r3, #5]
	master_tx_buffer[6] = 0x5A;
20001122:	f64a 43d4 	movw	r3, #44244	; 0xacd4
20001126:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000112a:	f04f 025a 	mov.w	r2, #90	; 0x5a
2000112e:	719a      	strb	r2, [r3, #6]
	master_tx_buffer[7] = 0x5A;
20001130:	f64a 43d4 	movw	r3, #44244	; 0xacd4
20001134:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001138:	f04f 025a 	mov.w	r2, #90	; 0x5a
2000113c:	71da      	strb	r2, [r3, #7]
	master_tx_buffer[8] = 0x5A;
2000113e:	f64a 43d4 	movw	r3, #44244	; 0xacd4
20001142:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001146:	f04f 025a 	mov.w	r2, #90	; 0x5a
2000114a:	721a      	strb	r2, [r3, #8]

	MSS_SPI_set_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
2000114c:	f64a 5044 	movw	r0, #44356	; 0xad44
20001150:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001154:	f04f 0100 	mov.w	r1, #0
20001158:	f001 fbc2 	bl	200028e0 <MSS_SPI_set_slave_select>
	MSS_SPI_transfer_block
2000115c:	f04f 0309 	mov.w	r3, #9
20001160:	9300      	str	r3, [sp, #0]
20001162:	f64a 5044 	movw	r0, #44356	; 0xad44
20001166:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000116a:	f64a 41d4 	movw	r1, #44244	; 0xacd4
2000116e:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001172:	f04f 0209 	mov.w	r2, #9
20001176:	f64a 43c0 	movw	r3, #44224	; 0xacc0
2000117a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000117e:	f001 fc7b 	bl	20002a78 <MSS_SPI_transfer_block>
		&master_tx_buffer,
		9, 	//9 bytes of command
		&master_rx_buffer,
		9 	//9 bytes of data
	);
	MSS_SPI_clear_slave_select(&g_mss_spi1, MSS_SPI_SLAVE_0);
20001182:	f64a 5044 	movw	r0, #44356	; 0xad44
20001186:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000118a:	f04f 0100 	mov.w	r1, #0
2000118e:	f001 fc2b 	bl	200029e8 <MSS_SPI_clear_slave_select>

}
20001192:	f107 0708 	add.w	r7, r7, #8
20001196:	46bd      	mov	sp, r7
20001198:	bd80      	pop	{r7, pc}
2000119a:	bf00      	nop

2000119c <changeSpeed>:
void changeSpeed( volatile uint32_t* speedPtr, int speed ){
2000119c:	b480      	push	{r7}
2000119e:	b083      	sub	sp, #12
200011a0:	af00      	add	r7, sp, #0
200011a2:	6078      	str	r0, [r7, #4]
200011a4:	6039      	str	r1, [r7, #0]

	*speedPtr = speed;
200011a6:	683a      	ldr	r2, [r7, #0]
200011a8:	687b      	ldr	r3, [r7, #4]
200011aa:	601a      	str	r2, [r3, #0]

	return;
}
200011ac:	f107 070c 	add.w	r7, r7, #12
200011b0:	46bd      	mov	sp, r7
200011b2:	bc80      	pop	{r7}
200011b4:	4770      	bx	lr
200011b6:	bf00      	nop

200011b8 <greenLED>:

void greenLED(void) {
200011b8:	b580      	push	{r7, lr}
200011ba:	b082      	sub	sp, #8
200011bc:	af00      	add	r7, sp, #0
	uint32_t master_tx_frame_led = start;
200011be:	f04f 0300 	mov.w	r3, #0
200011c2:	607b      	str	r3, [r7, #4]
	SPI_init(&g_spi_led, CORESPI0_BASE_ADDR, 1);
200011c4:	f64a 4078 	movw	r0, #44152	; 0xac78
200011c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200011cc:	f240 2100 	movw	r1, #512	; 0x200
200011d0:	f2c4 0105 	movt	r1, #16389	; 0x4005
200011d4:	f04f 0201 	mov.w	r2, #1
200011d8:	f002 fa7a 	bl	200036d0 <SPI_init>
	SPI_configure_master_mode(&g_spi_led);
200011dc:	f64a 4078 	movw	r0, #44152	; 0xac78
200011e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200011e4:	f002 fb42 	bl	2000386c <SPI_configure_master_mode>
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
200011e8:	f64a 4078 	movw	r0, #44152	; 0xac78
200011ec:	f2c2 0000 	movt	r0, #8192	; 0x2000
200011f0:	f04f 0100 	mov.w	r1, #0
200011f4:	f002 fb92 	bl	2000391c <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
200011f8:	f64a 4078 	movw	r0, #44152	; 0xac78
200011fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001200:	6879      	ldr	r1, [r7, #4]
20001202:	f002 fc97 	bl	20003b34 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
20001206:	f64a 4078 	movw	r0, #44152	; 0xac78
2000120a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000120e:	f04f 0100 	mov.w	r1, #0
20001212:	f002 fc07 	bl	20003a24 <SPI_clear_slave_select>

	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
20001216:	f64a 4078 	movw	r0, #44152	; 0xac78
2000121a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000121e:	f04f 0100 	mov.w	r1, #0
20001222:	f002 fb7b 	bl	2000391c <SPI_set_slave_select>
	master_tx_frame_led = G;
20001226:	f240 0300 	movw	r3, #0
2000122a:	f6cf 73ff 	movt	r3, #65535	; 0xffff
2000122e:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001230:	f64a 4078 	movw	r0, #44152	; 0xac78
20001234:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001238:	6879      	ldr	r1, [r7, #4]
2000123a:	f002 fc7b 	bl	20003b34 <SPI_transfer_frame>
	master_tx_frame_led = G;
2000123e:	f240 0300 	movw	r3, #0
20001242:	f6cf 73ff 	movt	r3, #65535	; 0xffff
20001246:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001248:	f64a 4078 	movw	r0, #44152	; 0xac78
2000124c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001250:	6879      	ldr	r1, [r7, #4]
20001252:	f002 fc6f 	bl	20003b34 <SPI_transfer_frame>
	master_tx_frame_led = G;
20001256:	f240 0300 	movw	r3, #0
2000125a:	f6cf 73ff 	movt	r3, #65535	; 0xffff
2000125e:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001260:	f64a 4078 	movw	r0, #44152	; 0xac78
20001264:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001268:	6879      	ldr	r1, [r7, #4]
2000126a:	f002 fc63 	bl	20003b34 <SPI_transfer_frame>
	master_tx_frame_led = G;
2000126e:	f240 0300 	movw	r3, #0
20001272:	f6cf 73ff 	movt	r3, #65535	; 0xffff
20001276:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001278:	f64a 4078 	movw	r0, #44152	; 0xac78
2000127c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001280:	6879      	ldr	r1, [r7, #4]
20001282:	f002 fc57 	bl	20003b34 <SPI_transfer_frame>
	master_tx_frame_led = G;
20001286:	f240 0300 	movw	r3, #0
2000128a:	f6cf 73ff 	movt	r3, #65535	; 0xffff
2000128e:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001290:	f64a 4078 	movw	r0, #44152	; 0xac78
20001294:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001298:	6879      	ldr	r1, [r7, #4]
2000129a:	f002 fc4b 	bl	20003b34 <SPI_transfer_frame>
	master_tx_frame_led = G;
2000129e:	f240 0300 	movw	r3, #0
200012a2:	f6cf 73ff 	movt	r3, #65535	; 0xffff
200012a6:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
200012a8:	f64a 4078 	movw	r0, #44152	; 0xac78
200012ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
200012b0:	6879      	ldr	r1, [r7, #4]
200012b2:	f002 fc3f 	bl	20003b34 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
200012b6:	f64a 4078 	movw	r0, #44152	; 0xac78
200012ba:	f2c2 0000 	movt	r0, #8192	; 0x2000
200012be:	f04f 0100 	mov.w	r1, #0
200012c2:	f002 fbaf 	bl	20003a24 <SPI_clear_slave_select>

	master_tx_frame_led = end;
200012c6:	f04f 3311 	mov.w	r3, #286331153	; 0x11111111
200012ca:	607b      	str	r3, [r7, #4]
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
200012cc:	f64a 4078 	movw	r0, #44152	; 0xac78
200012d0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200012d4:	f04f 0100 	mov.w	r1, #0
200012d8:	f002 fb20 	bl	2000391c <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
200012dc:	f64a 4078 	movw	r0, #44152	; 0xac78
200012e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200012e4:	6879      	ldr	r1, [r7, #4]
200012e6:	f002 fc25 	bl	20003b34 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
200012ea:	f64a 4078 	movw	r0, #44152	; 0xac78
200012ee:	f2c2 0000 	movt	r0, #8192	; 0x2000
200012f2:	f04f 0100 	mov.w	r1, #0
200012f6:	f002 fb95 	bl	20003a24 <SPI_clear_slave_select>
}
200012fa:	f107 0708 	add.w	r7, r7, #8
200012fe:	46bd      	mov	sp, r7
20001300:	bd80      	pop	{r7, pc}
20001302:	bf00      	nop

20001304 <redLED>:

void redLED(void) {
20001304:	b580      	push	{r7, lr}
20001306:	b082      	sub	sp, #8
20001308:	af00      	add	r7, sp, #0
	uint32_t master_tx_frame_led = start;
2000130a:	f04f 0300 	mov.w	r3, #0
2000130e:	607b      	str	r3, [r7, #4]
	SPI_init(&g_spi_led, CORESPI0_BASE_ADDR, 1);
20001310:	f64a 4078 	movw	r0, #44152	; 0xac78
20001314:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001318:	f240 2100 	movw	r1, #512	; 0x200
2000131c:	f2c4 0105 	movt	r1, #16389	; 0x4005
20001320:	f04f 0201 	mov.w	r2, #1
20001324:	f002 f9d4 	bl	200036d0 <SPI_init>
	SPI_configure_master_mode(&g_spi_led);
20001328:	f64a 4078 	movw	r0, #44152	; 0xac78
2000132c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001330:	f002 fa9c 	bl	2000386c <SPI_configure_master_mode>
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
20001334:	f64a 4078 	movw	r0, #44152	; 0xac78
20001338:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000133c:	f04f 0100 	mov.w	r1, #0
20001340:	f002 faec 	bl	2000391c <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001344:	f64a 4078 	movw	r0, #44152	; 0xac78
20001348:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000134c:	6879      	ldr	r1, [r7, #4]
2000134e:	f002 fbf1 	bl	20003b34 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
20001352:	f64a 4078 	movw	r0, #44152	; 0xac78
20001356:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000135a:	f04f 0100 	mov.w	r1, #0
2000135e:	f002 fb61 	bl	20003a24 <SPI_clear_slave_select>

	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
20001362:	f64a 4078 	movw	r0, #44152	; 0xac78
20001366:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000136a:	f04f 0100 	mov.w	r1, #0
2000136e:	f002 fad5 	bl	2000391c <SPI_set_slave_select>
	master_tx_frame_led = R;
20001372:	f240 03ff 	movw	r3, #255	; 0xff
20001376:	f6cf 7300 	movt	r3, #65280	; 0xff00
2000137a:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
2000137c:	f64a 4078 	movw	r0, #44152	; 0xac78
20001380:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001384:	6879      	ldr	r1, [r7, #4]
20001386:	f002 fbd5 	bl	20003b34 <SPI_transfer_frame>
	master_tx_frame_led = R;
2000138a:	f240 03ff 	movw	r3, #255	; 0xff
2000138e:	f6cf 7300 	movt	r3, #65280	; 0xff00
20001392:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001394:	f64a 4078 	movw	r0, #44152	; 0xac78
20001398:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000139c:	6879      	ldr	r1, [r7, #4]
2000139e:	f002 fbc9 	bl	20003b34 <SPI_transfer_frame>
	master_tx_frame_led = R;
200013a2:	f240 03ff 	movw	r3, #255	; 0xff
200013a6:	f6cf 7300 	movt	r3, #65280	; 0xff00
200013aa:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
200013ac:	f64a 4078 	movw	r0, #44152	; 0xac78
200013b0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200013b4:	6879      	ldr	r1, [r7, #4]
200013b6:	f002 fbbd 	bl	20003b34 <SPI_transfer_frame>
	master_tx_frame_led = R;
200013ba:	f240 03ff 	movw	r3, #255	; 0xff
200013be:	f6cf 7300 	movt	r3, #65280	; 0xff00
200013c2:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
200013c4:	f64a 4078 	movw	r0, #44152	; 0xac78
200013c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200013cc:	6879      	ldr	r1, [r7, #4]
200013ce:	f002 fbb1 	bl	20003b34 <SPI_transfer_frame>
	master_tx_frame_led = R;
200013d2:	f240 03ff 	movw	r3, #255	; 0xff
200013d6:	f6cf 7300 	movt	r3, #65280	; 0xff00
200013da:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
200013dc:	f64a 4078 	movw	r0, #44152	; 0xac78
200013e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200013e4:	6879      	ldr	r1, [r7, #4]
200013e6:	f002 fba5 	bl	20003b34 <SPI_transfer_frame>
	master_tx_frame_led = R;
200013ea:	f240 03ff 	movw	r3, #255	; 0xff
200013ee:	f6cf 7300 	movt	r3, #65280	; 0xff00
200013f2:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
200013f4:	f64a 4078 	movw	r0, #44152	; 0xac78
200013f8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200013fc:	6879      	ldr	r1, [r7, #4]
200013fe:	f002 fb99 	bl	20003b34 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
20001402:	f64a 4078 	movw	r0, #44152	; 0xac78
20001406:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000140a:	f04f 0100 	mov.w	r1, #0
2000140e:	f002 fb09 	bl	20003a24 <SPI_clear_slave_select>

	master_tx_frame_led = end;
20001412:	f04f 3311 	mov.w	r3, #286331153	; 0x11111111
20001416:	607b      	str	r3, [r7, #4]
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
20001418:	f64a 4078 	movw	r0, #44152	; 0xac78
2000141c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001420:	f04f 0100 	mov.w	r1, #0
20001424:	f002 fa7a 	bl	2000391c <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001428:	f64a 4078 	movw	r0, #44152	; 0xac78
2000142c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001430:	6879      	ldr	r1, [r7, #4]
20001432:	f002 fb7f 	bl	20003b34 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
20001436:	f64a 4078 	movw	r0, #44152	; 0xac78
2000143a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000143e:	f04f 0100 	mov.w	r1, #0
20001442:	f002 faef 	bl	20003a24 <SPI_clear_slave_select>
}
20001446:	f107 0708 	add.w	r7, r7, #8
2000144a:	46bd      	mov	sp, r7
2000144c:	bd80      	pop	{r7, pc}
2000144e:	bf00      	nop

20001450 <blueLED>:

void blueLED(void) {
20001450:	b580      	push	{r7, lr}
20001452:	b082      	sub	sp, #8
20001454:	af00      	add	r7, sp, #0
	uint32_t master_tx_frame_led = start;
20001456:	f04f 0300 	mov.w	r3, #0
2000145a:	607b      	str	r3, [r7, #4]
	SPI_init(&g_spi_led, CORESPI0_BASE_ADDR, 1);
2000145c:	f64a 4078 	movw	r0, #44152	; 0xac78
20001460:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001464:	f240 2100 	movw	r1, #512	; 0x200
20001468:	f2c4 0105 	movt	r1, #16389	; 0x4005
2000146c:	f04f 0201 	mov.w	r2, #1
20001470:	f002 f92e 	bl	200036d0 <SPI_init>
	SPI_configure_master_mode(&g_spi_led);
20001474:	f64a 4078 	movw	r0, #44152	; 0xac78
20001478:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000147c:	f002 f9f6 	bl	2000386c <SPI_configure_master_mode>
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
20001480:	f64a 4078 	movw	r0, #44152	; 0xac78
20001484:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001488:	f04f 0100 	mov.w	r1, #0
2000148c:	f002 fa46 	bl	2000391c <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001490:	f64a 4078 	movw	r0, #44152	; 0xac78
20001494:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001498:	6879      	ldr	r1, [r7, #4]
2000149a:	f002 fb4b 	bl	20003b34 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
2000149e:	f64a 4078 	movw	r0, #44152	; 0xac78
200014a2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200014a6:	f04f 0100 	mov.w	r1, #0
200014aa:	f002 fabb 	bl	20003a24 <SPI_clear_slave_select>

	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
200014ae:	f64a 4078 	movw	r0, #44152	; 0xac78
200014b2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200014b6:	f04f 0100 	mov.w	r1, #0
200014ba:	f002 fa2f 	bl	2000391c <SPI_set_slave_select>
	master_tx_frame_led = B;
200014be:	f06f 13ff 	mvn.w	r3, #16711935	; 0xff00ff
200014c2:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
200014c4:	f64a 4078 	movw	r0, #44152	; 0xac78
200014c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200014cc:	6879      	ldr	r1, [r7, #4]
200014ce:	f002 fb31 	bl	20003b34 <SPI_transfer_frame>
	master_tx_frame_led = B;
200014d2:	f06f 13ff 	mvn.w	r3, #16711935	; 0xff00ff
200014d6:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
200014d8:	f64a 4078 	movw	r0, #44152	; 0xac78
200014dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200014e0:	6879      	ldr	r1, [r7, #4]
200014e2:	f002 fb27 	bl	20003b34 <SPI_transfer_frame>
	master_tx_frame_led = B;
200014e6:	f06f 13ff 	mvn.w	r3, #16711935	; 0xff00ff
200014ea:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
200014ec:	f64a 4078 	movw	r0, #44152	; 0xac78
200014f0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200014f4:	6879      	ldr	r1, [r7, #4]
200014f6:	f002 fb1d 	bl	20003b34 <SPI_transfer_frame>
	master_tx_frame_led = B;
200014fa:	f06f 13ff 	mvn.w	r3, #16711935	; 0xff00ff
200014fe:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001500:	f64a 4078 	movw	r0, #44152	; 0xac78
20001504:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001508:	6879      	ldr	r1, [r7, #4]
2000150a:	f002 fb13 	bl	20003b34 <SPI_transfer_frame>
	master_tx_frame_led = B;
2000150e:	f06f 13ff 	mvn.w	r3, #16711935	; 0xff00ff
20001512:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001514:	f64a 4078 	movw	r0, #44152	; 0xac78
20001518:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000151c:	6879      	ldr	r1, [r7, #4]
2000151e:	f002 fb09 	bl	20003b34 <SPI_transfer_frame>
	master_tx_frame_led = B;
20001522:	f06f 13ff 	mvn.w	r3, #16711935	; 0xff00ff
20001526:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001528:	f64a 4078 	movw	r0, #44152	; 0xac78
2000152c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001530:	6879      	ldr	r1, [r7, #4]
20001532:	f002 faff 	bl	20003b34 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
20001536:	f64a 4078 	movw	r0, #44152	; 0xac78
2000153a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000153e:	f04f 0100 	mov.w	r1, #0
20001542:	f002 fa6f 	bl	20003a24 <SPI_clear_slave_select>

	master_tx_frame_led = end;
20001546:	f04f 3311 	mov.w	r3, #286331153	; 0x11111111
2000154a:	607b      	str	r3, [r7, #4]
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
2000154c:	f64a 4078 	movw	r0, #44152	; 0xac78
20001550:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001554:	f04f 0100 	mov.w	r1, #0
20001558:	f002 f9e0 	bl	2000391c <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
2000155c:	f64a 4078 	movw	r0, #44152	; 0xac78
20001560:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001564:	6879      	ldr	r1, [r7, #4]
20001566:	f002 fae5 	bl	20003b34 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
2000156a:	f64a 4078 	movw	r0, #44152	; 0xac78
2000156e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001572:	f04f 0100 	mov.w	r1, #0
20001576:	f002 fa55 	bl	20003a24 <SPI_clear_slave_select>
}
2000157a:	f107 0708 	add.w	r7, r7, #8
2000157e:	46bd      	mov	sp, r7
20001580:	bd80      	pop	{r7, pc}
20001582:	bf00      	nop

20001584 <yellowLED>:

void yellowLED(void) {
20001584:	b580      	push	{r7, lr}
20001586:	b082      	sub	sp, #8
20001588:	af00      	add	r7, sp, #0
	uint32_t master_tx_frame_led = start;
2000158a:	f04f 0300 	mov.w	r3, #0
2000158e:	607b      	str	r3, [r7, #4]
	SPI_init(&g_spi_led, CORESPI0_BASE_ADDR, 1);
20001590:	f64a 4078 	movw	r0, #44152	; 0xac78
20001594:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001598:	f240 2100 	movw	r1, #512	; 0x200
2000159c:	f2c4 0105 	movt	r1, #16389	; 0x4005
200015a0:	f04f 0201 	mov.w	r2, #1
200015a4:	f002 f894 	bl	200036d0 <SPI_init>
	SPI_configure_master_mode(&g_spi_led);
200015a8:	f64a 4078 	movw	r0, #44152	; 0xac78
200015ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
200015b0:	f002 f95c 	bl	2000386c <SPI_configure_master_mode>
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
200015b4:	f64a 4078 	movw	r0, #44152	; 0xac78
200015b8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200015bc:	f04f 0100 	mov.w	r1, #0
200015c0:	f002 f9ac 	bl	2000391c <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
200015c4:	f64a 4078 	movw	r0, #44152	; 0xac78
200015c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200015cc:	6879      	ldr	r1, [r7, #4]
200015ce:	f002 fab1 	bl	20003b34 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
200015d2:	f64a 4078 	movw	r0, #44152	; 0xac78
200015d6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200015da:	f04f 0100 	mov.w	r1, #0
200015de:	f002 fa21 	bl	20003a24 <SPI_clear_slave_select>

	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
200015e2:	f64a 4078 	movw	r0, #44152	; 0xac78
200015e6:	f2c2 0000 	movt	r0, #8192	; 0x2000
200015ea:	f04f 0100 	mov.w	r1, #0
200015ee:	f002 f995 	bl	2000391c <SPI_set_slave_select>
	master_tx_frame_led = Y;
200015f2:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
200015f6:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
200015f8:	f64a 4078 	movw	r0, #44152	; 0xac78
200015fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001600:	6879      	ldr	r1, [r7, #4]
20001602:	f002 fa97 	bl	20003b34 <SPI_transfer_frame>
	master_tx_frame_led = Y;
20001606:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
2000160a:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
2000160c:	f64a 4078 	movw	r0, #44152	; 0xac78
20001610:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001614:	6879      	ldr	r1, [r7, #4]
20001616:	f002 fa8d 	bl	20003b34 <SPI_transfer_frame>
	master_tx_frame_led = Y;
2000161a:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
2000161e:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001620:	f64a 4078 	movw	r0, #44152	; 0xac78
20001624:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001628:	6879      	ldr	r1, [r7, #4]
2000162a:	f002 fa83 	bl	20003b34 <SPI_transfer_frame>
	master_tx_frame_led = Y;
2000162e:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
20001632:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001634:	f64a 4078 	movw	r0, #44152	; 0xac78
20001638:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000163c:	6879      	ldr	r1, [r7, #4]
2000163e:	f002 fa79 	bl	20003b34 <SPI_transfer_frame>
	master_tx_frame_led = Y;
20001642:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
20001646:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001648:	f64a 4078 	movw	r0, #44152	; 0xac78
2000164c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001650:	6879      	ldr	r1, [r7, #4]
20001652:	f002 fa6f 	bl	20003b34 <SPI_transfer_frame>
	master_tx_frame_led = Y;
20001656:	f46f 437f 	mvn.w	r3, #65280	; 0xff00
2000165a:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
2000165c:	f64a 4078 	movw	r0, #44152	; 0xac78
20001660:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001664:	6879      	ldr	r1, [r7, #4]
20001666:	f002 fa65 	bl	20003b34 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
2000166a:	f64a 4078 	movw	r0, #44152	; 0xac78
2000166e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001672:	f04f 0100 	mov.w	r1, #0
20001676:	f002 f9d5 	bl	20003a24 <SPI_clear_slave_select>

	master_tx_frame_led = end;
2000167a:	f04f 3311 	mov.w	r3, #286331153	; 0x11111111
2000167e:	607b      	str	r3, [r7, #4]
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
20001680:	f64a 4078 	movw	r0, #44152	; 0xac78
20001684:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001688:	f04f 0100 	mov.w	r1, #0
2000168c:	f002 f946 	bl	2000391c <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001690:	f64a 4078 	movw	r0, #44152	; 0xac78
20001694:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001698:	6879      	ldr	r1, [r7, #4]
2000169a:	f002 fa4b 	bl	20003b34 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
2000169e:	f64a 4078 	movw	r0, #44152	; 0xac78
200016a2:	f2c2 0000 	movt	r0, #8192	; 0x2000
200016a6:	f04f 0100 	mov.w	r1, #0
200016aa:	f002 f9bb 	bl	20003a24 <SPI_clear_slave_select>
}
200016ae:	f107 0708 	add.w	r7, r7, #8
200016b2:	46bd      	mov	sp, r7
200016b4:	bd80      	pop	{r7, pc}
200016b6:	bf00      	nop

200016b8 <purpleLED>:

void purpleLED(void) {
200016b8:	b580      	push	{r7, lr}
200016ba:	b082      	sub	sp, #8
200016bc:	af00      	add	r7, sp, #0
	uint32_t master_tx_frame_led = start;
200016be:	f04f 0300 	mov.w	r3, #0
200016c2:	607b      	str	r3, [r7, #4]
	SPI_init(&g_spi_led, CORESPI0_BASE_ADDR, 1);
200016c4:	f64a 4078 	movw	r0, #44152	; 0xac78
200016c8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200016cc:	f240 2100 	movw	r1, #512	; 0x200
200016d0:	f2c4 0105 	movt	r1, #16389	; 0x4005
200016d4:	f04f 0201 	mov.w	r2, #1
200016d8:	f001 fffa 	bl	200036d0 <SPI_init>
	SPI_configure_master_mode(&g_spi_led);
200016dc:	f64a 4078 	movw	r0, #44152	; 0xac78
200016e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200016e4:	f002 f8c2 	bl	2000386c <SPI_configure_master_mode>
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
200016e8:	f64a 4078 	movw	r0, #44152	; 0xac78
200016ec:	f2c2 0000 	movt	r0, #8192	; 0x2000
200016f0:	f04f 0100 	mov.w	r1, #0
200016f4:	f002 f912 	bl	2000391c <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
200016f8:	f64a 4078 	movw	r0, #44152	; 0xac78
200016fc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001700:	6879      	ldr	r1, [r7, #4]
20001702:	f002 fa17 	bl	20003b34 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
20001706:	f64a 4078 	movw	r0, #44152	; 0xac78
2000170a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000170e:	f04f 0100 	mov.w	r1, #0
20001712:	f002 f987 	bl	20003a24 <SPI_clear_slave_select>

	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
20001716:	f64a 4078 	movw	r0, #44152	; 0xac78
2000171a:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000171e:	f04f 0100 	mov.w	r1, #0
20001722:	f002 f8fb 	bl	2000391c <SPI_set_slave_select>
	master_tx_frame_led = P;
20001726:	f64c 4366 	movw	r3, #52326	; 0xcc66
2000172a:	f6cf 7300 	movt	r3, #65280	; 0xff00
2000172e:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001730:	f64a 4078 	movw	r0, #44152	; 0xac78
20001734:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001738:	6879      	ldr	r1, [r7, #4]
2000173a:	f002 f9fb 	bl	20003b34 <SPI_transfer_frame>
	master_tx_frame_led = P;
2000173e:	f64c 4366 	movw	r3, #52326	; 0xcc66
20001742:	f6cf 7300 	movt	r3, #65280	; 0xff00
20001746:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001748:	f64a 4078 	movw	r0, #44152	; 0xac78
2000174c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001750:	6879      	ldr	r1, [r7, #4]
20001752:	f002 f9ef 	bl	20003b34 <SPI_transfer_frame>
	master_tx_frame_led = P;
20001756:	f64c 4366 	movw	r3, #52326	; 0xcc66
2000175a:	f6cf 7300 	movt	r3, #65280	; 0xff00
2000175e:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001760:	f64a 4078 	movw	r0, #44152	; 0xac78
20001764:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001768:	6879      	ldr	r1, [r7, #4]
2000176a:	f002 f9e3 	bl	20003b34 <SPI_transfer_frame>
	master_tx_frame_led = P;
2000176e:	f64c 4366 	movw	r3, #52326	; 0xcc66
20001772:	f6cf 7300 	movt	r3, #65280	; 0xff00
20001776:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001778:	f64a 4078 	movw	r0, #44152	; 0xac78
2000177c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001780:	6879      	ldr	r1, [r7, #4]
20001782:	f002 f9d7 	bl	20003b34 <SPI_transfer_frame>
	master_tx_frame_led = P;
20001786:	f64c 4366 	movw	r3, #52326	; 0xcc66
2000178a:	f6cf 7300 	movt	r3, #65280	; 0xff00
2000178e:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001790:	f64a 4078 	movw	r0, #44152	; 0xac78
20001794:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001798:	6879      	ldr	r1, [r7, #4]
2000179a:	f002 f9cb 	bl	20003b34 <SPI_transfer_frame>
	master_tx_frame_led = P;
2000179e:	f64c 4366 	movw	r3, #52326	; 0xcc66
200017a2:	f6cf 7300 	movt	r3, #65280	; 0xff00
200017a6:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
200017a8:	f64a 4078 	movw	r0, #44152	; 0xac78
200017ac:	f2c2 0000 	movt	r0, #8192	; 0x2000
200017b0:	6879      	ldr	r1, [r7, #4]
200017b2:	f002 f9bf 	bl	20003b34 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
200017b6:	f64a 4078 	movw	r0, #44152	; 0xac78
200017ba:	f2c2 0000 	movt	r0, #8192	; 0x2000
200017be:	f04f 0100 	mov.w	r1, #0
200017c2:	f002 f92f 	bl	20003a24 <SPI_clear_slave_select>

	master_tx_frame_led = end;
200017c6:	f04f 3311 	mov.w	r3, #286331153	; 0x11111111
200017ca:	607b      	str	r3, [r7, #4]
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
200017cc:	f64a 4078 	movw	r0, #44152	; 0xac78
200017d0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200017d4:	f04f 0100 	mov.w	r1, #0
200017d8:	f002 f8a0 	bl	2000391c <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
200017dc:	f64a 4078 	movw	r0, #44152	; 0xac78
200017e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200017e4:	6879      	ldr	r1, [r7, #4]
200017e6:	f002 f9a5 	bl	20003b34 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
200017ea:	f64a 4078 	movw	r0, #44152	; 0xac78
200017ee:	f2c2 0000 	movt	r0, #8192	; 0x2000
200017f2:	f04f 0100 	mov.w	r1, #0
200017f6:	f002 f915 	bl	20003a24 <SPI_clear_slave_select>
}
200017fa:	f107 0708 	add.w	r7, r7, #8
200017fe:	46bd      	mov	sp, r7
20001800:	bd80      	pop	{r7, pc}
20001802:	bf00      	nop

20001804 <tealLED>:

void tealLED(void) {
20001804:	b580      	push	{r7, lr}
20001806:	b082      	sub	sp, #8
20001808:	af00      	add	r7, sp, #0
	uint32_t master_tx_frame_led = start;
2000180a:	f04f 0300 	mov.w	r3, #0
2000180e:	607b      	str	r3, [r7, #4]
	SPI_init(&g_spi_led, CORESPI0_BASE_ADDR, 1);
20001810:	f64a 4078 	movw	r0, #44152	; 0xac78
20001814:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001818:	f240 2100 	movw	r1, #512	; 0x200
2000181c:	f2c4 0105 	movt	r1, #16389	; 0x4005
20001820:	f04f 0201 	mov.w	r2, #1
20001824:	f001 ff54 	bl	200036d0 <SPI_init>
	SPI_configure_master_mode(&g_spi_led);
20001828:	f64a 4078 	movw	r0, #44152	; 0xac78
2000182c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001830:	f002 f81c 	bl	2000386c <SPI_configure_master_mode>
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
20001834:	f64a 4078 	movw	r0, #44152	; 0xac78
20001838:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000183c:	f04f 0100 	mov.w	r1, #0
20001840:	f002 f86c 	bl	2000391c <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001844:	f64a 4078 	movw	r0, #44152	; 0xac78
20001848:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000184c:	6879      	ldr	r1, [r7, #4]
2000184e:	f002 f971 	bl	20003b34 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
20001852:	f64a 4078 	movw	r0, #44152	; 0xac78
20001856:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000185a:	f04f 0100 	mov.w	r1, #0
2000185e:	f002 f8e1 	bl	20003a24 <SPI_clear_slave_select>

	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
20001862:	f64a 4078 	movw	r0, #44152	; 0xac78
20001866:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000186a:	f04f 0100 	mov.w	r1, #0
2000186e:	f002 f855 	bl	2000391c <SPI_set_slave_select>
	master_tx_frame_led = T;
20001872:	f06f 03ff 	mvn.w	r3, #255	; 0xff
20001876:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001878:	f64a 4078 	movw	r0, #44152	; 0xac78
2000187c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001880:	6879      	ldr	r1, [r7, #4]
20001882:	f002 f957 	bl	20003b34 <SPI_transfer_frame>
	master_tx_frame_led = T;
20001886:	f06f 03ff 	mvn.w	r3, #255	; 0xff
2000188a:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
2000188c:	f64a 4078 	movw	r0, #44152	; 0xac78
20001890:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001894:	6879      	ldr	r1, [r7, #4]
20001896:	f002 f94d 	bl	20003b34 <SPI_transfer_frame>
	master_tx_frame_led = T;
2000189a:	f06f 03ff 	mvn.w	r3, #255	; 0xff
2000189e:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
200018a0:	f64a 4078 	movw	r0, #44152	; 0xac78
200018a4:	f2c2 0000 	movt	r0, #8192	; 0x2000
200018a8:	6879      	ldr	r1, [r7, #4]
200018aa:	f002 f943 	bl	20003b34 <SPI_transfer_frame>
	master_tx_frame_led = T;
200018ae:	f06f 03ff 	mvn.w	r3, #255	; 0xff
200018b2:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
200018b4:	f64a 4078 	movw	r0, #44152	; 0xac78
200018b8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200018bc:	6879      	ldr	r1, [r7, #4]
200018be:	f002 f939 	bl	20003b34 <SPI_transfer_frame>
	master_tx_frame_led = T;
200018c2:	f06f 03ff 	mvn.w	r3, #255	; 0xff
200018c6:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
200018c8:	f64a 4078 	movw	r0, #44152	; 0xac78
200018cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200018d0:	6879      	ldr	r1, [r7, #4]
200018d2:	f002 f92f 	bl	20003b34 <SPI_transfer_frame>
	master_tx_frame_led = T;
200018d6:	f06f 03ff 	mvn.w	r3, #255	; 0xff
200018da:	607b      	str	r3, [r7, #4]
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
200018dc:	f64a 4078 	movw	r0, #44152	; 0xac78
200018e0:	f2c2 0000 	movt	r0, #8192	; 0x2000
200018e4:	6879      	ldr	r1, [r7, #4]
200018e6:	f002 f925 	bl	20003b34 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
200018ea:	f64a 4078 	movw	r0, #44152	; 0xac78
200018ee:	f2c2 0000 	movt	r0, #8192	; 0x2000
200018f2:	f04f 0100 	mov.w	r1, #0
200018f6:	f002 f895 	bl	20003a24 <SPI_clear_slave_select>

	master_tx_frame_led = end;
200018fa:	f04f 3311 	mov.w	r3, #286331153	; 0x11111111
200018fe:	607b      	str	r3, [r7, #4]
	SPI_set_slave_select(&g_spi_led, SPI_SLAVE_0 );
20001900:	f64a 4078 	movw	r0, #44152	; 0xac78
20001904:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001908:	f04f 0100 	mov.w	r1, #0
2000190c:	f002 f806 	bl	2000391c <SPI_set_slave_select>
	SPI_transfer_frame( &g_spi_led, master_tx_frame_led );
20001910:	f64a 4078 	movw	r0, #44152	; 0xac78
20001914:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001918:	6879      	ldr	r1, [r7, #4]
2000191a:	f002 f90b 	bl	20003b34 <SPI_transfer_frame>
	SPI_clear_slave_select(&g_spi_led, SPI_SLAVE_0 );
2000191e:	f64a 4078 	movw	r0, #44152	; 0xac78
20001922:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001926:	f04f 0100 	mov.w	r1, #0
2000192a:	f002 f87b 	bl	20003a24 <SPI_clear_slave_select>
}
2000192e:	f107 0708 	add.w	r7, r7, #8
20001932:	46bd      	mov	sp, r7
20001934:	bd80      	pop	{r7, pc}
20001936:	bf00      	nop

20001938 <uart1_rx_handler>:
}



//UART interrupt handler for xBee module
void uart1_rx_handler( mss_uart_instance_t * this_uart) {
20001938:	b580      	push	{r7, lr}
2000193a:	b08a      	sub	sp, #40	; 0x28
2000193c:	af00      	add	r7, sp, #0
2000193e:	6078      	str	r0, [r7, #4]
	uint8_t receive[16] = { };
20001940:	f107 030c 	add.w	r3, r7, #12
20001944:	f04f 0200 	mov.w	r2, #0
20001948:	601a      	str	r2, [r3, #0]
2000194a:	f103 0304 	add.w	r3, r3, #4
2000194e:	f04f 0200 	mov.w	r2, #0
20001952:	601a      	str	r2, [r3, #0]
20001954:	f103 0304 	add.w	r3, r3, #4
20001958:	f04f 0200 	mov.w	r2, #0
2000195c:	601a      	str	r2, [r3, #0]
2000195e:	f103 0304 	add.w	r3, r3, #4
20001962:	f04f 0200 	mov.w	r2, #0
20001966:	601a      	str	r2, [r3, #0]
20001968:	f103 0304 	add.w	r3, r3, #4
	int rx_size =  MSS_UART_get_rx(this_uart, receive, sizeof(receive));
2000196c:	f107 030c 	add.w	r3, r7, #12
20001970:	6878      	ldr	r0, [r7, #4]
20001972:	4619      	mov	r1, r3
20001974:	f04f 0210 	mov.w	r2, #16
20001978:	f000 fb80 	bl	2000207c <MSS_UART_get_rx>
2000197c:	4603      	mov	r3, r0
2000197e:	61fb      	str	r3, [r7, #28]
	myTank.aimingSpeed = 10000;
20001980:	f64a 43e0 	movw	r3, #44256	; 0xace0
20001984:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001988:	f242 7210 	movw	r2, #10000	; 0x2710
2000198c:	605a      	str	r2, [r3, #4]
	myTank.damagePerHit = 5;
2000198e:	f64a 43e0 	movw	r3, #44256	; 0xace0
20001992:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001996:	f04f 0205 	mov.w	r2, #5
2000199a:	609a      	str	r2, [r3, #8]
	myTank.drivingSpeed = 90000;
2000199c:	f64a 43e0 	movw	r3, #44256	; 0xace0
200019a0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019a4:	f645 7290 	movw	r2, #24464	; 0x5f90
200019a8:	f2c0 0201 	movt	r2, #1
200019ac:	60da      	str	r2, [r3, #12]
	int type =  receive[4];
200019ae:	7c3b      	ldrb	r3, [r7, #16]
200019b0:	623b      	str	r3, [r7, #32]
	int color = receive[6];
200019b2:	7cbb      	ldrb	r3, [r7, #18]
200019b4:	627b      	str	r3, [r7, #36]	; 0x24
	myTank.color = color;
200019b6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
200019b8:	f64a 43e0 	movw	r3, #44256	; 0xace0
200019bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019c0:	611a      	str	r2, [r3, #16]
	if (type == 3){
200019c2:	6a3b      	ldr	r3, [r7, #32]
200019c4:	2b03      	cmp	r3, #3
200019c6:	d10d      	bne.n	200019e4 <uart1_rx_handler+0xac>
		printf("1\r\n");
200019c8:	f24a 305c 	movw	r0, #41820	; 0xa35c
200019cc:	f2c2 0000 	movt	r0, #8192	; 0x2000
200019d0:	f002 fbbe 	bl	20004150 <puts>
		//Extra Health
		myTank.damagePerHit = 3;
200019d4:	f64a 43e0 	movw	r3, #44256	; 0xace0
200019d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019dc:	f04f 0203 	mov.w	r2, #3
200019e0:	609a      	str	r2, [r3, #8]
200019e2:	e022      	b.n	20001a2a <uart1_rx_handler+0xf2>
	}
	else if (type == 2) {
200019e4:	6a3b      	ldr	r3, [r7, #32]
200019e6:	2b02      	cmp	r3, #2
200019e8:	d10d      	bne.n	20001a06 <uart1_rx_handler+0xce>
		printf("2\r\n");
200019ea:	f24a 3060 	movw	r0, #41824	; 0xa360
200019ee:	f2c2 0000 	movt	r0, #8192	; 0x2000
200019f2:	f002 fbad 	bl	20004150 <puts>
		// Aiming speed increase
		myTank.aimingSpeed = 12000;
200019f6:	f64a 43e0 	movw	r3, #44256	; 0xace0
200019fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200019fe:	f642 62e0 	movw	r2, #12000	; 0x2ee0
20001a02:	605a      	str	r2, [r3, #4]
20001a04:	e011      	b.n	20001a2a <uart1_rx_handler+0xf2>

	}
	else if (type == 1) {
20001a06:	6a3b      	ldr	r3, [r7, #32]
20001a08:	2b01      	cmp	r3, #1
20001a0a:	d10e      	bne.n	20001a2a <uart1_rx_handler+0xf2>
		printf("3\r\n");
20001a0c:	f24a 3064 	movw	r0, #41828	; 0xa364
20001a10:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001a14:	f002 fb9c 	bl	20004150 <puts>
		//driving speed increase
		myTank.drivingSpeed = 100000;
20001a18:	f64a 43e0 	movw	r3, #44256	; 0xace0
20001a1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a20:	f248 62a0 	movw	r2, #34464	; 0x86a0
20001a24:	f2c0 0201 	movt	r2, #1
20001a28:	60da      	str	r2, [r3, #12]
	}




	reset();
20001a2a:	f000 f857 	bl	20001adc <reset>

}
20001a2e:	f107 0728 	add.w	r7, r7, #40	; 0x28
20001a32:	46bd      	mov	sp, r7
20001a34:	bd80      	pop	{r7, pc}
20001a36:	bf00      	nop

20001a38 <printToXBee>:
void printToXBee() {
20001a38:	b580      	push	{r7, lr}
20001a3a:	b084      	sub	sp, #16
20001a3c:	af00      	add	r7, sp, #0
	 uint8_t health_msg[10] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
20001a3e:	f04f 0300 	mov.w	r3, #0
20001a42:	713b      	strb	r3, [r7, #4]
20001a44:	f04f 0300 	mov.w	r3, #0
20001a48:	717b      	strb	r3, [r7, #5]
20001a4a:	f04f 0300 	mov.w	r3, #0
20001a4e:	71bb      	strb	r3, [r7, #6]
20001a50:	f04f 0300 	mov.w	r3, #0
20001a54:	71fb      	strb	r3, [r7, #7]
20001a56:	f04f 0300 	mov.w	r3, #0
20001a5a:	723b      	strb	r3, [r7, #8]
20001a5c:	f04f 0300 	mov.w	r3, #0
20001a60:	727b      	strb	r3, [r7, #9]
20001a62:	f04f 0300 	mov.w	r3, #0
20001a66:	72bb      	strb	r3, [r7, #10]
20001a68:	f04f 0300 	mov.w	r3, #0
20001a6c:	72fb      	strb	r3, [r7, #11]
20001a6e:	f04f 0300 	mov.w	r3, #0
20001a72:	733b      	strb	r3, [r7, #12]
20001a74:	f04f 0300 	mov.w	r3, #0
20001a78:	737b      	strb	r3, [r7, #13]
	 health_msg[4] = myTank.health;
20001a7a:	f64a 43e0 	movw	r3, #44256	; 0xace0
20001a7e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001a82:	681b      	ldr	r3, [r3, #0]
20001a84:	b2db      	uxtb	r3, r3
20001a86:	723b      	strb	r3, [r7, #8]
	 MSS_UART_polled_tx(&g_mss_uart1, health_msg, sizeof(health_msg) );
20001a88:	f107 0304 	add.w	r3, r7, #4
20001a8c:	f64a 40f4 	movw	r0, #44276	; 0xacf4
20001a90:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001a94:	4619      	mov	r1, r3
20001a96:	f04f 020a 	mov.w	r2, #10
20001a9a:	f000 fa7d 	bl	20001f98 <MSS_UART_polled_tx>
}
20001a9e:	f107 0710 	add.w	r7, r7, #16
20001aa2:	46bd      	mov	sp, r7
20001aa4:	bd80      	pop	{r7, pc}
20001aa6:	bf00      	nop

20001aa8 <delay>:

//Delay function for delaying stuff
void delay(int time) {
20001aa8:	b480      	push	{r7}
20001aaa:	b085      	sub	sp, #20
20001aac:	af00      	add	r7, sp, #0
20001aae:	6078      	str	r0, [r7, #4]

	volatile int dC; //delayCounter
	int temp = 0;
20001ab0:	f04f 0300 	mov.w	r3, #0
20001ab4:	60fb      	str	r3, [r7, #12]

	for ( dC = 0; dC < time; dC++ ){
20001ab6:	f04f 0300 	mov.w	r3, #0
20001aba:	60bb      	str	r3, [r7, #8]
20001abc:	e005      	b.n	20001aca <delay+0x22>
		temp = dC;
20001abe:	68bb      	ldr	r3, [r7, #8]
20001ac0:	60fb      	str	r3, [r7, #12]
void delay(int time) {

	volatile int dC; //delayCounter
	int temp = 0;

	for ( dC = 0; dC < time; dC++ ){
20001ac2:	68bb      	ldr	r3, [r7, #8]
20001ac4:	f103 0301 	add.w	r3, r3, #1
20001ac8:	60bb      	str	r3, [r7, #8]
20001aca:	68ba      	ldr	r2, [r7, #8]
20001acc:	687b      	ldr	r3, [r7, #4]
20001ace:	429a      	cmp	r2, r3
20001ad0:	dbf5      	blt.n	20001abe <delay+0x16>
		temp = dC;
	}
}
20001ad2:	f107 0714 	add.w	r7, r7, #20
20001ad6:	46bd      	mov	sp, r7
20001ad8:	bc80      	pop	{r7}
20001ada:	4770      	bx	lr

20001adc <reset>:

void reset() {
20001adc:	b580      	push	{r7, lr}
20001ade:	af00      	add	r7, sp, #0
	myTank.health = MAX_HEALTH;
20001ae0:	f64a 43e0 	movw	r3, #44256	; 0xace0
20001ae4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ae8:	f04f 0264 	mov.w	r2, #100	; 0x64
20001aec:	601a      	str	r2, [r3, #0]
	setColor();
20001aee:	f000 f803 	bl	20001af8 <setColor>
	//purpleLED();
	printToXBee();
20001af2:	f7ff ffa1 	bl	20001a38 <printToXBee>

}
20001af6:	bd80      	pop	{r7, pc}

20001af8 <setColor>:

void setColor() {
20001af8:	b580      	push	{r7, lr}
20001afa:	b082      	sub	sp, #8
20001afc:	af00      	add	r7, sp, #0
	 int color = myTank.color;
20001afe:	f64a 43e0 	movw	r3, #44256	; 0xace0
20001b02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b06:	691b      	ldr	r3, [r3, #16]
20001b08:	607b      	str	r3, [r7, #4]
	 switch(color)
20001b0a:	687b      	ldr	r3, [r7, #4]
20001b0c:	f103 33ff 	add.w	r3, r3, #4294967295
20001b10:	2b03      	cmp	r3, #3
20001b12:	d816      	bhi.n	20001b42 <setColor+0x4a>
20001b14:	a201      	add	r2, pc, #4	; (adr r2, 20001b1c <setColor+0x24>)
20001b16:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20001b1a:	bf00      	nop
20001b1c:	20001b2d 	.word	0x20001b2d
20001b20:	20001b33 	.word	0x20001b33
20001b24:	20001b39 	.word	0x20001b39
20001b28:	20001b3f 	.word	0x20001b3f
	{
					case (1): greenLED();
20001b2c:	f7ff fb44 	bl	200011b8 <greenLED>
					   break;
20001b30:	e007      	b.n	20001b42 <setColor+0x4a>
					case (2): blueLED();
20001b32:	f7ff fc8d 	bl	20001450 <blueLED>
						break;
20001b36:	e004      	b.n	20001b42 <setColor+0x4a>
					case (3): purpleLED();
20001b38:	f7ff fdbe 	bl	200016b8 <purpleLED>
						break;
20001b3c:	e001      	b.n	20001b42 <setColor+0x4a>
					case (4): tealLED();
20001b3e:	f7ff fe61 	bl	20001804 <tealLED>
						break;
     }
}
20001b42:	f107 0708 	add.w	r7, r7, #8
20001b46:	46bd      	mov	sp, r7
20001b48:	bd80      	pop	{r7, pc}
20001b4a:	bf00      	nop

20001b4c <getHit>:
void getHit( ) {
20001b4c:	b580      	push	{r7, lr}
20001b4e:	af00      	add	r7, sp, #0

    if (myTank.health <= 0) {
20001b50:	f64a 43e0 	movw	r3, #44256	; 0xace0
20001b54:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b58:	681b      	ldr	r3, [r3, #0]
20001b5a:	2b00      	cmp	r3, #0
20001b5c:	d107      	bne.n	20001b6e <getHit+0x22>
    	myTank.drivingSpeed = 0;
20001b5e:	f64a 43e0 	movw	r3, #44256	; 0xace0
20001b62:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b66:	f04f 0200 	mov.w	r2, #0
20001b6a:	60da      	str	r2, [r3, #12]
    	return;
20001b6c:	e012      	b.n	20001b94 <getHit+0x48>
    }

    myTank.health = myTank.health - myTank.damagePerHit;
20001b6e:	f64a 43e0 	movw	r3, #44256	; 0xace0
20001b72:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b76:	681a      	ldr	r2, [r3, #0]
20001b78:	f64a 43e0 	movw	r3, #44256	; 0xace0
20001b7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b80:	689b      	ldr	r3, [r3, #8]
20001b82:	ebc3 0202 	rsb	r2, r3, r2
20001b86:	f64a 43e0 	movw	r3, #44256	; 0xace0
20001b8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001b8e:	601a      	str	r2, [r3, #0]
	printToXBee();
20001b90:	f7ff ff52 	bl	20001a38 <printToXBee>
}
20001b94:	bd80      	pop	{r7, pc}
20001b96:	bf00      	nop

20001b98 <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
20001b98:	b480      	push	{r7}
20001b9a:	b083      	sub	sp, #12
20001b9c:	af00      	add	r7, sp, #0
20001b9e:	6078      	str	r0, [r7, #4]
    return -1;
20001ba0:	f04f 33ff 	mov.w	r3, #4294967295
}
20001ba4:	4618      	mov	r0, r3
20001ba6:	f107 070c 	add.w	r7, r7, #12
20001baa:	46bd      	mov	sp, r7
20001bac:	bc80      	pop	{r7}
20001bae:	4770      	bx	lr

20001bb0 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
20001bb0:	b480      	push	{r7}
20001bb2:	b083      	sub	sp, #12
20001bb4:	af00      	add	r7, sp, #0
20001bb6:	6078      	str	r0, [r7, #4]
20001bb8:	e7fe      	b.n	20001bb8 <_exit+0x8>
20001bba:	bf00      	nop

20001bbc <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
20001bbc:	b480      	push	{r7}
20001bbe:	b083      	sub	sp, #12
20001bc0:	af00      	add	r7, sp, #0
20001bc2:	6078      	str	r0, [r7, #4]
20001bc4:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
20001bc6:	683b      	ldr	r3, [r7, #0]
20001bc8:	f44f 5200 	mov.w	r2, #8192	; 0x2000
20001bcc:	605a      	str	r2, [r3, #4]
    return 0;
20001bce:	f04f 0300 	mov.w	r3, #0
}
20001bd2:	4618      	mov	r0, r3
20001bd4:	f107 070c 	add.w	r7, r7, #12
20001bd8:	46bd      	mov	sp, r7
20001bda:	bc80      	pop	{r7}
20001bdc:	4770      	bx	lr
20001bde:	bf00      	nop

20001be0 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
20001be0:	b480      	push	{r7}
20001be2:	b083      	sub	sp, #12
20001be4:	af00      	add	r7, sp, #0
20001be6:	6078      	str	r0, [r7, #4]
    return 1;
20001be8:	f04f 0301 	mov.w	r3, #1
}
20001bec:	4618      	mov	r0, r3
20001bee:	f107 070c 	add.w	r7, r7, #12
20001bf2:	46bd      	mov	sp, r7
20001bf4:	bc80      	pop	{r7}
20001bf6:	4770      	bx	lr

20001bf8 <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
20001bf8:	b480      	push	{r7}
20001bfa:	b085      	sub	sp, #20
20001bfc:	af00      	add	r7, sp, #0
20001bfe:	60f8      	str	r0, [r7, #12]
20001c00:	60b9      	str	r1, [r7, #8]
20001c02:	607a      	str	r2, [r7, #4]
    return 0;
20001c04:	f04f 0300 	mov.w	r3, #0
}
20001c08:	4618      	mov	r0, r3
20001c0a:	f107 0714 	add.w	r7, r7, #20
20001c0e:	46bd      	mov	sp, r7
20001c10:	bc80      	pop	{r7}
20001c12:	4770      	bx	lr

20001c14 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
20001c14:	b480      	push	{r7}
20001c16:	b085      	sub	sp, #20
20001c18:	af00      	add	r7, sp, #0
20001c1a:	60f8      	str	r0, [r7, #12]
20001c1c:	60b9      	str	r1, [r7, #8]
20001c1e:	607a      	str	r2, [r7, #4]
    return 0;
20001c20:	f04f 0300 	mov.w	r3, #0
}
20001c24:	4618      	mov	r0, r3
20001c26:	f107 0714 	add.w	r7, r7, #20
20001c2a:	46bd      	mov	sp, r7
20001c2c:	bc80      	pop	{r7}
20001c2e:	4770      	bx	lr

20001c30 <_write_r>:
 * all files, including stdout—so if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
20001c30:	b580      	push	{r7, lr}
20001c32:	b084      	sub	sp, #16
20001c34:	af00      	add	r7, sp, #0
20001c36:	60f8      	str	r0, [r7, #12]
20001c38:	60b9      	str	r1, [r7, #8]
20001c3a:	607a      	str	r2, [r7, #4]
20001c3c:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
20001c3e:	f64a 433c 	movw	r3, #44092	; 0xac3c
20001c42:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c46:	681b      	ldr	r3, [r3, #0]
20001c48:	2b00      	cmp	r3, #0
20001c4a:	d110      	bne.n	20001c6e <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
20001c4c:	f64a 501c 	movw	r0, #44316	; 0xad1c
20001c50:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c54:	f44f 4161 	mov.w	r1, #57600	; 0xe100
20001c58:	f04f 0203 	mov.w	r2, #3
20001c5c:	f000 f89a 	bl	20001d94 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
20001c60:	f64a 433c 	movw	r3, #44092	; 0xac3c
20001c64:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c68:	f04f 0201 	mov.w	r2, #1
20001c6c:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
20001c6e:	683b      	ldr	r3, [r7, #0]
20001c70:	f64a 501c 	movw	r0, #44316	; 0xad1c
20001c74:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001c78:	6879      	ldr	r1, [r7, #4]
20001c7a:	461a      	mov	r2, r3
20001c7c:	f000 f98c 	bl	20001f98 <MSS_UART_polled_tx>
    
    return len;
20001c80:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
20001c82:	4618      	mov	r0, r3
20001c84:	f107 0710 	add.w	r7, r7, #16
20001c88:	46bd      	mov	sp, r7
20001c8a:	bd80      	pop	{r7, pc}

20001c8c <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
20001c8c:	b580      	push	{r7, lr}
20001c8e:	b084      	sub	sp, #16
20001c90:	af00      	add	r7, sp, #0
20001c92:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
20001c94:	f64a 4340 	movw	r3, #44096	; 0xac40
20001c98:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c9c:	681b      	ldr	r3, [r3, #0]
20001c9e:	2b00      	cmp	r3, #0
20001ca0:	d108      	bne.n	20001cb4 <_sbrk+0x28>
    {
      heap_end = &_end;
20001ca2:	f64a 4340 	movw	r3, #44096	; 0xac40
20001ca6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001caa:	f64a 6250 	movw	r2, #44624	; 0xae50
20001cae:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001cb2:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
20001cb4:	f64a 4340 	movw	r3, #44096	; 0xac40
20001cb8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cbc:	681b      	ldr	r3, [r3, #0]
20001cbe:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
20001cc0:	f3ef 8308 	mrs	r3, MSP
20001cc4:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
20001cc6:	f64a 4340 	movw	r3, #44096	; 0xac40
20001cca:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001cce:	681a      	ldr	r2, [r3, #0]
20001cd0:	687b      	ldr	r3, [r7, #4]
20001cd2:	441a      	add	r2, r3
20001cd4:	68fb      	ldr	r3, [r7, #12]
20001cd6:	429a      	cmp	r2, r3
20001cd8:	d90f      	bls.n	20001cfa <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
20001cda:	f04f 0000 	mov.w	r0, #0
20001cde:	f04f 0101 	mov.w	r1, #1
20001ce2:	f24a 3268 	movw	r2, #41832	; 0xa368
20001ce6:	f2c2 0200 	movt	r2, #8192	; 0x2000
20001cea:	f04f 0319 	mov.w	r3, #25
20001cee:	f7ff ff9f 	bl	20001c30 <_write_r>
      _exit (1);
20001cf2:	f04f 0001 	mov.w	r0, #1
20001cf6:	f7ff ff5b 	bl	20001bb0 <_exit>
    }
  
    heap_end += incr;
20001cfa:	f64a 4340 	movw	r3, #44096	; 0xac40
20001cfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d02:	681a      	ldr	r2, [r3, #0]
20001d04:	687b      	ldr	r3, [r7, #4]
20001d06:	441a      	add	r2, r3
20001d08:	f64a 4340 	movw	r3, #44096	; 0xac40
20001d0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001d10:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
20001d12:	68bb      	ldr	r3, [r7, #8]
}
20001d14:	4618      	mov	r0, r3
20001d16:	f107 0710 	add.w	r7, r7, #16
20001d1a:	46bd      	mov	sp, r7
20001d1c:	bd80      	pop	{r7, pc}
20001d1e:	bf00      	nop

20001d20 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20001d20:	b480      	push	{r7}
20001d22:	b083      	sub	sp, #12
20001d24:	af00      	add	r7, sp, #0
20001d26:	4603      	mov	r3, r0
20001d28:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20001d2a:	f24e 1300 	movw	r3, #57600	; 0xe100
20001d2e:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001d32:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001d36:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001d3a:	88f9      	ldrh	r1, [r7, #6]
20001d3c:	f001 011f 	and.w	r1, r1, #31
20001d40:	f04f 0001 	mov.w	r0, #1
20001d44:	fa00 f101 	lsl.w	r1, r0, r1
20001d48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001d4c:	f107 070c 	add.w	r7, r7, #12
20001d50:	46bd      	mov	sp, r7
20001d52:	bc80      	pop	{r7}
20001d54:	4770      	bx	lr
20001d56:	bf00      	nop

20001d58 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
20001d58:	b480      	push	{r7}
20001d5a:	b083      	sub	sp, #12
20001d5c:	af00      	add	r7, sp, #0
20001d5e:	4603      	mov	r3, r0
20001d60:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20001d62:	f24e 1300 	movw	r3, #57600	; 0xe100
20001d66:	f2ce 0300 	movt	r3, #57344	; 0xe000
20001d6a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20001d6e:	ea4f 1252 	mov.w	r2, r2, lsr #5
20001d72:	88f9      	ldrh	r1, [r7, #6]
20001d74:	f001 011f 	and.w	r1, r1, #31
20001d78:	f04f 0001 	mov.w	r0, #1
20001d7c:	fa00 f101 	lsl.w	r1, r0, r1
20001d80:	f102 0260 	add.w	r2, r2, #96	; 0x60
20001d84:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20001d88:	f107 070c 	add.w	r7, r7, #12
20001d8c:	46bd      	mov	sp, r7
20001d8e:	bc80      	pop	{r7}
20001d90:	4770      	bx	lr
20001d92:	bf00      	nop

20001d94 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20001d94:	b580      	push	{r7, lr}
20001d96:	b088      	sub	sp, #32
20001d98:	af00      	add	r7, sp, #0
20001d9a:	60f8      	str	r0, [r7, #12]
20001d9c:	60b9      	str	r1, [r7, #8]
20001d9e:	4613      	mov	r3, r2
20001da0:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
20001da2:	f04f 0301 	mov.w	r3, #1
20001da6:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
20001da8:	f04f 0300 	mov.w	r3, #0
20001dac:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001dae:	68fa      	ldr	r2, [r7, #12]
20001db0:	f64a 531c 	movw	r3, #44316	; 0xad1c
20001db4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001db8:	429a      	cmp	r2, r3
20001dba:	d007      	beq.n	20001dcc <MSS_UART_init+0x38>
20001dbc:	68fa      	ldr	r2, [r7, #12]
20001dbe:	f64a 43f4 	movw	r3, #44276	; 0xacf4
20001dc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001dc6:	429a      	cmp	r2, r3
20001dc8:	d000      	beq.n	20001dcc <MSS_UART_init+0x38>
20001dca:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
20001dcc:	68bb      	ldr	r3, [r7, #8]
20001dce:	2b00      	cmp	r3, #0
20001dd0:	d100      	bne.n	20001dd4 <MSS_UART_init+0x40>
20001dd2:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
20001dd4:	f001 ff44 	bl	20003c60 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
20001dd8:	68fa      	ldr	r2, [r7, #12]
20001dda:	f64a 531c 	movw	r3, #44316	; 0xad1c
20001dde:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001de2:	429a      	cmp	r2, r3
20001de4:	d12e      	bne.n	20001e44 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
20001de6:	68fb      	ldr	r3, [r7, #12]
20001de8:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
20001dec:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
20001dee:	68fb      	ldr	r3, [r7, #12]
20001df0:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
20001df4:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
20001df6:	68fb      	ldr	r3, [r7, #12]
20001df8:	f04f 020a 	mov.w	r2, #10
20001dfc:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
20001dfe:	f24a 7324 	movw	r3, #42788	; 0xa724
20001e02:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e06:	681b      	ldr	r3, [r3, #0]
20001e08:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
20001e0a:	f242 0300 	movw	r3, #8192	; 0x2000
20001e0e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001e12:	f242 0200 	movw	r2, #8192	; 0x2000
20001e16:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001e1a:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001e1c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20001e20:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
20001e22:	f04f 000a 	mov.w	r0, #10
20001e26:	f7ff ff97 	bl	20001d58 <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
20001e2a:	f242 0300 	movw	r3, #8192	; 0x2000
20001e2e:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001e32:	f242 0200 	movw	r2, #8192	; 0x2000
20001e36:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001e3a:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001e3c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20001e40:	631a      	str	r2, [r3, #48]	; 0x30
20001e42:	e031      	b.n	20001ea8 <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
20001e44:	68fa      	ldr	r2, [r7, #12]
20001e46:	f240 0300 	movw	r3, #0
20001e4a:	f2c4 0301 	movt	r3, #16385	; 0x4001
20001e4e:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20001e50:	68fa      	ldr	r2, [r7, #12]
20001e52:	f240 0300 	movw	r3, #0
20001e56:	f2c4 2320 	movt	r3, #16928	; 0x4220
20001e5a:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
20001e5c:	68fb      	ldr	r3, [r7, #12]
20001e5e:	f04f 020b 	mov.w	r2, #11
20001e62:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
20001e64:	f24a 7328 	movw	r3, #42792	; 0xa728
20001e68:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001e6c:	681b      	ldr	r3, [r3, #0]
20001e6e:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20001e70:	f242 0300 	movw	r3, #8192	; 0x2000
20001e74:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001e78:	f242 0200 	movw	r2, #8192	; 0x2000
20001e7c:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001e80:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001e82:	f442 7280 	orr.w	r2, r2, #256	; 0x100
20001e86:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
20001e88:	f04f 000b 	mov.w	r0, #11
20001e8c:	f7ff ff64 	bl	20001d58 <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20001e90:	f242 0300 	movw	r3, #8192	; 0x2000
20001e94:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001e98:	f242 0200 	movw	r2, #8192	; 0x2000
20001e9c:	f2ce 0204 	movt	r2, #57348	; 0xe004
20001ea0:	6b12      	ldr	r2, [r2, #48]	; 0x30
20001ea2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
20001ea6:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
20001ea8:	68fb      	ldr	r3, [r7, #12]
20001eaa:	681b      	ldr	r3, [r3, #0]
20001eac:	f04f 0200 	mov.w	r2, #0
20001eb0:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
20001eb2:	68bb      	ldr	r3, [r7, #8]
20001eb4:	2b00      	cmp	r3, #0
20001eb6:	d021      	beq.n	20001efc <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
20001eb8:	69ba      	ldr	r2, [r7, #24]
20001eba:	68bb      	ldr	r3, [r7, #8]
20001ebc:	fbb2 f3f3 	udiv	r3, r2, r3
20001ec0:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
20001ec2:	69fb      	ldr	r3, [r7, #28]
20001ec4:	f003 0308 	and.w	r3, r3, #8
20001ec8:	2b00      	cmp	r3, #0
20001eca:	d006      	beq.n	20001eda <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
20001ecc:	69fb      	ldr	r3, [r7, #28]
20001ece:	ea4f 1313 	mov.w	r3, r3, lsr #4
20001ed2:	f103 0301 	add.w	r3, r3, #1
20001ed6:	61fb      	str	r3, [r7, #28]
20001ed8:	e003      	b.n	20001ee2 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
20001eda:	69fb      	ldr	r3, [r7, #28]
20001edc:	ea4f 1313 	mov.w	r3, r3, lsr #4
20001ee0:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
20001ee2:	69fa      	ldr	r2, [r7, #28]
20001ee4:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001ee8:	429a      	cmp	r2, r3
20001eea:	d900      	bls.n	20001eee <MSS_UART_init+0x15a>
20001eec:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
20001eee:	69fa      	ldr	r2, [r7, #28]
20001ef0:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001ef4:	429a      	cmp	r2, r3
20001ef6:	d801      	bhi.n	20001efc <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
20001ef8:	69fb      	ldr	r3, [r7, #28]
20001efa:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
20001efc:	68fb      	ldr	r3, [r7, #12]
20001efe:	685b      	ldr	r3, [r3, #4]
20001f00:	f04f 0201 	mov.w	r2, #1
20001f04:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
20001f08:	68fb      	ldr	r3, [r7, #12]
20001f0a:	681b      	ldr	r3, [r3, #0]
20001f0c:	8afa      	ldrh	r2, [r7, #22]
20001f0e:	ea4f 2212 	mov.w	r2, r2, lsr #8
20001f12:	b292      	uxth	r2, r2
20001f14:	b2d2      	uxtb	r2, r2
20001f16:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20001f18:	68fb      	ldr	r3, [r7, #12]
20001f1a:	681b      	ldr	r3, [r3, #0]
20001f1c:	8afa      	ldrh	r2, [r7, #22]
20001f1e:	b2d2      	uxtb	r2, r2
20001f20:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20001f22:	68fb      	ldr	r3, [r7, #12]
20001f24:	685b      	ldr	r3, [r3, #4]
20001f26:	f04f 0200 	mov.w	r2, #0
20001f2a:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20001f2e:	68fb      	ldr	r3, [r7, #12]
20001f30:	681b      	ldr	r3, [r3, #0]
20001f32:	79fa      	ldrb	r2, [r7, #7]
20001f34:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20001f36:	68fb      	ldr	r3, [r7, #12]
20001f38:	681b      	ldr	r3, [r3, #0]
20001f3a:	f04f 020e 	mov.w	r2, #14
20001f3e:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20001f40:	68fb      	ldr	r3, [r7, #12]
20001f42:	685b      	ldr	r3, [r3, #4]
20001f44:	f04f 0200 	mov.w	r2, #0
20001f48:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20001f4c:	68fb      	ldr	r3, [r7, #12]
20001f4e:	f04f 0200 	mov.w	r2, #0
20001f52:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20001f54:	68fb      	ldr	r3, [r7, #12]
20001f56:	f04f 0200 	mov.w	r2, #0
20001f5a:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
20001f5c:	68fb      	ldr	r3, [r7, #12]
20001f5e:	f04f 0200 	mov.w	r2, #0
20001f62:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20001f64:	68fb      	ldr	r3, [r7, #12]
20001f66:	f04f 0200 	mov.w	r2, #0
20001f6a:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
20001f6c:	68fa      	ldr	r2, [r7, #12]
20001f6e:	f242 2375 	movw	r3, #8821	; 0x2275
20001f72:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001f76:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20001f78:	68fb      	ldr	r3, [r7, #12]
20001f7a:	f04f 0200 	mov.w	r2, #0
20001f7e:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20001f80:	68fb      	ldr	r3, [r7, #12]
20001f82:	f04f 0200 	mov.w	r2, #0
20001f86:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20001f88:	68fb      	ldr	r3, [r7, #12]
20001f8a:	f04f 0200 	mov.w	r2, #0
20001f8e:	729a      	strb	r2, [r3, #10]
}
20001f90:	f107 0720 	add.w	r7, r7, #32
20001f94:	46bd      	mov	sp, r7
20001f96:	bd80      	pop	{r7, pc}

20001f98 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20001f98:	b480      	push	{r7}
20001f9a:	b089      	sub	sp, #36	; 0x24
20001f9c:	af00      	add	r7, sp, #0
20001f9e:	60f8      	str	r0, [r7, #12]
20001fa0:	60b9      	str	r1, [r7, #8]
20001fa2:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
20001fa4:	f04f 0300 	mov.w	r3, #0
20001fa8:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20001faa:	68fa      	ldr	r2, [r7, #12]
20001fac:	f64a 531c 	movw	r3, #44316	; 0xad1c
20001fb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fb4:	429a      	cmp	r2, r3
20001fb6:	d007      	beq.n	20001fc8 <MSS_UART_polled_tx+0x30>
20001fb8:	68fa      	ldr	r2, [r7, #12]
20001fba:	f64a 43f4 	movw	r3, #44276	; 0xacf4
20001fbe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fc2:	429a      	cmp	r2, r3
20001fc4:	d000      	beq.n	20001fc8 <MSS_UART_polled_tx+0x30>
20001fc6:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20001fc8:	68bb      	ldr	r3, [r7, #8]
20001fca:	2b00      	cmp	r3, #0
20001fcc:	d100      	bne.n	20001fd0 <MSS_UART_polled_tx+0x38>
20001fce:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20001fd0:	687b      	ldr	r3, [r7, #4]
20001fd2:	2b00      	cmp	r3, #0
20001fd4:	d100      	bne.n	20001fd8 <MSS_UART_polled_tx+0x40>
20001fd6:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20001fd8:	68fa      	ldr	r2, [r7, #12]
20001fda:	f64a 531c 	movw	r3, #44316	; 0xad1c
20001fde:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001fe2:	429a      	cmp	r2, r3
20001fe4:	d006      	beq.n	20001ff4 <MSS_UART_polled_tx+0x5c>
20001fe6:	68fa      	ldr	r2, [r7, #12]
20001fe8:	f64a 43f4 	movw	r3, #44276	; 0xacf4
20001fec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001ff0:	429a      	cmp	r2, r3
20001ff2:	d13d      	bne.n	20002070 <MSS_UART_polled_tx+0xd8>
20001ff4:	68bb      	ldr	r3, [r7, #8]
20001ff6:	2b00      	cmp	r3, #0
20001ff8:	d03a      	beq.n	20002070 <MSS_UART_polled_tx+0xd8>
20001ffa:	687b      	ldr	r3, [r7, #4]
20001ffc:	2b00      	cmp	r3, #0
20001ffe:	d037      	beq.n	20002070 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20002000:	68fb      	ldr	r3, [r7, #12]
20002002:	681b      	ldr	r3, [r3, #0]
20002004:	7d1b      	ldrb	r3, [r3, #20]
20002006:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
20002008:	68fb      	ldr	r3, [r7, #12]
2000200a:	7a9a      	ldrb	r2, [r3, #10]
2000200c:	7efb      	ldrb	r3, [r7, #27]
2000200e:	ea42 0303 	orr.w	r3, r2, r3
20002012:	b2da      	uxtb	r2, r3
20002014:	68fb      	ldr	r3, [r7, #12]
20002016:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20002018:	7efb      	ldrb	r3, [r7, #27]
2000201a:	f003 0320 	and.w	r3, r3, #32
2000201e:	2b00      	cmp	r3, #0
20002020:	d023      	beq.n	2000206a <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
20002022:	f04f 0310 	mov.w	r3, #16
20002026:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20002028:	687b      	ldr	r3, [r7, #4]
2000202a:	2b0f      	cmp	r3, #15
2000202c:	d801      	bhi.n	20002032 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
2000202e:	687b      	ldr	r3, [r7, #4]
20002030:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20002032:	f04f 0300 	mov.w	r3, #0
20002036:	617b      	str	r3, [r7, #20]
20002038:	e00e      	b.n	20002058 <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
2000203a:	68fb      	ldr	r3, [r7, #12]
2000203c:	681b      	ldr	r3, [r3, #0]
2000203e:	68b9      	ldr	r1, [r7, #8]
20002040:	693a      	ldr	r2, [r7, #16]
20002042:	440a      	add	r2, r1
20002044:	7812      	ldrb	r2, [r2, #0]
20002046:	701a      	strb	r2, [r3, #0]
20002048:	693b      	ldr	r3, [r7, #16]
2000204a:	f103 0301 	add.w	r3, r3, #1
2000204e:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20002050:	697b      	ldr	r3, [r7, #20]
20002052:	f103 0301 	add.w	r3, r3, #1
20002056:	617b      	str	r3, [r7, #20]
20002058:	697a      	ldr	r2, [r7, #20]
2000205a:	69fb      	ldr	r3, [r7, #28]
2000205c:	429a      	cmp	r2, r3
2000205e:	d3ec      	bcc.n	2000203a <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20002060:	687a      	ldr	r2, [r7, #4]
20002062:	697b      	ldr	r3, [r7, #20]
20002064:	ebc3 0302 	rsb	r3, r3, r2
20002068:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
2000206a:	687b      	ldr	r3, [r7, #4]
2000206c:	2b00      	cmp	r3, #0
2000206e:	d1c7      	bne.n	20002000 <MSS_UART_polled_tx+0x68>
    }
}
20002070:	f107 0724 	add.w	r7, r7, #36	; 0x24
20002074:	46bd      	mov	sp, r7
20002076:	bc80      	pop	{r7}
20002078:	4770      	bx	lr
2000207a:	bf00      	nop

2000207c <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
2000207c:	b480      	push	{r7}
2000207e:	b087      	sub	sp, #28
20002080:	af00      	add	r7, sp, #0
20002082:	60f8      	str	r0, [r7, #12]
20002084:	60b9      	str	r1, [r7, #8]
20002086:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
20002088:	f04f 0300 	mov.w	r3, #0
2000208c:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
2000208e:	f04f 0300 	mov.w	r3, #0
20002092:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20002094:	68fa      	ldr	r2, [r7, #12]
20002096:	f64a 531c 	movw	r3, #44316	; 0xad1c
2000209a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000209e:	429a      	cmp	r2, r3
200020a0:	d007      	beq.n	200020b2 <MSS_UART_get_rx+0x36>
200020a2:	68fa      	ldr	r2, [r7, #12]
200020a4:	f64a 43f4 	movw	r3, #44276	; 0xacf4
200020a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020ac:	429a      	cmp	r2, r3
200020ae:	d000      	beq.n	200020b2 <MSS_UART_get_rx+0x36>
200020b0:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
200020b2:	68bb      	ldr	r3, [r7, #8]
200020b4:	2b00      	cmp	r3, #0
200020b6:	d100      	bne.n	200020ba <MSS_UART_get_rx+0x3e>
200020b8:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
200020ba:	687b      	ldr	r3, [r7, #4]
200020bc:	2b00      	cmp	r3, #0
200020be:	d100      	bne.n	200020c2 <MSS_UART_get_rx+0x46>
200020c0:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200020c2:	68fa      	ldr	r2, [r7, #12]
200020c4:	f64a 531c 	movw	r3, #44316	; 0xad1c
200020c8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020cc:	429a      	cmp	r2, r3
200020ce:	d006      	beq.n	200020de <MSS_UART_get_rx+0x62>
200020d0:	68fa      	ldr	r2, [r7, #12]
200020d2:	f64a 43f4 	movw	r3, #44276	; 0xacf4
200020d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200020da:	429a      	cmp	r2, r3
200020dc:	d134      	bne.n	20002148 <MSS_UART_get_rx+0xcc>
200020de:	68bb      	ldr	r3, [r7, #8]
200020e0:	2b00      	cmp	r3, #0
200020e2:	d031      	beq.n	20002148 <MSS_UART_get_rx+0xcc>
200020e4:	687b      	ldr	r3, [r7, #4]
200020e6:	2b00      	cmp	r3, #0
200020e8:	d02e      	beq.n	20002148 <MSS_UART_get_rx+0xcc>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
200020ea:	68fb      	ldr	r3, [r7, #12]
200020ec:	681b      	ldr	r3, [r3, #0]
200020ee:	7d1b      	ldrb	r3, [r3, #20]
200020f0:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
200020f2:	68fb      	ldr	r3, [r7, #12]
200020f4:	7a9a      	ldrb	r2, [r3, #10]
200020f6:	7dfb      	ldrb	r3, [r7, #23]
200020f8:	ea42 0303 	orr.w	r3, r2, r3
200020fc:	b2da      	uxtb	r2, r3
200020fe:	68fb      	ldr	r3, [r7, #12]
20002100:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20002102:	e017      	b.n	20002134 <MSS_UART_get_rx+0xb8>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
20002104:	68ba      	ldr	r2, [r7, #8]
20002106:	693b      	ldr	r3, [r7, #16]
20002108:	4413      	add	r3, r2
2000210a:	68fa      	ldr	r2, [r7, #12]
2000210c:	6812      	ldr	r2, [r2, #0]
2000210e:	7812      	ldrb	r2, [r2, #0]
20002110:	b2d2      	uxtb	r2, r2
20002112:	701a      	strb	r2, [r3, #0]
            ++rx_size;
20002114:	693b      	ldr	r3, [r7, #16]
20002116:	f103 0301 	add.w	r3, r3, #1
2000211a:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
2000211c:	68fb      	ldr	r3, [r7, #12]
2000211e:	681b      	ldr	r3, [r3, #0]
20002120:	7d1b      	ldrb	r3, [r3, #20]
20002122:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
20002124:	68fb      	ldr	r3, [r7, #12]
20002126:	7a9a      	ldrb	r2, [r3, #10]
20002128:	7dfb      	ldrb	r3, [r7, #23]
2000212a:	ea42 0303 	orr.w	r3, r2, r3
2000212e:	b2da      	uxtb	r2, r3
20002130:	68fb      	ldr	r3, [r7, #12]
20002132:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20002134:	7dfb      	ldrb	r3, [r7, #23]
20002136:	f003 0301 	and.w	r3, r3, #1
2000213a:	b2db      	uxtb	r3, r3
2000213c:	2b00      	cmp	r3, #0
2000213e:	d003      	beq.n	20002148 <MSS_UART_get_rx+0xcc>
20002140:	693a      	ldr	r2, [r7, #16]
20002142:	687b      	ldr	r3, [r7, #4]
20002144:	429a      	cmp	r2, r3
20002146:	d3dd      	bcc.n	20002104 <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
20002148:	693b      	ldr	r3, [r7, #16]
}
2000214a:	4618      	mov	r0, r3
2000214c:	f107 071c 	add.w	r7, r7, #28
20002150:	46bd      	mov	sp, r7
20002152:	bc80      	pop	{r7}
20002154:	4770      	bx	lr
20002156:	bf00      	nop

20002158 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20002158:	b580      	push	{r7, lr}
2000215a:	b084      	sub	sp, #16
2000215c:	af00      	add	r7, sp, #0
2000215e:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20002160:	687a      	ldr	r2, [r7, #4]
20002162:	f64a 531c 	movw	r3, #44316	; 0xad1c
20002166:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000216a:	429a      	cmp	r2, r3
2000216c:	d007      	beq.n	2000217e <MSS_UART_isr+0x26>
2000216e:	687a      	ldr	r2, [r7, #4]
20002170:	f64a 43f4 	movw	r3, #44276	; 0xacf4
20002174:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002178:	429a      	cmp	r2, r3
2000217a:	d000      	beq.n	2000217e <MSS_UART_isr+0x26>
2000217c:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
2000217e:	687a      	ldr	r2, [r7, #4]
20002180:	f64a 531c 	movw	r3, #44316	; 0xad1c
20002184:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002188:	429a      	cmp	r2, r3
2000218a:	d006      	beq.n	2000219a <MSS_UART_isr+0x42>
2000218c:	687a      	ldr	r2, [r7, #4]
2000218e:	f64a 43f4 	movw	r3, #44276	; 0xacf4
20002192:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002196:	429a      	cmp	r2, r3
20002198:	d167      	bne.n	2000226a <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
2000219a:	687b      	ldr	r3, [r7, #4]
2000219c:	681b      	ldr	r3, [r3, #0]
2000219e:	7a1b      	ldrb	r3, [r3, #8]
200021a0:	b2db      	uxtb	r3, r3
200021a2:	f003 030f 	and.w	r3, r3, #15
200021a6:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
200021a8:	7bfb      	ldrb	r3, [r7, #15]
200021aa:	2b0c      	cmp	r3, #12
200021ac:	d854      	bhi.n	20002258 <MSS_UART_isr+0x100>
200021ae:	a201      	add	r2, pc, #4	; (adr r2, 200021b4 <MSS_UART_isr+0x5c>)
200021b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
200021b4:	200021e9 	.word	0x200021e9
200021b8:	20002259 	.word	0x20002259
200021bc:	20002205 	.word	0x20002205
200021c0:	20002259 	.word	0x20002259
200021c4:	20002221 	.word	0x20002221
200021c8:	20002259 	.word	0x20002259
200021cc:	2000223d 	.word	0x2000223d
200021d0:	20002259 	.word	0x20002259
200021d4:	20002259 	.word	0x20002259
200021d8:	20002259 	.word	0x20002259
200021dc:	20002259 	.word	0x20002259
200021e0:	20002259 	.word	0x20002259
200021e4:	20002221 	.word	0x20002221
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
200021e8:	687b      	ldr	r3, [r7, #4]
200021ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200021ec:	2b00      	cmp	r3, #0
200021ee:	d100      	bne.n	200021f2 <MSS_UART_isr+0x9a>
200021f0:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
200021f2:	687b      	ldr	r3, [r7, #4]
200021f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200021f6:	2b00      	cmp	r3, #0
200021f8:	d030      	beq.n	2000225c <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
200021fa:	687b      	ldr	r3, [r7, #4]
200021fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
200021fe:	6878      	ldr	r0, [r7, #4]
20002200:	4798      	blx	r3
                }
            }
            break;
20002202:	e032      	b.n	2000226a <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
20002204:	687b      	ldr	r3, [r7, #4]
20002206:	6a1b      	ldr	r3, [r3, #32]
20002208:	2b00      	cmp	r3, #0
2000220a:	d100      	bne.n	2000220e <MSS_UART_isr+0xb6>
2000220c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
2000220e:	687b      	ldr	r3, [r7, #4]
20002210:	6a1b      	ldr	r3, [r3, #32]
20002212:	2b00      	cmp	r3, #0
20002214:	d024      	beq.n	20002260 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
20002216:	687b      	ldr	r3, [r7, #4]
20002218:	6a1b      	ldr	r3, [r3, #32]
2000221a:	6878      	ldr	r0, [r7, #4]
2000221c:	4798      	blx	r3
                }
            }
            break;
2000221e:	e024      	b.n	2000226a <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20002220:	687b      	ldr	r3, [r7, #4]
20002222:	69db      	ldr	r3, [r3, #28]
20002224:	2b00      	cmp	r3, #0
20002226:	d100      	bne.n	2000222a <MSS_UART_isr+0xd2>
20002228:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
2000222a:	687b      	ldr	r3, [r7, #4]
2000222c:	69db      	ldr	r3, [r3, #28]
2000222e:	2b00      	cmp	r3, #0
20002230:	d018      	beq.n	20002264 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
20002232:	687b      	ldr	r3, [r7, #4]
20002234:	69db      	ldr	r3, [r3, #28]
20002236:	6878      	ldr	r0, [r7, #4]
20002238:	4798      	blx	r3
                }
            }
            break;
2000223a:	e016      	b.n	2000226a <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
2000223c:	687b      	ldr	r3, [r7, #4]
2000223e:	699b      	ldr	r3, [r3, #24]
20002240:	2b00      	cmp	r3, #0
20002242:	d100      	bne.n	20002246 <MSS_UART_isr+0xee>
20002244:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
20002246:	687b      	ldr	r3, [r7, #4]
20002248:	699b      	ldr	r3, [r3, #24]
2000224a:	2b00      	cmp	r3, #0
2000224c:	d00c      	beq.n	20002268 <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
2000224e:	687b      	ldr	r3, [r7, #4]
20002250:	699b      	ldr	r3, [r3, #24]
20002252:	6878      	ldr	r0, [r7, #4]
20002254:	4798      	blx	r3
                }
            }
            break;
20002256:	e008      	b.n	2000226a <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20002258:	be00      	bkpt	0x0000
2000225a:	e006      	b.n	2000226a <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
2000225c:	bf00      	nop
2000225e:	e004      	b.n	2000226a <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
20002260:	bf00      	nop
20002262:	e002      	b.n	2000226a <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
20002264:	bf00      	nop
20002266:	e000      	b.n	2000226a <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
20002268:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
2000226a:	f107 0710 	add.w	r7, r7, #16
2000226e:	46bd      	mov	sp, r7
20002270:	bd80      	pop	{r7, pc}
20002272:	bf00      	nop

20002274 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
20002274:	b480      	push	{r7}
20002276:	b087      	sub	sp, #28
20002278:	af00      	add	r7, sp, #0
2000227a:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000227c:	687a      	ldr	r2, [r7, #4]
2000227e:	f64a 531c 	movw	r3, #44316	; 0xad1c
20002282:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002286:	429a      	cmp	r2, r3
20002288:	d007      	beq.n	2000229a <default_tx_handler+0x26>
2000228a:	687a      	ldr	r2, [r7, #4]
2000228c:	f64a 43f4 	movw	r3, #44276	; 0xacf4
20002290:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002294:	429a      	cmp	r2, r3
20002296:	d000      	beq.n	2000229a <default_tx_handler+0x26>
20002298:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
2000229a:	687b      	ldr	r3, [r7, #4]
2000229c:	68db      	ldr	r3, [r3, #12]
2000229e:	2b00      	cmp	r3, #0
200022a0:	d100      	bne.n	200022a4 <default_tx_handler+0x30>
200022a2:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
200022a4:	687b      	ldr	r3, [r7, #4]
200022a6:	691b      	ldr	r3, [r3, #16]
200022a8:	2b00      	cmp	r3, #0
200022aa:	d100      	bne.n	200022ae <default_tx_handler+0x3a>
200022ac:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200022ae:	687a      	ldr	r2, [r7, #4]
200022b0:	f64a 531c 	movw	r3, #44316	; 0xad1c
200022b4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200022b8:	429a      	cmp	r2, r3
200022ba:	d006      	beq.n	200022ca <default_tx_handler+0x56>
200022bc:	687a      	ldr	r2, [r7, #4]
200022be:	f64a 43f4 	movw	r3, #44276	; 0xacf4
200022c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200022c6:	429a      	cmp	r2, r3
200022c8:	d152      	bne.n	20002370 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
200022ca:	687b      	ldr	r3, [r7, #4]
200022cc:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200022ce:	2b00      	cmp	r3, #0
200022d0:	d04e      	beq.n	20002370 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
200022d2:	687b      	ldr	r3, [r7, #4]
200022d4:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200022d6:	2b00      	cmp	r3, #0
200022d8:	d04a      	beq.n	20002370 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
200022da:	687b      	ldr	r3, [r7, #4]
200022dc:	681b      	ldr	r3, [r3, #0]
200022de:	7d1b      	ldrb	r3, [r3, #20]
200022e0:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
200022e2:	687b      	ldr	r3, [r7, #4]
200022e4:	7a9a      	ldrb	r2, [r3, #10]
200022e6:	7afb      	ldrb	r3, [r7, #11]
200022e8:	ea42 0303 	orr.w	r3, r2, r3
200022ec:	b2da      	uxtb	r2, r3
200022ee:	687b      	ldr	r3, [r7, #4]
200022f0:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
200022f2:	7afb      	ldrb	r3, [r7, #11]
200022f4:	f003 0320 	and.w	r3, r3, #32
200022f8:	2b00      	cmp	r3, #0
200022fa:	d029      	beq.n	20002350 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
200022fc:	f04f 0310 	mov.w	r3, #16
20002300:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
20002302:	687b      	ldr	r3, [r7, #4]
20002304:	691a      	ldr	r2, [r3, #16]
20002306:	687b      	ldr	r3, [r7, #4]
20002308:	695b      	ldr	r3, [r3, #20]
2000230a:	ebc3 0302 	rsb	r3, r3, r2
2000230e:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20002310:	697b      	ldr	r3, [r7, #20]
20002312:	2b0f      	cmp	r3, #15
20002314:	d801      	bhi.n	2000231a <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
20002316:	697b      	ldr	r3, [r7, #20]
20002318:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
2000231a:	f04f 0300 	mov.w	r3, #0
2000231e:	60fb      	str	r3, [r7, #12]
20002320:	e012      	b.n	20002348 <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
20002322:	687b      	ldr	r3, [r7, #4]
20002324:	681b      	ldr	r3, [r3, #0]
20002326:	687a      	ldr	r2, [r7, #4]
20002328:	68d1      	ldr	r1, [r2, #12]
2000232a:	687a      	ldr	r2, [r7, #4]
2000232c:	6952      	ldr	r2, [r2, #20]
2000232e:	440a      	add	r2, r1
20002330:	7812      	ldrb	r2, [r2, #0]
20002332:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
20002334:	687b      	ldr	r3, [r7, #4]
20002336:	695b      	ldr	r3, [r3, #20]
20002338:	f103 0201 	add.w	r2, r3, #1
2000233c:	687b      	ldr	r3, [r7, #4]
2000233e:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20002340:	68fb      	ldr	r3, [r7, #12]
20002342:	f103 0301 	add.w	r3, r3, #1
20002346:	60fb      	str	r3, [r7, #12]
20002348:	68fa      	ldr	r2, [r7, #12]
2000234a:	693b      	ldr	r3, [r7, #16]
2000234c:	429a      	cmp	r2, r3
2000234e:	d3e8      	bcc.n	20002322 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20002350:	687b      	ldr	r3, [r7, #4]
20002352:	695a      	ldr	r2, [r3, #20]
20002354:	687b      	ldr	r3, [r7, #4]
20002356:	691b      	ldr	r3, [r3, #16]
20002358:	429a      	cmp	r2, r3
2000235a:	d109      	bne.n	20002370 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
2000235c:	687b      	ldr	r3, [r7, #4]
2000235e:	f04f 0200 	mov.w	r2, #0
20002362:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
20002364:	687b      	ldr	r3, [r7, #4]
20002366:	685b      	ldr	r3, [r3, #4]
20002368:	f04f 0200 	mov.w	r2, #0
2000236c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
20002370:	f107 071c 	add.w	r7, r7, #28
20002374:	46bd      	mov	sp, r7
20002376:	bc80      	pop	{r7}
20002378:	4770      	bx	lr
2000237a:	bf00      	nop

2000237c <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
2000237c:	b580      	push	{r7, lr}
2000237e:	b084      	sub	sp, #16
20002380:	af00      	add	r7, sp, #0
20002382:	60f8      	str	r0, [r7, #12]
20002384:	60b9      	str	r1, [r7, #8]
20002386:	4613      	mov	r3, r2
20002388:	71fb      	strb	r3, [r7, #7]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
2000238a:	68fa      	ldr	r2, [r7, #12]
2000238c:	f64a 531c 	movw	r3, #44316	; 0xad1c
20002390:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002394:	429a      	cmp	r2, r3
20002396:	d007      	beq.n	200023a8 <MSS_UART_set_rx_handler+0x2c>
20002398:	68fa      	ldr	r2, [r7, #12]
2000239a:	f64a 43f4 	movw	r3, #44276	; 0xacf4
2000239e:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023a2:	429a      	cmp	r2, r3
200023a4:	d000      	beq.n	200023a8 <MSS_UART_set_rx_handler+0x2c>
200023a6:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
200023a8:	68bb      	ldr	r3, [r7, #8]
200023aa:	2b00      	cmp	r3, #0
200023ac:	d100      	bne.n	200023b0 <MSS_UART_set_rx_handler+0x34>
200023ae:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
200023b0:	79fb      	ldrb	r3, [r7, #7]
200023b2:	2bc0      	cmp	r3, #192	; 0xc0
200023b4:	d900      	bls.n	200023b8 <MSS_UART_set_rx_handler+0x3c>
200023b6:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
200023b8:	68fa      	ldr	r2, [r7, #12]
200023ba:	f64a 531c 	movw	r3, #44316	; 0xad1c
200023be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023c2:	429a      	cmp	r2, r3
200023c4:	d006      	beq.n	200023d4 <MSS_UART_set_rx_handler+0x58>
200023c6:	68fa      	ldr	r2, [r7, #12]
200023c8:	f64a 43f4 	movw	r3, #44276	; 0xacf4
200023cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200023d0:	429a      	cmp	r2, r3
200023d2:	d123      	bne.n	2000241c <MSS_UART_set_rx_handler+0xa0>
200023d4:	68bb      	ldr	r3, [r7, #8]
200023d6:	2b00      	cmp	r3, #0
200023d8:	d020      	beq.n	2000241c <MSS_UART_set_rx_handler+0xa0>
200023da:	79fb      	ldrb	r3, [r7, #7]
200023dc:	2bc0      	cmp	r3, #192	; 0xc0
200023de:	d81d      	bhi.n	2000241c <MSS_UART_set_rx_handler+0xa0>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
200023e0:	68fb      	ldr	r3, [r7, #12]
200023e2:	68ba      	ldr	r2, [r7, #8]
200023e4:	61da      	str	r2, [r3, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
200023e6:	68fb      	ldr	r3, [r7, #12]
200023e8:	681a      	ldr	r2, [r3, #0]
200023ea:	79fb      	ldrb	r3, [r7, #7]
200023ec:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
200023f0:	f043 030a 	orr.w	r3, r3, #10
200023f4:	b2db      	uxtb	r3, r3
200023f6:	7213      	strb	r3, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
200023f8:	68fb      	ldr	r3, [r7, #12]
200023fa:	891b      	ldrh	r3, [r3, #8]
200023fc:	b21b      	sxth	r3, r3
200023fe:	4618      	mov	r0, r3
20002400:	f7ff fcaa 	bl	20001d58 <NVIC_ClearPendingIRQ>

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
20002404:	68fb      	ldr	r3, [r7, #12]
20002406:	685b      	ldr	r3, [r3, #4]
20002408:	f04f 0201 	mov.w	r2, #1
2000240c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20002410:	68fb      	ldr	r3, [r7, #12]
20002412:	891b      	ldrh	r3, [r3, #8]
20002414:	b21b      	sxth	r3, r3
20002416:	4618      	mov	r0, r3
20002418:	f7ff fc82 	bl	20001d20 <NVIC_EnableIRQ>
    }
}
2000241c:	f107 0710 	add.w	r7, r7, #16
20002420:	46bd      	mov	sp, r7
20002422:	bd80      	pop	{r7, pc}

20002424 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
20002424:	4668      	mov	r0, sp
20002426:	f020 0107 	bic.w	r1, r0, #7
2000242a:	468d      	mov	sp, r1
2000242c:	b589      	push	{r0, r3, r7, lr}
2000242e:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
20002430:	f64a 501c 	movw	r0, #44316	; 0xad1c
20002434:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002438:	f7ff fe8e 	bl	20002158 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
2000243c:	f04f 000a 	mov.w	r0, #10
20002440:	f7ff fc8a 	bl	20001d58 <NVIC_ClearPendingIRQ>
}
20002444:	46bd      	mov	sp, r7
20002446:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000244a:	4685      	mov	sp, r0
2000244c:	4770      	bx	lr
2000244e:	bf00      	nop

20002450 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
20002450:	4668      	mov	r0, sp
20002452:	f020 0107 	bic.w	r1, r0, #7
20002456:	468d      	mov	sp, r1
20002458:	b589      	push	{r0, r3, r7, lr}
2000245a:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
2000245c:	f64a 40f4 	movw	r0, #44276	; 0xacf4
20002460:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002464:	f7ff fe78 	bl	20002158 <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
20002468:	f04f 000b 	mov.w	r0, #11
2000246c:	f7ff fc74 	bl	20001d58 <NVIC_ClearPendingIRQ>
}
20002470:	46bd      	mov	sp, r7
20002472:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20002476:	4685      	mov	sp, r0
20002478:	4770      	bx	lr
2000247a:	bf00      	nop

2000247c <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
2000247c:	b480      	push	{r7}
2000247e:	b083      	sub	sp, #12
20002480:	af00      	add	r7, sp, #0
20002482:	4603      	mov	r3, r0
20002484:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
20002486:	f24e 1300 	movw	r3, #57600	; 0xe100
2000248a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000248e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002492:	ea4f 1252 	mov.w	r2, r2, lsr #5
20002496:	88f9      	ldrh	r1, [r7, #6]
20002498:	f001 011f 	and.w	r1, r1, #31
2000249c:	f04f 0001 	mov.w	r0, #1
200024a0:	fa00 f101 	lsl.w	r1, r0, r1
200024a4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200024a8:	f107 070c 	add.w	r7, r7, #12
200024ac:	46bd      	mov	sp, r7
200024ae:	bc80      	pop	{r7}
200024b0:	4770      	bx	lr
200024b2:	bf00      	nop

200024b4 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
200024b4:	b480      	push	{r7}
200024b6:	b083      	sub	sp, #12
200024b8:	af00      	add	r7, sp, #0
200024ba:	4603      	mov	r3, r0
200024bc:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
200024be:	f24e 1300 	movw	r3, #57600	; 0xe100
200024c2:	f2ce 0300 	movt	r3, #57344	; 0xe000
200024c6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
200024ca:	ea4f 1252 	mov.w	r2, r2, lsr #5
200024ce:	88f9      	ldrh	r1, [r7, #6]
200024d0:	f001 011f 	and.w	r1, r1, #31
200024d4:	f04f 0001 	mov.w	r0, #1
200024d8:	fa00 f101 	lsl.w	r1, r0, r1
200024dc:	f102 0220 	add.w	r2, r2, #32
200024e0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
200024e4:	f107 070c 	add.w	r7, r7, #12
200024e8:	46bd      	mov	sp, r7
200024ea:	bc80      	pop	{r7}
200024ec:	4770      	bx	lr
200024ee:	bf00      	nop

200024f0 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
200024f0:	b480      	push	{r7}
200024f2:	b083      	sub	sp, #12
200024f4:	af00      	add	r7, sp, #0
200024f6:	4603      	mov	r3, r0
200024f8:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
200024fa:	f24e 1300 	movw	r3, #57600	; 0xe100
200024fe:	f2ce 0300 	movt	r3, #57344	; 0xe000
20002502:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20002506:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000250a:	88f9      	ldrh	r1, [r7, #6]
2000250c:	f001 011f 	and.w	r1, r1, #31
20002510:	f04f 0001 	mov.w	r0, #1
20002514:	fa00 f101 	lsl.w	r1, r0, r1
20002518:	f102 0260 	add.w	r2, r2, #96	; 0x60
2000251c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20002520:	f107 070c 	add.w	r7, r7, #12
20002524:	46bd      	mov	sp, r7
20002526:	bc80      	pop	{r7}
20002528:	4770      	bx	lr
2000252a:	bf00      	nop

2000252c <MSS_SPI_init>:
 */
void MSS_SPI_init
(
    mss_spi_instance_t * this_spi
)
{
2000252c:	b580      	push	{r7, lr}
2000252e:	b084      	sub	sp, #16
20002530:	af00      	add	r7, sp, #0
20002532:	6078      	str	r0, [r7, #4]
    uint16_t slave;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002534:	687a      	ldr	r2, [r7, #4]
20002536:	f64a 53c8 	movw	r3, #44488	; 0xadc8
2000253a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000253e:	429a      	cmp	r2, r3
20002540:	d007      	beq.n	20002552 <MSS_SPI_init+0x26>
20002542:	687a      	ldr	r2, [r7, #4]
20002544:	f64a 5344 	movw	r3, #44356	; 0xad44
20002548:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000254c:	429a      	cmp	r2, r3
2000254e:	d000      	beq.n	20002552 <MSS_SPI_init+0x26>
20002550:	be00      	bkpt	0x0000
     * Initialize SPI driver instance data. Relies on the majority
     * of data requiring 0 for initial state so we just need to fill
     * with 0s and finish off with a small number of non zero values.
     */
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20002552:	687b      	ldr	r3, [r7, #4]
20002554:	889b      	ldrh	r3, [r3, #4]
20002556:	b21b      	sxth	r3, r3
20002558:	4618      	mov	r0, r3
2000255a:	f7ff ffab 	bl	200024b4 <NVIC_DisableIRQ>

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
2000255e:	6878      	ldr	r0, [r7, #4]
20002560:	f04f 0100 	mov.w	r1, #0
20002564:	f04f 0284 	mov.w	r2, #132	; 0x84
20002568:	f001 fd1a 	bl	20003fa0 <memset>
    
    this_spi->cmd_done = 1u;
2000256c:	687b      	ldr	r3, [r7, #4]
2000256e:	f04f 0201 	mov.w	r2, #1
20002572:	625a      	str	r2, [r3, #36]	; 0x24

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20002574:	f04f 0300 	mov.w	r3, #0
20002578:	81fb      	strh	r3, [r7, #14]
2000257a:	e00d      	b.n	20002598 <MSS_SPI_init+0x6c>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
2000257c:	89fb      	ldrh	r3, [r7, #14]
2000257e:	687a      	ldr	r2, [r7, #4]
20002580:	f103 0306 	add.w	r3, r3, #6
20002584:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002588:	4413      	add	r3, r2
2000258a:	f04f 32ff 	mov.w	r2, #4294967295
2000258e:	605a      	str	r2, [r3, #4]

    memset(this_spi, 0, sizeof(mss_spi_instance_t));
    
    this_spi->cmd_done = 1u;

    for(slave = 0u; slave < (uint16_t)MSS_SPI_MAX_NB_OF_SLAVES; ++slave)
20002590:	89fb      	ldrh	r3, [r7, #14]
20002592:	f103 0301 	add.w	r3, r3, #1
20002596:	81fb      	strh	r3, [r7, #14]
20002598:	89fb      	ldrh	r3, [r7, #14]
2000259a:	2b07      	cmp	r3, #7
2000259c:	d9ee      	bls.n	2000257c <MSS_SPI_init+0x50>
    {
        this_spi->slaves_cfg[slave].ctrl_reg = NOT_CONFIGURED;
    }

    if(this_spi == &g_mss_spi0)
2000259e:	687a      	ldr	r2, [r7, #4]
200025a0:	f64a 53c8 	movw	r3, #44488	; 0xadc8
200025a4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200025a8:	429a      	cmp	r2, r3
200025aa:	d126      	bne.n	200025fa <MSS_SPI_init+0xce>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
200025ac:	687a      	ldr	r2, [r7, #4]
200025ae:	f241 0300 	movw	r3, #4096	; 0x1000
200025b2:	f2c4 0300 	movt	r3, #16384	; 0x4000
200025b6:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
200025b8:	687b      	ldr	r3, [r7, #4]
200025ba:	f04f 020c 	mov.w	r2, #12
200025be:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
200025c0:	f242 0300 	movw	r3, #8192	; 0x2000
200025c4:	f2ce 0304 	movt	r3, #57348	; 0xe004
200025c8:	f242 0200 	movw	r2, #8192	; 0x2000
200025cc:	f2ce 0204 	movt	r2, #57348	; 0xe004
200025d0:	6b12      	ldr	r2, [r2, #48]	; 0x30
200025d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
200025d6:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
200025d8:	f04f 000c 	mov.w	r0, #12
200025dc:	f7ff ff88 	bl	200024f0 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
200025e0:	f242 0300 	movw	r3, #8192	; 0x2000
200025e4:	f2ce 0304 	movt	r3, #57348	; 0xe004
200025e8:	f242 0200 	movw	r2, #8192	; 0x2000
200025ec:	f2ce 0204 	movt	r2, #57348	; 0xe004
200025f0:	6b12      	ldr	r2, [r2, #48]	; 0x30
200025f2:	f422 7200 	bic.w	r2, r2, #512	; 0x200
200025f6:	631a      	str	r2, [r3, #48]	; 0x30
200025f8:	e025      	b.n	20002646 <MSS_SPI_init+0x11a>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
200025fa:	687a      	ldr	r2, [r7, #4]
200025fc:	f241 0300 	movw	r3, #4096	; 0x1000
20002600:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002604:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20002606:	687b      	ldr	r3, [r7, #4]
20002608:	f04f 020d 	mov.w	r2, #13
2000260c:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
2000260e:	f242 0300 	movw	r3, #8192	; 0x2000
20002612:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002616:	f242 0200 	movw	r2, #8192	; 0x2000
2000261a:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000261e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002620:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20002624:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20002626:	f04f 000d 	mov.w	r0, #13
2000262a:	f7ff ff61 	bl	200024f0 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
2000262e:	f242 0300 	movw	r3, #8192	; 0x2000
20002632:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002636:	f242 0200 	movw	r2, #8192	; 0x2000
2000263a:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000263e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002640:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20002644:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* De-assert reset bit. */
    this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20002646:	687b      	ldr	r3, [r7, #4]
20002648:	681b      	ldr	r3, [r3, #0]
2000264a:	687a      	ldr	r2, [r7, #4]
2000264c:	6812      	ldr	r2, [r2, #0]
2000264e:	6812      	ldr	r2, [r2, #0]
20002650:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20002654:	601a      	str	r2, [r3, #0]
}
20002656:	f107 0710 	add.w	r7, r7, #16
2000265a:	46bd      	mov	sp, r7
2000265c:	bd80      	pop	{r7, pc}
2000265e:	bf00      	nop

20002660 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    mss_spi_instance_t * this_spi
)
{
20002660:	b580      	push	{r7, lr}
20002662:	b08a      	sub	sp, #40	; 0x28
20002664:	af00      	add	r7, sp, #0
20002666:	6078      	str	r0, [r7, #4]
    uint32_t slave_select;
    
    /*
     * Read current SPI hardware block configuration.
     */
    control_reg = this_spi->hw_reg->CONTROL;
20002668:	687b      	ldr	r3, [r7, #4]
2000266a:	681b      	ldr	r3, [r3, #0]
2000266c:	681b      	ldr	r3, [r3, #0]
2000266e:	60fb      	str	r3, [r7, #12]
    clk_gen = this_spi->hw_reg->CLK_GEN;
20002670:	687b      	ldr	r3, [r7, #4]
20002672:	681b      	ldr	r3, [r3, #0]
20002674:	699b      	ldr	r3, [r3, #24]
20002676:	613b      	str	r3, [r7, #16]
    frame_size = this_spi->hw_reg->TXRXDF_SIZE;
20002678:	687b      	ldr	r3, [r7, #4]
2000267a:	681b      	ldr	r3, [r3, #0]
2000267c:	685b      	ldr	r3, [r3, #4]
2000267e:	617b      	str	r3, [r7, #20]
    control2 = this_spi->hw_reg->CONTROL2;
20002680:	687b      	ldr	r3, [r7, #4]
20002682:	681b      	ldr	r3, [r3, #0]
20002684:	6a9b      	ldr	r3, [r3, #40]	; 0x28
20002686:	61bb      	str	r3, [r7, #24]
    packet_size = this_spi->hw_reg->PKTSIZE;
20002688:	687b      	ldr	r3, [r7, #4]
2000268a:	681b      	ldr	r3, [r3, #0]
2000268c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
2000268e:	61fb      	str	r3, [r7, #28]
    cmd_size = this_spi->hw_reg->CMDSIZE;
20002690:	687b      	ldr	r3, [r7, #4]
20002692:	681b      	ldr	r3, [r3, #0]
20002694:	6b5b      	ldr	r3, [r3, #52]	; 0x34
20002696:	623b      	str	r3, [r7, #32]
    slave_select = this_spi->hw_reg->SLAVE_SELECT;
20002698:	687b      	ldr	r3, [r7, #4]
2000269a:	681b      	ldr	r3, [r3, #0]
2000269c:	69db      	ldr	r3, [r3, #28]
2000269e:	627b      	str	r3, [r7, #36]	; 0x24
     
    /*
     * Reset the SPI hardware block.
     */
    if(this_spi == &g_mss_spi0)
200026a0:	687a      	ldr	r2, [r7, #4]
200026a2:	f64a 53c8 	movw	r3, #44488	; 0xadc8
200026a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026aa:	429a      	cmp	r2, r3
200026ac:	d12e      	bne.n	2000270c <recover_from_rx_overflow+0xac>
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI0_BASE);
200026ae:	687a      	ldr	r2, [r7, #4]
200026b0:	f241 0300 	movw	r3, #4096	; 0x1000
200026b4:	f2c4 0300 	movt	r3, #16384	; 0x4000
200026b8:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI0_IRQn;
200026ba:	687b      	ldr	r3, [r7, #4]
200026bc:	f04f 020c 	mov.w	r2, #12
200026c0:	809a      	strh	r2, [r3, #4]

        /* reset SPI0 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI0_SOFTRESET_MASK;
200026c2:	f242 0300 	movw	r3, #8192	; 0x2000
200026c6:	f2ce 0304 	movt	r3, #57348	; 0xe004
200026ca:	f242 0200 	movw	r2, #8192	; 0x2000
200026ce:	f2ce 0204 	movt	r2, #57348	; 0xe004
200026d2:	6b12      	ldr	r2, [r2, #48]	; 0x30
200026d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
200026d8:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI0 interrupt */
        NVIC_ClearPendingIRQ(SPI0_IRQn);
200026da:	f04f 000c 	mov.w	r0, #12
200026de:	f7ff ff07 	bl	200024f0 <NVIC_ClearPendingIRQ>
        /* Take SPI0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI0_SOFTRESET_MASK;
200026e2:	f242 0300 	movw	r3, #8192	; 0x2000
200026e6:	f2ce 0304 	movt	r3, #57348	; 0xe004
200026ea:	f242 0200 	movw	r2, #8192	; 0x2000
200026ee:	f2ce 0204 	movt	r2, #57348	; 0xe004
200026f2:	6b12      	ldr	r2, [r2, #48]	; 0x30
200026f4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
200026f8:	631a      	str	r2, [r3, #48]	; 0x30

        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
200026fa:	687b      	ldr	r3, [r7, #4]
200026fc:	681b      	ldr	r3, [r3, #0]
200026fe:	687a      	ldr	r2, [r7, #4]
20002700:	6812      	ldr	r2, [r2, #0]
20002702:	6812      	ldr	r2, [r2, #0]
20002704:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20002708:	601a      	str	r2, [r3, #0]
2000270a:	e02d      	b.n	20002768 <recover_from_rx_overflow+0x108>
    }
    else
    {
        this_spi->hw_reg = ((SPI_REVB_TypeDef *) SPI1_BASE);
2000270c:	687a      	ldr	r2, [r7, #4]
2000270e:	f241 0300 	movw	r3, #4096	; 0x1000
20002712:	f2c4 0301 	movt	r3, #16385	; 0x4001
20002716:	6013      	str	r3, [r2, #0]
        this_spi->irqn = SPI1_IRQn;
20002718:	687b      	ldr	r3, [r7, #4]
2000271a:	f04f 020d 	mov.w	r2, #13
2000271e:	809a      	strh	r2, [r3, #4]
        
        /* reset SPI1 */
        SYSREG->SOFT_RST_CR |= SYSREG_SPI1_SOFTRESET_MASK;
20002720:	f242 0300 	movw	r3, #8192	; 0x2000
20002724:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002728:	f242 0200 	movw	r2, #8192	; 0x2000
2000272c:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002730:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002732:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
20002736:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended SPI1 interrupt */
        NVIC_ClearPendingIRQ(SPI1_IRQn);
20002738:	f04f 000d 	mov.w	r0, #13
2000273c:	f7ff fed8 	bl	200024f0 <NVIC_ClearPendingIRQ>
        /* Take SPI1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_SPI1_SOFTRESET_MASK;
20002740:	f242 0300 	movw	r3, #8192	; 0x2000
20002744:	f2ce 0304 	movt	r3, #57348	; 0xe004
20002748:	f242 0200 	movw	r2, #8192	; 0x2000
2000274c:	f2ce 0204 	movt	r2, #57348	; 0xe004
20002750:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002752:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
20002756:	631a      	str	r2, [r3, #48]	; 0x30
        
        this_spi->hw_reg->CONTROL &= ~CTRL_REG_RESET_MASK;
20002758:	687b      	ldr	r3, [r7, #4]
2000275a:	681b      	ldr	r3, [r3, #0]
2000275c:	687a      	ldr	r2, [r7, #4]
2000275e:	6812      	ldr	r2, [r2, #0]
20002760:	6812      	ldr	r2, [r2, #0]
20002762:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
20002766:	601a      	str	r2, [r3, #0]
    }
    
    /*
     * Restore SPI hardware block configuration.
     */
    control_reg &= ~(uint32_t)CTRL_ENABLE_MASK;
20002768:	68fb      	ldr	r3, [r7, #12]
2000276a:	f023 0301 	bic.w	r3, r3, #1
2000276e:	60fb      	str	r3, [r7, #12]
    this_spi->hw_reg->CONTROL = control_reg;
20002770:	687b      	ldr	r3, [r7, #4]
20002772:	681b      	ldr	r3, [r3, #0]
20002774:	68fa      	ldr	r2, [r7, #12]
20002776:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CLK_GEN = clk_gen;
20002778:	687b      	ldr	r3, [r7, #4]
2000277a:	681b      	ldr	r3, [r3, #0]
2000277c:	693a      	ldr	r2, [r7, #16]
2000277e:	619a      	str	r2, [r3, #24]
    this_spi->hw_reg->TXRXDF_SIZE = frame_size;
20002780:	687b      	ldr	r3, [r7, #4]
20002782:	681b      	ldr	r3, [r3, #0]
20002784:	697a      	ldr	r2, [r7, #20]
20002786:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002788:	687b      	ldr	r3, [r7, #4]
2000278a:	681b      	ldr	r3, [r3, #0]
2000278c:	687a      	ldr	r2, [r7, #4]
2000278e:	6812      	ldr	r2, [r2, #0]
20002790:	6812      	ldr	r2, [r2, #0]
20002792:	f042 0201 	orr.w	r2, r2, #1
20002796:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL2 = control2;
20002798:	687b      	ldr	r3, [r7, #4]
2000279a:	681b      	ldr	r3, [r3, #0]
2000279c:	69ba      	ldr	r2, [r7, #24]
2000279e:	629a      	str	r2, [r3, #40]	; 0x28
    this_spi->hw_reg->PKTSIZE = packet_size;
200027a0:	687b      	ldr	r3, [r7, #4]
200027a2:	681b      	ldr	r3, [r3, #0]
200027a4:	69fa      	ldr	r2, [r7, #28]
200027a6:	631a      	str	r2, [r3, #48]	; 0x30
    this_spi->hw_reg->CMDSIZE = cmd_size;
200027a8:	687b      	ldr	r3, [r7, #4]
200027aa:	681b      	ldr	r3, [r3, #0]
200027ac:	6a3a      	ldr	r2, [r7, #32]
200027ae:	635a      	str	r2, [r3, #52]	; 0x34
    this_spi->hw_reg->SLAVE_SELECT = slave_select;
200027b0:	687b      	ldr	r3, [r7, #4]
200027b2:	681b      	ldr	r3, [r3, #0]
200027b4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
200027b6:	61da      	str	r2, [r3, #28]
}
200027b8:	f107 0728 	add.w	r7, r7, #40	; 0x28
200027bc:	46bd      	mov	sp, r7
200027be:	bd80      	pop	{r7, pc}

200027c0 <MSS_SPI_configure_master_mode>:
    mss_spi_slave_t         slave,
    mss_spi_protocol_mode_t protocol_mode,
    mss_spi_pclk_div_t      clk_rate,
    uint8_t                 frame_bit_length
)
{
200027c0:	b580      	push	{r7, lr}
200027c2:	b084      	sub	sp, #16
200027c4:	af00      	add	r7, sp, #0
200027c6:	60f8      	str	r0, [r7, #12]
200027c8:	607a      	str	r2, [r7, #4]
200027ca:	460a      	mov	r2, r1
200027cc:	72fa      	strb	r2, [r7, #11]
200027ce:	70fb      	strb	r3, [r7, #3]
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200027d0:	68fa      	ldr	r2, [r7, #12]
200027d2:	f64a 53c8 	movw	r3, #44488	; 0xadc8
200027d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200027da:	429a      	cmp	r2, r3
200027dc:	d007      	beq.n	200027ee <MSS_SPI_configure_master_mode+0x2e>
200027de:	68fa      	ldr	r2, [r7, #12]
200027e0:	f64a 5344 	movw	r3, #44356	; 0xad44
200027e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200027e8:	429a      	cmp	r2, r3
200027ea:	d000      	beq.n	200027ee <MSS_SPI_configure_master_mode+0x2e>
200027ec:	be00      	bkpt	0x0000
    ASSERT(slave < MSS_SPI_MAX_NB_OF_SLAVES);
200027ee:	7afb      	ldrb	r3, [r7, #11]
200027f0:	2b07      	cmp	r3, #7
200027f2:	d900      	bls.n	200027f6 <MSS_SPI_configure_master_mode+0x36>
200027f4:	be00      	bkpt	0x0000
    ASSERT(frame_bit_length <= MAX_FRAME_LENGTH);
200027f6:	7e3b      	ldrb	r3, [r7, #24]
200027f8:	2b20      	cmp	r3, #32
200027fa:	d900      	bls.n	200027fe <MSS_SPI_configure_master_mode+0x3e>
200027fc:	be00      	bkpt	0x0000
    
    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
200027fe:	68fb      	ldr	r3, [r7, #12]
20002800:	889b      	ldrh	r3, [r3, #4]
20002802:	b21b      	sxth	r3, r3
20002804:	4618      	mov	r0, r3
20002806:	f7ff fe55 	bl	200024b4 <NVIC_DisableIRQ>

    /* Reset slave transfer mode to unknown to wipe slate clean */
    this_spi->slave_xfer_mode = MSS_SPI_SLAVE_XFER_NONE;
2000280a:	68fb      	ldr	r3, [r7, #12]
2000280c:	f04f 0200 	mov.w	r2, #0
20002810:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set the mode. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20002814:	68fb      	ldr	r3, [r7, #12]
20002816:	681b      	ldr	r3, [r3, #0]
20002818:	68fa      	ldr	r2, [r7, #12]
2000281a:	6812      	ldr	r2, [r2, #0]
2000281c:	6812      	ldr	r2, [r2, #0]
2000281e:	f022 0201 	bic.w	r2, r2, #1
20002822:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_MASTER_MASK;
20002824:	68fb      	ldr	r3, [r7, #12]
20002826:	681b      	ldr	r3, [r3, #0]
20002828:	68fa      	ldr	r2, [r7, #12]
2000282a:	6812      	ldr	r2, [r2, #0]
2000282c:	6812      	ldr	r2, [r2, #0]
2000282e:	f042 0202 	orr.w	r2, r2, #2
20002832:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002834:	68fb      	ldr	r3, [r7, #12]
20002836:	681b      	ldr	r3, [r3, #0]
20002838:	68fa      	ldr	r2, [r7, #12]
2000283a:	6812      	ldr	r2, [r2, #0]
2000283c:	6812      	ldr	r2, [r2, #0]
2000283e:	f042 0201 	orr.w	r2, r2, #1
20002842:	601a      	str	r2, [r3, #0]
    /*
     * Keep track of the required register configuration for this slave. These
     * values will be used by the MSS_SPI_set_slave_select() function to configure
     * the master to match the slave being selected.
     */
    if(slave < MSS_SPI_MAX_NB_OF_SLAVES)     
20002844:	7afb      	ldrb	r3, [r7, #11]
20002846:	2b07      	cmp	r3, #7
20002848:	d83f      	bhi.n	200028ca <MSS_SPI_configure_master_mode+0x10a>
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
2000284a:	687b      	ldr	r3, [r7, #4]
2000284c:	2b00      	cmp	r3, #0
2000284e:	d00b      	beq.n	20002868 <MSS_SPI_configure_master_mode+0xa8>
20002850:	687b      	ldr	r3, [r7, #4]
20002852:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
20002856:	d007      	beq.n	20002868 <MSS_SPI_configure_master_mode+0xa8>
20002858:	687b      	ldr	r3, [r7, #4]
2000285a:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
2000285e:	d003      	beq.n	20002868 <MSS_SPI_configure_master_mode+0xa8>
20002860:	687b      	ldr	r3, [r7, #4]
20002862:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
20002866:	d10f      	bne.n	20002888 <MSS_SPI_configure_master_mode+0xc8>
           (MSS_SPI_MODE2 == protocol_mode) || (MSS_SPI_MODE3 == protocol_mode))
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK | SPS_MASK |
20002868:	7afa      	ldrb	r2, [r7, #11]
2000286a:	6879      	ldr	r1, [r7, #4]
2000286c:	f240 1302 	movw	r3, #258	; 0x102
20002870:	f2c2 4300 	movt	r3, #9216	; 0x2400
20002874:	ea41 0303 	orr.w	r3, r1, r3
20002878:	68f9      	ldr	r1, [r7, #12]
2000287a:	f102 0206 	add.w	r2, r2, #6
2000287e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20002882:	440a      	add	r2, r1
20002884:	6053      	str	r3, [r2, #4]
         *
         * We only do it for Motorola modes and if you need the slave selected
         * deselected between frames in modes 0 or 2 then remove SPS_MASK from
         * below.
         */
        if((MSS_SPI_MODE0 == protocol_mode) || (MSS_SPI_MODE1 == protocol_mode) ||
20002886:	e00e      	b.n	200028a6 <MSS_SPI_configure_master_mode+0xe6>
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        else
        {
            this_spi->slaves_cfg[slave].ctrl_reg = MASTER_MODE_MASK |
20002888:	7afa      	ldrb	r2, [r7, #11]
2000288a:	6879      	ldr	r1, [r7, #4]
2000288c:	f240 1302 	movw	r3, #258	; 0x102
20002890:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002894:	ea41 0303 	orr.w	r3, r1, r3
20002898:	68f9      	ldr	r1, [r7, #12]
2000289a:	f102 0206 	add.w	r2, r2, #6
2000289e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
200028a2:	440a      	add	r2, r1
200028a4:	6053      	str	r3, [r2, #4]
                                                   BIGFIFO_MASK |
                                                   (uint32_t)protocol_mode | 
                                                   ((uint32_t)1 << TXRXDFCOUNT_SHIFT);
        }
        
        this_spi->slaves_cfg[slave].txrxdf_size_reg = frame_bit_length;
200028a6:	7afb      	ldrb	r3, [r7, #11]
200028a8:	68fa      	ldr	r2, [r7, #12]
200028aa:	f103 0306 	add.w	r3, r3, #6
200028ae:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200028b2:	4413      	add	r3, r2
200028b4:	7e3a      	ldrb	r2, [r7, #24]
200028b6:	721a      	strb	r2, [r3, #8]
        this_spi->slaves_cfg[slave].clk_gen = (uint8_t)clk_rate;
200028b8:	7afb      	ldrb	r3, [r7, #11]
200028ba:	68fa      	ldr	r2, [r7, #12]
200028bc:	f103 0306 	add.w	r3, r3, #6
200028c0:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200028c4:	4413      	add	r3, r2
200028c6:	78fa      	ldrb	r2, [r7, #3]
200028c8:	725a      	strb	r2, [r3, #9]
    }
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
200028ca:	68fb      	ldr	r3, [r7, #12]
200028cc:	889b      	ldrh	r3, [r3, #4]
200028ce:	b21b      	sxth	r3, r3
200028d0:	4618      	mov	r0, r3
200028d2:	f7ff fdd3 	bl	2000247c <NVIC_EnableIRQ>
}
200028d6:	f107 0710 	add.w	r7, r7, #16
200028da:	46bd      	mov	sp, r7
200028dc:	bd80      	pop	{r7, pc}
200028de:	bf00      	nop

200028e0 <MSS_SPI_set_slave_select>:
void MSS_SPI_set_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
200028e0:	b580      	push	{r7, lr}
200028e2:	b084      	sub	sp, #16
200028e4:	af00      	add	r7, sp, #0
200028e6:	6078      	str	r0, [r7, #4]
200028e8:	460b      	mov	r3, r1
200028ea:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200028ec:	687a      	ldr	r2, [r7, #4]
200028ee:	f64a 53c8 	movw	r3, #44488	; 0xadc8
200028f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200028f6:	429a      	cmp	r2, r3
200028f8:	d007      	beq.n	2000290a <MSS_SPI_set_slave_select+0x2a>
200028fa:	687a      	ldr	r2, [r7, #4]
200028fc:	f64a 5344 	movw	r3, #44356	; 0xad44
20002900:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002904:	429a      	cmp	r2, r3
20002906:	d000      	beq.n	2000290a <MSS_SPI_set_slave_select+0x2a>
20002908:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
2000290a:	687b      	ldr	r3, [r7, #4]
2000290c:	681b      	ldr	r3, [r3, #0]
2000290e:	681b      	ldr	r3, [r3, #0]
20002910:	f003 0302 	and.w	r3, r3, #2
20002914:	2b00      	cmp	r3, #0
20002916:	d100      	bne.n	2000291a <MSS_SPI_set_slave_select+0x3a>
20002918:	be00      	bkpt	0x0000
    
    ASSERT(this_spi->slaves_cfg[slave].ctrl_reg != NOT_CONFIGURED);
2000291a:	78fb      	ldrb	r3, [r7, #3]
2000291c:	687a      	ldr	r2, [r7, #4]
2000291e:	f103 0306 	add.w	r3, r3, #6
20002922:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002926:	4413      	add	r3, r2
20002928:	685b      	ldr	r3, [r3, #4]
2000292a:	f1b3 3fff 	cmp.w	r3, #4294967295
2000292e:	d100      	bne.n	20002932 <MSS_SPI_set_slave_select+0x52>
20002930:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20002932:	687b      	ldr	r3, [r7, #4]
20002934:	889b      	ldrh	r3, [r3, #4]
20002936:	b21b      	sxth	r3, r3
20002938:	4618      	mov	r0, r3
2000293a:	f7ff fdbb 	bl	200024b4 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
2000293e:	687b      	ldr	r3, [r7, #4]
20002940:	681b      	ldr	r3, [r3, #0]
20002942:	689b      	ldr	r3, [r3, #8]
20002944:	f003 0304 	and.w	r3, r3, #4
20002948:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
2000294a:	68fb      	ldr	r3, [r7, #12]
2000294c:	2b00      	cmp	r3, #0
2000294e:	d002      	beq.n	20002956 <MSS_SPI_set_slave_select+0x76>
    {
         recover_from_rx_overflow(this_spi);
20002950:	6878      	ldr	r0, [r7, #4]
20002952:	f7ff fe85 	bl	20002660 <recover_from_rx_overflow>
    }
    
    /* Set the clock rate. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20002956:	687b      	ldr	r3, [r7, #4]
20002958:	681b      	ldr	r3, [r3, #0]
2000295a:	687a      	ldr	r2, [r7, #4]
2000295c:	6812      	ldr	r2, [r2, #0]
2000295e:	6812      	ldr	r2, [r2, #0]
20002960:	f022 0201 	bic.w	r2, r2, #1
20002964:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = this_spi->slaves_cfg[slave].ctrl_reg;
20002966:	687b      	ldr	r3, [r7, #4]
20002968:	681a      	ldr	r2, [r3, #0]
2000296a:	78fb      	ldrb	r3, [r7, #3]
2000296c:	6879      	ldr	r1, [r7, #4]
2000296e:	f103 0306 	add.w	r3, r3, #6
20002972:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20002976:	440b      	add	r3, r1
20002978:	685b      	ldr	r3, [r3, #4]
2000297a:	6013      	str	r3, [r2, #0]
    this_spi->hw_reg->CLK_GEN = this_spi->slaves_cfg[slave].clk_gen;
2000297c:	687b      	ldr	r3, [r7, #4]
2000297e:	681a      	ldr	r2, [r3, #0]
20002980:	78fb      	ldrb	r3, [r7, #3]
20002982:	6879      	ldr	r1, [r7, #4]
20002984:	f103 0306 	add.w	r3, r3, #6
20002988:	ea4f 03c3 	mov.w	r3, r3, lsl #3
2000298c:	440b      	add	r3, r1
2000298e:	7a5b      	ldrb	r3, [r3, #9]
20002990:	6193      	str	r3, [r2, #24]
    this_spi->hw_reg->TXRXDF_SIZE = this_spi->slaves_cfg[slave].txrxdf_size_reg;
20002992:	687b      	ldr	r3, [r7, #4]
20002994:	681a      	ldr	r2, [r3, #0]
20002996:	78fb      	ldrb	r3, [r7, #3]
20002998:	6879      	ldr	r1, [r7, #4]
2000299a:	f103 0306 	add.w	r3, r3, #6
2000299e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
200029a2:	440b      	add	r3, r1
200029a4:	7a1b      	ldrb	r3, [r3, #8]
200029a6:	6053      	str	r3, [r2, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
200029a8:	687b      	ldr	r3, [r7, #4]
200029aa:	681b      	ldr	r3, [r3, #0]
200029ac:	687a      	ldr	r2, [r7, #4]
200029ae:	6812      	ldr	r2, [r2, #0]
200029b0:	6812      	ldr	r2, [r2, #0]
200029b2:	f042 0201 	orr.w	r2, r2, #1
200029b6:	601a      	str	r2, [r3, #0]
    
    /* Set slave select */
    this_spi->hw_reg->SLAVE_SELECT |= ((uint32_t)1 << (uint32_t)slave);
200029b8:	687b      	ldr	r3, [r7, #4]
200029ba:	681b      	ldr	r3, [r3, #0]
200029bc:	687a      	ldr	r2, [r7, #4]
200029be:	6812      	ldr	r2, [r2, #0]
200029c0:	69d1      	ldr	r1, [r2, #28]
200029c2:	78fa      	ldrb	r2, [r7, #3]
200029c4:	f04f 0001 	mov.w	r0, #1
200029c8:	fa00 f202 	lsl.w	r2, r0, r2
200029cc:	ea41 0202 	orr.w	r2, r1, r2
200029d0:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
200029d2:	687b      	ldr	r3, [r7, #4]
200029d4:	889b      	ldrh	r3, [r3, #4]
200029d6:	b21b      	sxth	r3, r3
200029d8:	4618      	mov	r0, r3
200029da:	f7ff fd4f 	bl	2000247c <NVIC_EnableIRQ>
}
200029de:	f107 0710 	add.w	r7, r7, #16
200029e2:	46bd      	mov	sp, r7
200029e4:	bd80      	pop	{r7, pc}
200029e6:	bf00      	nop

200029e8 <MSS_SPI_clear_slave_select>:
void MSS_SPI_clear_slave_select
(
    mss_spi_instance_t * this_spi,
    mss_spi_slave_t slave
)
{
200029e8:	b580      	push	{r7, lr}
200029ea:	b084      	sub	sp, #16
200029ec:	af00      	add	r7, sp, #0
200029ee:	6078      	str	r0, [r7, #4]
200029f0:	460b      	mov	r3, r1
200029f2:	70fb      	strb	r3, [r7, #3]
    uint32_t rx_overflow;
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
200029f4:	687a      	ldr	r2, [r7, #4]
200029f6:	f64a 53c8 	movw	r3, #44488	; 0xadc8
200029fa:	f2c2 0300 	movt	r3, #8192	; 0x2000
200029fe:	429a      	cmp	r2, r3
20002a00:	d007      	beq.n	20002a12 <MSS_SPI_clear_slave_select+0x2a>
20002a02:	687a      	ldr	r2, [r7, #4]
20002a04:	f64a 5344 	movw	r3, #44356	; 0xad44
20002a08:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a0c:	429a      	cmp	r2, r3
20002a0e:	d000      	beq.n	20002a12 <MSS_SPI_clear_slave_select+0x2a>
20002a10:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20002a12:	687b      	ldr	r3, [r7, #4]
20002a14:	681b      	ldr	r3, [r3, #0]
20002a16:	681b      	ldr	r3, [r3, #0]
20002a18:	f003 0302 	and.w	r3, r3, #2
20002a1c:	2b00      	cmp	r3, #0
20002a1e:	d100      	bne.n	20002a22 <MSS_SPI_clear_slave_select+0x3a>
20002a20:	be00      	bkpt	0x0000

    /* Shut down interrupts from the MSS SPI while we do this */
    NVIC_DisableIRQ( this_spi->irqn );
20002a22:	687b      	ldr	r3, [r7, #4]
20002a24:	889b      	ldrh	r3, [r3, #4]
20002a26:	b21b      	sxth	r3, r3
20002a28:	4618      	mov	r0, r3
20002a2a:	f7ff fd43 	bl	200024b4 <NVIC_DisableIRQ>

    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20002a2e:	687b      	ldr	r3, [r7, #4]
20002a30:	681b      	ldr	r3, [r3, #0]
20002a32:	689b      	ldr	r3, [r3, #8]
20002a34:	f003 0304 	and.w	r3, r3, #4
20002a38:	60fb      	str	r3, [r7, #12]
    if(rx_overflow)
20002a3a:	68fb      	ldr	r3, [r7, #12]
20002a3c:	2b00      	cmp	r3, #0
20002a3e:	d002      	beq.n	20002a46 <MSS_SPI_clear_slave_select+0x5e>
    {
         recover_from_rx_overflow(this_spi);
20002a40:	6878      	ldr	r0, [r7, #4]
20002a42:	f7ff fe0d 	bl	20002660 <recover_from_rx_overflow>
    }
    
    this_spi->hw_reg->SLAVE_SELECT &= ~((uint32_t)1 << (uint32_t)slave);
20002a46:	687b      	ldr	r3, [r7, #4]
20002a48:	681b      	ldr	r3, [r3, #0]
20002a4a:	687a      	ldr	r2, [r7, #4]
20002a4c:	6812      	ldr	r2, [r2, #0]
20002a4e:	69d1      	ldr	r1, [r2, #28]
20002a50:	78fa      	ldrb	r2, [r7, #3]
20002a52:	f04f 0001 	mov.w	r0, #1
20002a56:	fa00 f202 	lsl.w	r2, r0, r2
20002a5a:	ea6f 0202 	mvn.w	r2, r2
20002a5e:	ea01 0202 	and.w	r2, r1, r2
20002a62:	61da      	str	r2, [r3, #28]
    /* Reenable interrupts */
    NVIC_EnableIRQ( this_spi->irqn );
20002a64:	687b      	ldr	r3, [r7, #4]
20002a66:	889b      	ldrh	r3, [r3, #4]
20002a68:	b21b      	sxth	r3, r3
20002a6a:	4618      	mov	r0, r3
20002a6c:	f7ff fd06 	bl	2000247c <NVIC_EnableIRQ>
}
20002a70:	f107 0710 	add.w	r7, r7, #16
20002a74:	46bd      	mov	sp, r7
20002a76:	bd80      	pop	{r7, pc}

20002a78 <MSS_SPI_transfer_block>:
    const uint8_t * cmd_buffer,
    uint16_t cmd_byte_size,
    uint8_t * rd_buffer,
    uint16_t rd_byte_size
)
{
20002a78:	b580      	push	{r7, lr}
20002a7a:	b08e      	sub	sp, #56	; 0x38
20002a7c:	af00      	add	r7, sp, #0
20002a7e:	60f8      	str	r0, [r7, #12]
20002a80:	60b9      	str	r1, [r7, #8]
20002a82:	603b      	str	r3, [r7, #0]
20002a84:	4613      	mov	r3, r2
20002a86:	80fb      	strh	r3, [r7, #6]
    uint16_t transfer_idx = 0u;
20002a88:	f04f 0300 	mov.w	r3, #0
20002a8c:	837b      	strh	r3, [r7, #26]
    uint16_t tx_idx;
    uint16_t rx_idx;
    uint32_t frame_count;
    volatile uint32_t rx_raw;
    uint16_t transit = 0u;
20002a8e:	f04f 0300 	mov.w	r3, #0
20002a92:	84fb      	strh	r3, [r7, #38]	; 0x26
    uint32_t rx_overflow;
    uint32_t rx_fifo_empty;
    
    uint16_t transfer_size;     /* Total number of bytes transfered. */
    
    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002a94:	68fa      	ldr	r2, [r7, #12]
20002a96:	f64a 53c8 	movw	r3, #44488	; 0xadc8
20002a9a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a9e:	429a      	cmp	r2, r3
20002aa0:	d007      	beq.n	20002ab2 <MSS_SPI_transfer_block+0x3a>
20002aa2:	68fa      	ldr	r2, [r7, #12]
20002aa4:	f64a 5344 	movw	r3, #44356	; 0xad44
20002aa8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002aac:	429a      	cmp	r2, r3
20002aae:	d000      	beq.n	20002ab2 <MSS_SPI_transfer_block+0x3a>
20002ab0:	be00      	bkpt	0x0000
    
    /* This function is only intended to be used with an SPI master. */
    ASSERT((this_spi->hw_reg->CONTROL & CTRL_MASTER_MASK) == CTRL_MASTER_MASK);
20002ab2:	68fb      	ldr	r3, [r7, #12]
20002ab4:	681b      	ldr	r3, [r3, #0]
20002ab6:	681b      	ldr	r3, [r3, #0]
20002ab8:	f003 0302 	and.w	r3, r3, #2
20002abc:	2b00      	cmp	r3, #0
20002abe:	d100      	bne.n	20002ac2 <MSS_SPI_transfer_block+0x4a>
20002ac0:	be00      	bkpt	0x0000
    
    /* Compute number of bytes to transfer. */
    transfer_size = cmd_byte_size + rd_byte_size;
20002ac2:	88fa      	ldrh	r2, [r7, #6]
20002ac4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
20002ac8:	4413      	add	r3, r2
20002aca:	86fb      	strh	r3, [r7, #54]	; 0x36
    
    /* Adjust to 1 byte transfer to cater for DMA transfers. */
    if(0u == transfer_size)
20002acc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
20002ace:	2b00      	cmp	r3, #0
20002ad0:	d103      	bne.n	20002ada <MSS_SPI_transfer_block+0x62>
    {
        frame_count = 1u;
20002ad2:	f04f 0301 	mov.w	r3, #1
20002ad6:	623b      	str	r3, [r7, #32]
20002ad8:	e001      	b.n	20002ade <MSS_SPI_transfer_block+0x66>
    }
    else
    {
        frame_count = transfer_size;
20002ada:	8efb      	ldrh	r3, [r7, #54]	; 0x36
20002adc:	623b      	str	r3, [r7, #32]
    }

    /* Flush the Tx and Rx FIFOs. Please note this does not have any effect on A2F200. */
    this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20002ade:	68fb      	ldr	r3, [r7, #12]
20002ae0:	681b      	ldr	r3, [r3, #0]
20002ae2:	68fa      	ldr	r2, [r7, #12]
20002ae4:	6812      	ldr	r2, [r2, #0]
20002ae6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002ae8:	f042 020c 	orr.w	r2, r2, #12
20002aec:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Recover from receive overflow. */
    rx_overflow = this_spi->hw_reg->STATUS & RX_OVERFLOW_MASK;
20002aee:	68fb      	ldr	r3, [r7, #12]
20002af0:	681b      	ldr	r3, [r3, #0]
20002af2:	689b      	ldr	r3, [r3, #8]
20002af4:	f003 0304 	and.w	r3, r3, #4
20002af8:	62fb      	str	r3, [r7, #44]	; 0x2c
    if(rx_overflow)
20002afa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
20002afc:	2b00      	cmp	r3, #0
20002afe:	d002      	beq.n	20002b06 <MSS_SPI_transfer_block+0x8e>
    {
         recover_from_rx_overflow(this_spi);
20002b00:	68f8      	ldr	r0, [r7, #12]
20002b02:	f7ff fdad 	bl	20002660 <recover_from_rx_overflow>
    }
    
    /* Set frame size to 8 bits and the frame count to the transfer size. */
    this_spi->hw_reg->CONTROL &= ~(uint32_t)CTRL_ENABLE_MASK;
20002b06:	68fb      	ldr	r3, [r7, #12]
20002b08:	681b      	ldr	r3, [r3, #0]
20002b0a:	68fa      	ldr	r2, [r7, #12]
20002b0c:	6812      	ldr	r2, [r2, #0]
20002b0e:	6812      	ldr	r2, [r2, #0]
20002b10:	f022 0201 	bic.w	r2, r2, #1
20002b14:	601a      	str	r2, [r3, #0]
    this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK) | ( (frame_count << TXRXDFCOUNT_SHIFT) & TXRXDFCOUNT_MASK);
20002b16:	68fb      	ldr	r3, [r7, #12]
20002b18:	6819      	ldr	r1, [r3, #0]
20002b1a:	68fb      	ldr	r3, [r7, #12]
20002b1c:	681b      	ldr	r3, [r3, #0]
20002b1e:	681b      	ldr	r3, [r3, #0]
20002b20:	f240 02ff 	movw	r2, #255	; 0xff
20002b24:	f6cf 7200 	movt	r2, #65280	; 0xff00
20002b28:	ea03 0202 	and.w	r2, r3, r2
20002b2c:	6a3b      	ldr	r3, [r7, #32]
20002b2e:	ea4f 2003 	mov.w	r0, r3, lsl #8
20002b32:	f64f 7300 	movw	r3, #65280	; 0xff00
20002b36:	f2c0 03ff 	movt	r3, #255	; 0xff
20002b3a:	ea00 0303 	and.w	r3, r0, r3
20002b3e:	ea42 0303 	orr.w	r3, r2, r3
20002b42:	600b      	str	r3, [r1, #0]
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
20002b44:	68fb      	ldr	r3, [r7, #12]
20002b46:	681b      	ldr	r3, [r3, #0]
20002b48:	f04f 0208 	mov.w	r2, #8
20002b4c:	605a      	str	r2, [r3, #4]
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;
20002b4e:	68fb      	ldr	r3, [r7, #12]
20002b50:	681b      	ldr	r3, [r3, #0]
20002b52:	68fa      	ldr	r2, [r7, #12]
20002b54:	6812      	ldr	r2, [r2, #0]
20002b56:	6812      	ldr	r2, [r2, #0]
20002b58:	f042 0201 	orr.w	r2, r2, #1
20002b5c:	601a      	str	r2, [r3, #0]

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20002b5e:	68fb      	ldr	r3, [r7, #12]
20002b60:	681b      	ldr	r3, [r3, #0]
20002b62:	689b      	ldr	r3, [r3, #8]
20002b64:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002b68:	633b      	str	r3, [r7, #48]	; 0x30
    while(0u == rx_fifo_empty)
20002b6a:	e009      	b.n	20002b80 <MSS_SPI_transfer_block+0x108>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
20002b6c:	68fb      	ldr	r3, [r7, #12]
20002b6e:	681b      	ldr	r3, [r3, #0]
20002b70:	691b      	ldr	r3, [r3, #16]
20002b72:	617b      	str	r3, [r7, #20]
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20002b74:	68fb      	ldr	r3, [r7, #12]
20002b76:	681b      	ldr	r3, [r3, #0]
20002b78:	689b      	ldr	r3, [r3, #8]
20002b7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002b7e:	633b      	str	r3, [r7, #48]	; 0x30
    this_spi->hw_reg->TXRXDF_SIZE = MSS_SPI_BLOCK_TRANSFER_FRAME_SIZE;
    this_spi->hw_reg->CONTROL |= CTRL_ENABLE_MASK;

    /* Flush the receive FIFO. */
    rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    while(0u == rx_fifo_empty)
20002b80:	6b3b      	ldr	r3, [r7, #48]	; 0x30
20002b82:	2b00      	cmp	r3, #0
20002b84:	d0f2      	beq.n	20002b6c <MSS_SPI_transfer_block+0xf4>
    {
        rx_raw = this_spi->hw_reg->RX_DATA;
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
    }
    
    tx_idx = 0u;
20002b86:	f04f 0300 	mov.w	r3, #0
20002b8a:	83bb      	strh	r3, [r7, #28]
    rx_idx = 0u;
20002b8c:	f04f 0300 	mov.w	r3, #0
20002b90:	83fb      	strh	r3, [r7, #30]
    if(tx_idx < cmd_byte_size)
20002b92:	8bba      	ldrh	r2, [r7, #28]
20002b94:	88fb      	ldrh	r3, [r7, #6]
20002b96:	429a      	cmp	r2, r3
20002b98:	d20f      	bcs.n	20002bba <MSS_SPI_transfer_block+0x142>
    {
        this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
20002b9a:	68fb      	ldr	r3, [r7, #12]
20002b9c:	681b      	ldr	r3, [r3, #0]
20002b9e:	8bb9      	ldrh	r1, [r7, #28]
20002ba0:	68ba      	ldr	r2, [r7, #8]
20002ba2:	440a      	add	r2, r1
20002ba4:	7812      	ldrb	r2, [r2, #0]
20002ba6:	615a      	str	r2, [r3, #20]
        ++tx_idx;
20002ba8:	8bbb      	ldrh	r3, [r7, #28]
20002baa:	f103 0301 	add.w	r3, r3, #1
20002bae:	83bb      	strh	r3, [r7, #28]
        ++transit;
20002bb0:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
20002bb2:	f103 0301 	add.w	r3, r3, #1
20002bb6:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
20002bb8:	e06a      	b.n	20002c90 <MSS_SPI_transfer_block+0x218>
        ++tx_idx;
        ++transit;
    }
    else
    {
        if(tx_idx < transfer_size)
20002bba:	8bba      	ldrh	r2, [r7, #28]
20002bbc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
20002bbe:	429a      	cmp	r2, r3
20002bc0:	d266      	bcs.n	20002c90 <MSS_SPI_transfer_block+0x218>
        {
            this_spi->hw_reg->TX_DATA = 0x00u;
20002bc2:	68fb      	ldr	r3, [r7, #12]
20002bc4:	681b      	ldr	r3, [r3, #0]
20002bc6:	f04f 0200 	mov.w	r2, #0
20002bca:	615a      	str	r2, [r3, #20]
            ++tx_idx;
20002bcc:	8bbb      	ldrh	r3, [r7, #28]
20002bce:	f103 0301 	add.w	r3, r3, #1
20002bd2:	83bb      	strh	r3, [r7, #28]
            ++transit;
20002bd4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
20002bd6:	f103 0301 	add.w	r3, r3, #1
20002bda:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
20002bdc:	e058      	b.n	20002c90 <MSS_SPI_transfer_block+0x218>
    {
        rx_fifo_empty = this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK;
20002bde:	68fb      	ldr	r3, [r7, #12]
20002be0:	681b      	ldr	r3, [r3, #0]
20002be2:	689b      	ldr	r3, [r3, #8]
20002be4:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002be8:	633b      	str	r3, [r7, #48]	; 0x30
        if(0u == rx_fifo_empty)
20002bea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
20002bec:	2b00      	cmp	r3, #0
20002bee:	d11e      	bne.n	20002c2e <MSS_SPI_transfer_block+0x1b6>
        {
            /* Process received byte. */
            rx_raw = this_spi->hw_reg->RX_DATA;
20002bf0:	68fb      	ldr	r3, [r7, #12]
20002bf2:	681b      	ldr	r3, [r3, #0]
20002bf4:	691b      	ldr	r3, [r3, #16]
20002bf6:	617b      	str	r3, [r7, #20]
            if(transfer_idx >= cmd_byte_size)
20002bf8:	8b7a      	ldrh	r2, [r7, #26]
20002bfa:	88fb      	ldrh	r3, [r7, #6]
20002bfc:	429a      	cmp	r2, r3
20002bfe:	d30e      	bcc.n	20002c1e <MSS_SPI_transfer_block+0x1a6>
            {
                if(rx_idx < rd_byte_size)
20002c00:	8bfa      	ldrh	r2, [r7, #30]
20002c02:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
20002c06:	429a      	cmp	r2, r3
20002c08:	d205      	bcs.n	20002c16 <MSS_SPI_transfer_block+0x19e>
                {
                    rd_buffer[rx_idx] = (uint8_t)rx_raw;   
20002c0a:	8bfa      	ldrh	r2, [r7, #30]
20002c0c:	683b      	ldr	r3, [r7, #0]
20002c0e:	4413      	add	r3, r2
20002c10:	697a      	ldr	r2, [r7, #20]
20002c12:	b2d2      	uxtb	r2, r2
20002c14:	701a      	strb	r2, [r3, #0]
                }
                ++rx_idx;
20002c16:	8bfb      	ldrh	r3, [r7, #30]
20002c18:	f103 0301 	add.w	r3, r3, #1
20002c1c:	83fb      	strh	r3, [r7, #30]
            }
            ++transfer_idx;
20002c1e:	8b7b      	ldrh	r3, [r7, #26]
20002c20:	f103 0301 	add.w	r3, r3, #1
20002c24:	837b      	strh	r3, [r7, #26]
            --transit;
20002c26:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
20002c28:	f103 33ff 	add.w	r3, r3, #4294967295
20002c2c:	84fb      	strh	r3, [r7, #38]	; 0x26
        }

        tx_fifo_full = this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK;
20002c2e:	68fb      	ldr	r3, [r7, #12]
20002c30:	681b      	ldr	r3, [r3, #0]
20002c32:	689b      	ldr	r3, [r3, #8]
20002c34:	f403 7380 	and.w	r3, r3, #256	; 0x100
20002c38:	62bb      	str	r3, [r7, #40]	; 0x28
        if(0u == tx_fifo_full)
20002c3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
20002c3c:	2b00      	cmp	r3, #0
20002c3e:	d127      	bne.n	20002c90 <MSS_SPI_transfer_block+0x218>
        {
            if(transit < RX_FIFO_SIZE)
20002c40:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
20002c42:	2b03      	cmp	r3, #3
20002c44:	d824      	bhi.n	20002c90 <MSS_SPI_transfer_block+0x218>
            {
                /* Send another byte. */
                if(tx_idx < cmd_byte_size)
20002c46:	8bba      	ldrh	r2, [r7, #28]
20002c48:	88fb      	ldrh	r3, [r7, #6]
20002c4a:	429a      	cmp	r2, r3
20002c4c:	d20f      	bcs.n	20002c6e <MSS_SPI_transfer_block+0x1f6>
                {
                    this_spi->hw_reg->TX_DATA = cmd_buffer[tx_idx];
20002c4e:	68fb      	ldr	r3, [r7, #12]
20002c50:	681b      	ldr	r3, [r3, #0]
20002c52:	8bb9      	ldrh	r1, [r7, #28]
20002c54:	68ba      	ldr	r2, [r7, #8]
20002c56:	440a      	add	r2, r1
20002c58:	7812      	ldrb	r2, [r2, #0]
20002c5a:	615a      	str	r2, [r3, #20]
                    ++tx_idx;
20002c5c:	8bbb      	ldrh	r3, [r7, #28]
20002c5e:	f103 0301 	add.w	r3, r3, #1
20002c62:	83bb      	strh	r3, [r7, #28]
                    ++transit;
20002c64:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
20002c66:	f103 0301 	add.w	r3, r3, #1
20002c6a:	84fb      	strh	r3, [r7, #38]	; 0x26
20002c6c:	e010      	b.n	20002c90 <MSS_SPI_transfer_block+0x218>
                }
                else
                {
                    if(tx_idx < transfer_size)
20002c6e:	8bba      	ldrh	r2, [r7, #28]
20002c70:	8efb      	ldrh	r3, [r7, #54]	; 0x36
20002c72:	429a      	cmp	r2, r3
20002c74:	d20c      	bcs.n	20002c90 <MSS_SPI_transfer_block+0x218>
                    {
                        this_spi->hw_reg->TX_DATA = 0x00u;
20002c76:	68fb      	ldr	r3, [r7, #12]
20002c78:	681b      	ldr	r3, [r3, #0]
20002c7a:	f04f 0200 	mov.w	r2, #0
20002c7e:	615a      	str	r2, [r3, #20]
                        ++tx_idx;
20002c80:	8bbb      	ldrh	r3, [r7, #28]
20002c82:	f103 0301 	add.w	r3, r3, #1
20002c86:	83bb      	strh	r3, [r7, #28]
                        ++transit;
20002c88:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
20002c8a:	f103 0301 	add.w	r3, r3, #1
20002c8e:	84fb      	strh	r3, [r7, #38]	; 0x26
        }
    }
    /* Perform the remainder of the transfer by sending a byte every time a byte
     * has been received. This should ensure that no Rx overflow can happen in
     * case of an interrupt occurs during this function. */
    while(transfer_idx < transfer_size)
20002c90:	8b7a      	ldrh	r2, [r7, #26]
20002c92:	8efb      	ldrh	r3, [r7, #54]	; 0x36
20002c94:	429a      	cmp	r2, r3
20002c96:	d3a2      	bcc.n	20002bde <MSS_SPI_transfer_block+0x166>
                    }
                }
            }
        }
    }
}
20002c98:	f107 0738 	add.w	r7, r7, #56	; 0x38
20002c9c:	46bd      	mov	sp, r7
20002c9e:	bd80      	pop	{r7, pc}

20002ca0 <fill_slave_tx_fifo>:
 */
static void fill_slave_tx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20002ca0:	b480      	push	{r7}
20002ca2:	b085      	sub	sp, #20
20002ca4:	af00      	add	r7, sp, #0
20002ca6:	6078      	str	r0, [r7, #4]
    uint32_t guard = 0u;
20002ca8:	f04f 0300 	mov.w	r3, #0
20002cac:	60fb      	str	r3, [r7, #12]

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002cae:	e00e      	b.n	20002cce <fill_slave_tx_fifo+0x2e>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
    {
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
20002cb0:	687b      	ldr	r3, [r7, #4]
20002cb2:	681b      	ldr	r3, [r3, #0]
20002cb4:	687a      	ldr	r2, [r7, #4]
20002cb6:	6891      	ldr	r1, [r2, #8]
20002cb8:	687a      	ldr	r2, [r7, #4]
20002cba:	6912      	ldr	r2, [r2, #16]
20002cbc:	440a      	add	r2, r1
20002cbe:	7812      	ldrb	r2, [r2, #0]
20002cc0:	615a      	str	r2, [r3, #20]
        ++this_spi->slave_tx_idx;
20002cc2:	687b      	ldr	r3, [r7, #4]
20002cc4:	691b      	ldr	r3, [r3, #16]
20002cc6:	f103 0201 	add.w	r2, r3, #1
20002cca:	687b      	ldr	r3, [r7, #4]
20002ccc:	611a      	str	r2, [r3, #16]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002cce:	687b      	ldr	r3, [r7, #4]
20002cd0:	681b      	ldr	r3, [r3, #0]
20002cd2:	689b      	ldr	r3, [r3, #8]
20002cd4:	f403 7380 	and.w	r3, r3, #256	; 0x100
20002cd8:	2b00      	cmp	r3, #0
20002cda:	d105      	bne.n	20002ce8 <fill_slave_tx_fifo+0x48>
          (this_spi->slave_tx_idx < this_spi->slave_tx_size))
20002cdc:	687b      	ldr	r3, [r7, #4]
20002cde:	691a      	ldr	r2, [r3, #16]
20002ce0:	687b      	ldr	r3, [r7, #4]
20002ce2:	68db      	ldr	r3, [r3, #12]
    mss_spi_instance_t * this_spi
)
{
    uint32_t guard = 0u;

    while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002ce4:	429a      	cmp	r2, r3
20002ce6:	d3e3      	bcc.n	20002cb0 <fill_slave_tx_fifo+0x10>
        /* Sending from primary slave transmit buffer */
        this_spi->hw_reg->TX_DATA = this_spi->slave_tx_buffer[this_spi->slave_tx_idx];
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
20002ce8:	687b      	ldr	r3, [r7, #4]
20002cea:	691a      	ldr	r2, [r3, #16]
20002cec:	687b      	ldr	r3, [r7, #4]
20002cee:	68db      	ldr	r3, [r3, #12]
20002cf0:	429a      	cmp	r2, r3
20002cf2:	d31c      	bcc.n	20002d2e <fill_slave_tx_fifo+0x8e>
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002cf4:	e00e      	b.n	20002d14 <fill_slave_tx_fifo+0x74>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
        {
            /* Sending from command response buffer */
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
20002cf6:	687b      	ldr	r3, [r7, #4]
20002cf8:	681b      	ldr	r3, [r3, #0]
20002cfa:	687a      	ldr	r2, [r7, #4]
20002cfc:	6951      	ldr	r1, [r2, #20]
20002cfe:	687a      	ldr	r2, [r7, #4]
20002d00:	69d2      	ldr	r2, [r2, #28]
20002d02:	440a      	add	r2, r1
20002d04:	7812      	ldrb	r2, [r2, #0]
20002d06:	615a      	str	r2, [r3, #20]
            ++this_spi->resp_buff_tx_idx;
20002d08:	687b      	ldr	r3, [r7, #4]
20002d0a:	69db      	ldr	r3, [r3, #28]
20002d0c:	f103 0201 	add.w	r2, r3, #1
20002d10:	687b      	ldr	r3, [r7, #4]
20002d12:	61da      	str	r2, [r3, #28]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002d14:	687b      	ldr	r3, [r7, #4]
20002d16:	681b      	ldr	r3, [r3, #0]
20002d18:	689b      	ldr	r3, [r3, #8]
20002d1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
20002d1e:	2b00      	cmp	r3, #0
20002d20:	d105      	bne.n	20002d2e <fill_slave_tx_fifo+0x8e>
              (this_spi->resp_buff_tx_idx < this_spi->resp_buff_size))
20002d22:	687b      	ldr	r3, [r7, #4]
20002d24:	69da      	ldr	r2, [r3, #28]
20002d26:	687b      	ldr	r3, [r7, #4]
20002d28:	699b      	ldr	r3, [r3, #24]
        ++this_spi->slave_tx_idx;
    }

    if(this_spi->slave_tx_idx >= this_spi->slave_tx_size)
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002d2a:	429a      	cmp	r2, r3
20002d2c:	d3e3      	bcc.n	20002cf6 <fill_slave_tx_fifo+0x56>
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
20002d2e:	687b      	ldr	r3, [r7, #4]
20002d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20002d32:	2b00      	cmp	r3, #0
20002d34:	d01f      	beq.n	20002d76 <fill_slave_tx_fifo+0xd6>
20002d36:	687b      	ldr	r3, [r7, #4]
20002d38:	691a      	ldr	r2, [r3, #16]
20002d3a:	687b      	ldr	r3, [r7, #4]
20002d3c:	68db      	ldr	r3, [r3, #12]
20002d3e:	429a      	cmp	r2, r3
20002d40:	d319      	bcc.n	20002d76 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
20002d42:	687b      	ldr	r3, [r7, #4]
20002d44:	69da      	ldr	r2, [r3, #28]
20002d46:	687b      	ldr	r3, [r7, #4]
20002d48:	699b      	ldr	r3, [r3, #24]
            this_spi->hw_reg->TX_DATA = this_spi->resp_tx_buffer[this_spi->resp_buff_tx_idx];
            ++this_spi->resp_buff_tx_idx;
        }
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
20002d4a:	429a      	cmp	r2, r3
20002d4c:	d313      	bcc.n	20002d76 <fill_slave_tx_fifo+0xd6>
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002d4e:	e008      	b.n	20002d62 <fill_slave_tx_fifo+0xc2>
              (guard < BIG_FIFO_SIZE))
        {
            /* Nothing left so pad with 0s for consistency */
            this_spi->hw_reg->TX_DATA = 0x00u;
20002d50:	687b      	ldr	r3, [r7, #4]
20002d52:	681b      	ldr	r3, [r3, #0]
20002d54:	f04f 0200 	mov.w	r2, #0
20002d58:	615a      	str	r2, [r3, #20]
             * We use the guard count to cover the unlikely event that we are
             * never seeing the TX FIFO full because the data is being pulled
             * out as fast as we can stuff it in. In this event we never spend
             * more than a full FIFOs worth of time spinning here.
             */
            guard++;
20002d5a:	68fb      	ldr	r3, [r7, #12]
20002d5c:	f103 0301 	add.w	r3, r3, #1
20002d60:	60fb      	str	r3, [r7, #12]
    }

    if((0u != this_spi->cmd_done) && (this_spi->slave_tx_idx >= this_spi->slave_tx_size) &&
       (this_spi->resp_buff_tx_idx >= this_spi->resp_buff_size))
    {
        while((0u == (this_spi->hw_reg->STATUS & TX_FIFO_FULL_MASK)) &&
20002d62:	687b      	ldr	r3, [r7, #4]
20002d64:	681b      	ldr	r3, [r3, #0]
20002d66:	689b      	ldr	r3, [r3, #8]
20002d68:	f403 7380 	and.w	r3, r3, #256	; 0x100
20002d6c:	2b00      	cmp	r3, #0
20002d6e:	d102      	bne.n	20002d76 <fill_slave_tx_fifo+0xd6>
20002d70:	68fb      	ldr	r3, [r7, #12]
20002d72:	2b1f      	cmp	r3, #31
20002d74:	d9ec      	bls.n	20002d50 <fill_slave_tx_fifo+0xb0>
             */
            guard++;
        }
    }

}
20002d76:	f107 0714 	add.w	r7, r7, #20
20002d7a:	46bd      	mov	sp, r7
20002d7c:	bc80      	pop	{r7}
20002d7e:	4770      	bx	lr

20002d80 <read_slave_rx_fifo>:
 */
static void read_slave_rx_fifo
(
    mss_spi_instance_t * this_spi
)
{
20002d80:	b580      	push	{r7, lr}
20002d82:	b084      	sub	sp, #16
20002d84:	af00      	add	r7, sp, #0
20002d86:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20002d88:	687b      	ldr	r3, [r7, #4]
20002d8a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002d8e:	2b02      	cmp	r3, #2
20002d90:	d115      	bne.n	20002dbe <read_slave_rx_fifo+0x3e>
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002d92:	e00c      	b.n	20002dae <read_slave_rx_fifo+0x2e>
        {
            /* Single frame handling mode. */
            rx_frame = this_spi->hw_reg->RX_DATA;
20002d94:	687b      	ldr	r3, [r7, #4]
20002d96:	681b      	ldr	r3, [r3, #0]
20002d98:	691b      	ldr	r3, [r3, #16]
20002d9a:	60fb      	str	r3, [r7, #12]
            if(0u != this_spi->frame_rx_handler)
20002d9c:	687b      	ldr	r3, [r7, #4]
20002d9e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20002da0:	2b00      	cmp	r3, #0
20002da2:	d004      	beq.n	20002dae <read_slave_rx_fifo+0x2e>
            {
                this_spi->frame_rx_handler( rx_frame );
20002da4:	687b      	ldr	r3, [r7, #4]
20002da6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20002da8:	68fa      	ldr	r2, [r7, #12]
20002daa:	4610      	mov	r0, r2
20002dac:	4798      	blx	r3
{
    volatile uint32_t rx_frame;
    
    if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
    {
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002dae:	687b      	ldr	r3, [r7, #4]
20002db0:	681b      	ldr	r3, [r3, #0]
20002db2:	689b      	ldr	r3, [r3, #8]
20002db4:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002db8:	2b00      	cmp	r3, #0
20002dba:	d0eb      	beq.n	20002d94 <read_slave_rx_fifo+0x14>
20002dbc:	e032      	b.n	20002e24 <read_slave_rx_fifo+0xa4>
            {
                this_spi->frame_rx_handler( rx_frame );
            }
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20002dbe:	687b      	ldr	r3, [r7, #4]
20002dc0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002dc4:	2b01      	cmp	r3, #1
20002dc6:	d125      	bne.n	20002e14 <read_slave_rx_fifo+0x94>
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20002dc8:	e017      	b.n	20002dfa <read_slave_rx_fifo+0x7a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
20002dca:	687b      	ldr	r3, [r7, #4]
20002dcc:	681b      	ldr	r3, [r3, #0]
20002dce:	691b      	ldr	r3, [r3, #16]
20002dd0:	60fb      	str	r3, [r7, #12]
            if(this_spi->slave_rx_idx < this_spi->slave_rx_size)
20002dd2:	687b      	ldr	r3, [r7, #4]
20002dd4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002dd6:	687b      	ldr	r3, [r7, #4]
20002dd8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20002dda:	429a      	cmp	r2, r3
20002ddc:	d207      	bcs.n	20002dee <read_slave_rx_fifo+0x6e>
            {
                this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20002dde:	687b      	ldr	r3, [r7, #4]
20002de0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20002de2:	687b      	ldr	r3, [r7, #4]
20002de4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002de6:	4413      	add	r3, r2
20002de8:	68fa      	ldr	r2, [r7, #12]
20002dea:	b2d2      	uxtb	r2, r2
20002dec:	701a      	strb	r2, [r3, #0]
            }

            ++this_spi->slave_rx_idx;
20002dee:	687b      	ldr	r3, [r7, #4]
20002df0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002df2:	f103 0201 	add.w	r2, r3, #1
20002df6:	687b      	ldr	r3, [r7, #4]
20002df8:	631a      	str	r2, [r3, #48]	; 0x30
        }
    }
    else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
    {
        /* Block handling mode. */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20002dfa:	687b      	ldr	r3, [r7, #4]
20002dfc:	681b      	ldr	r3, [r3, #0]
20002dfe:	689b      	ldr	r3, [r3, #8]
20002e00:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002e04:	2b00      	cmp	r3, #0
20002e06:	d0e0      	beq.n	20002dca <read_slave_rx_fifo+0x4a>
20002e08:	e00c      	b.n	20002e24 <read_slave_rx_fifo+0xa4>
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
20002e0a:	687b      	ldr	r3, [r7, #4]
20002e0c:	681b      	ldr	r3, [r3, #0]
20002e0e:	691b      	ldr	r3, [r3, #16]
20002e10:	60fb      	str	r3, [r7, #12]
20002e12:	e000      	b.n	20002e16 <read_slave_rx_fifo+0x96>
        }
    }
    else
    {
        /* Should not happen... Just purge FIFO */
        while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002e14:	bf00      	nop
20002e16:	687b      	ldr	r3, [r7, #4]
20002e18:	681b      	ldr	r3, [r3, #0]
20002e1a:	689b      	ldr	r3, [r3, #8]
20002e1c:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002e20:	2b00      	cmp	r3, #0
20002e22:	d0f2      	beq.n	20002e0a <read_slave_rx_fifo+0x8a>
        {
            rx_frame = this_spi->hw_reg->RX_DATA;
        }
    }
}
20002e24:	f107 0710 	add.w	r7, r7, #16
20002e28:	46bd      	mov	sp, r7
20002e2a:	bd80      	pop	{r7, pc}

20002e2c <mss_spi_isr>:
 */
static void mss_spi_isr
(
    mss_spi_instance_t * this_spi
)
{    
20002e2c:	b580      	push	{r7, lr}
20002e2e:	b086      	sub	sp, #24
20002e30:	af00      	add	r7, sp, #0
20002e32:	6078      	str	r0, [r7, #4]
    volatile uint32_t rx_frame;
    __I  uint32_t *this_mis = &this_spi->hw_reg->MIS;
20002e34:	687b      	ldr	r3, [r7, #4]
20002e36:	681b      	ldr	r3, [r3, #0]
20002e38:	f103 0320 	add.w	r3, r3, #32
20002e3c:	613b      	str	r3, [r7, #16]

    ASSERT((this_spi == &g_mss_spi0) || (this_spi == &g_mss_spi1));
20002e3e:	687a      	ldr	r2, [r7, #4]
20002e40:	f64a 53c8 	movw	r3, #44488	; 0xadc8
20002e44:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e48:	429a      	cmp	r2, r3
20002e4a:	d007      	beq.n	20002e5c <mss_spi_isr+0x30>
20002e4c:	687a      	ldr	r2, [r7, #4]
20002e4e:	f64a 5344 	movw	r3, #44356	; 0xad44
20002e52:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002e56:	429a      	cmp	r2, r3
20002e58:	d000      	beq.n	20002e5c <mss_spi_isr+0x30>
20002e5a:	be00      	bkpt	0x0000
  
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
20002e5c:	693b      	ldr	r3, [r7, #16]
20002e5e:	681b      	ldr	r3, [r3, #0]
20002e60:	f003 0302 	and.w	r3, r3, #2
20002e64:	2b00      	cmp	r3, #0
20002e66:	d052      	beq.n	20002f0e <mss_spi_isr+0xe2>
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
20002e68:	687b      	ldr	r3, [r7, #4]
20002e6a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002e6e:	2b02      	cmp	r3, #2
20002e70:	d115      	bne.n	20002e9e <mss_spi_isr+0x72>
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002e72:	e00c      	b.n	20002e8e <mss_spi_isr+0x62>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
20002e74:	687b      	ldr	r3, [r7, #4]
20002e76:	681b      	ldr	r3, [r3, #0]
20002e78:	691b      	ldr	r3, [r3, #16]
20002e7a:	60fb      	str	r3, [r7, #12]
                if(0u != this_spi->frame_rx_handler)
20002e7c:	687b      	ldr	r3, [r7, #4]
20002e7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20002e80:	2b00      	cmp	r3, #0
20002e82:	d004      	beq.n	20002e8e <mss_spi_isr+0x62>
                {
                    this_spi->frame_rx_handler( rx_frame );
20002e84:	687b      	ldr	r3, [r7, #4]
20002e86:	6f5b      	ldr	r3, [r3, #116]	; 0x74
20002e88:	68fa      	ldr	r2, [r7, #12]
20002e8a:	4610      	mov	r0, r2
20002e8c:	4798      	blx	r3
    if(0u != (*this_mis & RXDONE_IRQ_MASK))
    {
        if(MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode)
        {
            /* Single frame handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002e8e:	687b      	ldr	r3, [r7, #4]
20002e90:	681b      	ldr	r3, [r3, #0]
20002e92:	689b      	ldr	r3, [r3, #8]
20002e94:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002e98:	2b00      	cmp	r3, #0
20002e9a:	d0eb      	beq.n	20002e74 <mss_spi_isr+0x48>
20002e9c:	e032      	b.n	20002f04 <mss_spi_isr+0xd8>
                {
                    this_spi->frame_rx_handler( rx_frame );
                }
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
20002e9e:	687b      	ldr	r3, [r7, #4]
20002ea0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002ea4:	2b01      	cmp	r3, #1
20002ea6:	d125      	bne.n	20002ef4 <mss_spi_isr+0xc8>
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20002ea8:	e017      	b.n	20002eda <mss_spi_isr+0xae>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;                /* Read from FIFO irrespective */
20002eaa:	687b      	ldr	r3, [r7, #4]
20002eac:	681b      	ldr	r3, [r3, #0]
20002eae:	691b      	ldr	r3, [r3, #16]
20002eb0:	60fb      	str	r3, [r7, #12]
                if(this_spi->slave_rx_idx < this_spi->slave_rx_size) /* Write to array if required */
20002eb2:	687b      	ldr	r3, [r7, #4]
20002eb4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
20002eb6:	687b      	ldr	r3, [r7, #4]
20002eb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
20002eba:	429a      	cmp	r2, r3
20002ebc:	d207      	bcs.n	20002ece <mss_spi_isr+0xa2>
                {
                    this_spi->slave_rx_buffer[this_spi->slave_rx_idx] = (uint8_t)rx_frame;
20002ebe:	687b      	ldr	r3, [r7, #4]
20002ec0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
20002ec2:	687b      	ldr	r3, [r7, #4]
20002ec4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002ec6:	4413      	add	r3, r2
20002ec8:	68fa      	ldr	r2, [r7, #12]
20002eca:	b2d2      	uxtb	r2, r2
20002ecc:	701a      	strb	r2, [r3, #0]
                }

                ++this_spi->slave_rx_idx;            
20002ece:	687b      	ldr	r3, [r7, #4]
20002ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20002ed2:	f103 0201 	add.w	r2, r3, #1
20002ed6:	687b      	ldr	r3, [r7, #4]
20002ed8:	631a      	str	r2, [r3, #48]	; 0x30
            }
        }
        else if(MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode)
        {
            /* Block handling mode. */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK)) /* Something needs to be read from FIFO */
20002eda:	687b      	ldr	r3, [r7, #4]
20002edc:	681b      	ldr	r3, [r3, #0]
20002ede:	689b      	ldr	r3, [r3, #8]
20002ee0:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002ee4:	2b00      	cmp	r3, #0
20002ee6:	d0e0      	beq.n	20002eaa <mss_spi_isr+0x7e>
20002ee8:	e00c      	b.n	20002f04 <mss_spi_isr+0xd8>
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
20002eea:	687b      	ldr	r3, [r7, #4]
20002eec:	681b      	ldr	r3, [r3, #0]
20002eee:	691b      	ldr	r3, [r3, #16]
20002ef0:	60fb      	str	r3, [r7, #12]
20002ef2:	e000      	b.n	20002ef6 <mss_spi_isr+0xca>
            }
        }
        else
        {
            /* No slave handling in place so just purge FIFO */
            while(0u == (this_spi->hw_reg->STATUS & RX_FIFO_EMPTY_MASK))
20002ef4:	bf00      	nop
20002ef6:	687b      	ldr	r3, [r7, #4]
20002ef8:	681b      	ldr	r3, [r3, #0]
20002efa:	689b      	ldr	r3, [r3, #8]
20002efc:	f003 0340 	and.w	r3, r3, #64	; 0x40
20002f00:	2b00      	cmp	r3, #0
20002f02:	d0f2      	beq.n	20002eea <mss_spi_isr+0xbe>
            {
                rx_frame = this_spi->hw_reg->RX_DATA;
            }
        }

        this_spi->hw_reg->INT_CLEAR = RXDONE_IRQ_MASK;
20002f04:	687b      	ldr	r3, [r7, #4]
20002f06:	681b      	ldr	r3, [r3, #0]
20002f08:	f04f 0202 	mov.w	r2, #2
20002f0c:	60da      	str	r2, [r3, #12]
    }

   /* Handle transmit. */
    if(0u != (*this_mis & TXDONE_IRQ_MASK))
20002f0e:	693b      	ldr	r3, [r7, #16]
20002f10:	681b      	ldr	r3, [r3, #0]
20002f12:	f003 0301 	and.w	r3, r3, #1
20002f16:	b2db      	uxtb	r3, r3
20002f18:	2b00      	cmp	r3, #0
20002f1a:	d012      	beq.n	20002f42 <mss_spi_isr+0x116>
    {
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20002f1c:	687b      	ldr	r3, [r7, #4]
20002f1e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002f22:	2b02      	cmp	r3, #2
20002f24:	d105      	bne.n	20002f32 <mss_spi_isr+0x106>
        {
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20002f26:	687b      	ldr	r3, [r7, #4]
20002f28:	681b      	ldr	r3, [r3, #0]
20002f2a:	687a      	ldr	r2, [r7, #4]
20002f2c:	6f92      	ldr	r2, [r2, #120]	; 0x78
20002f2e:	615a      	str	r2, [r3, #20]
20002f30:	e002      	b.n	20002f38 <mss_spi_isr+0x10c>
        }
        else /* Must be block mode so load FIFO to the max */
        {
            fill_slave_tx_fifo(this_spi);
20002f32:	6878      	ldr	r0, [r7, #4]
20002f34:	f7ff feb4 	bl	20002ca0 <fill_slave_tx_fifo>
        }

        this_spi->hw_reg->INT_CLEAR = TXDONE_IRQ_MASK;
20002f38:	687b      	ldr	r3, [r7, #4]
20002f3a:	681b      	ldr	r3, [r3, #0]
20002f3c:	f04f 0201 	mov.w	r2, #1
20002f40:	60da      	str	r2, [r3, #12]
    }
    
    /* Handle command interrupt. */
    if(0u != (*this_mis & CMD_IRQ_MASK))
20002f42:	693b      	ldr	r3, [r7, #16]
20002f44:	681b      	ldr	r3, [r3, #0]
20002f46:	f003 0310 	and.w	r3, r3, #16
20002f4a:	2b00      	cmp	r3, #0
20002f4c:	d023      	beq.n	20002f96 <mss_spi_isr+0x16a>
    {
        read_slave_rx_fifo(this_spi);
20002f4e:	6878      	ldr	r0, [r7, #4]
20002f50:	f7ff ff16 	bl	20002d80 <read_slave_rx_fifo>
        
        /*
         * Call the command handler if one exists.
         */
        if(0u != this_spi->cmd_handler)
20002f54:	687b      	ldr	r3, [r7, #4]
20002f56:	6a1b      	ldr	r3, [r3, #32]
20002f58:	2b00      	cmp	r3, #0
20002f5a:	d00b      	beq.n	20002f74 <mss_spi_isr+0x148>
        {
            (*this_spi->cmd_handler)(this_spi->slave_rx_buffer, this_spi->slave_rx_idx);
20002f5c:	687b      	ldr	r3, [r7, #4]
20002f5e:	6a1b      	ldr	r3, [r3, #32]
20002f60:	687a      	ldr	r2, [r7, #4]
20002f62:	6a91      	ldr	r1, [r2, #40]	; 0x28
20002f64:	687a      	ldr	r2, [r7, #4]
20002f66:	6b12      	ldr	r2, [r2, #48]	; 0x30
20002f68:	4608      	mov	r0, r1
20002f6a:	4611      	mov	r1, r2
20002f6c:	4798      	blx	r3
            fill_slave_tx_fifo(this_spi);
20002f6e:	6878      	ldr	r0, [r7, #4]
20002f70:	f7ff fe96 	bl	20002ca0 <fill_slave_tx_fifo>
        }
        /* Set cmd_done to indicate it is now safe to 0 fill TX FIFO */
        this_spi->cmd_done = 1u;
20002f74:	687b      	ldr	r3, [r7, #4]
20002f76:	f04f 0201 	mov.w	r2, #1
20002f7a:	625a      	str	r2, [r3, #36]	; 0x24
        /* Disable command interrupt until slave select becomes de-asserted to avoid retriggering. */
        this_spi->hw_reg->CONTROL2 &= ~(uint32_t)C2_ENABLE_CMD_IRQ_MASK;
20002f7c:	687b      	ldr	r3, [r7, #4]
20002f7e:	681b      	ldr	r3, [r3, #0]
20002f80:	687a      	ldr	r2, [r7, #4]
20002f82:	6812      	ldr	r2, [r2, #0]
20002f84:	6a92      	ldr	r2, [r2, #40]	; 0x28
20002f86:	f022 0210 	bic.w	r2, r2, #16
20002f8a:	629a      	str	r2, [r3, #40]	; 0x28
        this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20002f8c:	687b      	ldr	r3, [r7, #4]
20002f8e:	681b      	ldr	r3, [r3, #0]
20002f90:	f04f 0210 	mov.w	r2, #16
20002f94:	60da      	str	r2, [r3, #12]
    }

    if(0u != (*this_mis & RXOVFLOW_IRQ_MASK))
20002f96:	693b      	ldr	r3, [r7, #16]
20002f98:	681b      	ldr	r3, [r3, #0]
20002f9a:	f003 0304 	and.w	r3, r3, #4
20002f9e:	2b00      	cmp	r3, #0
20002fa0:	d00f      	beq.n	20002fc2 <mss_spi_isr+0x196>
    {
        /*
         * Receive overflow, not a lot we can do for this. Reset the receive
         *  FIFO, clear the interrupt and hope it doesn't happen again...
         */
        this_spi->hw_reg->COMMAND |= RX_FIFO_RESET_MASK;
20002fa2:	687b      	ldr	r3, [r7, #4]
20002fa4:	681b      	ldr	r3, [r3, #0]
20002fa6:	687a      	ldr	r2, [r7, #4]
20002fa8:	6812      	ldr	r2, [r2, #0]
20002faa:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002fac:	f042 0204 	orr.w	r2, r2, #4
20002fb0:	62da      	str	r2, [r3, #44]	; 0x2c
        recover_from_rx_overflow(this_spi);
20002fb2:	6878      	ldr	r0, [r7, #4]
20002fb4:	f7ff fb54 	bl	20002660 <recover_from_rx_overflow>
        this_spi->hw_reg->INT_CLEAR = RXOVFLOW_IRQ_MASK;
20002fb8:	687b      	ldr	r3, [r7, #4]
20002fba:	681b      	ldr	r3, [r3, #0]
20002fbc:	f04f 0204 	mov.w	r2, #4
20002fc0:	60da      	str	r2, [r3, #12]
     * slave TX FIFO data setup (if there is one).
     * In block mode this will probably not be very successful as we will
     * be out of synch with the master but the reset on SSEND will hopefully
     * take care of that for the next transfer.
     */
    if(0u != (*this_mis & TXURUN_IRQ_MASK))
20002fc2:	693b      	ldr	r3, [r7, #16]
20002fc4:	681b      	ldr	r3, [r3, #0]
20002fc6:	f003 0308 	and.w	r3, r3, #8
20002fca:	2b00      	cmp	r3, #0
20002fcc:	d031      	beq.n	20003032 <mss_spi_isr+0x206>
    {
        this_spi->hw_reg->COMMAND |= TX_FIFO_RESET_MASK;
20002fce:	687b      	ldr	r3, [r7, #4]
20002fd0:	681b      	ldr	r3, [r3, #0]
20002fd2:	687a      	ldr	r2, [r7, #4]
20002fd4:	6812      	ldr	r2, [r2, #0]
20002fd6:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
20002fd8:	f042 0208 	orr.w	r2, r2, #8
20002fdc:	62da      	str	r2, [r3, #44]	; 0x2c
        if( MSS_SPI_SLAVE_XFER_FRAME == this_spi->slave_xfer_mode )
20002fde:	687b      	ldr	r3, [r7, #4]
20002fe0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20002fe4:	2b02      	cmp	r3, #2
20002fe6:	d113      	bne.n	20003010 <mss_spi_isr+0x1e4>
        {
            this_spi->hw_reg->CONTROL = (this_spi->hw_reg->CONTROL & ~TXRXDFCOUNT_MASK)
20002fe8:	687b      	ldr	r3, [r7, #4]
20002fea:	681a      	ldr	r2, [r3, #0]
20002fec:	687b      	ldr	r3, [r7, #4]
20002fee:	681b      	ldr	r3, [r3, #0]
20002ff0:	6819      	ldr	r1, [r3, #0]
20002ff2:	f240 03ff 	movw	r3, #255	; 0xff
20002ff6:	f6cf 7300 	movt	r3, #65280	; 0xff00
20002ffa:	ea01 0303 	and.w	r3, r1, r3
20002ffe:	f443 7380 	orr.w	r3, r3, #256	; 0x100
20003002:	6013      	str	r3, [r2, #0]
                                        | ((uint32_t)1u << TXRXDFCOUNT_SHIFT);
           /* Reload slave tx frame into Tx data register. */
            this_spi->hw_reg->TX_DATA = this_spi->slave_tx_frame;
20003004:	687b      	ldr	r3, [r7, #4]
20003006:	681b      	ldr	r3, [r3, #0]
20003008:	687a      	ldr	r2, [r7, #4]
2000300a:	6f92      	ldr	r2, [r2, #120]	; 0x78
2000300c:	615a      	str	r2, [r3, #20]
2000300e:	e00b      	b.n	20003028 <mss_spi_isr+0x1fc>
        }
        else if( MSS_SPI_SLAVE_XFER_BLOCK == this_spi->slave_xfer_mode )
20003010:	687b      	ldr	r3, [r7, #4]
20003012:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
20003016:	2b01      	cmp	r3, #1
20003018:	d106      	bne.n	20003028 <mss_spi_isr+0x1fc>
        {
            /* Block mode so reload FIFO to the max */
            this_spi->slave_tx_idx = 0u;
2000301a:	687b      	ldr	r3, [r7, #4]
2000301c:	f04f 0200 	mov.w	r2, #0
20003020:	611a      	str	r2, [r3, #16]
            fill_slave_tx_fifo(this_spi);
20003022:	6878      	ldr	r0, [r7, #4]
20003024:	f7ff fe3c 	bl	20002ca0 <fill_slave_tx_fifo>
        else
        {
            /* Not frame or block mode? Can't do anything here... */
        }

        this_spi->hw_reg->INT_CLEAR = TXURUN_IRQ_MASK;
20003028:	687b      	ldr	r3, [r7, #4]
2000302a:	681b      	ldr	r3, [r3, #0]
2000302c:	f04f 0208 	mov.w	r2, #8
20003030:	60da      	str	r2, [r3, #12]
    /*
     * Handle slave select becoming de-asserted. Only enables if
     * we are operating in block mode, in frame mode we do everything
     * in the receive and transmit interrupt handlers.
     */
    if(0u != (*this_mis & SSEND_IRQ_MASK))
20003032:	693b      	ldr	r3, [r7, #16]
20003034:	681b      	ldr	r3, [r3, #0]
20003036:	f003 0320 	and.w	r3, r3, #32
2000303a:	2b00      	cmp	r3, #0
2000303c:	d049      	beq.n	200030d2 <mss_spi_isr+0x2a6>
    {
        uint32_t rx_size;
        
        read_slave_rx_fifo(this_spi);
2000303e:	6878      	ldr	r0, [r7, #4]
20003040:	f7ff fe9e 	bl	20002d80 <read_slave_rx_fifo>
        rx_size = this_spi->slave_rx_idx;
20003044:	687b      	ldr	r3, [r7, #4]
20003046:	6b1b      	ldr	r3, [r3, #48]	; 0x30
20003048:	617b      	str	r3, [r7, #20]
        /*
         * Re-enable command interrupt if required and clear all the response
         * buffer state in readiness for next response. This must be done
         * before reloading the TX FIFO.
         */
        if(0u != this_spi->cmd_handler)
2000304a:	687b      	ldr	r3, [r7, #4]
2000304c:	6a1b      	ldr	r3, [r3, #32]
2000304e:	2b00      	cmp	r3, #0
20003050:	d01c      	beq.n	2000308c <mss_spi_isr+0x260>
        {
            this_spi->cmd_done = 0u;
20003052:	687b      	ldr	r3, [r7, #4]
20003054:	f04f 0200 	mov.w	r2, #0
20003058:	625a      	str	r2, [r3, #36]	; 0x24
            this_spi->resp_tx_buffer = 0u;
2000305a:	687b      	ldr	r3, [r7, #4]
2000305c:	f04f 0200 	mov.w	r2, #0
20003060:	615a      	str	r2, [r3, #20]
            this_spi->resp_buff_size = 0u;
20003062:	687b      	ldr	r3, [r7, #4]
20003064:	f04f 0200 	mov.w	r2, #0
20003068:	619a      	str	r2, [r3, #24]
            this_spi->resp_buff_tx_idx = 0u;
2000306a:	687b      	ldr	r3, [r7, #4]
2000306c:	f04f 0200 	mov.w	r2, #0
20003070:	61da      	str	r2, [r3, #28]
            this_spi->hw_reg->INT_CLEAR = CMD_IRQ_MASK;
20003072:	687b      	ldr	r3, [r7, #4]
20003074:	681b      	ldr	r3, [r3, #0]
20003076:	f04f 0210 	mov.w	r2, #16
2000307a:	60da      	str	r2, [r3, #12]
            this_spi->hw_reg->CONTROL2 |= C2_ENABLE_CMD_IRQ_MASK;
2000307c:	687b      	ldr	r3, [r7, #4]
2000307e:	681b      	ldr	r3, [r3, #0]
20003080:	687a      	ldr	r2, [r7, #4]
20003082:	6812      	ldr	r2, [r2, #0]
20003084:	6a92      	ldr	r2, [r2, #40]	; 0x28
20003086:	f042 0210 	orr.w	r2, r2, #16
2000308a:	629a      	str	r2, [r3, #40]	; 0x28
        /* 
         * Reset the transmit index to 0 to restart transmit at the start of the
         * transmit buffer in the next transaction. This also requires flushing
         * the Tx FIFO and refilling it with the start of Tx data buffer.
         */
        this_spi->slave_tx_idx = 0u;
2000308c:	687b      	ldr	r3, [r7, #4]
2000308e:	f04f 0200 	mov.w	r2, #0
20003092:	611a      	str	r2, [r3, #16]
        this_spi->hw_reg->COMMAND |= (TX_FIFO_RESET_MASK | RX_FIFO_RESET_MASK);
20003094:	687b      	ldr	r3, [r7, #4]
20003096:	681b      	ldr	r3, [r3, #0]
20003098:	687a      	ldr	r2, [r7, #4]
2000309a:	6812      	ldr	r2, [r2, #0]
2000309c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
2000309e:	f042 020c 	orr.w	r2, r2, #12
200030a2:	62da      	str	r2, [r3, #44]	; 0x2c
        fill_slave_tx_fifo(this_spi);
200030a4:	6878      	ldr	r0, [r7, #4]
200030a6:	f7ff fdfb 	bl	20002ca0 <fill_slave_tx_fifo>
        
        /* Prepare to receive next packet. */
        this_spi->slave_rx_idx = 0u;
200030aa:	687b      	ldr	r3, [r7, #4]
200030ac:	f04f 0200 	mov.w	r2, #0
200030b0:	631a      	str	r2, [r3, #48]	; 0x30
        /*
         * Call the receive handler if one exists.
         */
        if(0u != this_spi->block_rx_handler)
200030b2:	687b      	ldr	r3, [r7, #4]
200030b4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
200030b6:	2b00      	cmp	r3, #0
200030b8:	d006      	beq.n	200030c8 <mss_spi_isr+0x29c>
        {
            (*this_spi->block_rx_handler)(this_spi->slave_rx_buffer, rx_size);
200030ba:	687b      	ldr	r3, [r7, #4]
200030bc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
200030be:	687a      	ldr	r2, [r7, #4]
200030c0:	6a92      	ldr	r2, [r2, #40]	; 0x28
200030c2:	4610      	mov	r0, r2
200030c4:	6979      	ldr	r1, [r7, #20]
200030c6:	4798      	blx	r3
        }
        
        this_spi->hw_reg->INT_CLEAR = SSEND_IRQ_MASK;
200030c8:	687b      	ldr	r3, [r7, #4]
200030ca:	681b      	ldr	r3, [r3, #0]
200030cc:	f04f 0220 	mov.w	r2, #32
200030d0:	60da      	str	r2, [r3, #12]
    }
}
200030d2:	f107 0718 	add.w	r7, r7, #24
200030d6:	46bd      	mov	sp, r7
200030d8:	bd80      	pop	{r7, pc}
200030da:	bf00      	nop

200030dc <SPI0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI0_IRQHandler(void)
#else
void SPI0_IRQHandler( void )
#endif
{
200030dc:	4668      	mov	r0, sp
200030de:	f020 0107 	bic.w	r1, r0, #7
200030e2:	468d      	mov	sp, r1
200030e4:	b589      	push	{r0, r3, r7, lr}
200030e6:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi0);
200030e8:	f64a 50c8 	movw	r0, #44488	; 0xadc8
200030ec:	f2c2 0000 	movt	r0, #8192	; 0x2000
200030f0:	f7ff fe9c 	bl	20002e2c <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI0_IRQn);
200030f4:	f04f 000c 	mov.w	r0, #12
200030f8:	f7ff f9fa 	bl	200024f0 <NVIC_ClearPendingIRQ>
}
200030fc:	46bd      	mov	sp, r7
200030fe:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20003102:	4685      	mov	sp, r0
20003104:	4770      	bx	lr
20003106:	bf00      	nop

20003108 <SPI1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void SPI1_IRQHandler(void)
#else
void SPI1_IRQHandler(void)
#endif
{
20003108:	4668      	mov	r0, sp
2000310a:	f020 0107 	bic.w	r1, r0, #7
2000310e:	468d      	mov	sp, r1
20003110:	b589      	push	{r0, r3, r7, lr}
20003112:	af00      	add	r7, sp, #0
    mss_spi_isr(&g_mss_spi1);
20003114:	f64a 5044 	movw	r0, #44356	; 0xad44
20003118:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000311c:	f7ff fe86 	bl	20002e2c <mss_spi_isr>
    NVIC_ClearPendingIRQ(SPI1_IRQn);
20003120:	f04f 000d 	mov.w	r0, #13
20003124:	f7ff f9e4 	bl	200024f0 <NVIC_ClearPendingIRQ>
}
20003128:	46bd      	mov	sp, r7
2000312a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
2000312e:	4685      	mov	sp, r0
20003130:	4770      	bx	lr
20003132:	bf00      	nop

20003134 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20003134:	b480      	push	{r7}
20003136:	b083      	sub	sp, #12
20003138:	af00      	add	r7, sp, #0
2000313a:	4603      	mov	r3, r0
2000313c:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
2000313e:	f24e 1300 	movw	r3, #57600	; 0xe100
20003142:	f2ce 0300 	movt	r3, #57344	; 0xe000
20003146:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000314a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000314e:	88f9      	ldrh	r1, [r7, #6]
20003150:	f001 011f 	and.w	r1, r1, #31
20003154:	f04f 0001 	mov.w	r0, #1
20003158:	fa00 f101 	lsl.w	r1, r0, r1
2000315c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20003160:	f107 070c 	add.w	r7, r7, #12
20003164:	46bd      	mov	sp, r7
20003166:	bc80      	pop	{r7}
20003168:	4770      	bx	lr
2000316a:	bf00      	nop

2000316c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
2000316c:	b480      	push	{r7}
2000316e:	b083      	sub	sp, #12
20003170:	af00      	add	r7, sp, #0
20003172:	4603      	mov	r3, r0
20003174:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20003176:	f24e 1300 	movw	r3, #57600	; 0xe100
2000317a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000317e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20003182:	ea4f 1252 	mov.w	r2, r2, lsr #5
20003186:	88f9      	ldrh	r1, [r7, #6]
20003188:	f001 011f 	and.w	r1, r1, #31
2000318c:	f04f 0001 	mov.w	r0, #1
20003190:	fa00 f101 	lsl.w	r1, r0, r1
20003194:	f102 0260 	add.w	r2, r2, #96	; 0x60
20003198:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
2000319c:	f107 070c 	add.w	r7, r7, #12
200031a0:	46bd      	mov	sp, r7
200031a2:	bc80      	pop	{r7}
200031a4:	4770      	bx	lr
200031a6:	bf00      	nop

200031a8 <MSS_GPIO_config>:
void MSS_GPIO_config
(
    mss_gpio_id_t port_id,
    uint32_t config
)
{
200031a8:	b480      	push	{r7}
200031aa:	b085      	sub	sp, #20
200031ac:	af00      	add	r7, sp, #0
200031ae:	4603      	mov	r3, r0
200031b0:	6039      	str	r1, [r7, #0]
200031b2:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
200031b4:	79fb      	ldrb	r3, [r7, #7]
200031b6:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
200031b8:	68fb      	ldr	r3, [r7, #12]
200031ba:	2b1f      	cmp	r3, #31
200031bc:	d900      	bls.n	200031c0 <MSS_GPIO_config+0x18>
200031be:	be00      	bkpt	0x0000

    if ( gpio_idx < NB_OF_GPIO )
200031c0:	68fb      	ldr	r3, [r7, #12]
200031c2:	2b1f      	cmp	r3, #31
200031c4:	d808      	bhi.n	200031d8 <MSS_GPIO_config+0x30>
    {
        *(g_config_reg_lut[gpio_idx]) = config;
200031c6:	68fa      	ldr	r2, [r7, #12]
200031c8:	f24a 3384 	movw	r3, #41860	; 0xa384
200031cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200031d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
200031d4:	683a      	ldr	r2, [r7, #0]
200031d6:	601a      	str	r2, [r3, #0]
    }
}
200031d8:	f107 0714 	add.w	r7, r7, #20
200031dc:	46bd      	mov	sp, r7
200031de:	bc80      	pop	{r7}
200031e0:	4770      	bx	lr
200031e2:	bf00      	nop

200031e4 <MSS_GPIO_set_output>:
void MSS_GPIO_set_output
(
    mss_gpio_id_t       port_id,
    uint8_t             value
)
{
200031e4:	b480      	push	{r7}
200031e6:	b085      	sub	sp, #20
200031e8:	af00      	add	r7, sp, #0
200031ea:	4602      	mov	r2, r0
200031ec:	460b      	mov	r3, r1
200031ee:	71fa      	strb	r2, [r7, #7]
200031f0:	71bb      	strb	r3, [r7, #6]
    uint32_t gpio_idx = (uint32_t)port_id;
200031f2:	79fb      	ldrb	r3, [r7, #7]
200031f4:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
200031f6:	68fb      	ldr	r3, [r7, #12]
200031f8:	2b1f      	cmp	r3, #31
200031fa:	d900      	bls.n	200031fe <MSS_GPIO_set_output+0x1a>
200031fc:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
200031fe:	68fb      	ldr	r3, [r7, #12]
20003200:	2b1f      	cmp	r3, #31
20003202:	d809      	bhi.n	20003218 <MSS_GPIO_set_output+0x34>
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
20003204:	f240 0300 	movw	r3, #0
20003208:	f2c4 2326 	movt	r3, #16934	; 0x4226
2000320c:	68fa      	ldr	r2, [r7, #12]
2000320e:	79b9      	ldrb	r1, [r7, #6]
20003210:	f502 6288 	add.w	r2, r2, #1088	; 0x440
20003214:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
}
20003218:	f107 0714 	add.w	r7, r7, #20
2000321c:	46bd      	mov	sp, r7
2000321e:	bc80      	pop	{r7}
20003220:	4770      	bx	lr
20003222:	bf00      	nop

20003224 <MSS_GPIO_enable_irq>:
 */
void MSS_GPIO_enable_irq
(
    mss_gpio_id_t port_id
)
{
20003224:	b580      	push	{r7, lr}
20003226:	b084      	sub	sp, #16
20003228:	af00      	add	r7, sp, #0
2000322a:	4603      	mov	r3, r0
2000322c:	71fb      	strb	r3, [r7, #7]
    uint32_t cfg_value;
    uint32_t gpio_idx = (uint32_t)port_id;
2000322e:	79fb      	ldrb	r3, [r7, #7]
20003230:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20003232:	68fb      	ldr	r3, [r7, #12]
20003234:	2b1f      	cmp	r3, #31
20003236:	d900      	bls.n	2000323a <MSS_GPIO_enable_irq+0x16>
20003238:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
2000323a:	68fb      	ldr	r3, [r7, #12]
2000323c:	2b1f      	cmp	r3, #31
2000323e:	d81e      	bhi.n	2000327e <MSS_GPIO_enable_irq+0x5a>
    {
        cfg_value = *(g_config_reg_lut[gpio_idx]);
20003240:	68fa      	ldr	r2, [r7, #12]
20003242:	f24a 3384 	movw	r3, #41860	; 0xa384
20003246:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000324a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
2000324e:	681b      	ldr	r3, [r3, #0]
20003250:	60bb      	str	r3, [r7, #8]
        *(g_config_reg_lut[gpio_idx]) = (cfg_value | GPIO_INT_ENABLE_MASK);
20003252:	68fa      	ldr	r2, [r7, #12]
20003254:	f24a 3384 	movw	r3, #41860	; 0xa384
20003258:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000325c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
20003260:	68ba      	ldr	r2, [r7, #8]
20003262:	f042 0208 	orr.w	r2, r2, #8
20003266:	601a      	str	r2, [r3, #0]
        NVIC_EnableIRQ( g_gpio_irqn_lut[gpio_idx] );
20003268:	68fa      	ldr	r2, [r7, #12]
2000326a:	f24a 4304 	movw	r3, #41988	; 0xa404
2000326e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003272:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
20003276:	b21b      	sxth	r3, r3
20003278:	4618      	mov	r0, r3
2000327a:	f7ff ff5b 	bl	20003134 <NVIC_EnableIRQ>
    }
}
2000327e:	f107 0710 	add.w	r7, r7, #16
20003282:	46bd      	mov	sp, r7
20003284:	bd80      	pop	{r7, pc}
20003286:	bf00      	nop

20003288 <MSS_GPIO_clear_irq>:
 */
void MSS_GPIO_clear_irq
(
    mss_gpio_id_t port_id
)
{
20003288:	b580      	push	{r7, lr}
2000328a:	b084      	sub	sp, #16
2000328c:	af00      	add	r7, sp, #0
2000328e:	4603      	mov	r3, r0
20003290:	71fb      	strb	r3, [r7, #7]
    uint32_t gpio_idx = (uint32_t)port_id;
20003292:	79fb      	ldrb	r3, [r7, #7]
20003294:	60fb      	str	r3, [r7, #12]
    
    ASSERT( gpio_idx < NB_OF_GPIO );
20003296:	68fb      	ldr	r3, [r7, #12]
20003298:	2b1f      	cmp	r3, #31
2000329a:	d900      	bls.n	2000329e <MSS_GPIO_clear_irq+0x16>
2000329c:	be00      	bkpt	0x0000
    
    if ( gpio_idx < NB_OF_GPIO )
2000329e:	68fb      	ldr	r3, [r7, #12]
200032a0:	2b1f      	cmp	r3, #31
200032a2:	d815      	bhi.n	200032d0 <MSS_GPIO_clear_irq+0x48>
    {
        GPIO->GPIO_IRQ = ((uint32_t)1) << gpio_idx;
200032a4:	f243 0300 	movw	r3, #12288	; 0x3000
200032a8:	f2c4 0301 	movt	r3, #16385	; 0x4001
200032ac:	68fa      	ldr	r2, [r7, #12]
200032ae:	f04f 0101 	mov.w	r1, #1
200032b2:	fa01 f202 	lsl.w	r2, r1, r2
200032b6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[gpio_idx] );
200032ba:	68fa      	ldr	r2, [r7, #12]
200032bc:	f24a 4304 	movw	r3, #41988	; 0xa404
200032c0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200032c4:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
200032c8:	b21b      	sxth	r3, r3
200032ca:	4618      	mov	r0, r3
200032cc:	f7ff ff4e 	bl	2000316c <NVIC_ClearPendingIRQ>
    }
}
200032d0:	f107 0710 	add.w	r7, r7, #16
200032d4:	46bd      	mov	sp, r7
200032d6:	bd80      	pop	{r7, pc}

200032d8 <UART_init>:
    UART_instance_t * this_uart,
    addr_t base_addr,
    uint16_t baud_value,
    uint8_t line_config
)
{
200032d8:	b580      	push	{r7, lr}
200032da:	b090      	sub	sp, #64	; 0x40
200032dc:	af00      	add	r7, sp, #0
200032de:	60f8      	str	r0, [r7, #12]
200032e0:	60b9      	str	r1, [r7, #8]
200032e2:	80fa      	strh	r2, [r7, #6]
200032e4:	717b      	strb	r3, [r7, #5]
    uint8_t rx_full;
    
    HAL_ASSERT( this_uart != NULL_INSTANCE )
200032e6:	68fb      	ldr	r3, [r7, #12]
200032e8:	2b00      	cmp	r3, #0
200032ea:	d123      	bne.n	20003334 <UART_init+0x5c>
200032ec:	f24a 4344 	movw	r3, #42052	; 0xa444
200032f0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200032f4:	f107 0c14 	add.w	ip, r7, #20
200032f8:	469e      	mov	lr, r3
200032fa:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
200032fe:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20003302:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20003306:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
2000330a:	e89e 0003 	ldmia.w	lr, {r0, r1}
2000330e:	f8cc 0000 	str.w	r0, [ip]
20003312:	f10c 0c04 	add.w	ip, ip, #4
20003316:	f8ac 1000 	strh.w	r1, [ip]
2000331a:	f10c 0c02 	add.w	ip, ip, #2
2000331e:	ea4f 4311 	mov.w	r3, r1, lsr #16
20003322:	f88c 3000 	strb.w	r3, [ip]
20003326:	f107 0314 	add.w	r3, r7, #20
2000332a:	4618      	mov	r0, r3
2000332c:	f04f 0130 	mov.w	r1, #48	; 0x30
20003330:	f000 fdb2 	bl	20003e98 <HAL_assert_fail>
    HAL_ASSERT( line_config <= MAX_LINE_CONFIG )
20003334:	797b      	ldrb	r3, [r7, #5]
20003336:	2b07      	cmp	r3, #7
20003338:	d923      	bls.n	20003382 <UART_init+0xaa>
2000333a:	f24a 4344 	movw	r3, #42052	; 0xa444
2000333e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003342:	f107 0c14 	add.w	ip, r7, #20
20003346:	469e      	mov	lr, r3
20003348:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
2000334c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20003350:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20003354:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20003358:	e89e 0003 	ldmia.w	lr, {r0, r1}
2000335c:	f8cc 0000 	str.w	r0, [ip]
20003360:	f10c 0c04 	add.w	ip, ip, #4
20003364:	f8ac 1000 	strh.w	r1, [ip]
20003368:	f10c 0c02 	add.w	ip, ip, #2
2000336c:	ea4f 4311 	mov.w	r3, r1, lsr #16
20003370:	f88c 3000 	strb.w	r3, [ip]
20003374:	f107 0314 	add.w	r3, r7, #20
20003378:	4618      	mov	r0, r3
2000337a:	f04f 0131 	mov.w	r1, #49	; 0x31
2000337e:	f000 fd8b 	bl	20003e98 <HAL_assert_fail>
    HAL_ASSERT( baud_value <= MAX_BAUD_VALUE )
20003382:	88fa      	ldrh	r2, [r7, #6]
20003384:	f641 73ff 	movw	r3, #8191	; 0x1fff
20003388:	429a      	cmp	r2, r3
2000338a:	d923      	bls.n	200033d4 <UART_init+0xfc>
2000338c:	f24a 4344 	movw	r3, #42052	; 0xa444
20003390:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003394:	f107 0c14 	add.w	ip, r7, #20
20003398:	469e      	mov	lr, r3
2000339a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
2000339e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
200033a2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
200033a6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
200033aa:	e89e 0003 	ldmia.w	lr, {r0, r1}
200033ae:	f8cc 0000 	str.w	r0, [ip]
200033b2:	f10c 0c04 	add.w	ip, ip, #4
200033b6:	f8ac 1000 	strh.w	r1, [ip]
200033ba:	f10c 0c02 	add.w	ip, ip, #2
200033be:	ea4f 4311 	mov.w	r3, r1, lsr #16
200033c2:	f88c 3000 	strb.w	r3, [ip]
200033c6:	f107 0314 	add.w	r3, r7, #20
200033ca:	4618      	mov	r0, r3
200033cc:	f04f 0132 	mov.w	r1, #50	; 0x32
200033d0:	f000 fd62 	bl	20003e98 <HAL_assert_fail>

    if( ( this_uart != NULL_INSTANCE ) &&
200033d4:	68fb      	ldr	r3, [r7, #12]
200033d6:	2b00      	cmp	r3, #0
200033d8:	f000 80c7 	beq.w	2000356a <UART_init+0x292>
200033dc:	797b      	ldrb	r3, [r7, #5]
200033de:	2b07      	cmp	r3, #7
200033e0:	f200 80c3 	bhi.w	2000356a <UART_init+0x292>
200033e4:	88fa      	ldrh	r2, [r7, #6]
200033e6:	f641 73ff 	movw	r3, #8191	; 0x1fff
200033ea:	429a      	cmp	r2, r3
200033ec:	f200 80bd 	bhi.w	2000356a <UART_init+0x292>
        ( baud_value <= MAX_BAUD_VALUE ) )
    {
        /*
         * Store lower 8-bits of baud value in CTRL1.
         */
        HAL_set_8bit_reg( base_addr, CTRL1, (uint_fast8_t)(baud_value &
200033f0:	68bb      	ldr	r3, [r7, #8]
200033f2:	f103 0208 	add.w	r2, r3, #8
200033f6:	88fb      	ldrh	r3, [r7, #6]
200033f8:	f003 03ff 	and.w	r3, r3, #255	; 0xff
200033fc:	4610      	mov	r0, r2
200033fe:	4619      	mov	r1, r3
20003400:	f000 fd8e 	bl	20003f20 <HW_set_8bit_reg>
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
20003404:	68bb      	ldr	r3, [r7, #8]
20003406:	f103 020c 	add.w	r2, r3, #12
2000340a:	7979      	ldrb	r1, [r7, #5]
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
2000340c:	88fb      	ldrh	r3, [r7, #6]
2000340e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
20003412:	ea4f 1363 	mov.w	r3, r3, asr #5
    
        /*
         * Extract higher 5-bits of baud value and store in higher 5-bits 
         * of CTRL2, along with line configuration in lower 3 three bits.
         */
        HAL_set_8bit_reg( base_addr, CTRL2, (uint_fast8_t)line_config | 
20003416:	ea41 0303 	orr.w	r3, r1, r3
2000341a:	4610      	mov	r0, r2
2000341c:	4619      	mov	r1, r3
2000341e:	f000 fd7f 	bl	20003f20 <HW_set_8bit_reg>
                                           (uint_fast8_t)((baud_value &
                                   BAUDVALUE_MSB) >> BAUDVALUE_SHIFT ) );
    
        this_uart->base_address = base_addr;
20003422:	68fb      	ldr	r3, [r7, #12]
20003424:	68ba      	ldr	r2, [r7, #8]
20003426:	601a      	str	r2, [r3, #0]
#ifndef NDEBUG
        {
            uint8_t  config;
            uint8_t  temp;
            uint16_t baud_val;
            baud_val = HAL_get_8bit_reg( this_uart->base_address, CTRL1 );
20003428:	68fb      	ldr	r3, [r7, #12]
2000342a:	681b      	ldr	r3, [r3, #0]
2000342c:	f103 0308 	add.w	r3, r3, #8
20003430:	4618      	mov	r0, r3
20003432:	f000 fd77 	bl	20003f24 <HW_get_8bit_reg>
20003436:	4603      	mov	r3, r0
20003438:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config =  HAL_get_8bit_reg( this_uart->base_address, CTRL2 );
2000343a:	68fb      	ldr	r3, [r7, #12]
2000343c:	681b      	ldr	r3, [r3, #0]
2000343e:	f103 030c 	add.w	r3, r3, #12
20003442:	4618      	mov	r0, r3
20003444:	f000 fd6e 	bl	20003f24 <HW_get_8bit_reg>
20003448:	4603      	mov	r3, r0
2000344a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            /*
             * To resolve operator precedence between & and <<
             */
            temp =  ( config  &  (uint8_t)(CTRL2_BAUDVALUE_MASK ) );
2000344e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
20003452:	f023 0307 	bic.w	r3, r3, #7
20003456:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
            baud_val |= (uint16_t)( (uint16_t)(temp) << BAUDVALUE_SHIFT );
2000345a:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
2000345e:	ea4f 1343 	mov.w	r3, r3, lsl #5
20003462:	b29a      	uxth	r2, r3
20003464:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
20003466:	ea42 0303 	orr.w	r3, r2, r3
2000346a:	87fb      	strh	r3, [r7, #62]	; 0x3e
            config &= (uint8_t)(~CTRL2_BAUDVALUE_MASK);
2000346c:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
20003470:	f003 0307 	and.w	r3, r3, #7
20003474:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
            HAL_ASSERT( baud_val == baud_value );
20003478:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
2000347a:	88fb      	ldrh	r3, [r7, #6]
2000347c:	429a      	cmp	r2, r3
2000347e:	d023      	beq.n	200034c8 <UART_init+0x1f0>
20003480:	f24a 4344 	movw	r3, #42052	; 0xa444
20003484:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003488:	f107 0c14 	add.w	ip, r7, #20
2000348c:	469e      	mov	lr, r3
2000348e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20003492:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20003496:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
2000349a:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
2000349e:	e89e 0003 	ldmia.w	lr, {r0, r1}
200034a2:	f8cc 0000 	str.w	r0, [ip]
200034a6:	f10c 0c04 	add.w	ip, ip, #4
200034aa:	f8ac 1000 	strh.w	r1, [ip]
200034ae:	f10c 0c02 	add.w	ip, ip, #2
200034b2:	ea4f 4311 	mov.w	r3, r1, lsr #16
200034b6:	f88c 3000 	strb.w	r3, [ip]
200034ba:	f107 0314 	add.w	r3, r7, #20
200034be:	4618      	mov	r0, r3
200034c0:	f04f 0154 	mov.w	r1, #84	; 0x54
200034c4:	f000 fce8 	bl	20003e98 <HAL_assert_fail>
            HAL_ASSERT( config == line_config );
200034c8:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
200034cc:	797b      	ldrb	r3, [r7, #5]
200034ce:	429a      	cmp	r2, r3
200034d0:	d023      	beq.n	2000351a <UART_init+0x242>
200034d2:	f24a 4344 	movw	r3, #42052	; 0xa444
200034d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200034da:	f107 0c14 	add.w	ip, r7, #20
200034de:	469e      	mov	lr, r3
200034e0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
200034e4:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
200034e8:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
200034ec:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
200034f0:	e89e 0003 	ldmia.w	lr, {r0, r1}
200034f4:	f8cc 0000 	str.w	r0, [ip]
200034f8:	f10c 0c04 	add.w	ip, ip, #4
200034fc:	f8ac 1000 	strh.w	r1, [ip]
20003500:	f10c 0c02 	add.w	ip, ip, #2
20003504:	ea4f 4311 	mov.w	r3, r1, lsr #16
20003508:	f88c 3000 	strb.w	r3, [ip]
2000350c:	f107 0314 	add.w	r3, r7, #20
20003510:	4618      	mov	r0, r3
20003512:	f04f 0155 	mov.w	r1, #85	; 0x55
20003516:	f000 fcbf 	bl	20003e98 <HAL_assert_fail>
        
        /*
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
2000351a:	68fb      	ldr	r3, [r7, #12]
2000351c:	681b      	ldr	r3, [r3, #0]
2000351e:	f103 0310 	add.w	r3, r3, #16
20003522:	4618      	mov	r0, r3
20003524:	f000 fcfe 	bl	20003f24 <HW_get_8bit_reg>
20003528:	4603      	mov	r3, r0
2000352a:	f003 0302 	and.w	r3, r3, #2
2000352e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
                                                    STATUS_RXFULL_MASK;
        while ( rx_full )
20003532:	e012      	b.n	2000355a <UART_init+0x282>
        {
            HAL_get_8bit_reg( this_uart->base_address, RXDATA );
20003534:	68fb      	ldr	r3, [r7, #12]
20003536:	681b      	ldr	r3, [r3, #0]
20003538:	f103 0304 	add.w	r3, r3, #4
2000353c:	4618      	mov	r0, r3
2000353e:	f000 fcf1 	bl	20003f24 <HW_get_8bit_reg>
            rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
20003542:	68fb      	ldr	r3, [r7, #12]
20003544:	681b      	ldr	r3, [r3, #0]
20003546:	f103 0310 	add.w	r3, r3, #16
2000354a:	4618      	mov	r0, r3
2000354c:	f000 fcea 	bl	20003f24 <HW_get_8bit_reg>
20003550:	4603      	mov	r3, r0
20003552:	f003 0302 	and.w	r3, r3, #2
20003556:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
         * Flush the receive FIFO of data that may have been received before the
         * driver was initialized.
         */
        rx_full = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                                                    STATUS_RXFULL_MASK;
        while ( rx_full )
2000355a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
2000355e:	2b00      	cmp	r3, #0
20003560:	d1e8      	bne.n	20003534 <UART_init+0x25c>
        }

        /*
         * Clear status of the UART instance.
         */
        this_uart->status = (uint8_t)0;
20003562:	68fb      	ldr	r3, [r7, #12]
20003564:	f04f 0200 	mov.w	r2, #0
20003568:	711a      	strb	r2, [r3, #4]
    }
}
2000356a:	f107 0740 	add.w	r7, r7, #64	; 0x40
2000356e:	46bd      	mov	sp, r7
20003570:	bd80      	pop	{r7, pc}
20003572:	bf00      	nop

20003574 <UART_send>:
(
    UART_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
20003574:	b580      	push	{r7, lr}
20003576:	b090      	sub	sp, #64	; 0x40
20003578:	af00      	add	r7, sp, #0
2000357a:	60f8      	str	r0, [r7, #12]
2000357c:	60b9      	str	r1, [r7, #8]
2000357e:	607a      	str	r2, [r7, #4]
    size_t char_idx;
    uint8_t tx_ready;

    HAL_ASSERT( this_uart != NULL_INSTANCE )
20003580:	68fb      	ldr	r3, [r7, #12]
20003582:	2b00      	cmp	r3, #0
20003584:	d123      	bne.n	200035ce <UART_send+0x5a>
20003586:	f24a 4344 	movw	r3, #42052	; 0xa444
2000358a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000358e:	f107 0c10 	add.w	ip, r7, #16
20003592:	469e      	mov	lr, r3
20003594:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20003598:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
2000359c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
200035a0:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
200035a4:	e89e 0003 	ldmia.w	lr, {r0, r1}
200035a8:	f8cc 0000 	str.w	r0, [ip]
200035ac:	f10c 0c04 	add.w	ip, ip, #4
200035b0:	f8ac 1000 	strh.w	r1, [ip]
200035b4:	f10c 0c02 	add.w	ip, ip, #2
200035b8:	ea4f 4311 	mov.w	r3, r1, lsr #16
200035bc:	f88c 3000 	strb.w	r3, [ip]
200035c0:	f107 0310 	add.w	r3, r7, #16
200035c4:	4618      	mov	r0, r3
200035c6:	f04f 017c 	mov.w	r1, #124	; 0x7c
200035ca:	f000 fc65 	bl	20003e98 <HAL_assert_fail>
    HAL_ASSERT( tx_buffer != NULL_BUFFER )
200035ce:	68bb      	ldr	r3, [r7, #8]
200035d0:	2b00      	cmp	r3, #0
200035d2:	d123      	bne.n	2000361c <UART_send+0xa8>
200035d4:	f24a 4344 	movw	r3, #42052	; 0xa444
200035d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200035dc:	f107 0c10 	add.w	ip, r7, #16
200035e0:	469e      	mov	lr, r3
200035e2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
200035e6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
200035ea:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
200035ee:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
200035f2:	e89e 0003 	ldmia.w	lr, {r0, r1}
200035f6:	f8cc 0000 	str.w	r0, [ip]
200035fa:	f10c 0c04 	add.w	ip, ip, #4
200035fe:	f8ac 1000 	strh.w	r1, [ip]
20003602:	f10c 0c02 	add.w	ip, ip, #2
20003606:	ea4f 4311 	mov.w	r3, r1, lsr #16
2000360a:	f88c 3000 	strb.w	r3, [ip]
2000360e:	f107 0310 	add.w	r3, r7, #16
20003612:	4618      	mov	r0, r3
20003614:	f04f 017d 	mov.w	r1, #125	; 0x7d
20003618:	f000 fc3e 	bl	20003e98 <HAL_assert_fail>
    HAL_ASSERT( tx_size > 0 )
2000361c:	687b      	ldr	r3, [r7, #4]
2000361e:	2b00      	cmp	r3, #0
20003620:	d123      	bne.n	2000366a <UART_send+0xf6>
20003622:	f24a 4344 	movw	r3, #42052	; 0xa444
20003626:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000362a:	f107 0c10 	add.w	ip, r7, #16
2000362e:	469e      	mov	lr, r3
20003630:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20003634:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20003638:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
2000363c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20003640:	e89e 0003 	ldmia.w	lr, {r0, r1}
20003644:	f8cc 0000 	str.w	r0, [ip]
20003648:	f10c 0c04 	add.w	ip, ip, #4
2000364c:	f8ac 1000 	strh.w	r1, [ip]
20003650:	f10c 0c02 	add.w	ip, ip, #2
20003654:	ea4f 4311 	mov.w	r3, r1, lsr #16
20003658:	f88c 3000 	strb.w	r3, [ip]
2000365c:	f107 0310 	add.w	r3, r7, #16
20003660:	4618      	mov	r0, r3
20003662:	f04f 017e 	mov.w	r1, #126	; 0x7e
20003666:	f000 fc17 	bl	20003e98 <HAL_assert_fail>
      
    if( (this_uart != NULL_INSTANCE) &&
2000366a:	68fb      	ldr	r3, [r7, #12]
2000366c:	2b00      	cmp	r3, #0
2000366e:	d02b      	beq.n	200036c8 <UART_send+0x154>
20003670:	68bb      	ldr	r3, [r7, #8]
20003672:	2b00      	cmp	r3, #0
20003674:	d028      	beq.n	200036c8 <UART_send+0x154>
20003676:	687b      	ldr	r3, [r7, #4]
20003678:	2b00      	cmp	r3, #0
2000367a:	d025      	beq.n	200036c8 <UART_send+0x154>
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
2000367c:	f04f 0300 	mov.w	r3, #0
20003680:	63bb      	str	r3, [r7, #56]	; 0x38
20003682:	e01d      	b.n	200036c0 <UART_send+0x14c>
        {
            /* Wait for UART to become ready to transmit. */
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
20003684:	68fb      	ldr	r3, [r7, #12]
20003686:	681b      	ldr	r3, [r3, #0]
20003688:	f103 0310 	add.w	r3, r3, #16
2000368c:	4618      	mov	r0, r3
2000368e:	f000 fc49 	bl	20003f24 <HW_get_8bit_reg>
20003692:	4603      	mov	r3, r0
20003694:	f003 0301 	and.w	r3, r3, #1
20003698:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
                                                              STATUS_TXRDY_MASK;
            } while ( !tx_ready );
2000369c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
200036a0:	2b00      	cmp	r3, #0
200036a2:	d0ef      	beq.n	20003684 <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
200036a4:	68fb      	ldr	r3, [r7, #12]
200036a6:	681a      	ldr	r2, [r3, #0]
                              (uint_fast8_t)tx_buffer[char_idx] );
200036a8:	68b9      	ldr	r1, [r7, #8]
200036aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
200036ac:	440b      	add	r3, r1
200036ae:	781b      	ldrb	r3, [r3, #0]
            do {
                tx_ready = HAL_get_8bit_reg( this_uart->base_address, STATUS ) &
                                                              STATUS_TXRDY_MASK;
            } while ( !tx_ready );
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
200036b0:	4610      	mov	r0, r2
200036b2:	4619      	mov	r1, r3
200036b4:	f000 fc34 	bl	20003f20 <HW_set_8bit_reg>
      
    if( (this_uart != NULL_INSTANCE) &&
        (tx_buffer != NULL_BUFFER)   &&
        (tx_size > (size_t)0) )
    {
        for ( char_idx = (size_t)0; char_idx < tx_size; char_idx++ )
200036b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
200036ba:	f103 0301 	add.w	r3, r3, #1
200036be:	63bb      	str	r3, [r7, #56]	; 0x38
200036c0:	6bba      	ldr	r2, [r7, #56]	; 0x38
200036c2:	687b      	ldr	r3, [r7, #4]
200036c4:	429a      	cmp	r2, r3
200036c6:	d3dd      	bcc.n	20003684 <UART_send+0x110>
            /* Send next character in the buffer. */
            HAL_set_8bit_reg( this_uart->base_address, TXDATA,
                              (uint_fast8_t)tx_buffer[char_idx] );
        }
    }
}
200036c8:	f107 0740 	add.w	r7, r7, #64	; 0x40
200036cc:	46bd      	mov	sp, r7
200036ce:	bd80      	pop	{r7, pc}

200036d0 <SPI_init>:
(
    spi_instance_t * this_spi,
    addr_t base_addr,
    uint16_t fifo_depth
)
{
200036d0:	b580      	push	{r7, lr}
200036d2:	b0a4      	sub	sp, #144	; 0x90
200036d4:	af00      	add	r7, sp, #0
200036d6:	60f8      	str	r0, [r7, #12]
200036d8:	60b9      	str	r1, [r7, #8]
200036da:	4613      	mov	r3, r2
200036dc:	80fb      	strh	r3, [r7, #6]
    HAL_ASSERT( NULL_INSTANCE != this_spi );
200036de:	68fb      	ldr	r3, [r7, #12]
200036e0:	2b00      	cmp	r3, #0
200036e2:	d117      	bne.n	20003714 <SPI_init+0x44>
200036e4:	f24a 436c 	movw	r3, #42092	; 0xa46c
200036e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200036ec:	f107 0c70 	add.w	ip, r7, #112	; 0x70
200036f0:	469e      	mov	lr, r3
200036f2:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
200036f6:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
200036fa:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
200036fe:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20003702:	f8ac 3000 	strh.w	r3, [ip]
20003706:	f107 0370 	add.w	r3, r7, #112	; 0x70
2000370a:	4618      	mov	r0, r3
2000370c:	f04f 0143 	mov.w	r1, #67	; 0x43
20003710:	f000 fbc2 	bl	20003e98 <HAL_assert_fail>
    HAL_ASSERT( NULL_ADDR != base_addr );
20003714:	68bb      	ldr	r3, [r7, #8]
20003716:	2b00      	cmp	r3, #0
20003718:	d117      	bne.n	2000374a <SPI_init+0x7a>
2000371a:	f24a 436c 	movw	r3, #42092	; 0xa46c
2000371e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003722:	f107 0c50 	add.w	ip, r7, #80	; 0x50
20003726:	469e      	mov	lr, r3
20003728:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
2000372c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20003730:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
20003734:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20003738:	f8ac 3000 	strh.w	r3, [ip]
2000373c:	f107 0350 	add.w	r3, r7, #80	; 0x50
20003740:	4618      	mov	r0, r3
20003742:	f04f 0144 	mov.w	r1, #68	; 0x44
20003746:	f000 fba7 	bl	20003e98 <HAL_assert_fail>
    HAL_ASSERT( SPI_MAX_FIFO_DEPTH  >= fifo_depth );
2000374a:	88fb      	ldrh	r3, [r7, #6]
2000374c:	2b20      	cmp	r3, #32
2000374e:	d917      	bls.n	20003780 <SPI_init+0xb0>
20003750:	f24a 436c 	movw	r3, #42092	; 0xa46c
20003754:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003758:	f107 0c30 	add.w	ip, r7, #48	; 0x30
2000375c:	469e      	mov	lr, r3
2000375e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20003762:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20003766:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
2000376a:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
2000376e:	f8ac 3000 	strh.w	r3, [ip]
20003772:	f107 0330 	add.w	r3, r7, #48	; 0x30
20003776:	4618      	mov	r0, r3
20003778:	f04f 0145 	mov.w	r1, #69	; 0x45
2000377c:	f000 fb8c 	bl	20003e98 <HAL_assert_fail>
    HAL_ASSERT( SPI_MIN_FIFO_DEPTH  <= fifo_depth );
20003780:	88fb      	ldrh	r3, [r7, #6]
20003782:	2b00      	cmp	r3, #0
20003784:	d117      	bne.n	200037b6 <SPI_init+0xe6>
20003786:	f24a 436c 	movw	r3, #42092	; 0xa46c
2000378a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000378e:	f107 0c10 	add.w	ip, r7, #16
20003792:	469e      	mov	lr, r3
20003794:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20003798:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
2000379c:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
200037a0:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
200037a4:	f8ac 3000 	strh.w	r3, [ip]
200037a8:	f107 0310 	add.w	r3, r7, #16
200037ac:	4618      	mov	r0, r3
200037ae:	f04f 0146 	mov.w	r1, #70	; 0x46
200037b2:	f000 fb71 	bl	20003e98 <HAL_assert_fail>

    if( ( NULL_INSTANCE != this_spi ) && ( base_addr != NULL_ADDR ) )
200037b6:	68fb      	ldr	r3, [r7, #12]
200037b8:	2b00      	cmp	r3, #0
200037ba:	d052      	beq.n	20003862 <SPI_init+0x192>
200037bc:	68bb      	ldr	r3, [r7, #8]
200037be:	2b00      	cmp	r3, #0
200037c0:	d04f      	beq.n	20003862 <SPI_init+0x192>
         * Relies on the fact that byte filling with 0x00 will equate
         * to 0 for any non byte sized items too.
         */

        /* First fill struct with 0s */
        memset( this_spi, 0, sizeof(spi_instance_t) );
200037c2:	68f8      	ldr	r0, [r7, #12]
200037c4:	f04f 0100 	mov.w	r1, #0
200037c8:	f04f 0248 	mov.w	r2, #72	; 0x48
200037cc:	f000 fbe8 	bl	20003fa0 <memset>

        /* Configure CoreSPI instance attributes */
        this_spi->base_addr = (addr_t)base_addr;
200037d0:	68fb      	ldr	r3, [r7, #12]
200037d2:	68ba      	ldr	r2, [r7, #8]
200037d4:	601a      	str	r2, [r3, #0]

        /* Store FIFO depth or fall back to minimum if out of range */
        if( ( SPI_MAX_FIFO_DEPTH  >= fifo_depth ) && ( SPI_MIN_FIFO_DEPTH  <= fifo_depth ) )
200037d6:	88fb      	ldrh	r3, [r7, #6]
200037d8:	2b20      	cmp	r3, #32
200037da:	d807      	bhi.n	200037ec <SPI_init+0x11c>
200037dc:	88fb      	ldrh	r3, [r7, #6]
200037de:	2b00      	cmp	r3, #0
200037e0:	d004      	beq.n	200037ec <SPI_init+0x11c>
        {
            this_spi->fifo_depth = fifo_depth;
200037e2:	68fb      	ldr	r3, [r7, #12]
200037e4:	88fa      	ldrh	r2, [r7, #6]
200037e6:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

        /* Configure CoreSPI instance attributes */
        this_spi->base_addr = (addr_t)base_addr;

        /* Store FIFO depth or fall back to minimum if out of range */
        if( ( SPI_MAX_FIFO_DEPTH  >= fifo_depth ) && ( SPI_MIN_FIFO_DEPTH  <= fifo_depth ) )
200037ea:	e004      	b.n	200037f6 <SPI_init+0x126>
        {
            this_spi->fifo_depth = fifo_depth;
        }
        else
        {
            this_spi->fifo_depth = SPI_MIN_FIFO_DEPTH;
200037ec:	68fb      	ldr	r3, [r7, #12]
200037ee:	f04f 0201 	mov.w	r2, #1
200037f2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
        }
        /* Make sure the CoreSPI is disabled while we configure it */
        HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, DISABLE );
200037f6:	68fb      	ldr	r3, [r7, #12]
200037f8:	681b      	ldr	r3, [r3, #0]
200037fa:	4618      	mov	r0, r3
200037fc:	f04f 0100 	mov.w	r1, #0
20003800:	f04f 0201 	mov.w	r2, #1
20003804:	f04f 0300 	mov.w	r3, #0
20003808:	f000 fb8e 	bl	20003f28 <HW_set_8bit_reg_field>

        /* Ensure all slaves are deselected */
        HAL_set_8bit_reg( this_spi->base_addr, SSEL, 0u );
2000380c:	68fb      	ldr	r3, [r7, #12]
2000380e:	681b      	ldr	r3, [r3, #0]
20003810:	f103 0324 	add.w	r3, r3, #36	; 0x24
20003814:	4618      	mov	r0, r3
20003816:	f04f 0100 	mov.w	r1, #0
2000381a:	f000 fb81 	bl	20003f20 <HW_set_8bit_reg>

        /* Flush the receive and transmit FIFOs*/
        HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
2000381e:	68fb      	ldr	r3, [r7, #12]
20003820:	681b      	ldr	r3, [r3, #0]
20003822:	f103 031c 	add.w	r3, r3, #28
20003826:	4618      	mov	r0, r3
20003828:	f04f 0103 	mov.w	r1, #3
2000382c:	f000 fb78 	bl	20003f20 <HW_set_8bit_reg>

        /* Clear all interrupts */
        HAL_set_8bit_reg( this_spi->base_addr, INTCLR, SPI_ALL_INTS );
20003830:	68fb      	ldr	r3, [r7, #12]
20003832:	681b      	ldr	r3, [r3, #0]
20003834:	f103 0304 	add.w	r3, r3, #4
20003838:	4618      	mov	r0, r3
2000383a:	f04f 01ff 	mov.w	r1, #255	; 0xff
2000383e:	f000 fb6f 	bl	20003f20 <HW_set_8bit_reg>

        /* Ensure RXAVAIL, TXRFM, SSEND and CMDINT are disabled */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL2, 0u );
20003842:	68fb      	ldr	r3, [r7, #12]
20003844:	681b      	ldr	r3, [r3, #0]
20003846:	f103 0318 	add.w	r3, r3, #24
2000384a:	4618      	mov	r0, r3
2000384c:	f04f 0100 	mov.w	r1, #0
20003850:	f000 fb66 	bl	20003f20 <HW_set_8bit_reg>
        /*
         * Enable the CoreSPI in the reset default of master mode
         * with TXUNDERRUN, RXOVFLOW and TXDONE interrupts disabled.
         * The driver does not currently use interrupts in master mode.
         */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL1,  ENABLE | CTRL1_MASTER_MASK );
20003854:	68fb      	ldr	r3, [r7, #12]
20003856:	681b      	ldr	r3, [r3, #0]
20003858:	4618      	mov	r0, r3
2000385a:	f04f 0103 	mov.w	r1, #3
2000385e:	f000 fb5f 	bl	20003f20 <HW_set_8bit_reg>
    }
}
20003862:	f107 0790 	add.w	r7, r7, #144	; 0x90
20003866:	46bd      	mov	sp, r7
20003868:	bd80      	pop	{r7, pc}
2000386a:	bf00      	nop

2000386c <SPI_configure_master_mode>:
 */
void SPI_configure_master_mode
(
    spi_instance_t * this_spi
)
{
2000386c:	b580      	push	{r7, lr}
2000386e:	b08a      	sub	sp, #40	; 0x28
20003870:	af00      	add	r7, sp, #0
20003872:	6078      	str	r0, [r7, #4]
    HAL_ASSERT( NULL_INSTANCE != this_spi );
20003874:	687b      	ldr	r3, [r7, #4]
20003876:	2b00      	cmp	r3, #0
20003878:	d117      	bne.n	200038aa <SPI_configure_master_mode+0x3e>
2000387a:	f24a 436c 	movw	r3, #42092	; 0xa46c
2000387e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003882:	f107 0c08 	add.w	ip, r7, #8
20003886:	469e      	mov	lr, r3
20003888:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
2000388c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20003890:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
20003894:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20003898:	f8ac 3000 	strh.w	r3, [ip]
2000389c:	f107 0308 	add.w	r3, r7, #8
200038a0:	4618      	mov	r0, r3
200038a2:	f04f 01a4 	mov.w	r1, #164	; 0xa4
200038a6:	f000 faf7 	bl	20003e98 <HAL_assert_fail>
    
    if( NULL_INSTANCE != this_spi )
200038aa:	687b      	ldr	r3, [r7, #4]
200038ac:	2b00      	cmp	r3, #0
200038ae:	d031      	beq.n	20003914 <SPI_configure_master_mode+0xa8>
    {
        /* Disable the CoreSPI for a little while, while we configure the CoreSPI */
        HAL_set_8bit_reg_field(this_spi->base_addr, CTRL1_ENABLE, DISABLE);
200038b0:	687b      	ldr	r3, [r7, #4]
200038b2:	681b      	ldr	r3, [r3, #0]
200038b4:	4618      	mov	r0, r3
200038b6:	f04f 0100 	mov.w	r1, #0
200038ba:	f04f 0201 	mov.w	r2, #1
200038be:	f04f 0300 	mov.w	r3, #0
200038c2:	f000 fb31 	bl	20003f28 <HW_set_8bit_reg_field>

        /* Reset slave transfer mode to unknown in case it has been set previously */
        this_spi->slave_xfer_mode = SPI_SLAVE_XFER_NONE;
200038c6:	687b      	ldr	r3, [r7, #4]
200038c8:	f04f 0200 	mov.w	r2, #0
200038cc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

        /* Flush the receive and transmit FIFOs*/
        HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
200038d0:	687b      	ldr	r3, [r7, #4]
200038d2:	681b      	ldr	r3, [r3, #0]
200038d4:	f103 031c 	add.w	r3, r3, #28
200038d8:	4618      	mov	r0, r3
200038da:	f04f 0103 	mov.w	r1, #3
200038de:	f000 fb1f 	bl	20003f20 <HW_set_8bit_reg>

        /* Clear all interrupts */
        HAL_set_8bit_reg( this_spi->base_addr, INTCLR, SPI_ALL_INTS );
200038e2:	687b      	ldr	r3, [r7, #4]
200038e4:	681b      	ldr	r3, [r3, #0]
200038e6:	f103 0304 	add.w	r3, r3, #4
200038ea:	4618      	mov	r0, r3
200038ec:	f04f 01ff 	mov.w	r1, #255	; 0xff
200038f0:	f000 fb16 	bl	20003f20 <HW_set_8bit_reg>

        /* Ensure RXAVAIL, TXRFM, SSEND and CMDINT are disabled */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL2, 0u );
200038f4:	687b      	ldr	r3, [r7, #4]
200038f6:	681b      	ldr	r3, [r3, #0]
200038f8:	f103 0318 	add.w	r3, r3, #24
200038fc:	4618      	mov	r0, r3
200038fe:	f04f 0100 	mov.w	r1, #0
20003902:	f000 fb0d 	bl	20003f20 <HW_set_8bit_reg>

        /* Enable the CoreSPI in master mode with TXUNDERRUN, RXOVFLOW and TXDONE interrupts disabled */
        HAL_set_8bit_reg( this_spi->base_addr, CTRL1, ENABLE | CTRL1_MASTER_MASK );
20003906:	687b      	ldr	r3, [r7, #4]
20003908:	681b      	ldr	r3, [r3, #0]
2000390a:	4618      	mov	r0, r3
2000390c:	f04f 0103 	mov.w	r1, #3
20003910:	f000 fb06 	bl	20003f20 <HW_set_8bit_reg>
    }
}
20003914:	f107 0728 	add.w	r7, r7, #40	; 0x28
20003918:	46bd      	mov	sp, r7
2000391a:	bd80      	pop	{r7, pc}

2000391c <SPI_set_slave_select>:
void SPI_set_slave_select
(
    spi_instance_t * this_spi,
    spi_slave_t slave
)
{
2000391c:	b580      	push	{r7, lr}
2000391e:	b092      	sub	sp, #72	; 0x48
20003920:	af00      	add	r7, sp, #0
20003922:	6078      	str	r0, [r7, #4]
20003924:	460b      	mov	r3, r1
20003926:	70fb      	strb	r3, [r7, #3]
    spi_slave_t temp = (spi_slave_t)(0x00u) ;
20003928:	f04f 0300 	mov.w	r3, #0
2000392c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    HAL_ASSERT( NULL_INSTANCE != this_spi );
20003930:	687b      	ldr	r3, [r7, #4]
20003932:	2b00      	cmp	r3, #0
20003934:	d117      	bne.n	20003966 <SPI_set_slave_select+0x4a>
20003936:	f24a 436c 	movw	r3, #42092	; 0xa46c
2000393a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000393e:	f107 0c28 	add.w	ip, r7, #40	; 0x28
20003942:	469e      	mov	lr, r3
20003944:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20003948:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
2000394c:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
20003950:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20003954:	f8ac 3000 	strh.w	r3, [ip]
20003958:	f107 0328 	add.w	r3, r7, #40	; 0x28
2000395c:	4618      	mov	r0, r3
2000395e:	f04f 01c8 	mov.w	r1, #200	; 0xc8
20003962:	f000 fa99 	bl	20003e98 <HAL_assert_fail>
    HAL_ASSERT( SPI_MAX_NB_OF_SLAVES > slave );
20003966:	78fb      	ldrb	r3, [r7, #3]
20003968:	2b07      	cmp	r3, #7
2000396a:	d917      	bls.n	2000399c <SPI_set_slave_select+0x80>
2000396c:	f24a 436c 	movw	r3, #42092	; 0xa46c
20003970:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003974:	f107 0c08 	add.w	ip, r7, #8
20003978:	469e      	mov	lr, r3
2000397a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
2000397e:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20003982:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
20003986:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
2000398a:	f8ac 3000 	strh.w	r3, [ip]
2000398e:	f107 0308 	add.w	r3, r7, #8
20003992:	4618      	mov	r0, r3
20003994:	f04f 01c9 	mov.w	r1, #201	; 0xc9
20003998:	f000 fa7e 	bl	20003e98 <HAL_assert_fail>
    
    if( ( NULL_INSTANCE != this_spi ) && ( SPI_MAX_NB_OF_SLAVES > slave ) )
2000399c:	687b      	ldr	r3, [r7, #4]
2000399e:	2b00      	cmp	r3, #0
200039a0:	d03c      	beq.n	20003a1c <SPI_set_slave_select+0x100>
200039a2:	78fb      	ldrb	r3, [r7, #3]
200039a4:	2b07      	cmp	r3, #7
200039a6:	d839      	bhi.n	20003a1c <SPI_set_slave_select+0x100>
    {
        /* This function is only intended to be used with an SPI master */
        if( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) )
200039a8:	687b      	ldr	r3, [r7, #4]
200039aa:	681b      	ldr	r3, [r3, #0]
200039ac:	4618      	mov	r0, r3
200039ae:	f04f 0101 	mov.w	r1, #1
200039b2:	f04f 0202 	mov.w	r2, #2
200039b6:	f000 fac5 	bl	20003f44 <HW_get_8bit_reg_field>
200039ba:	4603      	mov	r3, r0
200039bc:	2b00      	cmp	r3, #0
200039be:	d02d      	beq.n	20003a1c <SPI_set_slave_select+0x100>
        {
            /* Recover from receiver overflow because of previous slave */
            if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXOVFLOW ) )
200039c0:	687b      	ldr	r3, [r7, #4]
200039c2:	681b      	ldr	r3, [r3, #0]
200039c4:	f103 0320 	add.w	r3, r3, #32
200039c8:	4618      	mov	r0, r3
200039ca:	f04f 0104 	mov.w	r1, #4
200039ce:	f04f 0210 	mov.w	r2, #16
200039d2:	f000 fab7 	bl	20003f44 <HW_get_8bit_reg_field>
200039d6:	4603      	mov	r3, r0
200039d8:	2b01      	cmp	r3, #1
200039da:	d102      	bne.n	200039e2 <SPI_set_slave_select+0xc6>
            {
                 recover_from_rx_overflow( this_spi );
200039dc:	6878      	ldr	r0, [r7, #4]
200039de:	f000 f909 	bl	20003bf4 <recover_from_rx_overflow>
            }
            /* Set the correct slave select bit */
            temp = (spi_slave_t)( HAL_get_8bit_reg( this_spi->base_addr, SSEL ) | ((uint32_t)1u << (uint32_t)slave) );
200039e2:	687b      	ldr	r3, [r7, #4]
200039e4:	681b      	ldr	r3, [r3, #0]
200039e6:	f103 0324 	add.w	r3, r3, #36	; 0x24
200039ea:	4618      	mov	r0, r3
200039ec:	f000 fa9a 	bl	20003f24 <HW_get_8bit_reg>
200039f0:	4603      	mov	r3, r0
200039f2:	461a      	mov	r2, r3
200039f4:	78fb      	ldrb	r3, [r7, #3]
200039f6:	f04f 0101 	mov.w	r1, #1
200039fa:	fa01 f303 	lsl.w	r3, r1, r3
200039fe:	b2db      	uxtb	r3, r3
20003a00:	ea42 0303 	orr.w	r3, r2, r3
20003a04:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            HAL_set_8bit_reg( this_spi->base_addr, SSEL, (uint_fast8_t)temp );
20003a08:	687b      	ldr	r3, [r7, #4]
20003a0a:	681b      	ldr	r3, [r3, #0]
20003a0c:	f103 0224 	add.w	r2, r3, #36	; 0x24
20003a10:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
20003a14:	4610      	mov	r0, r2
20003a16:	4619      	mov	r1, r3
20003a18:	f000 fa82 	bl	20003f20 <HW_set_8bit_reg>
        }
    }
}
20003a1c:	f107 0748 	add.w	r7, r7, #72	; 0x48
20003a20:	46bd      	mov	sp, r7
20003a22:	bd80      	pop	{r7, pc}

20003a24 <SPI_clear_slave_select>:
void SPI_clear_slave_select
(
    spi_instance_t * this_spi,
    spi_slave_t slave
)
{
20003a24:	b580      	push	{r7, lr}
20003a26:	b092      	sub	sp, #72	; 0x48
20003a28:	af00      	add	r7, sp, #0
20003a2a:	6078      	str	r0, [r7, #4]
20003a2c:	460b      	mov	r3, r1
20003a2e:	70fb      	strb	r3, [r7, #3]
    spi_slave_t temp = (spi_slave_t) (0x00u) ;
20003a30:	f04f 0300 	mov.w	r3, #0
20003a34:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    HAL_ASSERT( NULL_INSTANCE != this_spi );
20003a38:	687b      	ldr	r3, [r7, #4]
20003a3a:	2b00      	cmp	r3, #0
20003a3c:	d117      	bne.n	20003a6e <SPI_clear_slave_select+0x4a>
20003a3e:	f24a 436c 	movw	r3, #42092	; 0xa46c
20003a42:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003a46:	f107 0c28 	add.w	ip, r7, #40	; 0x28
20003a4a:	469e      	mov	lr, r3
20003a4c:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20003a50:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20003a54:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
20003a58:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20003a5c:	f8ac 3000 	strh.w	r3, [ip]
20003a60:	f107 0328 	add.w	r3, r7, #40	; 0x28
20003a64:	4618      	mov	r0, r3
20003a66:	f04f 01e8 	mov.w	r1, #232	; 0xe8
20003a6a:	f000 fa15 	bl	20003e98 <HAL_assert_fail>
    HAL_ASSERT( SPI_MAX_NB_OF_SLAVES > slave );
20003a6e:	78fb      	ldrb	r3, [r7, #3]
20003a70:	2b07      	cmp	r3, #7
20003a72:	d917      	bls.n	20003aa4 <SPI_clear_slave_select+0x80>
20003a74:	f24a 436c 	movw	r3, #42092	; 0xa46c
20003a78:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003a7c:	f107 0c08 	add.w	ip, r7, #8
20003a80:	469e      	mov	lr, r3
20003a82:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20003a86:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20003a8a:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
20003a8e:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20003a92:	f8ac 3000 	strh.w	r3, [ip]
20003a96:	f107 0308 	add.w	r3, r7, #8
20003a9a:	4618      	mov	r0, r3
20003a9c:	f04f 01e9 	mov.w	r1, #233	; 0xe9
20003aa0:	f000 f9fa 	bl	20003e98 <HAL_assert_fail>
    
    if( ( NULL_INSTANCE != this_spi ) && ( SPI_MAX_NB_OF_SLAVES > slave ) )
20003aa4:	687b      	ldr	r3, [r7, #4]
20003aa6:	2b00      	cmp	r3, #0
20003aa8:	d03f      	beq.n	20003b2a <SPI_clear_slave_select+0x106>
20003aaa:	78fb      	ldrb	r3, [r7, #3]
20003aac:	2b07      	cmp	r3, #7
20003aae:	d83c      	bhi.n	20003b2a <SPI_clear_slave_select+0x106>
    {
        /* This function is only intended to be used with an SPI master. */
        if( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) )
20003ab0:	687b      	ldr	r3, [r7, #4]
20003ab2:	681b      	ldr	r3, [r3, #0]
20003ab4:	4618      	mov	r0, r3
20003ab6:	f04f 0101 	mov.w	r1, #1
20003aba:	f04f 0202 	mov.w	r2, #2
20003abe:	f000 fa41 	bl	20003f44 <HW_get_8bit_reg_field>
20003ac2:	4603      	mov	r3, r0
20003ac4:	2b00      	cmp	r3, #0
20003ac6:	d030      	beq.n	20003b2a <SPI_clear_slave_select+0x106>
        {
            /* Recover from receiver overflow because of previous slave */
            if( ENABLE == HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_RXOVFLOW) )
20003ac8:	687b      	ldr	r3, [r7, #4]
20003aca:	681b      	ldr	r3, [r3, #0]
20003acc:	f103 0320 	add.w	r3, r3, #32
20003ad0:	4618      	mov	r0, r3
20003ad2:	f04f 0104 	mov.w	r1, #4
20003ad6:	f04f 0210 	mov.w	r2, #16
20003ada:	f000 fa33 	bl	20003f44 <HW_get_8bit_reg_field>
20003ade:	4603      	mov	r3, r0
20003ae0:	2b01      	cmp	r3, #1
20003ae2:	d102      	bne.n	20003aea <SPI_clear_slave_select+0xc6>
            {
                 recover_from_rx_overflow( this_spi );
20003ae4:	6878      	ldr	r0, [r7, #4]
20003ae6:	f000 f885 	bl	20003bf4 <recover_from_rx_overflow>
            }
            /* Clear the correct slave select bit */
            temp = (spi_slave_t)( HAL_get_8bit_reg( this_spi->base_addr, SSEL ) & ~((uint32_t)1u << (uint32_t)slave) );
20003aea:	687b      	ldr	r3, [r7, #4]
20003aec:	681b      	ldr	r3, [r3, #0]
20003aee:	f103 0324 	add.w	r3, r3, #36	; 0x24
20003af2:	4618      	mov	r0, r3
20003af4:	f000 fa16 	bl	20003f24 <HW_get_8bit_reg>
20003af8:	4603      	mov	r3, r0
20003afa:	461a      	mov	r2, r3
20003afc:	78fb      	ldrb	r3, [r7, #3]
20003afe:	f04f 0101 	mov.w	r1, #1
20003b02:	fa01 f303 	lsl.w	r3, r1, r3
20003b06:	b2db      	uxtb	r3, r3
20003b08:	ea6f 0303 	mvn.w	r3, r3
20003b0c:	b2db      	uxtb	r3, r3
20003b0e:	ea02 0303 	and.w	r3, r2, r3
20003b12:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            HAL_set_8bit_reg( this_spi->base_addr, SSEL, (uint_fast8_t)temp ) ;
20003b16:	687b      	ldr	r3, [r7, #4]
20003b18:	681b      	ldr	r3, [r3, #0]
20003b1a:	f103 0224 	add.w	r2, r3, #36	; 0x24
20003b1e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
20003b22:	4610      	mov	r0, r2
20003b24:	4619      	mov	r1, r3
20003b26:	f000 f9fb 	bl	20003f20 <HW_set_8bit_reg>
        }
    }
}
20003b2a:	f107 0748 	add.w	r7, r7, #72	; 0x48
20003b2e:	46bd      	mov	sp, r7
20003b30:	bd80      	pop	{r7, pc}
20003b32:	bf00      	nop

20003b34 <SPI_transfer_frame>:
uint32_t SPI_transfer_frame
(
    spi_instance_t * this_spi,
    uint32_t tx_bits
)
{
20003b34:	b580      	push	{r7, lr}
20003b36:	b08c      	sub	sp, #48	; 0x30
20003b38:	af00      	add	r7, sp, #0
20003b3a:	6078      	str	r0, [r7, #4]
20003b3c:	6039      	str	r1, [r7, #0]
    volatile uint32_t rx_data = 0u; /* Ensure consistent return value if in slave mode */
20003b3e:	f04f 0300 	mov.w	r3, #0
20003b42:	62fb      	str	r3, [r7, #44]	; 0x2c

    HAL_ASSERT( NULL_INSTANCE != this_spi );
20003b44:	687b      	ldr	r3, [r7, #4]
20003b46:	2b00      	cmp	r3, #0
20003b48:	d117      	bne.n	20003b7a <SPI_transfer_frame+0x46>
20003b4a:	f24a 436c 	movw	r3, #42092	; 0xa46c
20003b4e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003b52:	f107 0c0c 	add.w	ip, r7, #12
20003b56:	469e      	mov	lr, r3
20003b58:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
20003b5c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
20003b60:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
20003b64:	e8ac 0007 	stmia.w	ip!, {r0, r1, r2}
20003b68:	f8ac 3000 	strh.w	r3, [ip]
20003b6c:	f107 030c 	add.w	r3, r7, #12
20003b70:	4618      	mov	r0, r3
20003b72:	f44f 7184 	mov.w	r1, #264	; 0x108
20003b76:	f000 f98f 	bl	20003e98 <HAL_assert_fail>

    if( NULL_INSTANCE != this_spi )
20003b7a:	687b      	ldr	r3, [r7, #4]
20003b7c:	2b00      	cmp	r3, #0
20003b7e:	d033      	beq.n	20003be8 <SPI_transfer_frame+0xb4>
    {
        /* This function is only intended to be used with an SPI master. */
        if( DISABLE != HAL_get_8bit_reg_field(this_spi->base_addr, CTRL1_MASTER ) )
20003b80:	687b      	ldr	r3, [r7, #4]
20003b82:	681b      	ldr	r3, [r3, #0]
20003b84:	4618      	mov	r0, r3
20003b86:	f04f 0101 	mov.w	r1, #1
20003b8a:	f04f 0202 	mov.w	r2, #2
20003b8e:	f000 f9d9 	bl	20003f44 <HW_get_8bit_reg_field>
20003b92:	4603      	mov	r3, r0
20003b94:	2b00      	cmp	r3, #0
20003b96:	d027      	beq.n	20003be8 <SPI_transfer_frame+0xb4>
        {
            /* Flush the receive and transmit FIFOs by resetting both */
            HAL_set_8bit_reg(this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK);
20003b98:	687b      	ldr	r3, [r7, #4]
20003b9a:	681b      	ldr	r3, [r3, #0]
20003b9c:	f103 031c 	add.w	r3, r3, #28
20003ba0:	4618      	mov	r0, r3
20003ba2:	f04f 0103 	mov.w	r1, #3
20003ba6:	f000 f9bb 	bl	20003f20 <HW_set_8bit_reg>

            /* Send frame. */
            HAL_set_32bit_reg( this_spi->base_addr, TXLAST, tx_bits );
20003baa:	687b      	ldr	r3, [r7, #4]
20003bac:	681b      	ldr	r3, [r3, #0]
20003bae:	f103 0328 	add.w	r3, r3, #40	; 0x28
20003bb2:	4618      	mov	r0, r3
20003bb4:	6839      	ldr	r1, [r7, #0]
20003bb6:	f000 f983 	bl	20003ec0 <HW_set_32bit_reg>

            /* Wait for frame Tx to complete. */
            while ( ENABLE != HAL_get_8bit_reg_field(this_spi->base_addr, STATUS_DONE ) )
20003bba:	687b      	ldr	r3, [r7, #4]
20003bbc:	681b      	ldr	r3, [r3, #0]
20003bbe:	f103 0320 	add.w	r3, r3, #32
20003bc2:	4618      	mov	r0, r3
20003bc4:	f04f 0101 	mov.w	r1, #1
20003bc8:	f04f 0202 	mov.w	r2, #2
20003bcc:	f000 f9ba 	bl	20003f44 <HW_get_8bit_reg_field>
20003bd0:	4603      	mov	r3, r0
20003bd2:	2b01      	cmp	r3, #1
20003bd4:	d1f1      	bne.n	20003bba <SPI_transfer_frame+0x86>
            {
                ;
            }

            /* Read received frame. */
            rx_data = HAL_get_32bit_reg( this_spi->base_addr, RXDATA );
20003bd6:	687b      	ldr	r3, [r7, #4]
20003bd8:	681b      	ldr	r3, [r3, #0]
20003bda:	f103 0308 	add.w	r3, r3, #8
20003bde:	4618      	mov	r0, r3
20003be0:	f000 f970 	bl	20003ec4 <HW_get_32bit_reg>
20003be4:	4603      	mov	r3, r0
20003be6:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
    }

    /* Finally, return the frame we received from the slave or 0 */
    return( rx_data );
20003be8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
20003bea:	4618      	mov	r0, r3
20003bec:	f107 0730 	add.w	r7, r7, #48	; 0x30
20003bf0:	46bd      	mov	sp, r7
20003bf2:	bd80      	pop	{r7, pc}

20003bf4 <recover_from_rx_overflow>:
 */
static void recover_from_rx_overflow
(
    const spi_instance_t * this_spi
)
{
20003bf4:	b580      	push	{r7, lr}
20003bf6:	b082      	sub	sp, #8
20003bf8:	af00      	add	r7, sp, #0
20003bfa:	6078      	str	r0, [r7, #4]
    /* Disable CoreSPI */
    HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, DISABLE );
20003bfc:	687b      	ldr	r3, [r7, #4]
20003bfe:	681b      	ldr	r3, [r3, #0]
20003c00:	4618      	mov	r0, r3
20003c02:	f04f 0100 	mov.w	r1, #0
20003c06:	f04f 0201 	mov.w	r2, #1
20003c0a:	f04f 0300 	mov.w	r3, #0
20003c0e:	f000 f98b 	bl	20003f28 <HW_set_8bit_reg_field>

    /* Reset TX and RX FIFOs */
    HAL_set_8bit_reg( this_spi->base_addr, CMD, CMD_TXFIFORST_MASK | CMD_RXFIFORST_MASK );
20003c12:	687b      	ldr	r3, [r7, #4]
20003c14:	681b      	ldr	r3, [r3, #0]
20003c16:	f103 031c 	add.w	r3, r3, #28
20003c1a:	4618      	mov	r0, r3
20003c1c:	f04f 0103 	mov.w	r1, #3
20003c20:	f000 f97e 	bl	20003f20 <HW_set_8bit_reg>

    /* Clear all interrupts */
    HAL_set_8bit_reg( this_spi->base_addr, INTCLR, SPI_ALL_INTS );
20003c24:	687b      	ldr	r3, [r7, #4]
20003c26:	681b      	ldr	r3, [r3, #0]
20003c28:	f103 0304 	add.w	r3, r3, #4
20003c2c:	4618      	mov	r0, r3
20003c2e:	f04f 01ff 	mov.w	r1, #255	; 0xff
20003c32:	f000 f975 	bl	20003f20 <HW_set_8bit_reg>

    /* Enable CoreSPI */
    HAL_set_8bit_reg_field( this_spi->base_addr, CTRL1_ENABLE, ENABLE );
20003c36:	687b      	ldr	r3, [r7, #4]
20003c38:	681b      	ldr	r3, [r3, #0]
20003c3a:	4618      	mov	r0, r3
20003c3c:	f04f 0100 	mov.w	r1, #0
20003c40:	f04f 0201 	mov.w	r2, #1
20003c44:	f04f 0301 	mov.w	r3, #1
20003c48:	f000 f96e 	bl	20003f28 <HW_set_8bit_reg_field>
}
20003c4c:	f107 0708 	add.w	r7, r7, #8
20003c50:	46bd      	mov	sp, r7
20003c52:	bd80      	pop	{r7, pc}

20003c54 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
20003c54:	b480      	push	{r7}
20003c56:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
20003c58:	46bd      	mov	sp, r7
20003c5a:	bc80      	pop	{r7}
20003c5c:	4770      	bx	lr
20003c5e:	bf00      	nop

20003c60 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
20003c60:	b580      	push	{r7, lr}
20003c62:	b08a      	sub	sp, #40	; 0x28
20003c64:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
20003c66:	f24a 438c 	movw	r3, #42124	; 0xa48c
20003c6a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003c6e:	46bc      	mov	ip, r7
20003c70:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20003c72:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
20003c76:	f242 0300 	movw	r3, #8192	; 0x2000
20003c7a:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003c7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20003c80:	ea4f 0393 	mov.w	r3, r3, lsr #2
20003c84:	f003 0303 	and.w	r3, r3, #3
20003c88:	ea4f 0383 	mov.w	r3, r3, lsl #2
20003c8c:	f107 0228 	add.w	r2, r7, #40	; 0x28
20003c90:	4413      	add	r3, r2
20003c92:	f853 3c28 	ldr.w	r3, [r3, #-40]
20003c96:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
20003c98:	f242 0300 	movw	r3, #8192	; 0x2000
20003c9c:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003ca0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20003ca2:	ea4f 1313 	mov.w	r3, r3, lsr #4
20003ca6:	f003 0303 	and.w	r3, r3, #3
20003caa:	ea4f 0383 	mov.w	r3, r3, lsl #2
20003cae:	f107 0228 	add.w	r2, r7, #40	; 0x28
20003cb2:	4413      	add	r3, r2
20003cb4:	f853 3c28 	ldr.w	r3, [r3, #-40]
20003cb8:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
20003cba:	f242 0300 	movw	r3, #8192	; 0x2000
20003cbe:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003cc2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20003cc4:	ea4f 1393 	mov.w	r3, r3, lsr #6
20003cc8:	f003 0303 	and.w	r3, r3, #3
20003ccc:	ea4f 0383 	mov.w	r3, r3, lsl #2
20003cd0:	f107 0228 	add.w	r2, r7, #40	; 0x28
20003cd4:	4413      	add	r3, r2
20003cd6:	f853 3c28 	ldr.w	r3, [r3, #-40]
20003cda:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
20003cdc:	f242 0300 	movw	r3, #8192	; 0x2000
20003ce0:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003ce4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20003ce6:	ea4f 2313 	mov.w	r3, r3, lsr #8
20003cea:	f003 031f 	and.w	r3, r3, #31
20003cee:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
20003cf0:	f242 0300 	movw	r3, #8192	; 0x2000
20003cf4:	f2ce 0304 	movt	r3, #57348	; 0xe004
20003cf8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20003cfa:	ea4f 3353 	mov.w	r3, r3, lsr #13
20003cfe:	f003 0301 	and.w	r3, r3, #1
20003d02:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
20003d04:	6a3b      	ldr	r3, [r7, #32]
20003d06:	f103 0301 	add.w	r3, r3, #1
20003d0a:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
20003d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20003d0e:	2b00      	cmp	r3, #0
20003d10:	d003      	beq.n	20003d1a <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
20003d12:	69fb      	ldr	r3, [r7, #28]
20003d14:	ea4f 0343 	mov.w	r3, r3, lsl #1
20003d18:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
20003d1a:	f000 f849 	bl	20003db0 <GetSystemClock>
20003d1e:	4602      	mov	r2, r0
20003d20:	f24a 7320 	movw	r3, #42784	; 0xa720
20003d24:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003d28:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
20003d2a:	f24a 7320 	movw	r3, #42784	; 0xa720
20003d2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003d32:	681a      	ldr	r2, [r3, #0]
20003d34:	693b      	ldr	r3, [r7, #16]
20003d36:	fbb2 f2f3 	udiv	r2, r2, r3
20003d3a:	f24a 7324 	movw	r3, #42788	; 0xa724
20003d3e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003d42:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
20003d44:	f24a 7320 	movw	r3, #42784	; 0xa720
20003d48:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003d4c:	681a      	ldr	r2, [r3, #0]
20003d4e:	697b      	ldr	r3, [r7, #20]
20003d50:	fbb2 f2f3 	udiv	r2, r2, r3
20003d54:	f24a 7328 	movw	r3, #42792	; 0xa728
20003d58:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003d5c:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
20003d5e:	f24a 7320 	movw	r3, #42784	; 0xa720
20003d62:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003d66:	681a      	ldr	r2, [r3, #0]
20003d68:	69bb      	ldr	r3, [r7, #24]
20003d6a:	fbb2 f2f3 	udiv	r2, r2, r3
20003d6e:	f24a 732c 	movw	r3, #42796	; 0xa72c
20003d72:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003d76:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
20003d78:	f24a 7320 	movw	r3, #42784	; 0xa720
20003d7c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003d80:	681a      	ldr	r2, [r3, #0]
20003d82:	69fb      	ldr	r3, [r7, #28]
20003d84:	fbb2 f2f3 	udiv	r2, r2, r3
20003d88:	f24a 7330 	movw	r3, #42800	; 0xa730
20003d8c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003d90:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
20003d92:	f24a 7320 	movw	r3, #42784	; 0xa720
20003d96:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003d9a:	681a      	ldr	r2, [r3, #0]
20003d9c:	f24a 731c 	movw	r3, #42780	; 0xa71c
20003da0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20003da4:	601a      	str	r2, [r3, #0]
}
20003da6:	f107 0728 	add.w	r7, r7, #40	; 0x28
20003daa:	46bd      	mov	sp, r7
20003dac:	bd80      	pop	{r7, pc}
20003dae:	bf00      	nop

20003db0 <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
20003db0:	b480      	push	{r7}
20003db2:	b08b      	sub	sp, #44	; 0x2c
20003db4:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
20003db6:	f04f 0300 	mov.w	r3, #0
20003dba:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
20003dbc:	f640 031c 	movw	r3, #2076	; 0x81c
20003dc0:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003dc4:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
20003dc6:	f240 2330 	movw	r3, #560	; 0x230
20003dca:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003dce:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
20003dd0:	68fb      	ldr	r3, [r7, #12]
20003dd2:	681b      	ldr	r3, [r3, #0]
20003dd4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
20003dd8:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
20003dda:	693a      	ldr	r2, [r7, #16]
20003ddc:	f241 13cf 	movw	r3, #4559	; 0x11cf
20003de0:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
20003de4:	429a      	cmp	r2, r3
20003de6:	d108      	bne.n	20003dfa <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
20003de8:	f64e 732c 	movw	r3, #61228	; 0xef2c
20003dec:	f2c6 0301 	movt	r3, #24577	; 0x6001
20003df0:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
20003df2:	697b      	ldr	r3, [r7, #20]
20003df4:	681b      	ldr	r3, [r3, #0]
20003df6:	607b      	str	r3, [r7, #4]
20003df8:	e03d      	b.n	20003e76 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
20003dfa:	68bb      	ldr	r3, [r7, #8]
20003dfc:	681a      	ldr	r2, [r3, #0]
20003dfe:	f244 3341 	movw	r3, #17217	; 0x4341
20003e02:	f6c4 4354 	movt	r3, #19540	; 0x4c54
20003e06:	429a      	cmp	r2, r3
20003e08:	d135      	bne.n	20003e76 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
20003e0a:	f640 0340 	movw	r3, #2112	; 0x840
20003e0e:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003e12:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
20003e14:	69bb      	ldr	r3, [r7, #24]
20003e16:	681b      	ldr	r3, [r3, #0]
20003e18:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
20003e1a:	69fb      	ldr	r3, [r7, #28]
20003e1c:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
20003e20:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
20003e22:	69fa      	ldr	r2, [r7, #28]
20003e24:	f240 3300 	movw	r3, #768	; 0x300
20003e28:	f2c0 0301 	movt	r3, #1
20003e2c:	429a      	cmp	r2, r3
20003e2e:	d922      	bls.n	20003e76 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
20003e30:	69fa      	ldr	r2, [r7, #28]
20003e32:	f64f 73ff 	movw	r3, #65535	; 0xffff
20003e36:	f2c0 0301 	movt	r3, #1
20003e3a:	429a      	cmp	r2, r3
20003e3c:	d808      	bhi.n	20003e50 <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
20003e3e:	f241 632c 	movw	r3, #5676	; 0x162c
20003e42:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003e46:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
20003e48:	6a3b      	ldr	r3, [r7, #32]
20003e4a:	681b      	ldr	r3, [r3, #0]
20003e4c:	607b      	str	r3, [r7, #4]
20003e4e:	e012      	b.n	20003e76 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
20003e50:	69fa      	ldr	r2, [r7, #28]
20003e52:	f64f 73ff 	movw	r3, #65535	; 0xffff
20003e56:	f2c0 0302 	movt	r3, #2
20003e5a:	429a      	cmp	r2, r3
20003e5c:	d808      	bhi.n	20003e70 <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
20003e5e:	f641 63ac 	movw	r3, #7852	; 0x1eac
20003e62:	f2c6 0308 	movt	r3, #24584	; 0x6008
20003e66:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
20003e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20003e6a:	681b      	ldr	r3, [r3, #0]
20003e6c:	607b      	str	r3, [r7, #4]
20003e6e:	e002      	b.n	20003e76 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
20003e70:	f04f 0300 	mov.w	r3, #0
20003e74:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
20003e76:	687b      	ldr	r3, [r7, #4]
20003e78:	2b00      	cmp	r3, #0
20003e7a:	d105      	bne.n	20003e88 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
20003e7c:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
20003e7e:	f647 0340 	movw	r3, #30784	; 0x7840
20003e82:	f2c0 137d 	movt	r3, #381	; 0x17d
20003e86:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
20003e88:	687b      	ldr	r3, [r7, #4]
}
20003e8a:	4618      	mov	r0, r3
20003e8c:	f107 072c 	add.w	r7, r7, #44	; 0x2c
20003e90:	46bd      	mov	sp, r7
20003e92:	bc80      	pop	{r7}
20003e94:	4770      	bx	lr
20003e96:	bf00      	nop

20003e98 <HAL_assert_fail>:
void HAL_assert_fail
(
    const uint8_t * file_name,
    uint32_t line_no
)
{
20003e98:	b480      	push	{r7}
20003e9a:	b087      	sub	sp, #28
20003e9c:	af00      	add	r7, sp, #0
20003e9e:	6078      	str	r0, [r7, #4]
20003ea0:	6039      	str	r1, [r7, #0]
    while(1)
    {
        volatile const uint8_t * assert_file = file_name;
20003ea2:	687b      	ldr	r3, [r7, #4]
20003ea4:	617b      	str	r3, [r7, #20]
        volatile uint32_t assert_line = line_no;
20003ea6:	683b      	ldr	r3, [r7, #0]
20003ea8:	613b      	str	r3, [r7, #16]
        volatile char dummy;
		volatile uint32_t i_dummy;
		
		/* following lines to avoid compiler warnings: */
        dummy = *assert_file;
20003eaa:	697b      	ldr	r3, [r7, #20]
20003eac:	781b      	ldrb	r3, [r3, #0]
20003eae:	b2db      	uxtb	r3, r3
20003eb0:	73fb      	strb	r3, [r7, #15]
		i_dummy = assert_line;
20003eb2:	693b      	ldr	r3, [r7, #16]
20003eb4:	60bb      	str	r3, [r7, #8]
		i_dummy++;
20003eb6:	68bb      	ldr	r3, [r7, #8]
20003eb8:	f103 0301 	add.w	r3, r3, #1
20003ebc:	60bb      	str	r3, [r7, #8]
    }
20003ebe:	e7f0      	b.n	20003ea2 <HAL_assert_fail+0xa>

20003ec0 <HW_set_32bit_reg>:
20003ec0:	6001      	str	r1, [r0, #0]
20003ec2:	4770      	bx	lr

20003ec4 <HW_get_32bit_reg>:
20003ec4:	6800      	ldr	r0, [r0, #0]
20003ec6:	4770      	bx	lr

20003ec8 <HW_set_32bit_reg_field>:
20003ec8:	b50e      	push	{r1, r2, r3, lr}
20003eca:	fa03 f301 	lsl.w	r3, r3, r1
20003ece:	ea03 0302 	and.w	r3, r3, r2
20003ed2:	6801      	ldr	r1, [r0, #0]
20003ed4:	ea6f 0202 	mvn.w	r2, r2
20003ed8:	ea01 0102 	and.w	r1, r1, r2
20003edc:	ea41 0103 	orr.w	r1, r1, r3
20003ee0:	6001      	str	r1, [r0, #0]
20003ee2:	bd0e      	pop	{r1, r2, r3, pc}

20003ee4 <HW_get_32bit_reg_field>:
20003ee4:	6800      	ldr	r0, [r0, #0]
20003ee6:	ea00 0002 	and.w	r0, r0, r2
20003eea:	fa20 f001 	lsr.w	r0, r0, r1
20003eee:	4770      	bx	lr

20003ef0 <HW_set_16bit_reg>:
20003ef0:	8001      	strh	r1, [r0, #0]
20003ef2:	4770      	bx	lr

20003ef4 <HW_get_16bit_reg>:
20003ef4:	8800      	ldrh	r0, [r0, #0]
20003ef6:	4770      	bx	lr

20003ef8 <HW_set_16bit_reg_field>:
20003ef8:	b50e      	push	{r1, r2, r3, lr}
20003efa:	fa03 f301 	lsl.w	r3, r3, r1
20003efe:	ea03 0302 	and.w	r3, r3, r2
20003f02:	8801      	ldrh	r1, [r0, #0]
20003f04:	ea6f 0202 	mvn.w	r2, r2
20003f08:	ea01 0102 	and.w	r1, r1, r2
20003f0c:	ea41 0103 	orr.w	r1, r1, r3
20003f10:	8001      	strh	r1, [r0, #0]
20003f12:	bd0e      	pop	{r1, r2, r3, pc}

20003f14 <HW_get_16bit_reg_field>:
20003f14:	8800      	ldrh	r0, [r0, #0]
20003f16:	ea00 0002 	and.w	r0, r0, r2
20003f1a:	fa20 f001 	lsr.w	r0, r0, r1
20003f1e:	4770      	bx	lr

20003f20 <HW_set_8bit_reg>:
20003f20:	7001      	strb	r1, [r0, #0]
20003f22:	4770      	bx	lr

20003f24 <HW_get_8bit_reg>:
20003f24:	7800      	ldrb	r0, [r0, #0]
20003f26:	4770      	bx	lr

20003f28 <HW_set_8bit_reg_field>:
20003f28:	b50e      	push	{r1, r2, r3, lr}
20003f2a:	fa03 f301 	lsl.w	r3, r3, r1
20003f2e:	ea03 0302 	and.w	r3, r3, r2
20003f32:	7801      	ldrb	r1, [r0, #0]
20003f34:	ea6f 0202 	mvn.w	r2, r2
20003f38:	ea01 0102 	and.w	r1, r1, r2
20003f3c:	ea41 0103 	orr.w	r1, r1, r3
20003f40:	7001      	strb	r1, [r0, #0]
20003f42:	bd0e      	pop	{r1, r2, r3, pc}

20003f44 <HW_get_8bit_reg_field>:
20003f44:	7800      	ldrb	r0, [r0, #0]
20003f46:	ea00 0002 	and.w	r0, r0, r2
20003f4a:	fa20 f001 	lsr.w	r0, r0, r1
20003f4e:	4770      	bx	lr

20003f50 <__libc_init_array>:
20003f50:	b570      	push	{r4, r5, r6, lr}
20003f52:	f24a 7600 	movw	r6, #42752	; 0xa700
20003f56:	f24a 7500 	movw	r5, #42752	; 0xa700
20003f5a:	f2c2 0600 	movt	r6, #8192	; 0x2000
20003f5e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003f62:	1b76      	subs	r6, r6, r5
20003f64:	10b6      	asrs	r6, r6, #2
20003f66:	d006      	beq.n	20003f76 <__libc_init_array+0x26>
20003f68:	2400      	movs	r4, #0
20003f6a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20003f6e:	3401      	adds	r4, #1
20003f70:	4798      	blx	r3
20003f72:	42a6      	cmp	r6, r4
20003f74:	d8f9      	bhi.n	20003f6a <__libc_init_array+0x1a>
20003f76:	f24a 7500 	movw	r5, #42752	; 0xa700
20003f7a:	f24a 7604 	movw	r6, #42756	; 0xa704
20003f7e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20003f82:	f2c2 0600 	movt	r6, #8192	; 0x2000
20003f86:	1b76      	subs	r6, r6, r5
20003f88:	f006 fbae 	bl	2000a6e8 <_init>
20003f8c:	10b6      	asrs	r6, r6, #2
20003f8e:	d006      	beq.n	20003f9e <__libc_init_array+0x4e>
20003f90:	2400      	movs	r4, #0
20003f92:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
20003f96:	3401      	adds	r4, #1
20003f98:	4798      	blx	r3
20003f9a:	42a6      	cmp	r6, r4
20003f9c:	d8f9      	bhi.n	20003f92 <__libc_init_array+0x42>
20003f9e:	bd70      	pop	{r4, r5, r6, pc}

20003fa0 <memset>:
20003fa0:	2a03      	cmp	r2, #3
20003fa2:	b2c9      	uxtb	r1, r1
20003fa4:	b430      	push	{r4, r5}
20003fa6:	d807      	bhi.n	20003fb8 <memset+0x18>
20003fa8:	b122      	cbz	r2, 20003fb4 <memset+0x14>
20003faa:	2300      	movs	r3, #0
20003fac:	54c1      	strb	r1, [r0, r3]
20003fae:	3301      	adds	r3, #1
20003fb0:	4293      	cmp	r3, r2
20003fb2:	d1fb      	bne.n	20003fac <memset+0xc>
20003fb4:	bc30      	pop	{r4, r5}
20003fb6:	4770      	bx	lr
20003fb8:	eb00 0c02 	add.w	ip, r0, r2
20003fbc:	4603      	mov	r3, r0
20003fbe:	e001      	b.n	20003fc4 <memset+0x24>
20003fc0:	f803 1c01 	strb.w	r1, [r3, #-1]
20003fc4:	f003 0403 	and.w	r4, r3, #3
20003fc8:	461a      	mov	r2, r3
20003fca:	3301      	adds	r3, #1
20003fcc:	2c00      	cmp	r4, #0
20003fce:	d1f7      	bne.n	20003fc0 <memset+0x20>
20003fd0:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
20003fd4:	ebc2 040c 	rsb	r4, r2, ip
20003fd8:	fb03 f301 	mul.w	r3, r3, r1
20003fdc:	e01f      	b.n	2000401e <memset+0x7e>
20003fde:	f842 3c40 	str.w	r3, [r2, #-64]
20003fe2:	f842 3c3c 	str.w	r3, [r2, #-60]
20003fe6:	f842 3c38 	str.w	r3, [r2, #-56]
20003fea:	f842 3c34 	str.w	r3, [r2, #-52]
20003fee:	f842 3c30 	str.w	r3, [r2, #-48]
20003ff2:	f842 3c2c 	str.w	r3, [r2, #-44]
20003ff6:	f842 3c28 	str.w	r3, [r2, #-40]
20003ffa:	f842 3c24 	str.w	r3, [r2, #-36]
20003ffe:	f842 3c20 	str.w	r3, [r2, #-32]
20004002:	f842 3c1c 	str.w	r3, [r2, #-28]
20004006:	f842 3c18 	str.w	r3, [r2, #-24]
2000400a:	f842 3c14 	str.w	r3, [r2, #-20]
2000400e:	f842 3c10 	str.w	r3, [r2, #-16]
20004012:	f842 3c0c 	str.w	r3, [r2, #-12]
20004016:	f842 3c08 	str.w	r3, [r2, #-8]
2000401a:	f842 3c04 	str.w	r3, [r2, #-4]
2000401e:	4615      	mov	r5, r2
20004020:	3240      	adds	r2, #64	; 0x40
20004022:	2c3f      	cmp	r4, #63	; 0x3f
20004024:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20004028:	dcd9      	bgt.n	20003fde <memset+0x3e>
2000402a:	462a      	mov	r2, r5
2000402c:	ebc5 040c 	rsb	r4, r5, ip
20004030:	e007      	b.n	20004042 <memset+0xa2>
20004032:	f842 3c10 	str.w	r3, [r2, #-16]
20004036:	f842 3c0c 	str.w	r3, [r2, #-12]
2000403a:	f842 3c08 	str.w	r3, [r2, #-8]
2000403e:	f842 3c04 	str.w	r3, [r2, #-4]
20004042:	4615      	mov	r5, r2
20004044:	3210      	adds	r2, #16
20004046:	2c0f      	cmp	r4, #15
20004048:	f1a4 0410 	sub.w	r4, r4, #16
2000404c:	dcf1      	bgt.n	20004032 <memset+0x92>
2000404e:	462a      	mov	r2, r5
20004050:	ebc5 050c 	rsb	r5, r5, ip
20004054:	e001      	b.n	2000405a <memset+0xba>
20004056:	f842 3c04 	str.w	r3, [r2, #-4]
2000405a:	4614      	mov	r4, r2
2000405c:	3204      	adds	r2, #4
2000405e:	2d03      	cmp	r5, #3
20004060:	f1a5 0504 	sub.w	r5, r5, #4
20004064:	dcf7      	bgt.n	20004056 <memset+0xb6>
20004066:	e001      	b.n	2000406c <memset+0xcc>
20004068:	f804 1b01 	strb.w	r1, [r4], #1
2000406c:	4564      	cmp	r4, ip
2000406e:	d3fb      	bcc.n	20004068 <memset+0xc8>
20004070:	e7a0      	b.n	20003fb4 <memset+0x14>
20004072:	bf00      	nop

20004074 <printf>:
20004074:	b40f      	push	{r0, r1, r2, r3}
20004076:	f24a 7334 	movw	r3, #42804	; 0xa734
2000407a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000407e:	b510      	push	{r4, lr}
20004080:	681c      	ldr	r4, [r3, #0]
20004082:	b082      	sub	sp, #8
20004084:	b124      	cbz	r4, 20004090 <printf+0x1c>
20004086:	69a3      	ldr	r3, [r4, #24]
20004088:	b913      	cbnz	r3, 20004090 <printf+0x1c>
2000408a:	4620      	mov	r0, r4
2000408c:	f002 ff08 	bl	20006ea0 <__sinit>
20004090:	4620      	mov	r0, r4
20004092:	ac05      	add	r4, sp, #20
20004094:	9a04      	ldr	r2, [sp, #16]
20004096:	4623      	mov	r3, r4
20004098:	6881      	ldr	r1, [r0, #8]
2000409a:	9401      	str	r4, [sp, #4]
2000409c:	f000 f89e 	bl	200041dc <_vfprintf_r>
200040a0:	b002      	add	sp, #8
200040a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
200040a6:	b004      	add	sp, #16
200040a8:	4770      	bx	lr
200040aa:	bf00      	nop

200040ac <_printf_r>:
200040ac:	b40e      	push	{r1, r2, r3}
200040ae:	b510      	push	{r4, lr}
200040b0:	4604      	mov	r4, r0
200040b2:	b083      	sub	sp, #12
200040b4:	b118      	cbz	r0, 200040be <_printf_r+0x12>
200040b6:	6983      	ldr	r3, [r0, #24]
200040b8:	b90b      	cbnz	r3, 200040be <_printf_r+0x12>
200040ba:	f002 fef1 	bl	20006ea0 <__sinit>
200040be:	4620      	mov	r0, r4
200040c0:	ac06      	add	r4, sp, #24
200040c2:	9a05      	ldr	r2, [sp, #20]
200040c4:	4623      	mov	r3, r4
200040c6:	6881      	ldr	r1, [r0, #8]
200040c8:	9401      	str	r4, [sp, #4]
200040ca:	f000 f887 	bl	200041dc <_vfprintf_r>
200040ce:	b003      	add	sp, #12
200040d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
200040d4:	b003      	add	sp, #12
200040d6:	4770      	bx	lr

200040d8 <_puts_r>:
200040d8:	b530      	push	{r4, r5, lr}
200040da:	4604      	mov	r4, r0
200040dc:	b089      	sub	sp, #36	; 0x24
200040de:	4608      	mov	r0, r1
200040e0:	460d      	mov	r5, r1
200040e2:	f000 f83d 	bl	20004160 <strlen>
200040e6:	f24a 43a4 	movw	r3, #42148	; 0xa4a4
200040ea:	9501      	str	r5, [sp, #4]
200040ec:	f2c2 0300 	movt	r3, #8192	; 0x2000
200040f0:	9303      	str	r3, [sp, #12]
200040f2:	9002      	str	r0, [sp, #8]
200040f4:	1c43      	adds	r3, r0, #1
200040f6:	9307      	str	r3, [sp, #28]
200040f8:	2301      	movs	r3, #1
200040fa:	9304      	str	r3, [sp, #16]
200040fc:	ab01      	add	r3, sp, #4
200040fe:	9305      	str	r3, [sp, #20]
20004100:	2302      	movs	r3, #2
20004102:	9306      	str	r3, [sp, #24]
20004104:	b10c      	cbz	r4, 2000410a <_puts_r+0x32>
20004106:	69a3      	ldr	r3, [r4, #24]
20004108:	b1eb      	cbz	r3, 20004146 <_puts_r+0x6e>
2000410a:	f24a 7334 	movw	r3, #42804	; 0xa734
2000410e:	4620      	mov	r0, r4
20004110:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004114:	681b      	ldr	r3, [r3, #0]
20004116:	689b      	ldr	r3, [r3, #8]
20004118:	899a      	ldrh	r2, [r3, #12]
2000411a:	f412 5f00 	tst.w	r2, #8192	; 0x2000
2000411e:	bf01      	itttt	eq
20004120:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
20004124:	819a      	strheq	r2, [r3, #12]
20004126:	6e59      	ldreq	r1, [r3, #100]	; 0x64
20004128:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
2000412c:	68a1      	ldr	r1, [r4, #8]
2000412e:	bf08      	it	eq
20004130:	665a      	streq	r2, [r3, #100]	; 0x64
20004132:	aa05      	add	r2, sp, #20
20004134:	f003 f818 	bl	20007168 <__sfvwrite_r>
20004138:	2800      	cmp	r0, #0
2000413a:	bf14      	ite	ne
2000413c:	f04f 30ff 	movne.w	r0, #4294967295
20004140:	200a      	moveq	r0, #10
20004142:	b009      	add	sp, #36	; 0x24
20004144:	bd30      	pop	{r4, r5, pc}
20004146:	4620      	mov	r0, r4
20004148:	f002 feaa 	bl	20006ea0 <__sinit>
2000414c:	e7dd      	b.n	2000410a <_puts_r+0x32>
2000414e:	bf00      	nop

20004150 <puts>:
20004150:	f24a 7334 	movw	r3, #42804	; 0xa734
20004154:	4601      	mov	r1, r0
20004156:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000415a:	6818      	ldr	r0, [r3, #0]
2000415c:	e7bc      	b.n	200040d8 <_puts_r>
2000415e:	bf00      	nop

20004160 <strlen>:
20004160:	f020 0103 	bic.w	r1, r0, #3
20004164:	f010 0003 	ands.w	r0, r0, #3
20004168:	f1c0 0000 	rsb	r0, r0, #0
2000416c:	f851 3b04 	ldr.w	r3, [r1], #4
20004170:	f100 0c04 	add.w	ip, r0, #4
20004174:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
20004178:	f06f 0200 	mvn.w	r2, #0
2000417c:	bf1c      	itt	ne
2000417e:	fa22 f20c 	lsrne.w	r2, r2, ip
20004182:	4313      	orrne	r3, r2
20004184:	f04f 0c01 	mov.w	ip, #1
20004188:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
2000418c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
20004190:	eba3 020c 	sub.w	r2, r3, ip
20004194:	ea22 0203 	bic.w	r2, r2, r3
20004198:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
2000419c:	bf04      	itt	eq
2000419e:	f851 3b04 	ldreq.w	r3, [r1], #4
200041a2:	3004      	addeq	r0, #4
200041a4:	d0f4      	beq.n	20004190 <strlen+0x30>
200041a6:	f013 0fff 	tst.w	r3, #255	; 0xff
200041aa:	bf1f      	itttt	ne
200041ac:	3001      	addne	r0, #1
200041ae:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
200041b2:	3001      	addne	r0, #1
200041b4:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
200041b8:	bf18      	it	ne
200041ba:	3001      	addne	r0, #1
200041bc:	4770      	bx	lr
200041be:	bf00      	nop

200041c0 <__sprint_r>:
200041c0:	6893      	ldr	r3, [r2, #8]
200041c2:	b510      	push	{r4, lr}
200041c4:	4614      	mov	r4, r2
200041c6:	b913      	cbnz	r3, 200041ce <__sprint_r+0xe>
200041c8:	6053      	str	r3, [r2, #4]
200041ca:	4618      	mov	r0, r3
200041cc:	bd10      	pop	{r4, pc}
200041ce:	f002 ffcb 	bl	20007168 <__sfvwrite_r>
200041d2:	2300      	movs	r3, #0
200041d4:	6063      	str	r3, [r4, #4]
200041d6:	60a3      	str	r3, [r4, #8]
200041d8:	bd10      	pop	{r4, pc}
200041da:	bf00      	nop

200041dc <_vfprintf_r>:
200041dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200041e0:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
200041e4:	b083      	sub	sp, #12
200041e6:	460e      	mov	r6, r1
200041e8:	4615      	mov	r5, r2
200041ea:	469a      	mov	sl, r3
200041ec:	4681      	mov	r9, r0
200041ee:	f003 f9ab 	bl	20007548 <_localeconv_r>
200041f2:	6800      	ldr	r0, [r0, #0]
200041f4:	901d      	str	r0, [sp, #116]	; 0x74
200041f6:	f1b9 0f00 	cmp.w	r9, #0
200041fa:	d004      	beq.n	20004206 <_vfprintf_r+0x2a>
200041fc:	f8d9 3018 	ldr.w	r3, [r9, #24]
20004200:	2b00      	cmp	r3, #0
20004202:	f000 815a 	beq.w	200044ba <_vfprintf_r+0x2de>
20004206:	f24a 531c 	movw	r3, #42268	; 0xa51c
2000420a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000420e:	429e      	cmp	r6, r3
20004210:	bf08      	it	eq
20004212:	f8d9 6004 	ldreq.w	r6, [r9, #4]
20004216:	d010      	beq.n	2000423a <_vfprintf_r+0x5e>
20004218:	f24a 533c 	movw	r3, #42300	; 0xa53c
2000421c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004220:	429e      	cmp	r6, r3
20004222:	bf08      	it	eq
20004224:	f8d9 6008 	ldreq.w	r6, [r9, #8]
20004228:	d007      	beq.n	2000423a <_vfprintf_r+0x5e>
2000422a:	f24a 535c 	movw	r3, #42332	; 0xa55c
2000422e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004232:	429e      	cmp	r6, r3
20004234:	bf08      	it	eq
20004236:	f8d9 600c 	ldreq.w	r6, [r9, #12]
2000423a:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
2000423e:	fa1f f38c 	uxth.w	r3, ip
20004242:	f413 5f00 	tst.w	r3, #8192	; 0x2000
20004246:	d109      	bne.n	2000425c <_vfprintf_r+0x80>
20004248:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
2000424c:	6e72      	ldr	r2, [r6, #100]	; 0x64
2000424e:	f8a6 c00c 	strh.w	ip, [r6, #12]
20004252:	fa1f f38c 	uxth.w	r3, ip
20004256:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
2000425a:	6672      	str	r2, [r6, #100]	; 0x64
2000425c:	f013 0f08 	tst.w	r3, #8
20004260:	f001 8301 	beq.w	20005866 <_vfprintf_r+0x168a>
20004264:	6932      	ldr	r2, [r6, #16]
20004266:	2a00      	cmp	r2, #0
20004268:	f001 82fd 	beq.w	20005866 <_vfprintf_r+0x168a>
2000426c:	f003 031a 	and.w	r3, r3, #26
20004270:	2b0a      	cmp	r3, #10
20004272:	f000 80e0 	beq.w	20004436 <_vfprintf_r+0x25a>
20004276:	2200      	movs	r2, #0
20004278:	9212      	str	r2, [sp, #72]	; 0x48
2000427a:	921a      	str	r2, [sp, #104]	; 0x68
2000427c:	2300      	movs	r3, #0
2000427e:	921c      	str	r2, [sp, #112]	; 0x70
20004280:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004284:	9211      	str	r2, [sp, #68]	; 0x44
20004286:	3404      	adds	r4, #4
20004288:	9219      	str	r2, [sp, #100]	; 0x64
2000428a:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
2000428e:	931b      	str	r3, [sp, #108]	; 0x6c
20004290:	3204      	adds	r2, #4
20004292:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
20004296:	3228      	adds	r2, #40	; 0x28
20004298:	3303      	adds	r3, #3
2000429a:	9218      	str	r2, [sp, #96]	; 0x60
2000429c:	9307      	str	r3, [sp, #28]
2000429e:	2300      	movs	r3, #0
200042a0:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
200042a4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200042a8:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
200042ac:	782b      	ldrb	r3, [r5, #0]
200042ae:	1e1a      	subs	r2, r3, #0
200042b0:	bf18      	it	ne
200042b2:	2201      	movne	r2, #1
200042b4:	2b25      	cmp	r3, #37	; 0x25
200042b6:	bf0c      	ite	eq
200042b8:	2200      	moveq	r2, #0
200042ba:	f002 0201 	andne.w	r2, r2, #1
200042be:	b332      	cbz	r2, 2000430e <_vfprintf_r+0x132>
200042c0:	462f      	mov	r7, r5
200042c2:	f817 3f01 	ldrb.w	r3, [r7, #1]!
200042c6:	1e1a      	subs	r2, r3, #0
200042c8:	bf18      	it	ne
200042ca:	2201      	movne	r2, #1
200042cc:	2b25      	cmp	r3, #37	; 0x25
200042ce:	bf0c      	ite	eq
200042d0:	2200      	moveq	r2, #0
200042d2:	f002 0201 	andne.w	r2, r2, #1
200042d6:	2a00      	cmp	r2, #0
200042d8:	d1f3      	bne.n	200042c2 <_vfprintf_r+0xe6>
200042da:	ebb7 0805 	subs.w	r8, r7, r5
200042de:	bf08      	it	eq
200042e0:	463d      	moveq	r5, r7
200042e2:	d014      	beq.n	2000430e <_vfprintf_r+0x132>
200042e4:	f8c4 8004 	str.w	r8, [r4, #4]
200042e8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200042ec:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200042f0:	3301      	adds	r3, #1
200042f2:	6025      	str	r5, [r4, #0]
200042f4:	2b07      	cmp	r3, #7
200042f6:	4442      	add	r2, r8
200042f8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200042fc:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004300:	dc78      	bgt.n	200043f4 <_vfprintf_r+0x218>
20004302:	3408      	adds	r4, #8
20004304:	9811      	ldr	r0, [sp, #68]	; 0x44
20004306:	463d      	mov	r5, r7
20004308:	4440      	add	r0, r8
2000430a:	9011      	str	r0, [sp, #68]	; 0x44
2000430c:	783b      	ldrb	r3, [r7, #0]
2000430e:	2b00      	cmp	r3, #0
20004310:	d07c      	beq.n	2000440c <_vfprintf_r+0x230>
20004312:	1c6b      	adds	r3, r5, #1
20004314:	f04f 37ff 	mov.w	r7, #4294967295
20004318:	202b      	movs	r0, #43	; 0x2b
2000431a:	f04f 0c20 	mov.w	ip, #32
2000431e:	2100      	movs	r1, #0
20004320:	f04f 0200 	mov.w	r2, #0
20004324:	910f      	str	r1, [sp, #60]	; 0x3c
20004326:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
2000432a:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
2000432e:	786a      	ldrb	r2, [r5, #1]
20004330:	910a      	str	r1, [sp, #40]	; 0x28
20004332:	1c5d      	adds	r5, r3, #1
20004334:	f1a2 0320 	sub.w	r3, r2, #32
20004338:	2b58      	cmp	r3, #88	; 0x58
2000433a:	f200 8286 	bhi.w	2000484a <_vfprintf_r+0x66e>
2000433e:	e8df f013 	tbh	[pc, r3, lsl #1]
20004342:	0298      	.short	0x0298
20004344:	02840284 	.word	0x02840284
20004348:	028402a4 	.word	0x028402a4
2000434c:	02840284 	.word	0x02840284
20004350:	02840284 	.word	0x02840284
20004354:	02ad0284 	.word	0x02ad0284
20004358:	028402ba 	.word	0x028402ba
2000435c:	02ca02c1 	.word	0x02ca02c1
20004360:	02e70284 	.word	0x02e70284
20004364:	02f002f0 	.word	0x02f002f0
20004368:	02f002f0 	.word	0x02f002f0
2000436c:	02f002f0 	.word	0x02f002f0
20004370:	02f002f0 	.word	0x02f002f0
20004374:	028402f0 	.word	0x028402f0
20004378:	02840284 	.word	0x02840284
2000437c:	02840284 	.word	0x02840284
20004380:	02840284 	.word	0x02840284
20004384:	02840284 	.word	0x02840284
20004388:	03040284 	.word	0x03040284
2000438c:	02840326 	.word	0x02840326
20004390:	02840326 	.word	0x02840326
20004394:	02840284 	.word	0x02840284
20004398:	036a0284 	.word	0x036a0284
2000439c:	02840284 	.word	0x02840284
200043a0:	02840481 	.word	0x02840481
200043a4:	02840284 	.word	0x02840284
200043a8:	02840284 	.word	0x02840284
200043ac:	02840414 	.word	0x02840414
200043b0:	042f0284 	.word	0x042f0284
200043b4:	02840284 	.word	0x02840284
200043b8:	02840284 	.word	0x02840284
200043bc:	02840284 	.word	0x02840284
200043c0:	02840284 	.word	0x02840284
200043c4:	02840284 	.word	0x02840284
200043c8:	0465044f 	.word	0x0465044f
200043cc:	03260326 	.word	0x03260326
200043d0:	03730326 	.word	0x03730326
200043d4:	02840465 	.word	0x02840465
200043d8:	03790284 	.word	0x03790284
200043dc:	03850284 	.word	0x03850284
200043e0:	03ad0396 	.word	0x03ad0396
200043e4:	0284040a 	.word	0x0284040a
200043e8:	028403cc 	.word	0x028403cc
200043ec:	028403f4 	.word	0x028403f4
200043f0:	00c00284 	.word	0x00c00284
200043f4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200043f8:	4648      	mov	r0, r9
200043fa:	4631      	mov	r1, r6
200043fc:	320c      	adds	r2, #12
200043fe:	f7ff fedf 	bl	200041c0 <__sprint_r>
20004402:	b958      	cbnz	r0, 2000441c <_vfprintf_r+0x240>
20004404:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004408:	3404      	adds	r4, #4
2000440a:	e77b      	b.n	20004304 <_vfprintf_r+0x128>
2000440c:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004410:	2b00      	cmp	r3, #0
20004412:	f041 8192 	bne.w	2000573a <_vfprintf_r+0x155e>
20004416:	2300      	movs	r3, #0
20004418:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000441c:	89b3      	ldrh	r3, [r6, #12]
2000441e:	f013 0f40 	tst.w	r3, #64	; 0x40
20004422:	d002      	beq.n	2000442a <_vfprintf_r+0x24e>
20004424:	f04f 30ff 	mov.w	r0, #4294967295
20004428:	9011      	str	r0, [sp, #68]	; 0x44
2000442a:	9811      	ldr	r0, [sp, #68]	; 0x44
2000442c:	b05f      	add	sp, #380	; 0x17c
2000442e:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
20004432:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20004436:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
2000443a:	2b00      	cmp	r3, #0
2000443c:	f6ff af1b 	blt.w	20004276 <_vfprintf_r+0x9a>
20004440:	6a37      	ldr	r7, [r6, #32]
20004442:	f02c 0c02 	bic.w	ip, ip, #2
20004446:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
2000444a:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
2000444e:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
20004452:	340c      	adds	r4, #12
20004454:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
20004458:	462a      	mov	r2, r5
2000445a:	4653      	mov	r3, sl
2000445c:	4648      	mov	r0, r9
2000445e:	4621      	mov	r1, r4
20004460:	ad1f      	add	r5, sp, #124	; 0x7c
20004462:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
20004466:	2700      	movs	r7, #0
20004468:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
2000446c:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
20004470:	f44f 6580 	mov.w	r5, #1024	; 0x400
20004474:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
20004478:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
2000447c:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
20004480:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
20004484:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
20004488:	f7ff fea8 	bl	200041dc <_vfprintf_r>
2000448c:	2800      	cmp	r0, #0
2000448e:	9011      	str	r0, [sp, #68]	; 0x44
20004490:	db09      	blt.n	200044a6 <_vfprintf_r+0x2ca>
20004492:	4621      	mov	r1, r4
20004494:	4648      	mov	r0, r9
20004496:	f002 fb93 	bl	20006bc0 <_fflush_r>
2000449a:	9911      	ldr	r1, [sp, #68]	; 0x44
2000449c:	42b8      	cmp	r0, r7
2000449e:	bf18      	it	ne
200044a0:	f04f 31ff 	movne.w	r1, #4294967295
200044a4:	9111      	str	r1, [sp, #68]	; 0x44
200044a6:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
200044aa:	f013 0f40 	tst.w	r3, #64	; 0x40
200044ae:	d0bc      	beq.n	2000442a <_vfprintf_r+0x24e>
200044b0:	89b3      	ldrh	r3, [r6, #12]
200044b2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200044b6:	81b3      	strh	r3, [r6, #12]
200044b8:	e7b7      	b.n	2000442a <_vfprintf_r+0x24e>
200044ba:	4648      	mov	r0, r9
200044bc:	f002 fcf0 	bl	20006ea0 <__sinit>
200044c0:	e6a1      	b.n	20004206 <_vfprintf_r+0x2a>
200044c2:	980a      	ldr	r0, [sp, #40]	; 0x28
200044c4:	f24a 4cec 	movw	ip, #42220	; 0xa4ec
200044c8:	f2c2 0c00 	movt	ip, #8192	; 0x2000
200044cc:	9216      	str	r2, [sp, #88]	; 0x58
200044ce:	f010 0f20 	tst.w	r0, #32
200044d2:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
200044d6:	f000 836e 	beq.w	20004bb6 <_vfprintf_r+0x9da>
200044da:	990b      	ldr	r1, [sp, #44]	; 0x2c
200044dc:	1dcb      	adds	r3, r1, #7
200044de:	f023 0307 	bic.w	r3, r3, #7
200044e2:	f103 0208 	add.w	r2, r3, #8
200044e6:	920b      	str	r2, [sp, #44]	; 0x2c
200044e8:	e9d3 ab00 	ldrd	sl, fp, [r3]
200044ec:	ea5a 020b 	orrs.w	r2, sl, fp
200044f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200044f2:	bf0c      	ite	eq
200044f4:	2200      	moveq	r2, #0
200044f6:	2201      	movne	r2, #1
200044f8:	4213      	tst	r3, r2
200044fa:	f040 866b 	bne.w	200051d4 <_vfprintf_r+0xff8>
200044fe:	2302      	movs	r3, #2
20004500:	f04f 0100 	mov.w	r1, #0
20004504:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
20004508:	2f00      	cmp	r7, #0
2000450a:	bfa2      	ittt	ge
2000450c:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
20004510:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
20004514:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
20004518:	2f00      	cmp	r7, #0
2000451a:	bf18      	it	ne
2000451c:	f042 0201 	orrne.w	r2, r2, #1
20004520:	2a00      	cmp	r2, #0
20004522:	f000 841e 	beq.w	20004d62 <_vfprintf_r+0xb86>
20004526:	2b01      	cmp	r3, #1
20004528:	f000 85de 	beq.w	200050e8 <_vfprintf_r+0xf0c>
2000452c:	2b02      	cmp	r3, #2
2000452e:	f000 85c1 	beq.w	200050b4 <_vfprintf_r+0xed8>
20004532:	9918      	ldr	r1, [sp, #96]	; 0x60
20004534:	9113      	str	r1, [sp, #76]	; 0x4c
20004536:	ea4f 08da 	mov.w	r8, sl, lsr #3
2000453a:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
2000453e:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
20004542:	f00a 0007 	and.w	r0, sl, #7
20004546:	46e3      	mov	fp, ip
20004548:	46c2      	mov	sl, r8
2000454a:	3030      	adds	r0, #48	; 0x30
2000454c:	ea5a 020b 	orrs.w	r2, sl, fp
20004550:	f801 0d01 	strb.w	r0, [r1, #-1]!
20004554:	d1ef      	bne.n	20004536 <_vfprintf_r+0x35a>
20004556:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000455a:	9113      	str	r1, [sp, #76]	; 0x4c
2000455c:	f01c 0f01 	tst.w	ip, #1
20004560:	f040 868c 	bne.w	2000527c <_vfprintf_r+0x10a0>
20004564:	9818      	ldr	r0, [sp, #96]	; 0x60
20004566:	1a40      	subs	r0, r0, r1
20004568:	9010      	str	r0, [sp, #64]	; 0x40
2000456a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000456e:	9a10      	ldr	r2, [sp, #64]	; 0x40
20004570:	9717      	str	r7, [sp, #92]	; 0x5c
20004572:	42ba      	cmp	r2, r7
20004574:	bfb8      	it	lt
20004576:	463a      	movlt	r2, r7
20004578:	920c      	str	r2, [sp, #48]	; 0x30
2000457a:	b113      	cbz	r3, 20004582 <_vfprintf_r+0x3a6>
2000457c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
2000457e:	3201      	adds	r2, #1
20004580:	920c      	str	r2, [sp, #48]	; 0x30
20004582:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004584:	980a      	ldr	r0, [sp, #40]	; 0x28
20004586:	f013 0302 	ands.w	r3, r3, #2
2000458a:	9315      	str	r3, [sp, #84]	; 0x54
2000458c:	bf1e      	ittt	ne
2000458e:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
20004592:	f10c 0c02 	addne.w	ip, ip, #2
20004596:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
2000459a:	f010 0084 	ands.w	r0, r0, #132	; 0x84
2000459e:	9014      	str	r0, [sp, #80]	; 0x50
200045a0:	d14d      	bne.n	2000463e <_vfprintf_r+0x462>
200045a2:	990f      	ldr	r1, [sp, #60]	; 0x3c
200045a4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
200045a6:	1a8f      	subs	r7, r1, r2
200045a8:	2f00      	cmp	r7, #0
200045aa:	dd48      	ble.n	2000463e <_vfprintf_r+0x462>
200045ac:	2f10      	cmp	r7, #16
200045ae:	f24a 48a8 	movw	r8, #42152	; 0xa4a8
200045b2:	bfd8      	it	le
200045b4:	f2c2 0800 	movtle	r8, #8192	; 0x2000
200045b8:	dd30      	ble.n	2000461c <_vfprintf_r+0x440>
200045ba:	f2c2 0800 	movt	r8, #8192	; 0x2000
200045be:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
200045c2:	4643      	mov	r3, r8
200045c4:	f04f 0a10 	mov.w	sl, #16
200045c8:	46a8      	mov	r8, r5
200045ca:	f10b 0b0c 	add.w	fp, fp, #12
200045ce:	461d      	mov	r5, r3
200045d0:	e002      	b.n	200045d8 <_vfprintf_r+0x3fc>
200045d2:	3f10      	subs	r7, #16
200045d4:	2f10      	cmp	r7, #16
200045d6:	dd1e      	ble.n	20004616 <_vfprintf_r+0x43a>
200045d8:	f8c4 a004 	str.w	sl, [r4, #4]
200045dc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200045e0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200045e4:	3301      	adds	r3, #1
200045e6:	6025      	str	r5, [r4, #0]
200045e8:	3210      	adds	r2, #16
200045ea:	2b07      	cmp	r3, #7
200045ec:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200045f0:	f104 0408 	add.w	r4, r4, #8
200045f4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200045f8:	ddeb      	ble.n	200045d2 <_vfprintf_r+0x3f6>
200045fa:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200045fe:	4648      	mov	r0, r9
20004600:	4631      	mov	r1, r6
20004602:	465a      	mov	r2, fp
20004604:	3404      	adds	r4, #4
20004606:	f7ff fddb 	bl	200041c0 <__sprint_r>
2000460a:	2800      	cmp	r0, #0
2000460c:	f47f af06 	bne.w	2000441c <_vfprintf_r+0x240>
20004610:	3f10      	subs	r7, #16
20004612:	2f10      	cmp	r7, #16
20004614:	dce0      	bgt.n	200045d8 <_vfprintf_r+0x3fc>
20004616:	462b      	mov	r3, r5
20004618:	4645      	mov	r5, r8
2000461a:	4698      	mov	r8, r3
2000461c:	6067      	str	r7, [r4, #4]
2000461e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004622:	f8c4 8000 	str.w	r8, [r4]
20004626:	1c5a      	adds	r2, r3, #1
20004628:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000462c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004630:	19db      	adds	r3, r3, r7
20004632:	2a07      	cmp	r2, #7
20004634:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004638:	f300 858a 	bgt.w	20005150 <_vfprintf_r+0xf74>
2000463c:	3408      	adds	r4, #8
2000463e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004642:	b19b      	cbz	r3, 2000466c <_vfprintf_r+0x490>
20004644:	2301      	movs	r3, #1
20004646:	6063      	str	r3, [r4, #4]
20004648:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000464c:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
20004650:	3207      	adds	r2, #7
20004652:	6022      	str	r2, [r4, #0]
20004654:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004658:	3301      	adds	r3, #1
2000465a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000465e:	3201      	adds	r2, #1
20004660:	2b07      	cmp	r3, #7
20004662:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004666:	f300 84b6 	bgt.w	20004fd6 <_vfprintf_r+0xdfa>
2000466a:	3408      	adds	r4, #8
2000466c:	9b15      	ldr	r3, [sp, #84]	; 0x54
2000466e:	b19b      	cbz	r3, 20004698 <_vfprintf_r+0x4bc>
20004670:	2302      	movs	r3, #2
20004672:	6063      	str	r3, [r4, #4]
20004674:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004678:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
2000467c:	3204      	adds	r2, #4
2000467e:	6022      	str	r2, [r4, #0]
20004680:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004684:	3301      	adds	r3, #1
20004686:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000468a:	3202      	adds	r2, #2
2000468c:	2b07      	cmp	r3, #7
2000468e:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004692:	f300 84af 	bgt.w	20004ff4 <_vfprintf_r+0xe18>
20004696:	3408      	adds	r4, #8
20004698:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
2000469c:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
200046a0:	f000 8376 	beq.w	20004d90 <_vfprintf_r+0xbb4>
200046a4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
200046a6:	9a10      	ldr	r2, [sp, #64]	; 0x40
200046a8:	1a9f      	subs	r7, r3, r2
200046aa:	2f00      	cmp	r7, #0
200046ac:	dd43      	ble.n	20004736 <_vfprintf_r+0x55a>
200046ae:	2f10      	cmp	r7, #16
200046b0:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 20005240 <_vfprintf_r+0x1064>
200046b4:	dd2e      	ble.n	20004714 <_vfprintf_r+0x538>
200046b6:	4643      	mov	r3, r8
200046b8:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
200046bc:	46a8      	mov	r8, r5
200046be:	f04f 0a10 	mov.w	sl, #16
200046c2:	f10b 0b0c 	add.w	fp, fp, #12
200046c6:	461d      	mov	r5, r3
200046c8:	e002      	b.n	200046d0 <_vfprintf_r+0x4f4>
200046ca:	3f10      	subs	r7, #16
200046cc:	2f10      	cmp	r7, #16
200046ce:	dd1e      	ble.n	2000470e <_vfprintf_r+0x532>
200046d0:	f8c4 a004 	str.w	sl, [r4, #4]
200046d4:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200046d8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200046dc:	3301      	adds	r3, #1
200046de:	6025      	str	r5, [r4, #0]
200046e0:	3210      	adds	r2, #16
200046e2:	2b07      	cmp	r3, #7
200046e4:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200046e8:	f104 0408 	add.w	r4, r4, #8
200046ec:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200046f0:	ddeb      	ble.n	200046ca <_vfprintf_r+0x4ee>
200046f2:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200046f6:	4648      	mov	r0, r9
200046f8:	4631      	mov	r1, r6
200046fa:	465a      	mov	r2, fp
200046fc:	3404      	adds	r4, #4
200046fe:	f7ff fd5f 	bl	200041c0 <__sprint_r>
20004702:	2800      	cmp	r0, #0
20004704:	f47f ae8a 	bne.w	2000441c <_vfprintf_r+0x240>
20004708:	3f10      	subs	r7, #16
2000470a:	2f10      	cmp	r7, #16
2000470c:	dce0      	bgt.n	200046d0 <_vfprintf_r+0x4f4>
2000470e:	462b      	mov	r3, r5
20004710:	4645      	mov	r5, r8
20004712:	4698      	mov	r8, r3
20004714:	6067      	str	r7, [r4, #4]
20004716:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000471a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
2000471e:	3301      	adds	r3, #1
20004720:	f8c4 8000 	str.w	r8, [r4]
20004724:	19d2      	adds	r2, r2, r7
20004726:	2b07      	cmp	r3, #7
20004728:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
2000472c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004730:	f300 8442 	bgt.w	20004fb8 <_vfprintf_r+0xddc>
20004734:	3408      	adds	r4, #8
20004736:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
2000473a:	f41c 7f80 	tst.w	ip, #256	; 0x100
2000473e:	f040 829d 	bne.w	20004c7c <_vfprintf_r+0xaa0>
20004742:	9810      	ldr	r0, [sp, #64]	; 0x40
20004744:	9913      	ldr	r1, [sp, #76]	; 0x4c
20004746:	6060      	str	r0, [r4, #4]
20004748:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000474c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004750:	3301      	adds	r3, #1
20004752:	6021      	str	r1, [r4, #0]
20004754:	1812      	adds	r2, r2, r0
20004756:	2b07      	cmp	r3, #7
20004758:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000475c:	bfd8      	it	le
2000475e:	f104 0308 	addle.w	r3, r4, #8
20004762:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004766:	f300 839b 	bgt.w	20004ea0 <_vfprintf_r+0xcc4>
2000476a:	990a      	ldr	r1, [sp, #40]	; 0x28
2000476c:	f011 0f04 	tst.w	r1, #4
20004770:	d055      	beq.n	2000481e <_vfprintf_r+0x642>
20004772:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
20004774:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
20004778:	ebcc 0702 	rsb	r7, ip, r2
2000477c:	2f00      	cmp	r7, #0
2000477e:	dd4e      	ble.n	2000481e <_vfprintf_r+0x642>
20004780:	2f10      	cmp	r7, #16
20004782:	f24a 48a8 	movw	r8, #42152	; 0xa4a8
20004786:	bfd8      	it	le
20004788:	f2c2 0800 	movtle	r8, #8192	; 0x2000
2000478c:	dd2e      	ble.n	200047ec <_vfprintf_r+0x610>
2000478e:	f2c2 0800 	movt	r8, #8192	; 0x2000
20004792:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20004796:	4642      	mov	r2, r8
20004798:	2410      	movs	r4, #16
2000479a:	46a8      	mov	r8, r5
2000479c:	f10a 0a0c 	add.w	sl, sl, #12
200047a0:	4615      	mov	r5, r2
200047a2:	e002      	b.n	200047aa <_vfprintf_r+0x5ce>
200047a4:	3f10      	subs	r7, #16
200047a6:	2f10      	cmp	r7, #16
200047a8:	dd1d      	ble.n	200047e6 <_vfprintf_r+0x60a>
200047aa:	605c      	str	r4, [r3, #4]
200047ac:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200047b0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200047b4:	3201      	adds	r2, #1
200047b6:	601d      	str	r5, [r3, #0]
200047b8:	3110      	adds	r1, #16
200047ba:	2a07      	cmp	r2, #7
200047bc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200047c0:	f103 0308 	add.w	r3, r3, #8
200047c4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200047c8:	ddec      	ble.n	200047a4 <_vfprintf_r+0x5c8>
200047ca:	4648      	mov	r0, r9
200047cc:	4631      	mov	r1, r6
200047ce:	4652      	mov	r2, sl
200047d0:	f7ff fcf6 	bl	200041c0 <__sprint_r>
200047d4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200047d8:	3304      	adds	r3, #4
200047da:	2800      	cmp	r0, #0
200047dc:	f47f ae1e 	bne.w	2000441c <_vfprintf_r+0x240>
200047e0:	3f10      	subs	r7, #16
200047e2:	2f10      	cmp	r7, #16
200047e4:	dce1      	bgt.n	200047aa <_vfprintf_r+0x5ce>
200047e6:	462a      	mov	r2, r5
200047e8:	4645      	mov	r5, r8
200047ea:	4690      	mov	r8, r2
200047ec:	605f      	str	r7, [r3, #4]
200047ee:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200047f2:	f8c3 8000 	str.w	r8, [r3]
200047f6:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
200047fa:	3201      	adds	r2, #1
200047fc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004800:	18fb      	adds	r3, r7, r3
20004802:	2a07      	cmp	r2, #7
20004804:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004808:	dd0b      	ble.n	20004822 <_vfprintf_r+0x646>
2000480a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000480e:	4648      	mov	r0, r9
20004810:	4631      	mov	r1, r6
20004812:	320c      	adds	r2, #12
20004814:	f7ff fcd4 	bl	200041c0 <__sprint_r>
20004818:	2800      	cmp	r0, #0
2000481a:	f47f adff 	bne.w	2000441c <_vfprintf_r+0x240>
2000481e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004822:	9811      	ldr	r0, [sp, #68]	; 0x44
20004824:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20004826:	990f      	ldr	r1, [sp, #60]	; 0x3c
20004828:	428a      	cmp	r2, r1
2000482a:	bfac      	ite	ge
2000482c:	1880      	addge	r0, r0, r2
2000482e:	1840      	addlt	r0, r0, r1
20004830:	9011      	str	r0, [sp, #68]	; 0x44
20004832:	2b00      	cmp	r3, #0
20004834:	f040 8342 	bne.w	20004ebc <_vfprintf_r+0xce0>
20004838:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000483c:	2300      	movs	r3, #0
2000483e:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
20004842:	3404      	adds	r4, #4
20004844:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004848:	e530      	b.n	200042ac <_vfprintf_r+0xd0>
2000484a:	9216      	str	r2, [sp, #88]	; 0x58
2000484c:	2a00      	cmp	r2, #0
2000484e:	f43f addd 	beq.w	2000440c <_vfprintf_r+0x230>
20004852:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
20004856:	2301      	movs	r3, #1
20004858:	f04f 0c00 	mov.w	ip, #0
2000485c:	3004      	adds	r0, #4
2000485e:	930c      	str	r3, [sp, #48]	; 0x30
20004860:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
20004864:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20004868:	9013      	str	r0, [sp, #76]	; 0x4c
2000486a:	9310      	str	r3, [sp, #64]	; 0x40
2000486c:	2100      	movs	r1, #0
2000486e:	9117      	str	r1, [sp, #92]	; 0x5c
20004870:	e687      	b.n	20004582 <_vfprintf_r+0x3a6>
20004872:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004876:	2b00      	cmp	r3, #0
20004878:	f040 852b 	bne.w	200052d2 <_vfprintf_r+0x10f6>
2000487c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000487e:	462b      	mov	r3, r5
20004880:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
20004884:	782a      	ldrb	r2, [r5, #0]
20004886:	910b      	str	r1, [sp, #44]	; 0x2c
20004888:	e553      	b.n	20004332 <_vfprintf_r+0x156>
2000488a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000488c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000488e:	f043 0301 	orr.w	r3, r3, #1
20004892:	930a      	str	r3, [sp, #40]	; 0x28
20004894:	462b      	mov	r3, r5
20004896:	782a      	ldrb	r2, [r5, #0]
20004898:	910b      	str	r1, [sp, #44]	; 0x2c
2000489a:	e54a      	b.n	20004332 <_vfprintf_r+0x156>
2000489c:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000489e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200048a0:	6809      	ldr	r1, [r1, #0]
200048a2:	910f      	str	r1, [sp, #60]	; 0x3c
200048a4:	1d11      	adds	r1, r2, #4
200048a6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
200048a8:	2b00      	cmp	r3, #0
200048aa:	f2c0 8780 	blt.w	200057ae <_vfprintf_r+0x15d2>
200048ae:	782a      	ldrb	r2, [r5, #0]
200048b0:	462b      	mov	r3, r5
200048b2:	910b      	str	r1, [sp, #44]	; 0x2c
200048b4:	e53d      	b.n	20004332 <_vfprintf_r+0x156>
200048b6:	990b      	ldr	r1, [sp, #44]	; 0x2c
200048b8:	462b      	mov	r3, r5
200048ba:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
200048be:	782a      	ldrb	r2, [r5, #0]
200048c0:	910b      	str	r1, [sp, #44]	; 0x2c
200048c2:	e536      	b.n	20004332 <_vfprintf_r+0x156>
200048c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
200048c6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200048c8:	f043 0304 	orr.w	r3, r3, #4
200048cc:	930a      	str	r3, [sp, #40]	; 0x28
200048ce:	462b      	mov	r3, r5
200048d0:	782a      	ldrb	r2, [r5, #0]
200048d2:	910b      	str	r1, [sp, #44]	; 0x2c
200048d4:	e52d      	b.n	20004332 <_vfprintf_r+0x156>
200048d6:	462b      	mov	r3, r5
200048d8:	f813 2b01 	ldrb.w	r2, [r3], #1
200048dc:	2a2a      	cmp	r2, #42	; 0x2a
200048de:	f001 80cd 	beq.w	20005a7c <_vfprintf_r+0x18a0>
200048e2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
200048e6:	2909      	cmp	r1, #9
200048e8:	f201 8037 	bhi.w	2000595a <_vfprintf_r+0x177e>
200048ec:	3502      	adds	r5, #2
200048ee:	2700      	movs	r7, #0
200048f0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
200048f4:	eb07 0787 	add.w	r7, r7, r7, lsl #2
200048f8:	462b      	mov	r3, r5
200048fa:	3501      	adds	r5, #1
200048fc:	eb01 0747 	add.w	r7, r1, r7, lsl #1
20004900:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20004904:	2909      	cmp	r1, #9
20004906:	d9f3      	bls.n	200048f0 <_vfprintf_r+0x714>
20004908:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
2000490c:	461d      	mov	r5, r3
2000490e:	e511      	b.n	20004334 <_vfprintf_r+0x158>
20004910:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004912:	462b      	mov	r3, r5
20004914:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004916:	f042 0280 	orr.w	r2, r2, #128	; 0x80
2000491a:	920a      	str	r2, [sp, #40]	; 0x28
2000491c:	782a      	ldrb	r2, [r5, #0]
2000491e:	910b      	str	r1, [sp, #44]	; 0x2c
20004920:	e507      	b.n	20004332 <_vfprintf_r+0x156>
20004922:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
20004926:	f04f 0800 	mov.w	r8, #0
2000492a:	462b      	mov	r3, r5
2000492c:	eb08 0888 	add.w	r8, r8, r8, lsl #2
20004930:	f813 2b01 	ldrb.w	r2, [r3], #1
20004934:	eb01 0848 	add.w	r8, r1, r8, lsl #1
20004938:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
2000493c:	461d      	mov	r5, r3
2000493e:	2909      	cmp	r1, #9
20004940:	d9f3      	bls.n	2000492a <_vfprintf_r+0x74e>
20004942:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
20004946:	461d      	mov	r5, r3
20004948:	e4f4      	b.n	20004334 <_vfprintf_r+0x158>
2000494a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000494c:	9216      	str	r2, [sp, #88]	; 0x58
2000494e:	f043 0310 	orr.w	r3, r3, #16
20004952:	930a      	str	r3, [sp, #40]	; 0x28
20004954:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004958:	f01c 0f20 	tst.w	ip, #32
2000495c:	f000 815d 	beq.w	20004c1a <_vfprintf_r+0xa3e>
20004960:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004962:	1dc3      	adds	r3, r0, #7
20004964:	f023 0307 	bic.w	r3, r3, #7
20004968:	f103 0108 	add.w	r1, r3, #8
2000496c:	910b      	str	r1, [sp, #44]	; 0x2c
2000496e:	e9d3 ab00 	ldrd	sl, fp, [r3]
20004972:	f1ba 0f00 	cmp.w	sl, #0
20004976:	f17b 0200 	sbcs.w	r2, fp, #0
2000497a:	f2c0 849b 	blt.w	200052b4 <_vfprintf_r+0x10d8>
2000497e:	ea5a 030b 	orrs.w	r3, sl, fp
20004982:	f04f 0301 	mov.w	r3, #1
20004986:	bf0c      	ite	eq
20004988:	2200      	moveq	r2, #0
2000498a:	2201      	movne	r2, #1
2000498c:	e5bc      	b.n	20004508 <_vfprintf_r+0x32c>
2000498e:	980a      	ldr	r0, [sp, #40]	; 0x28
20004990:	9216      	str	r2, [sp, #88]	; 0x58
20004992:	f010 0f08 	tst.w	r0, #8
20004996:	f000 84ed 	beq.w	20005374 <_vfprintf_r+0x1198>
2000499a:	990b      	ldr	r1, [sp, #44]	; 0x2c
2000499c:	1dcb      	adds	r3, r1, #7
2000499e:	f023 0307 	bic.w	r3, r3, #7
200049a2:	f103 0208 	add.w	r2, r3, #8
200049a6:	920b      	str	r2, [sp, #44]	; 0x2c
200049a8:	f8d3 8004 	ldr.w	r8, [r3, #4]
200049ac:	f8d3 a000 	ldr.w	sl, [r3]
200049b0:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
200049b4:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
200049b8:	4650      	mov	r0, sl
200049ba:	4641      	mov	r1, r8
200049bc:	f004 f930 	bl	20008c20 <__isinfd>
200049c0:	4683      	mov	fp, r0
200049c2:	2800      	cmp	r0, #0
200049c4:	f000 8599 	beq.w	200054fa <_vfprintf_r+0x131e>
200049c8:	4650      	mov	r0, sl
200049ca:	2200      	movs	r2, #0
200049cc:	2300      	movs	r3, #0
200049ce:	4641      	mov	r1, r8
200049d0:	f005 f8f6 	bl	20009bc0 <__aeabi_dcmplt>
200049d4:	2800      	cmp	r0, #0
200049d6:	f040 850b 	bne.w	200053f0 <_vfprintf_r+0x1214>
200049da:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
200049de:	f24a 41e0 	movw	r1, #42208	; 0xa4e0
200049e2:	f24a 42dc 	movw	r2, #42204	; 0xa4dc
200049e6:	9816      	ldr	r0, [sp, #88]	; 0x58
200049e8:	f2c2 0100 	movt	r1, #8192	; 0x2000
200049ec:	f2c2 0200 	movt	r2, #8192	; 0x2000
200049f0:	f04f 0c03 	mov.w	ip, #3
200049f4:	2847      	cmp	r0, #71	; 0x47
200049f6:	bfd8      	it	le
200049f8:	4611      	movle	r1, r2
200049fa:	9113      	str	r1, [sp, #76]	; 0x4c
200049fc:	990a      	ldr	r1, [sp, #40]	; 0x28
200049fe:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20004a02:	f021 0180 	bic.w	r1, r1, #128	; 0x80
20004a06:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20004a0a:	910a      	str	r1, [sp, #40]	; 0x28
20004a0c:	f04f 0c00 	mov.w	ip, #0
20004a10:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
20004a14:	e5b1      	b.n	2000457a <_vfprintf_r+0x39e>
20004a16:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004a18:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004a1a:	f043 0308 	orr.w	r3, r3, #8
20004a1e:	930a      	str	r3, [sp, #40]	; 0x28
20004a20:	462b      	mov	r3, r5
20004a22:	782a      	ldrb	r2, [r5, #0]
20004a24:	910b      	str	r1, [sp, #44]	; 0x2c
20004a26:	e484      	b.n	20004332 <_vfprintf_r+0x156>
20004a28:	990a      	ldr	r1, [sp, #40]	; 0x28
20004a2a:	f041 0140 	orr.w	r1, r1, #64	; 0x40
20004a2e:	910a      	str	r1, [sp, #40]	; 0x28
20004a30:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004a32:	e73c      	b.n	200048ae <_vfprintf_r+0x6d2>
20004a34:	782a      	ldrb	r2, [r5, #0]
20004a36:	2a6c      	cmp	r2, #108	; 0x6c
20004a38:	f000 8555 	beq.w	200054e6 <_vfprintf_r+0x130a>
20004a3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004a3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004a40:	910b      	str	r1, [sp, #44]	; 0x2c
20004a42:	f043 0310 	orr.w	r3, r3, #16
20004a46:	930a      	str	r3, [sp, #40]	; 0x28
20004a48:	462b      	mov	r3, r5
20004a4a:	e472      	b.n	20004332 <_vfprintf_r+0x156>
20004a4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004a4e:	f012 0f20 	tst.w	r2, #32
20004a52:	f000 8482 	beq.w	2000535a <_vfprintf_r+0x117e>
20004a56:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004a58:	9a11      	ldr	r2, [sp, #68]	; 0x44
20004a5a:	6803      	ldr	r3, [r0, #0]
20004a5c:	4610      	mov	r0, r2
20004a5e:	ea4f 71e0 	mov.w	r1, r0, asr #31
20004a62:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004a64:	e9c3 0100 	strd	r0, r1, [r3]
20004a68:	f102 0a04 	add.w	sl, r2, #4
20004a6c:	e41e      	b.n	200042ac <_vfprintf_r+0xd0>
20004a6e:	9216      	str	r2, [sp, #88]	; 0x58
20004a70:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004a72:	f012 0320 	ands.w	r3, r2, #32
20004a76:	f000 80ef 	beq.w	20004c58 <_vfprintf_r+0xa7c>
20004a7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20004a7c:	1dda      	adds	r2, r3, #7
20004a7e:	2300      	movs	r3, #0
20004a80:	f022 0207 	bic.w	r2, r2, #7
20004a84:	f102 0c08 	add.w	ip, r2, #8
20004a88:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20004a8c:	e9d2 ab00 	ldrd	sl, fp, [r2]
20004a90:	ea5a 000b 	orrs.w	r0, sl, fp
20004a94:	bf0c      	ite	eq
20004a96:	2200      	moveq	r2, #0
20004a98:	2201      	movne	r2, #1
20004a9a:	e531      	b.n	20004500 <_vfprintf_r+0x324>
20004a9c:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004a9e:	2178      	movs	r1, #120	; 0x78
20004aa0:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004aa4:	9116      	str	r1, [sp, #88]	; 0x58
20004aa6:	6803      	ldr	r3, [r0, #0]
20004aa8:	f24a 40ec 	movw	r0, #42220	; 0xa4ec
20004aac:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
20004ab0:	2130      	movs	r1, #48	; 0x30
20004ab2:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
20004ab6:	f04c 0c02 	orr.w	ip, ip, #2
20004aba:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004abc:	1e1a      	subs	r2, r3, #0
20004abe:	bf18      	it	ne
20004ac0:	2201      	movne	r2, #1
20004ac2:	f2c2 0000 	movt	r0, #8192	; 0x2000
20004ac6:	469a      	mov	sl, r3
20004ac8:	f04f 0b00 	mov.w	fp, #0
20004acc:	3104      	adds	r1, #4
20004ace:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
20004ad2:	9019      	str	r0, [sp, #100]	; 0x64
20004ad4:	2302      	movs	r3, #2
20004ad6:	910b      	str	r1, [sp, #44]	; 0x2c
20004ad8:	e512      	b.n	20004500 <_vfprintf_r+0x324>
20004ada:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20004adc:	9216      	str	r2, [sp, #88]	; 0x58
20004ade:	f04f 0200 	mov.w	r2, #0
20004ae2:	1d18      	adds	r0, r3, #4
20004ae4:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
20004ae8:	681b      	ldr	r3, [r3, #0]
20004aea:	900b      	str	r0, [sp, #44]	; 0x2c
20004aec:	9313      	str	r3, [sp, #76]	; 0x4c
20004aee:	2b00      	cmp	r3, #0
20004af0:	f000 86c6 	beq.w	20005880 <_vfprintf_r+0x16a4>
20004af4:	2f00      	cmp	r7, #0
20004af6:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004af8:	f2c0 868f 	blt.w	2000581a <_vfprintf_r+0x163e>
20004afc:	2100      	movs	r1, #0
20004afe:	463a      	mov	r2, r7
20004b00:	f003 f8a6 	bl	20007c50 <memchr>
20004b04:	4603      	mov	r3, r0
20004b06:	2800      	cmp	r0, #0
20004b08:	f000 86f5 	beq.w	200058f6 <_vfprintf_r+0x171a>
20004b0c:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004b0e:	1a1b      	subs	r3, r3, r0
20004b10:	9310      	str	r3, [sp, #64]	; 0x40
20004b12:	42bb      	cmp	r3, r7
20004b14:	f340 85be 	ble.w	20005694 <_vfprintf_r+0x14b8>
20004b18:	9710      	str	r7, [sp, #64]	; 0x40
20004b1a:	2100      	movs	r1, #0
20004b1c:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
20004b20:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20004b24:	970c      	str	r7, [sp, #48]	; 0x30
20004b26:	9117      	str	r1, [sp, #92]	; 0x5c
20004b28:	e527      	b.n	2000457a <_vfprintf_r+0x39e>
20004b2a:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004b2e:	9216      	str	r2, [sp, #88]	; 0x58
20004b30:	f01c 0f20 	tst.w	ip, #32
20004b34:	d023      	beq.n	20004b7e <_vfprintf_r+0x9a2>
20004b36:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004b38:	2301      	movs	r3, #1
20004b3a:	1dc2      	adds	r2, r0, #7
20004b3c:	f022 0207 	bic.w	r2, r2, #7
20004b40:	f102 0108 	add.w	r1, r2, #8
20004b44:	910b      	str	r1, [sp, #44]	; 0x2c
20004b46:	e9d2 ab00 	ldrd	sl, fp, [r2]
20004b4a:	ea5a 020b 	orrs.w	r2, sl, fp
20004b4e:	bf0c      	ite	eq
20004b50:	2200      	moveq	r2, #0
20004b52:	2201      	movne	r2, #1
20004b54:	e4d4      	b.n	20004500 <_vfprintf_r+0x324>
20004b56:	990a      	ldr	r1, [sp, #40]	; 0x28
20004b58:	462b      	mov	r3, r5
20004b5a:	f041 0120 	orr.w	r1, r1, #32
20004b5e:	910a      	str	r1, [sp, #40]	; 0x28
20004b60:	990b      	ldr	r1, [sp, #44]	; 0x2c
20004b62:	782a      	ldrb	r2, [r5, #0]
20004b64:	910b      	str	r1, [sp, #44]	; 0x2c
20004b66:	f7ff bbe4 	b.w	20004332 <_vfprintf_r+0x156>
20004b6a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004b6c:	9216      	str	r2, [sp, #88]	; 0x58
20004b6e:	f043 0310 	orr.w	r3, r3, #16
20004b72:	930a      	str	r3, [sp, #40]	; 0x28
20004b74:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004b78:	f01c 0f20 	tst.w	ip, #32
20004b7c:	d1db      	bne.n	20004b36 <_vfprintf_r+0x95a>
20004b7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004b80:	f013 0f10 	tst.w	r3, #16
20004b84:	f000 83d5 	beq.w	20005332 <_vfprintf_r+0x1156>
20004b88:	980b      	ldr	r0, [sp, #44]	; 0x2c
20004b8a:	2301      	movs	r3, #1
20004b8c:	1d02      	adds	r2, r0, #4
20004b8e:	920b      	str	r2, [sp, #44]	; 0x2c
20004b90:	6801      	ldr	r1, [r0, #0]
20004b92:	1e0a      	subs	r2, r1, #0
20004b94:	bf18      	it	ne
20004b96:	2201      	movne	r2, #1
20004b98:	468a      	mov	sl, r1
20004b9a:	f04f 0b00 	mov.w	fp, #0
20004b9e:	e4af      	b.n	20004500 <_vfprintf_r+0x324>
20004ba0:	980a      	ldr	r0, [sp, #40]	; 0x28
20004ba2:	9216      	str	r2, [sp, #88]	; 0x58
20004ba4:	f24a 42c8 	movw	r2, #42184	; 0xa4c8
20004ba8:	f010 0f20 	tst.w	r0, #32
20004bac:	f2c2 0200 	movt	r2, #8192	; 0x2000
20004bb0:	9219      	str	r2, [sp, #100]	; 0x64
20004bb2:	f47f ac92 	bne.w	200044da <_vfprintf_r+0x2fe>
20004bb6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20004bb8:	f013 0f10 	tst.w	r3, #16
20004bbc:	f040 831a 	bne.w	200051f4 <_vfprintf_r+0x1018>
20004bc0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004bc2:	f012 0f40 	tst.w	r2, #64	; 0x40
20004bc6:	f000 8315 	beq.w	200051f4 <_vfprintf_r+0x1018>
20004bca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20004bcc:	f103 0c04 	add.w	ip, r3, #4
20004bd0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20004bd4:	f8b3 a000 	ldrh.w	sl, [r3]
20004bd8:	46d2      	mov	sl, sl
20004bda:	f04f 0b00 	mov.w	fp, #0
20004bde:	e485      	b.n	200044ec <_vfprintf_r+0x310>
20004be0:	9216      	str	r2, [sp, #88]	; 0x58
20004be2:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
20004be6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004be8:	f04f 0c01 	mov.w	ip, #1
20004bec:	f04f 0000 	mov.w	r0, #0
20004bf0:	3104      	adds	r1, #4
20004bf2:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20004bf6:	6813      	ldr	r3, [r2, #0]
20004bf8:	3204      	adds	r2, #4
20004bfa:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
20004bfe:	920b      	str	r2, [sp, #44]	; 0x2c
20004c00:	9113      	str	r1, [sp, #76]	; 0x4c
20004c02:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20004c06:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
20004c0a:	e62f      	b.n	2000486c <_vfprintf_r+0x690>
20004c0c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20004c10:	9216      	str	r2, [sp, #88]	; 0x58
20004c12:	f01c 0f20 	tst.w	ip, #32
20004c16:	f47f aea3 	bne.w	20004960 <_vfprintf_r+0x784>
20004c1a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004c1c:	f012 0f10 	tst.w	r2, #16
20004c20:	f040 82f1 	bne.w	20005206 <_vfprintf_r+0x102a>
20004c24:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004c26:	f012 0f40 	tst.w	r2, #64	; 0x40
20004c2a:	f000 82ec 	beq.w	20005206 <_vfprintf_r+0x102a>
20004c2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20004c30:	f103 0c04 	add.w	ip, r3, #4
20004c34:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20004c38:	f9b3 a000 	ldrsh.w	sl, [r3]
20004c3c:	46d2      	mov	sl, sl
20004c3e:	ea4f 7bea 	mov.w	fp, sl, asr #31
20004c42:	e696      	b.n	20004972 <_vfprintf_r+0x796>
20004c44:	990a      	ldr	r1, [sp, #40]	; 0x28
20004c46:	9216      	str	r2, [sp, #88]	; 0x58
20004c48:	f041 0110 	orr.w	r1, r1, #16
20004c4c:	910a      	str	r1, [sp, #40]	; 0x28
20004c4e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004c50:	f012 0320 	ands.w	r3, r2, #32
20004c54:	f47f af11 	bne.w	20004a7a <_vfprintf_r+0x89e>
20004c58:	990a      	ldr	r1, [sp, #40]	; 0x28
20004c5a:	f011 0210 	ands.w	r2, r1, #16
20004c5e:	f000 8354 	beq.w	2000530a <_vfprintf_r+0x112e>
20004c62:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20004c64:	f102 0c04 	add.w	ip, r2, #4
20004c68:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
20004c6c:	6811      	ldr	r1, [r2, #0]
20004c6e:	1e0a      	subs	r2, r1, #0
20004c70:	bf18      	it	ne
20004c72:	2201      	movne	r2, #1
20004c74:	468a      	mov	sl, r1
20004c76:	f04f 0b00 	mov.w	fp, #0
20004c7a:	e441      	b.n	20004500 <_vfprintf_r+0x324>
20004c7c:	9a16      	ldr	r2, [sp, #88]	; 0x58
20004c7e:	2a65      	cmp	r2, #101	; 0x65
20004c80:	f340 8128 	ble.w	20004ed4 <_vfprintf_r+0xcf8>
20004c84:	9812      	ldr	r0, [sp, #72]	; 0x48
20004c86:	2200      	movs	r2, #0
20004c88:	2300      	movs	r3, #0
20004c8a:	991b      	ldr	r1, [sp, #108]	; 0x6c
20004c8c:	f004 ff8e 	bl	20009bac <__aeabi_dcmpeq>
20004c90:	2800      	cmp	r0, #0
20004c92:	f000 81be 	beq.w	20005012 <_vfprintf_r+0xe36>
20004c96:	2301      	movs	r3, #1
20004c98:	6063      	str	r3, [r4, #4]
20004c9a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004c9e:	f24a 5308 	movw	r3, #42248	; 0xa508
20004ca2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20004ca6:	6023      	str	r3, [r4, #0]
20004ca8:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004cac:	3201      	adds	r2, #1
20004cae:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004cb2:	3301      	adds	r3, #1
20004cb4:	2a07      	cmp	r2, #7
20004cb6:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004cba:	bfd8      	it	le
20004cbc:	f104 0308 	addle.w	r3, r4, #8
20004cc0:	f300 839b 	bgt.w	200053fa <_vfprintf_r+0x121e>
20004cc4:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20004cc8:	981a      	ldr	r0, [sp, #104]	; 0x68
20004cca:	4282      	cmp	r2, r0
20004ccc:	db04      	blt.n	20004cd8 <_vfprintf_r+0xafc>
20004cce:	990a      	ldr	r1, [sp, #40]	; 0x28
20004cd0:	f011 0f01 	tst.w	r1, #1
20004cd4:	f43f ad49 	beq.w	2000476a <_vfprintf_r+0x58e>
20004cd8:	2201      	movs	r2, #1
20004cda:	605a      	str	r2, [r3, #4]
20004cdc:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004ce0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004ce4:	3201      	adds	r2, #1
20004ce6:	981d      	ldr	r0, [sp, #116]	; 0x74
20004ce8:	3101      	adds	r1, #1
20004cea:	2a07      	cmp	r2, #7
20004cec:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004cf0:	6018      	str	r0, [r3, #0]
20004cf2:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004cf6:	f300 855f 	bgt.w	200057b8 <_vfprintf_r+0x15dc>
20004cfa:	3308      	adds	r3, #8
20004cfc:	991a      	ldr	r1, [sp, #104]	; 0x68
20004cfe:	1e4f      	subs	r7, r1, #1
20004d00:	2f00      	cmp	r7, #0
20004d02:	f77f ad32 	ble.w	2000476a <_vfprintf_r+0x58e>
20004d06:	2f10      	cmp	r7, #16
20004d08:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 20005240 <_vfprintf_r+0x1064>
20004d0c:	f340 82ea 	ble.w	200052e4 <_vfprintf_r+0x1108>
20004d10:	4642      	mov	r2, r8
20004d12:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20004d16:	46a8      	mov	r8, r5
20004d18:	2410      	movs	r4, #16
20004d1a:	f10a 0a0c 	add.w	sl, sl, #12
20004d1e:	4615      	mov	r5, r2
20004d20:	e003      	b.n	20004d2a <_vfprintf_r+0xb4e>
20004d22:	3f10      	subs	r7, #16
20004d24:	2f10      	cmp	r7, #16
20004d26:	f340 82da 	ble.w	200052de <_vfprintf_r+0x1102>
20004d2a:	605c      	str	r4, [r3, #4]
20004d2c:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004d30:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004d34:	3201      	adds	r2, #1
20004d36:	601d      	str	r5, [r3, #0]
20004d38:	3110      	adds	r1, #16
20004d3a:	2a07      	cmp	r2, #7
20004d3c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20004d40:	f103 0308 	add.w	r3, r3, #8
20004d44:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004d48:	ddeb      	ble.n	20004d22 <_vfprintf_r+0xb46>
20004d4a:	4648      	mov	r0, r9
20004d4c:	4631      	mov	r1, r6
20004d4e:	4652      	mov	r2, sl
20004d50:	f7ff fa36 	bl	200041c0 <__sprint_r>
20004d54:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004d58:	3304      	adds	r3, #4
20004d5a:	2800      	cmp	r0, #0
20004d5c:	d0e1      	beq.n	20004d22 <_vfprintf_r+0xb46>
20004d5e:	f7ff bb5d 	b.w	2000441c <_vfprintf_r+0x240>
20004d62:	b97b      	cbnz	r3, 20004d84 <_vfprintf_r+0xba8>
20004d64:	990a      	ldr	r1, [sp, #40]	; 0x28
20004d66:	f011 0f01 	tst.w	r1, #1
20004d6a:	d00b      	beq.n	20004d84 <_vfprintf_r+0xba8>
20004d6c:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
20004d70:	2330      	movs	r3, #48	; 0x30
20004d72:	3204      	adds	r2, #4
20004d74:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
20004d78:	3227      	adds	r2, #39	; 0x27
20004d7a:	2301      	movs	r3, #1
20004d7c:	9213      	str	r2, [sp, #76]	; 0x4c
20004d7e:	9310      	str	r3, [sp, #64]	; 0x40
20004d80:	f7ff bbf3 	b.w	2000456a <_vfprintf_r+0x38e>
20004d84:	9818      	ldr	r0, [sp, #96]	; 0x60
20004d86:	2100      	movs	r1, #0
20004d88:	9110      	str	r1, [sp, #64]	; 0x40
20004d8a:	9013      	str	r0, [sp, #76]	; 0x4c
20004d8c:	f7ff bbed 	b.w	2000456a <_vfprintf_r+0x38e>
20004d90:	980f      	ldr	r0, [sp, #60]	; 0x3c
20004d92:	990c      	ldr	r1, [sp, #48]	; 0x30
20004d94:	1a47      	subs	r7, r0, r1
20004d96:	2f00      	cmp	r7, #0
20004d98:	f77f ac84 	ble.w	200046a4 <_vfprintf_r+0x4c8>
20004d9c:	2f10      	cmp	r7, #16
20004d9e:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 20005240 <_vfprintf_r+0x1064>
20004da2:	dd2e      	ble.n	20004e02 <_vfprintf_r+0xc26>
20004da4:	4643      	mov	r3, r8
20004da6:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20004daa:	46a8      	mov	r8, r5
20004dac:	f04f 0a10 	mov.w	sl, #16
20004db0:	f10b 0b0c 	add.w	fp, fp, #12
20004db4:	461d      	mov	r5, r3
20004db6:	e002      	b.n	20004dbe <_vfprintf_r+0xbe2>
20004db8:	3f10      	subs	r7, #16
20004dba:	2f10      	cmp	r7, #16
20004dbc:	dd1e      	ble.n	20004dfc <_vfprintf_r+0xc20>
20004dbe:	f8c4 a004 	str.w	sl, [r4, #4]
20004dc2:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004dc6:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004dca:	3301      	adds	r3, #1
20004dcc:	6025      	str	r5, [r4, #0]
20004dce:	3210      	adds	r2, #16
20004dd0:	2b07      	cmp	r3, #7
20004dd2:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004dd6:	f104 0408 	add.w	r4, r4, #8
20004dda:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004dde:	ddeb      	ble.n	20004db8 <_vfprintf_r+0xbdc>
20004de0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004de4:	4648      	mov	r0, r9
20004de6:	4631      	mov	r1, r6
20004de8:	465a      	mov	r2, fp
20004dea:	3404      	adds	r4, #4
20004dec:	f7ff f9e8 	bl	200041c0 <__sprint_r>
20004df0:	2800      	cmp	r0, #0
20004df2:	f47f ab13 	bne.w	2000441c <_vfprintf_r+0x240>
20004df6:	3f10      	subs	r7, #16
20004df8:	2f10      	cmp	r7, #16
20004dfa:	dce0      	bgt.n	20004dbe <_vfprintf_r+0xbe2>
20004dfc:	462b      	mov	r3, r5
20004dfe:	4645      	mov	r5, r8
20004e00:	4698      	mov	r8, r3
20004e02:	6067      	str	r7, [r4, #4]
20004e04:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004e08:	f8c4 8000 	str.w	r8, [r4]
20004e0c:	1c5a      	adds	r2, r3, #1
20004e0e:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
20004e12:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004e16:	19db      	adds	r3, r3, r7
20004e18:	2a07      	cmp	r2, #7
20004e1a:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004e1e:	f300 823a 	bgt.w	20005296 <_vfprintf_r+0x10ba>
20004e22:	3408      	adds	r4, #8
20004e24:	e43e      	b.n	200046a4 <_vfprintf_r+0x4c8>
20004e26:	9913      	ldr	r1, [sp, #76]	; 0x4c
20004e28:	6063      	str	r3, [r4, #4]
20004e2a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20004e2e:	6021      	str	r1, [r4, #0]
20004e30:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004e34:	3201      	adds	r2, #1
20004e36:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20004e3a:	18cb      	adds	r3, r1, r3
20004e3c:	2a07      	cmp	r2, #7
20004e3e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
20004e42:	f300 8549 	bgt.w	200058d8 <_vfprintf_r+0x16fc>
20004e46:	3408      	adds	r4, #8
20004e48:	9a1d      	ldr	r2, [sp, #116]	; 0x74
20004e4a:	2301      	movs	r3, #1
20004e4c:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20004e50:	6063      	str	r3, [r4, #4]
20004e52:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004e56:	6022      	str	r2, [r4, #0]
20004e58:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004e5c:	3301      	adds	r3, #1
20004e5e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004e62:	3201      	adds	r2, #1
20004e64:	2b07      	cmp	r3, #7
20004e66:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004e6a:	bfd8      	it	le
20004e6c:	f104 0308 	addle.w	r3, r4, #8
20004e70:	f300 8523 	bgt.w	200058ba <_vfprintf_r+0x16de>
20004e74:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004e76:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20004e7a:	19c7      	adds	r7, r0, r7
20004e7c:	981a      	ldr	r0, [sp, #104]	; 0x68
20004e7e:	601f      	str	r7, [r3, #0]
20004e80:	1a81      	subs	r1, r0, r2
20004e82:	6059      	str	r1, [r3, #4]
20004e84:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004e88:	1a8a      	subs	r2, r1, r2
20004e8a:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
20004e8e:	1812      	adds	r2, r2, r0
20004e90:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004e94:	3101      	adds	r1, #1
20004e96:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
20004e9a:	2907      	cmp	r1, #7
20004e9c:	f340 8232 	ble.w	20005304 <_vfprintf_r+0x1128>
20004ea0:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004ea4:	4648      	mov	r0, r9
20004ea6:	4631      	mov	r1, r6
20004ea8:	320c      	adds	r2, #12
20004eaa:	f7ff f989 	bl	200041c0 <__sprint_r>
20004eae:	2800      	cmp	r0, #0
20004eb0:	f47f aab4 	bne.w	2000441c <_vfprintf_r+0x240>
20004eb4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20004eb8:	3304      	adds	r3, #4
20004eba:	e456      	b.n	2000476a <_vfprintf_r+0x58e>
20004ebc:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004ec0:	4648      	mov	r0, r9
20004ec2:	4631      	mov	r1, r6
20004ec4:	320c      	adds	r2, #12
20004ec6:	f7ff f97b 	bl	200041c0 <__sprint_r>
20004eca:	2800      	cmp	r0, #0
20004ecc:	f43f acb4 	beq.w	20004838 <_vfprintf_r+0x65c>
20004ed0:	f7ff baa4 	b.w	2000441c <_vfprintf_r+0x240>
20004ed4:	991a      	ldr	r1, [sp, #104]	; 0x68
20004ed6:	2901      	cmp	r1, #1
20004ed8:	dd4c      	ble.n	20004f74 <_vfprintf_r+0xd98>
20004eda:	2301      	movs	r3, #1
20004edc:	6063      	str	r3, [r4, #4]
20004ede:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004ee2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004ee6:	3301      	adds	r3, #1
20004ee8:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004eea:	3201      	adds	r2, #1
20004eec:	2b07      	cmp	r3, #7
20004eee:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004ef2:	6020      	str	r0, [r4, #0]
20004ef4:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004ef8:	f300 81b2 	bgt.w	20005260 <_vfprintf_r+0x1084>
20004efc:	3408      	adds	r4, #8
20004efe:	2301      	movs	r3, #1
20004f00:	6063      	str	r3, [r4, #4]
20004f02:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004f06:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004f0a:	3301      	adds	r3, #1
20004f0c:	991d      	ldr	r1, [sp, #116]	; 0x74
20004f0e:	3201      	adds	r2, #1
20004f10:	2b07      	cmp	r3, #7
20004f12:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004f16:	6021      	str	r1, [r4, #0]
20004f18:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004f1c:	f300 8192 	bgt.w	20005244 <_vfprintf_r+0x1068>
20004f20:	3408      	adds	r4, #8
20004f22:	9812      	ldr	r0, [sp, #72]	; 0x48
20004f24:	2200      	movs	r2, #0
20004f26:	2300      	movs	r3, #0
20004f28:	991b      	ldr	r1, [sp, #108]	; 0x6c
20004f2a:	f004 fe3f 	bl	20009bac <__aeabi_dcmpeq>
20004f2e:	2800      	cmp	r0, #0
20004f30:	f040 811d 	bne.w	2000516e <_vfprintf_r+0xf92>
20004f34:	9b1a      	ldr	r3, [sp, #104]	; 0x68
20004f36:	9813      	ldr	r0, [sp, #76]	; 0x4c
20004f38:	1e5a      	subs	r2, r3, #1
20004f3a:	6062      	str	r2, [r4, #4]
20004f3c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004f40:	1c41      	adds	r1, r0, #1
20004f42:	6021      	str	r1, [r4, #0]
20004f44:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20004f48:	3301      	adds	r3, #1
20004f4a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004f4e:	188a      	adds	r2, r1, r2
20004f50:	2b07      	cmp	r3, #7
20004f52:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004f56:	dc21      	bgt.n	20004f9c <_vfprintf_r+0xdc0>
20004f58:	3408      	adds	r4, #8
20004f5a:	9b1c      	ldr	r3, [sp, #112]	; 0x70
20004f5c:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20004f60:	981c      	ldr	r0, [sp, #112]	; 0x70
20004f62:	6022      	str	r2, [r4, #0]
20004f64:	6063      	str	r3, [r4, #4]
20004f66:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004f6a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004f6e:	3301      	adds	r3, #1
20004f70:	f7ff bbf0 	b.w	20004754 <_vfprintf_r+0x578>
20004f74:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20004f76:	f012 0f01 	tst.w	r2, #1
20004f7a:	d1ae      	bne.n	20004eda <_vfprintf_r+0xcfe>
20004f7c:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20004f7e:	2301      	movs	r3, #1
20004f80:	6063      	str	r3, [r4, #4]
20004f82:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20004f86:	6022      	str	r2, [r4, #0]
20004f88:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20004f8c:	3301      	adds	r3, #1
20004f8e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20004f92:	3201      	adds	r2, #1
20004f94:	2b07      	cmp	r3, #7
20004f96:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20004f9a:	dddd      	ble.n	20004f58 <_vfprintf_r+0xd7c>
20004f9c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004fa0:	4648      	mov	r0, r9
20004fa2:	4631      	mov	r1, r6
20004fa4:	320c      	adds	r2, #12
20004fa6:	f7ff f90b 	bl	200041c0 <__sprint_r>
20004faa:	2800      	cmp	r0, #0
20004fac:	f47f aa36 	bne.w	2000441c <_vfprintf_r+0x240>
20004fb0:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004fb4:	3404      	adds	r4, #4
20004fb6:	e7d0      	b.n	20004f5a <_vfprintf_r+0xd7e>
20004fb8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004fbc:	4648      	mov	r0, r9
20004fbe:	4631      	mov	r1, r6
20004fc0:	320c      	adds	r2, #12
20004fc2:	f7ff f8fd 	bl	200041c0 <__sprint_r>
20004fc6:	2800      	cmp	r0, #0
20004fc8:	f47f aa28 	bne.w	2000441c <_vfprintf_r+0x240>
20004fcc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004fd0:	3404      	adds	r4, #4
20004fd2:	f7ff bbb0 	b.w	20004736 <_vfprintf_r+0x55a>
20004fd6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004fda:	4648      	mov	r0, r9
20004fdc:	4631      	mov	r1, r6
20004fde:	320c      	adds	r2, #12
20004fe0:	f7ff f8ee 	bl	200041c0 <__sprint_r>
20004fe4:	2800      	cmp	r0, #0
20004fe6:	f47f aa19 	bne.w	2000441c <_vfprintf_r+0x240>
20004fea:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20004fee:	3404      	adds	r4, #4
20004ff0:	f7ff bb3c 	b.w	2000466c <_vfprintf_r+0x490>
20004ff4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20004ff8:	4648      	mov	r0, r9
20004ffa:	4631      	mov	r1, r6
20004ffc:	320c      	adds	r2, #12
20004ffe:	f7ff f8df 	bl	200041c0 <__sprint_r>
20005002:	2800      	cmp	r0, #0
20005004:	f47f aa0a 	bne.w	2000441c <_vfprintf_r+0x240>
20005008:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000500c:	3404      	adds	r4, #4
2000500e:	f7ff bb43 	b.w	20004698 <_vfprintf_r+0x4bc>
20005012:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
20005016:	2b00      	cmp	r3, #0
20005018:	f340 81fd 	ble.w	20005416 <_vfprintf_r+0x123a>
2000501c:	991a      	ldr	r1, [sp, #104]	; 0x68
2000501e:	428b      	cmp	r3, r1
20005020:	f6ff af01 	blt.w	20004e26 <_vfprintf_r+0xc4a>
20005024:	9a13      	ldr	r2, [sp, #76]	; 0x4c
20005026:	6061      	str	r1, [r4, #4]
20005028:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
2000502c:	6022      	str	r2, [r4, #0]
2000502e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005032:	3301      	adds	r3, #1
20005034:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
20005038:	1852      	adds	r2, r2, r1
2000503a:	2b07      	cmp	r3, #7
2000503c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005040:	bfd8      	it	le
20005042:	f104 0308 	addle.w	r3, r4, #8
20005046:	f300 8429 	bgt.w	2000589c <_vfprintf_r+0x16c0>
2000504a:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
2000504e:	981a      	ldr	r0, [sp, #104]	; 0x68
20005050:	1a24      	subs	r4, r4, r0
20005052:	2c00      	cmp	r4, #0
20005054:	f340 81b3 	ble.w	200053be <_vfprintf_r+0x11e2>
20005058:	2c10      	cmp	r4, #16
2000505a:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 20005240 <_vfprintf_r+0x1064>
2000505e:	f340 819d 	ble.w	2000539c <_vfprintf_r+0x11c0>
20005062:	4642      	mov	r2, r8
20005064:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
20005068:	46a8      	mov	r8, r5
2000506a:	2710      	movs	r7, #16
2000506c:	f10a 0a0c 	add.w	sl, sl, #12
20005070:	4615      	mov	r5, r2
20005072:	e003      	b.n	2000507c <_vfprintf_r+0xea0>
20005074:	3c10      	subs	r4, #16
20005076:	2c10      	cmp	r4, #16
20005078:	f340 818d 	ble.w	20005396 <_vfprintf_r+0x11ba>
2000507c:	605f      	str	r7, [r3, #4]
2000507e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005082:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005086:	3201      	adds	r2, #1
20005088:	601d      	str	r5, [r3, #0]
2000508a:	3110      	adds	r1, #16
2000508c:	2a07      	cmp	r2, #7
2000508e:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005092:	f103 0308 	add.w	r3, r3, #8
20005096:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
2000509a:	ddeb      	ble.n	20005074 <_vfprintf_r+0xe98>
2000509c:	4648      	mov	r0, r9
2000509e:	4631      	mov	r1, r6
200050a0:	4652      	mov	r2, sl
200050a2:	f7ff f88d 	bl	200041c0 <__sprint_r>
200050a6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200050aa:	3304      	adds	r3, #4
200050ac:	2800      	cmp	r0, #0
200050ae:	d0e1      	beq.n	20005074 <_vfprintf_r+0xe98>
200050b0:	f7ff b9b4 	b.w	2000441c <_vfprintf_r+0x240>
200050b4:	9a18      	ldr	r2, [sp, #96]	; 0x60
200050b6:	9819      	ldr	r0, [sp, #100]	; 0x64
200050b8:	4613      	mov	r3, r2
200050ba:	9213      	str	r2, [sp, #76]	; 0x4c
200050bc:	f00a 020f 	and.w	r2, sl, #15
200050c0:	ea4f 111a 	mov.w	r1, sl, lsr #4
200050c4:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
200050c8:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
200050cc:	5c82      	ldrb	r2, [r0, r2]
200050ce:	468a      	mov	sl, r1
200050d0:	46e3      	mov	fp, ip
200050d2:	ea5a 0c0b 	orrs.w	ip, sl, fp
200050d6:	f803 2d01 	strb.w	r2, [r3, #-1]!
200050da:	d1ef      	bne.n	200050bc <_vfprintf_r+0xee0>
200050dc:	9818      	ldr	r0, [sp, #96]	; 0x60
200050de:	9313      	str	r3, [sp, #76]	; 0x4c
200050e0:	1ac0      	subs	r0, r0, r3
200050e2:	9010      	str	r0, [sp, #64]	; 0x40
200050e4:	f7ff ba41 	b.w	2000456a <_vfprintf_r+0x38e>
200050e8:	2209      	movs	r2, #9
200050ea:	2300      	movs	r3, #0
200050ec:	4552      	cmp	r2, sl
200050ee:	eb73 000b 	sbcs.w	r0, r3, fp
200050f2:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
200050f6:	d21f      	bcs.n	20005138 <_vfprintf_r+0xf5c>
200050f8:	4623      	mov	r3, r4
200050fa:	4644      	mov	r4, r8
200050fc:	46b8      	mov	r8, r7
200050fe:	461f      	mov	r7, r3
20005100:	4650      	mov	r0, sl
20005102:	4659      	mov	r1, fp
20005104:	220a      	movs	r2, #10
20005106:	2300      	movs	r3, #0
20005108:	f004 fdaa 	bl	20009c60 <__aeabi_uldivmod>
2000510c:	2300      	movs	r3, #0
2000510e:	4650      	mov	r0, sl
20005110:	4659      	mov	r1, fp
20005112:	f102 0c30 	add.w	ip, r2, #48	; 0x30
20005116:	220a      	movs	r2, #10
20005118:	f804 cd01 	strb.w	ip, [r4, #-1]!
2000511c:	f004 fda0 	bl	20009c60 <__aeabi_uldivmod>
20005120:	2209      	movs	r2, #9
20005122:	2300      	movs	r3, #0
20005124:	4682      	mov	sl, r0
20005126:	468b      	mov	fp, r1
20005128:	4552      	cmp	r2, sl
2000512a:	eb73 030b 	sbcs.w	r3, r3, fp
2000512e:	d3e7      	bcc.n	20005100 <_vfprintf_r+0xf24>
20005130:	463b      	mov	r3, r7
20005132:	4647      	mov	r7, r8
20005134:	46a0      	mov	r8, r4
20005136:	461c      	mov	r4, r3
20005138:	f108 30ff 	add.w	r0, r8, #4294967295
2000513c:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
20005140:	9013      	str	r0, [sp, #76]	; 0x4c
20005142:	f808 ac01 	strb.w	sl, [r8, #-1]
20005146:	9918      	ldr	r1, [sp, #96]	; 0x60
20005148:	1a09      	subs	r1, r1, r0
2000514a:	9110      	str	r1, [sp, #64]	; 0x40
2000514c:	f7ff ba0d 	b.w	2000456a <_vfprintf_r+0x38e>
20005150:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005154:	4648      	mov	r0, r9
20005156:	4631      	mov	r1, r6
20005158:	320c      	adds	r2, #12
2000515a:	f7ff f831 	bl	200041c0 <__sprint_r>
2000515e:	2800      	cmp	r0, #0
20005160:	f47f a95c 	bne.w	2000441c <_vfprintf_r+0x240>
20005164:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005168:	3404      	adds	r4, #4
2000516a:	f7ff ba68 	b.w	2000463e <_vfprintf_r+0x462>
2000516e:	991a      	ldr	r1, [sp, #104]	; 0x68
20005170:	1e4f      	subs	r7, r1, #1
20005172:	2f00      	cmp	r7, #0
20005174:	f77f aef1 	ble.w	20004f5a <_vfprintf_r+0xd7e>
20005178:	2f10      	cmp	r7, #16
2000517a:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 20005240 <_vfprintf_r+0x1064>
2000517e:	dd4e      	ble.n	2000521e <_vfprintf_r+0x1042>
20005180:	4643      	mov	r3, r8
20005182:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
20005186:	46a8      	mov	r8, r5
20005188:	f04f 0a10 	mov.w	sl, #16
2000518c:	f10b 0b0c 	add.w	fp, fp, #12
20005190:	461d      	mov	r5, r3
20005192:	e002      	b.n	2000519a <_vfprintf_r+0xfbe>
20005194:	3f10      	subs	r7, #16
20005196:	2f10      	cmp	r7, #16
20005198:	dd3e      	ble.n	20005218 <_vfprintf_r+0x103c>
2000519a:	f8c4 a004 	str.w	sl, [r4, #4]
2000519e:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
200051a2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
200051a6:	3301      	adds	r3, #1
200051a8:	6025      	str	r5, [r4, #0]
200051aa:	3210      	adds	r2, #16
200051ac:	2b07      	cmp	r3, #7
200051ae:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
200051b2:	f104 0408 	add.w	r4, r4, #8
200051b6:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
200051ba:	ddeb      	ble.n	20005194 <_vfprintf_r+0xfb8>
200051bc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200051c0:	4648      	mov	r0, r9
200051c2:	4631      	mov	r1, r6
200051c4:	465a      	mov	r2, fp
200051c6:	3404      	adds	r4, #4
200051c8:	f7fe fffa 	bl	200041c0 <__sprint_r>
200051cc:	2800      	cmp	r0, #0
200051ce:	d0e1      	beq.n	20005194 <_vfprintf_r+0xfb8>
200051d0:	f7ff b924 	b.w	2000441c <_vfprintf_r+0x240>
200051d4:	9816      	ldr	r0, [sp, #88]	; 0x58
200051d6:	2130      	movs	r1, #48	; 0x30
200051d8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
200051dc:	2201      	movs	r2, #1
200051de:	2302      	movs	r3, #2
200051e0:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
200051e4:	f04c 0c02 	orr.w	ip, ip, #2
200051e8:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
200051ec:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
200051f0:	f7ff b986 	b.w	20004500 <_vfprintf_r+0x324>
200051f4:	980b      	ldr	r0, [sp, #44]	; 0x2c
200051f6:	1d01      	adds	r1, r0, #4
200051f8:	6803      	ldr	r3, [r0, #0]
200051fa:	910b      	str	r1, [sp, #44]	; 0x2c
200051fc:	469a      	mov	sl, r3
200051fe:	f04f 0b00 	mov.w	fp, #0
20005202:	f7ff b973 	b.w	200044ec <_vfprintf_r+0x310>
20005206:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005208:	1d01      	adds	r1, r0, #4
2000520a:	6803      	ldr	r3, [r0, #0]
2000520c:	910b      	str	r1, [sp, #44]	; 0x2c
2000520e:	469a      	mov	sl, r3
20005210:	ea4f 7bea 	mov.w	fp, sl, asr #31
20005214:	f7ff bbad 	b.w	20004972 <_vfprintf_r+0x796>
20005218:	462b      	mov	r3, r5
2000521a:	4645      	mov	r5, r8
2000521c:	4698      	mov	r8, r3
2000521e:	6067      	str	r7, [r4, #4]
20005220:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
20005224:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
20005228:	3301      	adds	r3, #1
2000522a:	f8c4 8000 	str.w	r8, [r4]
2000522e:	19d2      	adds	r2, r2, r7
20005230:	2b07      	cmp	r3, #7
20005232:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
20005236:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
2000523a:	f77f ae8d 	ble.w	20004f58 <_vfprintf_r+0xd7c>
2000523e:	e6ad      	b.n	20004f9c <_vfprintf_r+0xdc0>
20005240:	2000a4b8 	.word	0x2000a4b8
20005244:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005248:	4648      	mov	r0, r9
2000524a:	4631      	mov	r1, r6
2000524c:	320c      	adds	r2, #12
2000524e:	f7fe ffb7 	bl	200041c0 <__sprint_r>
20005252:	2800      	cmp	r0, #0
20005254:	f47f a8e2 	bne.w	2000441c <_vfprintf_r+0x240>
20005258:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
2000525c:	3404      	adds	r4, #4
2000525e:	e660      	b.n	20004f22 <_vfprintf_r+0xd46>
20005260:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005264:	4648      	mov	r0, r9
20005266:	4631      	mov	r1, r6
20005268:	320c      	adds	r2, #12
2000526a:	f7fe ffa9 	bl	200041c0 <__sprint_r>
2000526e:	2800      	cmp	r0, #0
20005270:	f47f a8d4 	bne.w	2000441c <_vfprintf_r+0x240>
20005274:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
20005278:	3404      	adds	r4, #4
2000527a:	e640      	b.n	20004efe <_vfprintf_r+0xd22>
2000527c:	2830      	cmp	r0, #48	; 0x30
2000527e:	f000 82ec 	beq.w	2000585a <_vfprintf_r+0x167e>
20005282:	9813      	ldr	r0, [sp, #76]	; 0x4c
20005284:	2330      	movs	r3, #48	; 0x30
20005286:	f800 3d01 	strb.w	r3, [r0, #-1]!
2000528a:	9918      	ldr	r1, [sp, #96]	; 0x60
2000528c:	9013      	str	r0, [sp, #76]	; 0x4c
2000528e:	1a09      	subs	r1, r1, r0
20005290:	9110      	str	r1, [sp, #64]	; 0x40
20005292:	f7ff b96a 	b.w	2000456a <_vfprintf_r+0x38e>
20005296:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000529a:	4648      	mov	r0, r9
2000529c:	4631      	mov	r1, r6
2000529e:	320c      	adds	r2, #12
200052a0:	f7fe ff8e 	bl	200041c0 <__sprint_r>
200052a4:	2800      	cmp	r0, #0
200052a6:	f47f a8b9 	bne.w	2000441c <_vfprintf_r+0x240>
200052aa:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200052ae:	3404      	adds	r4, #4
200052b0:	f7ff b9f8 	b.w	200046a4 <_vfprintf_r+0x4c8>
200052b4:	f1da 0a00 	rsbs	sl, sl, #0
200052b8:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
200052bc:	232d      	movs	r3, #45	; 0x2d
200052be:	ea5a 0c0b 	orrs.w	ip, sl, fp
200052c2:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
200052c6:	bf0c      	ite	eq
200052c8:	2200      	moveq	r2, #0
200052ca:	2201      	movne	r2, #1
200052cc:	2301      	movs	r3, #1
200052ce:	f7ff b91b 	b.w	20004508 <_vfprintf_r+0x32c>
200052d2:	990b      	ldr	r1, [sp, #44]	; 0x2c
200052d4:	462b      	mov	r3, r5
200052d6:	782a      	ldrb	r2, [r5, #0]
200052d8:	910b      	str	r1, [sp, #44]	; 0x2c
200052da:	f7ff b82a 	b.w	20004332 <_vfprintf_r+0x156>
200052de:	462a      	mov	r2, r5
200052e0:	4645      	mov	r5, r8
200052e2:	4690      	mov	r8, r2
200052e4:	605f      	str	r7, [r3, #4]
200052e6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200052ea:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200052ee:	3201      	adds	r2, #1
200052f0:	f8c3 8000 	str.w	r8, [r3]
200052f4:	19c9      	adds	r1, r1, r7
200052f6:	2a07      	cmp	r2, #7
200052f8:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200052fc:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005300:	f73f adce 	bgt.w	20004ea0 <_vfprintf_r+0xcc4>
20005304:	3308      	adds	r3, #8
20005306:	f7ff ba30 	b.w	2000476a <_vfprintf_r+0x58e>
2000530a:	980a      	ldr	r0, [sp, #40]	; 0x28
2000530c:	f010 0340 	ands.w	r3, r0, #64	; 0x40
20005310:	f000 81ed 	beq.w	200056ee <_vfprintf_r+0x1512>
20005314:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005316:	4613      	mov	r3, r2
20005318:	1d0a      	adds	r2, r1, #4
2000531a:	920b      	str	r2, [sp, #44]	; 0x2c
2000531c:	f8b1 a000 	ldrh.w	sl, [r1]
20005320:	f1ba 0200 	subs.w	r2, sl, #0
20005324:	bf18      	it	ne
20005326:	2201      	movne	r2, #1
20005328:	46d2      	mov	sl, sl
2000532a:	f04f 0b00 	mov.w	fp, #0
2000532e:	f7ff b8e7 	b.w	20004500 <_vfprintf_r+0x324>
20005332:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005334:	f013 0f40 	tst.w	r3, #64	; 0x40
20005338:	f000 81cc 	beq.w	200056d4 <_vfprintf_r+0x14f8>
2000533c:	980b      	ldr	r0, [sp, #44]	; 0x2c
2000533e:	2301      	movs	r3, #1
20005340:	1d01      	adds	r1, r0, #4
20005342:	910b      	str	r1, [sp, #44]	; 0x2c
20005344:	f8b0 a000 	ldrh.w	sl, [r0]
20005348:	f1ba 0200 	subs.w	r2, sl, #0
2000534c:	bf18      	it	ne
2000534e:	2201      	movne	r2, #1
20005350:	46d2      	mov	sl, sl
20005352:	f04f 0b00 	mov.w	fp, #0
20005356:	f7ff b8d3 	b.w	20004500 <_vfprintf_r+0x324>
2000535a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
2000535c:	f013 0f10 	tst.w	r3, #16
20005360:	f000 81a4 	beq.w	200056ac <_vfprintf_r+0x14d0>
20005364:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005366:	9911      	ldr	r1, [sp, #68]	; 0x44
20005368:	f100 0a04 	add.w	sl, r0, #4
2000536c:	6803      	ldr	r3, [r0, #0]
2000536e:	6019      	str	r1, [r3, #0]
20005370:	f7fe bf9c 	b.w	200042ac <_vfprintf_r+0xd0>
20005374:	980b      	ldr	r0, [sp, #44]	; 0x2c
20005376:	1dc3      	adds	r3, r0, #7
20005378:	f023 0307 	bic.w	r3, r3, #7
2000537c:	f103 0108 	add.w	r1, r3, #8
20005380:	910b      	str	r1, [sp, #44]	; 0x2c
20005382:	f8d3 8004 	ldr.w	r8, [r3, #4]
20005386:	f8d3 a000 	ldr.w	sl, [r3]
2000538a:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
2000538e:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
20005392:	f7ff bb11 	b.w	200049b8 <_vfprintf_r+0x7dc>
20005396:	462a      	mov	r2, r5
20005398:	4645      	mov	r5, r8
2000539a:	4690      	mov	r8, r2
2000539c:	605c      	str	r4, [r3, #4]
2000539e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200053a2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200053a6:	3201      	adds	r2, #1
200053a8:	f8c3 8000 	str.w	r8, [r3]
200053ac:	1909      	adds	r1, r1, r4
200053ae:	2a07      	cmp	r2, #7
200053b0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200053b4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200053b8:	f300 82ea 	bgt.w	20005990 <_vfprintf_r+0x17b4>
200053bc:	3308      	adds	r3, #8
200053be:	990a      	ldr	r1, [sp, #40]	; 0x28
200053c0:	f011 0f01 	tst.w	r1, #1
200053c4:	f43f a9d1 	beq.w	2000476a <_vfprintf_r+0x58e>
200053c8:	2201      	movs	r2, #1
200053ca:	605a      	str	r2, [r3, #4]
200053cc:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200053d0:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200053d4:	3201      	adds	r2, #1
200053d6:	981d      	ldr	r0, [sp, #116]	; 0x74
200053d8:	3101      	adds	r1, #1
200053da:	2a07      	cmp	r2, #7
200053dc:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200053e0:	6018      	str	r0, [r3, #0]
200053e2:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200053e6:	f73f ad5b 	bgt.w	20004ea0 <_vfprintf_r+0xcc4>
200053ea:	3308      	adds	r3, #8
200053ec:	f7ff b9bd 	b.w	2000476a <_vfprintf_r+0x58e>
200053f0:	232d      	movs	r3, #45	; 0x2d
200053f2:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
200053f6:	f7ff baf2 	b.w	200049de <_vfprintf_r+0x802>
200053fa:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200053fe:	4648      	mov	r0, r9
20005400:	4631      	mov	r1, r6
20005402:	320c      	adds	r2, #12
20005404:	f7fe fedc 	bl	200041c0 <__sprint_r>
20005408:	2800      	cmp	r0, #0
2000540a:	f47f a807 	bne.w	2000441c <_vfprintf_r+0x240>
2000540e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005412:	3304      	adds	r3, #4
20005414:	e456      	b.n	20004cc4 <_vfprintf_r+0xae8>
20005416:	2301      	movs	r3, #1
20005418:	6063      	str	r3, [r4, #4]
2000541a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000541e:	f24a 5308 	movw	r3, #42248	; 0xa508
20005422:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005426:	6023      	str	r3, [r4, #0]
20005428:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
2000542c:	3201      	adds	r2, #1
2000542e:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005432:	3301      	adds	r3, #1
20005434:	2a07      	cmp	r2, #7
20005436:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
2000543a:	bfd8      	it	le
2000543c:	f104 0308 	addle.w	r3, r4, #8
20005440:	f300 8187 	bgt.w	20005752 <_vfprintf_r+0x1576>
20005444:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
20005448:	b93a      	cbnz	r2, 2000545a <_vfprintf_r+0x127e>
2000544a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
2000544c:	b92a      	cbnz	r2, 2000545a <_vfprintf_r+0x127e>
2000544e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
20005452:	f01c 0f01 	tst.w	ip, #1
20005456:	f43f a988 	beq.w	2000476a <_vfprintf_r+0x58e>
2000545a:	2201      	movs	r2, #1
2000545c:	605a      	str	r2, [r3, #4]
2000545e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
20005462:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005466:	3201      	adds	r2, #1
20005468:	981d      	ldr	r0, [sp, #116]	; 0x74
2000546a:	3101      	adds	r1, #1
2000546c:	2a07      	cmp	r2, #7
2000546e:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005472:	6018      	str	r0, [r3, #0]
20005474:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005478:	f300 8179 	bgt.w	2000576e <_vfprintf_r+0x1592>
2000547c:	3308      	adds	r3, #8
2000547e:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
20005482:	427f      	negs	r7, r7
20005484:	2f00      	cmp	r7, #0
20005486:	f340 81b3 	ble.w	200057f0 <_vfprintf_r+0x1614>
2000548a:	2f10      	cmp	r7, #16
2000548c:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 20005ae0 <_vfprintf_r+0x1904>
20005490:	f340 81d2 	ble.w	20005838 <_vfprintf_r+0x165c>
20005494:	4642      	mov	r2, r8
20005496:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
2000549a:	46a8      	mov	r8, r5
2000549c:	2410      	movs	r4, #16
2000549e:	f10a 0a0c 	add.w	sl, sl, #12
200054a2:	4615      	mov	r5, r2
200054a4:	e003      	b.n	200054ae <_vfprintf_r+0x12d2>
200054a6:	3f10      	subs	r7, #16
200054a8:	2f10      	cmp	r7, #16
200054aa:	f340 81c2 	ble.w	20005832 <_vfprintf_r+0x1656>
200054ae:	605c      	str	r4, [r3, #4]
200054b0:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200054b4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200054b8:	3201      	adds	r2, #1
200054ba:	601d      	str	r5, [r3, #0]
200054bc:	3110      	adds	r1, #16
200054be:	2a07      	cmp	r2, #7
200054c0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
200054c4:	f103 0308 	add.w	r3, r3, #8
200054c8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
200054cc:	ddeb      	ble.n	200054a6 <_vfprintf_r+0x12ca>
200054ce:	4648      	mov	r0, r9
200054d0:	4631      	mov	r1, r6
200054d2:	4652      	mov	r2, sl
200054d4:	f7fe fe74 	bl	200041c0 <__sprint_r>
200054d8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200054dc:	3304      	adds	r3, #4
200054de:	2800      	cmp	r0, #0
200054e0:	d0e1      	beq.n	200054a6 <_vfprintf_r+0x12ca>
200054e2:	f7fe bf9b 	b.w	2000441c <_vfprintf_r+0x240>
200054e6:	990b      	ldr	r1, [sp, #44]	; 0x2c
200054e8:	1c6b      	adds	r3, r5, #1
200054ea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200054ec:	f042 0220 	orr.w	r2, r2, #32
200054f0:	920a      	str	r2, [sp, #40]	; 0x28
200054f2:	786a      	ldrb	r2, [r5, #1]
200054f4:	910b      	str	r1, [sp, #44]	; 0x2c
200054f6:	f7fe bf1c 	b.w	20004332 <_vfprintf_r+0x156>
200054fa:	4650      	mov	r0, sl
200054fc:	4641      	mov	r1, r8
200054fe:	f003 fba1 	bl	20008c44 <__isnand>
20005502:	2800      	cmp	r0, #0
20005504:	f040 80ff 	bne.w	20005706 <_vfprintf_r+0x152a>
20005508:	f1b7 3fff 	cmp.w	r7, #4294967295
2000550c:	f000 8251 	beq.w	200059b2 <_vfprintf_r+0x17d6>
20005510:	9816      	ldr	r0, [sp, #88]	; 0x58
20005512:	2867      	cmp	r0, #103	; 0x67
20005514:	bf14      	ite	ne
20005516:	2300      	movne	r3, #0
20005518:	2301      	moveq	r3, #1
2000551a:	2847      	cmp	r0, #71	; 0x47
2000551c:	bf08      	it	eq
2000551e:	f043 0301 	orreq.w	r3, r3, #1
20005522:	b113      	cbz	r3, 2000552a <_vfprintf_r+0x134e>
20005524:	2f00      	cmp	r7, #0
20005526:	bf08      	it	eq
20005528:	2701      	moveq	r7, #1
2000552a:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
2000552e:	4643      	mov	r3, r8
20005530:	4652      	mov	r2, sl
20005532:	990a      	ldr	r1, [sp, #40]	; 0x28
20005534:	e9c0 2300 	strd	r2, r3, [r0]
20005538:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
2000553c:	f441 7180 	orr.w	r1, r1, #256	; 0x100
20005540:	910a      	str	r1, [sp, #40]	; 0x28
20005542:	2b00      	cmp	r3, #0
20005544:	f2c0 8264 	blt.w	20005a10 <_vfprintf_r+0x1834>
20005548:	2100      	movs	r1, #0
2000554a:	9117      	str	r1, [sp, #92]	; 0x5c
2000554c:	9816      	ldr	r0, [sp, #88]	; 0x58
2000554e:	2866      	cmp	r0, #102	; 0x66
20005550:	bf14      	ite	ne
20005552:	2300      	movne	r3, #0
20005554:	2301      	moveq	r3, #1
20005556:	2846      	cmp	r0, #70	; 0x46
20005558:	bf08      	it	eq
2000555a:	f043 0301 	orreq.w	r3, r3, #1
2000555e:	9310      	str	r3, [sp, #64]	; 0x40
20005560:	2b00      	cmp	r3, #0
20005562:	f000 81d1 	beq.w	20005908 <_vfprintf_r+0x172c>
20005566:	46bc      	mov	ip, r7
20005568:	2303      	movs	r3, #3
2000556a:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
2000556e:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
20005572:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
20005576:	4648      	mov	r0, r9
20005578:	9300      	str	r3, [sp, #0]
2000557a:	9102      	str	r1, [sp, #8]
2000557c:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
20005580:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20005584:	310c      	adds	r1, #12
20005586:	f8cd c004 	str.w	ip, [sp, #4]
2000558a:	9103      	str	r1, [sp, #12]
2000558c:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
20005590:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20005594:	9104      	str	r1, [sp, #16]
20005596:	f000 fbc7 	bl	20005d28 <_dtoa_r>
2000559a:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000559c:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
200055a0:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
200055a4:	bf18      	it	ne
200055a6:	2301      	movne	r3, #1
200055a8:	2a47      	cmp	r2, #71	; 0x47
200055aa:	bf0c      	ite	eq
200055ac:	2300      	moveq	r3, #0
200055ae:	f003 0301 	andne.w	r3, r3, #1
200055b2:	9013      	str	r0, [sp, #76]	; 0x4c
200055b4:	b933      	cbnz	r3, 200055c4 <_vfprintf_r+0x13e8>
200055b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
200055b8:	f013 0f01 	tst.w	r3, #1
200055bc:	bf08      	it	eq
200055be:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
200055c2:	d016      	beq.n	200055f2 <_vfprintf_r+0x1416>
200055c4:	9813      	ldr	r0, [sp, #76]	; 0x4c
200055c6:	9910      	ldr	r1, [sp, #64]	; 0x40
200055c8:	eb00 0b0c 	add.w	fp, r0, ip
200055cc:	b131      	cbz	r1, 200055dc <_vfprintf_r+0x1400>
200055ce:	7803      	ldrb	r3, [r0, #0]
200055d0:	2b30      	cmp	r3, #48	; 0x30
200055d2:	f000 80da 	beq.w	2000578a <_vfprintf_r+0x15ae>
200055d6:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
200055da:	449b      	add	fp, r3
200055dc:	4650      	mov	r0, sl
200055de:	2200      	movs	r2, #0
200055e0:	2300      	movs	r3, #0
200055e2:	4641      	mov	r1, r8
200055e4:	f004 fae2 	bl	20009bac <__aeabi_dcmpeq>
200055e8:	2800      	cmp	r0, #0
200055ea:	f000 81c2 	beq.w	20005972 <_vfprintf_r+0x1796>
200055ee:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
200055f2:	9a16      	ldr	r2, [sp, #88]	; 0x58
200055f4:	9813      	ldr	r0, [sp, #76]	; 0x4c
200055f6:	2a67      	cmp	r2, #103	; 0x67
200055f8:	bf14      	ite	ne
200055fa:	2300      	movne	r3, #0
200055fc:	2301      	moveq	r3, #1
200055fe:	2a47      	cmp	r2, #71	; 0x47
20005600:	bf08      	it	eq
20005602:	f043 0301 	orreq.w	r3, r3, #1
20005606:	ebc0 000b 	rsb	r0, r0, fp
2000560a:	901a      	str	r0, [sp, #104]	; 0x68
2000560c:	2b00      	cmp	r3, #0
2000560e:	f000 818a 	beq.w	20005926 <_vfprintf_r+0x174a>
20005612:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
20005616:	f111 0f03 	cmn.w	r1, #3
2000561a:	9110      	str	r1, [sp, #64]	; 0x40
2000561c:	db02      	blt.n	20005624 <_vfprintf_r+0x1448>
2000561e:	428f      	cmp	r7, r1
20005620:	f280 818c 	bge.w	2000593c <_vfprintf_r+0x1760>
20005624:	9a16      	ldr	r2, [sp, #88]	; 0x58
20005626:	3a02      	subs	r2, #2
20005628:	9216      	str	r2, [sp, #88]	; 0x58
2000562a:	9910      	ldr	r1, [sp, #64]	; 0x40
2000562c:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000562e:	1e4b      	subs	r3, r1, #1
20005630:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
20005634:	2b00      	cmp	r3, #0
20005636:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
2000563a:	f2c0 8234 	blt.w	20005aa6 <_vfprintf_r+0x18ca>
2000563e:	222b      	movs	r2, #43	; 0x2b
20005640:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
20005644:	2b09      	cmp	r3, #9
20005646:	f300 81b6 	bgt.w	200059b6 <_vfprintf_r+0x17da>
2000564a:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
2000564e:	3330      	adds	r3, #48	; 0x30
20005650:	3204      	adds	r2, #4
20005652:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
20005656:	2330      	movs	r3, #48	; 0x30
20005658:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
2000565c:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
20005660:	981a      	ldr	r0, [sp, #104]	; 0x68
20005662:	991a      	ldr	r1, [sp, #104]	; 0x68
20005664:	1ad3      	subs	r3, r2, r3
20005666:	1818      	adds	r0, r3, r0
20005668:	931c      	str	r3, [sp, #112]	; 0x70
2000566a:	2901      	cmp	r1, #1
2000566c:	9010      	str	r0, [sp, #64]	; 0x40
2000566e:	f340 8210 	ble.w	20005a92 <_vfprintf_r+0x18b6>
20005672:	9810      	ldr	r0, [sp, #64]	; 0x40
20005674:	3001      	adds	r0, #1
20005676:	9010      	str	r0, [sp, #64]	; 0x40
20005678:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
2000567c:	910c      	str	r1, [sp, #48]	; 0x30
2000567e:	9817      	ldr	r0, [sp, #92]	; 0x5c
20005680:	2800      	cmp	r0, #0
20005682:	f000 816e 	beq.w	20005962 <_vfprintf_r+0x1786>
20005686:	232d      	movs	r3, #45	; 0x2d
20005688:	2100      	movs	r1, #0
2000568a:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
2000568e:	9117      	str	r1, [sp, #92]	; 0x5c
20005690:	f7fe bf74 	b.w	2000457c <_vfprintf_r+0x3a0>
20005694:	9a10      	ldr	r2, [sp, #64]	; 0x40
20005696:	f04f 0c00 	mov.w	ip, #0
2000569a:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
2000569e:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
200056a2:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
200056a6:	920c      	str	r2, [sp, #48]	; 0x30
200056a8:	f7fe bf67 	b.w	2000457a <_vfprintf_r+0x39e>
200056ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
200056ae:	f012 0f40 	tst.w	r2, #64	; 0x40
200056b2:	bf17      	itett	ne
200056b4:	980b      	ldrne	r0, [sp, #44]	; 0x2c
200056b6:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
200056b8:	9911      	ldrne	r1, [sp, #68]	; 0x44
200056ba:	f100 0a04 	addne.w	sl, r0, #4
200056be:	bf11      	iteee	ne
200056c0:	6803      	ldrne	r3, [r0, #0]
200056c2:	f102 0a04 	addeq.w	sl, r2, #4
200056c6:	6813      	ldreq	r3, [r2, #0]
200056c8:	9811      	ldreq	r0, [sp, #68]	; 0x44
200056ca:	bf14      	ite	ne
200056cc:	8019      	strhne	r1, [r3, #0]
200056ce:	6018      	streq	r0, [r3, #0]
200056d0:	f7fe bdec 	b.w	200042ac <_vfprintf_r+0xd0>
200056d4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200056d6:	1d13      	adds	r3, r2, #4
200056d8:	930b      	str	r3, [sp, #44]	; 0x2c
200056da:	6811      	ldr	r1, [r2, #0]
200056dc:	2301      	movs	r3, #1
200056de:	1e0a      	subs	r2, r1, #0
200056e0:	bf18      	it	ne
200056e2:	2201      	movne	r2, #1
200056e4:	468a      	mov	sl, r1
200056e6:	f04f 0b00 	mov.w	fp, #0
200056ea:	f7fe bf09 	b.w	20004500 <_vfprintf_r+0x324>
200056ee:	980b      	ldr	r0, [sp, #44]	; 0x2c
200056f0:	1d02      	adds	r2, r0, #4
200056f2:	920b      	str	r2, [sp, #44]	; 0x2c
200056f4:	6801      	ldr	r1, [r0, #0]
200056f6:	1e0a      	subs	r2, r1, #0
200056f8:	bf18      	it	ne
200056fa:	2201      	movne	r2, #1
200056fc:	468a      	mov	sl, r1
200056fe:	f04f 0b00 	mov.w	fp, #0
20005702:	f7fe befd 	b.w	20004500 <_vfprintf_r+0x324>
20005706:	f24a 42e8 	movw	r2, #42216	; 0xa4e8
2000570a:	f24a 43e4 	movw	r3, #42212	; 0xa4e4
2000570e:	9916      	ldr	r1, [sp, #88]	; 0x58
20005710:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005714:	f2c2 0200 	movt	r2, #8192	; 0x2000
20005718:	2003      	movs	r0, #3
2000571a:	2947      	cmp	r1, #71	; 0x47
2000571c:	bfd8      	it	le
2000571e:	461a      	movle	r2, r3
20005720:	9213      	str	r2, [sp, #76]	; 0x4c
20005722:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005724:	900c      	str	r0, [sp, #48]	; 0x30
20005726:	f022 0280 	bic.w	r2, r2, #128	; 0x80
2000572a:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
2000572e:	920a      	str	r2, [sp, #40]	; 0x28
20005730:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005734:	9010      	str	r0, [sp, #64]	; 0x40
20005736:	f7fe bf20 	b.w	2000457a <_vfprintf_r+0x39e>
2000573a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
2000573e:	4648      	mov	r0, r9
20005740:	4631      	mov	r1, r6
20005742:	320c      	adds	r2, #12
20005744:	f7fe fd3c 	bl	200041c0 <__sprint_r>
20005748:	2800      	cmp	r0, #0
2000574a:	f47e ae67 	bne.w	2000441c <_vfprintf_r+0x240>
2000574e:	f7fe be62 	b.w	20004416 <_vfprintf_r+0x23a>
20005752:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005756:	4648      	mov	r0, r9
20005758:	4631      	mov	r1, r6
2000575a:	320c      	adds	r2, #12
2000575c:	f7fe fd30 	bl	200041c0 <__sprint_r>
20005760:	2800      	cmp	r0, #0
20005762:	f47e ae5b 	bne.w	2000441c <_vfprintf_r+0x240>
20005766:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
2000576a:	3304      	adds	r3, #4
2000576c:	e66a      	b.n	20005444 <_vfprintf_r+0x1268>
2000576e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005772:	4648      	mov	r0, r9
20005774:	4631      	mov	r1, r6
20005776:	320c      	adds	r2, #12
20005778:	f7fe fd22 	bl	200041c0 <__sprint_r>
2000577c:	2800      	cmp	r0, #0
2000577e:	f47e ae4d 	bne.w	2000441c <_vfprintf_r+0x240>
20005782:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
20005786:	3304      	adds	r3, #4
20005788:	e679      	b.n	2000547e <_vfprintf_r+0x12a2>
2000578a:	4650      	mov	r0, sl
2000578c:	2200      	movs	r2, #0
2000578e:	2300      	movs	r3, #0
20005790:	4641      	mov	r1, r8
20005792:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
20005796:	f004 fa09 	bl	20009bac <__aeabi_dcmpeq>
2000579a:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
2000579e:	2800      	cmp	r0, #0
200057a0:	f47f af19 	bne.w	200055d6 <_vfprintf_r+0x13fa>
200057a4:	f1cc 0301 	rsb	r3, ip, #1
200057a8:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
200057ac:	e715      	b.n	200055da <_vfprintf_r+0x13fe>
200057ae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200057b0:	4252      	negs	r2, r2
200057b2:	920f      	str	r2, [sp, #60]	; 0x3c
200057b4:	f7ff b887 	b.w	200048c6 <_vfprintf_r+0x6ea>
200057b8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200057bc:	4648      	mov	r0, r9
200057be:	4631      	mov	r1, r6
200057c0:	320c      	adds	r2, #12
200057c2:	f7fe fcfd 	bl	200041c0 <__sprint_r>
200057c6:	2800      	cmp	r0, #0
200057c8:	f47e ae28 	bne.w	2000441c <_vfprintf_r+0x240>
200057cc:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200057d0:	3304      	adds	r3, #4
200057d2:	f7ff ba93 	b.w	20004cfc <_vfprintf_r+0xb20>
200057d6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200057da:	4648      	mov	r0, r9
200057dc:	4631      	mov	r1, r6
200057de:	320c      	adds	r2, #12
200057e0:	f7fe fcee 	bl	200041c0 <__sprint_r>
200057e4:	2800      	cmp	r0, #0
200057e6:	f47e ae19 	bne.w	2000441c <_vfprintf_r+0x240>
200057ea:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200057ee:	3304      	adds	r3, #4
200057f0:	991a      	ldr	r1, [sp, #104]	; 0x68
200057f2:	9813      	ldr	r0, [sp, #76]	; 0x4c
200057f4:	6059      	str	r1, [r3, #4]
200057f6:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
200057fa:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
200057fe:	6018      	str	r0, [r3, #0]
20005800:	3201      	adds	r2, #1
20005802:	981a      	ldr	r0, [sp, #104]	; 0x68
20005804:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005808:	1809      	adds	r1, r1, r0
2000580a:	2a07      	cmp	r2, #7
2000580c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005810:	f73f ab46 	bgt.w	20004ea0 <_vfprintf_r+0xcc4>
20005814:	3308      	adds	r3, #8
20005816:	f7fe bfa8 	b.w	2000476a <_vfprintf_r+0x58e>
2000581a:	2100      	movs	r1, #0
2000581c:	9117      	str	r1, [sp, #92]	; 0x5c
2000581e:	f7fe fc9f 	bl	20004160 <strlen>
20005822:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005826:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
2000582a:	9010      	str	r0, [sp, #64]	; 0x40
2000582c:	920c      	str	r2, [sp, #48]	; 0x30
2000582e:	f7fe bea4 	b.w	2000457a <_vfprintf_r+0x39e>
20005832:	462a      	mov	r2, r5
20005834:	4645      	mov	r5, r8
20005836:	4690      	mov	r8, r2
20005838:	605f      	str	r7, [r3, #4]
2000583a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
2000583e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
20005842:	3201      	adds	r2, #1
20005844:	f8c3 8000 	str.w	r8, [r3]
20005848:	19c9      	adds	r1, r1, r7
2000584a:	2a07      	cmp	r2, #7
2000584c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
20005850:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
20005854:	dcbf      	bgt.n	200057d6 <_vfprintf_r+0x15fa>
20005856:	3308      	adds	r3, #8
20005858:	e7ca      	b.n	200057f0 <_vfprintf_r+0x1614>
2000585a:	9a18      	ldr	r2, [sp, #96]	; 0x60
2000585c:	9913      	ldr	r1, [sp, #76]	; 0x4c
2000585e:	1a51      	subs	r1, r2, r1
20005860:	9110      	str	r1, [sp, #64]	; 0x40
20005862:	f7fe be82 	b.w	2000456a <_vfprintf_r+0x38e>
20005866:	4648      	mov	r0, r9
20005868:	4631      	mov	r1, r6
2000586a:	f000 f949 	bl	20005b00 <__swsetup_r>
2000586e:	2800      	cmp	r0, #0
20005870:	f47e add8 	bne.w	20004424 <_vfprintf_r+0x248>
20005874:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
20005878:	fa1f f38c 	uxth.w	r3, ip
2000587c:	f7fe bcf6 	b.w	2000426c <_vfprintf_r+0x90>
20005880:	2f06      	cmp	r7, #6
20005882:	bf28      	it	cs
20005884:	2706      	movcs	r7, #6
20005886:	f24a 5100 	movw	r1, #42240	; 0xa500
2000588a:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000588e:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20005892:	9710      	str	r7, [sp, #64]	; 0x40
20005894:	9113      	str	r1, [sp, #76]	; 0x4c
20005896:	920c      	str	r2, [sp, #48]	; 0x30
20005898:	f7fe bfe8 	b.w	2000486c <_vfprintf_r+0x690>
2000589c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200058a0:	4648      	mov	r0, r9
200058a2:	4631      	mov	r1, r6
200058a4:	320c      	adds	r2, #12
200058a6:	f7fe fc8b 	bl	200041c0 <__sprint_r>
200058aa:	2800      	cmp	r0, #0
200058ac:	f47e adb6 	bne.w	2000441c <_vfprintf_r+0x240>
200058b0:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200058b4:	3304      	adds	r3, #4
200058b6:	f7ff bbc8 	b.w	2000504a <_vfprintf_r+0xe6e>
200058ba:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200058be:	4648      	mov	r0, r9
200058c0:	4631      	mov	r1, r6
200058c2:	320c      	adds	r2, #12
200058c4:	f7fe fc7c 	bl	200041c0 <__sprint_r>
200058c8:	2800      	cmp	r0, #0
200058ca:	f47e ada7 	bne.w	2000441c <_vfprintf_r+0x240>
200058ce:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200058d2:	3304      	adds	r3, #4
200058d4:	f7ff bace 	b.w	20004e74 <_vfprintf_r+0xc98>
200058d8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
200058dc:	4648      	mov	r0, r9
200058de:	4631      	mov	r1, r6
200058e0:	320c      	adds	r2, #12
200058e2:	f7fe fc6d 	bl	200041c0 <__sprint_r>
200058e6:	2800      	cmp	r0, #0
200058e8:	f47e ad98 	bne.w	2000441c <_vfprintf_r+0x240>
200058ec:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
200058f0:	3404      	adds	r4, #4
200058f2:	f7ff baa9 	b.w	20004e48 <_vfprintf_r+0xc6c>
200058f6:	9710      	str	r7, [sp, #64]	; 0x40
200058f8:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
200058fc:	9017      	str	r0, [sp, #92]	; 0x5c
200058fe:	970c      	str	r7, [sp, #48]	; 0x30
20005900:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005904:	f7fe be39 	b.w	2000457a <_vfprintf_r+0x39e>
20005908:	9916      	ldr	r1, [sp, #88]	; 0x58
2000590a:	2965      	cmp	r1, #101	; 0x65
2000590c:	bf14      	ite	ne
2000590e:	2300      	movne	r3, #0
20005910:	2301      	moveq	r3, #1
20005912:	2945      	cmp	r1, #69	; 0x45
20005914:	bf08      	it	eq
20005916:	f043 0301 	orreq.w	r3, r3, #1
2000591a:	2b00      	cmp	r3, #0
2000591c:	d046      	beq.n	200059ac <_vfprintf_r+0x17d0>
2000591e:	f107 0c01 	add.w	ip, r7, #1
20005922:	2302      	movs	r3, #2
20005924:	e621      	b.n	2000556a <_vfprintf_r+0x138e>
20005926:	9b16      	ldr	r3, [sp, #88]	; 0x58
20005928:	2b65      	cmp	r3, #101	; 0x65
2000592a:	dd76      	ble.n	20005a1a <_vfprintf_r+0x183e>
2000592c:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000592e:	2a66      	cmp	r2, #102	; 0x66
20005930:	bf1c      	itt	ne
20005932:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
20005936:	9310      	strne	r3, [sp, #64]	; 0x40
20005938:	f000 8083 	beq.w	20005a42 <_vfprintf_r+0x1866>
2000593c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
2000593e:	9810      	ldr	r0, [sp, #64]	; 0x40
20005940:	4283      	cmp	r3, r0
20005942:	dc6e      	bgt.n	20005a22 <_vfprintf_r+0x1846>
20005944:	990a      	ldr	r1, [sp, #40]	; 0x28
20005946:	f011 0f01 	tst.w	r1, #1
2000594a:	f040 808e 	bne.w	20005a6a <_vfprintf_r+0x188e>
2000594e:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20005952:	2367      	movs	r3, #103	; 0x67
20005954:	920c      	str	r2, [sp, #48]	; 0x30
20005956:	9316      	str	r3, [sp, #88]	; 0x58
20005958:	e691      	b.n	2000567e <_vfprintf_r+0x14a2>
2000595a:	2700      	movs	r7, #0
2000595c:	461d      	mov	r5, r3
2000595e:	f7fe bce9 	b.w	20004334 <_vfprintf_r+0x158>
20005962:	9910      	ldr	r1, [sp, #64]	; 0x40
20005964:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
20005968:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
2000596c:	910c      	str	r1, [sp, #48]	; 0x30
2000596e:	f7fe be04 	b.w	2000457a <_vfprintf_r+0x39e>
20005972:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
20005976:	459b      	cmp	fp, r3
20005978:	bf98      	it	ls
2000597a:	469b      	movls	fp, r3
2000597c:	f67f ae39 	bls.w	200055f2 <_vfprintf_r+0x1416>
20005980:	2230      	movs	r2, #48	; 0x30
20005982:	f803 2b01 	strb.w	r2, [r3], #1
20005986:	459b      	cmp	fp, r3
20005988:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
2000598c:	d8f9      	bhi.n	20005982 <_vfprintf_r+0x17a6>
2000598e:	e630      	b.n	200055f2 <_vfprintf_r+0x1416>
20005990:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
20005994:	4648      	mov	r0, r9
20005996:	4631      	mov	r1, r6
20005998:	320c      	adds	r2, #12
2000599a:	f7fe fc11 	bl	200041c0 <__sprint_r>
2000599e:	2800      	cmp	r0, #0
200059a0:	f47e ad3c 	bne.w	2000441c <_vfprintf_r+0x240>
200059a4:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
200059a8:	3304      	adds	r3, #4
200059aa:	e508      	b.n	200053be <_vfprintf_r+0x11e2>
200059ac:	46bc      	mov	ip, r7
200059ae:	3302      	adds	r3, #2
200059b0:	e5db      	b.n	2000556a <_vfprintf_r+0x138e>
200059b2:	3707      	adds	r7, #7
200059b4:	e5b9      	b.n	2000552a <_vfprintf_r+0x134e>
200059b6:	f246 6c67 	movw	ip, #26215	; 0x6667
200059ba:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
200059be:	3103      	adds	r1, #3
200059c0:	f2c6 6c66 	movt	ip, #26214	; 0x6666
200059c4:	fb8c 2003 	smull	r2, r0, ip, r3
200059c8:	17da      	asrs	r2, r3, #31
200059ca:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
200059ce:	eb02 0082 	add.w	r0, r2, r2, lsl #2
200059d2:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
200059d6:	4613      	mov	r3, r2
200059d8:	3030      	adds	r0, #48	; 0x30
200059da:	2a09      	cmp	r2, #9
200059dc:	f801 0d01 	strb.w	r0, [r1, #-1]!
200059e0:	dcf0      	bgt.n	200059c4 <_vfprintf_r+0x17e8>
200059e2:	3330      	adds	r3, #48	; 0x30
200059e4:	1e48      	subs	r0, r1, #1
200059e6:	b2da      	uxtb	r2, r3
200059e8:	f801 2c01 	strb.w	r2, [r1, #-1]
200059ec:	9b07      	ldr	r3, [sp, #28]
200059ee:	4283      	cmp	r3, r0
200059f0:	d96a      	bls.n	20005ac8 <_vfprintf_r+0x18ec>
200059f2:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
200059f6:	3303      	adds	r3, #3
200059f8:	e001      	b.n	200059fe <_vfprintf_r+0x1822>
200059fa:	f811 2b01 	ldrb.w	r2, [r1], #1
200059fe:	f803 2c01 	strb.w	r2, [r3, #-1]
20005a02:	461a      	mov	r2, r3
20005a04:	f8dd c01c 	ldr.w	ip, [sp, #28]
20005a08:	3301      	adds	r3, #1
20005a0a:	458c      	cmp	ip, r1
20005a0c:	d8f5      	bhi.n	200059fa <_vfprintf_r+0x181e>
20005a0e:	e625      	b.n	2000565c <_vfprintf_r+0x1480>
20005a10:	222d      	movs	r2, #45	; 0x2d
20005a12:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
20005a16:	9217      	str	r2, [sp, #92]	; 0x5c
20005a18:	e598      	b.n	2000554c <_vfprintf_r+0x1370>
20005a1a:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20005a1e:	9010      	str	r0, [sp, #64]	; 0x40
20005a20:	e603      	b.n	2000562a <_vfprintf_r+0x144e>
20005a22:	9b10      	ldr	r3, [sp, #64]	; 0x40
20005a24:	991a      	ldr	r1, [sp, #104]	; 0x68
20005a26:	2b00      	cmp	r3, #0
20005a28:	bfda      	itte	le
20005a2a:	9810      	ldrle	r0, [sp, #64]	; 0x40
20005a2c:	f1c0 0302 	rsble	r3, r0, #2
20005a30:	2301      	movgt	r3, #1
20005a32:	185b      	adds	r3, r3, r1
20005a34:	2267      	movs	r2, #103	; 0x67
20005a36:	9310      	str	r3, [sp, #64]	; 0x40
20005a38:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
20005a3c:	9216      	str	r2, [sp, #88]	; 0x58
20005a3e:	930c      	str	r3, [sp, #48]	; 0x30
20005a40:	e61d      	b.n	2000567e <_vfprintf_r+0x14a2>
20005a42:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
20005a46:	2800      	cmp	r0, #0
20005a48:	9010      	str	r0, [sp, #64]	; 0x40
20005a4a:	dd31      	ble.n	20005ab0 <_vfprintf_r+0x18d4>
20005a4c:	b91f      	cbnz	r7, 20005a56 <_vfprintf_r+0x187a>
20005a4e:	990a      	ldr	r1, [sp, #40]	; 0x28
20005a50:	f011 0f01 	tst.w	r1, #1
20005a54:	d00e      	beq.n	20005a74 <_vfprintf_r+0x1898>
20005a56:	9810      	ldr	r0, [sp, #64]	; 0x40
20005a58:	2166      	movs	r1, #102	; 0x66
20005a5a:	9116      	str	r1, [sp, #88]	; 0x58
20005a5c:	1c43      	adds	r3, r0, #1
20005a5e:	19db      	adds	r3, r3, r7
20005a60:	9310      	str	r3, [sp, #64]	; 0x40
20005a62:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
20005a66:	920c      	str	r2, [sp, #48]	; 0x30
20005a68:	e609      	b.n	2000567e <_vfprintf_r+0x14a2>
20005a6a:	9810      	ldr	r0, [sp, #64]	; 0x40
20005a6c:	2167      	movs	r1, #103	; 0x67
20005a6e:	9116      	str	r1, [sp, #88]	; 0x58
20005a70:	3001      	adds	r0, #1
20005a72:	9010      	str	r0, [sp, #64]	; 0x40
20005a74:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
20005a78:	920c      	str	r2, [sp, #48]	; 0x30
20005a7a:	e600      	b.n	2000567e <_vfprintf_r+0x14a2>
20005a7c:	990b      	ldr	r1, [sp, #44]	; 0x2c
20005a7e:	781a      	ldrb	r2, [r3, #0]
20005a80:	680f      	ldr	r7, [r1, #0]
20005a82:	3104      	adds	r1, #4
20005a84:	910b      	str	r1, [sp, #44]	; 0x2c
20005a86:	2f00      	cmp	r7, #0
20005a88:	bfb8      	it	lt
20005a8a:	f04f 37ff 	movlt.w	r7, #4294967295
20005a8e:	f7fe bc50 	b.w	20004332 <_vfprintf_r+0x156>
20005a92:	9a0a      	ldr	r2, [sp, #40]	; 0x28
20005a94:	f012 0f01 	tst.w	r2, #1
20005a98:	bf04      	itt	eq
20005a9a:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
20005a9e:	930c      	streq	r3, [sp, #48]	; 0x30
20005aa0:	f43f aded 	beq.w	2000567e <_vfprintf_r+0x14a2>
20005aa4:	e5e5      	b.n	20005672 <_vfprintf_r+0x1496>
20005aa6:	222d      	movs	r2, #45	; 0x2d
20005aa8:	425b      	negs	r3, r3
20005aaa:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
20005aae:	e5c9      	b.n	20005644 <_vfprintf_r+0x1468>
20005ab0:	b977      	cbnz	r7, 20005ad0 <_vfprintf_r+0x18f4>
20005ab2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
20005ab4:	f013 0f01 	tst.w	r3, #1
20005ab8:	d10a      	bne.n	20005ad0 <_vfprintf_r+0x18f4>
20005aba:	f04f 0c01 	mov.w	ip, #1
20005abe:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
20005ac2:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
20005ac6:	e5da      	b.n	2000567e <_vfprintf_r+0x14a2>
20005ac8:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
20005acc:	3202      	adds	r2, #2
20005ace:	e5c5      	b.n	2000565c <_vfprintf_r+0x1480>
20005ad0:	3702      	adds	r7, #2
20005ad2:	2166      	movs	r1, #102	; 0x66
20005ad4:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
20005ad8:	9710      	str	r7, [sp, #64]	; 0x40
20005ada:	9116      	str	r1, [sp, #88]	; 0x58
20005adc:	920c      	str	r2, [sp, #48]	; 0x30
20005ade:	e5ce      	b.n	2000567e <_vfprintf_r+0x14a2>
20005ae0:	2000a4b8 	.word	0x2000a4b8

20005ae4 <vfprintf>:
20005ae4:	b410      	push	{r4}
20005ae6:	f24a 7434 	movw	r4, #42804	; 0xa734
20005aea:	f2c2 0400 	movt	r4, #8192	; 0x2000
20005aee:	468c      	mov	ip, r1
20005af0:	4613      	mov	r3, r2
20005af2:	4601      	mov	r1, r0
20005af4:	4662      	mov	r2, ip
20005af6:	6820      	ldr	r0, [r4, #0]
20005af8:	bc10      	pop	{r4}
20005afa:	f7fe bb6f 	b.w	200041dc <_vfprintf_r>
20005afe:	bf00      	nop

20005b00 <__swsetup_r>:
20005b00:	b570      	push	{r4, r5, r6, lr}
20005b02:	f24a 7534 	movw	r5, #42804	; 0xa734
20005b06:	f2c2 0500 	movt	r5, #8192	; 0x2000
20005b0a:	4606      	mov	r6, r0
20005b0c:	460c      	mov	r4, r1
20005b0e:	6828      	ldr	r0, [r5, #0]
20005b10:	b110      	cbz	r0, 20005b18 <__swsetup_r+0x18>
20005b12:	6983      	ldr	r3, [r0, #24]
20005b14:	2b00      	cmp	r3, #0
20005b16:	d036      	beq.n	20005b86 <__swsetup_r+0x86>
20005b18:	f24a 531c 	movw	r3, #42268	; 0xa51c
20005b1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005b20:	429c      	cmp	r4, r3
20005b22:	d038      	beq.n	20005b96 <__swsetup_r+0x96>
20005b24:	f24a 533c 	movw	r3, #42300	; 0xa53c
20005b28:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005b2c:	429c      	cmp	r4, r3
20005b2e:	d041      	beq.n	20005bb4 <__swsetup_r+0xb4>
20005b30:	f24a 535c 	movw	r3, #42332	; 0xa55c
20005b34:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005b38:	429c      	cmp	r4, r3
20005b3a:	bf04      	itt	eq
20005b3c:	682b      	ldreq	r3, [r5, #0]
20005b3e:	68dc      	ldreq	r4, [r3, #12]
20005b40:	89a2      	ldrh	r2, [r4, #12]
20005b42:	4611      	mov	r1, r2
20005b44:	b293      	uxth	r3, r2
20005b46:	f013 0f08 	tst.w	r3, #8
20005b4a:	4618      	mov	r0, r3
20005b4c:	bf18      	it	ne
20005b4e:	6922      	ldrne	r2, [r4, #16]
20005b50:	d033      	beq.n	20005bba <__swsetup_r+0xba>
20005b52:	b31a      	cbz	r2, 20005b9c <__swsetup_r+0x9c>
20005b54:	f013 0101 	ands.w	r1, r3, #1
20005b58:	d007      	beq.n	20005b6a <__swsetup_r+0x6a>
20005b5a:	6963      	ldr	r3, [r4, #20]
20005b5c:	2100      	movs	r1, #0
20005b5e:	60a1      	str	r1, [r4, #8]
20005b60:	425b      	negs	r3, r3
20005b62:	61a3      	str	r3, [r4, #24]
20005b64:	b142      	cbz	r2, 20005b78 <__swsetup_r+0x78>
20005b66:	2000      	movs	r0, #0
20005b68:	bd70      	pop	{r4, r5, r6, pc}
20005b6a:	f013 0f02 	tst.w	r3, #2
20005b6e:	bf08      	it	eq
20005b70:	6961      	ldreq	r1, [r4, #20]
20005b72:	60a1      	str	r1, [r4, #8]
20005b74:	2a00      	cmp	r2, #0
20005b76:	d1f6      	bne.n	20005b66 <__swsetup_r+0x66>
20005b78:	89a3      	ldrh	r3, [r4, #12]
20005b7a:	f013 0f80 	tst.w	r3, #128	; 0x80
20005b7e:	d0f2      	beq.n	20005b66 <__swsetup_r+0x66>
20005b80:	f04f 30ff 	mov.w	r0, #4294967295
20005b84:	bd70      	pop	{r4, r5, r6, pc}
20005b86:	f001 f98b 	bl	20006ea0 <__sinit>
20005b8a:	f24a 531c 	movw	r3, #42268	; 0xa51c
20005b8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005b92:	429c      	cmp	r4, r3
20005b94:	d1c6      	bne.n	20005b24 <__swsetup_r+0x24>
20005b96:	682b      	ldr	r3, [r5, #0]
20005b98:	685c      	ldr	r4, [r3, #4]
20005b9a:	e7d1      	b.n	20005b40 <__swsetup_r+0x40>
20005b9c:	f403 7120 	and.w	r1, r3, #640	; 0x280
20005ba0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
20005ba4:	d0d6      	beq.n	20005b54 <__swsetup_r+0x54>
20005ba6:	4630      	mov	r0, r6
20005ba8:	4621      	mov	r1, r4
20005baa:	f001 fd01 	bl	200075b0 <__smakebuf_r>
20005bae:	89a3      	ldrh	r3, [r4, #12]
20005bb0:	6922      	ldr	r2, [r4, #16]
20005bb2:	e7cf      	b.n	20005b54 <__swsetup_r+0x54>
20005bb4:	682b      	ldr	r3, [r5, #0]
20005bb6:	689c      	ldr	r4, [r3, #8]
20005bb8:	e7c2      	b.n	20005b40 <__swsetup_r+0x40>
20005bba:	f013 0f10 	tst.w	r3, #16
20005bbe:	d0df      	beq.n	20005b80 <__swsetup_r+0x80>
20005bc0:	f013 0f04 	tst.w	r3, #4
20005bc4:	bf08      	it	eq
20005bc6:	6922      	ldreq	r2, [r4, #16]
20005bc8:	d017      	beq.n	20005bfa <__swsetup_r+0xfa>
20005bca:	6b61      	ldr	r1, [r4, #52]	; 0x34
20005bcc:	b151      	cbz	r1, 20005be4 <__swsetup_r+0xe4>
20005bce:	f104 0344 	add.w	r3, r4, #68	; 0x44
20005bd2:	4299      	cmp	r1, r3
20005bd4:	d003      	beq.n	20005bde <__swsetup_r+0xde>
20005bd6:	4630      	mov	r0, r6
20005bd8:	f001 f9e6 	bl	20006fa8 <_free_r>
20005bdc:	89a2      	ldrh	r2, [r4, #12]
20005bde:	b290      	uxth	r0, r2
20005be0:	2300      	movs	r3, #0
20005be2:	6363      	str	r3, [r4, #52]	; 0x34
20005be4:	6922      	ldr	r2, [r4, #16]
20005be6:	f64f 71db 	movw	r1, #65499	; 0xffdb
20005bea:	f2c0 0100 	movt	r1, #0
20005bee:	2300      	movs	r3, #0
20005bf0:	ea00 0101 	and.w	r1, r0, r1
20005bf4:	6063      	str	r3, [r4, #4]
20005bf6:	81a1      	strh	r1, [r4, #12]
20005bf8:	6022      	str	r2, [r4, #0]
20005bfa:	f041 0308 	orr.w	r3, r1, #8
20005bfe:	81a3      	strh	r3, [r4, #12]
20005c00:	b29b      	uxth	r3, r3
20005c02:	e7a6      	b.n	20005b52 <__swsetup_r+0x52>
20005c04:	0000      	lsls	r0, r0, #0
	...

20005c08 <quorem>:
20005c08:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
20005c0c:	6903      	ldr	r3, [r0, #16]
20005c0e:	690e      	ldr	r6, [r1, #16]
20005c10:	4682      	mov	sl, r0
20005c12:	4689      	mov	r9, r1
20005c14:	429e      	cmp	r6, r3
20005c16:	f300 8083 	bgt.w	20005d20 <quorem+0x118>
20005c1a:	1cf2      	adds	r2, r6, #3
20005c1c:	f101 0514 	add.w	r5, r1, #20
20005c20:	f100 0414 	add.w	r4, r0, #20
20005c24:	3e01      	subs	r6, #1
20005c26:	0092      	lsls	r2, r2, #2
20005c28:	188b      	adds	r3, r1, r2
20005c2a:	1812      	adds	r2, r2, r0
20005c2c:	f103 0804 	add.w	r8, r3, #4
20005c30:	6859      	ldr	r1, [r3, #4]
20005c32:	6850      	ldr	r0, [r2, #4]
20005c34:	3101      	adds	r1, #1
20005c36:	f003 fa5b 	bl	200090f0 <__aeabi_uidiv>
20005c3a:	4607      	mov	r7, r0
20005c3c:	2800      	cmp	r0, #0
20005c3e:	d039      	beq.n	20005cb4 <quorem+0xac>
20005c40:	2300      	movs	r3, #0
20005c42:	469c      	mov	ip, r3
20005c44:	461a      	mov	r2, r3
20005c46:	58e9      	ldr	r1, [r5, r3]
20005c48:	58e0      	ldr	r0, [r4, r3]
20005c4a:	fa1f fe81 	uxth.w	lr, r1
20005c4e:	ea4f 4b11 	mov.w	fp, r1, lsr #16
20005c52:	b281      	uxth	r1, r0
20005c54:	fb0e ce07 	mla	lr, lr, r7, ip
20005c58:	1851      	adds	r1, r2, r1
20005c5a:	fb0b fc07 	mul.w	ip, fp, r7
20005c5e:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
20005c62:	fa1f fe8e 	uxth.w	lr, lr
20005c66:	ebce 0101 	rsb	r1, lr, r1
20005c6a:	fa1f f28c 	uxth.w	r2, ip
20005c6e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
20005c72:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
20005c76:	fa1f fe81 	uxth.w	lr, r1
20005c7a:	eb02 4221 	add.w	r2, r2, r1, asr #16
20005c7e:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
20005c82:	50e1      	str	r1, [r4, r3]
20005c84:	3304      	adds	r3, #4
20005c86:	1412      	asrs	r2, r2, #16
20005c88:	1959      	adds	r1, r3, r5
20005c8a:	4588      	cmp	r8, r1
20005c8c:	d2db      	bcs.n	20005c46 <quorem+0x3e>
20005c8e:	1d32      	adds	r2, r6, #4
20005c90:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20005c94:	6859      	ldr	r1, [r3, #4]
20005c96:	b969      	cbnz	r1, 20005cb4 <quorem+0xac>
20005c98:	429c      	cmp	r4, r3
20005c9a:	d209      	bcs.n	20005cb0 <quorem+0xa8>
20005c9c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20005ca0:	b112      	cbz	r2, 20005ca8 <quorem+0xa0>
20005ca2:	e005      	b.n	20005cb0 <quorem+0xa8>
20005ca4:	681a      	ldr	r2, [r3, #0]
20005ca6:	b91a      	cbnz	r2, 20005cb0 <quorem+0xa8>
20005ca8:	3b04      	subs	r3, #4
20005caa:	3e01      	subs	r6, #1
20005cac:	429c      	cmp	r4, r3
20005cae:	d3f9      	bcc.n	20005ca4 <quorem+0x9c>
20005cb0:	f8ca 6010 	str.w	r6, [sl, #16]
20005cb4:	4649      	mov	r1, r9
20005cb6:	4650      	mov	r0, sl
20005cb8:	f002 f97e 	bl	20007fb8 <__mcmp>
20005cbc:	2800      	cmp	r0, #0
20005cbe:	db2c      	blt.n	20005d1a <quorem+0x112>
20005cc0:	2300      	movs	r3, #0
20005cc2:	3701      	adds	r7, #1
20005cc4:	469c      	mov	ip, r3
20005cc6:	58ea      	ldr	r2, [r5, r3]
20005cc8:	58e0      	ldr	r0, [r4, r3]
20005cca:	b291      	uxth	r1, r2
20005ccc:	0c12      	lsrs	r2, r2, #16
20005cce:	fa1f f980 	uxth.w	r9, r0
20005cd2:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
20005cd6:	ebc1 0109 	rsb	r1, r1, r9
20005cda:	4461      	add	r1, ip
20005cdc:	eb02 4221 	add.w	r2, r2, r1, asr #16
20005ce0:	b289      	uxth	r1, r1
20005ce2:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
20005ce6:	50e1      	str	r1, [r4, r3]
20005ce8:	3304      	adds	r3, #4
20005cea:	ea4f 4c22 	mov.w	ip, r2, asr #16
20005cee:	195a      	adds	r2, r3, r5
20005cf0:	4590      	cmp	r8, r2
20005cf2:	d2e8      	bcs.n	20005cc6 <quorem+0xbe>
20005cf4:	1d32      	adds	r2, r6, #4
20005cf6:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
20005cfa:	6859      	ldr	r1, [r3, #4]
20005cfc:	b969      	cbnz	r1, 20005d1a <quorem+0x112>
20005cfe:	429c      	cmp	r4, r3
20005d00:	d209      	bcs.n	20005d16 <quorem+0x10e>
20005d02:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
20005d06:	b112      	cbz	r2, 20005d0e <quorem+0x106>
20005d08:	e005      	b.n	20005d16 <quorem+0x10e>
20005d0a:	681a      	ldr	r2, [r3, #0]
20005d0c:	b91a      	cbnz	r2, 20005d16 <quorem+0x10e>
20005d0e:	3b04      	subs	r3, #4
20005d10:	3e01      	subs	r6, #1
20005d12:	429c      	cmp	r4, r3
20005d14:	d3f9      	bcc.n	20005d0a <quorem+0x102>
20005d16:	f8ca 6010 	str.w	r6, [sl, #16]
20005d1a:	4638      	mov	r0, r7
20005d1c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20005d20:	2000      	movs	r0, #0
20005d22:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20005d26:	bf00      	nop

20005d28 <_dtoa_r>:
20005d28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20005d2c:	6a46      	ldr	r6, [r0, #36]	; 0x24
20005d2e:	b0a1      	sub	sp, #132	; 0x84
20005d30:	4604      	mov	r4, r0
20005d32:	4690      	mov	r8, r2
20005d34:	4699      	mov	r9, r3
20005d36:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
20005d38:	2e00      	cmp	r6, #0
20005d3a:	f000 8423 	beq.w	20006584 <_dtoa_r+0x85c>
20005d3e:	6832      	ldr	r2, [r6, #0]
20005d40:	b182      	cbz	r2, 20005d64 <_dtoa_r+0x3c>
20005d42:	6a61      	ldr	r1, [r4, #36]	; 0x24
20005d44:	f04f 0c01 	mov.w	ip, #1
20005d48:	6876      	ldr	r6, [r6, #4]
20005d4a:	4620      	mov	r0, r4
20005d4c:	680b      	ldr	r3, [r1, #0]
20005d4e:	6056      	str	r6, [r2, #4]
20005d50:	684a      	ldr	r2, [r1, #4]
20005d52:	4619      	mov	r1, r3
20005d54:	fa0c f202 	lsl.w	r2, ip, r2
20005d58:	609a      	str	r2, [r3, #8]
20005d5a:	f002 fa67 	bl	2000822c <_Bfree>
20005d5e:	6a63      	ldr	r3, [r4, #36]	; 0x24
20005d60:	2200      	movs	r2, #0
20005d62:	601a      	str	r2, [r3, #0]
20005d64:	f1b9 0600 	subs.w	r6, r9, #0
20005d68:	db38      	blt.n	20005ddc <_dtoa_r+0xb4>
20005d6a:	2300      	movs	r3, #0
20005d6c:	602b      	str	r3, [r5, #0]
20005d6e:	f240 0300 	movw	r3, #0
20005d72:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20005d76:	461a      	mov	r2, r3
20005d78:	ea06 0303 	and.w	r3, r6, r3
20005d7c:	4293      	cmp	r3, r2
20005d7e:	d017      	beq.n	20005db0 <_dtoa_r+0x88>
20005d80:	2200      	movs	r2, #0
20005d82:	2300      	movs	r3, #0
20005d84:	4640      	mov	r0, r8
20005d86:	4649      	mov	r1, r9
20005d88:	e9cd 8906 	strd	r8, r9, [sp, #24]
20005d8c:	f003 ff0e 	bl	20009bac <__aeabi_dcmpeq>
20005d90:	2800      	cmp	r0, #0
20005d92:	d029      	beq.n	20005de8 <_dtoa_r+0xc0>
20005d94:	982c      	ldr	r0, [sp, #176]	; 0xb0
20005d96:	2301      	movs	r3, #1
20005d98:	992e      	ldr	r1, [sp, #184]	; 0xb8
20005d9a:	6003      	str	r3, [r0, #0]
20005d9c:	2900      	cmp	r1, #0
20005d9e:	f000 80d0 	beq.w	20005f42 <_dtoa_r+0x21a>
20005da2:	4b79      	ldr	r3, [pc, #484]	; (20005f88 <_dtoa_r+0x260>)
20005da4:	1e58      	subs	r0, r3, #1
20005da6:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
20005da8:	6013      	str	r3, [r2, #0]
20005daa:	b021      	add	sp, #132	; 0x84
20005dac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20005db0:	982c      	ldr	r0, [sp, #176]	; 0xb0
20005db2:	f242 730f 	movw	r3, #9999	; 0x270f
20005db6:	6003      	str	r3, [r0, #0]
20005db8:	f1b8 0f00 	cmp.w	r8, #0
20005dbc:	f000 8095 	beq.w	20005eea <_dtoa_r+0x1c2>
20005dc0:	f24a 5018 	movw	r0, #42264	; 0xa518
20005dc4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005dc8:	992e      	ldr	r1, [sp, #184]	; 0xb8
20005dca:	2900      	cmp	r1, #0
20005dcc:	d0ed      	beq.n	20005daa <_dtoa_r+0x82>
20005dce:	78c2      	ldrb	r2, [r0, #3]
20005dd0:	1cc3      	adds	r3, r0, #3
20005dd2:	2a00      	cmp	r2, #0
20005dd4:	d0e7      	beq.n	20005da6 <_dtoa_r+0x7e>
20005dd6:	f100 0308 	add.w	r3, r0, #8
20005dda:	e7e4      	b.n	20005da6 <_dtoa_r+0x7e>
20005ddc:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
20005de0:	2301      	movs	r3, #1
20005de2:	46b1      	mov	r9, r6
20005de4:	602b      	str	r3, [r5, #0]
20005de6:	e7c2      	b.n	20005d6e <_dtoa_r+0x46>
20005de8:	4620      	mov	r0, r4
20005dea:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
20005dee:	a91e      	add	r1, sp, #120	; 0x78
20005df0:	9100      	str	r1, [sp, #0]
20005df2:	a91f      	add	r1, sp, #124	; 0x7c
20005df4:	9101      	str	r1, [sp, #4]
20005df6:	f002 fa6b 	bl	200082d0 <__d2b>
20005dfa:	f3c6 550a 	ubfx	r5, r6, #20, #11
20005dfe:	4683      	mov	fp, r0
20005e00:	2d00      	cmp	r5, #0
20005e02:	d07e      	beq.n	20005f02 <_dtoa_r+0x1da>
20005e04:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005e08:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
20005e0c:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20005e0e:	3d07      	subs	r5, #7
20005e10:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
20005e14:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
20005e18:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
20005e1c:	2300      	movs	r3, #0
20005e1e:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
20005e22:	9319      	str	r3, [sp, #100]	; 0x64
20005e24:	f240 0300 	movw	r3, #0
20005e28:	2200      	movs	r2, #0
20005e2a:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
20005e2e:	f003 faa1 	bl	20009374 <__aeabi_dsub>
20005e32:	a34f      	add	r3, pc, #316	; (adr r3, 20005f70 <_dtoa_r+0x248>)
20005e34:	e9d3 2300 	ldrd	r2, r3, [r3]
20005e38:	f003 fc50 	bl	200096dc <__aeabi_dmul>
20005e3c:	a34e      	add	r3, pc, #312	; (adr r3, 20005f78 <_dtoa_r+0x250>)
20005e3e:	e9d3 2300 	ldrd	r2, r3, [r3]
20005e42:	f003 fa99 	bl	20009378 <__adddf3>
20005e46:	e9cd 0108 	strd	r0, r1, [sp, #32]
20005e4a:	4628      	mov	r0, r5
20005e4c:	f003 fbe0 	bl	20009610 <__aeabi_i2d>
20005e50:	a34b      	add	r3, pc, #300	; (adr r3, 20005f80 <_dtoa_r+0x258>)
20005e52:	e9d3 2300 	ldrd	r2, r3, [r3]
20005e56:	f003 fc41 	bl	200096dc <__aeabi_dmul>
20005e5a:	4602      	mov	r2, r0
20005e5c:	460b      	mov	r3, r1
20005e5e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20005e62:	f003 fa89 	bl	20009378 <__adddf3>
20005e66:	e9cd 0108 	strd	r0, r1, [sp, #32]
20005e6a:	f003 fed1 	bl	20009c10 <__aeabi_d2iz>
20005e6e:	2200      	movs	r2, #0
20005e70:	2300      	movs	r3, #0
20005e72:	4606      	mov	r6, r0
20005e74:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
20005e78:	f003 fea2 	bl	20009bc0 <__aeabi_dcmplt>
20005e7c:	b140      	cbz	r0, 20005e90 <_dtoa_r+0x168>
20005e7e:	4630      	mov	r0, r6
20005e80:	f003 fbc6 	bl	20009610 <__aeabi_i2d>
20005e84:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
20005e88:	f003 fe90 	bl	20009bac <__aeabi_dcmpeq>
20005e8c:	b900      	cbnz	r0, 20005e90 <_dtoa_r+0x168>
20005e8e:	3e01      	subs	r6, #1
20005e90:	2e16      	cmp	r6, #22
20005e92:	d95b      	bls.n	20005f4c <_dtoa_r+0x224>
20005e94:	2301      	movs	r3, #1
20005e96:	9318      	str	r3, [sp, #96]	; 0x60
20005e98:	3f01      	subs	r7, #1
20005e9a:	ebb7 0a05 	subs.w	sl, r7, r5
20005e9e:	bf42      	ittt	mi
20005ea0:	f1ca 0a00 	rsbmi	sl, sl, #0
20005ea4:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
20005ea8:	f04f 0a00 	movmi.w	sl, #0
20005eac:	d401      	bmi.n	20005eb2 <_dtoa_r+0x18a>
20005eae:	2200      	movs	r2, #0
20005eb0:	920f      	str	r2, [sp, #60]	; 0x3c
20005eb2:	2e00      	cmp	r6, #0
20005eb4:	f2c0 8371 	blt.w	2000659a <_dtoa_r+0x872>
20005eb8:	44b2      	add	sl, r6
20005eba:	2300      	movs	r3, #0
20005ebc:	9617      	str	r6, [sp, #92]	; 0x5c
20005ebe:	9315      	str	r3, [sp, #84]	; 0x54
20005ec0:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
20005ec2:	2b09      	cmp	r3, #9
20005ec4:	d862      	bhi.n	20005f8c <_dtoa_r+0x264>
20005ec6:	2b05      	cmp	r3, #5
20005ec8:	f340 8677 	ble.w	20006bba <_dtoa_r+0xe92>
20005ecc:	982a      	ldr	r0, [sp, #168]	; 0xa8
20005ece:	2700      	movs	r7, #0
20005ed0:	3804      	subs	r0, #4
20005ed2:	902a      	str	r0, [sp, #168]	; 0xa8
20005ed4:	992a      	ldr	r1, [sp, #168]	; 0xa8
20005ed6:	1e8b      	subs	r3, r1, #2
20005ed8:	2b03      	cmp	r3, #3
20005eda:	f200 83dd 	bhi.w	20006698 <_dtoa_r+0x970>
20005ede:	e8df f013 	tbh	[pc, r3, lsl #1]
20005ee2:	03a5      	.short	0x03a5
20005ee4:	03d503d8 	.word	0x03d503d8
20005ee8:	03c4      	.short	0x03c4
20005eea:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
20005eee:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
20005ef2:	2e00      	cmp	r6, #0
20005ef4:	f47f af64 	bne.w	20005dc0 <_dtoa_r+0x98>
20005ef8:	f24a 500c 	movw	r0, #42252	; 0xa50c
20005efc:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005f00:	e762      	b.n	20005dc8 <_dtoa_r+0xa0>
20005f02:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
20005f04:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20005f06:	18fb      	adds	r3, r7, r3
20005f08:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20005f0c:	1c9d      	adds	r5, r3, #2
20005f0e:	2d20      	cmp	r5, #32
20005f10:	bfdc      	itt	le
20005f12:	f1c5 0020 	rsble	r0, r5, #32
20005f16:	fa08 f000 	lslle.w	r0, r8, r0
20005f1a:	dd08      	ble.n	20005f2e <_dtoa_r+0x206>
20005f1c:	3b1e      	subs	r3, #30
20005f1e:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
20005f22:	fa16 f202 	lsls.w	r2, r6, r2
20005f26:	fa28 f303 	lsr.w	r3, r8, r3
20005f2a:	ea42 0003 	orr.w	r0, r2, r3
20005f2e:	f003 fb5f 	bl	200095f0 <__aeabi_ui2d>
20005f32:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
20005f36:	2201      	movs	r2, #1
20005f38:	3d03      	subs	r5, #3
20005f3a:	9219      	str	r2, [sp, #100]	; 0x64
20005f3c:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
20005f40:	e770      	b.n	20005e24 <_dtoa_r+0xfc>
20005f42:	f24a 5008 	movw	r0, #42248	; 0xa508
20005f46:	f2c2 0000 	movt	r0, #8192	; 0x2000
20005f4a:	e72e      	b.n	20005daa <_dtoa_r+0x82>
20005f4c:	f24a 53c0 	movw	r3, #42432	; 0xa5c0
20005f50:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005f54:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005f58:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
20005f5c:	e9d3 2300 	ldrd	r2, r3, [r3]
20005f60:	f003 fe2e 	bl	20009bc0 <__aeabi_dcmplt>
20005f64:	2800      	cmp	r0, #0
20005f66:	f040 8320 	bne.w	200065aa <_dtoa_r+0x882>
20005f6a:	9018      	str	r0, [sp, #96]	; 0x60
20005f6c:	e794      	b.n	20005e98 <_dtoa_r+0x170>
20005f6e:	bf00      	nop
20005f70:	636f4361 	.word	0x636f4361
20005f74:	3fd287a7 	.word	0x3fd287a7
20005f78:	8b60c8b3 	.word	0x8b60c8b3
20005f7c:	3fc68a28 	.word	0x3fc68a28
20005f80:	509f79fb 	.word	0x509f79fb
20005f84:	3fd34413 	.word	0x3fd34413
20005f88:	2000a509 	.word	0x2000a509
20005f8c:	2300      	movs	r3, #0
20005f8e:	f04f 30ff 	mov.w	r0, #4294967295
20005f92:	461f      	mov	r7, r3
20005f94:	2101      	movs	r1, #1
20005f96:	932a      	str	r3, [sp, #168]	; 0xa8
20005f98:	9011      	str	r0, [sp, #68]	; 0x44
20005f9a:	9116      	str	r1, [sp, #88]	; 0x58
20005f9c:	9008      	str	r0, [sp, #32]
20005f9e:	932b      	str	r3, [sp, #172]	; 0xac
20005fa0:	6a65      	ldr	r5, [r4, #36]	; 0x24
20005fa2:	2300      	movs	r3, #0
20005fa4:	606b      	str	r3, [r5, #4]
20005fa6:	4620      	mov	r0, r4
20005fa8:	6869      	ldr	r1, [r5, #4]
20005faa:	f002 f95b 	bl	20008264 <_Balloc>
20005fae:	6a63      	ldr	r3, [r4, #36]	; 0x24
20005fb0:	6028      	str	r0, [r5, #0]
20005fb2:	681b      	ldr	r3, [r3, #0]
20005fb4:	9310      	str	r3, [sp, #64]	; 0x40
20005fb6:	2f00      	cmp	r7, #0
20005fb8:	f000 815b 	beq.w	20006272 <_dtoa_r+0x54a>
20005fbc:	2e00      	cmp	r6, #0
20005fbe:	f340 842a 	ble.w	20006816 <_dtoa_r+0xaee>
20005fc2:	f24a 53c0 	movw	r3, #42432	; 0xa5c0
20005fc6:	f006 020f 	and.w	r2, r6, #15
20005fca:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005fce:	1135      	asrs	r5, r6, #4
20005fd0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
20005fd4:	f015 0f10 	tst.w	r5, #16
20005fd8:	e9d3 0100 	ldrd	r0, r1, [r3]
20005fdc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20005fe0:	f000 82e7 	beq.w	200065b2 <_dtoa_r+0x88a>
20005fe4:	f24a 6398 	movw	r3, #42648	; 0xa698
20005fe8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20005fec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20005ff0:	f005 050f 	and.w	r5, r5, #15
20005ff4:	f04f 0803 	mov.w	r8, #3
20005ff8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
20005ffc:	f003 fc98 	bl	20009930 <__aeabi_ddiv>
20006000:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
20006004:	b1bd      	cbz	r5, 20006036 <_dtoa_r+0x30e>
20006006:	f24a 6798 	movw	r7, #42648	; 0xa698
2000600a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000600e:	f2c2 0700 	movt	r7, #8192	; 0x2000
20006012:	f015 0f01 	tst.w	r5, #1
20006016:	4610      	mov	r0, r2
20006018:	4619      	mov	r1, r3
2000601a:	d007      	beq.n	2000602c <_dtoa_r+0x304>
2000601c:	e9d7 2300 	ldrd	r2, r3, [r7]
20006020:	f108 0801 	add.w	r8, r8, #1
20006024:	f003 fb5a 	bl	200096dc <__aeabi_dmul>
20006028:	4602      	mov	r2, r0
2000602a:	460b      	mov	r3, r1
2000602c:	3708      	adds	r7, #8
2000602e:	106d      	asrs	r5, r5, #1
20006030:	d1ef      	bne.n	20006012 <_dtoa_r+0x2ea>
20006032:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20006036:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
2000603a:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
2000603e:	f003 fc77 	bl	20009930 <__aeabi_ddiv>
20006042:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006046:	9918      	ldr	r1, [sp, #96]	; 0x60
20006048:	2900      	cmp	r1, #0
2000604a:	f000 80de 	beq.w	2000620a <_dtoa_r+0x4e2>
2000604e:	f240 0300 	movw	r3, #0
20006052:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006056:	2200      	movs	r2, #0
20006058:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
2000605c:	f04f 0500 	mov.w	r5, #0
20006060:	f003 fdae 	bl	20009bc0 <__aeabi_dcmplt>
20006064:	b108      	cbz	r0, 2000606a <_dtoa_r+0x342>
20006066:	f04f 0501 	mov.w	r5, #1
2000606a:	9a08      	ldr	r2, [sp, #32]
2000606c:	2a00      	cmp	r2, #0
2000606e:	bfd4      	ite	le
20006070:	2500      	movle	r5, #0
20006072:	f005 0501 	andgt.w	r5, r5, #1
20006076:	2d00      	cmp	r5, #0
20006078:	f000 80c7 	beq.w	2000620a <_dtoa_r+0x4e2>
2000607c:	9b11      	ldr	r3, [sp, #68]	; 0x44
2000607e:	2b00      	cmp	r3, #0
20006080:	f340 80f5 	ble.w	2000626e <_dtoa_r+0x546>
20006084:	f240 0300 	movw	r3, #0
20006088:	2200      	movs	r2, #0
2000608a:	f2c4 0324 	movt	r3, #16420	; 0x4024
2000608e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006092:	f003 fb23 	bl	200096dc <__aeabi_dmul>
20006096:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000609a:	f108 0001 	add.w	r0, r8, #1
2000609e:	1e71      	subs	r1, r6, #1
200060a0:	9112      	str	r1, [sp, #72]	; 0x48
200060a2:	f003 fab5 	bl	20009610 <__aeabi_i2d>
200060a6:	4602      	mov	r2, r0
200060a8:	460b      	mov	r3, r1
200060aa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200060ae:	f003 fb15 	bl	200096dc <__aeabi_dmul>
200060b2:	f240 0300 	movw	r3, #0
200060b6:	2200      	movs	r2, #0
200060b8:	f2c4 031c 	movt	r3, #16412	; 0x401c
200060bc:	f003 f95c 	bl	20009378 <__adddf3>
200060c0:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
200060c4:	4680      	mov	r8, r0
200060c6:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
200060ca:	9b16      	ldr	r3, [sp, #88]	; 0x58
200060cc:	2b00      	cmp	r3, #0
200060ce:	f000 83ad 	beq.w	2000682c <_dtoa_r+0xb04>
200060d2:	f24a 53c0 	movw	r3, #42432	; 0xa5c0
200060d6:	f240 0100 	movw	r1, #0
200060da:	f2c2 0300 	movt	r3, #8192	; 0x2000
200060de:	2000      	movs	r0, #0
200060e0:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
200060e4:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
200060e8:	f8cd c00c 	str.w	ip, [sp, #12]
200060ec:	e953 2302 	ldrd	r2, r3, [r3, #-8]
200060f0:	f003 fc1e 	bl	20009930 <__aeabi_ddiv>
200060f4:	4642      	mov	r2, r8
200060f6:	464b      	mov	r3, r9
200060f8:	9d10      	ldr	r5, [sp, #64]	; 0x40
200060fa:	f003 f93b 	bl	20009374 <__aeabi_dsub>
200060fe:	4680      	mov	r8, r0
20006100:	4689      	mov	r9, r1
20006102:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006106:	f003 fd83 	bl	20009c10 <__aeabi_d2iz>
2000610a:	4607      	mov	r7, r0
2000610c:	f003 fa80 	bl	20009610 <__aeabi_i2d>
20006110:	4602      	mov	r2, r0
20006112:	460b      	mov	r3, r1
20006114:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006118:	f003 f92c 	bl	20009374 <__aeabi_dsub>
2000611c:	f107 0330 	add.w	r3, r7, #48	; 0x30
20006120:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006124:	4640      	mov	r0, r8
20006126:	f805 3b01 	strb.w	r3, [r5], #1
2000612a:	4649      	mov	r1, r9
2000612c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006130:	f003 fd64 	bl	20009bfc <__aeabi_dcmpgt>
20006134:	2800      	cmp	r0, #0
20006136:	f040 8213 	bne.w	20006560 <_dtoa_r+0x838>
2000613a:	f240 0100 	movw	r1, #0
2000613e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006142:	2000      	movs	r0, #0
20006144:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
20006148:	f003 f914 	bl	20009374 <__aeabi_dsub>
2000614c:	4602      	mov	r2, r0
2000614e:	460b      	mov	r3, r1
20006150:	4640      	mov	r0, r8
20006152:	4649      	mov	r1, r9
20006154:	f003 fd52 	bl	20009bfc <__aeabi_dcmpgt>
20006158:	f8dd c00c 	ldr.w	ip, [sp, #12]
2000615c:	2800      	cmp	r0, #0
2000615e:	f040 83e7 	bne.w	20006930 <_dtoa_r+0xc08>
20006162:	f1bc 0f01 	cmp.w	ip, #1
20006166:	f340 8082 	ble.w	2000626e <_dtoa_r+0x546>
2000616a:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
2000616e:	2701      	movs	r7, #1
20006170:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
20006174:	961d      	str	r6, [sp, #116]	; 0x74
20006176:	4666      	mov	r6, ip
20006178:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
2000617c:	940c      	str	r4, [sp, #48]	; 0x30
2000617e:	e010      	b.n	200061a2 <_dtoa_r+0x47a>
20006180:	f240 0100 	movw	r1, #0
20006184:	2000      	movs	r0, #0
20006186:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
2000618a:	f003 f8f3 	bl	20009374 <__aeabi_dsub>
2000618e:	4642      	mov	r2, r8
20006190:	464b      	mov	r3, r9
20006192:	f003 fd15 	bl	20009bc0 <__aeabi_dcmplt>
20006196:	2800      	cmp	r0, #0
20006198:	f040 83c7 	bne.w	2000692a <_dtoa_r+0xc02>
2000619c:	42b7      	cmp	r7, r6
2000619e:	f280 848b 	bge.w	20006ab8 <_dtoa_r+0xd90>
200061a2:	f240 0300 	movw	r3, #0
200061a6:	4640      	mov	r0, r8
200061a8:	4649      	mov	r1, r9
200061aa:	2200      	movs	r2, #0
200061ac:	f2c4 0324 	movt	r3, #16420	; 0x4024
200061b0:	3501      	adds	r5, #1
200061b2:	f003 fa93 	bl	200096dc <__aeabi_dmul>
200061b6:	f240 0300 	movw	r3, #0
200061ba:	2200      	movs	r2, #0
200061bc:	f2c4 0324 	movt	r3, #16420	; 0x4024
200061c0:	4680      	mov	r8, r0
200061c2:	4689      	mov	r9, r1
200061c4:	4650      	mov	r0, sl
200061c6:	4659      	mov	r1, fp
200061c8:	f003 fa88 	bl	200096dc <__aeabi_dmul>
200061cc:	468b      	mov	fp, r1
200061ce:	4682      	mov	sl, r0
200061d0:	f003 fd1e 	bl	20009c10 <__aeabi_d2iz>
200061d4:	4604      	mov	r4, r0
200061d6:	f003 fa1b 	bl	20009610 <__aeabi_i2d>
200061da:	3430      	adds	r4, #48	; 0x30
200061dc:	4602      	mov	r2, r0
200061de:	460b      	mov	r3, r1
200061e0:	4650      	mov	r0, sl
200061e2:	4659      	mov	r1, fp
200061e4:	f003 f8c6 	bl	20009374 <__aeabi_dsub>
200061e8:	9a10      	ldr	r2, [sp, #64]	; 0x40
200061ea:	464b      	mov	r3, r9
200061ec:	55d4      	strb	r4, [r2, r7]
200061ee:	4642      	mov	r2, r8
200061f0:	3701      	adds	r7, #1
200061f2:	4682      	mov	sl, r0
200061f4:	468b      	mov	fp, r1
200061f6:	f003 fce3 	bl	20009bc0 <__aeabi_dcmplt>
200061fa:	4652      	mov	r2, sl
200061fc:	465b      	mov	r3, fp
200061fe:	2800      	cmp	r0, #0
20006200:	d0be      	beq.n	20006180 <_dtoa_r+0x458>
20006202:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20006206:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20006208:	e1aa      	b.n	20006560 <_dtoa_r+0x838>
2000620a:	4640      	mov	r0, r8
2000620c:	f003 fa00 	bl	20009610 <__aeabi_i2d>
20006210:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006214:	f003 fa62 	bl	200096dc <__aeabi_dmul>
20006218:	f240 0300 	movw	r3, #0
2000621c:	2200      	movs	r2, #0
2000621e:	f2c4 031c 	movt	r3, #16412	; 0x401c
20006222:	f003 f8a9 	bl	20009378 <__adddf3>
20006226:	9a08      	ldr	r2, [sp, #32]
20006228:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
2000622c:	4680      	mov	r8, r0
2000622e:	46a9      	mov	r9, r5
20006230:	2a00      	cmp	r2, #0
20006232:	f040 82ec 	bne.w	2000680e <_dtoa_r+0xae6>
20006236:	f240 0300 	movw	r3, #0
2000623a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000623e:	2200      	movs	r2, #0
20006240:	f2c4 0314 	movt	r3, #16404	; 0x4014
20006244:	f003 f896 	bl	20009374 <__aeabi_dsub>
20006248:	4642      	mov	r2, r8
2000624a:	462b      	mov	r3, r5
2000624c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006250:	f003 fcd4 	bl	20009bfc <__aeabi_dcmpgt>
20006254:	2800      	cmp	r0, #0
20006256:	f040 824a 	bne.w	200066ee <_dtoa_r+0x9c6>
2000625a:	4642      	mov	r2, r8
2000625c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006260:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
20006264:	f003 fcac 	bl	20009bc0 <__aeabi_dcmplt>
20006268:	2800      	cmp	r0, #0
2000626a:	f040 81d5 	bne.w	20006618 <_dtoa_r+0x8f0>
2000626e:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
20006272:	9b1e      	ldr	r3, [sp, #120]	; 0x78
20006274:	ea6f 0703 	mvn.w	r7, r3
20006278:	ea4f 77d7 	mov.w	r7, r7, lsr #31
2000627c:	2e0e      	cmp	r6, #14
2000627e:	bfcc      	ite	gt
20006280:	2700      	movgt	r7, #0
20006282:	f007 0701 	andle.w	r7, r7, #1
20006286:	2f00      	cmp	r7, #0
20006288:	f000 80b7 	beq.w	200063fa <_dtoa_r+0x6d2>
2000628c:	982b      	ldr	r0, [sp, #172]	; 0xac
2000628e:	f24a 53c0 	movw	r3, #42432	; 0xa5c0
20006292:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006296:	9908      	ldr	r1, [sp, #32]
20006298:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
2000629c:	0fc2      	lsrs	r2, r0, #31
2000629e:	2900      	cmp	r1, #0
200062a0:	bfcc      	ite	gt
200062a2:	2200      	movgt	r2, #0
200062a4:	f002 0201 	andle.w	r2, r2, #1
200062a8:	e9d3 0100 	ldrd	r0, r1, [r3]
200062ac:	e9cd 0104 	strd	r0, r1, [sp, #16]
200062b0:	2a00      	cmp	r2, #0
200062b2:	f040 81a0 	bne.w	200065f6 <_dtoa_r+0x8ce>
200062b6:	4602      	mov	r2, r0
200062b8:	460b      	mov	r3, r1
200062ba:	4640      	mov	r0, r8
200062bc:	4649      	mov	r1, r9
200062be:	f003 fb37 	bl	20009930 <__aeabi_ddiv>
200062c2:	9d10      	ldr	r5, [sp, #64]	; 0x40
200062c4:	f003 fca4 	bl	20009c10 <__aeabi_d2iz>
200062c8:	4682      	mov	sl, r0
200062ca:	f003 f9a1 	bl	20009610 <__aeabi_i2d>
200062ce:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
200062d2:	f003 fa03 	bl	200096dc <__aeabi_dmul>
200062d6:	4602      	mov	r2, r0
200062d8:	460b      	mov	r3, r1
200062da:	4640      	mov	r0, r8
200062dc:	4649      	mov	r1, r9
200062de:	f003 f849 	bl	20009374 <__aeabi_dsub>
200062e2:	f10a 0330 	add.w	r3, sl, #48	; 0x30
200062e6:	f805 3b01 	strb.w	r3, [r5], #1
200062ea:	9a08      	ldr	r2, [sp, #32]
200062ec:	2a01      	cmp	r2, #1
200062ee:	4680      	mov	r8, r0
200062f0:	4689      	mov	r9, r1
200062f2:	d052      	beq.n	2000639a <_dtoa_r+0x672>
200062f4:	f240 0300 	movw	r3, #0
200062f8:	2200      	movs	r2, #0
200062fa:	f2c4 0324 	movt	r3, #16420	; 0x4024
200062fe:	f003 f9ed 	bl	200096dc <__aeabi_dmul>
20006302:	2200      	movs	r2, #0
20006304:	2300      	movs	r3, #0
20006306:	e9cd 0106 	strd	r0, r1, [sp, #24]
2000630a:	f003 fc4f 	bl	20009bac <__aeabi_dcmpeq>
2000630e:	2800      	cmp	r0, #0
20006310:	f040 81eb 	bne.w	200066ea <_dtoa_r+0x9c2>
20006314:	9810      	ldr	r0, [sp, #64]	; 0x40
20006316:	f04f 0801 	mov.w	r8, #1
2000631a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
2000631e:	46a3      	mov	fp, r4
20006320:	1c87      	adds	r7, r0, #2
20006322:	960f      	str	r6, [sp, #60]	; 0x3c
20006324:	f8dd 9020 	ldr.w	r9, [sp, #32]
20006328:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
2000632c:	e00a      	b.n	20006344 <_dtoa_r+0x61c>
2000632e:	f003 f9d5 	bl	200096dc <__aeabi_dmul>
20006332:	2200      	movs	r2, #0
20006334:	2300      	movs	r3, #0
20006336:	4604      	mov	r4, r0
20006338:	460d      	mov	r5, r1
2000633a:	f003 fc37 	bl	20009bac <__aeabi_dcmpeq>
2000633e:	2800      	cmp	r0, #0
20006340:	f040 81ce 	bne.w	200066e0 <_dtoa_r+0x9b8>
20006344:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20006348:	4620      	mov	r0, r4
2000634a:	4629      	mov	r1, r5
2000634c:	f108 0801 	add.w	r8, r8, #1
20006350:	f003 faee 	bl	20009930 <__aeabi_ddiv>
20006354:	463e      	mov	r6, r7
20006356:	f003 fc5b 	bl	20009c10 <__aeabi_d2iz>
2000635a:	4682      	mov	sl, r0
2000635c:	f003 f958 	bl	20009610 <__aeabi_i2d>
20006360:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
20006364:	f003 f9ba 	bl	200096dc <__aeabi_dmul>
20006368:	4602      	mov	r2, r0
2000636a:	460b      	mov	r3, r1
2000636c:	4620      	mov	r0, r4
2000636e:	4629      	mov	r1, r5
20006370:	f003 f800 	bl	20009374 <__aeabi_dsub>
20006374:	2200      	movs	r2, #0
20006376:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
2000637a:	f807 cc01 	strb.w	ip, [r7, #-1]
2000637e:	3701      	adds	r7, #1
20006380:	45c1      	cmp	r9, r8
20006382:	f240 0300 	movw	r3, #0
20006386:	f2c4 0324 	movt	r3, #16420	; 0x4024
2000638a:	d1d0      	bne.n	2000632e <_dtoa_r+0x606>
2000638c:	4635      	mov	r5, r6
2000638e:	465c      	mov	r4, fp
20006390:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
20006392:	4680      	mov	r8, r0
20006394:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
20006398:	4689      	mov	r9, r1
2000639a:	4642      	mov	r2, r8
2000639c:	464b      	mov	r3, r9
2000639e:	4640      	mov	r0, r8
200063a0:	4649      	mov	r1, r9
200063a2:	f002 ffe9 	bl	20009378 <__adddf3>
200063a6:	4680      	mov	r8, r0
200063a8:	4689      	mov	r9, r1
200063aa:	4642      	mov	r2, r8
200063ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
200063b0:	464b      	mov	r3, r9
200063b2:	f003 fc05 	bl	20009bc0 <__aeabi_dcmplt>
200063b6:	b960      	cbnz	r0, 200063d2 <_dtoa_r+0x6aa>
200063b8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
200063bc:	4642      	mov	r2, r8
200063be:	464b      	mov	r3, r9
200063c0:	f003 fbf4 	bl	20009bac <__aeabi_dcmpeq>
200063c4:	2800      	cmp	r0, #0
200063c6:	f000 8190 	beq.w	200066ea <_dtoa_r+0x9c2>
200063ca:	f01a 0f01 	tst.w	sl, #1
200063ce:	f000 818c 	beq.w	200066ea <_dtoa_r+0x9c2>
200063d2:	9910      	ldr	r1, [sp, #64]	; 0x40
200063d4:	e000      	b.n	200063d8 <_dtoa_r+0x6b0>
200063d6:	461d      	mov	r5, r3
200063d8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
200063dc:	1e6b      	subs	r3, r5, #1
200063de:	2a39      	cmp	r2, #57	; 0x39
200063e0:	f040 8367 	bne.w	20006ab2 <_dtoa_r+0xd8a>
200063e4:	428b      	cmp	r3, r1
200063e6:	d1f6      	bne.n	200063d6 <_dtoa_r+0x6ae>
200063e8:	9910      	ldr	r1, [sp, #64]	; 0x40
200063ea:	2330      	movs	r3, #48	; 0x30
200063ec:	3601      	adds	r6, #1
200063ee:	2231      	movs	r2, #49	; 0x31
200063f0:	700b      	strb	r3, [r1, #0]
200063f2:	9b10      	ldr	r3, [sp, #64]	; 0x40
200063f4:	701a      	strb	r2, [r3, #0]
200063f6:	9612      	str	r6, [sp, #72]	; 0x48
200063f8:	e0b2      	b.n	20006560 <_dtoa_r+0x838>
200063fa:	9a16      	ldr	r2, [sp, #88]	; 0x58
200063fc:	2a00      	cmp	r2, #0
200063fe:	f040 80df 	bne.w	200065c0 <_dtoa_r+0x898>
20006402:	9f15      	ldr	r7, [sp, #84]	; 0x54
20006404:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006406:	920c      	str	r2, [sp, #48]	; 0x30
20006408:	2d00      	cmp	r5, #0
2000640a:	bfd4      	ite	le
2000640c:	2300      	movle	r3, #0
2000640e:	2301      	movgt	r3, #1
20006410:	f1ba 0f00 	cmp.w	sl, #0
20006414:	bfd4      	ite	le
20006416:	2300      	movle	r3, #0
20006418:	f003 0301 	andgt.w	r3, r3, #1
2000641c:	b14b      	cbz	r3, 20006432 <_dtoa_r+0x70a>
2000641e:	45aa      	cmp	sl, r5
20006420:	bfb4      	ite	lt
20006422:	4653      	movlt	r3, sl
20006424:	462b      	movge	r3, r5
20006426:	980f      	ldr	r0, [sp, #60]	; 0x3c
20006428:	ebc3 0a0a 	rsb	sl, r3, sl
2000642c:	1aed      	subs	r5, r5, r3
2000642e:	1ac0      	subs	r0, r0, r3
20006430:	900f      	str	r0, [sp, #60]	; 0x3c
20006432:	9915      	ldr	r1, [sp, #84]	; 0x54
20006434:	2900      	cmp	r1, #0
20006436:	dd1c      	ble.n	20006472 <_dtoa_r+0x74a>
20006438:	9a16      	ldr	r2, [sp, #88]	; 0x58
2000643a:	2a00      	cmp	r2, #0
2000643c:	f000 82e9 	beq.w	20006a12 <_dtoa_r+0xcea>
20006440:	2f00      	cmp	r7, #0
20006442:	dd12      	ble.n	2000646a <_dtoa_r+0x742>
20006444:	990c      	ldr	r1, [sp, #48]	; 0x30
20006446:	463a      	mov	r2, r7
20006448:	4620      	mov	r0, r4
2000644a:	f002 f96b 	bl	20008724 <__pow5mult>
2000644e:	465a      	mov	r2, fp
20006450:	900c      	str	r0, [sp, #48]	; 0x30
20006452:	4620      	mov	r0, r4
20006454:	990c      	ldr	r1, [sp, #48]	; 0x30
20006456:	f002 f87d 	bl	20008554 <__multiply>
2000645a:	4659      	mov	r1, fp
2000645c:	4603      	mov	r3, r0
2000645e:	4620      	mov	r0, r4
20006460:	9303      	str	r3, [sp, #12]
20006462:	f001 fee3 	bl	2000822c <_Bfree>
20006466:	9b03      	ldr	r3, [sp, #12]
20006468:	469b      	mov	fp, r3
2000646a:	9b15      	ldr	r3, [sp, #84]	; 0x54
2000646c:	1bda      	subs	r2, r3, r7
2000646e:	f040 8311 	bne.w	20006a94 <_dtoa_r+0xd6c>
20006472:	2101      	movs	r1, #1
20006474:	4620      	mov	r0, r4
20006476:	f002 f907 	bl	20008688 <__i2b>
2000647a:	9006      	str	r0, [sp, #24]
2000647c:	9817      	ldr	r0, [sp, #92]	; 0x5c
2000647e:	2800      	cmp	r0, #0
20006480:	dd05      	ble.n	2000648e <_dtoa_r+0x766>
20006482:	9906      	ldr	r1, [sp, #24]
20006484:	4620      	mov	r0, r4
20006486:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20006488:	f002 f94c 	bl	20008724 <__pow5mult>
2000648c:	9006      	str	r0, [sp, #24]
2000648e:	992a      	ldr	r1, [sp, #168]	; 0xa8
20006490:	2901      	cmp	r1, #1
20006492:	f340 810a 	ble.w	200066aa <_dtoa_r+0x982>
20006496:	2700      	movs	r7, #0
20006498:	9b17      	ldr	r3, [sp, #92]	; 0x5c
2000649a:	2b00      	cmp	r3, #0
2000649c:	f040 8261 	bne.w	20006962 <_dtoa_r+0xc3a>
200064a0:	2301      	movs	r3, #1
200064a2:	4453      	add	r3, sl
200064a4:	f013 031f 	ands.w	r3, r3, #31
200064a8:	f040 812a 	bne.w	20006700 <_dtoa_r+0x9d8>
200064ac:	231c      	movs	r3, #28
200064ae:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200064b0:	449a      	add	sl, r3
200064b2:	18ed      	adds	r5, r5, r3
200064b4:	18d2      	adds	r2, r2, r3
200064b6:	920f      	str	r2, [sp, #60]	; 0x3c
200064b8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
200064ba:	2b00      	cmp	r3, #0
200064bc:	dd05      	ble.n	200064ca <_dtoa_r+0x7a2>
200064be:	4659      	mov	r1, fp
200064c0:	461a      	mov	r2, r3
200064c2:	4620      	mov	r0, r4
200064c4:	f001 ffe8 	bl	20008498 <__lshift>
200064c8:	4683      	mov	fp, r0
200064ca:	f1ba 0f00 	cmp.w	sl, #0
200064ce:	dd05      	ble.n	200064dc <_dtoa_r+0x7b4>
200064d0:	9906      	ldr	r1, [sp, #24]
200064d2:	4652      	mov	r2, sl
200064d4:	4620      	mov	r0, r4
200064d6:	f001 ffdf 	bl	20008498 <__lshift>
200064da:	9006      	str	r0, [sp, #24]
200064dc:	9818      	ldr	r0, [sp, #96]	; 0x60
200064de:	2800      	cmp	r0, #0
200064e0:	f040 8229 	bne.w	20006936 <_dtoa_r+0xc0e>
200064e4:	982a      	ldr	r0, [sp, #168]	; 0xa8
200064e6:	9908      	ldr	r1, [sp, #32]
200064e8:	2802      	cmp	r0, #2
200064ea:	bfd4      	ite	le
200064ec:	2300      	movle	r3, #0
200064ee:	2301      	movgt	r3, #1
200064f0:	2900      	cmp	r1, #0
200064f2:	bfcc      	ite	gt
200064f4:	2300      	movgt	r3, #0
200064f6:	f003 0301 	andle.w	r3, r3, #1
200064fa:	2b00      	cmp	r3, #0
200064fc:	f000 810c 	beq.w	20006718 <_dtoa_r+0x9f0>
20006500:	2900      	cmp	r1, #0
20006502:	f040 808c 	bne.w	2000661e <_dtoa_r+0x8f6>
20006506:	2205      	movs	r2, #5
20006508:	9906      	ldr	r1, [sp, #24]
2000650a:	9b08      	ldr	r3, [sp, #32]
2000650c:	4620      	mov	r0, r4
2000650e:	f002 f8c5 	bl	2000869c <__multadd>
20006512:	9006      	str	r0, [sp, #24]
20006514:	4658      	mov	r0, fp
20006516:	9906      	ldr	r1, [sp, #24]
20006518:	f001 fd4e 	bl	20007fb8 <__mcmp>
2000651c:	2800      	cmp	r0, #0
2000651e:	dd7e      	ble.n	2000661e <_dtoa_r+0x8f6>
20006520:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006522:	3601      	adds	r6, #1
20006524:	2700      	movs	r7, #0
20006526:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
2000652a:	2331      	movs	r3, #49	; 0x31
2000652c:	f805 3b01 	strb.w	r3, [r5], #1
20006530:	9906      	ldr	r1, [sp, #24]
20006532:	4620      	mov	r0, r4
20006534:	f001 fe7a 	bl	2000822c <_Bfree>
20006538:	f1ba 0f00 	cmp.w	sl, #0
2000653c:	f000 80d5 	beq.w	200066ea <_dtoa_r+0x9c2>
20006540:	1e3b      	subs	r3, r7, #0
20006542:	bf18      	it	ne
20006544:	2301      	movne	r3, #1
20006546:	4557      	cmp	r7, sl
20006548:	bf0c      	ite	eq
2000654a:	2300      	moveq	r3, #0
2000654c:	f003 0301 	andne.w	r3, r3, #1
20006550:	2b00      	cmp	r3, #0
20006552:	f040 80d0 	bne.w	200066f6 <_dtoa_r+0x9ce>
20006556:	4651      	mov	r1, sl
20006558:	4620      	mov	r0, r4
2000655a:	f001 fe67 	bl	2000822c <_Bfree>
2000655e:	9612      	str	r6, [sp, #72]	; 0x48
20006560:	4620      	mov	r0, r4
20006562:	4659      	mov	r1, fp
20006564:	f001 fe62 	bl	2000822c <_Bfree>
20006568:	9a12      	ldr	r2, [sp, #72]	; 0x48
2000656a:	1c53      	adds	r3, r2, #1
2000656c:	2200      	movs	r2, #0
2000656e:	702a      	strb	r2, [r5, #0]
20006570:	982c      	ldr	r0, [sp, #176]	; 0xb0
20006572:	992e      	ldr	r1, [sp, #184]	; 0xb8
20006574:	6003      	str	r3, [r0, #0]
20006576:	2900      	cmp	r1, #0
20006578:	f000 81d4 	beq.w	20006924 <_dtoa_r+0xbfc>
2000657c:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
2000657e:	9810      	ldr	r0, [sp, #64]	; 0x40
20006580:	6015      	str	r5, [r2, #0]
20006582:	e412      	b.n	20005daa <_dtoa_r+0x82>
20006584:	2010      	movs	r0, #16
20006586:	f001 f889 	bl	2000769c <malloc>
2000658a:	60c6      	str	r6, [r0, #12]
2000658c:	6046      	str	r6, [r0, #4]
2000658e:	6086      	str	r6, [r0, #8]
20006590:	6006      	str	r6, [r0, #0]
20006592:	4606      	mov	r6, r0
20006594:	6260      	str	r0, [r4, #36]	; 0x24
20006596:	f7ff bbd2 	b.w	20005d3e <_dtoa_r+0x16>
2000659a:	980f      	ldr	r0, [sp, #60]	; 0x3c
2000659c:	4271      	negs	r1, r6
2000659e:	2200      	movs	r2, #0
200065a0:	9115      	str	r1, [sp, #84]	; 0x54
200065a2:	1b80      	subs	r0, r0, r6
200065a4:	9217      	str	r2, [sp, #92]	; 0x5c
200065a6:	900f      	str	r0, [sp, #60]	; 0x3c
200065a8:	e48a      	b.n	20005ec0 <_dtoa_r+0x198>
200065aa:	2100      	movs	r1, #0
200065ac:	3e01      	subs	r6, #1
200065ae:	9118      	str	r1, [sp, #96]	; 0x60
200065b0:	e472      	b.n	20005e98 <_dtoa_r+0x170>
200065b2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
200065b6:	f04f 0802 	mov.w	r8, #2
200065ba:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
200065be:	e521      	b.n	20006004 <_dtoa_r+0x2dc>
200065c0:	982a      	ldr	r0, [sp, #168]	; 0xa8
200065c2:	2801      	cmp	r0, #1
200065c4:	f340 826c 	ble.w	20006aa0 <_dtoa_r+0xd78>
200065c8:	9a08      	ldr	r2, [sp, #32]
200065ca:	9815      	ldr	r0, [sp, #84]	; 0x54
200065cc:	1e53      	subs	r3, r2, #1
200065ce:	4298      	cmp	r0, r3
200065d0:	f2c0 8258 	blt.w	20006a84 <_dtoa_r+0xd5c>
200065d4:	1ac7      	subs	r7, r0, r3
200065d6:	9b08      	ldr	r3, [sp, #32]
200065d8:	2b00      	cmp	r3, #0
200065da:	bfa8      	it	ge
200065dc:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
200065de:	f2c0 8273 	blt.w	20006ac8 <_dtoa_r+0xda0>
200065e2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200065e4:	4620      	mov	r0, r4
200065e6:	2101      	movs	r1, #1
200065e8:	449a      	add	sl, r3
200065ea:	18d2      	adds	r2, r2, r3
200065ec:	920f      	str	r2, [sp, #60]	; 0x3c
200065ee:	f002 f84b 	bl	20008688 <__i2b>
200065f2:	900c      	str	r0, [sp, #48]	; 0x30
200065f4:	e708      	b.n	20006408 <_dtoa_r+0x6e0>
200065f6:	9b08      	ldr	r3, [sp, #32]
200065f8:	b973      	cbnz	r3, 20006618 <_dtoa_r+0x8f0>
200065fa:	f240 0300 	movw	r3, #0
200065fe:	2200      	movs	r2, #0
20006600:	f2c4 0314 	movt	r3, #16404	; 0x4014
20006604:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
20006608:	f003 f868 	bl	200096dc <__aeabi_dmul>
2000660c:	4642      	mov	r2, r8
2000660e:	464b      	mov	r3, r9
20006610:	f003 faea 	bl	20009be8 <__aeabi_dcmpge>
20006614:	2800      	cmp	r0, #0
20006616:	d06a      	beq.n	200066ee <_dtoa_r+0x9c6>
20006618:	2200      	movs	r2, #0
2000661a:	9206      	str	r2, [sp, #24]
2000661c:	920c      	str	r2, [sp, #48]	; 0x30
2000661e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20006620:	2700      	movs	r7, #0
20006622:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
20006626:	43de      	mvns	r6, r3
20006628:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000662a:	e781      	b.n	20006530 <_dtoa_r+0x808>
2000662c:	2100      	movs	r1, #0
2000662e:	9116      	str	r1, [sp, #88]	; 0x58
20006630:	982b      	ldr	r0, [sp, #172]	; 0xac
20006632:	2800      	cmp	r0, #0
20006634:	f340 819f 	ble.w	20006976 <_dtoa_r+0xc4e>
20006638:	982b      	ldr	r0, [sp, #172]	; 0xac
2000663a:	4601      	mov	r1, r0
2000663c:	9011      	str	r0, [sp, #68]	; 0x44
2000663e:	9008      	str	r0, [sp, #32]
20006640:	6a65      	ldr	r5, [r4, #36]	; 0x24
20006642:	2200      	movs	r2, #0
20006644:	2917      	cmp	r1, #23
20006646:	606a      	str	r2, [r5, #4]
20006648:	f240 82ab 	bls.w	20006ba2 <_dtoa_r+0xe7a>
2000664c:	2304      	movs	r3, #4
2000664e:	005b      	lsls	r3, r3, #1
20006650:	3201      	adds	r2, #1
20006652:	f103 0014 	add.w	r0, r3, #20
20006656:	4288      	cmp	r0, r1
20006658:	d9f9      	bls.n	2000664e <_dtoa_r+0x926>
2000665a:	9b08      	ldr	r3, [sp, #32]
2000665c:	606a      	str	r2, [r5, #4]
2000665e:	2b0e      	cmp	r3, #14
20006660:	bf8c      	ite	hi
20006662:	2700      	movhi	r7, #0
20006664:	f007 0701 	andls.w	r7, r7, #1
20006668:	e49d      	b.n	20005fa6 <_dtoa_r+0x27e>
2000666a:	2201      	movs	r2, #1
2000666c:	9216      	str	r2, [sp, #88]	; 0x58
2000666e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
20006670:	18f3      	adds	r3, r6, r3
20006672:	9311      	str	r3, [sp, #68]	; 0x44
20006674:	1c59      	adds	r1, r3, #1
20006676:	2900      	cmp	r1, #0
20006678:	bfc8      	it	gt
2000667a:	9108      	strgt	r1, [sp, #32]
2000667c:	dce0      	bgt.n	20006640 <_dtoa_r+0x918>
2000667e:	290e      	cmp	r1, #14
20006680:	bf8c      	ite	hi
20006682:	2700      	movhi	r7, #0
20006684:	f007 0701 	andls.w	r7, r7, #1
20006688:	9108      	str	r1, [sp, #32]
2000668a:	e489      	b.n	20005fa0 <_dtoa_r+0x278>
2000668c:	2301      	movs	r3, #1
2000668e:	9316      	str	r3, [sp, #88]	; 0x58
20006690:	e7ce      	b.n	20006630 <_dtoa_r+0x908>
20006692:	2200      	movs	r2, #0
20006694:	9216      	str	r2, [sp, #88]	; 0x58
20006696:	e7ea      	b.n	2000666e <_dtoa_r+0x946>
20006698:	f04f 33ff 	mov.w	r3, #4294967295
2000669c:	2700      	movs	r7, #0
2000669e:	2001      	movs	r0, #1
200066a0:	9311      	str	r3, [sp, #68]	; 0x44
200066a2:	9016      	str	r0, [sp, #88]	; 0x58
200066a4:	9308      	str	r3, [sp, #32]
200066a6:	972b      	str	r7, [sp, #172]	; 0xac
200066a8:	e47a      	b.n	20005fa0 <_dtoa_r+0x278>
200066aa:	f1b8 0f00 	cmp.w	r8, #0
200066ae:	f47f aef2 	bne.w	20006496 <_dtoa_r+0x76e>
200066b2:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
200066b6:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
200066ba:	2b00      	cmp	r3, #0
200066bc:	f47f aeeb 	bne.w	20006496 <_dtoa_r+0x76e>
200066c0:	f240 0300 	movw	r3, #0
200066c4:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
200066c8:	ea09 0303 	and.w	r3, r9, r3
200066cc:	2b00      	cmp	r3, #0
200066ce:	f43f aee2 	beq.w	20006496 <_dtoa_r+0x76e>
200066d2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
200066d4:	f10a 0a01 	add.w	sl, sl, #1
200066d8:	2701      	movs	r7, #1
200066da:	3201      	adds	r2, #1
200066dc:	920f      	str	r2, [sp, #60]	; 0x3c
200066de:	e6db      	b.n	20006498 <_dtoa_r+0x770>
200066e0:	4635      	mov	r5, r6
200066e2:	465c      	mov	r4, fp
200066e4:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
200066e6:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
200066ea:	9612      	str	r6, [sp, #72]	; 0x48
200066ec:	e738      	b.n	20006560 <_dtoa_r+0x838>
200066ee:	2000      	movs	r0, #0
200066f0:	9006      	str	r0, [sp, #24]
200066f2:	900c      	str	r0, [sp, #48]	; 0x30
200066f4:	e714      	b.n	20006520 <_dtoa_r+0x7f8>
200066f6:	4639      	mov	r1, r7
200066f8:	4620      	mov	r0, r4
200066fa:	f001 fd97 	bl	2000822c <_Bfree>
200066fe:	e72a      	b.n	20006556 <_dtoa_r+0x82e>
20006700:	f1c3 0320 	rsb	r3, r3, #32
20006704:	2b04      	cmp	r3, #4
20006706:	f340 8254 	ble.w	20006bb2 <_dtoa_r+0xe8a>
2000670a:	990f      	ldr	r1, [sp, #60]	; 0x3c
2000670c:	3b04      	subs	r3, #4
2000670e:	449a      	add	sl, r3
20006710:	18ed      	adds	r5, r5, r3
20006712:	18c9      	adds	r1, r1, r3
20006714:	910f      	str	r1, [sp, #60]	; 0x3c
20006716:	e6cf      	b.n	200064b8 <_dtoa_r+0x790>
20006718:	9916      	ldr	r1, [sp, #88]	; 0x58
2000671a:	2900      	cmp	r1, #0
2000671c:	f000 8131 	beq.w	20006982 <_dtoa_r+0xc5a>
20006720:	2d00      	cmp	r5, #0
20006722:	dd05      	ble.n	20006730 <_dtoa_r+0xa08>
20006724:	990c      	ldr	r1, [sp, #48]	; 0x30
20006726:	462a      	mov	r2, r5
20006728:	4620      	mov	r0, r4
2000672a:	f001 feb5 	bl	20008498 <__lshift>
2000672e:	900c      	str	r0, [sp, #48]	; 0x30
20006730:	2f00      	cmp	r7, #0
20006732:	f040 81ea 	bne.w	20006b0a <_dtoa_r+0xde2>
20006736:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
2000673a:	9d10      	ldr	r5, [sp, #64]	; 0x40
2000673c:	2301      	movs	r3, #1
2000673e:	f008 0001 	and.w	r0, r8, #1
20006742:	9f0c      	ldr	r7, [sp, #48]	; 0x30
20006744:	9011      	str	r0, [sp, #68]	; 0x44
20006746:	950f      	str	r5, [sp, #60]	; 0x3c
20006748:	461d      	mov	r5, r3
2000674a:	960c      	str	r6, [sp, #48]	; 0x30
2000674c:	9906      	ldr	r1, [sp, #24]
2000674e:	4658      	mov	r0, fp
20006750:	f7ff fa5a 	bl	20005c08 <quorem>
20006754:	4639      	mov	r1, r7
20006756:	3030      	adds	r0, #48	; 0x30
20006758:	900b      	str	r0, [sp, #44]	; 0x2c
2000675a:	4658      	mov	r0, fp
2000675c:	f001 fc2c 	bl	20007fb8 <__mcmp>
20006760:	9906      	ldr	r1, [sp, #24]
20006762:	4652      	mov	r2, sl
20006764:	4606      	mov	r6, r0
20006766:	4620      	mov	r0, r4
20006768:	f001 fe1a 	bl	200083a0 <__mdiff>
2000676c:	68c3      	ldr	r3, [r0, #12]
2000676e:	4680      	mov	r8, r0
20006770:	2b00      	cmp	r3, #0
20006772:	d03d      	beq.n	200067f0 <_dtoa_r+0xac8>
20006774:	f04f 0901 	mov.w	r9, #1
20006778:	4641      	mov	r1, r8
2000677a:	4620      	mov	r0, r4
2000677c:	f001 fd56 	bl	2000822c <_Bfree>
20006780:	992a      	ldr	r1, [sp, #168]	; 0xa8
20006782:	ea59 0101 	orrs.w	r1, r9, r1
20006786:	d103      	bne.n	20006790 <_dtoa_r+0xa68>
20006788:	9a11      	ldr	r2, [sp, #68]	; 0x44
2000678a:	2a00      	cmp	r2, #0
2000678c:	f000 81eb 	beq.w	20006b66 <_dtoa_r+0xe3e>
20006790:	2e00      	cmp	r6, #0
20006792:	f2c0 819e 	blt.w	20006ad2 <_dtoa_r+0xdaa>
20006796:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
20006798:	4332      	orrs	r2, r6
2000679a:	d103      	bne.n	200067a4 <_dtoa_r+0xa7c>
2000679c:	9b11      	ldr	r3, [sp, #68]	; 0x44
2000679e:	2b00      	cmp	r3, #0
200067a0:	f000 8197 	beq.w	20006ad2 <_dtoa_r+0xdaa>
200067a4:	f1b9 0f00 	cmp.w	r9, #0
200067a8:	f300 81ce 	bgt.w	20006b48 <_dtoa_r+0xe20>
200067ac:	990f      	ldr	r1, [sp, #60]	; 0x3c
200067ae:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
200067b0:	f801 2b01 	strb.w	r2, [r1], #1
200067b4:	9b08      	ldr	r3, [sp, #32]
200067b6:	910f      	str	r1, [sp, #60]	; 0x3c
200067b8:	429d      	cmp	r5, r3
200067ba:	f000 81c2 	beq.w	20006b42 <_dtoa_r+0xe1a>
200067be:	4659      	mov	r1, fp
200067c0:	220a      	movs	r2, #10
200067c2:	2300      	movs	r3, #0
200067c4:	4620      	mov	r0, r4
200067c6:	f001 ff69 	bl	2000869c <__multadd>
200067ca:	4557      	cmp	r7, sl
200067cc:	4639      	mov	r1, r7
200067ce:	4683      	mov	fp, r0
200067d0:	d014      	beq.n	200067fc <_dtoa_r+0xad4>
200067d2:	220a      	movs	r2, #10
200067d4:	2300      	movs	r3, #0
200067d6:	4620      	mov	r0, r4
200067d8:	3501      	adds	r5, #1
200067da:	f001 ff5f 	bl	2000869c <__multadd>
200067de:	4651      	mov	r1, sl
200067e0:	220a      	movs	r2, #10
200067e2:	2300      	movs	r3, #0
200067e4:	4607      	mov	r7, r0
200067e6:	4620      	mov	r0, r4
200067e8:	f001 ff58 	bl	2000869c <__multadd>
200067ec:	4682      	mov	sl, r0
200067ee:	e7ad      	b.n	2000674c <_dtoa_r+0xa24>
200067f0:	4658      	mov	r0, fp
200067f2:	4641      	mov	r1, r8
200067f4:	f001 fbe0 	bl	20007fb8 <__mcmp>
200067f8:	4681      	mov	r9, r0
200067fa:	e7bd      	b.n	20006778 <_dtoa_r+0xa50>
200067fc:	4620      	mov	r0, r4
200067fe:	220a      	movs	r2, #10
20006800:	2300      	movs	r3, #0
20006802:	3501      	adds	r5, #1
20006804:	f001 ff4a 	bl	2000869c <__multadd>
20006808:	4607      	mov	r7, r0
2000680a:	4682      	mov	sl, r0
2000680c:	e79e      	b.n	2000674c <_dtoa_r+0xa24>
2000680e:	9612      	str	r6, [sp, #72]	; 0x48
20006810:	f8dd c020 	ldr.w	ip, [sp, #32]
20006814:	e459      	b.n	200060ca <_dtoa_r+0x3a2>
20006816:	4275      	negs	r5, r6
20006818:	2d00      	cmp	r5, #0
2000681a:	f040 8101 	bne.w	20006a20 <_dtoa_r+0xcf8>
2000681e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20006822:	f04f 0802 	mov.w	r8, #2
20006826:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
2000682a:	e40c      	b.n	20006046 <_dtoa_r+0x31e>
2000682c:	f24a 51c0 	movw	r1, #42432	; 0xa5c0
20006830:	4642      	mov	r2, r8
20006832:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006836:	464b      	mov	r3, r9
20006838:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
2000683c:	f8cd c00c 	str.w	ip, [sp, #12]
20006840:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006842:	e951 0102 	ldrd	r0, r1, [r1, #-8]
20006846:	f002 ff49 	bl	200096dc <__aeabi_dmul>
2000684a:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
2000684e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006852:	f003 f9dd 	bl	20009c10 <__aeabi_d2iz>
20006856:	4607      	mov	r7, r0
20006858:	f002 feda 	bl	20009610 <__aeabi_i2d>
2000685c:	460b      	mov	r3, r1
2000685e:	4602      	mov	r2, r0
20006860:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006864:	f002 fd86 	bl	20009374 <__aeabi_dsub>
20006868:	f107 0330 	add.w	r3, r7, #48	; 0x30
2000686c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006870:	f805 3b01 	strb.w	r3, [r5], #1
20006874:	f8dd c00c 	ldr.w	ip, [sp, #12]
20006878:	f1bc 0f01 	cmp.w	ip, #1
2000687c:	d029      	beq.n	200068d2 <_dtoa_r+0xbaa>
2000687e:	46d1      	mov	r9, sl
20006880:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
20006884:	46b2      	mov	sl, r6
20006886:	9e10      	ldr	r6, [sp, #64]	; 0x40
20006888:	951c      	str	r5, [sp, #112]	; 0x70
2000688a:	2701      	movs	r7, #1
2000688c:	4665      	mov	r5, ip
2000688e:	46a0      	mov	r8, r4
20006890:	f240 0300 	movw	r3, #0
20006894:	2200      	movs	r2, #0
20006896:	f2c4 0324 	movt	r3, #16420	; 0x4024
2000689a:	f002 ff1f 	bl	200096dc <__aeabi_dmul>
2000689e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200068a2:	f003 f9b5 	bl	20009c10 <__aeabi_d2iz>
200068a6:	4604      	mov	r4, r0
200068a8:	f002 feb2 	bl	20009610 <__aeabi_i2d>
200068ac:	3430      	adds	r4, #48	; 0x30
200068ae:	4602      	mov	r2, r0
200068b0:	460b      	mov	r3, r1
200068b2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200068b6:	f002 fd5d 	bl	20009374 <__aeabi_dsub>
200068ba:	55f4      	strb	r4, [r6, r7]
200068bc:	3701      	adds	r7, #1
200068be:	42af      	cmp	r7, r5
200068c0:	d1e6      	bne.n	20006890 <_dtoa_r+0xb68>
200068c2:	9d1c      	ldr	r5, [sp, #112]	; 0x70
200068c4:	3f01      	subs	r7, #1
200068c6:	4656      	mov	r6, sl
200068c8:	4644      	mov	r4, r8
200068ca:	46ca      	mov	sl, r9
200068cc:	19ed      	adds	r5, r5, r7
200068ce:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
200068d2:	f240 0300 	movw	r3, #0
200068d6:	2200      	movs	r2, #0
200068d8:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
200068dc:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
200068e0:	f002 fd4a 	bl	20009378 <__adddf3>
200068e4:	4602      	mov	r2, r0
200068e6:	460b      	mov	r3, r1
200068e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
200068ec:	f003 f986 	bl	20009bfc <__aeabi_dcmpgt>
200068f0:	b9f0      	cbnz	r0, 20006930 <_dtoa_r+0xc08>
200068f2:	f240 0100 	movw	r1, #0
200068f6:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
200068fa:	2000      	movs	r0, #0
200068fc:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
20006900:	f002 fd38 	bl	20009374 <__aeabi_dsub>
20006904:	4602      	mov	r2, r0
20006906:	460b      	mov	r3, r1
20006908:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
2000690c:	f003 f958 	bl	20009bc0 <__aeabi_dcmplt>
20006910:	2800      	cmp	r0, #0
20006912:	f43f acac 	beq.w	2000626e <_dtoa_r+0x546>
20006916:	462b      	mov	r3, r5
20006918:	461d      	mov	r5, r3
2000691a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
2000691e:	2a30      	cmp	r2, #48	; 0x30
20006920:	d0fa      	beq.n	20006918 <_dtoa_r+0xbf0>
20006922:	e61d      	b.n	20006560 <_dtoa_r+0x838>
20006924:	9810      	ldr	r0, [sp, #64]	; 0x40
20006926:	f7ff ba40 	b.w	20005daa <_dtoa_r+0x82>
2000692a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
2000692e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20006930:	9e12      	ldr	r6, [sp, #72]	; 0x48
20006932:	9910      	ldr	r1, [sp, #64]	; 0x40
20006934:	e550      	b.n	200063d8 <_dtoa_r+0x6b0>
20006936:	4658      	mov	r0, fp
20006938:	9906      	ldr	r1, [sp, #24]
2000693a:	f001 fb3d 	bl	20007fb8 <__mcmp>
2000693e:	2800      	cmp	r0, #0
20006940:	f6bf add0 	bge.w	200064e4 <_dtoa_r+0x7bc>
20006944:	4659      	mov	r1, fp
20006946:	4620      	mov	r0, r4
20006948:	220a      	movs	r2, #10
2000694a:	2300      	movs	r3, #0
2000694c:	f001 fea6 	bl	2000869c <__multadd>
20006950:	9916      	ldr	r1, [sp, #88]	; 0x58
20006952:	3e01      	subs	r6, #1
20006954:	4683      	mov	fp, r0
20006956:	2900      	cmp	r1, #0
20006958:	f040 8119 	bne.w	20006b8e <_dtoa_r+0xe66>
2000695c:	9a11      	ldr	r2, [sp, #68]	; 0x44
2000695e:	9208      	str	r2, [sp, #32]
20006960:	e5c0      	b.n	200064e4 <_dtoa_r+0x7bc>
20006962:	9806      	ldr	r0, [sp, #24]
20006964:	6903      	ldr	r3, [r0, #16]
20006966:	eb00 0383 	add.w	r3, r0, r3, lsl #2
2000696a:	6918      	ldr	r0, [r3, #16]
2000696c:	f001 fad2 	bl	20007f14 <__hi0bits>
20006970:	f1c0 0320 	rsb	r3, r0, #32
20006974:	e595      	b.n	200064a2 <_dtoa_r+0x77a>
20006976:	2101      	movs	r1, #1
20006978:	9111      	str	r1, [sp, #68]	; 0x44
2000697a:	9108      	str	r1, [sp, #32]
2000697c:	912b      	str	r1, [sp, #172]	; 0xac
2000697e:	f7ff bb0f 	b.w	20005fa0 <_dtoa_r+0x278>
20006982:	9d10      	ldr	r5, [sp, #64]	; 0x40
20006984:	46b1      	mov	r9, r6
20006986:	9f16      	ldr	r7, [sp, #88]	; 0x58
20006988:	46aa      	mov	sl, r5
2000698a:	f8dd 8018 	ldr.w	r8, [sp, #24]
2000698e:	9e08      	ldr	r6, [sp, #32]
20006990:	e002      	b.n	20006998 <_dtoa_r+0xc70>
20006992:	f001 fe83 	bl	2000869c <__multadd>
20006996:	4683      	mov	fp, r0
20006998:	4641      	mov	r1, r8
2000699a:	4658      	mov	r0, fp
2000699c:	f7ff f934 	bl	20005c08 <quorem>
200069a0:	3501      	adds	r5, #1
200069a2:	220a      	movs	r2, #10
200069a4:	2300      	movs	r3, #0
200069a6:	4659      	mov	r1, fp
200069a8:	f100 0c30 	add.w	ip, r0, #48	; 0x30
200069ac:	f80a c007 	strb.w	ip, [sl, r7]
200069b0:	3701      	adds	r7, #1
200069b2:	4620      	mov	r0, r4
200069b4:	42be      	cmp	r6, r7
200069b6:	dcec      	bgt.n	20006992 <_dtoa_r+0xc6a>
200069b8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
200069bc:	464e      	mov	r6, r9
200069be:	2700      	movs	r7, #0
200069c0:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
200069c4:	4659      	mov	r1, fp
200069c6:	2201      	movs	r2, #1
200069c8:	4620      	mov	r0, r4
200069ca:	f001 fd65 	bl	20008498 <__lshift>
200069ce:	9906      	ldr	r1, [sp, #24]
200069d0:	4683      	mov	fp, r0
200069d2:	f001 faf1 	bl	20007fb8 <__mcmp>
200069d6:	2800      	cmp	r0, #0
200069d8:	dd0f      	ble.n	200069fa <_dtoa_r+0xcd2>
200069da:	9910      	ldr	r1, [sp, #64]	; 0x40
200069dc:	e000      	b.n	200069e0 <_dtoa_r+0xcb8>
200069de:	461d      	mov	r5, r3
200069e0:	f815 2c01 	ldrb.w	r2, [r5, #-1]
200069e4:	1e6b      	subs	r3, r5, #1
200069e6:	2a39      	cmp	r2, #57	; 0x39
200069e8:	f040 808c 	bne.w	20006b04 <_dtoa_r+0xddc>
200069ec:	428b      	cmp	r3, r1
200069ee:	d1f6      	bne.n	200069de <_dtoa_r+0xcb6>
200069f0:	9910      	ldr	r1, [sp, #64]	; 0x40
200069f2:	2331      	movs	r3, #49	; 0x31
200069f4:	3601      	adds	r6, #1
200069f6:	700b      	strb	r3, [r1, #0]
200069f8:	e59a      	b.n	20006530 <_dtoa_r+0x808>
200069fa:	d103      	bne.n	20006a04 <_dtoa_r+0xcdc>
200069fc:	980b      	ldr	r0, [sp, #44]	; 0x2c
200069fe:	f010 0f01 	tst.w	r0, #1
20006a02:	d1ea      	bne.n	200069da <_dtoa_r+0xcb2>
20006a04:	462b      	mov	r3, r5
20006a06:	461d      	mov	r5, r3
20006a08:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
20006a0c:	2a30      	cmp	r2, #48	; 0x30
20006a0e:	d0fa      	beq.n	20006a06 <_dtoa_r+0xcde>
20006a10:	e58e      	b.n	20006530 <_dtoa_r+0x808>
20006a12:	4659      	mov	r1, fp
20006a14:	9a15      	ldr	r2, [sp, #84]	; 0x54
20006a16:	4620      	mov	r0, r4
20006a18:	f001 fe84 	bl	20008724 <__pow5mult>
20006a1c:	4683      	mov	fp, r0
20006a1e:	e528      	b.n	20006472 <_dtoa_r+0x74a>
20006a20:	f005 030f 	and.w	r3, r5, #15
20006a24:	f24a 52c0 	movw	r2, #42432	; 0xa5c0
20006a28:	f2c2 0200 	movt	r2, #8192	; 0x2000
20006a2c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
20006a30:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
20006a34:	e9d3 2300 	ldrd	r2, r3, [r3]
20006a38:	f002 fe50 	bl	200096dc <__aeabi_dmul>
20006a3c:	112d      	asrs	r5, r5, #4
20006a3e:	bf08      	it	eq
20006a40:	f04f 0802 	moveq.w	r8, #2
20006a44:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
20006a48:	f43f aafd 	beq.w	20006046 <_dtoa_r+0x31e>
20006a4c:	f24a 6798 	movw	r7, #42648	; 0xa698
20006a50:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
20006a54:	f04f 0802 	mov.w	r8, #2
20006a58:	f2c2 0700 	movt	r7, #8192	; 0x2000
20006a5c:	f015 0f01 	tst.w	r5, #1
20006a60:	4610      	mov	r0, r2
20006a62:	4619      	mov	r1, r3
20006a64:	d007      	beq.n	20006a76 <_dtoa_r+0xd4e>
20006a66:	e9d7 2300 	ldrd	r2, r3, [r7]
20006a6a:	f108 0801 	add.w	r8, r8, #1
20006a6e:	f002 fe35 	bl	200096dc <__aeabi_dmul>
20006a72:	4602      	mov	r2, r0
20006a74:	460b      	mov	r3, r1
20006a76:	3708      	adds	r7, #8
20006a78:	106d      	asrs	r5, r5, #1
20006a7a:	d1ef      	bne.n	20006a5c <_dtoa_r+0xd34>
20006a7c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
20006a80:	f7ff bae1 	b.w	20006046 <_dtoa_r+0x31e>
20006a84:	9915      	ldr	r1, [sp, #84]	; 0x54
20006a86:	9a17      	ldr	r2, [sp, #92]	; 0x5c
20006a88:	1a5b      	subs	r3, r3, r1
20006a8a:	18c9      	adds	r1, r1, r3
20006a8c:	18d2      	adds	r2, r2, r3
20006a8e:	9115      	str	r1, [sp, #84]	; 0x54
20006a90:	9217      	str	r2, [sp, #92]	; 0x5c
20006a92:	e5a0      	b.n	200065d6 <_dtoa_r+0x8ae>
20006a94:	4659      	mov	r1, fp
20006a96:	4620      	mov	r0, r4
20006a98:	f001 fe44 	bl	20008724 <__pow5mult>
20006a9c:	4683      	mov	fp, r0
20006a9e:	e4e8      	b.n	20006472 <_dtoa_r+0x74a>
20006aa0:	9919      	ldr	r1, [sp, #100]	; 0x64
20006aa2:	2900      	cmp	r1, #0
20006aa4:	d047      	beq.n	20006b36 <_dtoa_r+0xe0e>
20006aa6:	f503 6386 	add.w	r3, r3, #1072	; 0x430
20006aaa:	9f15      	ldr	r7, [sp, #84]	; 0x54
20006aac:	3303      	adds	r3, #3
20006aae:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006ab0:	e597      	b.n	200065e2 <_dtoa_r+0x8ba>
20006ab2:	3201      	adds	r2, #1
20006ab4:	b2d2      	uxtb	r2, r2
20006ab6:	e49d      	b.n	200063f4 <_dtoa_r+0x6cc>
20006ab8:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
20006abc:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
20006ac0:	9e1d      	ldr	r6, [sp, #116]	; 0x74
20006ac2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
20006ac4:	f7ff bbd3 	b.w	2000626e <_dtoa_r+0x546>
20006ac8:	990f      	ldr	r1, [sp, #60]	; 0x3c
20006aca:	2300      	movs	r3, #0
20006acc:	9808      	ldr	r0, [sp, #32]
20006ace:	1a0d      	subs	r5, r1, r0
20006ad0:	e587      	b.n	200065e2 <_dtoa_r+0x8ba>
20006ad2:	f1b9 0f00 	cmp.w	r9, #0
20006ad6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006ad8:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20006ada:	dd0f      	ble.n	20006afc <_dtoa_r+0xdd4>
20006adc:	4659      	mov	r1, fp
20006ade:	2201      	movs	r2, #1
20006ae0:	4620      	mov	r0, r4
20006ae2:	f001 fcd9 	bl	20008498 <__lshift>
20006ae6:	9906      	ldr	r1, [sp, #24]
20006ae8:	4683      	mov	fp, r0
20006aea:	f001 fa65 	bl	20007fb8 <__mcmp>
20006aee:	2800      	cmp	r0, #0
20006af0:	dd47      	ble.n	20006b82 <_dtoa_r+0xe5a>
20006af2:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006af4:	2939      	cmp	r1, #57	; 0x39
20006af6:	d031      	beq.n	20006b5c <_dtoa_r+0xe34>
20006af8:	3101      	adds	r1, #1
20006afa:	910b      	str	r1, [sp, #44]	; 0x2c
20006afc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
20006afe:	f805 2b01 	strb.w	r2, [r5], #1
20006b02:	e515      	b.n	20006530 <_dtoa_r+0x808>
20006b04:	3201      	adds	r2, #1
20006b06:	701a      	strb	r2, [r3, #0]
20006b08:	e512      	b.n	20006530 <_dtoa_r+0x808>
20006b0a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
20006b0c:	4620      	mov	r0, r4
20006b0e:	6851      	ldr	r1, [r2, #4]
20006b10:	f001 fba8 	bl	20008264 <_Balloc>
20006b14:	9b0c      	ldr	r3, [sp, #48]	; 0x30
20006b16:	f103 010c 	add.w	r1, r3, #12
20006b1a:	691a      	ldr	r2, [r3, #16]
20006b1c:	3202      	adds	r2, #2
20006b1e:	0092      	lsls	r2, r2, #2
20006b20:	4605      	mov	r5, r0
20006b22:	300c      	adds	r0, #12
20006b24:	f001 f8ce 	bl	20007cc4 <memcpy>
20006b28:	4620      	mov	r0, r4
20006b2a:	4629      	mov	r1, r5
20006b2c:	2201      	movs	r2, #1
20006b2e:	f001 fcb3 	bl	20008498 <__lshift>
20006b32:	4682      	mov	sl, r0
20006b34:	e601      	b.n	2000673a <_dtoa_r+0xa12>
20006b36:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
20006b38:	9f15      	ldr	r7, [sp, #84]	; 0x54
20006b3a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006b3c:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
20006b40:	e54f      	b.n	200065e2 <_dtoa_r+0x8ba>
20006b42:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006b44:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20006b46:	e73d      	b.n	200069c4 <_dtoa_r+0xc9c>
20006b48:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
20006b4a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006b4c:	2b39      	cmp	r3, #57	; 0x39
20006b4e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20006b50:	d004      	beq.n	20006b5c <_dtoa_r+0xe34>
20006b52:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006b54:	1c43      	adds	r3, r0, #1
20006b56:	f805 3b01 	strb.w	r3, [r5], #1
20006b5a:	e4e9      	b.n	20006530 <_dtoa_r+0x808>
20006b5c:	2339      	movs	r3, #57	; 0x39
20006b5e:	f805 3b01 	strb.w	r3, [r5], #1
20006b62:	9910      	ldr	r1, [sp, #64]	; 0x40
20006b64:	e73c      	b.n	200069e0 <_dtoa_r+0xcb8>
20006b66:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006b68:	4633      	mov	r3, r6
20006b6a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
20006b6c:	2839      	cmp	r0, #57	; 0x39
20006b6e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
20006b70:	d0f4      	beq.n	20006b5c <_dtoa_r+0xe34>
20006b72:	2b00      	cmp	r3, #0
20006b74:	dd01      	ble.n	20006b7a <_dtoa_r+0xe52>
20006b76:	3001      	adds	r0, #1
20006b78:	900b      	str	r0, [sp, #44]	; 0x2c
20006b7a:	990b      	ldr	r1, [sp, #44]	; 0x2c
20006b7c:	f805 1b01 	strb.w	r1, [r5], #1
20006b80:	e4d6      	b.n	20006530 <_dtoa_r+0x808>
20006b82:	d1bb      	bne.n	20006afc <_dtoa_r+0xdd4>
20006b84:	980b      	ldr	r0, [sp, #44]	; 0x2c
20006b86:	f010 0f01 	tst.w	r0, #1
20006b8a:	d0b7      	beq.n	20006afc <_dtoa_r+0xdd4>
20006b8c:	e7b1      	b.n	20006af2 <_dtoa_r+0xdca>
20006b8e:	2300      	movs	r3, #0
20006b90:	990c      	ldr	r1, [sp, #48]	; 0x30
20006b92:	4620      	mov	r0, r4
20006b94:	220a      	movs	r2, #10
20006b96:	f001 fd81 	bl	2000869c <__multadd>
20006b9a:	9b11      	ldr	r3, [sp, #68]	; 0x44
20006b9c:	9308      	str	r3, [sp, #32]
20006b9e:	900c      	str	r0, [sp, #48]	; 0x30
20006ba0:	e4a0      	b.n	200064e4 <_dtoa_r+0x7bc>
20006ba2:	9908      	ldr	r1, [sp, #32]
20006ba4:	290e      	cmp	r1, #14
20006ba6:	bf8c      	ite	hi
20006ba8:	2700      	movhi	r7, #0
20006baa:	f007 0701 	andls.w	r7, r7, #1
20006bae:	f7ff b9fa 	b.w	20005fa6 <_dtoa_r+0x27e>
20006bb2:	f43f ac81 	beq.w	200064b8 <_dtoa_r+0x790>
20006bb6:	331c      	adds	r3, #28
20006bb8:	e479      	b.n	200064ae <_dtoa_r+0x786>
20006bba:	2701      	movs	r7, #1
20006bbc:	f7ff b98a 	b.w	20005ed4 <_dtoa_r+0x1ac>

20006bc0 <_fflush_r>:
20006bc0:	690b      	ldr	r3, [r1, #16]
20006bc2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20006bc6:	460c      	mov	r4, r1
20006bc8:	4680      	mov	r8, r0
20006bca:	2b00      	cmp	r3, #0
20006bcc:	d071      	beq.n	20006cb2 <_fflush_r+0xf2>
20006bce:	b110      	cbz	r0, 20006bd6 <_fflush_r+0x16>
20006bd0:	6983      	ldr	r3, [r0, #24]
20006bd2:	2b00      	cmp	r3, #0
20006bd4:	d078      	beq.n	20006cc8 <_fflush_r+0x108>
20006bd6:	f24a 531c 	movw	r3, #42268	; 0xa51c
20006bda:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006bde:	429c      	cmp	r4, r3
20006be0:	bf08      	it	eq
20006be2:	f8d8 4004 	ldreq.w	r4, [r8, #4]
20006be6:	d010      	beq.n	20006c0a <_fflush_r+0x4a>
20006be8:	f24a 533c 	movw	r3, #42300	; 0xa53c
20006bec:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006bf0:	429c      	cmp	r4, r3
20006bf2:	bf08      	it	eq
20006bf4:	f8d8 4008 	ldreq.w	r4, [r8, #8]
20006bf8:	d007      	beq.n	20006c0a <_fflush_r+0x4a>
20006bfa:	f24a 535c 	movw	r3, #42332	; 0xa55c
20006bfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006c02:	429c      	cmp	r4, r3
20006c04:	bf08      	it	eq
20006c06:	f8d8 400c 	ldreq.w	r4, [r8, #12]
20006c0a:	89a3      	ldrh	r3, [r4, #12]
20006c0c:	b21a      	sxth	r2, r3
20006c0e:	f012 0f08 	tst.w	r2, #8
20006c12:	d135      	bne.n	20006c80 <_fflush_r+0xc0>
20006c14:	6862      	ldr	r2, [r4, #4]
20006c16:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20006c1a:	81a3      	strh	r3, [r4, #12]
20006c1c:	2a00      	cmp	r2, #0
20006c1e:	dd5e      	ble.n	20006cde <_fflush_r+0x11e>
20006c20:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20006c22:	2e00      	cmp	r6, #0
20006c24:	d045      	beq.n	20006cb2 <_fflush_r+0xf2>
20006c26:	b29b      	uxth	r3, r3
20006c28:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
20006c2c:	bf18      	it	ne
20006c2e:	6d65      	ldrne	r5, [r4, #84]	; 0x54
20006c30:	d059      	beq.n	20006ce6 <_fflush_r+0x126>
20006c32:	f013 0f04 	tst.w	r3, #4
20006c36:	d14a      	bne.n	20006cce <_fflush_r+0x10e>
20006c38:	2300      	movs	r3, #0
20006c3a:	4640      	mov	r0, r8
20006c3c:	6a21      	ldr	r1, [r4, #32]
20006c3e:	462a      	mov	r2, r5
20006c40:	47b0      	blx	r6
20006c42:	4285      	cmp	r5, r0
20006c44:	d138      	bne.n	20006cb8 <_fflush_r+0xf8>
20006c46:	89a1      	ldrh	r1, [r4, #12]
20006c48:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
20006c4c:	6922      	ldr	r2, [r4, #16]
20006c4e:	f2c0 0300 	movt	r3, #0
20006c52:	ea01 0303 	and.w	r3, r1, r3
20006c56:	2100      	movs	r1, #0
20006c58:	6061      	str	r1, [r4, #4]
20006c5a:	f413 5f80 	tst.w	r3, #4096	; 0x1000
20006c5e:	6b61      	ldr	r1, [r4, #52]	; 0x34
20006c60:	81a3      	strh	r3, [r4, #12]
20006c62:	6022      	str	r2, [r4, #0]
20006c64:	bf18      	it	ne
20006c66:	6565      	strne	r5, [r4, #84]	; 0x54
20006c68:	b319      	cbz	r1, 20006cb2 <_fflush_r+0xf2>
20006c6a:	f104 0344 	add.w	r3, r4, #68	; 0x44
20006c6e:	4299      	cmp	r1, r3
20006c70:	d002      	beq.n	20006c78 <_fflush_r+0xb8>
20006c72:	4640      	mov	r0, r8
20006c74:	f000 f998 	bl	20006fa8 <_free_r>
20006c78:	2000      	movs	r0, #0
20006c7a:	6360      	str	r0, [r4, #52]	; 0x34
20006c7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006c80:	6926      	ldr	r6, [r4, #16]
20006c82:	b1b6      	cbz	r6, 20006cb2 <_fflush_r+0xf2>
20006c84:	6825      	ldr	r5, [r4, #0]
20006c86:	6026      	str	r6, [r4, #0]
20006c88:	1bad      	subs	r5, r5, r6
20006c8a:	f012 0f03 	tst.w	r2, #3
20006c8e:	bf0c      	ite	eq
20006c90:	6963      	ldreq	r3, [r4, #20]
20006c92:	2300      	movne	r3, #0
20006c94:	60a3      	str	r3, [r4, #8]
20006c96:	e00a      	b.n	20006cae <_fflush_r+0xee>
20006c98:	4632      	mov	r2, r6
20006c9a:	462b      	mov	r3, r5
20006c9c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20006c9e:	4640      	mov	r0, r8
20006ca0:	6a21      	ldr	r1, [r4, #32]
20006ca2:	47b8      	blx	r7
20006ca4:	2800      	cmp	r0, #0
20006ca6:	ebc0 0505 	rsb	r5, r0, r5
20006caa:	4406      	add	r6, r0
20006cac:	dd04      	ble.n	20006cb8 <_fflush_r+0xf8>
20006cae:	2d00      	cmp	r5, #0
20006cb0:	dcf2      	bgt.n	20006c98 <_fflush_r+0xd8>
20006cb2:	2000      	movs	r0, #0
20006cb4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006cb8:	89a3      	ldrh	r3, [r4, #12]
20006cba:	f04f 30ff 	mov.w	r0, #4294967295
20006cbe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20006cc2:	81a3      	strh	r3, [r4, #12]
20006cc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20006cc8:	f000 f8ea 	bl	20006ea0 <__sinit>
20006ccc:	e783      	b.n	20006bd6 <_fflush_r+0x16>
20006cce:	6862      	ldr	r2, [r4, #4]
20006cd0:	6b63      	ldr	r3, [r4, #52]	; 0x34
20006cd2:	1aad      	subs	r5, r5, r2
20006cd4:	2b00      	cmp	r3, #0
20006cd6:	d0af      	beq.n	20006c38 <_fflush_r+0x78>
20006cd8:	6c23      	ldr	r3, [r4, #64]	; 0x40
20006cda:	1aed      	subs	r5, r5, r3
20006cdc:	e7ac      	b.n	20006c38 <_fflush_r+0x78>
20006cde:	6c22      	ldr	r2, [r4, #64]	; 0x40
20006ce0:	2a00      	cmp	r2, #0
20006ce2:	dc9d      	bgt.n	20006c20 <_fflush_r+0x60>
20006ce4:	e7e5      	b.n	20006cb2 <_fflush_r+0xf2>
20006ce6:	2301      	movs	r3, #1
20006ce8:	4640      	mov	r0, r8
20006cea:	6a21      	ldr	r1, [r4, #32]
20006cec:	47b0      	blx	r6
20006cee:	f1b0 3fff 	cmp.w	r0, #4294967295
20006cf2:	4605      	mov	r5, r0
20006cf4:	d002      	beq.n	20006cfc <_fflush_r+0x13c>
20006cf6:	89a3      	ldrh	r3, [r4, #12]
20006cf8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20006cfa:	e79a      	b.n	20006c32 <_fflush_r+0x72>
20006cfc:	f8d8 3000 	ldr.w	r3, [r8]
20006d00:	2b1d      	cmp	r3, #29
20006d02:	d0d6      	beq.n	20006cb2 <_fflush_r+0xf2>
20006d04:	89a3      	ldrh	r3, [r4, #12]
20006d06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20006d0a:	81a3      	strh	r3, [r4, #12]
20006d0c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20006d10 <fflush>:
20006d10:	4601      	mov	r1, r0
20006d12:	b128      	cbz	r0, 20006d20 <fflush+0x10>
20006d14:	f24a 7334 	movw	r3, #42804	; 0xa734
20006d18:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006d1c:	6818      	ldr	r0, [r3, #0]
20006d1e:	e74f      	b.n	20006bc0 <_fflush_r>
20006d20:	f24a 439c 	movw	r3, #42140	; 0xa49c
20006d24:	f646 31c1 	movw	r1, #27585	; 0x6bc1
20006d28:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006d2c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006d30:	6818      	ldr	r0, [r3, #0]
20006d32:	f000 bbb3 	b.w	2000749c <_fwalk_reent>
20006d36:	bf00      	nop

20006d38 <__sfp_lock_acquire>:
20006d38:	4770      	bx	lr
20006d3a:	bf00      	nop

20006d3c <__sfp_lock_release>:
20006d3c:	4770      	bx	lr
20006d3e:	bf00      	nop

20006d40 <__sinit_lock_acquire>:
20006d40:	4770      	bx	lr
20006d42:	bf00      	nop

20006d44 <__sinit_lock_release>:
20006d44:	4770      	bx	lr
20006d46:	bf00      	nop

20006d48 <__fp_lock>:
20006d48:	2000      	movs	r0, #0
20006d4a:	4770      	bx	lr

20006d4c <__fp_unlock>:
20006d4c:	2000      	movs	r0, #0
20006d4e:	4770      	bx	lr

20006d50 <__fp_unlock_all>:
20006d50:	f24a 7334 	movw	r3, #42804	; 0xa734
20006d54:	f646 514d 	movw	r1, #27981	; 0x6d4d
20006d58:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006d5c:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006d60:	6818      	ldr	r0, [r3, #0]
20006d62:	f000 bbc5 	b.w	200074f0 <_fwalk>
20006d66:	bf00      	nop

20006d68 <__fp_lock_all>:
20006d68:	f24a 7334 	movw	r3, #42804	; 0xa734
20006d6c:	f646 5149 	movw	r1, #27977	; 0x6d49
20006d70:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006d74:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006d78:	6818      	ldr	r0, [r3, #0]
20006d7a:	f000 bbb9 	b.w	200074f0 <_fwalk>
20006d7e:	bf00      	nop

20006d80 <_cleanup_r>:
20006d80:	f249 0135 	movw	r1, #36917	; 0x9035
20006d84:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006d88:	f000 bbb2 	b.w	200074f0 <_fwalk>

20006d8c <_cleanup>:
20006d8c:	f24a 439c 	movw	r3, #42140	; 0xa49c
20006d90:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006d94:	6818      	ldr	r0, [r3, #0]
20006d96:	e7f3      	b.n	20006d80 <_cleanup_r>

20006d98 <std>:
20006d98:	b510      	push	{r4, lr}
20006d9a:	4604      	mov	r4, r0
20006d9c:	2300      	movs	r3, #0
20006d9e:	305c      	adds	r0, #92	; 0x5c
20006da0:	81a1      	strh	r1, [r4, #12]
20006da2:	4619      	mov	r1, r3
20006da4:	81e2      	strh	r2, [r4, #14]
20006da6:	2208      	movs	r2, #8
20006da8:	6023      	str	r3, [r4, #0]
20006daa:	6063      	str	r3, [r4, #4]
20006dac:	60a3      	str	r3, [r4, #8]
20006dae:	6663      	str	r3, [r4, #100]	; 0x64
20006db0:	6123      	str	r3, [r4, #16]
20006db2:	6163      	str	r3, [r4, #20]
20006db4:	61a3      	str	r3, [r4, #24]
20006db6:	f7fd f8f3 	bl	20003fa0 <memset>
20006dba:	f648 40f5 	movw	r0, #36085	; 0x8cf5
20006dbe:	f648 41b9 	movw	r1, #36025	; 0x8cb9
20006dc2:	f648 4291 	movw	r2, #35985	; 0x8c91
20006dc6:	f648 4389 	movw	r3, #35977	; 0x8c89
20006dca:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006dce:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006dd2:	f2c2 0200 	movt	r2, #8192	; 0x2000
20006dd6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006dda:	6260      	str	r0, [r4, #36]	; 0x24
20006ddc:	62a1      	str	r1, [r4, #40]	; 0x28
20006dde:	62e2      	str	r2, [r4, #44]	; 0x2c
20006de0:	6323      	str	r3, [r4, #48]	; 0x30
20006de2:	6224      	str	r4, [r4, #32]
20006de4:	bd10      	pop	{r4, pc}
20006de6:	bf00      	nop

20006de8 <__sfmoreglue>:
20006de8:	b570      	push	{r4, r5, r6, lr}
20006dea:	2568      	movs	r5, #104	; 0x68
20006dec:	460e      	mov	r6, r1
20006dee:	fb05 f501 	mul.w	r5, r5, r1
20006df2:	f105 010c 	add.w	r1, r5, #12
20006df6:	f000 fc59 	bl	200076ac <_malloc_r>
20006dfa:	4604      	mov	r4, r0
20006dfc:	b148      	cbz	r0, 20006e12 <__sfmoreglue+0x2a>
20006dfe:	f100 030c 	add.w	r3, r0, #12
20006e02:	2100      	movs	r1, #0
20006e04:	6046      	str	r6, [r0, #4]
20006e06:	462a      	mov	r2, r5
20006e08:	4618      	mov	r0, r3
20006e0a:	6021      	str	r1, [r4, #0]
20006e0c:	60a3      	str	r3, [r4, #8]
20006e0e:	f7fd f8c7 	bl	20003fa0 <memset>
20006e12:	4620      	mov	r0, r4
20006e14:	bd70      	pop	{r4, r5, r6, pc}
20006e16:	bf00      	nop

20006e18 <__sfp>:
20006e18:	f24a 439c 	movw	r3, #42140	; 0xa49c
20006e1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006e20:	b570      	push	{r4, r5, r6, lr}
20006e22:	681d      	ldr	r5, [r3, #0]
20006e24:	4606      	mov	r6, r0
20006e26:	69ab      	ldr	r3, [r5, #24]
20006e28:	2b00      	cmp	r3, #0
20006e2a:	d02a      	beq.n	20006e82 <__sfp+0x6a>
20006e2c:	35d8      	adds	r5, #216	; 0xd8
20006e2e:	686b      	ldr	r3, [r5, #4]
20006e30:	68ac      	ldr	r4, [r5, #8]
20006e32:	3b01      	subs	r3, #1
20006e34:	d503      	bpl.n	20006e3e <__sfp+0x26>
20006e36:	e020      	b.n	20006e7a <__sfp+0x62>
20006e38:	3468      	adds	r4, #104	; 0x68
20006e3a:	3b01      	subs	r3, #1
20006e3c:	d41d      	bmi.n	20006e7a <__sfp+0x62>
20006e3e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
20006e42:	2a00      	cmp	r2, #0
20006e44:	d1f8      	bne.n	20006e38 <__sfp+0x20>
20006e46:	2500      	movs	r5, #0
20006e48:	f04f 33ff 	mov.w	r3, #4294967295
20006e4c:	6665      	str	r5, [r4, #100]	; 0x64
20006e4e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
20006e52:	81e3      	strh	r3, [r4, #14]
20006e54:	4629      	mov	r1, r5
20006e56:	f04f 0301 	mov.w	r3, #1
20006e5a:	6025      	str	r5, [r4, #0]
20006e5c:	81a3      	strh	r3, [r4, #12]
20006e5e:	2208      	movs	r2, #8
20006e60:	60a5      	str	r5, [r4, #8]
20006e62:	6065      	str	r5, [r4, #4]
20006e64:	6125      	str	r5, [r4, #16]
20006e66:	6165      	str	r5, [r4, #20]
20006e68:	61a5      	str	r5, [r4, #24]
20006e6a:	f7fd f899 	bl	20003fa0 <memset>
20006e6e:	64e5      	str	r5, [r4, #76]	; 0x4c
20006e70:	6365      	str	r5, [r4, #52]	; 0x34
20006e72:	63a5      	str	r5, [r4, #56]	; 0x38
20006e74:	64a5      	str	r5, [r4, #72]	; 0x48
20006e76:	4620      	mov	r0, r4
20006e78:	bd70      	pop	{r4, r5, r6, pc}
20006e7a:	6828      	ldr	r0, [r5, #0]
20006e7c:	b128      	cbz	r0, 20006e8a <__sfp+0x72>
20006e7e:	4605      	mov	r5, r0
20006e80:	e7d5      	b.n	20006e2e <__sfp+0x16>
20006e82:	4628      	mov	r0, r5
20006e84:	f000 f80c 	bl	20006ea0 <__sinit>
20006e88:	e7d0      	b.n	20006e2c <__sfp+0x14>
20006e8a:	4630      	mov	r0, r6
20006e8c:	2104      	movs	r1, #4
20006e8e:	f7ff ffab 	bl	20006de8 <__sfmoreglue>
20006e92:	6028      	str	r0, [r5, #0]
20006e94:	2800      	cmp	r0, #0
20006e96:	d1f2      	bne.n	20006e7e <__sfp+0x66>
20006e98:	230c      	movs	r3, #12
20006e9a:	4604      	mov	r4, r0
20006e9c:	6033      	str	r3, [r6, #0]
20006e9e:	e7ea      	b.n	20006e76 <__sfp+0x5e>

20006ea0 <__sinit>:
20006ea0:	b570      	push	{r4, r5, r6, lr}
20006ea2:	6986      	ldr	r6, [r0, #24]
20006ea4:	4604      	mov	r4, r0
20006ea6:	b106      	cbz	r6, 20006eaa <__sinit+0xa>
20006ea8:	bd70      	pop	{r4, r5, r6, pc}
20006eaa:	f646 5381 	movw	r3, #28033	; 0x6d81
20006eae:	2501      	movs	r5, #1
20006eb0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006eb4:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
20006eb8:	6283      	str	r3, [r0, #40]	; 0x28
20006eba:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
20006ebe:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
20006ec2:	6185      	str	r5, [r0, #24]
20006ec4:	f7ff ffa8 	bl	20006e18 <__sfp>
20006ec8:	6060      	str	r0, [r4, #4]
20006eca:	4620      	mov	r0, r4
20006ecc:	f7ff ffa4 	bl	20006e18 <__sfp>
20006ed0:	60a0      	str	r0, [r4, #8]
20006ed2:	4620      	mov	r0, r4
20006ed4:	f7ff ffa0 	bl	20006e18 <__sfp>
20006ed8:	4632      	mov	r2, r6
20006eda:	2104      	movs	r1, #4
20006edc:	4623      	mov	r3, r4
20006ede:	60e0      	str	r0, [r4, #12]
20006ee0:	6860      	ldr	r0, [r4, #4]
20006ee2:	f7ff ff59 	bl	20006d98 <std>
20006ee6:	462a      	mov	r2, r5
20006ee8:	68a0      	ldr	r0, [r4, #8]
20006eea:	2109      	movs	r1, #9
20006eec:	4623      	mov	r3, r4
20006eee:	f7ff ff53 	bl	20006d98 <std>
20006ef2:	4623      	mov	r3, r4
20006ef4:	68e0      	ldr	r0, [r4, #12]
20006ef6:	2112      	movs	r1, #18
20006ef8:	2202      	movs	r2, #2
20006efa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
20006efe:	e74b      	b.n	20006d98 <std>

20006f00 <_malloc_trim_r>:
20006f00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20006f02:	f64a 0428 	movw	r4, #43048	; 0xa828
20006f06:	f2c2 0400 	movt	r4, #8192	; 0x2000
20006f0a:	460f      	mov	r7, r1
20006f0c:	4605      	mov	r5, r0
20006f0e:	f000 fffd 	bl	20007f0c <__malloc_lock>
20006f12:	68a3      	ldr	r3, [r4, #8]
20006f14:	685e      	ldr	r6, [r3, #4]
20006f16:	f026 0603 	bic.w	r6, r6, #3
20006f1a:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
20006f1e:	330f      	adds	r3, #15
20006f20:	1bdf      	subs	r7, r3, r7
20006f22:	0b3f      	lsrs	r7, r7, #12
20006f24:	3f01      	subs	r7, #1
20006f26:	033f      	lsls	r7, r7, #12
20006f28:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
20006f2c:	db07      	blt.n	20006f3e <_malloc_trim_r+0x3e>
20006f2e:	2100      	movs	r1, #0
20006f30:	4628      	mov	r0, r5
20006f32:	f001 fe95 	bl	20008c60 <_sbrk_r>
20006f36:	68a3      	ldr	r3, [r4, #8]
20006f38:	18f3      	adds	r3, r6, r3
20006f3a:	4283      	cmp	r3, r0
20006f3c:	d004      	beq.n	20006f48 <_malloc_trim_r+0x48>
20006f3e:	4628      	mov	r0, r5
20006f40:	f000 ffe6 	bl	20007f10 <__malloc_unlock>
20006f44:	2000      	movs	r0, #0
20006f46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20006f48:	4279      	negs	r1, r7
20006f4a:	4628      	mov	r0, r5
20006f4c:	f001 fe88 	bl	20008c60 <_sbrk_r>
20006f50:	f1b0 3fff 	cmp.w	r0, #4294967295
20006f54:	d010      	beq.n	20006f78 <_malloc_trim_r+0x78>
20006f56:	68a2      	ldr	r2, [r4, #8]
20006f58:	f64a 4348 	movw	r3, #44104	; 0xac48
20006f5c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20006f60:	1bf6      	subs	r6, r6, r7
20006f62:	f046 0601 	orr.w	r6, r6, #1
20006f66:	4628      	mov	r0, r5
20006f68:	6056      	str	r6, [r2, #4]
20006f6a:	681a      	ldr	r2, [r3, #0]
20006f6c:	1bd7      	subs	r7, r2, r7
20006f6e:	601f      	str	r7, [r3, #0]
20006f70:	f000 ffce 	bl	20007f10 <__malloc_unlock>
20006f74:	2001      	movs	r0, #1
20006f76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20006f78:	2100      	movs	r1, #0
20006f7a:	4628      	mov	r0, r5
20006f7c:	f001 fe70 	bl	20008c60 <_sbrk_r>
20006f80:	68a3      	ldr	r3, [r4, #8]
20006f82:	1ac2      	subs	r2, r0, r3
20006f84:	2a0f      	cmp	r2, #15
20006f86:	ddda      	ble.n	20006f3e <_malloc_trim_r+0x3e>
20006f88:	f64a 4430 	movw	r4, #44080	; 0xac30
20006f8c:	f64a 4148 	movw	r1, #44104	; 0xac48
20006f90:	f2c2 0400 	movt	r4, #8192	; 0x2000
20006f94:	f2c2 0100 	movt	r1, #8192	; 0x2000
20006f98:	f042 0201 	orr.w	r2, r2, #1
20006f9c:	6824      	ldr	r4, [r4, #0]
20006f9e:	1b00      	subs	r0, r0, r4
20006fa0:	6008      	str	r0, [r1, #0]
20006fa2:	605a      	str	r2, [r3, #4]
20006fa4:	e7cb      	b.n	20006f3e <_malloc_trim_r+0x3e>
20006fa6:	bf00      	nop

20006fa8 <_free_r>:
20006fa8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20006fac:	4605      	mov	r5, r0
20006fae:	460c      	mov	r4, r1
20006fb0:	2900      	cmp	r1, #0
20006fb2:	f000 8088 	beq.w	200070c6 <_free_r+0x11e>
20006fb6:	f000 ffa9 	bl	20007f0c <__malloc_lock>
20006fba:	f1a4 0208 	sub.w	r2, r4, #8
20006fbe:	f64a 0028 	movw	r0, #43048	; 0xa828
20006fc2:	6856      	ldr	r6, [r2, #4]
20006fc4:	f2c2 0000 	movt	r0, #8192	; 0x2000
20006fc8:	f026 0301 	bic.w	r3, r6, #1
20006fcc:	f8d0 c008 	ldr.w	ip, [r0, #8]
20006fd0:	18d1      	adds	r1, r2, r3
20006fd2:	458c      	cmp	ip, r1
20006fd4:	684f      	ldr	r7, [r1, #4]
20006fd6:	f027 0703 	bic.w	r7, r7, #3
20006fda:	f000 8095 	beq.w	20007108 <_free_r+0x160>
20006fde:	f016 0601 	ands.w	r6, r6, #1
20006fe2:	604f      	str	r7, [r1, #4]
20006fe4:	d05f      	beq.n	200070a6 <_free_r+0xfe>
20006fe6:	2600      	movs	r6, #0
20006fe8:	19cc      	adds	r4, r1, r7
20006fea:	6864      	ldr	r4, [r4, #4]
20006fec:	f014 0f01 	tst.w	r4, #1
20006ff0:	d106      	bne.n	20007000 <_free_r+0x58>
20006ff2:	19db      	adds	r3, r3, r7
20006ff4:	2e00      	cmp	r6, #0
20006ff6:	d07a      	beq.n	200070ee <_free_r+0x146>
20006ff8:	688c      	ldr	r4, [r1, #8]
20006ffa:	68c9      	ldr	r1, [r1, #12]
20006ffc:	608c      	str	r4, [r1, #8]
20006ffe:	60e1      	str	r1, [r4, #12]
20007000:	f043 0101 	orr.w	r1, r3, #1
20007004:	50d3      	str	r3, [r2, r3]
20007006:	6051      	str	r1, [r2, #4]
20007008:	2e00      	cmp	r6, #0
2000700a:	d147      	bne.n	2000709c <_free_r+0xf4>
2000700c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20007010:	d35b      	bcc.n	200070ca <_free_r+0x122>
20007012:	0a59      	lsrs	r1, r3, #9
20007014:	2904      	cmp	r1, #4
20007016:	bf9e      	ittt	ls
20007018:	ea4f 1c93 	movls.w	ip, r3, lsr #6
2000701c:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20007020:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20007024:	d928      	bls.n	20007078 <_free_r+0xd0>
20007026:	2914      	cmp	r1, #20
20007028:	bf9c      	itt	ls
2000702a:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
2000702e:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20007032:	d921      	bls.n	20007078 <_free_r+0xd0>
20007034:	2954      	cmp	r1, #84	; 0x54
20007036:	bf9e      	ittt	ls
20007038:	ea4f 3c13 	movls.w	ip, r3, lsr #12
2000703c:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20007040:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20007044:	d918      	bls.n	20007078 <_free_r+0xd0>
20007046:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
2000704a:	bf9e      	ittt	ls
2000704c:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20007050:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
20007054:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20007058:	d90e      	bls.n	20007078 <_free_r+0xd0>
2000705a:	f240 5c54 	movw	ip, #1364	; 0x554
2000705e:	4561      	cmp	r1, ip
20007060:	bf95      	itete	ls
20007062:	ea4f 4c93 	movls.w	ip, r3, lsr #18
20007066:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
2000706a:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
2000706e:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
20007072:	bf98      	it	ls
20007074:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20007078:	1904      	adds	r4, r0, r4
2000707a:	68a1      	ldr	r1, [r4, #8]
2000707c:	42a1      	cmp	r1, r4
2000707e:	d103      	bne.n	20007088 <_free_r+0xe0>
20007080:	e064      	b.n	2000714c <_free_r+0x1a4>
20007082:	6889      	ldr	r1, [r1, #8]
20007084:	428c      	cmp	r4, r1
20007086:	d004      	beq.n	20007092 <_free_r+0xea>
20007088:	6848      	ldr	r0, [r1, #4]
2000708a:	f020 0003 	bic.w	r0, r0, #3
2000708e:	4283      	cmp	r3, r0
20007090:	d3f7      	bcc.n	20007082 <_free_r+0xda>
20007092:	68cb      	ldr	r3, [r1, #12]
20007094:	60d3      	str	r3, [r2, #12]
20007096:	6091      	str	r1, [r2, #8]
20007098:	60ca      	str	r2, [r1, #12]
2000709a:	609a      	str	r2, [r3, #8]
2000709c:	4628      	mov	r0, r5
2000709e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
200070a2:	f000 bf35 	b.w	20007f10 <__malloc_unlock>
200070a6:	f854 4c08 	ldr.w	r4, [r4, #-8]
200070aa:	f100 0c08 	add.w	ip, r0, #8
200070ae:	1b12      	subs	r2, r2, r4
200070b0:	191b      	adds	r3, r3, r4
200070b2:	6894      	ldr	r4, [r2, #8]
200070b4:	4564      	cmp	r4, ip
200070b6:	d047      	beq.n	20007148 <_free_r+0x1a0>
200070b8:	f8d2 c00c 	ldr.w	ip, [r2, #12]
200070bc:	f8cc 4008 	str.w	r4, [ip, #8]
200070c0:	f8c4 c00c 	str.w	ip, [r4, #12]
200070c4:	e790      	b.n	20006fe8 <_free_r+0x40>
200070c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200070ca:	08db      	lsrs	r3, r3, #3
200070cc:	f04f 0c01 	mov.w	ip, #1
200070d0:	6846      	ldr	r6, [r0, #4]
200070d2:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
200070d6:	109b      	asrs	r3, r3, #2
200070d8:	fa0c f303 	lsl.w	r3, ip, r3
200070dc:	60d1      	str	r1, [r2, #12]
200070de:	688c      	ldr	r4, [r1, #8]
200070e0:	ea46 0303 	orr.w	r3, r6, r3
200070e4:	6043      	str	r3, [r0, #4]
200070e6:	6094      	str	r4, [r2, #8]
200070e8:	60e2      	str	r2, [r4, #12]
200070ea:	608a      	str	r2, [r1, #8]
200070ec:	e7d6      	b.n	2000709c <_free_r+0xf4>
200070ee:	688c      	ldr	r4, [r1, #8]
200070f0:	4f1c      	ldr	r7, [pc, #112]	; (20007164 <_free_r+0x1bc>)
200070f2:	42bc      	cmp	r4, r7
200070f4:	d181      	bne.n	20006ffa <_free_r+0x52>
200070f6:	50d3      	str	r3, [r2, r3]
200070f8:	f043 0301 	orr.w	r3, r3, #1
200070fc:	60e2      	str	r2, [r4, #12]
200070fe:	60a2      	str	r2, [r4, #8]
20007100:	6053      	str	r3, [r2, #4]
20007102:	6094      	str	r4, [r2, #8]
20007104:	60d4      	str	r4, [r2, #12]
20007106:	e7c9      	b.n	2000709c <_free_r+0xf4>
20007108:	18fb      	adds	r3, r7, r3
2000710a:	f016 0f01 	tst.w	r6, #1
2000710e:	d107      	bne.n	20007120 <_free_r+0x178>
20007110:	f854 1c08 	ldr.w	r1, [r4, #-8]
20007114:	1a52      	subs	r2, r2, r1
20007116:	185b      	adds	r3, r3, r1
20007118:	68d4      	ldr	r4, [r2, #12]
2000711a:	6891      	ldr	r1, [r2, #8]
2000711c:	60a1      	str	r1, [r4, #8]
2000711e:	60cc      	str	r4, [r1, #12]
20007120:	f64a 4134 	movw	r1, #44084	; 0xac34
20007124:	6082      	str	r2, [r0, #8]
20007126:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000712a:	f043 0001 	orr.w	r0, r3, #1
2000712e:	6050      	str	r0, [r2, #4]
20007130:	680a      	ldr	r2, [r1, #0]
20007132:	4293      	cmp	r3, r2
20007134:	d3b2      	bcc.n	2000709c <_free_r+0xf4>
20007136:	f64a 4344 	movw	r3, #44100	; 0xac44
2000713a:	4628      	mov	r0, r5
2000713c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007140:	6819      	ldr	r1, [r3, #0]
20007142:	f7ff fedd 	bl	20006f00 <_malloc_trim_r>
20007146:	e7a9      	b.n	2000709c <_free_r+0xf4>
20007148:	2601      	movs	r6, #1
2000714a:	e74d      	b.n	20006fe8 <_free_r+0x40>
2000714c:	2601      	movs	r6, #1
2000714e:	6844      	ldr	r4, [r0, #4]
20007150:	ea4f 0cac 	mov.w	ip, ip, asr #2
20007154:	460b      	mov	r3, r1
20007156:	fa06 fc0c 	lsl.w	ip, r6, ip
2000715a:	ea44 040c 	orr.w	r4, r4, ip
2000715e:	6044      	str	r4, [r0, #4]
20007160:	e798      	b.n	20007094 <_free_r+0xec>
20007162:	bf00      	nop
20007164:	2000a830 	.word	0x2000a830

20007168 <__sfvwrite_r>:
20007168:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000716c:	6893      	ldr	r3, [r2, #8]
2000716e:	b085      	sub	sp, #20
20007170:	4690      	mov	r8, r2
20007172:	460c      	mov	r4, r1
20007174:	9003      	str	r0, [sp, #12]
20007176:	2b00      	cmp	r3, #0
20007178:	d064      	beq.n	20007244 <__sfvwrite_r+0xdc>
2000717a:	8988      	ldrh	r0, [r1, #12]
2000717c:	fa1f fa80 	uxth.w	sl, r0
20007180:	f01a 0f08 	tst.w	sl, #8
20007184:	f000 80a0 	beq.w	200072c8 <__sfvwrite_r+0x160>
20007188:	690b      	ldr	r3, [r1, #16]
2000718a:	2b00      	cmp	r3, #0
2000718c:	f000 809c 	beq.w	200072c8 <__sfvwrite_r+0x160>
20007190:	f01a 0b02 	ands.w	fp, sl, #2
20007194:	f8d8 5000 	ldr.w	r5, [r8]
20007198:	bf1c      	itt	ne
2000719a:	f04f 0a00 	movne.w	sl, #0
2000719e:	4657      	movne	r7, sl
200071a0:	d136      	bne.n	20007210 <__sfvwrite_r+0xa8>
200071a2:	f01a 0a01 	ands.w	sl, sl, #1
200071a6:	bf1d      	ittte	ne
200071a8:	46dc      	movne	ip, fp
200071aa:	46d9      	movne	r9, fp
200071ac:	465f      	movne	r7, fp
200071ae:	4656      	moveq	r6, sl
200071b0:	d152      	bne.n	20007258 <__sfvwrite_r+0xf0>
200071b2:	b326      	cbz	r6, 200071fe <__sfvwrite_r+0x96>
200071b4:	b280      	uxth	r0, r0
200071b6:	68a7      	ldr	r7, [r4, #8]
200071b8:	f410 7f00 	tst.w	r0, #512	; 0x200
200071bc:	f000 808f 	beq.w	200072de <__sfvwrite_r+0x176>
200071c0:	42be      	cmp	r6, r7
200071c2:	46bb      	mov	fp, r7
200071c4:	f080 80a7 	bcs.w	20007316 <__sfvwrite_r+0x1ae>
200071c8:	6820      	ldr	r0, [r4, #0]
200071ca:	4637      	mov	r7, r6
200071cc:	46b3      	mov	fp, r6
200071ce:	465a      	mov	r2, fp
200071d0:	4651      	mov	r1, sl
200071d2:	f000 fe3f 	bl	20007e54 <memmove>
200071d6:	68a2      	ldr	r2, [r4, #8]
200071d8:	6823      	ldr	r3, [r4, #0]
200071da:	46b1      	mov	r9, r6
200071dc:	1bd7      	subs	r7, r2, r7
200071de:	60a7      	str	r7, [r4, #8]
200071e0:	4637      	mov	r7, r6
200071e2:	445b      	add	r3, fp
200071e4:	6023      	str	r3, [r4, #0]
200071e6:	f8d8 3008 	ldr.w	r3, [r8, #8]
200071ea:	ebc9 0606 	rsb	r6, r9, r6
200071ee:	44ca      	add	sl, r9
200071f0:	1bdf      	subs	r7, r3, r7
200071f2:	f8c8 7008 	str.w	r7, [r8, #8]
200071f6:	b32f      	cbz	r7, 20007244 <__sfvwrite_r+0xdc>
200071f8:	89a0      	ldrh	r0, [r4, #12]
200071fa:	2e00      	cmp	r6, #0
200071fc:	d1da      	bne.n	200071b4 <__sfvwrite_r+0x4c>
200071fe:	f8d5 a000 	ldr.w	sl, [r5]
20007202:	686e      	ldr	r6, [r5, #4]
20007204:	3508      	adds	r5, #8
20007206:	e7d4      	b.n	200071b2 <__sfvwrite_r+0x4a>
20007208:	f8d5 a000 	ldr.w	sl, [r5]
2000720c:	686f      	ldr	r7, [r5, #4]
2000720e:	3508      	adds	r5, #8
20007210:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
20007214:	bf34      	ite	cc
20007216:	463b      	movcc	r3, r7
20007218:	f44f 6380 	movcs.w	r3, #1024	; 0x400
2000721c:	4652      	mov	r2, sl
2000721e:	9803      	ldr	r0, [sp, #12]
20007220:	2f00      	cmp	r7, #0
20007222:	d0f1      	beq.n	20007208 <__sfvwrite_r+0xa0>
20007224:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20007226:	6a21      	ldr	r1, [r4, #32]
20007228:	47b0      	blx	r6
2000722a:	2800      	cmp	r0, #0
2000722c:	4482      	add	sl, r0
2000722e:	ebc0 0707 	rsb	r7, r0, r7
20007232:	f340 80ec 	ble.w	2000740e <__sfvwrite_r+0x2a6>
20007236:	f8d8 3008 	ldr.w	r3, [r8, #8]
2000723a:	1a18      	subs	r0, r3, r0
2000723c:	f8c8 0008 	str.w	r0, [r8, #8]
20007240:	2800      	cmp	r0, #0
20007242:	d1e5      	bne.n	20007210 <__sfvwrite_r+0xa8>
20007244:	2000      	movs	r0, #0
20007246:	b005      	add	sp, #20
20007248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000724c:	f8d5 9000 	ldr.w	r9, [r5]
20007250:	f04f 0c00 	mov.w	ip, #0
20007254:	686f      	ldr	r7, [r5, #4]
20007256:	3508      	adds	r5, #8
20007258:	2f00      	cmp	r7, #0
2000725a:	d0f7      	beq.n	2000724c <__sfvwrite_r+0xe4>
2000725c:	f1bc 0f00 	cmp.w	ip, #0
20007260:	f000 80b5 	beq.w	200073ce <__sfvwrite_r+0x266>
20007264:	6963      	ldr	r3, [r4, #20]
20007266:	45bb      	cmp	fp, r7
20007268:	bf34      	ite	cc
2000726a:	46da      	movcc	sl, fp
2000726c:	46ba      	movcs	sl, r7
2000726e:	68a6      	ldr	r6, [r4, #8]
20007270:	6820      	ldr	r0, [r4, #0]
20007272:	6922      	ldr	r2, [r4, #16]
20007274:	199e      	adds	r6, r3, r6
20007276:	4290      	cmp	r0, r2
20007278:	bf94      	ite	ls
2000727a:	2200      	movls	r2, #0
2000727c:	2201      	movhi	r2, #1
2000727e:	45b2      	cmp	sl, r6
20007280:	bfd4      	ite	le
20007282:	2200      	movle	r2, #0
20007284:	f002 0201 	andgt.w	r2, r2, #1
20007288:	2a00      	cmp	r2, #0
2000728a:	f040 80ae 	bne.w	200073ea <__sfvwrite_r+0x282>
2000728e:	459a      	cmp	sl, r3
20007290:	f2c0 8082 	blt.w	20007398 <__sfvwrite_r+0x230>
20007294:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20007296:	464a      	mov	r2, r9
20007298:	f8cd c004 	str.w	ip, [sp, #4]
2000729c:	9803      	ldr	r0, [sp, #12]
2000729e:	6a21      	ldr	r1, [r4, #32]
200072a0:	47b0      	blx	r6
200072a2:	f8dd c004 	ldr.w	ip, [sp, #4]
200072a6:	1e06      	subs	r6, r0, #0
200072a8:	f340 80b1 	ble.w	2000740e <__sfvwrite_r+0x2a6>
200072ac:	ebbb 0b06 	subs.w	fp, fp, r6
200072b0:	f000 8086 	beq.w	200073c0 <__sfvwrite_r+0x258>
200072b4:	f8d8 3008 	ldr.w	r3, [r8, #8]
200072b8:	44b1      	add	r9, r6
200072ba:	1bbf      	subs	r7, r7, r6
200072bc:	1b9e      	subs	r6, r3, r6
200072be:	f8c8 6008 	str.w	r6, [r8, #8]
200072c2:	2e00      	cmp	r6, #0
200072c4:	d1c8      	bne.n	20007258 <__sfvwrite_r+0xf0>
200072c6:	e7bd      	b.n	20007244 <__sfvwrite_r+0xdc>
200072c8:	9803      	ldr	r0, [sp, #12]
200072ca:	4621      	mov	r1, r4
200072cc:	f7fe fc18 	bl	20005b00 <__swsetup_r>
200072d0:	2800      	cmp	r0, #0
200072d2:	f040 80d4 	bne.w	2000747e <__sfvwrite_r+0x316>
200072d6:	89a0      	ldrh	r0, [r4, #12]
200072d8:	fa1f fa80 	uxth.w	sl, r0
200072dc:	e758      	b.n	20007190 <__sfvwrite_r+0x28>
200072de:	6820      	ldr	r0, [r4, #0]
200072e0:	46b9      	mov	r9, r7
200072e2:	6923      	ldr	r3, [r4, #16]
200072e4:	4298      	cmp	r0, r3
200072e6:	bf94      	ite	ls
200072e8:	2300      	movls	r3, #0
200072ea:	2301      	movhi	r3, #1
200072ec:	42b7      	cmp	r7, r6
200072ee:	bf2c      	ite	cs
200072f0:	2300      	movcs	r3, #0
200072f2:	f003 0301 	andcc.w	r3, r3, #1
200072f6:	2b00      	cmp	r3, #0
200072f8:	f040 809d 	bne.w	20007436 <__sfvwrite_r+0x2ce>
200072fc:	6963      	ldr	r3, [r4, #20]
200072fe:	429e      	cmp	r6, r3
20007300:	f0c0 808c 	bcc.w	2000741c <__sfvwrite_r+0x2b4>
20007304:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20007306:	4652      	mov	r2, sl
20007308:	9803      	ldr	r0, [sp, #12]
2000730a:	6a21      	ldr	r1, [r4, #32]
2000730c:	47b8      	blx	r7
2000730e:	1e07      	subs	r7, r0, #0
20007310:	dd7d      	ble.n	2000740e <__sfvwrite_r+0x2a6>
20007312:	46b9      	mov	r9, r7
20007314:	e767      	b.n	200071e6 <__sfvwrite_r+0x7e>
20007316:	f410 6f90 	tst.w	r0, #1152	; 0x480
2000731a:	bf08      	it	eq
2000731c:	6820      	ldreq	r0, [r4, #0]
2000731e:	f43f af56 	beq.w	200071ce <__sfvwrite_r+0x66>
20007322:	6962      	ldr	r2, [r4, #20]
20007324:	6921      	ldr	r1, [r4, #16]
20007326:	6823      	ldr	r3, [r4, #0]
20007328:	eb02 0942 	add.w	r9, r2, r2, lsl #1
2000732c:	1a5b      	subs	r3, r3, r1
2000732e:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
20007332:	f103 0c01 	add.w	ip, r3, #1
20007336:	44b4      	add	ip, r6
20007338:	ea4f 0969 	mov.w	r9, r9, asr #1
2000733c:	45e1      	cmp	r9, ip
2000733e:	464a      	mov	r2, r9
20007340:	bf3c      	itt	cc
20007342:	46e1      	movcc	r9, ip
20007344:	464a      	movcc	r2, r9
20007346:	f410 6f80 	tst.w	r0, #1024	; 0x400
2000734a:	f000 8083 	beq.w	20007454 <__sfvwrite_r+0x2ec>
2000734e:	4611      	mov	r1, r2
20007350:	9803      	ldr	r0, [sp, #12]
20007352:	9302      	str	r3, [sp, #8]
20007354:	f000 f9aa 	bl	200076ac <_malloc_r>
20007358:	9b02      	ldr	r3, [sp, #8]
2000735a:	2800      	cmp	r0, #0
2000735c:	f000 8099 	beq.w	20007492 <__sfvwrite_r+0x32a>
20007360:	461a      	mov	r2, r3
20007362:	6921      	ldr	r1, [r4, #16]
20007364:	9302      	str	r3, [sp, #8]
20007366:	9001      	str	r0, [sp, #4]
20007368:	f000 fcac 	bl	20007cc4 <memcpy>
2000736c:	89a2      	ldrh	r2, [r4, #12]
2000736e:	9b02      	ldr	r3, [sp, #8]
20007370:	f8dd c004 	ldr.w	ip, [sp, #4]
20007374:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
20007378:	f042 0280 	orr.w	r2, r2, #128	; 0x80
2000737c:	81a2      	strh	r2, [r4, #12]
2000737e:	ebc3 0209 	rsb	r2, r3, r9
20007382:	eb0c 0003 	add.w	r0, ip, r3
20007386:	4637      	mov	r7, r6
20007388:	46b3      	mov	fp, r6
2000738a:	60a2      	str	r2, [r4, #8]
2000738c:	f8c4 c010 	str.w	ip, [r4, #16]
20007390:	6020      	str	r0, [r4, #0]
20007392:	f8c4 9014 	str.w	r9, [r4, #20]
20007396:	e71a      	b.n	200071ce <__sfvwrite_r+0x66>
20007398:	4652      	mov	r2, sl
2000739a:	4649      	mov	r1, r9
2000739c:	4656      	mov	r6, sl
2000739e:	f8cd c004 	str.w	ip, [sp, #4]
200073a2:	f000 fd57 	bl	20007e54 <memmove>
200073a6:	68a2      	ldr	r2, [r4, #8]
200073a8:	6823      	ldr	r3, [r4, #0]
200073aa:	ebbb 0b06 	subs.w	fp, fp, r6
200073ae:	ebca 0202 	rsb	r2, sl, r2
200073b2:	f8dd c004 	ldr.w	ip, [sp, #4]
200073b6:	4453      	add	r3, sl
200073b8:	60a2      	str	r2, [r4, #8]
200073ba:	6023      	str	r3, [r4, #0]
200073bc:	f47f af7a 	bne.w	200072b4 <__sfvwrite_r+0x14c>
200073c0:	9803      	ldr	r0, [sp, #12]
200073c2:	4621      	mov	r1, r4
200073c4:	f7ff fbfc 	bl	20006bc0 <_fflush_r>
200073c8:	bb08      	cbnz	r0, 2000740e <__sfvwrite_r+0x2a6>
200073ca:	46dc      	mov	ip, fp
200073cc:	e772      	b.n	200072b4 <__sfvwrite_r+0x14c>
200073ce:	4648      	mov	r0, r9
200073d0:	210a      	movs	r1, #10
200073d2:	463a      	mov	r2, r7
200073d4:	f000 fc3c 	bl	20007c50 <memchr>
200073d8:	2800      	cmp	r0, #0
200073da:	d04b      	beq.n	20007474 <__sfvwrite_r+0x30c>
200073dc:	f100 0b01 	add.w	fp, r0, #1
200073e0:	f04f 0c01 	mov.w	ip, #1
200073e4:	ebc9 0b0b 	rsb	fp, r9, fp
200073e8:	e73c      	b.n	20007264 <__sfvwrite_r+0xfc>
200073ea:	4649      	mov	r1, r9
200073ec:	4632      	mov	r2, r6
200073ee:	f8cd c004 	str.w	ip, [sp, #4]
200073f2:	f000 fd2f 	bl	20007e54 <memmove>
200073f6:	6823      	ldr	r3, [r4, #0]
200073f8:	4621      	mov	r1, r4
200073fa:	9803      	ldr	r0, [sp, #12]
200073fc:	199b      	adds	r3, r3, r6
200073fe:	6023      	str	r3, [r4, #0]
20007400:	f7ff fbde 	bl	20006bc0 <_fflush_r>
20007404:	f8dd c004 	ldr.w	ip, [sp, #4]
20007408:	2800      	cmp	r0, #0
2000740a:	f43f af4f 	beq.w	200072ac <__sfvwrite_r+0x144>
2000740e:	89a3      	ldrh	r3, [r4, #12]
20007410:	f04f 30ff 	mov.w	r0, #4294967295
20007414:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20007418:	81a3      	strh	r3, [r4, #12]
2000741a:	e714      	b.n	20007246 <__sfvwrite_r+0xde>
2000741c:	4632      	mov	r2, r6
2000741e:	4651      	mov	r1, sl
20007420:	f000 fd18 	bl	20007e54 <memmove>
20007424:	68a2      	ldr	r2, [r4, #8]
20007426:	6823      	ldr	r3, [r4, #0]
20007428:	4637      	mov	r7, r6
2000742a:	1b92      	subs	r2, r2, r6
2000742c:	46b1      	mov	r9, r6
2000742e:	199b      	adds	r3, r3, r6
20007430:	60a2      	str	r2, [r4, #8]
20007432:	6023      	str	r3, [r4, #0]
20007434:	e6d7      	b.n	200071e6 <__sfvwrite_r+0x7e>
20007436:	4651      	mov	r1, sl
20007438:	463a      	mov	r2, r7
2000743a:	f000 fd0b 	bl	20007e54 <memmove>
2000743e:	6823      	ldr	r3, [r4, #0]
20007440:	9803      	ldr	r0, [sp, #12]
20007442:	4621      	mov	r1, r4
20007444:	19db      	adds	r3, r3, r7
20007446:	6023      	str	r3, [r4, #0]
20007448:	f7ff fbba 	bl	20006bc0 <_fflush_r>
2000744c:	2800      	cmp	r0, #0
2000744e:	f43f aeca 	beq.w	200071e6 <__sfvwrite_r+0x7e>
20007452:	e7dc      	b.n	2000740e <__sfvwrite_r+0x2a6>
20007454:	9803      	ldr	r0, [sp, #12]
20007456:	9302      	str	r3, [sp, #8]
20007458:	f001 fa08 	bl	2000886c <_realloc_r>
2000745c:	9b02      	ldr	r3, [sp, #8]
2000745e:	4684      	mov	ip, r0
20007460:	2800      	cmp	r0, #0
20007462:	d18c      	bne.n	2000737e <__sfvwrite_r+0x216>
20007464:	6921      	ldr	r1, [r4, #16]
20007466:	9803      	ldr	r0, [sp, #12]
20007468:	f7ff fd9e 	bl	20006fa8 <_free_r>
2000746c:	9903      	ldr	r1, [sp, #12]
2000746e:	230c      	movs	r3, #12
20007470:	600b      	str	r3, [r1, #0]
20007472:	e7cc      	b.n	2000740e <__sfvwrite_r+0x2a6>
20007474:	f107 0b01 	add.w	fp, r7, #1
20007478:	f04f 0c01 	mov.w	ip, #1
2000747c:	e6f2      	b.n	20007264 <__sfvwrite_r+0xfc>
2000747e:	9903      	ldr	r1, [sp, #12]
20007480:	2209      	movs	r2, #9
20007482:	89a3      	ldrh	r3, [r4, #12]
20007484:	f04f 30ff 	mov.w	r0, #4294967295
20007488:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000748c:	600a      	str	r2, [r1, #0]
2000748e:	81a3      	strh	r3, [r4, #12]
20007490:	e6d9      	b.n	20007246 <__sfvwrite_r+0xde>
20007492:	9a03      	ldr	r2, [sp, #12]
20007494:	230c      	movs	r3, #12
20007496:	6013      	str	r3, [r2, #0]
20007498:	e7b9      	b.n	2000740e <__sfvwrite_r+0x2a6>
2000749a:	bf00      	nop

2000749c <_fwalk_reent>:
2000749c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
200074a0:	4607      	mov	r7, r0
200074a2:	468a      	mov	sl, r1
200074a4:	f7ff fc48 	bl	20006d38 <__sfp_lock_acquire>
200074a8:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
200074ac:	bf08      	it	eq
200074ae:	46b0      	moveq	r8, r6
200074b0:	d018      	beq.n	200074e4 <_fwalk_reent+0x48>
200074b2:	f04f 0800 	mov.w	r8, #0
200074b6:	6875      	ldr	r5, [r6, #4]
200074b8:	68b4      	ldr	r4, [r6, #8]
200074ba:	3d01      	subs	r5, #1
200074bc:	d40f      	bmi.n	200074de <_fwalk_reent+0x42>
200074be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
200074c2:	b14b      	cbz	r3, 200074d8 <_fwalk_reent+0x3c>
200074c4:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
200074c8:	4621      	mov	r1, r4
200074ca:	4638      	mov	r0, r7
200074cc:	f1b3 3fff 	cmp.w	r3, #4294967295
200074d0:	d002      	beq.n	200074d8 <_fwalk_reent+0x3c>
200074d2:	47d0      	blx	sl
200074d4:	ea48 0800 	orr.w	r8, r8, r0
200074d8:	3468      	adds	r4, #104	; 0x68
200074da:	3d01      	subs	r5, #1
200074dc:	d5ef      	bpl.n	200074be <_fwalk_reent+0x22>
200074de:	6836      	ldr	r6, [r6, #0]
200074e0:	2e00      	cmp	r6, #0
200074e2:	d1e8      	bne.n	200074b6 <_fwalk_reent+0x1a>
200074e4:	f7ff fc2a 	bl	20006d3c <__sfp_lock_release>
200074e8:	4640      	mov	r0, r8
200074ea:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
200074ee:	bf00      	nop

200074f0 <_fwalk>:
200074f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200074f4:	4606      	mov	r6, r0
200074f6:	4688      	mov	r8, r1
200074f8:	f7ff fc1e 	bl	20006d38 <__sfp_lock_acquire>
200074fc:	36d8      	adds	r6, #216	; 0xd8
200074fe:	bf08      	it	eq
20007500:	4637      	moveq	r7, r6
20007502:	d015      	beq.n	20007530 <_fwalk+0x40>
20007504:	2700      	movs	r7, #0
20007506:	6875      	ldr	r5, [r6, #4]
20007508:	68b4      	ldr	r4, [r6, #8]
2000750a:	3d01      	subs	r5, #1
2000750c:	d40d      	bmi.n	2000752a <_fwalk+0x3a>
2000750e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
20007512:	b13b      	cbz	r3, 20007524 <_fwalk+0x34>
20007514:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20007518:	4620      	mov	r0, r4
2000751a:	f1b3 3fff 	cmp.w	r3, #4294967295
2000751e:	d001      	beq.n	20007524 <_fwalk+0x34>
20007520:	47c0      	blx	r8
20007522:	4307      	orrs	r7, r0
20007524:	3468      	adds	r4, #104	; 0x68
20007526:	3d01      	subs	r5, #1
20007528:	d5f1      	bpl.n	2000750e <_fwalk+0x1e>
2000752a:	6836      	ldr	r6, [r6, #0]
2000752c:	2e00      	cmp	r6, #0
2000752e:	d1ea      	bne.n	20007506 <_fwalk+0x16>
20007530:	f7ff fc04 	bl	20006d3c <__sfp_lock_release>
20007534:	4638      	mov	r0, r7
20007536:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000753a:	bf00      	nop

2000753c <__locale_charset>:
2000753c:	f24a 537c 	movw	r3, #42364	; 0xa57c
20007540:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007544:	6818      	ldr	r0, [r3, #0]
20007546:	4770      	bx	lr

20007548 <_localeconv_r>:
20007548:	4800      	ldr	r0, [pc, #0]	; (2000754c <_localeconv_r+0x4>)
2000754a:	4770      	bx	lr
2000754c:	2000a580 	.word	0x2000a580

20007550 <localeconv>:
20007550:	4800      	ldr	r0, [pc, #0]	; (20007554 <localeconv+0x4>)
20007552:	4770      	bx	lr
20007554:	2000a580 	.word	0x2000a580

20007558 <_setlocale_r>:
20007558:	b570      	push	{r4, r5, r6, lr}
2000755a:	4605      	mov	r5, r0
2000755c:	460e      	mov	r6, r1
2000755e:	4614      	mov	r4, r2
20007560:	b172      	cbz	r2, 20007580 <_setlocale_r+0x28>
20007562:	f24a 41a0 	movw	r1, #42144	; 0xa4a0
20007566:	4610      	mov	r0, r2
20007568:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000756c:	f001 fbd4 	bl	20008d18 <strcmp>
20007570:	b958      	cbnz	r0, 2000758a <_setlocale_r+0x32>
20007572:	f24a 40a0 	movw	r0, #42144	; 0xa4a0
20007576:	622c      	str	r4, [r5, #32]
20007578:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000757c:	61ee      	str	r6, [r5, #28]
2000757e:	bd70      	pop	{r4, r5, r6, pc}
20007580:	f24a 40a0 	movw	r0, #42144	; 0xa4a0
20007584:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007588:	bd70      	pop	{r4, r5, r6, pc}
2000758a:	f24a 41d8 	movw	r1, #42200	; 0xa4d8
2000758e:	4620      	mov	r0, r4
20007590:	f2c2 0100 	movt	r1, #8192	; 0x2000
20007594:	f001 fbc0 	bl	20008d18 <strcmp>
20007598:	2800      	cmp	r0, #0
2000759a:	d0ea      	beq.n	20007572 <_setlocale_r+0x1a>
2000759c:	2000      	movs	r0, #0
2000759e:	bd70      	pop	{r4, r5, r6, pc}

200075a0 <setlocale>:
200075a0:	f24a 7334 	movw	r3, #42804	; 0xa734
200075a4:	460a      	mov	r2, r1
200075a6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200075aa:	4601      	mov	r1, r0
200075ac:	6818      	ldr	r0, [r3, #0]
200075ae:	e7d3      	b.n	20007558 <_setlocale_r>

200075b0 <__smakebuf_r>:
200075b0:	898b      	ldrh	r3, [r1, #12]
200075b2:	b5f0      	push	{r4, r5, r6, r7, lr}
200075b4:	460c      	mov	r4, r1
200075b6:	b29a      	uxth	r2, r3
200075b8:	b091      	sub	sp, #68	; 0x44
200075ba:	f012 0f02 	tst.w	r2, #2
200075be:	4605      	mov	r5, r0
200075c0:	d141      	bne.n	20007646 <__smakebuf_r+0x96>
200075c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200075c6:	2900      	cmp	r1, #0
200075c8:	db18      	blt.n	200075fc <__smakebuf_r+0x4c>
200075ca:	aa01      	add	r2, sp, #4
200075cc:	f001 fd3a 	bl	20009044 <_fstat_r>
200075d0:	2800      	cmp	r0, #0
200075d2:	db11      	blt.n	200075f8 <__smakebuf_r+0x48>
200075d4:	9b02      	ldr	r3, [sp, #8]
200075d6:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
200075da:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
200075de:	bf14      	ite	ne
200075e0:	2700      	movne	r7, #0
200075e2:	2701      	moveq	r7, #1
200075e4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
200075e8:	d040      	beq.n	2000766c <__smakebuf_r+0xbc>
200075ea:	89a3      	ldrh	r3, [r4, #12]
200075ec:	f44f 6680 	mov.w	r6, #1024	; 0x400
200075f0:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
200075f4:	81a3      	strh	r3, [r4, #12]
200075f6:	e00b      	b.n	20007610 <__smakebuf_r+0x60>
200075f8:	89a3      	ldrh	r3, [r4, #12]
200075fa:	b29a      	uxth	r2, r3
200075fc:	f012 0f80 	tst.w	r2, #128	; 0x80
20007600:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20007604:	bf0c      	ite	eq
20007606:	f44f 6680 	moveq.w	r6, #1024	; 0x400
2000760a:	2640      	movne	r6, #64	; 0x40
2000760c:	2700      	movs	r7, #0
2000760e:	81a3      	strh	r3, [r4, #12]
20007610:	4628      	mov	r0, r5
20007612:	4631      	mov	r1, r6
20007614:	f000 f84a 	bl	200076ac <_malloc_r>
20007618:	b170      	cbz	r0, 20007638 <__smakebuf_r+0x88>
2000761a:	89a1      	ldrh	r1, [r4, #12]
2000761c:	f646 5281 	movw	r2, #28033	; 0x6d81
20007620:	f2c2 0200 	movt	r2, #8192	; 0x2000
20007624:	6120      	str	r0, [r4, #16]
20007626:	f041 0180 	orr.w	r1, r1, #128	; 0x80
2000762a:	6166      	str	r6, [r4, #20]
2000762c:	62aa      	str	r2, [r5, #40]	; 0x28
2000762e:	81a1      	strh	r1, [r4, #12]
20007630:	6020      	str	r0, [r4, #0]
20007632:	b97f      	cbnz	r7, 20007654 <__smakebuf_r+0xa4>
20007634:	b011      	add	sp, #68	; 0x44
20007636:	bdf0      	pop	{r4, r5, r6, r7, pc}
20007638:	89a3      	ldrh	r3, [r4, #12]
2000763a:	f413 7f00 	tst.w	r3, #512	; 0x200
2000763e:	d1f9      	bne.n	20007634 <__smakebuf_r+0x84>
20007640:	f043 0302 	orr.w	r3, r3, #2
20007644:	81a3      	strh	r3, [r4, #12]
20007646:	f104 0347 	add.w	r3, r4, #71	; 0x47
2000764a:	6123      	str	r3, [r4, #16]
2000764c:	6023      	str	r3, [r4, #0]
2000764e:	2301      	movs	r3, #1
20007650:	6163      	str	r3, [r4, #20]
20007652:	e7ef      	b.n	20007634 <__smakebuf_r+0x84>
20007654:	4628      	mov	r0, r5
20007656:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
2000765a:	f001 fd09 	bl	20009070 <_isatty_r>
2000765e:	2800      	cmp	r0, #0
20007660:	d0e8      	beq.n	20007634 <__smakebuf_r+0x84>
20007662:	89a3      	ldrh	r3, [r4, #12]
20007664:	f043 0301 	orr.w	r3, r3, #1
20007668:	81a3      	strh	r3, [r4, #12]
2000766a:	e7e3      	b.n	20007634 <__smakebuf_r+0x84>
2000766c:	f648 4391 	movw	r3, #35985	; 0x8c91
20007670:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
20007672:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007676:	429a      	cmp	r2, r3
20007678:	d1b7      	bne.n	200075ea <__smakebuf_r+0x3a>
2000767a:	89a2      	ldrh	r2, [r4, #12]
2000767c:	f44f 6380 	mov.w	r3, #1024	; 0x400
20007680:	461e      	mov	r6, r3
20007682:	6523      	str	r3, [r4, #80]	; 0x50
20007684:	ea42 0303 	orr.w	r3, r2, r3
20007688:	81a3      	strh	r3, [r4, #12]
2000768a:	e7c1      	b.n	20007610 <__smakebuf_r+0x60>

2000768c <free>:
2000768c:	f24a 7334 	movw	r3, #42804	; 0xa734
20007690:	4601      	mov	r1, r0
20007692:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007696:	6818      	ldr	r0, [r3, #0]
20007698:	f7ff bc86 	b.w	20006fa8 <_free_r>

2000769c <malloc>:
2000769c:	f24a 7334 	movw	r3, #42804	; 0xa734
200076a0:	4601      	mov	r1, r0
200076a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200076a6:	6818      	ldr	r0, [r3, #0]
200076a8:	f000 b800 	b.w	200076ac <_malloc_r>

200076ac <_malloc_r>:
200076ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200076b0:	f101 040b 	add.w	r4, r1, #11
200076b4:	2c16      	cmp	r4, #22
200076b6:	b083      	sub	sp, #12
200076b8:	4606      	mov	r6, r0
200076ba:	d82f      	bhi.n	2000771c <_malloc_r+0x70>
200076bc:	2300      	movs	r3, #0
200076be:	2410      	movs	r4, #16
200076c0:	428c      	cmp	r4, r1
200076c2:	bf2c      	ite	cs
200076c4:	4619      	movcs	r1, r3
200076c6:	f043 0101 	orrcc.w	r1, r3, #1
200076ca:	2900      	cmp	r1, #0
200076cc:	d130      	bne.n	20007730 <_malloc_r+0x84>
200076ce:	4630      	mov	r0, r6
200076d0:	f000 fc1c 	bl	20007f0c <__malloc_lock>
200076d4:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
200076d8:	d22e      	bcs.n	20007738 <_malloc_r+0x8c>
200076da:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
200076de:	f64a 0528 	movw	r5, #43048	; 0xa828
200076e2:	f2c2 0500 	movt	r5, #8192	; 0x2000
200076e6:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
200076ea:	68d3      	ldr	r3, [r2, #12]
200076ec:	4293      	cmp	r3, r2
200076ee:	f000 8206 	beq.w	20007afe <_malloc_r+0x452>
200076f2:	685a      	ldr	r2, [r3, #4]
200076f4:	f103 0508 	add.w	r5, r3, #8
200076f8:	68d9      	ldr	r1, [r3, #12]
200076fa:	4630      	mov	r0, r6
200076fc:	f022 0c03 	bic.w	ip, r2, #3
20007700:	689a      	ldr	r2, [r3, #8]
20007702:	4463      	add	r3, ip
20007704:	685c      	ldr	r4, [r3, #4]
20007706:	608a      	str	r2, [r1, #8]
20007708:	f044 0401 	orr.w	r4, r4, #1
2000770c:	60d1      	str	r1, [r2, #12]
2000770e:	605c      	str	r4, [r3, #4]
20007710:	f000 fbfe 	bl	20007f10 <__malloc_unlock>
20007714:	4628      	mov	r0, r5
20007716:	b003      	add	sp, #12
20007718:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000771c:	f024 0407 	bic.w	r4, r4, #7
20007720:	0fe3      	lsrs	r3, r4, #31
20007722:	428c      	cmp	r4, r1
20007724:	bf2c      	ite	cs
20007726:	4619      	movcs	r1, r3
20007728:	f043 0101 	orrcc.w	r1, r3, #1
2000772c:	2900      	cmp	r1, #0
2000772e:	d0ce      	beq.n	200076ce <_malloc_r+0x22>
20007730:	230c      	movs	r3, #12
20007732:	2500      	movs	r5, #0
20007734:	6033      	str	r3, [r6, #0]
20007736:	e7ed      	b.n	20007714 <_malloc_r+0x68>
20007738:	ea5f 2e54 	movs.w	lr, r4, lsr #9
2000773c:	bf04      	itt	eq
2000773e:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
20007742:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
20007746:	f040 8090 	bne.w	2000786a <_malloc_r+0x1be>
2000774a:	f64a 0528 	movw	r5, #43048	; 0xa828
2000774e:	f2c2 0500 	movt	r5, #8192	; 0x2000
20007752:	1828      	adds	r0, r5, r0
20007754:	68c3      	ldr	r3, [r0, #12]
20007756:	4298      	cmp	r0, r3
20007758:	d106      	bne.n	20007768 <_malloc_r+0xbc>
2000775a:	e00d      	b.n	20007778 <_malloc_r+0xcc>
2000775c:	2a00      	cmp	r2, #0
2000775e:	f280 816f 	bge.w	20007a40 <_malloc_r+0x394>
20007762:	68db      	ldr	r3, [r3, #12]
20007764:	4298      	cmp	r0, r3
20007766:	d007      	beq.n	20007778 <_malloc_r+0xcc>
20007768:	6859      	ldr	r1, [r3, #4]
2000776a:	f021 0103 	bic.w	r1, r1, #3
2000776e:	1b0a      	subs	r2, r1, r4
20007770:	2a0f      	cmp	r2, #15
20007772:	ddf3      	ble.n	2000775c <_malloc_r+0xb0>
20007774:	f10e 3eff 	add.w	lr, lr, #4294967295
20007778:	f10e 0e01 	add.w	lr, lr, #1
2000777c:	f64a 0728 	movw	r7, #43048	; 0xa828
20007780:	f2c2 0700 	movt	r7, #8192	; 0x2000
20007784:	f107 0108 	add.w	r1, r7, #8
20007788:	688b      	ldr	r3, [r1, #8]
2000778a:	4299      	cmp	r1, r3
2000778c:	bf08      	it	eq
2000778e:	687a      	ldreq	r2, [r7, #4]
20007790:	d026      	beq.n	200077e0 <_malloc_r+0x134>
20007792:	685a      	ldr	r2, [r3, #4]
20007794:	f022 0c03 	bic.w	ip, r2, #3
20007798:	ebc4 020c 	rsb	r2, r4, ip
2000779c:	2a0f      	cmp	r2, #15
2000779e:	f300 8194 	bgt.w	20007aca <_malloc_r+0x41e>
200077a2:	2a00      	cmp	r2, #0
200077a4:	60c9      	str	r1, [r1, #12]
200077a6:	6089      	str	r1, [r1, #8]
200077a8:	f280 8099 	bge.w	200078de <_malloc_r+0x232>
200077ac:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
200077b0:	f080 8165 	bcs.w	20007a7e <_malloc_r+0x3d2>
200077b4:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
200077b8:	f04f 0a01 	mov.w	sl, #1
200077bc:	687a      	ldr	r2, [r7, #4]
200077be:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
200077c2:	ea4f 0cac 	mov.w	ip, ip, asr #2
200077c6:	fa0a fc0c 	lsl.w	ip, sl, ip
200077ca:	60d8      	str	r0, [r3, #12]
200077cc:	f8d0 8008 	ldr.w	r8, [r0, #8]
200077d0:	ea4c 0202 	orr.w	r2, ip, r2
200077d4:	607a      	str	r2, [r7, #4]
200077d6:	f8c3 8008 	str.w	r8, [r3, #8]
200077da:	f8c8 300c 	str.w	r3, [r8, #12]
200077de:	6083      	str	r3, [r0, #8]
200077e0:	f04f 0c01 	mov.w	ip, #1
200077e4:	ea4f 03ae 	mov.w	r3, lr, asr #2
200077e8:	fa0c fc03 	lsl.w	ip, ip, r3
200077ec:	4594      	cmp	ip, r2
200077ee:	f200 8082 	bhi.w	200078f6 <_malloc_r+0x24a>
200077f2:	ea12 0f0c 	tst.w	r2, ip
200077f6:	d108      	bne.n	2000780a <_malloc_r+0x15e>
200077f8:	f02e 0e03 	bic.w	lr, lr, #3
200077fc:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20007800:	f10e 0e04 	add.w	lr, lr, #4
20007804:	ea12 0f0c 	tst.w	r2, ip
20007808:	d0f8      	beq.n	200077fc <_malloc_r+0x150>
2000780a:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
2000780e:	46f2      	mov	sl, lr
20007810:	46c8      	mov	r8, r9
20007812:	f8d8 300c 	ldr.w	r3, [r8, #12]
20007816:	4598      	cmp	r8, r3
20007818:	d107      	bne.n	2000782a <_malloc_r+0x17e>
2000781a:	e168      	b.n	20007aee <_malloc_r+0x442>
2000781c:	2a00      	cmp	r2, #0
2000781e:	f280 8178 	bge.w	20007b12 <_malloc_r+0x466>
20007822:	68db      	ldr	r3, [r3, #12]
20007824:	4598      	cmp	r8, r3
20007826:	f000 8162 	beq.w	20007aee <_malloc_r+0x442>
2000782a:	6858      	ldr	r0, [r3, #4]
2000782c:	f020 0003 	bic.w	r0, r0, #3
20007830:	1b02      	subs	r2, r0, r4
20007832:	2a0f      	cmp	r2, #15
20007834:	ddf2      	ble.n	2000781c <_malloc_r+0x170>
20007836:	461d      	mov	r5, r3
20007838:	191f      	adds	r7, r3, r4
2000783a:	f8d3 c00c 	ldr.w	ip, [r3, #12]
2000783e:	f044 0e01 	orr.w	lr, r4, #1
20007842:	f855 4f08 	ldr.w	r4, [r5, #8]!
20007846:	4630      	mov	r0, r6
20007848:	50ba      	str	r2, [r7, r2]
2000784a:	f042 0201 	orr.w	r2, r2, #1
2000784e:	f8c3 e004 	str.w	lr, [r3, #4]
20007852:	f8cc 4008 	str.w	r4, [ip, #8]
20007856:	f8c4 c00c 	str.w	ip, [r4, #12]
2000785a:	608f      	str	r7, [r1, #8]
2000785c:	60cf      	str	r7, [r1, #12]
2000785e:	607a      	str	r2, [r7, #4]
20007860:	60b9      	str	r1, [r7, #8]
20007862:	60f9      	str	r1, [r7, #12]
20007864:	f000 fb54 	bl	20007f10 <__malloc_unlock>
20007868:	e754      	b.n	20007714 <_malloc_r+0x68>
2000786a:	f1be 0f04 	cmp.w	lr, #4
2000786e:	bf9e      	ittt	ls
20007870:	ea4f 1e94 	movls.w	lr, r4, lsr #6
20007874:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
20007878:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000787c:	f67f af65 	bls.w	2000774a <_malloc_r+0x9e>
20007880:	f1be 0f14 	cmp.w	lr, #20
20007884:	bf9c      	itt	ls
20007886:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
2000788a:	ea4f 00ce 	movls.w	r0, lr, lsl #3
2000788e:	f67f af5c 	bls.w	2000774a <_malloc_r+0x9e>
20007892:	f1be 0f54 	cmp.w	lr, #84	; 0x54
20007896:	bf9e      	ittt	ls
20007898:	ea4f 3e14 	movls.w	lr, r4, lsr #12
2000789c:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
200078a0:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200078a4:	f67f af51 	bls.w	2000774a <_malloc_r+0x9e>
200078a8:	f5be 7faa 	cmp.w	lr, #340	; 0x154
200078ac:	bf9e      	ittt	ls
200078ae:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
200078b2:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
200078b6:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200078ba:	f67f af46 	bls.w	2000774a <_malloc_r+0x9e>
200078be:	f240 5354 	movw	r3, #1364	; 0x554
200078c2:	459e      	cmp	lr, r3
200078c4:	bf95      	itete	ls
200078c6:	ea4f 4e94 	movls.w	lr, r4, lsr #18
200078ca:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
200078ce:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
200078d2:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
200078d6:	bf98      	it	ls
200078d8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
200078dc:	e735      	b.n	2000774a <_malloc_r+0x9e>
200078de:	eb03 020c 	add.w	r2, r3, ip
200078e2:	f103 0508 	add.w	r5, r3, #8
200078e6:	4630      	mov	r0, r6
200078e8:	6853      	ldr	r3, [r2, #4]
200078ea:	f043 0301 	orr.w	r3, r3, #1
200078ee:	6053      	str	r3, [r2, #4]
200078f0:	f000 fb0e 	bl	20007f10 <__malloc_unlock>
200078f4:	e70e      	b.n	20007714 <_malloc_r+0x68>
200078f6:	f8d7 8008 	ldr.w	r8, [r7, #8]
200078fa:	f8d8 3004 	ldr.w	r3, [r8, #4]
200078fe:	f023 0903 	bic.w	r9, r3, #3
20007902:	ebc4 0209 	rsb	r2, r4, r9
20007906:	454c      	cmp	r4, r9
20007908:	bf94      	ite	ls
2000790a:	2300      	movls	r3, #0
2000790c:	2301      	movhi	r3, #1
2000790e:	2a0f      	cmp	r2, #15
20007910:	bfd8      	it	le
20007912:	f043 0301 	orrle.w	r3, r3, #1
20007916:	2b00      	cmp	r3, #0
20007918:	f000 80a1 	beq.w	20007a5e <_malloc_r+0x3b2>
2000791c:	f64a 4b44 	movw	fp, #44100	; 0xac44
20007920:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
20007924:	f2c2 0b00 	movt	fp, #8192	; 0x2000
20007928:	f8db 3000 	ldr.w	r3, [fp]
2000792c:	3310      	adds	r3, #16
2000792e:	191b      	adds	r3, r3, r4
20007930:	f1b2 3fff 	cmp.w	r2, #4294967295
20007934:	d006      	beq.n	20007944 <_malloc_r+0x298>
20007936:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
2000793a:	331f      	adds	r3, #31
2000793c:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
20007940:	f023 031f 	bic.w	r3, r3, #31
20007944:	4619      	mov	r1, r3
20007946:	4630      	mov	r0, r6
20007948:	9301      	str	r3, [sp, #4]
2000794a:	f001 f989 	bl	20008c60 <_sbrk_r>
2000794e:	9b01      	ldr	r3, [sp, #4]
20007950:	f1b0 3fff 	cmp.w	r0, #4294967295
20007954:	4682      	mov	sl, r0
20007956:	f000 80f4 	beq.w	20007b42 <_malloc_r+0x496>
2000795a:	eb08 0109 	add.w	r1, r8, r9
2000795e:	4281      	cmp	r1, r0
20007960:	f200 80ec 	bhi.w	20007b3c <_malloc_r+0x490>
20007964:	f8db 2004 	ldr.w	r2, [fp, #4]
20007968:	189a      	adds	r2, r3, r2
2000796a:	4551      	cmp	r1, sl
2000796c:	f8cb 2004 	str.w	r2, [fp, #4]
20007970:	f000 8145 	beq.w	20007bfe <_malloc_r+0x552>
20007974:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
20007978:	f64a 0028 	movw	r0, #43048	; 0xa828
2000797c:	f2c2 0000 	movt	r0, #8192	; 0x2000
20007980:	f1b5 3fff 	cmp.w	r5, #4294967295
20007984:	bf08      	it	eq
20007986:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
2000798a:	d003      	beq.n	20007994 <_malloc_r+0x2e8>
2000798c:	4452      	add	r2, sl
2000798e:	1a51      	subs	r1, r2, r1
20007990:	f8cb 1004 	str.w	r1, [fp, #4]
20007994:	f01a 0507 	ands.w	r5, sl, #7
20007998:	4630      	mov	r0, r6
2000799a:	bf17      	itett	ne
2000799c:	f1c5 0508 	rsbne	r5, r5, #8
200079a0:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
200079a4:	44aa      	addne	sl, r5
200079a6:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
200079aa:	4453      	add	r3, sl
200079ac:	051b      	lsls	r3, r3, #20
200079ae:	0d1b      	lsrs	r3, r3, #20
200079b0:	1aed      	subs	r5, r5, r3
200079b2:	4629      	mov	r1, r5
200079b4:	f001 f954 	bl	20008c60 <_sbrk_r>
200079b8:	f1b0 3fff 	cmp.w	r0, #4294967295
200079bc:	f000 812c 	beq.w	20007c18 <_malloc_r+0x56c>
200079c0:	ebca 0100 	rsb	r1, sl, r0
200079c4:	1949      	adds	r1, r1, r5
200079c6:	f041 0101 	orr.w	r1, r1, #1
200079ca:	f8db 2004 	ldr.w	r2, [fp, #4]
200079ce:	f64a 4344 	movw	r3, #44100	; 0xac44
200079d2:	f8c7 a008 	str.w	sl, [r7, #8]
200079d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200079da:	18aa      	adds	r2, r5, r2
200079dc:	45b8      	cmp	r8, r7
200079de:	f8cb 2004 	str.w	r2, [fp, #4]
200079e2:	f8ca 1004 	str.w	r1, [sl, #4]
200079e6:	d017      	beq.n	20007a18 <_malloc_r+0x36c>
200079e8:	f1b9 0f0f 	cmp.w	r9, #15
200079ec:	f240 80df 	bls.w	20007bae <_malloc_r+0x502>
200079f0:	f1a9 010c 	sub.w	r1, r9, #12
200079f4:	2505      	movs	r5, #5
200079f6:	f021 0107 	bic.w	r1, r1, #7
200079fa:	eb08 0001 	add.w	r0, r8, r1
200079fe:	290f      	cmp	r1, #15
20007a00:	6085      	str	r5, [r0, #8]
20007a02:	6045      	str	r5, [r0, #4]
20007a04:	f8d8 0004 	ldr.w	r0, [r8, #4]
20007a08:	f000 0001 	and.w	r0, r0, #1
20007a0c:	ea41 0000 	orr.w	r0, r1, r0
20007a10:	f8c8 0004 	str.w	r0, [r8, #4]
20007a14:	f200 80ac 	bhi.w	20007b70 <_malloc_r+0x4c4>
20007a18:	46d0      	mov	r8, sl
20007a1a:	f64a 4344 	movw	r3, #44100	; 0xac44
20007a1e:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
20007a22:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007a26:	428a      	cmp	r2, r1
20007a28:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
20007a2c:	bf88      	it	hi
20007a2e:	62da      	strhi	r2, [r3, #44]	; 0x2c
20007a30:	f64a 4344 	movw	r3, #44100	; 0xac44
20007a34:	f2c2 0300 	movt	r3, #8192	; 0x2000
20007a38:	428a      	cmp	r2, r1
20007a3a:	bf88      	it	hi
20007a3c:	631a      	strhi	r2, [r3, #48]	; 0x30
20007a3e:	e082      	b.n	20007b46 <_malloc_r+0x49a>
20007a40:	185c      	adds	r4, r3, r1
20007a42:	689a      	ldr	r2, [r3, #8]
20007a44:	68d9      	ldr	r1, [r3, #12]
20007a46:	4630      	mov	r0, r6
20007a48:	6866      	ldr	r6, [r4, #4]
20007a4a:	f103 0508 	add.w	r5, r3, #8
20007a4e:	608a      	str	r2, [r1, #8]
20007a50:	f046 0301 	orr.w	r3, r6, #1
20007a54:	60d1      	str	r1, [r2, #12]
20007a56:	6063      	str	r3, [r4, #4]
20007a58:	f000 fa5a 	bl	20007f10 <__malloc_unlock>
20007a5c:	e65a      	b.n	20007714 <_malloc_r+0x68>
20007a5e:	eb08 0304 	add.w	r3, r8, r4
20007a62:	f042 0201 	orr.w	r2, r2, #1
20007a66:	f044 0401 	orr.w	r4, r4, #1
20007a6a:	4630      	mov	r0, r6
20007a6c:	f8c8 4004 	str.w	r4, [r8, #4]
20007a70:	f108 0508 	add.w	r5, r8, #8
20007a74:	605a      	str	r2, [r3, #4]
20007a76:	60bb      	str	r3, [r7, #8]
20007a78:	f000 fa4a 	bl	20007f10 <__malloc_unlock>
20007a7c:	e64a      	b.n	20007714 <_malloc_r+0x68>
20007a7e:	ea4f 225c 	mov.w	r2, ip, lsr #9
20007a82:	2a04      	cmp	r2, #4
20007a84:	d954      	bls.n	20007b30 <_malloc_r+0x484>
20007a86:	2a14      	cmp	r2, #20
20007a88:	f200 8089 	bhi.w	20007b9e <_malloc_r+0x4f2>
20007a8c:	325b      	adds	r2, #91	; 0x5b
20007a8e:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20007a92:	44a8      	add	r8, r5
20007a94:	f64a 0728 	movw	r7, #43048	; 0xa828
20007a98:	f2c2 0700 	movt	r7, #8192	; 0x2000
20007a9c:	f8d8 0008 	ldr.w	r0, [r8, #8]
20007aa0:	4540      	cmp	r0, r8
20007aa2:	d103      	bne.n	20007aac <_malloc_r+0x400>
20007aa4:	e06f      	b.n	20007b86 <_malloc_r+0x4da>
20007aa6:	6880      	ldr	r0, [r0, #8]
20007aa8:	4580      	cmp	r8, r0
20007aaa:	d004      	beq.n	20007ab6 <_malloc_r+0x40a>
20007aac:	6842      	ldr	r2, [r0, #4]
20007aae:	f022 0203 	bic.w	r2, r2, #3
20007ab2:	4594      	cmp	ip, r2
20007ab4:	d3f7      	bcc.n	20007aa6 <_malloc_r+0x3fa>
20007ab6:	f8d0 c00c 	ldr.w	ip, [r0, #12]
20007aba:	f8c3 c00c 	str.w	ip, [r3, #12]
20007abe:	6098      	str	r0, [r3, #8]
20007ac0:	687a      	ldr	r2, [r7, #4]
20007ac2:	60c3      	str	r3, [r0, #12]
20007ac4:	f8cc 3008 	str.w	r3, [ip, #8]
20007ac8:	e68a      	b.n	200077e0 <_malloc_r+0x134>
20007aca:	191f      	adds	r7, r3, r4
20007acc:	4630      	mov	r0, r6
20007ace:	f044 0401 	orr.w	r4, r4, #1
20007ad2:	60cf      	str	r7, [r1, #12]
20007ad4:	605c      	str	r4, [r3, #4]
20007ad6:	f103 0508 	add.w	r5, r3, #8
20007ada:	50ba      	str	r2, [r7, r2]
20007adc:	f042 0201 	orr.w	r2, r2, #1
20007ae0:	608f      	str	r7, [r1, #8]
20007ae2:	607a      	str	r2, [r7, #4]
20007ae4:	60b9      	str	r1, [r7, #8]
20007ae6:	60f9      	str	r1, [r7, #12]
20007ae8:	f000 fa12 	bl	20007f10 <__malloc_unlock>
20007aec:	e612      	b.n	20007714 <_malloc_r+0x68>
20007aee:	f10a 0a01 	add.w	sl, sl, #1
20007af2:	f01a 0f03 	tst.w	sl, #3
20007af6:	d05f      	beq.n	20007bb8 <_malloc_r+0x50c>
20007af8:	f103 0808 	add.w	r8, r3, #8
20007afc:	e689      	b.n	20007812 <_malloc_r+0x166>
20007afe:	f103 0208 	add.w	r2, r3, #8
20007b02:	68d3      	ldr	r3, [r2, #12]
20007b04:	429a      	cmp	r2, r3
20007b06:	bf08      	it	eq
20007b08:	f10e 0e02 	addeq.w	lr, lr, #2
20007b0c:	f43f ae36 	beq.w	2000777c <_malloc_r+0xd0>
20007b10:	e5ef      	b.n	200076f2 <_malloc_r+0x46>
20007b12:	461d      	mov	r5, r3
20007b14:	1819      	adds	r1, r3, r0
20007b16:	68da      	ldr	r2, [r3, #12]
20007b18:	4630      	mov	r0, r6
20007b1a:	f855 3f08 	ldr.w	r3, [r5, #8]!
20007b1e:	684c      	ldr	r4, [r1, #4]
20007b20:	6093      	str	r3, [r2, #8]
20007b22:	f044 0401 	orr.w	r4, r4, #1
20007b26:	60da      	str	r2, [r3, #12]
20007b28:	604c      	str	r4, [r1, #4]
20007b2a:	f000 f9f1 	bl	20007f10 <__malloc_unlock>
20007b2e:	e5f1      	b.n	20007714 <_malloc_r+0x68>
20007b30:	ea4f 129c 	mov.w	r2, ip, lsr #6
20007b34:	3238      	adds	r2, #56	; 0x38
20007b36:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20007b3a:	e7aa      	b.n	20007a92 <_malloc_r+0x3e6>
20007b3c:	45b8      	cmp	r8, r7
20007b3e:	f43f af11 	beq.w	20007964 <_malloc_r+0x2b8>
20007b42:	f8d7 8008 	ldr.w	r8, [r7, #8]
20007b46:	f8d8 2004 	ldr.w	r2, [r8, #4]
20007b4a:	f022 0203 	bic.w	r2, r2, #3
20007b4e:	4294      	cmp	r4, r2
20007b50:	bf94      	ite	ls
20007b52:	2300      	movls	r3, #0
20007b54:	2301      	movhi	r3, #1
20007b56:	1b12      	subs	r2, r2, r4
20007b58:	2a0f      	cmp	r2, #15
20007b5a:	bfd8      	it	le
20007b5c:	f043 0301 	orrle.w	r3, r3, #1
20007b60:	2b00      	cmp	r3, #0
20007b62:	f43f af7c 	beq.w	20007a5e <_malloc_r+0x3b2>
20007b66:	4630      	mov	r0, r6
20007b68:	2500      	movs	r5, #0
20007b6a:	f000 f9d1 	bl	20007f10 <__malloc_unlock>
20007b6e:	e5d1      	b.n	20007714 <_malloc_r+0x68>
20007b70:	f108 0108 	add.w	r1, r8, #8
20007b74:	4630      	mov	r0, r6
20007b76:	9301      	str	r3, [sp, #4]
20007b78:	f7ff fa16 	bl	20006fa8 <_free_r>
20007b7c:	9b01      	ldr	r3, [sp, #4]
20007b7e:	f8d7 8008 	ldr.w	r8, [r7, #8]
20007b82:	685a      	ldr	r2, [r3, #4]
20007b84:	e749      	b.n	20007a1a <_malloc_r+0x36e>
20007b86:	f04f 0a01 	mov.w	sl, #1
20007b8a:	f8d7 8004 	ldr.w	r8, [r7, #4]
20007b8e:	1092      	asrs	r2, r2, #2
20007b90:	4684      	mov	ip, r0
20007b92:	fa0a f202 	lsl.w	r2, sl, r2
20007b96:	ea48 0202 	orr.w	r2, r8, r2
20007b9a:	607a      	str	r2, [r7, #4]
20007b9c:	e78d      	b.n	20007aba <_malloc_r+0x40e>
20007b9e:	2a54      	cmp	r2, #84	; 0x54
20007ba0:	d824      	bhi.n	20007bec <_malloc_r+0x540>
20007ba2:	ea4f 321c 	mov.w	r2, ip, lsr #12
20007ba6:	326e      	adds	r2, #110	; 0x6e
20007ba8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20007bac:	e771      	b.n	20007a92 <_malloc_r+0x3e6>
20007bae:	2301      	movs	r3, #1
20007bb0:	46d0      	mov	r8, sl
20007bb2:	f8ca 3004 	str.w	r3, [sl, #4]
20007bb6:	e7c6      	b.n	20007b46 <_malloc_r+0x49a>
20007bb8:	464a      	mov	r2, r9
20007bba:	f01e 0f03 	tst.w	lr, #3
20007bbe:	4613      	mov	r3, r2
20007bc0:	f10e 3eff 	add.w	lr, lr, #4294967295
20007bc4:	d033      	beq.n	20007c2e <_malloc_r+0x582>
20007bc6:	f853 2908 	ldr.w	r2, [r3], #-8
20007bca:	429a      	cmp	r2, r3
20007bcc:	d0f5      	beq.n	20007bba <_malloc_r+0x50e>
20007bce:	687b      	ldr	r3, [r7, #4]
20007bd0:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20007bd4:	459c      	cmp	ip, r3
20007bd6:	f63f ae8e 	bhi.w	200078f6 <_malloc_r+0x24a>
20007bda:	f1bc 0f00 	cmp.w	ip, #0
20007bde:	f43f ae8a 	beq.w	200078f6 <_malloc_r+0x24a>
20007be2:	ea1c 0f03 	tst.w	ip, r3
20007be6:	d027      	beq.n	20007c38 <_malloc_r+0x58c>
20007be8:	46d6      	mov	lr, sl
20007bea:	e60e      	b.n	2000780a <_malloc_r+0x15e>
20007bec:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20007bf0:	d815      	bhi.n	20007c1e <_malloc_r+0x572>
20007bf2:	ea4f 32dc 	mov.w	r2, ip, lsr #15
20007bf6:	3277      	adds	r2, #119	; 0x77
20007bf8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20007bfc:	e749      	b.n	20007a92 <_malloc_r+0x3e6>
20007bfe:	0508      	lsls	r0, r1, #20
20007c00:	0d00      	lsrs	r0, r0, #20
20007c02:	2800      	cmp	r0, #0
20007c04:	f47f aeb6 	bne.w	20007974 <_malloc_r+0x2c8>
20007c08:	f8d7 8008 	ldr.w	r8, [r7, #8]
20007c0c:	444b      	add	r3, r9
20007c0e:	f043 0301 	orr.w	r3, r3, #1
20007c12:	f8c8 3004 	str.w	r3, [r8, #4]
20007c16:	e700      	b.n	20007a1a <_malloc_r+0x36e>
20007c18:	2101      	movs	r1, #1
20007c1a:	2500      	movs	r5, #0
20007c1c:	e6d5      	b.n	200079ca <_malloc_r+0x31e>
20007c1e:	f240 5054 	movw	r0, #1364	; 0x554
20007c22:	4282      	cmp	r2, r0
20007c24:	d90d      	bls.n	20007c42 <_malloc_r+0x596>
20007c26:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
20007c2a:	227e      	movs	r2, #126	; 0x7e
20007c2c:	e731      	b.n	20007a92 <_malloc_r+0x3e6>
20007c2e:	687b      	ldr	r3, [r7, #4]
20007c30:	ea23 030c 	bic.w	r3, r3, ip
20007c34:	607b      	str	r3, [r7, #4]
20007c36:	e7cb      	b.n	20007bd0 <_malloc_r+0x524>
20007c38:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20007c3c:	f10a 0a04 	add.w	sl, sl, #4
20007c40:	e7cf      	b.n	20007be2 <_malloc_r+0x536>
20007c42:	ea4f 429c 	mov.w	r2, ip, lsr #18
20007c46:	327c      	adds	r2, #124	; 0x7c
20007c48:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20007c4c:	e721      	b.n	20007a92 <_malloc_r+0x3e6>
20007c4e:	bf00      	nop

20007c50 <memchr>:
20007c50:	f010 0f03 	tst.w	r0, #3
20007c54:	b2c9      	uxtb	r1, r1
20007c56:	b410      	push	{r4}
20007c58:	d010      	beq.n	20007c7c <memchr+0x2c>
20007c5a:	2a00      	cmp	r2, #0
20007c5c:	d02f      	beq.n	20007cbe <memchr+0x6e>
20007c5e:	7803      	ldrb	r3, [r0, #0]
20007c60:	428b      	cmp	r3, r1
20007c62:	d02a      	beq.n	20007cba <memchr+0x6a>
20007c64:	3a01      	subs	r2, #1
20007c66:	e005      	b.n	20007c74 <memchr+0x24>
20007c68:	2a00      	cmp	r2, #0
20007c6a:	d028      	beq.n	20007cbe <memchr+0x6e>
20007c6c:	7803      	ldrb	r3, [r0, #0]
20007c6e:	3a01      	subs	r2, #1
20007c70:	428b      	cmp	r3, r1
20007c72:	d022      	beq.n	20007cba <memchr+0x6a>
20007c74:	3001      	adds	r0, #1
20007c76:	f010 0f03 	tst.w	r0, #3
20007c7a:	d1f5      	bne.n	20007c68 <memchr+0x18>
20007c7c:	2a03      	cmp	r2, #3
20007c7e:	d911      	bls.n	20007ca4 <memchr+0x54>
20007c80:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
20007c84:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
20007c88:	6803      	ldr	r3, [r0, #0]
20007c8a:	ea84 0303 	eor.w	r3, r4, r3
20007c8e:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
20007c92:	ea2c 0303 	bic.w	r3, ip, r3
20007c96:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20007c9a:	d103      	bne.n	20007ca4 <memchr+0x54>
20007c9c:	3a04      	subs	r2, #4
20007c9e:	3004      	adds	r0, #4
20007ca0:	2a03      	cmp	r2, #3
20007ca2:	d8f1      	bhi.n	20007c88 <memchr+0x38>
20007ca4:	b15a      	cbz	r2, 20007cbe <memchr+0x6e>
20007ca6:	7803      	ldrb	r3, [r0, #0]
20007ca8:	428b      	cmp	r3, r1
20007caa:	d006      	beq.n	20007cba <memchr+0x6a>
20007cac:	3a01      	subs	r2, #1
20007cae:	b132      	cbz	r2, 20007cbe <memchr+0x6e>
20007cb0:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20007cb4:	3a01      	subs	r2, #1
20007cb6:	428b      	cmp	r3, r1
20007cb8:	d1f9      	bne.n	20007cae <memchr+0x5e>
20007cba:	bc10      	pop	{r4}
20007cbc:	4770      	bx	lr
20007cbe:	2000      	movs	r0, #0
20007cc0:	e7fb      	b.n	20007cba <memchr+0x6a>
20007cc2:	bf00      	nop

20007cc4 <memcpy>:
20007cc4:	2a03      	cmp	r2, #3
20007cc6:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
20007cca:	d80b      	bhi.n	20007ce4 <memcpy+0x20>
20007ccc:	b13a      	cbz	r2, 20007cde <memcpy+0x1a>
20007cce:	2300      	movs	r3, #0
20007cd0:	f811 c003 	ldrb.w	ip, [r1, r3]
20007cd4:	f800 c003 	strb.w	ip, [r0, r3]
20007cd8:	3301      	adds	r3, #1
20007cda:	4293      	cmp	r3, r2
20007cdc:	d1f8      	bne.n	20007cd0 <memcpy+0xc>
20007cde:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20007ce2:	4770      	bx	lr
20007ce4:	1882      	adds	r2, r0, r2
20007ce6:	460c      	mov	r4, r1
20007ce8:	4603      	mov	r3, r0
20007cea:	e003      	b.n	20007cf4 <memcpy+0x30>
20007cec:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20007cf0:	f803 1c01 	strb.w	r1, [r3, #-1]
20007cf4:	f003 0603 	and.w	r6, r3, #3
20007cf8:	4619      	mov	r1, r3
20007cfa:	46a4      	mov	ip, r4
20007cfc:	3301      	adds	r3, #1
20007cfe:	3401      	adds	r4, #1
20007d00:	2e00      	cmp	r6, #0
20007d02:	d1f3      	bne.n	20007cec <memcpy+0x28>
20007d04:	f01c 0403 	ands.w	r4, ip, #3
20007d08:	4663      	mov	r3, ip
20007d0a:	bf08      	it	eq
20007d0c:	ebc1 0c02 	rsbeq	ip, r1, r2
20007d10:	d068      	beq.n	20007de4 <memcpy+0x120>
20007d12:	4265      	negs	r5, r4
20007d14:	f1c4 0a04 	rsb	sl, r4, #4
20007d18:	eb0c 0705 	add.w	r7, ip, r5
20007d1c:	4633      	mov	r3, r6
20007d1e:	ea4f 0aca 	mov.w	sl, sl, lsl #3
20007d22:	f85c 6005 	ldr.w	r6, [ip, r5]
20007d26:	ea4f 08c4 	mov.w	r8, r4, lsl #3
20007d2a:	1a55      	subs	r5, r2, r1
20007d2c:	e008      	b.n	20007d40 <memcpy+0x7c>
20007d2e:	f857 4f04 	ldr.w	r4, [r7, #4]!
20007d32:	4626      	mov	r6, r4
20007d34:	fa04 f40a 	lsl.w	r4, r4, sl
20007d38:	ea49 0404 	orr.w	r4, r9, r4
20007d3c:	50cc      	str	r4, [r1, r3]
20007d3e:	3304      	adds	r3, #4
20007d40:	185c      	adds	r4, r3, r1
20007d42:	2d03      	cmp	r5, #3
20007d44:	fa26 f908 	lsr.w	r9, r6, r8
20007d48:	f1a5 0504 	sub.w	r5, r5, #4
20007d4c:	eb0c 0603 	add.w	r6, ip, r3
20007d50:	dced      	bgt.n	20007d2e <memcpy+0x6a>
20007d52:	2300      	movs	r3, #0
20007d54:	e002      	b.n	20007d5c <memcpy+0x98>
20007d56:	5cf1      	ldrb	r1, [r6, r3]
20007d58:	54e1      	strb	r1, [r4, r3]
20007d5a:	3301      	adds	r3, #1
20007d5c:	1919      	adds	r1, r3, r4
20007d5e:	4291      	cmp	r1, r2
20007d60:	d3f9      	bcc.n	20007d56 <memcpy+0x92>
20007d62:	e7bc      	b.n	20007cde <memcpy+0x1a>
20007d64:	f853 4c40 	ldr.w	r4, [r3, #-64]
20007d68:	f841 4c40 	str.w	r4, [r1, #-64]
20007d6c:	f853 4c3c 	ldr.w	r4, [r3, #-60]
20007d70:	f841 4c3c 	str.w	r4, [r1, #-60]
20007d74:	f853 4c38 	ldr.w	r4, [r3, #-56]
20007d78:	f841 4c38 	str.w	r4, [r1, #-56]
20007d7c:	f853 4c34 	ldr.w	r4, [r3, #-52]
20007d80:	f841 4c34 	str.w	r4, [r1, #-52]
20007d84:	f853 4c30 	ldr.w	r4, [r3, #-48]
20007d88:	f841 4c30 	str.w	r4, [r1, #-48]
20007d8c:	f853 4c2c 	ldr.w	r4, [r3, #-44]
20007d90:	f841 4c2c 	str.w	r4, [r1, #-44]
20007d94:	f853 4c28 	ldr.w	r4, [r3, #-40]
20007d98:	f841 4c28 	str.w	r4, [r1, #-40]
20007d9c:	f853 4c24 	ldr.w	r4, [r3, #-36]
20007da0:	f841 4c24 	str.w	r4, [r1, #-36]
20007da4:	f853 4c20 	ldr.w	r4, [r3, #-32]
20007da8:	f841 4c20 	str.w	r4, [r1, #-32]
20007dac:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20007db0:	f841 4c1c 	str.w	r4, [r1, #-28]
20007db4:	f853 4c18 	ldr.w	r4, [r3, #-24]
20007db8:	f841 4c18 	str.w	r4, [r1, #-24]
20007dbc:	f853 4c14 	ldr.w	r4, [r3, #-20]
20007dc0:	f841 4c14 	str.w	r4, [r1, #-20]
20007dc4:	f853 4c10 	ldr.w	r4, [r3, #-16]
20007dc8:	f841 4c10 	str.w	r4, [r1, #-16]
20007dcc:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20007dd0:	f841 4c0c 	str.w	r4, [r1, #-12]
20007dd4:	f853 4c08 	ldr.w	r4, [r3, #-8]
20007dd8:	f841 4c08 	str.w	r4, [r1, #-8]
20007ddc:	f853 4c04 	ldr.w	r4, [r3, #-4]
20007de0:	f841 4c04 	str.w	r4, [r1, #-4]
20007de4:	461c      	mov	r4, r3
20007de6:	460d      	mov	r5, r1
20007de8:	3340      	adds	r3, #64	; 0x40
20007dea:	3140      	adds	r1, #64	; 0x40
20007dec:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20007df0:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20007df4:	dcb6      	bgt.n	20007d64 <memcpy+0xa0>
20007df6:	4621      	mov	r1, r4
20007df8:	462b      	mov	r3, r5
20007dfa:	1b54      	subs	r4, r2, r5
20007dfc:	e00f      	b.n	20007e1e <memcpy+0x15a>
20007dfe:	f851 5c10 	ldr.w	r5, [r1, #-16]
20007e02:	f843 5c10 	str.w	r5, [r3, #-16]
20007e06:	f851 5c0c 	ldr.w	r5, [r1, #-12]
20007e0a:	f843 5c0c 	str.w	r5, [r3, #-12]
20007e0e:	f851 5c08 	ldr.w	r5, [r1, #-8]
20007e12:	f843 5c08 	str.w	r5, [r3, #-8]
20007e16:	f851 5c04 	ldr.w	r5, [r1, #-4]
20007e1a:	f843 5c04 	str.w	r5, [r3, #-4]
20007e1e:	2c0f      	cmp	r4, #15
20007e20:	460d      	mov	r5, r1
20007e22:	469c      	mov	ip, r3
20007e24:	f101 0110 	add.w	r1, r1, #16
20007e28:	f103 0310 	add.w	r3, r3, #16
20007e2c:	f1a4 0410 	sub.w	r4, r4, #16
20007e30:	dce5      	bgt.n	20007dfe <memcpy+0x13a>
20007e32:	ebcc 0102 	rsb	r1, ip, r2
20007e36:	2300      	movs	r3, #0
20007e38:	e003      	b.n	20007e42 <memcpy+0x17e>
20007e3a:	58ec      	ldr	r4, [r5, r3]
20007e3c:	f84c 4003 	str.w	r4, [ip, r3]
20007e40:	3304      	adds	r3, #4
20007e42:	195e      	adds	r6, r3, r5
20007e44:	2903      	cmp	r1, #3
20007e46:	eb03 040c 	add.w	r4, r3, ip
20007e4a:	f1a1 0104 	sub.w	r1, r1, #4
20007e4e:	dcf4      	bgt.n	20007e3a <memcpy+0x176>
20007e50:	e77f      	b.n	20007d52 <memcpy+0x8e>
20007e52:	bf00      	nop

20007e54 <memmove>:
20007e54:	4288      	cmp	r0, r1
20007e56:	468c      	mov	ip, r1
20007e58:	b470      	push	{r4, r5, r6}
20007e5a:	4605      	mov	r5, r0
20007e5c:	4614      	mov	r4, r2
20007e5e:	d90e      	bls.n	20007e7e <memmove+0x2a>
20007e60:	188b      	adds	r3, r1, r2
20007e62:	4298      	cmp	r0, r3
20007e64:	d20b      	bcs.n	20007e7e <memmove+0x2a>
20007e66:	b142      	cbz	r2, 20007e7a <memmove+0x26>
20007e68:	ebc2 0c03 	rsb	ip, r2, r3
20007e6c:	4601      	mov	r1, r0
20007e6e:	1e53      	subs	r3, r2, #1
20007e70:	f81c 2003 	ldrb.w	r2, [ip, r3]
20007e74:	54ca      	strb	r2, [r1, r3]
20007e76:	3b01      	subs	r3, #1
20007e78:	d2fa      	bcs.n	20007e70 <memmove+0x1c>
20007e7a:	bc70      	pop	{r4, r5, r6}
20007e7c:	4770      	bx	lr
20007e7e:	2a0f      	cmp	r2, #15
20007e80:	d809      	bhi.n	20007e96 <memmove+0x42>
20007e82:	2c00      	cmp	r4, #0
20007e84:	d0f9      	beq.n	20007e7a <memmove+0x26>
20007e86:	2300      	movs	r3, #0
20007e88:	f81c 2003 	ldrb.w	r2, [ip, r3]
20007e8c:	54ea      	strb	r2, [r5, r3]
20007e8e:	3301      	adds	r3, #1
20007e90:	42a3      	cmp	r3, r4
20007e92:	d1f9      	bne.n	20007e88 <memmove+0x34>
20007e94:	e7f1      	b.n	20007e7a <memmove+0x26>
20007e96:	ea41 0300 	orr.w	r3, r1, r0
20007e9a:	f013 0f03 	tst.w	r3, #3
20007e9e:	d1f0      	bne.n	20007e82 <memmove+0x2e>
20007ea0:	4694      	mov	ip, r2
20007ea2:	460c      	mov	r4, r1
20007ea4:	4603      	mov	r3, r0
20007ea6:	6825      	ldr	r5, [r4, #0]
20007ea8:	f1ac 0c10 	sub.w	ip, ip, #16
20007eac:	601d      	str	r5, [r3, #0]
20007eae:	6865      	ldr	r5, [r4, #4]
20007eb0:	605d      	str	r5, [r3, #4]
20007eb2:	68a5      	ldr	r5, [r4, #8]
20007eb4:	609d      	str	r5, [r3, #8]
20007eb6:	68e5      	ldr	r5, [r4, #12]
20007eb8:	3410      	adds	r4, #16
20007eba:	60dd      	str	r5, [r3, #12]
20007ebc:	3310      	adds	r3, #16
20007ebe:	f1bc 0f0f 	cmp.w	ip, #15
20007ec2:	d8f0      	bhi.n	20007ea6 <memmove+0x52>
20007ec4:	3a10      	subs	r2, #16
20007ec6:	ea4f 1c12 	mov.w	ip, r2, lsr #4
20007eca:	f10c 0501 	add.w	r5, ip, #1
20007ece:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
20007ed2:	012d      	lsls	r5, r5, #4
20007ed4:	eb02 160c 	add.w	r6, r2, ip, lsl #4
20007ed8:	eb01 0c05 	add.w	ip, r1, r5
20007edc:	1945      	adds	r5, r0, r5
20007ede:	2e03      	cmp	r6, #3
20007ee0:	4634      	mov	r4, r6
20007ee2:	d9ce      	bls.n	20007e82 <memmove+0x2e>
20007ee4:	2300      	movs	r3, #0
20007ee6:	f85c 2003 	ldr.w	r2, [ip, r3]
20007eea:	50ea      	str	r2, [r5, r3]
20007eec:	3304      	adds	r3, #4
20007eee:	1af2      	subs	r2, r6, r3
20007ef0:	2a03      	cmp	r2, #3
20007ef2:	d8f8      	bhi.n	20007ee6 <memmove+0x92>
20007ef4:	3e04      	subs	r6, #4
20007ef6:	08b3      	lsrs	r3, r6, #2
20007ef8:	1c5a      	adds	r2, r3, #1
20007efa:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
20007efe:	0092      	lsls	r2, r2, #2
20007f00:	4494      	add	ip, r2
20007f02:	eb06 0483 	add.w	r4, r6, r3, lsl #2
20007f06:	18ad      	adds	r5, r5, r2
20007f08:	e7bb      	b.n	20007e82 <memmove+0x2e>
20007f0a:	bf00      	nop

20007f0c <__malloc_lock>:
20007f0c:	4770      	bx	lr
20007f0e:	bf00      	nop

20007f10 <__malloc_unlock>:
20007f10:	4770      	bx	lr
20007f12:	bf00      	nop

20007f14 <__hi0bits>:
20007f14:	0c02      	lsrs	r2, r0, #16
20007f16:	4603      	mov	r3, r0
20007f18:	0412      	lsls	r2, r2, #16
20007f1a:	b1b2      	cbz	r2, 20007f4a <__hi0bits+0x36>
20007f1c:	2000      	movs	r0, #0
20007f1e:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
20007f22:	d101      	bne.n	20007f28 <__hi0bits+0x14>
20007f24:	3008      	adds	r0, #8
20007f26:	021b      	lsls	r3, r3, #8
20007f28:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
20007f2c:	d101      	bne.n	20007f32 <__hi0bits+0x1e>
20007f2e:	3004      	adds	r0, #4
20007f30:	011b      	lsls	r3, r3, #4
20007f32:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
20007f36:	d101      	bne.n	20007f3c <__hi0bits+0x28>
20007f38:	3002      	adds	r0, #2
20007f3a:	009b      	lsls	r3, r3, #2
20007f3c:	2b00      	cmp	r3, #0
20007f3e:	db03      	blt.n	20007f48 <__hi0bits+0x34>
20007f40:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
20007f44:	d004      	beq.n	20007f50 <__hi0bits+0x3c>
20007f46:	3001      	adds	r0, #1
20007f48:	4770      	bx	lr
20007f4a:	0403      	lsls	r3, r0, #16
20007f4c:	2010      	movs	r0, #16
20007f4e:	e7e6      	b.n	20007f1e <__hi0bits+0xa>
20007f50:	2020      	movs	r0, #32
20007f52:	4770      	bx	lr

20007f54 <__lo0bits>:
20007f54:	6803      	ldr	r3, [r0, #0]
20007f56:	4602      	mov	r2, r0
20007f58:	f013 0007 	ands.w	r0, r3, #7
20007f5c:	d009      	beq.n	20007f72 <__lo0bits+0x1e>
20007f5e:	f013 0f01 	tst.w	r3, #1
20007f62:	d121      	bne.n	20007fa8 <__lo0bits+0x54>
20007f64:	f013 0f02 	tst.w	r3, #2
20007f68:	d122      	bne.n	20007fb0 <__lo0bits+0x5c>
20007f6a:	089b      	lsrs	r3, r3, #2
20007f6c:	2002      	movs	r0, #2
20007f6e:	6013      	str	r3, [r2, #0]
20007f70:	4770      	bx	lr
20007f72:	b299      	uxth	r1, r3
20007f74:	b909      	cbnz	r1, 20007f7a <__lo0bits+0x26>
20007f76:	0c1b      	lsrs	r3, r3, #16
20007f78:	2010      	movs	r0, #16
20007f7a:	f013 0fff 	tst.w	r3, #255	; 0xff
20007f7e:	d101      	bne.n	20007f84 <__lo0bits+0x30>
20007f80:	3008      	adds	r0, #8
20007f82:	0a1b      	lsrs	r3, r3, #8
20007f84:	f013 0f0f 	tst.w	r3, #15
20007f88:	d101      	bne.n	20007f8e <__lo0bits+0x3a>
20007f8a:	3004      	adds	r0, #4
20007f8c:	091b      	lsrs	r3, r3, #4
20007f8e:	f013 0f03 	tst.w	r3, #3
20007f92:	d101      	bne.n	20007f98 <__lo0bits+0x44>
20007f94:	3002      	adds	r0, #2
20007f96:	089b      	lsrs	r3, r3, #2
20007f98:	f013 0f01 	tst.w	r3, #1
20007f9c:	d102      	bne.n	20007fa4 <__lo0bits+0x50>
20007f9e:	085b      	lsrs	r3, r3, #1
20007fa0:	d004      	beq.n	20007fac <__lo0bits+0x58>
20007fa2:	3001      	adds	r0, #1
20007fa4:	6013      	str	r3, [r2, #0]
20007fa6:	4770      	bx	lr
20007fa8:	2000      	movs	r0, #0
20007faa:	4770      	bx	lr
20007fac:	2020      	movs	r0, #32
20007fae:	4770      	bx	lr
20007fb0:	085b      	lsrs	r3, r3, #1
20007fb2:	2001      	movs	r0, #1
20007fb4:	6013      	str	r3, [r2, #0]
20007fb6:	4770      	bx	lr

20007fb8 <__mcmp>:
20007fb8:	4603      	mov	r3, r0
20007fba:	690a      	ldr	r2, [r1, #16]
20007fbc:	6900      	ldr	r0, [r0, #16]
20007fbe:	b410      	push	{r4}
20007fc0:	1a80      	subs	r0, r0, r2
20007fc2:	d111      	bne.n	20007fe8 <__mcmp+0x30>
20007fc4:	3204      	adds	r2, #4
20007fc6:	f103 0c14 	add.w	ip, r3, #20
20007fca:	0092      	lsls	r2, r2, #2
20007fcc:	189b      	adds	r3, r3, r2
20007fce:	1889      	adds	r1, r1, r2
20007fd0:	3104      	adds	r1, #4
20007fd2:	3304      	adds	r3, #4
20007fd4:	f853 4c04 	ldr.w	r4, [r3, #-4]
20007fd8:	3b04      	subs	r3, #4
20007fda:	f851 2c04 	ldr.w	r2, [r1, #-4]
20007fde:	3904      	subs	r1, #4
20007fe0:	4294      	cmp	r4, r2
20007fe2:	d103      	bne.n	20007fec <__mcmp+0x34>
20007fe4:	459c      	cmp	ip, r3
20007fe6:	d3f5      	bcc.n	20007fd4 <__mcmp+0x1c>
20007fe8:	bc10      	pop	{r4}
20007fea:	4770      	bx	lr
20007fec:	bf38      	it	cc
20007fee:	f04f 30ff 	movcc.w	r0, #4294967295
20007ff2:	d3f9      	bcc.n	20007fe8 <__mcmp+0x30>
20007ff4:	2001      	movs	r0, #1
20007ff6:	e7f7      	b.n	20007fe8 <__mcmp+0x30>

20007ff8 <__ulp>:
20007ff8:	f240 0300 	movw	r3, #0
20007ffc:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
20008000:	ea01 0303 	and.w	r3, r1, r3
20008004:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
20008008:	2b00      	cmp	r3, #0
2000800a:	dd02      	ble.n	20008012 <__ulp+0x1a>
2000800c:	4619      	mov	r1, r3
2000800e:	2000      	movs	r0, #0
20008010:	4770      	bx	lr
20008012:	425b      	negs	r3, r3
20008014:	151b      	asrs	r3, r3, #20
20008016:	2b13      	cmp	r3, #19
20008018:	dd0e      	ble.n	20008038 <__ulp+0x40>
2000801a:	3b14      	subs	r3, #20
2000801c:	2b1e      	cmp	r3, #30
2000801e:	dd03      	ble.n	20008028 <__ulp+0x30>
20008020:	2301      	movs	r3, #1
20008022:	2100      	movs	r1, #0
20008024:	4618      	mov	r0, r3
20008026:	4770      	bx	lr
20008028:	2201      	movs	r2, #1
2000802a:	f1c3 031f 	rsb	r3, r3, #31
2000802e:	2100      	movs	r1, #0
20008030:	fa12 f303 	lsls.w	r3, r2, r3
20008034:	4618      	mov	r0, r3
20008036:	4770      	bx	lr
20008038:	f44f 2200 	mov.w	r2, #524288	; 0x80000
2000803c:	2000      	movs	r0, #0
2000803e:	fa52 f103 	asrs.w	r1, r2, r3
20008042:	4770      	bx	lr

20008044 <__b2d>:
20008044:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20008048:	6904      	ldr	r4, [r0, #16]
2000804a:	f100 0614 	add.w	r6, r0, #20
2000804e:	460f      	mov	r7, r1
20008050:	3404      	adds	r4, #4
20008052:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
20008056:	eb00 0484 	add.w	r4, r0, r4, lsl #2
2000805a:	46a0      	mov	r8, r4
2000805c:	4628      	mov	r0, r5
2000805e:	f7ff ff59 	bl	20007f14 <__hi0bits>
20008062:	280a      	cmp	r0, #10
20008064:	f1c0 0320 	rsb	r3, r0, #32
20008068:	603b      	str	r3, [r7, #0]
2000806a:	dc14      	bgt.n	20008096 <__b2d+0x52>
2000806c:	42a6      	cmp	r6, r4
2000806e:	f1c0 030b 	rsb	r3, r0, #11
20008072:	d237      	bcs.n	200080e4 <__b2d+0xa0>
20008074:	f854 1c04 	ldr.w	r1, [r4, #-4]
20008078:	40d9      	lsrs	r1, r3
2000807a:	fa25 fc03 	lsr.w	ip, r5, r3
2000807e:	3015      	adds	r0, #21
20008080:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
20008084:	4085      	lsls	r5, r0
20008086:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
2000808a:	ea41 0205 	orr.w	r2, r1, r5
2000808e:	4610      	mov	r0, r2
20008090:	4619      	mov	r1, r3
20008092:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20008096:	42a6      	cmp	r6, r4
20008098:	d320      	bcc.n	200080dc <__b2d+0x98>
2000809a:	2100      	movs	r1, #0
2000809c:	380b      	subs	r0, #11
2000809e:	bf02      	ittt	eq
200080a0:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
200080a4:	460a      	moveq	r2, r1
200080a6:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
200080aa:	d0f0      	beq.n	2000808e <__b2d+0x4a>
200080ac:	42b4      	cmp	r4, r6
200080ae:	f1c0 0320 	rsb	r3, r0, #32
200080b2:	d919      	bls.n	200080e8 <__b2d+0xa4>
200080b4:	f854 4c04 	ldr.w	r4, [r4, #-4]
200080b8:	40dc      	lsrs	r4, r3
200080ba:	4085      	lsls	r5, r0
200080bc:	fa21 fc03 	lsr.w	ip, r1, r3
200080c0:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
200080c4:	fa11 f000 	lsls.w	r0, r1, r0
200080c8:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
200080cc:	ea44 0200 	orr.w	r2, r4, r0
200080d0:	ea45 030c 	orr.w	r3, r5, ip
200080d4:	4610      	mov	r0, r2
200080d6:	4619      	mov	r1, r3
200080d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200080dc:	f854 1c04 	ldr.w	r1, [r4, #-4]
200080e0:	3c04      	subs	r4, #4
200080e2:	e7db      	b.n	2000809c <__b2d+0x58>
200080e4:	2100      	movs	r1, #0
200080e6:	e7c8      	b.n	2000807a <__b2d+0x36>
200080e8:	2400      	movs	r4, #0
200080ea:	e7e6      	b.n	200080ba <__b2d+0x76>

200080ec <__ratio>:
200080ec:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
200080f0:	b083      	sub	sp, #12
200080f2:	460e      	mov	r6, r1
200080f4:	a901      	add	r1, sp, #4
200080f6:	4607      	mov	r7, r0
200080f8:	f7ff ffa4 	bl	20008044 <__b2d>
200080fc:	460d      	mov	r5, r1
200080fe:	4604      	mov	r4, r0
20008100:	4669      	mov	r1, sp
20008102:	4630      	mov	r0, r6
20008104:	f7ff ff9e 	bl	20008044 <__b2d>
20008108:	f8dd c004 	ldr.w	ip, [sp, #4]
2000810c:	46a9      	mov	r9, r5
2000810e:	46a0      	mov	r8, r4
20008110:	460b      	mov	r3, r1
20008112:	4602      	mov	r2, r0
20008114:	6931      	ldr	r1, [r6, #16]
20008116:	4616      	mov	r6, r2
20008118:	6938      	ldr	r0, [r7, #16]
2000811a:	461f      	mov	r7, r3
2000811c:	1a40      	subs	r0, r0, r1
2000811e:	9900      	ldr	r1, [sp, #0]
20008120:	ebc1 010c 	rsb	r1, r1, ip
20008124:	eb01 1140 	add.w	r1, r1, r0, lsl #5
20008128:	2900      	cmp	r1, #0
2000812a:	bfc9      	itett	gt
2000812c:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
20008130:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
20008134:	4624      	movgt	r4, r4
20008136:	464d      	movgt	r5, r9
20008138:	bfdc      	itt	le
2000813a:	4612      	movle	r2, r2
2000813c:	463b      	movle	r3, r7
2000813e:	4620      	mov	r0, r4
20008140:	4629      	mov	r1, r5
20008142:	f001 fbf5 	bl	20009930 <__aeabi_ddiv>
20008146:	b003      	add	sp, #12
20008148:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

2000814c <_mprec_log10>:
2000814c:	2817      	cmp	r0, #23
2000814e:	b510      	push	{r4, lr}
20008150:	4604      	mov	r4, r0
20008152:	dd0e      	ble.n	20008172 <_mprec_log10+0x26>
20008154:	f240 0100 	movw	r1, #0
20008158:	2000      	movs	r0, #0
2000815a:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
2000815e:	f240 0300 	movw	r3, #0
20008162:	2200      	movs	r2, #0
20008164:	f2c4 0324 	movt	r3, #16420	; 0x4024
20008168:	f001 fab8 	bl	200096dc <__aeabi_dmul>
2000816c:	3c01      	subs	r4, #1
2000816e:	d1f6      	bne.n	2000815e <_mprec_log10+0x12>
20008170:	bd10      	pop	{r4, pc}
20008172:	f24a 53c0 	movw	r3, #42432	; 0xa5c0
20008176:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000817a:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
2000817e:	e9d3 0100 	ldrd	r0, r1, [r3]
20008182:	bd10      	pop	{r4, pc}

20008184 <__copybits>:
20008184:	6913      	ldr	r3, [r2, #16]
20008186:	3901      	subs	r1, #1
20008188:	f102 0c14 	add.w	ip, r2, #20
2000818c:	b410      	push	{r4}
2000818e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
20008192:	114c      	asrs	r4, r1, #5
20008194:	3214      	adds	r2, #20
20008196:	3401      	adds	r4, #1
20008198:	4594      	cmp	ip, r2
2000819a:	eb00 0484 	add.w	r4, r0, r4, lsl #2
2000819e:	d20f      	bcs.n	200081c0 <__copybits+0x3c>
200081a0:	2300      	movs	r3, #0
200081a2:	f85c 1003 	ldr.w	r1, [ip, r3]
200081a6:	50c1      	str	r1, [r0, r3]
200081a8:	3304      	adds	r3, #4
200081aa:	eb03 010c 	add.w	r1, r3, ip
200081ae:	428a      	cmp	r2, r1
200081b0:	d8f7      	bhi.n	200081a2 <__copybits+0x1e>
200081b2:	ea6f 0c0c 	mvn.w	ip, ip
200081b6:	4462      	add	r2, ip
200081b8:	f022 0203 	bic.w	r2, r2, #3
200081bc:	3204      	adds	r2, #4
200081be:	1880      	adds	r0, r0, r2
200081c0:	4284      	cmp	r4, r0
200081c2:	d904      	bls.n	200081ce <__copybits+0x4a>
200081c4:	2300      	movs	r3, #0
200081c6:	f840 3b04 	str.w	r3, [r0], #4
200081ca:	4284      	cmp	r4, r0
200081cc:	d8fb      	bhi.n	200081c6 <__copybits+0x42>
200081ce:	bc10      	pop	{r4}
200081d0:	4770      	bx	lr
200081d2:	bf00      	nop

200081d4 <__any_on>:
200081d4:	6902      	ldr	r2, [r0, #16]
200081d6:	114b      	asrs	r3, r1, #5
200081d8:	429a      	cmp	r2, r3
200081da:	db10      	blt.n	200081fe <__any_on+0x2a>
200081dc:	dd0e      	ble.n	200081fc <__any_on+0x28>
200081de:	f011 011f 	ands.w	r1, r1, #31
200081e2:	d00b      	beq.n	200081fc <__any_on+0x28>
200081e4:	461a      	mov	r2, r3
200081e6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
200081ea:	695b      	ldr	r3, [r3, #20]
200081ec:	fa23 fc01 	lsr.w	ip, r3, r1
200081f0:	fa0c f101 	lsl.w	r1, ip, r1
200081f4:	4299      	cmp	r1, r3
200081f6:	d002      	beq.n	200081fe <__any_on+0x2a>
200081f8:	2001      	movs	r0, #1
200081fa:	4770      	bx	lr
200081fc:	461a      	mov	r2, r3
200081fe:	3204      	adds	r2, #4
20008200:	f100 0114 	add.w	r1, r0, #20
20008204:	eb00 0382 	add.w	r3, r0, r2, lsl #2
20008208:	f103 0c04 	add.w	ip, r3, #4
2000820c:	4561      	cmp	r1, ip
2000820e:	d20b      	bcs.n	20008228 <__any_on+0x54>
20008210:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
20008214:	2a00      	cmp	r2, #0
20008216:	d1ef      	bne.n	200081f8 <__any_on+0x24>
20008218:	4299      	cmp	r1, r3
2000821a:	d205      	bcs.n	20008228 <__any_on+0x54>
2000821c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
20008220:	2a00      	cmp	r2, #0
20008222:	d1e9      	bne.n	200081f8 <__any_on+0x24>
20008224:	4299      	cmp	r1, r3
20008226:	d3f9      	bcc.n	2000821c <__any_on+0x48>
20008228:	2000      	movs	r0, #0
2000822a:	4770      	bx	lr

2000822c <_Bfree>:
2000822c:	b530      	push	{r4, r5, lr}
2000822e:	6a45      	ldr	r5, [r0, #36]	; 0x24
20008230:	b083      	sub	sp, #12
20008232:	4604      	mov	r4, r0
20008234:	b155      	cbz	r5, 2000824c <_Bfree+0x20>
20008236:	b139      	cbz	r1, 20008248 <_Bfree+0x1c>
20008238:	6a63      	ldr	r3, [r4, #36]	; 0x24
2000823a:	684a      	ldr	r2, [r1, #4]
2000823c:	68db      	ldr	r3, [r3, #12]
2000823e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
20008242:	6008      	str	r0, [r1, #0]
20008244:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
20008248:	b003      	add	sp, #12
2000824a:	bd30      	pop	{r4, r5, pc}
2000824c:	2010      	movs	r0, #16
2000824e:	9101      	str	r1, [sp, #4]
20008250:	f7ff fa24 	bl	2000769c <malloc>
20008254:	9901      	ldr	r1, [sp, #4]
20008256:	6260      	str	r0, [r4, #36]	; 0x24
20008258:	60c5      	str	r5, [r0, #12]
2000825a:	6045      	str	r5, [r0, #4]
2000825c:	6085      	str	r5, [r0, #8]
2000825e:	6005      	str	r5, [r0, #0]
20008260:	e7e9      	b.n	20008236 <_Bfree+0xa>
20008262:	bf00      	nop

20008264 <_Balloc>:
20008264:	b570      	push	{r4, r5, r6, lr}
20008266:	6a44      	ldr	r4, [r0, #36]	; 0x24
20008268:	4606      	mov	r6, r0
2000826a:	460d      	mov	r5, r1
2000826c:	b164      	cbz	r4, 20008288 <_Balloc+0x24>
2000826e:	68e2      	ldr	r2, [r4, #12]
20008270:	b1a2      	cbz	r2, 2000829c <_Balloc+0x38>
20008272:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
20008276:	b1eb      	cbz	r3, 200082b4 <_Balloc+0x50>
20008278:	6819      	ldr	r1, [r3, #0]
2000827a:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
2000827e:	2200      	movs	r2, #0
20008280:	60da      	str	r2, [r3, #12]
20008282:	611a      	str	r2, [r3, #16]
20008284:	4618      	mov	r0, r3
20008286:	bd70      	pop	{r4, r5, r6, pc}
20008288:	2010      	movs	r0, #16
2000828a:	f7ff fa07 	bl	2000769c <malloc>
2000828e:	2300      	movs	r3, #0
20008290:	4604      	mov	r4, r0
20008292:	6270      	str	r0, [r6, #36]	; 0x24
20008294:	60c3      	str	r3, [r0, #12]
20008296:	6043      	str	r3, [r0, #4]
20008298:	6083      	str	r3, [r0, #8]
2000829a:	6003      	str	r3, [r0, #0]
2000829c:	2210      	movs	r2, #16
2000829e:	4630      	mov	r0, r6
200082a0:	2104      	movs	r1, #4
200082a2:	f000 fe27 	bl	20008ef4 <_calloc_r>
200082a6:	6a73      	ldr	r3, [r6, #36]	; 0x24
200082a8:	60e0      	str	r0, [r4, #12]
200082aa:	68da      	ldr	r2, [r3, #12]
200082ac:	2a00      	cmp	r2, #0
200082ae:	d1e0      	bne.n	20008272 <_Balloc+0xe>
200082b0:	4613      	mov	r3, r2
200082b2:	e7e7      	b.n	20008284 <_Balloc+0x20>
200082b4:	2401      	movs	r4, #1
200082b6:	4630      	mov	r0, r6
200082b8:	4621      	mov	r1, r4
200082ba:	40ac      	lsls	r4, r5
200082bc:	1d62      	adds	r2, r4, #5
200082be:	0092      	lsls	r2, r2, #2
200082c0:	f000 fe18 	bl	20008ef4 <_calloc_r>
200082c4:	4603      	mov	r3, r0
200082c6:	2800      	cmp	r0, #0
200082c8:	d0dc      	beq.n	20008284 <_Balloc+0x20>
200082ca:	6045      	str	r5, [r0, #4]
200082cc:	6084      	str	r4, [r0, #8]
200082ce:	e7d6      	b.n	2000827e <_Balloc+0x1a>

200082d0 <__d2b>:
200082d0:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
200082d4:	b083      	sub	sp, #12
200082d6:	2101      	movs	r1, #1
200082d8:	461d      	mov	r5, r3
200082da:	4614      	mov	r4, r2
200082dc:	9f0a      	ldr	r7, [sp, #40]	; 0x28
200082de:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
200082e0:	f7ff ffc0 	bl	20008264 <_Balloc>
200082e4:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
200082e8:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
200082ec:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
200082f0:	4615      	mov	r5, r2
200082f2:	ea5f 5a12 	movs.w	sl, r2, lsr #20
200082f6:	9300      	str	r3, [sp, #0]
200082f8:	bf1c      	itt	ne
200082fa:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
200082fe:	9300      	strne	r3, [sp, #0]
20008300:	4680      	mov	r8, r0
20008302:	2c00      	cmp	r4, #0
20008304:	d023      	beq.n	2000834e <__d2b+0x7e>
20008306:	a802      	add	r0, sp, #8
20008308:	f840 4d04 	str.w	r4, [r0, #-4]!
2000830c:	f7ff fe22 	bl	20007f54 <__lo0bits>
20008310:	4603      	mov	r3, r0
20008312:	2800      	cmp	r0, #0
20008314:	d137      	bne.n	20008386 <__d2b+0xb6>
20008316:	9901      	ldr	r1, [sp, #4]
20008318:	9a00      	ldr	r2, [sp, #0]
2000831a:	f8c8 1014 	str.w	r1, [r8, #20]
2000831e:	2a00      	cmp	r2, #0
20008320:	bf14      	ite	ne
20008322:	2402      	movne	r4, #2
20008324:	2401      	moveq	r4, #1
20008326:	f8c8 2018 	str.w	r2, [r8, #24]
2000832a:	f8c8 4010 	str.w	r4, [r8, #16]
2000832e:	f1ba 0f00 	cmp.w	sl, #0
20008332:	d01b      	beq.n	2000836c <__d2b+0x9c>
20008334:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
20008338:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
2000833c:	f1aa 0a03 	sub.w	sl, sl, #3
20008340:	4453      	add	r3, sl
20008342:	603b      	str	r3, [r7, #0]
20008344:	6032      	str	r2, [r6, #0]
20008346:	4640      	mov	r0, r8
20008348:	b003      	add	sp, #12
2000834a:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
2000834e:	4668      	mov	r0, sp
20008350:	f7ff fe00 	bl	20007f54 <__lo0bits>
20008354:	2301      	movs	r3, #1
20008356:	461c      	mov	r4, r3
20008358:	f8c8 3010 	str.w	r3, [r8, #16]
2000835c:	9b00      	ldr	r3, [sp, #0]
2000835e:	f8c8 3014 	str.w	r3, [r8, #20]
20008362:	f100 0320 	add.w	r3, r0, #32
20008366:	f1ba 0f00 	cmp.w	sl, #0
2000836a:	d1e3      	bne.n	20008334 <__d2b+0x64>
2000836c:	eb08 0284 	add.w	r2, r8, r4, lsl #2
20008370:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
20008374:	3b02      	subs	r3, #2
20008376:	603b      	str	r3, [r7, #0]
20008378:	6910      	ldr	r0, [r2, #16]
2000837a:	f7ff fdcb 	bl	20007f14 <__hi0bits>
2000837e:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
20008382:	6030      	str	r0, [r6, #0]
20008384:	e7df      	b.n	20008346 <__d2b+0x76>
20008386:	9a00      	ldr	r2, [sp, #0]
20008388:	f1c0 0120 	rsb	r1, r0, #32
2000838c:	fa12 f101 	lsls.w	r1, r2, r1
20008390:	40c2      	lsrs	r2, r0
20008392:	9801      	ldr	r0, [sp, #4]
20008394:	4301      	orrs	r1, r0
20008396:	f8c8 1014 	str.w	r1, [r8, #20]
2000839a:	9200      	str	r2, [sp, #0]
2000839c:	e7bf      	b.n	2000831e <__d2b+0x4e>
2000839e:	bf00      	nop

200083a0 <__mdiff>:
200083a0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
200083a4:	6913      	ldr	r3, [r2, #16]
200083a6:	690f      	ldr	r7, [r1, #16]
200083a8:	460c      	mov	r4, r1
200083aa:	4615      	mov	r5, r2
200083ac:	1aff      	subs	r7, r7, r3
200083ae:	2f00      	cmp	r7, #0
200083b0:	d04f      	beq.n	20008452 <__mdiff+0xb2>
200083b2:	db6a      	blt.n	2000848a <__mdiff+0xea>
200083b4:	2700      	movs	r7, #0
200083b6:	f101 0614 	add.w	r6, r1, #20
200083ba:	6861      	ldr	r1, [r4, #4]
200083bc:	f7ff ff52 	bl	20008264 <_Balloc>
200083c0:	f8d5 8010 	ldr.w	r8, [r5, #16]
200083c4:	f8d4 c010 	ldr.w	ip, [r4, #16]
200083c8:	f105 0114 	add.w	r1, r5, #20
200083cc:	2200      	movs	r2, #0
200083ce:	eb05 0588 	add.w	r5, r5, r8, lsl #2
200083d2:	eb04 048c 	add.w	r4, r4, ip, lsl #2
200083d6:	f105 0814 	add.w	r8, r5, #20
200083da:	3414      	adds	r4, #20
200083dc:	f100 0314 	add.w	r3, r0, #20
200083e0:	60c7      	str	r7, [r0, #12]
200083e2:	f851 7b04 	ldr.w	r7, [r1], #4
200083e6:	f856 5b04 	ldr.w	r5, [r6], #4
200083ea:	46bb      	mov	fp, r7
200083ec:	fa1f fa87 	uxth.w	sl, r7
200083f0:	0c3f      	lsrs	r7, r7, #16
200083f2:	fa1f f985 	uxth.w	r9, r5
200083f6:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
200083fa:	ebca 0a09 	rsb	sl, sl, r9
200083fe:	4452      	add	r2, sl
20008400:	eb07 4722 	add.w	r7, r7, r2, asr #16
20008404:	b292      	uxth	r2, r2
20008406:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
2000840a:	f843 2b04 	str.w	r2, [r3], #4
2000840e:	143a      	asrs	r2, r7, #16
20008410:	4588      	cmp	r8, r1
20008412:	d8e6      	bhi.n	200083e2 <__mdiff+0x42>
20008414:	42a6      	cmp	r6, r4
20008416:	d20e      	bcs.n	20008436 <__mdiff+0x96>
20008418:	f856 1b04 	ldr.w	r1, [r6], #4
2000841c:	b28d      	uxth	r5, r1
2000841e:	0c09      	lsrs	r1, r1, #16
20008420:	1952      	adds	r2, r2, r5
20008422:	eb01 4122 	add.w	r1, r1, r2, asr #16
20008426:	b292      	uxth	r2, r2
20008428:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
2000842c:	f843 2b04 	str.w	r2, [r3], #4
20008430:	140a      	asrs	r2, r1, #16
20008432:	42b4      	cmp	r4, r6
20008434:	d8f0      	bhi.n	20008418 <__mdiff+0x78>
20008436:	f853 2c04 	ldr.w	r2, [r3, #-4]
2000843a:	b932      	cbnz	r2, 2000844a <__mdiff+0xaa>
2000843c:	f853 2c08 	ldr.w	r2, [r3, #-8]
20008440:	f10c 3cff 	add.w	ip, ip, #4294967295
20008444:	3b04      	subs	r3, #4
20008446:	2a00      	cmp	r2, #0
20008448:	d0f8      	beq.n	2000843c <__mdiff+0x9c>
2000844a:	f8c0 c010 	str.w	ip, [r0, #16]
2000844e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008452:	3304      	adds	r3, #4
20008454:	f101 0614 	add.w	r6, r1, #20
20008458:	009b      	lsls	r3, r3, #2
2000845a:	18d2      	adds	r2, r2, r3
2000845c:	18cb      	adds	r3, r1, r3
2000845e:	3304      	adds	r3, #4
20008460:	3204      	adds	r2, #4
20008462:	f853 cc04 	ldr.w	ip, [r3, #-4]
20008466:	3b04      	subs	r3, #4
20008468:	f852 1c04 	ldr.w	r1, [r2, #-4]
2000846c:	3a04      	subs	r2, #4
2000846e:	458c      	cmp	ip, r1
20008470:	d10a      	bne.n	20008488 <__mdiff+0xe8>
20008472:	429e      	cmp	r6, r3
20008474:	d3f5      	bcc.n	20008462 <__mdiff+0xc2>
20008476:	2100      	movs	r1, #0
20008478:	f7ff fef4 	bl	20008264 <_Balloc>
2000847c:	2301      	movs	r3, #1
2000847e:	6103      	str	r3, [r0, #16]
20008480:	2300      	movs	r3, #0
20008482:	6143      	str	r3, [r0, #20]
20008484:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
20008488:	d297      	bcs.n	200083ba <__mdiff+0x1a>
2000848a:	4623      	mov	r3, r4
2000848c:	462c      	mov	r4, r5
2000848e:	2701      	movs	r7, #1
20008490:	461d      	mov	r5, r3
20008492:	f104 0614 	add.w	r6, r4, #20
20008496:	e790      	b.n	200083ba <__mdiff+0x1a>

20008498 <__lshift>:
20008498:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
2000849c:	690d      	ldr	r5, [r1, #16]
2000849e:	688b      	ldr	r3, [r1, #8]
200084a0:	1156      	asrs	r6, r2, #5
200084a2:	3501      	adds	r5, #1
200084a4:	460c      	mov	r4, r1
200084a6:	19ad      	adds	r5, r5, r6
200084a8:	4690      	mov	r8, r2
200084aa:	429d      	cmp	r5, r3
200084ac:	4682      	mov	sl, r0
200084ae:	6849      	ldr	r1, [r1, #4]
200084b0:	dd03      	ble.n	200084ba <__lshift+0x22>
200084b2:	005b      	lsls	r3, r3, #1
200084b4:	3101      	adds	r1, #1
200084b6:	429d      	cmp	r5, r3
200084b8:	dcfb      	bgt.n	200084b2 <__lshift+0x1a>
200084ba:	4650      	mov	r0, sl
200084bc:	f7ff fed2 	bl	20008264 <_Balloc>
200084c0:	2e00      	cmp	r6, #0
200084c2:	4607      	mov	r7, r0
200084c4:	f100 0214 	add.w	r2, r0, #20
200084c8:	dd0a      	ble.n	200084e0 <__lshift+0x48>
200084ca:	2300      	movs	r3, #0
200084cc:	4619      	mov	r1, r3
200084ce:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
200084d2:	3301      	adds	r3, #1
200084d4:	42b3      	cmp	r3, r6
200084d6:	d1fa      	bne.n	200084ce <__lshift+0x36>
200084d8:	eb07 0383 	add.w	r3, r7, r3, lsl #2
200084dc:	f103 0214 	add.w	r2, r3, #20
200084e0:	6920      	ldr	r0, [r4, #16]
200084e2:	f104 0314 	add.w	r3, r4, #20
200084e6:	eb04 0080 	add.w	r0, r4, r0, lsl #2
200084ea:	3014      	adds	r0, #20
200084ec:	f018 081f 	ands.w	r8, r8, #31
200084f0:	d01b      	beq.n	2000852a <__lshift+0x92>
200084f2:	f1c8 0e20 	rsb	lr, r8, #32
200084f6:	2100      	movs	r1, #0
200084f8:	681e      	ldr	r6, [r3, #0]
200084fa:	fa06 fc08 	lsl.w	ip, r6, r8
200084fe:	ea41 010c 	orr.w	r1, r1, ip
20008502:	f842 1b04 	str.w	r1, [r2], #4
20008506:	f853 1b04 	ldr.w	r1, [r3], #4
2000850a:	4298      	cmp	r0, r3
2000850c:	fa21 f10e 	lsr.w	r1, r1, lr
20008510:	d8f2      	bhi.n	200084f8 <__lshift+0x60>
20008512:	6011      	str	r1, [r2, #0]
20008514:	b101      	cbz	r1, 20008518 <__lshift+0x80>
20008516:	3501      	adds	r5, #1
20008518:	4650      	mov	r0, sl
2000851a:	3d01      	subs	r5, #1
2000851c:	4621      	mov	r1, r4
2000851e:	613d      	str	r5, [r7, #16]
20008520:	f7ff fe84 	bl	2000822c <_Bfree>
20008524:	4638      	mov	r0, r7
20008526:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000852a:	f853 1008 	ldr.w	r1, [r3, r8]
2000852e:	f842 1008 	str.w	r1, [r2, r8]
20008532:	f108 0804 	add.w	r8, r8, #4
20008536:	eb08 0103 	add.w	r1, r8, r3
2000853a:	4288      	cmp	r0, r1
2000853c:	d9ec      	bls.n	20008518 <__lshift+0x80>
2000853e:	f853 1008 	ldr.w	r1, [r3, r8]
20008542:	f842 1008 	str.w	r1, [r2, r8]
20008546:	f108 0804 	add.w	r8, r8, #4
2000854a:	eb08 0103 	add.w	r1, r8, r3
2000854e:	4288      	cmp	r0, r1
20008550:	d8eb      	bhi.n	2000852a <__lshift+0x92>
20008552:	e7e1      	b.n	20008518 <__lshift+0x80>

20008554 <__multiply>:
20008554:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008558:	f8d1 8010 	ldr.w	r8, [r1, #16]
2000855c:	6917      	ldr	r7, [r2, #16]
2000855e:	460d      	mov	r5, r1
20008560:	4616      	mov	r6, r2
20008562:	b087      	sub	sp, #28
20008564:	45b8      	cmp	r8, r7
20008566:	bfb5      	itete	lt
20008568:	4615      	movlt	r5, r2
2000856a:	463b      	movge	r3, r7
2000856c:	460b      	movlt	r3, r1
2000856e:	4647      	movge	r7, r8
20008570:	bfb4      	ite	lt
20008572:	461e      	movlt	r6, r3
20008574:	4698      	movge	r8, r3
20008576:	68ab      	ldr	r3, [r5, #8]
20008578:	eb08 0407 	add.w	r4, r8, r7
2000857c:	6869      	ldr	r1, [r5, #4]
2000857e:	429c      	cmp	r4, r3
20008580:	bfc8      	it	gt
20008582:	3101      	addgt	r1, #1
20008584:	f7ff fe6e 	bl	20008264 <_Balloc>
20008588:	eb00 0384 	add.w	r3, r0, r4, lsl #2
2000858c:	f100 0b14 	add.w	fp, r0, #20
20008590:	3314      	adds	r3, #20
20008592:	9003      	str	r0, [sp, #12]
20008594:	459b      	cmp	fp, r3
20008596:	9304      	str	r3, [sp, #16]
20008598:	d206      	bcs.n	200085a8 <__multiply+0x54>
2000859a:	9904      	ldr	r1, [sp, #16]
2000859c:	465b      	mov	r3, fp
2000859e:	2200      	movs	r2, #0
200085a0:	f843 2b04 	str.w	r2, [r3], #4
200085a4:	4299      	cmp	r1, r3
200085a6:	d8fb      	bhi.n	200085a0 <__multiply+0x4c>
200085a8:	eb06 0888 	add.w	r8, r6, r8, lsl #2
200085ac:	f106 0914 	add.w	r9, r6, #20
200085b0:	f108 0814 	add.w	r8, r8, #20
200085b4:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
200085b8:	3514      	adds	r5, #20
200085ba:	45c1      	cmp	r9, r8
200085bc:	f8cd 8004 	str.w	r8, [sp, #4]
200085c0:	f10c 0c14 	add.w	ip, ip, #20
200085c4:	9502      	str	r5, [sp, #8]
200085c6:	d24b      	bcs.n	20008660 <__multiply+0x10c>
200085c8:	f04f 0a00 	mov.w	sl, #0
200085cc:	9405      	str	r4, [sp, #20]
200085ce:	f859 400a 	ldr.w	r4, [r9, sl]
200085d2:	eb0a 080b 	add.w	r8, sl, fp
200085d6:	b2a0      	uxth	r0, r4
200085d8:	b1d8      	cbz	r0, 20008612 <__multiply+0xbe>
200085da:	9a02      	ldr	r2, [sp, #8]
200085dc:	4643      	mov	r3, r8
200085de:	2400      	movs	r4, #0
200085e0:	f852 5b04 	ldr.w	r5, [r2], #4
200085e4:	6819      	ldr	r1, [r3, #0]
200085e6:	b2af      	uxth	r7, r5
200085e8:	0c2d      	lsrs	r5, r5, #16
200085ea:	b28e      	uxth	r6, r1
200085ec:	0c09      	lsrs	r1, r1, #16
200085ee:	fb00 6607 	mla	r6, r0, r7, r6
200085f2:	fb00 1105 	mla	r1, r0, r5, r1
200085f6:	1936      	adds	r6, r6, r4
200085f8:	eb01 4116 	add.w	r1, r1, r6, lsr #16
200085fc:	b2b6      	uxth	r6, r6
200085fe:	0c0c      	lsrs	r4, r1, #16
20008600:	4594      	cmp	ip, r2
20008602:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
20008606:	f843 6b04 	str.w	r6, [r3], #4
2000860a:	d8e9      	bhi.n	200085e0 <__multiply+0x8c>
2000860c:	601c      	str	r4, [r3, #0]
2000860e:	f859 400a 	ldr.w	r4, [r9, sl]
20008612:	0c24      	lsrs	r4, r4, #16
20008614:	d01c      	beq.n	20008650 <__multiply+0xfc>
20008616:	f85b 200a 	ldr.w	r2, [fp, sl]
2000861a:	4641      	mov	r1, r8
2000861c:	9b02      	ldr	r3, [sp, #8]
2000861e:	2500      	movs	r5, #0
20008620:	4610      	mov	r0, r2
20008622:	881e      	ldrh	r6, [r3, #0]
20008624:	b297      	uxth	r7, r2
20008626:	fb06 5504 	mla	r5, r6, r4, r5
2000862a:	eb05 4510 	add.w	r5, r5, r0, lsr #16
2000862e:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
20008632:	600f      	str	r7, [r1, #0]
20008634:	f851 0f04 	ldr.w	r0, [r1, #4]!
20008638:	f853 2b04 	ldr.w	r2, [r3], #4
2000863c:	b286      	uxth	r6, r0
2000863e:	0c12      	lsrs	r2, r2, #16
20008640:	fb02 6204 	mla	r2, r2, r4, r6
20008644:	eb02 4215 	add.w	r2, r2, r5, lsr #16
20008648:	0c15      	lsrs	r5, r2, #16
2000864a:	459c      	cmp	ip, r3
2000864c:	d8e9      	bhi.n	20008622 <__multiply+0xce>
2000864e:	600a      	str	r2, [r1, #0]
20008650:	f10a 0a04 	add.w	sl, sl, #4
20008654:	9a01      	ldr	r2, [sp, #4]
20008656:	eb0a 0309 	add.w	r3, sl, r9
2000865a:	429a      	cmp	r2, r3
2000865c:	d8b7      	bhi.n	200085ce <__multiply+0x7a>
2000865e:	9c05      	ldr	r4, [sp, #20]
20008660:	2c00      	cmp	r4, #0
20008662:	dd0b      	ble.n	2000867c <__multiply+0x128>
20008664:	9a04      	ldr	r2, [sp, #16]
20008666:	f852 3c04 	ldr.w	r3, [r2, #-4]
2000866a:	b93b      	cbnz	r3, 2000867c <__multiply+0x128>
2000866c:	4613      	mov	r3, r2
2000866e:	e003      	b.n	20008678 <__multiply+0x124>
20008670:	f853 2c08 	ldr.w	r2, [r3, #-8]
20008674:	3b04      	subs	r3, #4
20008676:	b90a      	cbnz	r2, 2000867c <__multiply+0x128>
20008678:	3c01      	subs	r4, #1
2000867a:	d1f9      	bne.n	20008670 <__multiply+0x11c>
2000867c:	9b03      	ldr	r3, [sp, #12]
2000867e:	4618      	mov	r0, r3
20008680:	611c      	str	r4, [r3, #16]
20008682:	b007      	add	sp, #28
20008684:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

20008688 <__i2b>:
20008688:	b510      	push	{r4, lr}
2000868a:	460c      	mov	r4, r1
2000868c:	2101      	movs	r1, #1
2000868e:	f7ff fde9 	bl	20008264 <_Balloc>
20008692:	2201      	movs	r2, #1
20008694:	6144      	str	r4, [r0, #20]
20008696:	6102      	str	r2, [r0, #16]
20008698:	bd10      	pop	{r4, pc}
2000869a:	bf00      	nop

2000869c <__multadd>:
2000869c:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
200086a0:	460d      	mov	r5, r1
200086a2:	2100      	movs	r1, #0
200086a4:	4606      	mov	r6, r0
200086a6:	692c      	ldr	r4, [r5, #16]
200086a8:	b083      	sub	sp, #12
200086aa:	f105 0814 	add.w	r8, r5, #20
200086ae:	4608      	mov	r0, r1
200086b0:	f858 7001 	ldr.w	r7, [r8, r1]
200086b4:	3001      	adds	r0, #1
200086b6:	fa1f fa87 	uxth.w	sl, r7
200086ba:	ea4f 4c17 	mov.w	ip, r7, lsr #16
200086be:	fb0a 3302 	mla	r3, sl, r2, r3
200086c2:	fb0c fc02 	mul.w	ip, ip, r2
200086c6:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
200086ca:	b29b      	uxth	r3, r3
200086cc:	eb03 430c 	add.w	r3, r3, ip, lsl #16
200086d0:	f848 3001 	str.w	r3, [r8, r1]
200086d4:	3104      	adds	r1, #4
200086d6:	4284      	cmp	r4, r0
200086d8:	ea4f 431c 	mov.w	r3, ip, lsr #16
200086dc:	dce8      	bgt.n	200086b0 <__multadd+0x14>
200086de:	b13b      	cbz	r3, 200086f0 <__multadd+0x54>
200086e0:	68aa      	ldr	r2, [r5, #8]
200086e2:	4294      	cmp	r4, r2
200086e4:	da08      	bge.n	200086f8 <__multadd+0x5c>
200086e6:	eb05 0284 	add.w	r2, r5, r4, lsl #2
200086ea:	3401      	adds	r4, #1
200086ec:	612c      	str	r4, [r5, #16]
200086ee:	6153      	str	r3, [r2, #20]
200086f0:	4628      	mov	r0, r5
200086f2:	b003      	add	sp, #12
200086f4:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
200086f8:	6869      	ldr	r1, [r5, #4]
200086fa:	4630      	mov	r0, r6
200086fc:	9301      	str	r3, [sp, #4]
200086fe:	3101      	adds	r1, #1
20008700:	f7ff fdb0 	bl	20008264 <_Balloc>
20008704:	692a      	ldr	r2, [r5, #16]
20008706:	f105 010c 	add.w	r1, r5, #12
2000870a:	3202      	adds	r2, #2
2000870c:	0092      	lsls	r2, r2, #2
2000870e:	4607      	mov	r7, r0
20008710:	300c      	adds	r0, #12
20008712:	f7ff fad7 	bl	20007cc4 <memcpy>
20008716:	4629      	mov	r1, r5
20008718:	4630      	mov	r0, r6
2000871a:	463d      	mov	r5, r7
2000871c:	f7ff fd86 	bl	2000822c <_Bfree>
20008720:	9b01      	ldr	r3, [sp, #4]
20008722:	e7e0      	b.n	200086e6 <__multadd+0x4a>

20008724 <__pow5mult>:
20008724:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20008728:	4615      	mov	r5, r2
2000872a:	f012 0203 	ands.w	r2, r2, #3
2000872e:	4604      	mov	r4, r0
20008730:	4688      	mov	r8, r1
20008732:	d12c      	bne.n	2000878e <__pow5mult+0x6a>
20008734:	10ad      	asrs	r5, r5, #2
20008736:	d01e      	beq.n	20008776 <__pow5mult+0x52>
20008738:	6a66      	ldr	r6, [r4, #36]	; 0x24
2000873a:	2e00      	cmp	r6, #0
2000873c:	d034      	beq.n	200087a8 <__pow5mult+0x84>
2000873e:	68b7      	ldr	r7, [r6, #8]
20008740:	2f00      	cmp	r7, #0
20008742:	d03b      	beq.n	200087bc <__pow5mult+0x98>
20008744:	f015 0f01 	tst.w	r5, #1
20008748:	d108      	bne.n	2000875c <__pow5mult+0x38>
2000874a:	106d      	asrs	r5, r5, #1
2000874c:	d013      	beq.n	20008776 <__pow5mult+0x52>
2000874e:	683e      	ldr	r6, [r7, #0]
20008750:	b1a6      	cbz	r6, 2000877c <__pow5mult+0x58>
20008752:	4630      	mov	r0, r6
20008754:	4607      	mov	r7, r0
20008756:	f015 0f01 	tst.w	r5, #1
2000875a:	d0f6      	beq.n	2000874a <__pow5mult+0x26>
2000875c:	4641      	mov	r1, r8
2000875e:	463a      	mov	r2, r7
20008760:	4620      	mov	r0, r4
20008762:	f7ff fef7 	bl	20008554 <__multiply>
20008766:	4641      	mov	r1, r8
20008768:	4606      	mov	r6, r0
2000876a:	4620      	mov	r0, r4
2000876c:	f7ff fd5e 	bl	2000822c <_Bfree>
20008770:	106d      	asrs	r5, r5, #1
20008772:	46b0      	mov	r8, r6
20008774:	d1eb      	bne.n	2000874e <__pow5mult+0x2a>
20008776:	4640      	mov	r0, r8
20008778:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
2000877c:	4639      	mov	r1, r7
2000877e:	463a      	mov	r2, r7
20008780:	4620      	mov	r0, r4
20008782:	f7ff fee7 	bl	20008554 <__multiply>
20008786:	6038      	str	r0, [r7, #0]
20008788:	4607      	mov	r7, r0
2000878a:	6006      	str	r6, [r0, #0]
2000878c:	e7e3      	b.n	20008756 <__pow5mult+0x32>
2000878e:	f24a 5cc0 	movw	ip, #42432	; 0xa5c0
20008792:	2300      	movs	r3, #0
20008794:	f2c2 0c00 	movt	ip, #8192	; 0x2000
20008798:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
2000879c:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
200087a0:	f7ff ff7c 	bl	2000869c <__multadd>
200087a4:	4680      	mov	r8, r0
200087a6:	e7c5      	b.n	20008734 <__pow5mult+0x10>
200087a8:	2010      	movs	r0, #16
200087aa:	f7fe ff77 	bl	2000769c <malloc>
200087ae:	2300      	movs	r3, #0
200087b0:	4606      	mov	r6, r0
200087b2:	6260      	str	r0, [r4, #36]	; 0x24
200087b4:	60c3      	str	r3, [r0, #12]
200087b6:	6043      	str	r3, [r0, #4]
200087b8:	6083      	str	r3, [r0, #8]
200087ba:	6003      	str	r3, [r0, #0]
200087bc:	4620      	mov	r0, r4
200087be:	f240 2171 	movw	r1, #625	; 0x271
200087c2:	f7ff ff61 	bl	20008688 <__i2b>
200087c6:	2300      	movs	r3, #0
200087c8:	60b0      	str	r0, [r6, #8]
200087ca:	4607      	mov	r7, r0
200087cc:	6003      	str	r3, [r0, #0]
200087ce:	e7b9      	b.n	20008744 <__pow5mult+0x20>

200087d0 <__s2b>:
200087d0:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
200087d4:	461e      	mov	r6, r3
200087d6:	f648 6339 	movw	r3, #36409	; 0x8e39
200087da:	f106 0c08 	add.w	ip, r6, #8
200087de:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
200087e2:	4688      	mov	r8, r1
200087e4:	4605      	mov	r5, r0
200087e6:	4617      	mov	r7, r2
200087e8:	fb83 130c 	smull	r1, r3, r3, ip
200087ec:	ea4f 7cec 	mov.w	ip, ip, asr #31
200087f0:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
200087f4:	f1bc 0f01 	cmp.w	ip, #1
200087f8:	dd35      	ble.n	20008866 <__s2b+0x96>
200087fa:	2100      	movs	r1, #0
200087fc:	2201      	movs	r2, #1
200087fe:	0052      	lsls	r2, r2, #1
20008800:	3101      	adds	r1, #1
20008802:	4594      	cmp	ip, r2
20008804:	dcfb      	bgt.n	200087fe <__s2b+0x2e>
20008806:	4628      	mov	r0, r5
20008808:	f7ff fd2c 	bl	20008264 <_Balloc>
2000880c:	9b08      	ldr	r3, [sp, #32]
2000880e:	6143      	str	r3, [r0, #20]
20008810:	2301      	movs	r3, #1
20008812:	2f09      	cmp	r7, #9
20008814:	6103      	str	r3, [r0, #16]
20008816:	dd22      	ble.n	2000885e <__s2b+0x8e>
20008818:	f108 0a09 	add.w	sl, r8, #9
2000881c:	2409      	movs	r4, #9
2000881e:	f818 3004 	ldrb.w	r3, [r8, r4]
20008822:	4601      	mov	r1, r0
20008824:	220a      	movs	r2, #10
20008826:	3401      	adds	r4, #1
20008828:	3b30      	subs	r3, #48	; 0x30
2000882a:	4628      	mov	r0, r5
2000882c:	f7ff ff36 	bl	2000869c <__multadd>
20008830:	42a7      	cmp	r7, r4
20008832:	dcf4      	bgt.n	2000881e <__s2b+0x4e>
20008834:	eb0a 0807 	add.w	r8, sl, r7
20008838:	f1a8 0808 	sub.w	r8, r8, #8
2000883c:	42be      	cmp	r6, r7
2000883e:	dd0c      	ble.n	2000885a <__s2b+0x8a>
20008840:	2400      	movs	r4, #0
20008842:	f818 3004 	ldrb.w	r3, [r8, r4]
20008846:	4601      	mov	r1, r0
20008848:	3401      	adds	r4, #1
2000884a:	220a      	movs	r2, #10
2000884c:	3b30      	subs	r3, #48	; 0x30
2000884e:	4628      	mov	r0, r5
20008850:	f7ff ff24 	bl	2000869c <__multadd>
20008854:	19e3      	adds	r3, r4, r7
20008856:	429e      	cmp	r6, r3
20008858:	dcf3      	bgt.n	20008842 <__s2b+0x72>
2000885a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000885e:	f108 080a 	add.w	r8, r8, #10
20008862:	2709      	movs	r7, #9
20008864:	e7ea      	b.n	2000883c <__s2b+0x6c>
20008866:	2100      	movs	r1, #0
20008868:	e7cd      	b.n	20008806 <__s2b+0x36>
2000886a:	bf00      	nop

2000886c <_realloc_r>:
2000886c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008870:	4691      	mov	r9, r2
20008872:	b083      	sub	sp, #12
20008874:	4607      	mov	r7, r0
20008876:	460e      	mov	r6, r1
20008878:	2900      	cmp	r1, #0
2000887a:	f000 813a 	beq.w	20008af2 <_realloc_r+0x286>
2000887e:	f1a1 0808 	sub.w	r8, r1, #8
20008882:	f109 040b 	add.w	r4, r9, #11
20008886:	f7ff fb41 	bl	20007f0c <__malloc_lock>
2000888a:	2c16      	cmp	r4, #22
2000888c:	f8d8 1004 	ldr.w	r1, [r8, #4]
20008890:	460b      	mov	r3, r1
20008892:	f200 80a0 	bhi.w	200089d6 <_realloc_r+0x16a>
20008896:	2210      	movs	r2, #16
20008898:	2500      	movs	r5, #0
2000889a:	4614      	mov	r4, r2
2000889c:	454c      	cmp	r4, r9
2000889e:	bf38      	it	cc
200088a0:	f045 0501 	orrcc.w	r5, r5, #1
200088a4:	2d00      	cmp	r5, #0
200088a6:	f040 812a 	bne.w	20008afe <_realloc_r+0x292>
200088aa:	f021 0a03 	bic.w	sl, r1, #3
200088ae:	4592      	cmp	sl, r2
200088b0:	bfa2      	ittt	ge
200088b2:	4640      	movge	r0, r8
200088b4:	4655      	movge	r5, sl
200088b6:	f108 0808 	addge.w	r8, r8, #8
200088ba:	da75      	bge.n	200089a8 <_realloc_r+0x13c>
200088bc:	f64a 0328 	movw	r3, #43048	; 0xa828
200088c0:	eb08 000a 	add.w	r0, r8, sl
200088c4:	f2c2 0300 	movt	r3, #8192	; 0x2000
200088c8:	f8d3 e008 	ldr.w	lr, [r3, #8]
200088cc:	4586      	cmp	lr, r0
200088ce:	f000 811a 	beq.w	20008b06 <_realloc_r+0x29a>
200088d2:	f8d0 c004 	ldr.w	ip, [r0, #4]
200088d6:	f02c 0b01 	bic.w	fp, ip, #1
200088da:	4483      	add	fp, r0
200088dc:	f8db b004 	ldr.w	fp, [fp, #4]
200088e0:	f01b 0f01 	tst.w	fp, #1
200088e4:	d07c      	beq.n	200089e0 <_realloc_r+0x174>
200088e6:	46ac      	mov	ip, r5
200088e8:	4628      	mov	r0, r5
200088ea:	f011 0f01 	tst.w	r1, #1
200088ee:	f040 809b 	bne.w	20008a28 <_realloc_r+0x1bc>
200088f2:	f856 1c08 	ldr.w	r1, [r6, #-8]
200088f6:	ebc1 0b08 	rsb	fp, r1, r8
200088fa:	f8db 5004 	ldr.w	r5, [fp, #4]
200088fe:	f025 0503 	bic.w	r5, r5, #3
20008902:	2800      	cmp	r0, #0
20008904:	f000 80dd 	beq.w	20008ac2 <_realloc_r+0x256>
20008908:	4570      	cmp	r0, lr
2000890a:	f000 811f 	beq.w	20008b4c <_realloc_r+0x2e0>
2000890e:	eb05 030a 	add.w	r3, r5, sl
20008912:	eb0c 0503 	add.w	r5, ip, r3
20008916:	4295      	cmp	r5, r2
20008918:	bfb8      	it	lt
2000891a:	461d      	movlt	r5, r3
2000891c:	f2c0 80d2 	blt.w	20008ac4 <_realloc_r+0x258>
20008920:	6881      	ldr	r1, [r0, #8]
20008922:	465b      	mov	r3, fp
20008924:	68c0      	ldr	r0, [r0, #12]
20008926:	f1aa 0204 	sub.w	r2, sl, #4
2000892a:	2a24      	cmp	r2, #36	; 0x24
2000892c:	6081      	str	r1, [r0, #8]
2000892e:	60c8      	str	r0, [r1, #12]
20008930:	f853 1f08 	ldr.w	r1, [r3, #8]!
20008934:	f8db 000c 	ldr.w	r0, [fp, #12]
20008938:	6081      	str	r1, [r0, #8]
2000893a:	60c8      	str	r0, [r1, #12]
2000893c:	f200 80d0 	bhi.w	20008ae0 <_realloc_r+0x274>
20008940:	2a13      	cmp	r2, #19
20008942:	469c      	mov	ip, r3
20008944:	d921      	bls.n	2000898a <_realloc_r+0x11e>
20008946:	4631      	mov	r1, r6
20008948:	f10b 0c10 	add.w	ip, fp, #16
2000894c:	f851 0b04 	ldr.w	r0, [r1], #4
20008950:	f8cb 0008 	str.w	r0, [fp, #8]
20008954:	6870      	ldr	r0, [r6, #4]
20008956:	1d0e      	adds	r6, r1, #4
20008958:	2a1b      	cmp	r2, #27
2000895a:	f8cb 000c 	str.w	r0, [fp, #12]
2000895e:	d914      	bls.n	2000898a <_realloc_r+0x11e>
20008960:	6848      	ldr	r0, [r1, #4]
20008962:	1d31      	adds	r1, r6, #4
20008964:	f10b 0c18 	add.w	ip, fp, #24
20008968:	f8cb 0010 	str.w	r0, [fp, #16]
2000896c:	6870      	ldr	r0, [r6, #4]
2000896e:	1d0e      	adds	r6, r1, #4
20008970:	2a24      	cmp	r2, #36	; 0x24
20008972:	f8cb 0014 	str.w	r0, [fp, #20]
20008976:	d108      	bne.n	2000898a <_realloc_r+0x11e>
20008978:	684a      	ldr	r2, [r1, #4]
2000897a:	f10b 0c20 	add.w	ip, fp, #32
2000897e:	f8cb 2018 	str.w	r2, [fp, #24]
20008982:	6872      	ldr	r2, [r6, #4]
20008984:	3608      	adds	r6, #8
20008986:	f8cb 201c 	str.w	r2, [fp, #28]
2000898a:	4631      	mov	r1, r6
2000898c:	4698      	mov	r8, r3
2000898e:	4662      	mov	r2, ip
20008990:	4658      	mov	r0, fp
20008992:	f851 3b04 	ldr.w	r3, [r1], #4
20008996:	f842 3b04 	str.w	r3, [r2], #4
2000899a:	6873      	ldr	r3, [r6, #4]
2000899c:	f8cc 3004 	str.w	r3, [ip, #4]
200089a0:	684b      	ldr	r3, [r1, #4]
200089a2:	6053      	str	r3, [r2, #4]
200089a4:	f8db 3004 	ldr.w	r3, [fp, #4]
200089a8:	ebc4 0c05 	rsb	ip, r4, r5
200089ac:	f1bc 0f0f 	cmp.w	ip, #15
200089b0:	d826      	bhi.n	20008a00 <_realloc_r+0x194>
200089b2:	1942      	adds	r2, r0, r5
200089b4:	f003 0301 	and.w	r3, r3, #1
200089b8:	ea43 0505 	orr.w	r5, r3, r5
200089bc:	6045      	str	r5, [r0, #4]
200089be:	6853      	ldr	r3, [r2, #4]
200089c0:	f043 0301 	orr.w	r3, r3, #1
200089c4:	6053      	str	r3, [r2, #4]
200089c6:	4638      	mov	r0, r7
200089c8:	4645      	mov	r5, r8
200089ca:	f7ff faa1 	bl	20007f10 <__malloc_unlock>
200089ce:	4628      	mov	r0, r5
200089d0:	b003      	add	sp, #12
200089d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200089d6:	f024 0407 	bic.w	r4, r4, #7
200089da:	4622      	mov	r2, r4
200089dc:	0fe5      	lsrs	r5, r4, #31
200089de:	e75d      	b.n	2000889c <_realloc_r+0x30>
200089e0:	f02c 0c03 	bic.w	ip, ip, #3
200089e4:	eb0c 050a 	add.w	r5, ip, sl
200089e8:	4295      	cmp	r5, r2
200089ea:	f6ff af7e 	blt.w	200088ea <_realloc_r+0x7e>
200089ee:	6882      	ldr	r2, [r0, #8]
200089f0:	460b      	mov	r3, r1
200089f2:	68c1      	ldr	r1, [r0, #12]
200089f4:	4640      	mov	r0, r8
200089f6:	f108 0808 	add.w	r8, r8, #8
200089fa:	608a      	str	r2, [r1, #8]
200089fc:	60d1      	str	r1, [r2, #12]
200089fe:	e7d3      	b.n	200089a8 <_realloc_r+0x13c>
20008a00:	1901      	adds	r1, r0, r4
20008a02:	f003 0301 	and.w	r3, r3, #1
20008a06:	eb01 020c 	add.w	r2, r1, ip
20008a0a:	ea43 0404 	orr.w	r4, r3, r4
20008a0e:	f04c 0301 	orr.w	r3, ip, #1
20008a12:	6044      	str	r4, [r0, #4]
20008a14:	604b      	str	r3, [r1, #4]
20008a16:	4638      	mov	r0, r7
20008a18:	6853      	ldr	r3, [r2, #4]
20008a1a:	3108      	adds	r1, #8
20008a1c:	f043 0301 	orr.w	r3, r3, #1
20008a20:	6053      	str	r3, [r2, #4]
20008a22:	f7fe fac1 	bl	20006fa8 <_free_r>
20008a26:	e7ce      	b.n	200089c6 <_realloc_r+0x15a>
20008a28:	4649      	mov	r1, r9
20008a2a:	4638      	mov	r0, r7
20008a2c:	f7fe fe3e 	bl	200076ac <_malloc_r>
20008a30:	4605      	mov	r5, r0
20008a32:	2800      	cmp	r0, #0
20008a34:	d041      	beq.n	20008aba <_realloc_r+0x24e>
20008a36:	f8d8 3004 	ldr.w	r3, [r8, #4]
20008a3a:	f1a0 0208 	sub.w	r2, r0, #8
20008a3e:	f023 0101 	bic.w	r1, r3, #1
20008a42:	4441      	add	r1, r8
20008a44:	428a      	cmp	r2, r1
20008a46:	f000 80d7 	beq.w	20008bf8 <_realloc_r+0x38c>
20008a4a:	f1aa 0204 	sub.w	r2, sl, #4
20008a4e:	4631      	mov	r1, r6
20008a50:	2a24      	cmp	r2, #36	; 0x24
20008a52:	d878      	bhi.n	20008b46 <_realloc_r+0x2da>
20008a54:	2a13      	cmp	r2, #19
20008a56:	4603      	mov	r3, r0
20008a58:	d921      	bls.n	20008a9e <_realloc_r+0x232>
20008a5a:	4634      	mov	r4, r6
20008a5c:	f854 3b04 	ldr.w	r3, [r4], #4
20008a60:	1d21      	adds	r1, r4, #4
20008a62:	f840 3b04 	str.w	r3, [r0], #4
20008a66:	1d03      	adds	r3, r0, #4
20008a68:	f8d6 c004 	ldr.w	ip, [r6, #4]
20008a6c:	2a1b      	cmp	r2, #27
20008a6e:	f8c5 c004 	str.w	ip, [r5, #4]
20008a72:	d914      	bls.n	20008a9e <_realloc_r+0x232>
20008a74:	f8d4 e004 	ldr.w	lr, [r4, #4]
20008a78:	1d1c      	adds	r4, r3, #4
20008a7a:	f101 0c04 	add.w	ip, r1, #4
20008a7e:	f8c0 e004 	str.w	lr, [r0, #4]
20008a82:	6848      	ldr	r0, [r1, #4]
20008a84:	f10c 0104 	add.w	r1, ip, #4
20008a88:	6058      	str	r0, [r3, #4]
20008a8a:	1d23      	adds	r3, r4, #4
20008a8c:	2a24      	cmp	r2, #36	; 0x24
20008a8e:	d106      	bne.n	20008a9e <_realloc_r+0x232>
20008a90:	f8dc 2004 	ldr.w	r2, [ip, #4]
20008a94:	6062      	str	r2, [r4, #4]
20008a96:	684a      	ldr	r2, [r1, #4]
20008a98:	3108      	adds	r1, #8
20008a9a:	605a      	str	r2, [r3, #4]
20008a9c:	3308      	adds	r3, #8
20008a9e:	4608      	mov	r0, r1
20008aa0:	461a      	mov	r2, r3
20008aa2:	f850 4b04 	ldr.w	r4, [r0], #4
20008aa6:	f842 4b04 	str.w	r4, [r2], #4
20008aaa:	6849      	ldr	r1, [r1, #4]
20008aac:	6059      	str	r1, [r3, #4]
20008aae:	6843      	ldr	r3, [r0, #4]
20008ab0:	6053      	str	r3, [r2, #4]
20008ab2:	4631      	mov	r1, r6
20008ab4:	4638      	mov	r0, r7
20008ab6:	f7fe fa77 	bl	20006fa8 <_free_r>
20008aba:	4638      	mov	r0, r7
20008abc:	f7ff fa28 	bl	20007f10 <__malloc_unlock>
20008ac0:	e785      	b.n	200089ce <_realloc_r+0x162>
20008ac2:	4455      	add	r5, sl
20008ac4:	4295      	cmp	r5, r2
20008ac6:	dbaf      	blt.n	20008a28 <_realloc_r+0x1bc>
20008ac8:	465b      	mov	r3, fp
20008aca:	f8db 000c 	ldr.w	r0, [fp, #12]
20008ace:	f1aa 0204 	sub.w	r2, sl, #4
20008ad2:	f853 1f08 	ldr.w	r1, [r3, #8]!
20008ad6:	2a24      	cmp	r2, #36	; 0x24
20008ad8:	6081      	str	r1, [r0, #8]
20008ada:	60c8      	str	r0, [r1, #12]
20008adc:	f67f af30 	bls.w	20008940 <_realloc_r+0xd4>
20008ae0:	4618      	mov	r0, r3
20008ae2:	4631      	mov	r1, r6
20008ae4:	4698      	mov	r8, r3
20008ae6:	f7ff f9b5 	bl	20007e54 <memmove>
20008aea:	4658      	mov	r0, fp
20008aec:	f8db 3004 	ldr.w	r3, [fp, #4]
20008af0:	e75a      	b.n	200089a8 <_realloc_r+0x13c>
20008af2:	4611      	mov	r1, r2
20008af4:	b003      	add	sp, #12
20008af6:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20008afa:	f7fe bdd7 	b.w	200076ac <_malloc_r>
20008afe:	230c      	movs	r3, #12
20008b00:	2500      	movs	r5, #0
20008b02:	603b      	str	r3, [r7, #0]
20008b04:	e763      	b.n	200089ce <_realloc_r+0x162>
20008b06:	f8de 5004 	ldr.w	r5, [lr, #4]
20008b0a:	f104 0b10 	add.w	fp, r4, #16
20008b0e:	f025 0c03 	bic.w	ip, r5, #3
20008b12:	eb0c 000a 	add.w	r0, ip, sl
20008b16:	4558      	cmp	r0, fp
20008b18:	bfb8      	it	lt
20008b1a:	4670      	movlt	r0, lr
20008b1c:	f6ff aee5 	blt.w	200088ea <_realloc_r+0x7e>
20008b20:	eb08 0204 	add.w	r2, r8, r4
20008b24:	1b01      	subs	r1, r0, r4
20008b26:	f041 0101 	orr.w	r1, r1, #1
20008b2a:	609a      	str	r2, [r3, #8]
20008b2c:	6051      	str	r1, [r2, #4]
20008b2e:	4638      	mov	r0, r7
20008b30:	f8d8 1004 	ldr.w	r1, [r8, #4]
20008b34:	4635      	mov	r5, r6
20008b36:	f001 0301 	and.w	r3, r1, #1
20008b3a:	431c      	orrs	r4, r3
20008b3c:	f8c8 4004 	str.w	r4, [r8, #4]
20008b40:	f7ff f9e6 	bl	20007f10 <__malloc_unlock>
20008b44:	e743      	b.n	200089ce <_realloc_r+0x162>
20008b46:	f7ff f985 	bl	20007e54 <memmove>
20008b4a:	e7b2      	b.n	20008ab2 <_realloc_r+0x246>
20008b4c:	4455      	add	r5, sl
20008b4e:	f104 0110 	add.w	r1, r4, #16
20008b52:	44ac      	add	ip, r5
20008b54:	458c      	cmp	ip, r1
20008b56:	dbb5      	blt.n	20008ac4 <_realloc_r+0x258>
20008b58:	465d      	mov	r5, fp
20008b5a:	f8db 000c 	ldr.w	r0, [fp, #12]
20008b5e:	f1aa 0204 	sub.w	r2, sl, #4
20008b62:	f855 1f08 	ldr.w	r1, [r5, #8]!
20008b66:	2a24      	cmp	r2, #36	; 0x24
20008b68:	6081      	str	r1, [r0, #8]
20008b6a:	60c8      	str	r0, [r1, #12]
20008b6c:	d84c      	bhi.n	20008c08 <_realloc_r+0x39c>
20008b6e:	2a13      	cmp	r2, #19
20008b70:	4628      	mov	r0, r5
20008b72:	d924      	bls.n	20008bbe <_realloc_r+0x352>
20008b74:	4631      	mov	r1, r6
20008b76:	f10b 0010 	add.w	r0, fp, #16
20008b7a:	f851 eb04 	ldr.w	lr, [r1], #4
20008b7e:	f8cb e008 	str.w	lr, [fp, #8]
20008b82:	f8d6 e004 	ldr.w	lr, [r6, #4]
20008b86:	1d0e      	adds	r6, r1, #4
20008b88:	2a1b      	cmp	r2, #27
20008b8a:	f8cb e00c 	str.w	lr, [fp, #12]
20008b8e:	d916      	bls.n	20008bbe <_realloc_r+0x352>
20008b90:	f8d1 e004 	ldr.w	lr, [r1, #4]
20008b94:	1d31      	adds	r1, r6, #4
20008b96:	f10b 0018 	add.w	r0, fp, #24
20008b9a:	f8cb e010 	str.w	lr, [fp, #16]
20008b9e:	f8d6 e004 	ldr.w	lr, [r6, #4]
20008ba2:	1d0e      	adds	r6, r1, #4
20008ba4:	2a24      	cmp	r2, #36	; 0x24
20008ba6:	f8cb e014 	str.w	lr, [fp, #20]
20008baa:	d108      	bne.n	20008bbe <_realloc_r+0x352>
20008bac:	684a      	ldr	r2, [r1, #4]
20008bae:	f10b 0020 	add.w	r0, fp, #32
20008bb2:	f8cb 2018 	str.w	r2, [fp, #24]
20008bb6:	6872      	ldr	r2, [r6, #4]
20008bb8:	3608      	adds	r6, #8
20008bba:	f8cb 201c 	str.w	r2, [fp, #28]
20008bbe:	4631      	mov	r1, r6
20008bc0:	4602      	mov	r2, r0
20008bc2:	f851 eb04 	ldr.w	lr, [r1], #4
20008bc6:	f842 eb04 	str.w	lr, [r2], #4
20008bca:	6876      	ldr	r6, [r6, #4]
20008bcc:	6046      	str	r6, [r0, #4]
20008bce:	6849      	ldr	r1, [r1, #4]
20008bd0:	6051      	str	r1, [r2, #4]
20008bd2:	eb0b 0204 	add.w	r2, fp, r4
20008bd6:	ebc4 010c 	rsb	r1, r4, ip
20008bda:	f041 0101 	orr.w	r1, r1, #1
20008bde:	609a      	str	r2, [r3, #8]
20008be0:	6051      	str	r1, [r2, #4]
20008be2:	4638      	mov	r0, r7
20008be4:	f8db 1004 	ldr.w	r1, [fp, #4]
20008be8:	f001 0301 	and.w	r3, r1, #1
20008bec:	431c      	orrs	r4, r3
20008bee:	f8cb 4004 	str.w	r4, [fp, #4]
20008bf2:	f7ff f98d 	bl	20007f10 <__malloc_unlock>
20008bf6:	e6ea      	b.n	200089ce <_realloc_r+0x162>
20008bf8:	6855      	ldr	r5, [r2, #4]
20008bfa:	4640      	mov	r0, r8
20008bfc:	f108 0808 	add.w	r8, r8, #8
20008c00:	f025 0503 	bic.w	r5, r5, #3
20008c04:	4455      	add	r5, sl
20008c06:	e6cf      	b.n	200089a8 <_realloc_r+0x13c>
20008c08:	4631      	mov	r1, r6
20008c0a:	4628      	mov	r0, r5
20008c0c:	9300      	str	r3, [sp, #0]
20008c0e:	f8cd c004 	str.w	ip, [sp, #4]
20008c12:	f7ff f91f 	bl	20007e54 <memmove>
20008c16:	f8dd c004 	ldr.w	ip, [sp, #4]
20008c1a:	9b00      	ldr	r3, [sp, #0]
20008c1c:	e7d9      	b.n	20008bd2 <_realloc_r+0x366>
20008c1e:	bf00      	nop

20008c20 <__isinfd>:
20008c20:	4602      	mov	r2, r0
20008c22:	4240      	negs	r0, r0
20008c24:	ea40 0302 	orr.w	r3, r0, r2
20008c28:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20008c2c:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
20008c30:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
20008c34:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
20008c38:	4258      	negs	r0, r3
20008c3a:	ea40 0303 	orr.w	r3, r0, r3
20008c3e:	17d8      	asrs	r0, r3, #31
20008c40:	3001      	adds	r0, #1
20008c42:	4770      	bx	lr

20008c44 <__isnand>:
20008c44:	4602      	mov	r2, r0
20008c46:	4240      	negs	r0, r0
20008c48:	4310      	orrs	r0, r2
20008c4a:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
20008c4e:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
20008c52:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
20008c56:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
20008c5a:	0fc0      	lsrs	r0, r0, #31
20008c5c:	4770      	bx	lr
20008c5e:	bf00      	nop

20008c60 <_sbrk_r>:
20008c60:	b538      	push	{r3, r4, r5, lr}
20008c62:	f64a 644c 	movw	r4, #44620	; 0xae4c
20008c66:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008c6a:	4605      	mov	r5, r0
20008c6c:	4608      	mov	r0, r1
20008c6e:	2300      	movs	r3, #0
20008c70:	6023      	str	r3, [r4, #0]
20008c72:	f7f9 f80b 	bl	20001c8c <_sbrk>
20008c76:	f1b0 3fff 	cmp.w	r0, #4294967295
20008c7a:	d000      	beq.n	20008c7e <_sbrk_r+0x1e>
20008c7c:	bd38      	pop	{r3, r4, r5, pc}
20008c7e:	6823      	ldr	r3, [r4, #0]
20008c80:	2b00      	cmp	r3, #0
20008c82:	d0fb      	beq.n	20008c7c <_sbrk_r+0x1c>
20008c84:	602b      	str	r3, [r5, #0]
20008c86:	bd38      	pop	{r3, r4, r5, pc}

20008c88 <__sclose>:
20008c88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008c8c:	f000 b960 	b.w	20008f50 <_close_r>

20008c90 <__sseek>:
20008c90:	b510      	push	{r4, lr}
20008c92:	460c      	mov	r4, r1
20008c94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008c98:	f000 f9fe 	bl	20009098 <_lseek_r>
20008c9c:	89a3      	ldrh	r3, [r4, #12]
20008c9e:	f1b0 3fff 	cmp.w	r0, #4294967295
20008ca2:	bf15      	itete	ne
20008ca4:	6560      	strne	r0, [r4, #84]	; 0x54
20008ca6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
20008caa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
20008cae:	81a3      	strheq	r3, [r4, #12]
20008cb0:	bf18      	it	ne
20008cb2:	81a3      	strhne	r3, [r4, #12]
20008cb4:	bd10      	pop	{r4, pc}
20008cb6:	bf00      	nop

20008cb8 <__swrite>:
20008cb8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20008cbc:	461d      	mov	r5, r3
20008cbe:	898b      	ldrh	r3, [r1, #12]
20008cc0:	460c      	mov	r4, r1
20008cc2:	4616      	mov	r6, r2
20008cc4:	4607      	mov	r7, r0
20008cc6:	f413 7f80 	tst.w	r3, #256	; 0x100
20008cca:	d006      	beq.n	20008cda <__swrite+0x22>
20008ccc:	2302      	movs	r3, #2
20008cce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008cd2:	2200      	movs	r2, #0
20008cd4:	f000 f9e0 	bl	20009098 <_lseek_r>
20008cd8:	89a3      	ldrh	r3, [r4, #12]
20008cda:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20008cde:	4638      	mov	r0, r7
20008ce0:	81a3      	strh	r3, [r4, #12]
20008ce2:	4632      	mov	r2, r6
20008ce4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20008ce8:	462b      	mov	r3, r5
20008cea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20008cee:	f7f8 bf9f 	b.w	20001c30 <_write_r>
20008cf2:	bf00      	nop

20008cf4 <__sread>:
20008cf4:	b510      	push	{r4, lr}
20008cf6:	460c      	mov	r4, r1
20008cf8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20008cfc:	f000 f9e2 	bl	200090c4 <_read_r>
20008d00:	2800      	cmp	r0, #0
20008d02:	db03      	blt.n	20008d0c <__sread+0x18>
20008d04:	6d63      	ldr	r3, [r4, #84]	; 0x54
20008d06:	181b      	adds	r3, r3, r0
20008d08:	6563      	str	r3, [r4, #84]	; 0x54
20008d0a:	bd10      	pop	{r4, pc}
20008d0c:	89a3      	ldrh	r3, [r4, #12]
20008d0e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
20008d12:	81a3      	strh	r3, [r4, #12]
20008d14:	bd10      	pop	{r4, pc}
20008d16:	bf00      	nop

20008d18 <strcmp>:
20008d18:	ea80 0201 	eor.w	r2, r0, r1
20008d1c:	f012 0f03 	tst.w	r2, #3
20008d20:	d13a      	bne.n	20008d98 <strcmp_unaligned>
20008d22:	f010 0203 	ands.w	r2, r0, #3
20008d26:	f020 0003 	bic.w	r0, r0, #3
20008d2a:	f021 0103 	bic.w	r1, r1, #3
20008d2e:	f850 cb04 	ldr.w	ip, [r0], #4
20008d32:	bf08      	it	eq
20008d34:	f851 3b04 	ldreq.w	r3, [r1], #4
20008d38:	d00d      	beq.n	20008d56 <strcmp+0x3e>
20008d3a:	f082 0203 	eor.w	r2, r2, #3
20008d3e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20008d42:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
20008d46:	fa23 f202 	lsr.w	r2, r3, r2
20008d4a:	f851 3b04 	ldr.w	r3, [r1], #4
20008d4e:	ea4c 0c02 	orr.w	ip, ip, r2
20008d52:	ea43 0302 	orr.w	r3, r3, r2
20008d56:	bf00      	nop
20008d58:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
20008d5c:	459c      	cmp	ip, r3
20008d5e:	bf01      	itttt	eq
20008d60:	ea22 020c 	biceq.w	r2, r2, ip
20008d64:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
20008d68:	f850 cb04 	ldreq.w	ip, [r0], #4
20008d6c:	f851 3b04 	ldreq.w	r3, [r1], #4
20008d70:	d0f2      	beq.n	20008d58 <strcmp+0x40>
20008d72:	ea4f 600c 	mov.w	r0, ip, lsl #24
20008d76:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
20008d7a:	2801      	cmp	r0, #1
20008d7c:	bf28      	it	cs
20008d7e:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
20008d82:	bf08      	it	eq
20008d84:	0a1b      	lsreq	r3, r3, #8
20008d86:	d0f4      	beq.n	20008d72 <strcmp+0x5a>
20008d88:	f003 03ff 	and.w	r3, r3, #255	; 0xff
20008d8c:	ea4f 6010 	mov.w	r0, r0, lsr #24
20008d90:	eba0 0003 	sub.w	r0, r0, r3
20008d94:	4770      	bx	lr
20008d96:	bf00      	nop

20008d98 <strcmp_unaligned>:
20008d98:	f010 0f03 	tst.w	r0, #3
20008d9c:	d00a      	beq.n	20008db4 <strcmp_unaligned+0x1c>
20008d9e:	f810 2b01 	ldrb.w	r2, [r0], #1
20008da2:	f811 3b01 	ldrb.w	r3, [r1], #1
20008da6:	2a01      	cmp	r2, #1
20008da8:	bf28      	it	cs
20008daa:	429a      	cmpcs	r2, r3
20008dac:	d0f4      	beq.n	20008d98 <strcmp_unaligned>
20008dae:	eba2 0003 	sub.w	r0, r2, r3
20008db2:	4770      	bx	lr
20008db4:	f84d 5d04 	str.w	r5, [sp, #-4]!
20008db8:	f84d 4d04 	str.w	r4, [sp, #-4]!
20008dbc:	f04f 0201 	mov.w	r2, #1
20008dc0:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
20008dc4:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
20008dc8:	f001 0c03 	and.w	ip, r1, #3
20008dcc:	f021 0103 	bic.w	r1, r1, #3
20008dd0:	f850 4b04 	ldr.w	r4, [r0], #4
20008dd4:	f851 5b04 	ldr.w	r5, [r1], #4
20008dd8:	f1bc 0f02 	cmp.w	ip, #2
20008ddc:	d026      	beq.n	20008e2c <strcmp_unaligned+0x94>
20008dde:	d84b      	bhi.n	20008e78 <strcmp_unaligned+0xe0>
20008de0:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
20008de4:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
20008de8:	eba4 0302 	sub.w	r3, r4, r2
20008dec:	ea23 0304 	bic.w	r3, r3, r4
20008df0:	d10d      	bne.n	20008e0e <strcmp_unaligned+0x76>
20008df2:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20008df6:	bf08      	it	eq
20008df8:	f851 5b04 	ldreq.w	r5, [r1], #4
20008dfc:	d10a      	bne.n	20008e14 <strcmp_unaligned+0x7c>
20008dfe:	ea8c 0c04 	eor.w	ip, ip, r4
20008e02:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
20008e06:	d10c      	bne.n	20008e22 <strcmp_unaligned+0x8a>
20008e08:	f850 4b04 	ldr.w	r4, [r0], #4
20008e0c:	e7e8      	b.n	20008de0 <strcmp_unaligned+0x48>
20008e0e:	ea4f 2515 	mov.w	r5, r5, lsr #8
20008e12:	e05c      	b.n	20008ece <strcmp_unaligned+0x136>
20008e14:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
20008e18:	d152      	bne.n	20008ec0 <strcmp_unaligned+0x128>
20008e1a:	780d      	ldrb	r5, [r1, #0]
20008e1c:	ea4f 6c14 	mov.w	ip, r4, lsr #24
20008e20:	e055      	b.n	20008ece <strcmp_unaligned+0x136>
20008e22:	ea4f 6c14 	mov.w	ip, r4, lsr #24
20008e26:	f005 05ff 	and.w	r5, r5, #255	; 0xff
20008e2a:	e050      	b.n	20008ece <strcmp_unaligned+0x136>
20008e2c:	ea4f 4c04 	mov.w	ip, r4, lsl #16
20008e30:	eba4 0302 	sub.w	r3, r4, r2
20008e34:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
20008e38:	ea23 0304 	bic.w	r3, r3, r4
20008e3c:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
20008e40:	d117      	bne.n	20008e72 <strcmp_unaligned+0xda>
20008e42:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20008e46:	bf08      	it	eq
20008e48:	f851 5b04 	ldreq.w	r5, [r1], #4
20008e4c:	d107      	bne.n	20008e5e <strcmp_unaligned+0xc6>
20008e4e:	ea8c 0c04 	eor.w	ip, ip, r4
20008e52:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
20008e56:	d108      	bne.n	20008e6a <strcmp_unaligned+0xd2>
20008e58:	f850 4b04 	ldr.w	r4, [r0], #4
20008e5c:	e7e6      	b.n	20008e2c <strcmp_unaligned+0x94>
20008e5e:	041b      	lsls	r3, r3, #16
20008e60:	d12e      	bne.n	20008ec0 <strcmp_unaligned+0x128>
20008e62:	880d      	ldrh	r5, [r1, #0]
20008e64:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20008e68:	e031      	b.n	20008ece <strcmp_unaligned+0x136>
20008e6a:	ea4f 4505 	mov.w	r5, r5, lsl #16
20008e6e:	ea4f 4c14 	mov.w	ip, r4, lsr #16
20008e72:	ea4f 4515 	mov.w	r5, r5, lsr #16
20008e76:	e02a      	b.n	20008ece <strcmp_unaligned+0x136>
20008e78:	f004 0cff 	and.w	ip, r4, #255	; 0xff
20008e7c:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
20008e80:	eba4 0302 	sub.w	r3, r4, r2
20008e84:	ea23 0304 	bic.w	r3, r3, r4
20008e88:	d10d      	bne.n	20008ea6 <strcmp_unaligned+0x10e>
20008e8a:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
20008e8e:	bf08      	it	eq
20008e90:	f851 5b04 	ldreq.w	r5, [r1], #4
20008e94:	d10a      	bne.n	20008eac <strcmp_unaligned+0x114>
20008e96:	ea8c 0c04 	eor.w	ip, ip, r4
20008e9a:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
20008e9e:	d10a      	bne.n	20008eb6 <strcmp_unaligned+0x11e>
20008ea0:	f850 4b04 	ldr.w	r4, [r0], #4
20008ea4:	e7e8      	b.n	20008e78 <strcmp_unaligned+0xe0>
20008ea6:	ea4f 6515 	mov.w	r5, r5, lsr #24
20008eaa:	e010      	b.n	20008ece <strcmp_unaligned+0x136>
20008eac:	f014 0fff 	tst.w	r4, #255	; 0xff
20008eb0:	d006      	beq.n	20008ec0 <strcmp_unaligned+0x128>
20008eb2:	f851 5b04 	ldr.w	r5, [r1], #4
20008eb6:	ea4f 2c14 	mov.w	ip, r4, lsr #8
20008eba:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
20008ebe:	e006      	b.n	20008ece <strcmp_unaligned+0x136>
20008ec0:	f04f 0000 	mov.w	r0, #0
20008ec4:	f85d 4b04 	ldr.w	r4, [sp], #4
20008ec8:	f85d 5b04 	ldr.w	r5, [sp], #4
20008ecc:	4770      	bx	lr
20008ece:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
20008ed2:	f005 00ff 	and.w	r0, r5, #255	; 0xff
20008ed6:	2801      	cmp	r0, #1
20008ed8:	bf28      	it	cs
20008eda:	4290      	cmpcs	r0, r2
20008edc:	bf04      	itt	eq
20008ede:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
20008ee2:	0a2d      	lsreq	r5, r5, #8
20008ee4:	d0f3      	beq.n	20008ece <strcmp_unaligned+0x136>
20008ee6:	eba2 0000 	sub.w	r0, r2, r0
20008eea:	f85d 4b04 	ldr.w	r4, [sp], #4
20008eee:	f85d 5b04 	ldr.w	r5, [sp], #4
20008ef2:	4770      	bx	lr

20008ef4 <_calloc_r>:
20008ef4:	b538      	push	{r3, r4, r5, lr}
20008ef6:	fb01 f102 	mul.w	r1, r1, r2
20008efa:	f7fe fbd7 	bl	200076ac <_malloc_r>
20008efe:	4604      	mov	r4, r0
20008f00:	b1f8      	cbz	r0, 20008f42 <_calloc_r+0x4e>
20008f02:	f850 2c04 	ldr.w	r2, [r0, #-4]
20008f06:	f022 0203 	bic.w	r2, r2, #3
20008f0a:	3a04      	subs	r2, #4
20008f0c:	2a24      	cmp	r2, #36	; 0x24
20008f0e:	d81a      	bhi.n	20008f46 <_calloc_r+0x52>
20008f10:	2a13      	cmp	r2, #19
20008f12:	4603      	mov	r3, r0
20008f14:	d90f      	bls.n	20008f36 <_calloc_r+0x42>
20008f16:	2100      	movs	r1, #0
20008f18:	f840 1b04 	str.w	r1, [r0], #4
20008f1c:	1d03      	adds	r3, r0, #4
20008f1e:	2a1b      	cmp	r2, #27
20008f20:	6061      	str	r1, [r4, #4]
20008f22:	d908      	bls.n	20008f36 <_calloc_r+0x42>
20008f24:	1d1d      	adds	r5, r3, #4
20008f26:	6041      	str	r1, [r0, #4]
20008f28:	6059      	str	r1, [r3, #4]
20008f2a:	1d2b      	adds	r3, r5, #4
20008f2c:	2a24      	cmp	r2, #36	; 0x24
20008f2e:	bf02      	ittt	eq
20008f30:	6069      	streq	r1, [r5, #4]
20008f32:	6059      	streq	r1, [r3, #4]
20008f34:	3308      	addeq	r3, #8
20008f36:	461a      	mov	r2, r3
20008f38:	2100      	movs	r1, #0
20008f3a:	f842 1b04 	str.w	r1, [r2], #4
20008f3e:	6059      	str	r1, [r3, #4]
20008f40:	6051      	str	r1, [r2, #4]
20008f42:	4620      	mov	r0, r4
20008f44:	bd38      	pop	{r3, r4, r5, pc}
20008f46:	2100      	movs	r1, #0
20008f48:	f7fb f82a 	bl	20003fa0 <memset>
20008f4c:	4620      	mov	r0, r4
20008f4e:	bd38      	pop	{r3, r4, r5, pc}

20008f50 <_close_r>:
20008f50:	b538      	push	{r3, r4, r5, lr}
20008f52:	f64a 644c 	movw	r4, #44620	; 0xae4c
20008f56:	f2c2 0400 	movt	r4, #8192	; 0x2000
20008f5a:	4605      	mov	r5, r0
20008f5c:	4608      	mov	r0, r1
20008f5e:	2300      	movs	r3, #0
20008f60:	6023      	str	r3, [r4, #0]
20008f62:	f7f8 fe19 	bl	20001b98 <_close>
20008f66:	f1b0 3fff 	cmp.w	r0, #4294967295
20008f6a:	d000      	beq.n	20008f6e <_close_r+0x1e>
20008f6c:	bd38      	pop	{r3, r4, r5, pc}
20008f6e:	6823      	ldr	r3, [r4, #0]
20008f70:	2b00      	cmp	r3, #0
20008f72:	d0fb      	beq.n	20008f6c <_close_r+0x1c>
20008f74:	602b      	str	r3, [r5, #0]
20008f76:	bd38      	pop	{r3, r4, r5, pc}

20008f78 <_fclose_r>:
20008f78:	b570      	push	{r4, r5, r6, lr}
20008f7a:	4605      	mov	r5, r0
20008f7c:	460c      	mov	r4, r1
20008f7e:	2900      	cmp	r1, #0
20008f80:	d04b      	beq.n	2000901a <_fclose_r+0xa2>
20008f82:	f7fd fed9 	bl	20006d38 <__sfp_lock_acquire>
20008f86:	b115      	cbz	r5, 20008f8e <_fclose_r+0x16>
20008f88:	69ab      	ldr	r3, [r5, #24]
20008f8a:	2b00      	cmp	r3, #0
20008f8c:	d048      	beq.n	20009020 <_fclose_r+0xa8>
20008f8e:	f24a 531c 	movw	r3, #42268	; 0xa51c
20008f92:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008f96:	429c      	cmp	r4, r3
20008f98:	bf08      	it	eq
20008f9a:	686c      	ldreq	r4, [r5, #4]
20008f9c:	d00e      	beq.n	20008fbc <_fclose_r+0x44>
20008f9e:	f24a 533c 	movw	r3, #42300	; 0xa53c
20008fa2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008fa6:	429c      	cmp	r4, r3
20008fa8:	bf08      	it	eq
20008faa:	68ac      	ldreq	r4, [r5, #8]
20008fac:	d006      	beq.n	20008fbc <_fclose_r+0x44>
20008fae:	f24a 535c 	movw	r3, #42332	; 0xa55c
20008fb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20008fb6:	429c      	cmp	r4, r3
20008fb8:	bf08      	it	eq
20008fba:	68ec      	ldreq	r4, [r5, #12]
20008fbc:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
20008fc0:	b33e      	cbz	r6, 20009012 <_fclose_r+0x9a>
20008fc2:	4628      	mov	r0, r5
20008fc4:	4621      	mov	r1, r4
20008fc6:	f7fd fdfb 	bl	20006bc0 <_fflush_r>
20008fca:	6b23      	ldr	r3, [r4, #48]	; 0x30
20008fcc:	4606      	mov	r6, r0
20008fce:	b13b      	cbz	r3, 20008fe0 <_fclose_r+0x68>
20008fd0:	4628      	mov	r0, r5
20008fd2:	6a21      	ldr	r1, [r4, #32]
20008fd4:	4798      	blx	r3
20008fd6:	ea36 0620 	bics.w	r6, r6, r0, asr #32
20008fda:	bf28      	it	cs
20008fdc:	f04f 36ff 	movcs.w	r6, #4294967295
20008fe0:	89a3      	ldrh	r3, [r4, #12]
20008fe2:	f013 0f80 	tst.w	r3, #128	; 0x80
20008fe6:	d11f      	bne.n	20009028 <_fclose_r+0xb0>
20008fe8:	6b61      	ldr	r1, [r4, #52]	; 0x34
20008fea:	b141      	cbz	r1, 20008ffe <_fclose_r+0x86>
20008fec:	f104 0344 	add.w	r3, r4, #68	; 0x44
20008ff0:	4299      	cmp	r1, r3
20008ff2:	d002      	beq.n	20008ffa <_fclose_r+0x82>
20008ff4:	4628      	mov	r0, r5
20008ff6:	f7fd ffd7 	bl	20006fa8 <_free_r>
20008ffa:	2300      	movs	r3, #0
20008ffc:	6363      	str	r3, [r4, #52]	; 0x34
20008ffe:	6ca1      	ldr	r1, [r4, #72]	; 0x48
20009000:	b121      	cbz	r1, 2000900c <_fclose_r+0x94>
20009002:	4628      	mov	r0, r5
20009004:	f7fd ffd0 	bl	20006fa8 <_free_r>
20009008:	2300      	movs	r3, #0
2000900a:	64a3      	str	r3, [r4, #72]	; 0x48
2000900c:	f04f 0300 	mov.w	r3, #0
20009010:	81a3      	strh	r3, [r4, #12]
20009012:	f7fd fe93 	bl	20006d3c <__sfp_lock_release>
20009016:	4630      	mov	r0, r6
20009018:	bd70      	pop	{r4, r5, r6, pc}
2000901a:	460e      	mov	r6, r1
2000901c:	4630      	mov	r0, r6
2000901e:	bd70      	pop	{r4, r5, r6, pc}
20009020:	4628      	mov	r0, r5
20009022:	f7fd ff3d 	bl	20006ea0 <__sinit>
20009026:	e7b2      	b.n	20008f8e <_fclose_r+0x16>
20009028:	4628      	mov	r0, r5
2000902a:	6921      	ldr	r1, [r4, #16]
2000902c:	f7fd ffbc 	bl	20006fa8 <_free_r>
20009030:	e7da      	b.n	20008fe8 <_fclose_r+0x70>
20009032:	bf00      	nop

20009034 <fclose>:
20009034:	f24a 7334 	movw	r3, #42804	; 0xa734
20009038:	4601      	mov	r1, r0
2000903a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000903e:	6818      	ldr	r0, [r3, #0]
20009040:	e79a      	b.n	20008f78 <_fclose_r>
20009042:	bf00      	nop

20009044 <_fstat_r>:
20009044:	b538      	push	{r3, r4, r5, lr}
20009046:	f64a 644c 	movw	r4, #44620	; 0xae4c
2000904a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000904e:	4605      	mov	r5, r0
20009050:	4608      	mov	r0, r1
20009052:	4611      	mov	r1, r2
20009054:	2300      	movs	r3, #0
20009056:	6023      	str	r3, [r4, #0]
20009058:	f7f8 fdb0 	bl	20001bbc <_fstat>
2000905c:	f1b0 3fff 	cmp.w	r0, #4294967295
20009060:	d000      	beq.n	20009064 <_fstat_r+0x20>
20009062:	bd38      	pop	{r3, r4, r5, pc}
20009064:	6823      	ldr	r3, [r4, #0]
20009066:	2b00      	cmp	r3, #0
20009068:	d0fb      	beq.n	20009062 <_fstat_r+0x1e>
2000906a:	602b      	str	r3, [r5, #0]
2000906c:	bd38      	pop	{r3, r4, r5, pc}
2000906e:	bf00      	nop

20009070 <_isatty_r>:
20009070:	b538      	push	{r3, r4, r5, lr}
20009072:	f64a 644c 	movw	r4, #44620	; 0xae4c
20009076:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000907a:	4605      	mov	r5, r0
2000907c:	4608      	mov	r0, r1
2000907e:	2300      	movs	r3, #0
20009080:	6023      	str	r3, [r4, #0]
20009082:	f7f8 fdad 	bl	20001be0 <_isatty>
20009086:	f1b0 3fff 	cmp.w	r0, #4294967295
2000908a:	d000      	beq.n	2000908e <_isatty_r+0x1e>
2000908c:	bd38      	pop	{r3, r4, r5, pc}
2000908e:	6823      	ldr	r3, [r4, #0]
20009090:	2b00      	cmp	r3, #0
20009092:	d0fb      	beq.n	2000908c <_isatty_r+0x1c>
20009094:	602b      	str	r3, [r5, #0]
20009096:	bd38      	pop	{r3, r4, r5, pc}

20009098 <_lseek_r>:
20009098:	b538      	push	{r3, r4, r5, lr}
2000909a:	f64a 644c 	movw	r4, #44620	; 0xae4c
2000909e:	f2c2 0400 	movt	r4, #8192	; 0x2000
200090a2:	4605      	mov	r5, r0
200090a4:	4608      	mov	r0, r1
200090a6:	4611      	mov	r1, r2
200090a8:	461a      	mov	r2, r3
200090aa:	2300      	movs	r3, #0
200090ac:	6023      	str	r3, [r4, #0]
200090ae:	f7f8 fda3 	bl	20001bf8 <_lseek>
200090b2:	f1b0 3fff 	cmp.w	r0, #4294967295
200090b6:	d000      	beq.n	200090ba <_lseek_r+0x22>
200090b8:	bd38      	pop	{r3, r4, r5, pc}
200090ba:	6823      	ldr	r3, [r4, #0]
200090bc:	2b00      	cmp	r3, #0
200090be:	d0fb      	beq.n	200090b8 <_lseek_r+0x20>
200090c0:	602b      	str	r3, [r5, #0]
200090c2:	bd38      	pop	{r3, r4, r5, pc}

200090c4 <_read_r>:
200090c4:	b538      	push	{r3, r4, r5, lr}
200090c6:	f64a 644c 	movw	r4, #44620	; 0xae4c
200090ca:	f2c2 0400 	movt	r4, #8192	; 0x2000
200090ce:	4605      	mov	r5, r0
200090d0:	4608      	mov	r0, r1
200090d2:	4611      	mov	r1, r2
200090d4:	461a      	mov	r2, r3
200090d6:	2300      	movs	r3, #0
200090d8:	6023      	str	r3, [r4, #0]
200090da:	f7f8 fd9b 	bl	20001c14 <_read>
200090de:	f1b0 3fff 	cmp.w	r0, #4294967295
200090e2:	d000      	beq.n	200090e6 <_read_r+0x22>
200090e4:	bd38      	pop	{r3, r4, r5, pc}
200090e6:	6823      	ldr	r3, [r4, #0]
200090e8:	2b00      	cmp	r3, #0
200090ea:	d0fb      	beq.n	200090e4 <_read_r+0x20>
200090ec:	602b      	str	r3, [r5, #0]
200090ee:	bd38      	pop	{r3, r4, r5, pc}

200090f0 <__aeabi_uidiv>:
200090f0:	1e4a      	subs	r2, r1, #1
200090f2:	bf08      	it	eq
200090f4:	4770      	bxeq	lr
200090f6:	f0c0 8124 	bcc.w	20009342 <__aeabi_uidiv+0x252>
200090fa:	4288      	cmp	r0, r1
200090fc:	f240 8116 	bls.w	2000932c <__aeabi_uidiv+0x23c>
20009100:	4211      	tst	r1, r2
20009102:	f000 8117 	beq.w	20009334 <__aeabi_uidiv+0x244>
20009106:	fab0 f380 	clz	r3, r0
2000910a:	fab1 f281 	clz	r2, r1
2000910e:	eba2 0303 	sub.w	r3, r2, r3
20009112:	f1c3 031f 	rsb	r3, r3, #31
20009116:	a204      	add	r2, pc, #16	; (adr r2, 20009128 <__aeabi_uidiv+0x38>)
20009118:	eb02 1303 	add.w	r3, r2, r3, lsl #4
2000911c:	f04f 0200 	mov.w	r2, #0
20009120:	469f      	mov	pc, r3
20009122:	bf00      	nop
20009124:	f3af 8000 	nop.w
20009128:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
2000912c:	bf00      	nop
2000912e:	eb42 0202 	adc.w	r2, r2, r2
20009132:	bf28      	it	cs
20009134:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
20009138:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
2000913c:	bf00      	nop
2000913e:	eb42 0202 	adc.w	r2, r2, r2
20009142:	bf28      	it	cs
20009144:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
20009148:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
2000914c:	bf00      	nop
2000914e:	eb42 0202 	adc.w	r2, r2, r2
20009152:	bf28      	it	cs
20009154:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
20009158:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
2000915c:	bf00      	nop
2000915e:	eb42 0202 	adc.w	r2, r2, r2
20009162:	bf28      	it	cs
20009164:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
20009168:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
2000916c:	bf00      	nop
2000916e:	eb42 0202 	adc.w	r2, r2, r2
20009172:	bf28      	it	cs
20009174:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
20009178:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
2000917c:	bf00      	nop
2000917e:	eb42 0202 	adc.w	r2, r2, r2
20009182:	bf28      	it	cs
20009184:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
20009188:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
2000918c:	bf00      	nop
2000918e:	eb42 0202 	adc.w	r2, r2, r2
20009192:	bf28      	it	cs
20009194:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
20009198:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
2000919c:	bf00      	nop
2000919e:	eb42 0202 	adc.w	r2, r2, r2
200091a2:	bf28      	it	cs
200091a4:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
200091a8:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
200091ac:	bf00      	nop
200091ae:	eb42 0202 	adc.w	r2, r2, r2
200091b2:	bf28      	it	cs
200091b4:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
200091b8:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
200091bc:	bf00      	nop
200091be:	eb42 0202 	adc.w	r2, r2, r2
200091c2:	bf28      	it	cs
200091c4:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
200091c8:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
200091cc:	bf00      	nop
200091ce:	eb42 0202 	adc.w	r2, r2, r2
200091d2:	bf28      	it	cs
200091d4:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
200091d8:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
200091dc:	bf00      	nop
200091de:	eb42 0202 	adc.w	r2, r2, r2
200091e2:	bf28      	it	cs
200091e4:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
200091e8:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
200091ec:	bf00      	nop
200091ee:	eb42 0202 	adc.w	r2, r2, r2
200091f2:	bf28      	it	cs
200091f4:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
200091f8:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
200091fc:	bf00      	nop
200091fe:	eb42 0202 	adc.w	r2, r2, r2
20009202:	bf28      	it	cs
20009204:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
20009208:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
2000920c:	bf00      	nop
2000920e:	eb42 0202 	adc.w	r2, r2, r2
20009212:	bf28      	it	cs
20009214:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
20009218:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
2000921c:	bf00      	nop
2000921e:	eb42 0202 	adc.w	r2, r2, r2
20009222:	bf28      	it	cs
20009224:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
20009228:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
2000922c:	bf00      	nop
2000922e:	eb42 0202 	adc.w	r2, r2, r2
20009232:	bf28      	it	cs
20009234:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
20009238:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
2000923c:	bf00      	nop
2000923e:	eb42 0202 	adc.w	r2, r2, r2
20009242:	bf28      	it	cs
20009244:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
20009248:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
2000924c:	bf00      	nop
2000924e:	eb42 0202 	adc.w	r2, r2, r2
20009252:	bf28      	it	cs
20009254:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
20009258:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
2000925c:	bf00      	nop
2000925e:	eb42 0202 	adc.w	r2, r2, r2
20009262:	bf28      	it	cs
20009264:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
20009268:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
2000926c:	bf00      	nop
2000926e:	eb42 0202 	adc.w	r2, r2, r2
20009272:	bf28      	it	cs
20009274:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
20009278:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
2000927c:	bf00      	nop
2000927e:	eb42 0202 	adc.w	r2, r2, r2
20009282:	bf28      	it	cs
20009284:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
20009288:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
2000928c:	bf00      	nop
2000928e:	eb42 0202 	adc.w	r2, r2, r2
20009292:	bf28      	it	cs
20009294:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
20009298:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
2000929c:	bf00      	nop
2000929e:	eb42 0202 	adc.w	r2, r2, r2
200092a2:	bf28      	it	cs
200092a4:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
200092a8:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
200092ac:	bf00      	nop
200092ae:	eb42 0202 	adc.w	r2, r2, r2
200092b2:	bf28      	it	cs
200092b4:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
200092b8:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
200092bc:	bf00      	nop
200092be:	eb42 0202 	adc.w	r2, r2, r2
200092c2:	bf28      	it	cs
200092c4:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
200092c8:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
200092cc:	bf00      	nop
200092ce:	eb42 0202 	adc.w	r2, r2, r2
200092d2:	bf28      	it	cs
200092d4:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
200092d8:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
200092dc:	bf00      	nop
200092de:	eb42 0202 	adc.w	r2, r2, r2
200092e2:	bf28      	it	cs
200092e4:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
200092e8:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
200092ec:	bf00      	nop
200092ee:	eb42 0202 	adc.w	r2, r2, r2
200092f2:	bf28      	it	cs
200092f4:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
200092f8:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
200092fc:	bf00      	nop
200092fe:	eb42 0202 	adc.w	r2, r2, r2
20009302:	bf28      	it	cs
20009304:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
20009308:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
2000930c:	bf00      	nop
2000930e:	eb42 0202 	adc.w	r2, r2, r2
20009312:	bf28      	it	cs
20009314:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
20009318:	ebb0 0f01 	cmp.w	r0, r1
2000931c:	bf00      	nop
2000931e:	eb42 0202 	adc.w	r2, r2, r2
20009322:	bf28      	it	cs
20009324:	eba0 0001 	subcs.w	r0, r0, r1
20009328:	4610      	mov	r0, r2
2000932a:	4770      	bx	lr
2000932c:	bf0c      	ite	eq
2000932e:	2001      	moveq	r0, #1
20009330:	2000      	movne	r0, #0
20009332:	4770      	bx	lr
20009334:	fab1 f281 	clz	r2, r1
20009338:	f1c2 021f 	rsb	r2, r2, #31
2000933c:	fa20 f002 	lsr.w	r0, r0, r2
20009340:	4770      	bx	lr
20009342:	b108      	cbz	r0, 20009348 <__aeabi_uidiv+0x258>
20009344:	f04f 30ff 	mov.w	r0, #4294967295
20009348:	f000 b80e 	b.w	20009368 <__aeabi_idiv0>

2000934c <__aeabi_uidivmod>:
2000934c:	2900      	cmp	r1, #0
2000934e:	d0f8      	beq.n	20009342 <__aeabi_uidiv+0x252>
20009350:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
20009354:	f7ff fecc 	bl	200090f0 <__aeabi_uidiv>
20009358:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
2000935c:	fb02 f300 	mul.w	r3, r2, r0
20009360:	eba1 0103 	sub.w	r1, r1, r3
20009364:	4770      	bx	lr
20009366:	bf00      	nop

20009368 <__aeabi_idiv0>:
20009368:	4770      	bx	lr
2000936a:	bf00      	nop

2000936c <__aeabi_drsub>:
2000936c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
20009370:	e002      	b.n	20009378 <__adddf3>
20009372:	bf00      	nop

20009374 <__aeabi_dsub>:
20009374:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

20009378 <__adddf3>:
20009378:	b530      	push	{r4, r5, lr}
2000937a:	ea4f 0441 	mov.w	r4, r1, lsl #1
2000937e:	ea4f 0543 	mov.w	r5, r3, lsl #1
20009382:	ea94 0f05 	teq	r4, r5
20009386:	bf08      	it	eq
20009388:	ea90 0f02 	teqeq	r0, r2
2000938c:	bf1f      	itttt	ne
2000938e:	ea54 0c00 	orrsne.w	ip, r4, r0
20009392:	ea55 0c02 	orrsne.w	ip, r5, r2
20009396:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
2000939a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
2000939e:	f000 80e2 	beq.w	20009566 <__adddf3+0x1ee>
200093a2:	ea4f 5454 	mov.w	r4, r4, lsr #21
200093a6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
200093aa:	bfb8      	it	lt
200093ac:	426d      	neglt	r5, r5
200093ae:	dd0c      	ble.n	200093ca <__adddf3+0x52>
200093b0:	442c      	add	r4, r5
200093b2:	ea80 0202 	eor.w	r2, r0, r2
200093b6:	ea81 0303 	eor.w	r3, r1, r3
200093ba:	ea82 0000 	eor.w	r0, r2, r0
200093be:	ea83 0101 	eor.w	r1, r3, r1
200093c2:	ea80 0202 	eor.w	r2, r0, r2
200093c6:	ea81 0303 	eor.w	r3, r1, r3
200093ca:	2d36      	cmp	r5, #54	; 0x36
200093cc:	bf88      	it	hi
200093ce:	bd30      	pophi	{r4, r5, pc}
200093d0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
200093d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
200093d8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
200093dc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
200093e0:	d002      	beq.n	200093e8 <__adddf3+0x70>
200093e2:	4240      	negs	r0, r0
200093e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
200093e8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
200093ec:	ea4f 3303 	mov.w	r3, r3, lsl #12
200093f0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
200093f4:	d002      	beq.n	200093fc <__adddf3+0x84>
200093f6:	4252      	negs	r2, r2
200093f8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
200093fc:	ea94 0f05 	teq	r4, r5
20009400:	f000 80a7 	beq.w	20009552 <__adddf3+0x1da>
20009404:	f1a4 0401 	sub.w	r4, r4, #1
20009408:	f1d5 0e20 	rsbs	lr, r5, #32
2000940c:	db0d      	blt.n	2000942a <__adddf3+0xb2>
2000940e:	fa02 fc0e 	lsl.w	ip, r2, lr
20009412:	fa22 f205 	lsr.w	r2, r2, r5
20009416:	1880      	adds	r0, r0, r2
20009418:	f141 0100 	adc.w	r1, r1, #0
2000941c:	fa03 f20e 	lsl.w	r2, r3, lr
20009420:	1880      	adds	r0, r0, r2
20009422:	fa43 f305 	asr.w	r3, r3, r5
20009426:	4159      	adcs	r1, r3
20009428:	e00e      	b.n	20009448 <__adddf3+0xd0>
2000942a:	f1a5 0520 	sub.w	r5, r5, #32
2000942e:	f10e 0e20 	add.w	lr, lr, #32
20009432:	2a01      	cmp	r2, #1
20009434:	fa03 fc0e 	lsl.w	ip, r3, lr
20009438:	bf28      	it	cs
2000943a:	f04c 0c02 	orrcs.w	ip, ip, #2
2000943e:	fa43 f305 	asr.w	r3, r3, r5
20009442:	18c0      	adds	r0, r0, r3
20009444:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
20009448:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
2000944c:	d507      	bpl.n	2000945e <__adddf3+0xe6>
2000944e:	f04f 0e00 	mov.w	lr, #0
20009452:	f1dc 0c00 	rsbs	ip, ip, #0
20009456:	eb7e 0000 	sbcs.w	r0, lr, r0
2000945a:	eb6e 0101 	sbc.w	r1, lr, r1
2000945e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
20009462:	d31b      	bcc.n	2000949c <__adddf3+0x124>
20009464:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
20009468:	d30c      	bcc.n	20009484 <__adddf3+0x10c>
2000946a:	0849      	lsrs	r1, r1, #1
2000946c:	ea5f 0030 	movs.w	r0, r0, rrx
20009470:	ea4f 0c3c 	mov.w	ip, ip, rrx
20009474:	f104 0401 	add.w	r4, r4, #1
20009478:	ea4f 5244 	mov.w	r2, r4, lsl #21
2000947c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
20009480:	f080 809a 	bcs.w	200095b8 <__adddf3+0x240>
20009484:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
20009488:	bf08      	it	eq
2000948a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
2000948e:	f150 0000 	adcs.w	r0, r0, #0
20009492:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20009496:	ea41 0105 	orr.w	r1, r1, r5
2000949a:	bd30      	pop	{r4, r5, pc}
2000949c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
200094a0:	4140      	adcs	r0, r0
200094a2:	eb41 0101 	adc.w	r1, r1, r1
200094a6:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
200094aa:	f1a4 0401 	sub.w	r4, r4, #1
200094ae:	d1e9      	bne.n	20009484 <__adddf3+0x10c>
200094b0:	f091 0f00 	teq	r1, #0
200094b4:	bf04      	itt	eq
200094b6:	4601      	moveq	r1, r0
200094b8:	2000      	moveq	r0, #0
200094ba:	fab1 f381 	clz	r3, r1
200094be:	bf08      	it	eq
200094c0:	3320      	addeq	r3, #32
200094c2:	f1a3 030b 	sub.w	r3, r3, #11
200094c6:	f1b3 0220 	subs.w	r2, r3, #32
200094ca:	da0c      	bge.n	200094e6 <__adddf3+0x16e>
200094cc:	320c      	adds	r2, #12
200094ce:	dd08      	ble.n	200094e2 <__adddf3+0x16a>
200094d0:	f102 0c14 	add.w	ip, r2, #20
200094d4:	f1c2 020c 	rsb	r2, r2, #12
200094d8:	fa01 f00c 	lsl.w	r0, r1, ip
200094dc:	fa21 f102 	lsr.w	r1, r1, r2
200094e0:	e00c      	b.n	200094fc <__adddf3+0x184>
200094e2:	f102 0214 	add.w	r2, r2, #20
200094e6:	bfd8      	it	le
200094e8:	f1c2 0c20 	rsble	ip, r2, #32
200094ec:	fa01 f102 	lsl.w	r1, r1, r2
200094f0:	fa20 fc0c 	lsr.w	ip, r0, ip
200094f4:	bfdc      	itt	le
200094f6:	ea41 010c 	orrle.w	r1, r1, ip
200094fa:	4090      	lslle	r0, r2
200094fc:	1ae4      	subs	r4, r4, r3
200094fe:	bfa2      	ittt	ge
20009500:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
20009504:	4329      	orrge	r1, r5
20009506:	bd30      	popge	{r4, r5, pc}
20009508:	ea6f 0404 	mvn.w	r4, r4
2000950c:	3c1f      	subs	r4, #31
2000950e:	da1c      	bge.n	2000954a <__adddf3+0x1d2>
20009510:	340c      	adds	r4, #12
20009512:	dc0e      	bgt.n	20009532 <__adddf3+0x1ba>
20009514:	f104 0414 	add.w	r4, r4, #20
20009518:	f1c4 0220 	rsb	r2, r4, #32
2000951c:	fa20 f004 	lsr.w	r0, r0, r4
20009520:	fa01 f302 	lsl.w	r3, r1, r2
20009524:	ea40 0003 	orr.w	r0, r0, r3
20009528:	fa21 f304 	lsr.w	r3, r1, r4
2000952c:	ea45 0103 	orr.w	r1, r5, r3
20009530:	bd30      	pop	{r4, r5, pc}
20009532:	f1c4 040c 	rsb	r4, r4, #12
20009536:	f1c4 0220 	rsb	r2, r4, #32
2000953a:	fa20 f002 	lsr.w	r0, r0, r2
2000953e:	fa01 f304 	lsl.w	r3, r1, r4
20009542:	ea40 0003 	orr.w	r0, r0, r3
20009546:	4629      	mov	r1, r5
20009548:	bd30      	pop	{r4, r5, pc}
2000954a:	fa21 f004 	lsr.w	r0, r1, r4
2000954e:	4629      	mov	r1, r5
20009550:	bd30      	pop	{r4, r5, pc}
20009552:	f094 0f00 	teq	r4, #0
20009556:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
2000955a:	bf06      	itte	eq
2000955c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
20009560:	3401      	addeq	r4, #1
20009562:	3d01      	subne	r5, #1
20009564:	e74e      	b.n	20009404 <__adddf3+0x8c>
20009566:	ea7f 5c64 	mvns.w	ip, r4, asr #21
2000956a:	bf18      	it	ne
2000956c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
20009570:	d029      	beq.n	200095c6 <__adddf3+0x24e>
20009572:	ea94 0f05 	teq	r4, r5
20009576:	bf08      	it	eq
20009578:	ea90 0f02 	teqeq	r0, r2
2000957c:	d005      	beq.n	2000958a <__adddf3+0x212>
2000957e:	ea54 0c00 	orrs.w	ip, r4, r0
20009582:	bf04      	itt	eq
20009584:	4619      	moveq	r1, r3
20009586:	4610      	moveq	r0, r2
20009588:	bd30      	pop	{r4, r5, pc}
2000958a:	ea91 0f03 	teq	r1, r3
2000958e:	bf1e      	ittt	ne
20009590:	2100      	movne	r1, #0
20009592:	2000      	movne	r0, #0
20009594:	bd30      	popne	{r4, r5, pc}
20009596:	ea5f 5c54 	movs.w	ip, r4, lsr #21
2000959a:	d105      	bne.n	200095a8 <__adddf3+0x230>
2000959c:	0040      	lsls	r0, r0, #1
2000959e:	4149      	adcs	r1, r1
200095a0:	bf28      	it	cs
200095a2:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
200095a6:	bd30      	pop	{r4, r5, pc}
200095a8:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
200095ac:	bf3c      	itt	cc
200095ae:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
200095b2:	bd30      	popcc	{r4, r5, pc}
200095b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
200095b8:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
200095bc:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
200095c0:	f04f 0000 	mov.w	r0, #0
200095c4:	bd30      	pop	{r4, r5, pc}
200095c6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
200095ca:	bf1a      	itte	ne
200095cc:	4619      	movne	r1, r3
200095ce:	4610      	movne	r0, r2
200095d0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
200095d4:	bf1c      	itt	ne
200095d6:	460b      	movne	r3, r1
200095d8:	4602      	movne	r2, r0
200095da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
200095de:	bf06      	itte	eq
200095e0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
200095e4:	ea91 0f03 	teqeq	r1, r3
200095e8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
200095ec:	bd30      	pop	{r4, r5, pc}
200095ee:	bf00      	nop

200095f0 <__aeabi_ui2d>:
200095f0:	f090 0f00 	teq	r0, #0
200095f4:	bf04      	itt	eq
200095f6:	2100      	moveq	r1, #0
200095f8:	4770      	bxeq	lr
200095fa:	b530      	push	{r4, r5, lr}
200095fc:	f44f 6480 	mov.w	r4, #1024	; 0x400
20009600:	f104 0432 	add.w	r4, r4, #50	; 0x32
20009604:	f04f 0500 	mov.w	r5, #0
20009608:	f04f 0100 	mov.w	r1, #0
2000960c:	e750      	b.n	200094b0 <__adddf3+0x138>
2000960e:	bf00      	nop

20009610 <__aeabi_i2d>:
20009610:	f090 0f00 	teq	r0, #0
20009614:	bf04      	itt	eq
20009616:	2100      	moveq	r1, #0
20009618:	4770      	bxeq	lr
2000961a:	b530      	push	{r4, r5, lr}
2000961c:	f44f 6480 	mov.w	r4, #1024	; 0x400
20009620:	f104 0432 	add.w	r4, r4, #50	; 0x32
20009624:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
20009628:	bf48      	it	mi
2000962a:	4240      	negmi	r0, r0
2000962c:	f04f 0100 	mov.w	r1, #0
20009630:	e73e      	b.n	200094b0 <__adddf3+0x138>
20009632:	bf00      	nop

20009634 <__aeabi_f2d>:
20009634:	0042      	lsls	r2, r0, #1
20009636:	ea4f 01e2 	mov.w	r1, r2, asr #3
2000963a:	ea4f 0131 	mov.w	r1, r1, rrx
2000963e:	ea4f 7002 	mov.w	r0, r2, lsl #28
20009642:	bf1f      	itttt	ne
20009644:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
20009648:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
2000964c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
20009650:	4770      	bxne	lr
20009652:	f092 0f00 	teq	r2, #0
20009656:	bf14      	ite	ne
20009658:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
2000965c:	4770      	bxeq	lr
2000965e:	b530      	push	{r4, r5, lr}
20009660:	f44f 7460 	mov.w	r4, #896	; 0x380
20009664:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
20009668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
2000966c:	e720      	b.n	200094b0 <__adddf3+0x138>
2000966e:	bf00      	nop

20009670 <__aeabi_ul2d>:
20009670:	ea50 0201 	orrs.w	r2, r0, r1
20009674:	bf08      	it	eq
20009676:	4770      	bxeq	lr
20009678:	b530      	push	{r4, r5, lr}
2000967a:	f04f 0500 	mov.w	r5, #0
2000967e:	e00a      	b.n	20009696 <__aeabi_l2d+0x16>

20009680 <__aeabi_l2d>:
20009680:	ea50 0201 	orrs.w	r2, r0, r1
20009684:	bf08      	it	eq
20009686:	4770      	bxeq	lr
20009688:	b530      	push	{r4, r5, lr}
2000968a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
2000968e:	d502      	bpl.n	20009696 <__aeabi_l2d+0x16>
20009690:	4240      	negs	r0, r0
20009692:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20009696:	f44f 6480 	mov.w	r4, #1024	; 0x400
2000969a:	f104 0432 	add.w	r4, r4, #50	; 0x32
2000969e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
200096a2:	f43f aedc 	beq.w	2000945e <__adddf3+0xe6>
200096a6:	f04f 0203 	mov.w	r2, #3
200096aa:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
200096ae:	bf18      	it	ne
200096b0:	3203      	addne	r2, #3
200096b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
200096b6:	bf18      	it	ne
200096b8:	3203      	addne	r2, #3
200096ba:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
200096be:	f1c2 0320 	rsb	r3, r2, #32
200096c2:	fa00 fc03 	lsl.w	ip, r0, r3
200096c6:	fa20 f002 	lsr.w	r0, r0, r2
200096ca:	fa01 fe03 	lsl.w	lr, r1, r3
200096ce:	ea40 000e 	orr.w	r0, r0, lr
200096d2:	fa21 f102 	lsr.w	r1, r1, r2
200096d6:	4414      	add	r4, r2
200096d8:	e6c1      	b.n	2000945e <__adddf3+0xe6>
200096da:	bf00      	nop

200096dc <__aeabi_dmul>:
200096dc:	b570      	push	{r4, r5, r6, lr}
200096de:	f04f 0cff 	mov.w	ip, #255	; 0xff
200096e2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
200096e6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
200096ea:	bf1d      	ittte	ne
200096ec:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
200096f0:	ea94 0f0c 	teqne	r4, ip
200096f4:	ea95 0f0c 	teqne	r5, ip
200096f8:	f000 f8de 	bleq	200098b8 <__aeabi_dmul+0x1dc>
200096fc:	442c      	add	r4, r5
200096fe:	ea81 0603 	eor.w	r6, r1, r3
20009702:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
20009706:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
2000970a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
2000970e:	bf18      	it	ne
20009710:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
20009714:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20009718:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
2000971c:	d038      	beq.n	20009790 <__aeabi_dmul+0xb4>
2000971e:	fba0 ce02 	umull	ip, lr, r0, r2
20009722:	f04f 0500 	mov.w	r5, #0
20009726:	fbe1 e502 	umlal	lr, r5, r1, r2
2000972a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
2000972e:	fbe0 e503 	umlal	lr, r5, r0, r3
20009732:	f04f 0600 	mov.w	r6, #0
20009736:	fbe1 5603 	umlal	r5, r6, r1, r3
2000973a:	f09c 0f00 	teq	ip, #0
2000973e:	bf18      	it	ne
20009740:	f04e 0e01 	orrne.w	lr, lr, #1
20009744:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
20009748:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
2000974c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
20009750:	d204      	bcs.n	2000975c <__aeabi_dmul+0x80>
20009752:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
20009756:	416d      	adcs	r5, r5
20009758:	eb46 0606 	adc.w	r6, r6, r6
2000975c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
20009760:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
20009764:	ea4f 20c5 	mov.w	r0, r5, lsl #11
20009768:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
2000976c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
20009770:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20009774:	bf88      	it	hi
20009776:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
2000977a:	d81e      	bhi.n	200097ba <__aeabi_dmul+0xde>
2000977c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
20009780:	bf08      	it	eq
20009782:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
20009786:	f150 0000 	adcs.w	r0, r0, #0
2000978a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
2000978e:	bd70      	pop	{r4, r5, r6, pc}
20009790:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
20009794:	ea46 0101 	orr.w	r1, r6, r1
20009798:	ea40 0002 	orr.w	r0, r0, r2
2000979c:	ea81 0103 	eor.w	r1, r1, r3
200097a0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
200097a4:	bfc2      	ittt	gt
200097a6:	ebd4 050c 	rsbsgt	r5, r4, ip
200097aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
200097ae:	bd70      	popgt	{r4, r5, r6, pc}
200097b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
200097b4:	f04f 0e00 	mov.w	lr, #0
200097b8:	3c01      	subs	r4, #1
200097ba:	f300 80ab 	bgt.w	20009914 <__aeabi_dmul+0x238>
200097be:	f114 0f36 	cmn.w	r4, #54	; 0x36
200097c2:	bfde      	ittt	le
200097c4:	2000      	movle	r0, #0
200097c6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
200097ca:	bd70      	pople	{r4, r5, r6, pc}
200097cc:	f1c4 0400 	rsb	r4, r4, #0
200097d0:	3c20      	subs	r4, #32
200097d2:	da35      	bge.n	20009840 <__aeabi_dmul+0x164>
200097d4:	340c      	adds	r4, #12
200097d6:	dc1b      	bgt.n	20009810 <__aeabi_dmul+0x134>
200097d8:	f104 0414 	add.w	r4, r4, #20
200097dc:	f1c4 0520 	rsb	r5, r4, #32
200097e0:	fa00 f305 	lsl.w	r3, r0, r5
200097e4:	fa20 f004 	lsr.w	r0, r0, r4
200097e8:	fa01 f205 	lsl.w	r2, r1, r5
200097ec:	ea40 0002 	orr.w	r0, r0, r2
200097f0:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
200097f4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
200097f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
200097fc:	fa21 f604 	lsr.w	r6, r1, r4
20009800:	eb42 0106 	adc.w	r1, r2, r6
20009804:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20009808:	bf08      	it	eq
2000980a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
2000980e:	bd70      	pop	{r4, r5, r6, pc}
20009810:	f1c4 040c 	rsb	r4, r4, #12
20009814:	f1c4 0520 	rsb	r5, r4, #32
20009818:	fa00 f304 	lsl.w	r3, r0, r4
2000981c:	fa20 f005 	lsr.w	r0, r0, r5
20009820:	fa01 f204 	lsl.w	r2, r1, r4
20009824:	ea40 0002 	orr.w	r0, r0, r2
20009828:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
2000982c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
20009830:	f141 0100 	adc.w	r1, r1, #0
20009834:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20009838:	bf08      	it	eq
2000983a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
2000983e:	bd70      	pop	{r4, r5, r6, pc}
20009840:	f1c4 0520 	rsb	r5, r4, #32
20009844:	fa00 f205 	lsl.w	r2, r0, r5
20009848:	ea4e 0e02 	orr.w	lr, lr, r2
2000984c:	fa20 f304 	lsr.w	r3, r0, r4
20009850:	fa01 f205 	lsl.w	r2, r1, r5
20009854:	ea43 0302 	orr.w	r3, r3, r2
20009858:	fa21 f004 	lsr.w	r0, r1, r4
2000985c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20009860:	fa21 f204 	lsr.w	r2, r1, r4
20009864:	ea20 0002 	bic.w	r0, r0, r2
20009868:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
2000986c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
20009870:	bf08      	it	eq
20009872:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
20009876:	bd70      	pop	{r4, r5, r6, pc}
20009878:	f094 0f00 	teq	r4, #0
2000987c:	d10f      	bne.n	2000989e <__aeabi_dmul+0x1c2>
2000987e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
20009882:	0040      	lsls	r0, r0, #1
20009884:	eb41 0101 	adc.w	r1, r1, r1
20009888:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
2000988c:	bf08      	it	eq
2000988e:	3c01      	subeq	r4, #1
20009890:	d0f7      	beq.n	20009882 <__aeabi_dmul+0x1a6>
20009892:	ea41 0106 	orr.w	r1, r1, r6
20009896:	f095 0f00 	teq	r5, #0
2000989a:	bf18      	it	ne
2000989c:	4770      	bxne	lr
2000989e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
200098a2:	0052      	lsls	r2, r2, #1
200098a4:	eb43 0303 	adc.w	r3, r3, r3
200098a8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
200098ac:	bf08      	it	eq
200098ae:	3d01      	subeq	r5, #1
200098b0:	d0f7      	beq.n	200098a2 <__aeabi_dmul+0x1c6>
200098b2:	ea43 0306 	orr.w	r3, r3, r6
200098b6:	4770      	bx	lr
200098b8:	ea94 0f0c 	teq	r4, ip
200098bc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
200098c0:	bf18      	it	ne
200098c2:	ea95 0f0c 	teqne	r5, ip
200098c6:	d00c      	beq.n	200098e2 <__aeabi_dmul+0x206>
200098c8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200098cc:	bf18      	it	ne
200098ce:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200098d2:	d1d1      	bne.n	20009878 <__aeabi_dmul+0x19c>
200098d4:	ea81 0103 	eor.w	r1, r1, r3
200098d8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
200098dc:	f04f 0000 	mov.w	r0, #0
200098e0:	bd70      	pop	{r4, r5, r6, pc}
200098e2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
200098e6:	bf06      	itte	eq
200098e8:	4610      	moveq	r0, r2
200098ea:	4619      	moveq	r1, r3
200098ec:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
200098f0:	d019      	beq.n	20009926 <__aeabi_dmul+0x24a>
200098f2:	ea94 0f0c 	teq	r4, ip
200098f6:	d102      	bne.n	200098fe <__aeabi_dmul+0x222>
200098f8:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
200098fc:	d113      	bne.n	20009926 <__aeabi_dmul+0x24a>
200098fe:	ea95 0f0c 	teq	r5, ip
20009902:	d105      	bne.n	20009910 <__aeabi_dmul+0x234>
20009904:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
20009908:	bf1c      	itt	ne
2000990a:	4610      	movne	r0, r2
2000990c:	4619      	movne	r1, r3
2000990e:	d10a      	bne.n	20009926 <__aeabi_dmul+0x24a>
20009910:	ea81 0103 	eor.w	r1, r1, r3
20009914:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
20009918:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
2000991c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
20009920:	f04f 0000 	mov.w	r0, #0
20009924:	bd70      	pop	{r4, r5, r6, pc}
20009926:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
2000992a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
2000992e:	bd70      	pop	{r4, r5, r6, pc}

20009930 <__aeabi_ddiv>:
20009930:	b570      	push	{r4, r5, r6, lr}
20009932:	f04f 0cff 	mov.w	ip, #255	; 0xff
20009936:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
2000993a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
2000993e:	bf1d      	ittte	ne
20009940:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
20009944:	ea94 0f0c 	teqne	r4, ip
20009948:	ea95 0f0c 	teqne	r5, ip
2000994c:	f000 f8a7 	bleq	20009a9e <__aeabi_ddiv+0x16e>
20009950:	eba4 0405 	sub.w	r4, r4, r5
20009954:	ea81 0e03 	eor.w	lr, r1, r3
20009958:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
2000995c:	ea4f 3101 	mov.w	r1, r1, lsl #12
20009960:	f000 8088 	beq.w	20009a74 <__aeabi_ddiv+0x144>
20009964:	ea4f 3303 	mov.w	r3, r3, lsl #12
20009968:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
2000996c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
20009970:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
20009974:	ea4f 2202 	mov.w	r2, r2, lsl #8
20009978:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
2000997c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
20009980:	ea4f 2600 	mov.w	r6, r0, lsl #8
20009984:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
20009988:	429d      	cmp	r5, r3
2000998a:	bf08      	it	eq
2000998c:	4296      	cmpeq	r6, r2
2000998e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
20009992:	f504 7440 	add.w	r4, r4, #768	; 0x300
20009996:	d202      	bcs.n	2000999e <__aeabi_ddiv+0x6e>
20009998:	085b      	lsrs	r3, r3, #1
2000999a:	ea4f 0232 	mov.w	r2, r2, rrx
2000999e:	1ab6      	subs	r6, r6, r2
200099a0:	eb65 0503 	sbc.w	r5, r5, r3
200099a4:	085b      	lsrs	r3, r3, #1
200099a6:	ea4f 0232 	mov.w	r2, r2, rrx
200099aa:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
200099ae:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
200099b2:	ebb6 0e02 	subs.w	lr, r6, r2
200099b6:	eb75 0e03 	sbcs.w	lr, r5, r3
200099ba:	bf22      	ittt	cs
200099bc:	1ab6      	subcs	r6, r6, r2
200099be:	4675      	movcs	r5, lr
200099c0:	ea40 000c 	orrcs.w	r0, r0, ip
200099c4:	085b      	lsrs	r3, r3, #1
200099c6:	ea4f 0232 	mov.w	r2, r2, rrx
200099ca:	ebb6 0e02 	subs.w	lr, r6, r2
200099ce:	eb75 0e03 	sbcs.w	lr, r5, r3
200099d2:	bf22      	ittt	cs
200099d4:	1ab6      	subcs	r6, r6, r2
200099d6:	4675      	movcs	r5, lr
200099d8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
200099dc:	085b      	lsrs	r3, r3, #1
200099de:	ea4f 0232 	mov.w	r2, r2, rrx
200099e2:	ebb6 0e02 	subs.w	lr, r6, r2
200099e6:	eb75 0e03 	sbcs.w	lr, r5, r3
200099ea:	bf22      	ittt	cs
200099ec:	1ab6      	subcs	r6, r6, r2
200099ee:	4675      	movcs	r5, lr
200099f0:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
200099f4:	085b      	lsrs	r3, r3, #1
200099f6:	ea4f 0232 	mov.w	r2, r2, rrx
200099fa:	ebb6 0e02 	subs.w	lr, r6, r2
200099fe:	eb75 0e03 	sbcs.w	lr, r5, r3
20009a02:	bf22      	ittt	cs
20009a04:	1ab6      	subcs	r6, r6, r2
20009a06:	4675      	movcs	r5, lr
20009a08:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
20009a0c:	ea55 0e06 	orrs.w	lr, r5, r6
20009a10:	d018      	beq.n	20009a44 <__aeabi_ddiv+0x114>
20009a12:	ea4f 1505 	mov.w	r5, r5, lsl #4
20009a16:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
20009a1a:	ea4f 1606 	mov.w	r6, r6, lsl #4
20009a1e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
20009a22:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
20009a26:	ea4f 02c2 	mov.w	r2, r2, lsl #3
20009a2a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
20009a2e:	d1c0      	bne.n	200099b2 <__aeabi_ddiv+0x82>
20009a30:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20009a34:	d10b      	bne.n	20009a4e <__aeabi_ddiv+0x11e>
20009a36:	ea41 0100 	orr.w	r1, r1, r0
20009a3a:	f04f 0000 	mov.w	r0, #0
20009a3e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
20009a42:	e7b6      	b.n	200099b2 <__aeabi_ddiv+0x82>
20009a44:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
20009a48:	bf04      	itt	eq
20009a4a:	4301      	orreq	r1, r0
20009a4c:	2000      	moveq	r0, #0
20009a4e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
20009a52:	bf88      	it	hi
20009a54:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
20009a58:	f63f aeaf 	bhi.w	200097ba <__aeabi_dmul+0xde>
20009a5c:	ebb5 0c03 	subs.w	ip, r5, r3
20009a60:	bf04      	itt	eq
20009a62:	ebb6 0c02 	subseq.w	ip, r6, r2
20009a66:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
20009a6a:	f150 0000 	adcs.w	r0, r0, #0
20009a6e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
20009a72:	bd70      	pop	{r4, r5, r6, pc}
20009a74:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
20009a78:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
20009a7c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
20009a80:	bfc2      	ittt	gt
20009a82:	ebd4 050c 	rsbsgt	r5, r4, ip
20009a86:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
20009a8a:	bd70      	popgt	{r4, r5, r6, pc}
20009a8c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
20009a90:	f04f 0e00 	mov.w	lr, #0
20009a94:	3c01      	subs	r4, #1
20009a96:	e690      	b.n	200097ba <__aeabi_dmul+0xde>
20009a98:	ea45 0e06 	orr.w	lr, r5, r6
20009a9c:	e68d      	b.n	200097ba <__aeabi_dmul+0xde>
20009a9e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
20009aa2:	ea94 0f0c 	teq	r4, ip
20009aa6:	bf08      	it	eq
20009aa8:	ea95 0f0c 	teqeq	r5, ip
20009aac:	f43f af3b 	beq.w	20009926 <__aeabi_dmul+0x24a>
20009ab0:	ea94 0f0c 	teq	r4, ip
20009ab4:	d10a      	bne.n	20009acc <__aeabi_ddiv+0x19c>
20009ab6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
20009aba:	f47f af34 	bne.w	20009926 <__aeabi_dmul+0x24a>
20009abe:	ea95 0f0c 	teq	r5, ip
20009ac2:	f47f af25 	bne.w	20009910 <__aeabi_dmul+0x234>
20009ac6:	4610      	mov	r0, r2
20009ac8:	4619      	mov	r1, r3
20009aca:	e72c      	b.n	20009926 <__aeabi_dmul+0x24a>
20009acc:	ea95 0f0c 	teq	r5, ip
20009ad0:	d106      	bne.n	20009ae0 <__aeabi_ddiv+0x1b0>
20009ad2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
20009ad6:	f43f aefd 	beq.w	200098d4 <__aeabi_dmul+0x1f8>
20009ada:	4610      	mov	r0, r2
20009adc:	4619      	mov	r1, r3
20009ade:	e722      	b.n	20009926 <__aeabi_dmul+0x24a>
20009ae0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
20009ae4:	bf18      	it	ne
20009ae6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
20009aea:	f47f aec5 	bne.w	20009878 <__aeabi_dmul+0x19c>
20009aee:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
20009af2:	f47f af0d 	bne.w	20009910 <__aeabi_dmul+0x234>
20009af6:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
20009afa:	f47f aeeb 	bne.w	200098d4 <__aeabi_dmul+0x1f8>
20009afe:	e712      	b.n	20009926 <__aeabi_dmul+0x24a>

20009b00 <__gedf2>:
20009b00:	f04f 3cff 	mov.w	ip, #4294967295
20009b04:	e006      	b.n	20009b14 <__cmpdf2+0x4>
20009b06:	bf00      	nop

20009b08 <__ledf2>:
20009b08:	f04f 0c01 	mov.w	ip, #1
20009b0c:	e002      	b.n	20009b14 <__cmpdf2+0x4>
20009b0e:	bf00      	nop

20009b10 <__cmpdf2>:
20009b10:	f04f 0c01 	mov.w	ip, #1
20009b14:	f84d cd04 	str.w	ip, [sp, #-4]!
20009b18:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20009b1c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20009b20:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20009b24:	bf18      	it	ne
20009b26:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
20009b2a:	d01b      	beq.n	20009b64 <__cmpdf2+0x54>
20009b2c:	b001      	add	sp, #4
20009b2e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
20009b32:	bf0c      	ite	eq
20009b34:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
20009b38:	ea91 0f03 	teqne	r1, r3
20009b3c:	bf02      	ittt	eq
20009b3e:	ea90 0f02 	teqeq	r0, r2
20009b42:	2000      	moveq	r0, #0
20009b44:	4770      	bxeq	lr
20009b46:	f110 0f00 	cmn.w	r0, #0
20009b4a:	ea91 0f03 	teq	r1, r3
20009b4e:	bf58      	it	pl
20009b50:	4299      	cmppl	r1, r3
20009b52:	bf08      	it	eq
20009b54:	4290      	cmpeq	r0, r2
20009b56:	bf2c      	ite	cs
20009b58:	17d8      	asrcs	r0, r3, #31
20009b5a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
20009b5e:	f040 0001 	orr.w	r0, r0, #1
20009b62:	4770      	bx	lr
20009b64:	ea4f 0c41 	mov.w	ip, r1, lsl #1
20009b68:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20009b6c:	d102      	bne.n	20009b74 <__cmpdf2+0x64>
20009b6e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
20009b72:	d107      	bne.n	20009b84 <__cmpdf2+0x74>
20009b74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
20009b78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
20009b7c:	d1d6      	bne.n	20009b2c <__cmpdf2+0x1c>
20009b7e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
20009b82:	d0d3      	beq.n	20009b2c <__cmpdf2+0x1c>
20009b84:	f85d 0b04 	ldr.w	r0, [sp], #4
20009b88:	4770      	bx	lr
20009b8a:	bf00      	nop

20009b8c <__aeabi_cdrcmple>:
20009b8c:	4684      	mov	ip, r0
20009b8e:	4610      	mov	r0, r2
20009b90:	4662      	mov	r2, ip
20009b92:	468c      	mov	ip, r1
20009b94:	4619      	mov	r1, r3
20009b96:	4663      	mov	r3, ip
20009b98:	e000      	b.n	20009b9c <__aeabi_cdcmpeq>
20009b9a:	bf00      	nop

20009b9c <__aeabi_cdcmpeq>:
20009b9c:	b501      	push	{r0, lr}
20009b9e:	f7ff ffb7 	bl	20009b10 <__cmpdf2>
20009ba2:	2800      	cmp	r0, #0
20009ba4:	bf48      	it	mi
20009ba6:	f110 0f00 	cmnmi.w	r0, #0
20009baa:	bd01      	pop	{r0, pc}

20009bac <__aeabi_dcmpeq>:
20009bac:	f84d ed08 	str.w	lr, [sp, #-8]!
20009bb0:	f7ff fff4 	bl	20009b9c <__aeabi_cdcmpeq>
20009bb4:	bf0c      	ite	eq
20009bb6:	2001      	moveq	r0, #1
20009bb8:	2000      	movne	r0, #0
20009bba:	f85d fb08 	ldr.w	pc, [sp], #8
20009bbe:	bf00      	nop

20009bc0 <__aeabi_dcmplt>:
20009bc0:	f84d ed08 	str.w	lr, [sp, #-8]!
20009bc4:	f7ff ffea 	bl	20009b9c <__aeabi_cdcmpeq>
20009bc8:	bf34      	ite	cc
20009bca:	2001      	movcc	r0, #1
20009bcc:	2000      	movcs	r0, #0
20009bce:	f85d fb08 	ldr.w	pc, [sp], #8
20009bd2:	bf00      	nop

20009bd4 <__aeabi_dcmple>:
20009bd4:	f84d ed08 	str.w	lr, [sp, #-8]!
20009bd8:	f7ff ffe0 	bl	20009b9c <__aeabi_cdcmpeq>
20009bdc:	bf94      	ite	ls
20009bde:	2001      	movls	r0, #1
20009be0:	2000      	movhi	r0, #0
20009be2:	f85d fb08 	ldr.w	pc, [sp], #8
20009be6:	bf00      	nop

20009be8 <__aeabi_dcmpge>:
20009be8:	f84d ed08 	str.w	lr, [sp, #-8]!
20009bec:	f7ff ffce 	bl	20009b8c <__aeabi_cdrcmple>
20009bf0:	bf94      	ite	ls
20009bf2:	2001      	movls	r0, #1
20009bf4:	2000      	movhi	r0, #0
20009bf6:	f85d fb08 	ldr.w	pc, [sp], #8
20009bfa:	bf00      	nop

20009bfc <__aeabi_dcmpgt>:
20009bfc:	f84d ed08 	str.w	lr, [sp, #-8]!
20009c00:	f7ff ffc4 	bl	20009b8c <__aeabi_cdrcmple>
20009c04:	bf34      	ite	cc
20009c06:	2001      	movcc	r0, #1
20009c08:	2000      	movcs	r0, #0
20009c0a:	f85d fb08 	ldr.w	pc, [sp], #8
20009c0e:	bf00      	nop

20009c10 <__aeabi_d2iz>:
20009c10:	ea4f 0241 	mov.w	r2, r1, lsl #1
20009c14:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
20009c18:	d215      	bcs.n	20009c46 <__aeabi_d2iz+0x36>
20009c1a:	d511      	bpl.n	20009c40 <__aeabi_d2iz+0x30>
20009c1c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
20009c20:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
20009c24:	d912      	bls.n	20009c4c <__aeabi_d2iz+0x3c>
20009c26:	ea4f 23c1 	mov.w	r3, r1, lsl #11
20009c2a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
20009c2e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
20009c32:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
20009c36:	fa23 f002 	lsr.w	r0, r3, r2
20009c3a:	bf18      	it	ne
20009c3c:	4240      	negne	r0, r0
20009c3e:	4770      	bx	lr
20009c40:	f04f 0000 	mov.w	r0, #0
20009c44:	4770      	bx	lr
20009c46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
20009c4a:	d105      	bne.n	20009c58 <__aeabi_d2iz+0x48>
20009c4c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
20009c50:	bf08      	it	eq
20009c52:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
20009c56:	4770      	bx	lr
20009c58:	f04f 0000 	mov.w	r0, #0
20009c5c:	4770      	bx	lr
20009c5e:	bf00      	nop

20009c60 <__aeabi_uldivmod>:
20009c60:	b94b      	cbnz	r3, 20009c76 <__aeabi_uldivmod+0x16>
20009c62:	b942      	cbnz	r2, 20009c76 <__aeabi_uldivmod+0x16>
20009c64:	2900      	cmp	r1, #0
20009c66:	bf08      	it	eq
20009c68:	2800      	cmpeq	r0, #0
20009c6a:	d002      	beq.n	20009c72 <__aeabi_uldivmod+0x12>
20009c6c:	f04f 31ff 	mov.w	r1, #4294967295
20009c70:	4608      	mov	r0, r1
20009c72:	f7ff bb79 	b.w	20009368 <__aeabi_idiv0>
20009c76:	b082      	sub	sp, #8
20009c78:	46ec      	mov	ip, sp
20009c7a:	e92d 5000 	stmdb	sp!, {ip, lr}
20009c7e:	f000 f805 	bl	20009c8c <__gnu_uldivmod_helper>
20009c82:	f8dd e004 	ldr.w	lr, [sp, #4]
20009c86:	b002      	add	sp, #8
20009c88:	bc0c      	pop	{r2, r3}
20009c8a:	4770      	bx	lr

20009c8c <__gnu_uldivmod_helper>:
20009c8c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009c8e:	4614      	mov	r4, r2
20009c90:	461d      	mov	r5, r3
20009c92:	4606      	mov	r6, r0
20009c94:	460f      	mov	r7, r1
20009c96:	f000 f9d7 	bl	2000a048 <__udivdi3>
20009c9a:	fb00 f505 	mul.w	r5, r0, r5
20009c9e:	fba0 2304 	umull	r2, r3, r0, r4
20009ca2:	fb04 5401 	mla	r4, r4, r1, r5
20009ca6:	18e3      	adds	r3, r4, r3
20009ca8:	1ab6      	subs	r6, r6, r2
20009caa:	eb67 0703 	sbc.w	r7, r7, r3
20009cae:	9b06      	ldr	r3, [sp, #24]
20009cb0:	e9c3 6700 	strd	r6, r7, [r3]
20009cb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20009cb6:	bf00      	nop

20009cb8 <__gnu_ldivmod_helper>:
20009cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20009cba:	4614      	mov	r4, r2
20009cbc:	461d      	mov	r5, r3
20009cbe:	4606      	mov	r6, r0
20009cc0:	460f      	mov	r7, r1
20009cc2:	f000 f80f 	bl	20009ce4 <__divdi3>
20009cc6:	fb00 f505 	mul.w	r5, r0, r5
20009cca:	fba0 2304 	umull	r2, r3, r0, r4
20009cce:	fb04 5401 	mla	r4, r4, r1, r5
20009cd2:	18e3      	adds	r3, r4, r3
20009cd4:	1ab6      	subs	r6, r6, r2
20009cd6:	eb67 0703 	sbc.w	r7, r7, r3
20009cda:	9b06      	ldr	r3, [sp, #24]
20009cdc:	e9c3 6700 	strd	r6, r7, [r3]
20009ce0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20009ce2:	bf00      	nop

20009ce4 <__divdi3>:
20009ce4:	2900      	cmp	r1, #0
20009ce6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20009cea:	b085      	sub	sp, #20
20009cec:	f2c0 80c8 	blt.w	20009e80 <__divdi3+0x19c>
20009cf0:	2600      	movs	r6, #0
20009cf2:	2b00      	cmp	r3, #0
20009cf4:	f2c0 80bf 	blt.w	20009e76 <__divdi3+0x192>
20009cf8:	4689      	mov	r9, r1
20009cfa:	4614      	mov	r4, r2
20009cfc:	4605      	mov	r5, r0
20009cfe:	469b      	mov	fp, r3
20009d00:	2b00      	cmp	r3, #0
20009d02:	d14a      	bne.n	20009d9a <__divdi3+0xb6>
20009d04:	428a      	cmp	r2, r1
20009d06:	d957      	bls.n	20009db8 <__divdi3+0xd4>
20009d08:	fab2 f382 	clz	r3, r2
20009d0c:	b153      	cbz	r3, 20009d24 <__divdi3+0x40>
20009d0e:	f1c3 0020 	rsb	r0, r3, #32
20009d12:	fa01 f903 	lsl.w	r9, r1, r3
20009d16:	fa25 f800 	lsr.w	r8, r5, r0
20009d1a:	fa12 f403 	lsls.w	r4, r2, r3
20009d1e:	409d      	lsls	r5, r3
20009d20:	ea48 0909 	orr.w	r9, r8, r9
20009d24:	0c27      	lsrs	r7, r4, #16
20009d26:	4648      	mov	r0, r9
20009d28:	4639      	mov	r1, r7
20009d2a:	fa1f fb84 	uxth.w	fp, r4
20009d2e:	f7ff f9df 	bl	200090f0 <__aeabi_uidiv>
20009d32:	4639      	mov	r1, r7
20009d34:	4682      	mov	sl, r0
20009d36:	4648      	mov	r0, r9
20009d38:	f7ff fb08 	bl	2000934c <__aeabi_uidivmod>
20009d3c:	0c2a      	lsrs	r2, r5, #16
20009d3e:	fb0b f30a 	mul.w	r3, fp, sl
20009d42:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
20009d46:	454b      	cmp	r3, r9
20009d48:	d909      	bls.n	20009d5e <__divdi3+0x7a>
20009d4a:	eb19 0904 	adds.w	r9, r9, r4
20009d4e:	f10a 3aff 	add.w	sl, sl, #4294967295
20009d52:	d204      	bcs.n	20009d5e <__divdi3+0x7a>
20009d54:	454b      	cmp	r3, r9
20009d56:	bf84      	itt	hi
20009d58:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20009d5c:	44a1      	addhi	r9, r4
20009d5e:	ebc3 0909 	rsb	r9, r3, r9
20009d62:	4639      	mov	r1, r7
20009d64:	4648      	mov	r0, r9
20009d66:	b2ad      	uxth	r5, r5
20009d68:	f7ff f9c2 	bl	200090f0 <__aeabi_uidiv>
20009d6c:	4639      	mov	r1, r7
20009d6e:	4680      	mov	r8, r0
20009d70:	4648      	mov	r0, r9
20009d72:	f7ff faeb 	bl	2000934c <__aeabi_uidivmod>
20009d76:	fb0b fb08 	mul.w	fp, fp, r8
20009d7a:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
20009d7e:	45ab      	cmp	fp, r5
20009d80:	d907      	bls.n	20009d92 <__divdi3+0xae>
20009d82:	192d      	adds	r5, r5, r4
20009d84:	f108 38ff 	add.w	r8, r8, #4294967295
20009d88:	d203      	bcs.n	20009d92 <__divdi3+0xae>
20009d8a:	45ab      	cmp	fp, r5
20009d8c:	bf88      	it	hi
20009d8e:	f108 38ff 	addhi.w	r8, r8, #4294967295
20009d92:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
20009d96:	2700      	movs	r7, #0
20009d98:	e003      	b.n	20009da2 <__divdi3+0xbe>
20009d9a:	428b      	cmp	r3, r1
20009d9c:	d957      	bls.n	20009e4e <__divdi3+0x16a>
20009d9e:	2700      	movs	r7, #0
20009da0:	46b8      	mov	r8, r7
20009da2:	4642      	mov	r2, r8
20009da4:	463b      	mov	r3, r7
20009da6:	b116      	cbz	r6, 20009dae <__divdi3+0xca>
20009da8:	4252      	negs	r2, r2
20009daa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20009dae:	4619      	mov	r1, r3
20009db0:	4610      	mov	r0, r2
20009db2:	b005      	add	sp, #20
20009db4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20009db8:	b922      	cbnz	r2, 20009dc4 <__divdi3+0xe0>
20009dba:	4611      	mov	r1, r2
20009dbc:	2001      	movs	r0, #1
20009dbe:	f7ff f997 	bl	200090f0 <__aeabi_uidiv>
20009dc2:	4604      	mov	r4, r0
20009dc4:	fab4 f884 	clz	r8, r4
20009dc8:	f1b8 0f00 	cmp.w	r8, #0
20009dcc:	d15e      	bne.n	20009e8c <__divdi3+0x1a8>
20009dce:	ebc4 0809 	rsb	r8, r4, r9
20009dd2:	0c27      	lsrs	r7, r4, #16
20009dd4:	fa1f f984 	uxth.w	r9, r4
20009dd8:	2101      	movs	r1, #1
20009dda:	9102      	str	r1, [sp, #8]
20009ddc:	4639      	mov	r1, r7
20009dde:	4640      	mov	r0, r8
20009de0:	f7ff f986 	bl	200090f0 <__aeabi_uidiv>
20009de4:	4639      	mov	r1, r7
20009de6:	4682      	mov	sl, r0
20009de8:	4640      	mov	r0, r8
20009dea:	f7ff faaf 	bl	2000934c <__aeabi_uidivmod>
20009dee:	ea4f 4815 	mov.w	r8, r5, lsr #16
20009df2:	fb09 f30a 	mul.w	r3, r9, sl
20009df6:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
20009dfa:	455b      	cmp	r3, fp
20009dfc:	d909      	bls.n	20009e12 <__divdi3+0x12e>
20009dfe:	eb1b 0b04 	adds.w	fp, fp, r4
20009e02:	f10a 3aff 	add.w	sl, sl, #4294967295
20009e06:	d204      	bcs.n	20009e12 <__divdi3+0x12e>
20009e08:	455b      	cmp	r3, fp
20009e0a:	bf84      	itt	hi
20009e0c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20009e10:	44a3      	addhi	fp, r4
20009e12:	ebc3 0b0b 	rsb	fp, r3, fp
20009e16:	4639      	mov	r1, r7
20009e18:	4658      	mov	r0, fp
20009e1a:	b2ad      	uxth	r5, r5
20009e1c:	f7ff f968 	bl	200090f0 <__aeabi_uidiv>
20009e20:	4639      	mov	r1, r7
20009e22:	4680      	mov	r8, r0
20009e24:	4658      	mov	r0, fp
20009e26:	f7ff fa91 	bl	2000934c <__aeabi_uidivmod>
20009e2a:	fb09 f908 	mul.w	r9, r9, r8
20009e2e:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
20009e32:	45a9      	cmp	r9, r5
20009e34:	d907      	bls.n	20009e46 <__divdi3+0x162>
20009e36:	192d      	adds	r5, r5, r4
20009e38:	f108 38ff 	add.w	r8, r8, #4294967295
20009e3c:	d203      	bcs.n	20009e46 <__divdi3+0x162>
20009e3e:	45a9      	cmp	r9, r5
20009e40:	bf88      	it	hi
20009e42:	f108 38ff 	addhi.w	r8, r8, #4294967295
20009e46:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
20009e4a:	9f02      	ldr	r7, [sp, #8]
20009e4c:	e7a9      	b.n	20009da2 <__divdi3+0xbe>
20009e4e:	fab3 f783 	clz	r7, r3
20009e52:	2f00      	cmp	r7, #0
20009e54:	d168      	bne.n	20009f28 <__divdi3+0x244>
20009e56:	428b      	cmp	r3, r1
20009e58:	bf2c      	ite	cs
20009e5a:	f04f 0900 	movcs.w	r9, #0
20009e5e:	f04f 0901 	movcc.w	r9, #1
20009e62:	4282      	cmp	r2, r0
20009e64:	bf8c      	ite	hi
20009e66:	464c      	movhi	r4, r9
20009e68:	f049 0401 	orrls.w	r4, r9, #1
20009e6c:	2c00      	cmp	r4, #0
20009e6e:	d096      	beq.n	20009d9e <__divdi3+0xba>
20009e70:	f04f 0801 	mov.w	r8, #1
20009e74:	e795      	b.n	20009da2 <__divdi3+0xbe>
20009e76:	4252      	negs	r2, r2
20009e78:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
20009e7c:	43f6      	mvns	r6, r6
20009e7e:	e73b      	b.n	20009cf8 <__divdi3+0x14>
20009e80:	4240      	negs	r0, r0
20009e82:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
20009e86:	f04f 36ff 	mov.w	r6, #4294967295
20009e8a:	e732      	b.n	20009cf2 <__divdi3+0xe>
20009e8c:	fa04 f408 	lsl.w	r4, r4, r8
20009e90:	f1c8 0720 	rsb	r7, r8, #32
20009e94:	fa35 f307 	lsrs.w	r3, r5, r7
20009e98:	fa29 fa07 	lsr.w	sl, r9, r7
20009e9c:	0c27      	lsrs	r7, r4, #16
20009e9e:	fa09 fb08 	lsl.w	fp, r9, r8
20009ea2:	4639      	mov	r1, r7
20009ea4:	4650      	mov	r0, sl
20009ea6:	ea43 020b 	orr.w	r2, r3, fp
20009eaa:	9202      	str	r2, [sp, #8]
20009eac:	f7ff f920 	bl	200090f0 <__aeabi_uidiv>
20009eb0:	4639      	mov	r1, r7
20009eb2:	fa1f f984 	uxth.w	r9, r4
20009eb6:	4683      	mov	fp, r0
20009eb8:	4650      	mov	r0, sl
20009eba:	f7ff fa47 	bl	2000934c <__aeabi_uidivmod>
20009ebe:	9802      	ldr	r0, [sp, #8]
20009ec0:	fb09 f20b 	mul.w	r2, r9, fp
20009ec4:	0c03      	lsrs	r3, r0, #16
20009ec6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
20009eca:	429a      	cmp	r2, r3
20009ecc:	d904      	bls.n	20009ed8 <__divdi3+0x1f4>
20009ece:	191b      	adds	r3, r3, r4
20009ed0:	f10b 3bff 	add.w	fp, fp, #4294967295
20009ed4:	f0c0 80b1 	bcc.w	2000a03a <__divdi3+0x356>
20009ed8:	1a9b      	subs	r3, r3, r2
20009eda:	4639      	mov	r1, r7
20009edc:	4618      	mov	r0, r3
20009ede:	9301      	str	r3, [sp, #4]
20009ee0:	f7ff f906 	bl	200090f0 <__aeabi_uidiv>
20009ee4:	9901      	ldr	r1, [sp, #4]
20009ee6:	4682      	mov	sl, r0
20009ee8:	4608      	mov	r0, r1
20009eea:	4639      	mov	r1, r7
20009eec:	f7ff fa2e 	bl	2000934c <__aeabi_uidivmod>
20009ef0:	f8dd c008 	ldr.w	ip, [sp, #8]
20009ef4:	fb09 f30a 	mul.w	r3, r9, sl
20009ef8:	fa1f f08c 	uxth.w	r0, ip
20009efc:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
20009f00:	4293      	cmp	r3, r2
20009f02:	d908      	bls.n	20009f16 <__divdi3+0x232>
20009f04:	1912      	adds	r2, r2, r4
20009f06:	f10a 3aff 	add.w	sl, sl, #4294967295
20009f0a:	d204      	bcs.n	20009f16 <__divdi3+0x232>
20009f0c:	4293      	cmp	r3, r2
20009f0e:	bf84      	itt	hi
20009f10:	f10a 3aff 	addhi.w	sl, sl, #4294967295
20009f14:	1912      	addhi	r2, r2, r4
20009f16:	fa05 f508 	lsl.w	r5, r5, r8
20009f1a:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
20009f1e:	ebc3 0802 	rsb	r8, r3, r2
20009f22:	f8cd e008 	str.w	lr, [sp, #8]
20009f26:	e759      	b.n	20009ddc <__divdi3+0xf8>
20009f28:	f1c7 0020 	rsb	r0, r7, #32
20009f2c:	fa03 fa07 	lsl.w	sl, r3, r7
20009f30:	40c2      	lsrs	r2, r0
20009f32:	fa35 f300 	lsrs.w	r3, r5, r0
20009f36:	ea42 0b0a 	orr.w	fp, r2, sl
20009f3a:	fa21 f800 	lsr.w	r8, r1, r0
20009f3e:	fa01 f907 	lsl.w	r9, r1, r7
20009f42:	4640      	mov	r0, r8
20009f44:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
20009f48:	ea43 0109 	orr.w	r1, r3, r9
20009f4c:	9102      	str	r1, [sp, #8]
20009f4e:	4651      	mov	r1, sl
20009f50:	fa1f f28b 	uxth.w	r2, fp
20009f54:	9203      	str	r2, [sp, #12]
20009f56:	f7ff f8cb 	bl	200090f0 <__aeabi_uidiv>
20009f5a:	4651      	mov	r1, sl
20009f5c:	4681      	mov	r9, r0
20009f5e:	4640      	mov	r0, r8
20009f60:	f7ff f9f4 	bl	2000934c <__aeabi_uidivmod>
20009f64:	9b03      	ldr	r3, [sp, #12]
20009f66:	f8dd c008 	ldr.w	ip, [sp, #8]
20009f6a:	fb03 f209 	mul.w	r2, r3, r9
20009f6e:	ea4f 401c 	mov.w	r0, ip, lsr #16
20009f72:	fa14 f307 	lsls.w	r3, r4, r7
20009f76:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
20009f7a:	42a2      	cmp	r2, r4
20009f7c:	d904      	bls.n	20009f88 <__divdi3+0x2a4>
20009f7e:	eb14 040b 	adds.w	r4, r4, fp
20009f82:	f109 39ff 	add.w	r9, r9, #4294967295
20009f86:	d352      	bcc.n	2000a02e <__divdi3+0x34a>
20009f88:	1aa4      	subs	r4, r4, r2
20009f8a:	4651      	mov	r1, sl
20009f8c:	4620      	mov	r0, r4
20009f8e:	9301      	str	r3, [sp, #4]
20009f90:	f7ff f8ae 	bl	200090f0 <__aeabi_uidiv>
20009f94:	4651      	mov	r1, sl
20009f96:	4680      	mov	r8, r0
20009f98:	4620      	mov	r0, r4
20009f9a:	f7ff f9d7 	bl	2000934c <__aeabi_uidivmod>
20009f9e:	9803      	ldr	r0, [sp, #12]
20009fa0:	f8dd c008 	ldr.w	ip, [sp, #8]
20009fa4:	fb00 f208 	mul.w	r2, r0, r8
20009fa8:	fa1f f38c 	uxth.w	r3, ip
20009fac:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
20009fb0:	9b01      	ldr	r3, [sp, #4]
20009fb2:	4282      	cmp	r2, r0
20009fb4:	d904      	bls.n	20009fc0 <__divdi3+0x2dc>
20009fb6:	eb10 000b 	adds.w	r0, r0, fp
20009fba:	f108 38ff 	add.w	r8, r8, #4294967295
20009fbe:	d330      	bcc.n	2000a022 <__divdi3+0x33e>
20009fc0:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
20009fc4:	fa1f fc83 	uxth.w	ip, r3
20009fc8:	0c1b      	lsrs	r3, r3, #16
20009fca:	1a80      	subs	r0, r0, r2
20009fcc:	fa1f fe88 	uxth.w	lr, r8
20009fd0:	ea4f 4a18 	mov.w	sl, r8, lsr #16
20009fd4:	fb0c f90e 	mul.w	r9, ip, lr
20009fd8:	fb0c fc0a 	mul.w	ip, ip, sl
20009fdc:	fb03 c10e 	mla	r1, r3, lr, ip
20009fe0:	fb03 f20a 	mul.w	r2, r3, sl
20009fe4:	eb01 4119 	add.w	r1, r1, r9, lsr #16
20009fe8:	458c      	cmp	ip, r1
20009fea:	bf88      	it	hi
20009fec:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
20009ff0:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
20009ff4:	4570      	cmp	r0, lr
20009ff6:	d310      	bcc.n	2000a01a <__divdi3+0x336>
20009ff8:	fa1f f989 	uxth.w	r9, r9
20009ffc:	fa05 f707 	lsl.w	r7, r5, r7
2000a000:	eb09 4001 	add.w	r0, r9, r1, lsl #16
2000a004:	bf14      	ite	ne
2000a006:	2200      	movne	r2, #0
2000a008:	2201      	moveq	r2, #1
2000a00a:	4287      	cmp	r7, r0
2000a00c:	bf2c      	ite	cs
2000a00e:	2700      	movcs	r7, #0
2000a010:	f002 0701 	andcc.w	r7, r2, #1
2000a014:	2f00      	cmp	r7, #0
2000a016:	f43f aec4 	beq.w	20009da2 <__divdi3+0xbe>
2000a01a:	f108 38ff 	add.w	r8, r8, #4294967295
2000a01e:	2700      	movs	r7, #0
2000a020:	e6bf      	b.n	20009da2 <__divdi3+0xbe>
2000a022:	4282      	cmp	r2, r0
2000a024:	bf84      	itt	hi
2000a026:	4458      	addhi	r0, fp
2000a028:	f108 38ff 	addhi.w	r8, r8, #4294967295
2000a02c:	e7c8      	b.n	20009fc0 <__divdi3+0x2dc>
2000a02e:	42a2      	cmp	r2, r4
2000a030:	bf84      	itt	hi
2000a032:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000a036:	445c      	addhi	r4, fp
2000a038:	e7a6      	b.n	20009f88 <__divdi3+0x2a4>
2000a03a:	429a      	cmp	r2, r3
2000a03c:	bf84      	itt	hi
2000a03e:	f10b 3bff 	addhi.w	fp, fp, #4294967295
2000a042:	191b      	addhi	r3, r3, r4
2000a044:	e748      	b.n	20009ed8 <__divdi3+0x1f4>
2000a046:	bf00      	nop

2000a048 <__udivdi3>:
2000a048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000a04c:	460c      	mov	r4, r1
2000a04e:	b083      	sub	sp, #12
2000a050:	4680      	mov	r8, r0
2000a052:	4616      	mov	r6, r2
2000a054:	4689      	mov	r9, r1
2000a056:	461f      	mov	r7, r3
2000a058:	4615      	mov	r5, r2
2000a05a:	468a      	mov	sl, r1
2000a05c:	2b00      	cmp	r3, #0
2000a05e:	d14b      	bne.n	2000a0f8 <__udivdi3+0xb0>
2000a060:	428a      	cmp	r2, r1
2000a062:	d95c      	bls.n	2000a11e <__udivdi3+0xd6>
2000a064:	fab2 f382 	clz	r3, r2
2000a068:	b15b      	cbz	r3, 2000a082 <__udivdi3+0x3a>
2000a06a:	f1c3 0020 	rsb	r0, r3, #32
2000a06e:	fa01 fa03 	lsl.w	sl, r1, r3
2000a072:	fa28 f200 	lsr.w	r2, r8, r0
2000a076:	fa16 f503 	lsls.w	r5, r6, r3
2000a07a:	fa08 f803 	lsl.w	r8, r8, r3
2000a07e:	ea42 0a0a 	orr.w	sl, r2, sl
2000a082:	0c2e      	lsrs	r6, r5, #16
2000a084:	4650      	mov	r0, sl
2000a086:	4631      	mov	r1, r6
2000a088:	b2af      	uxth	r7, r5
2000a08a:	f7ff f831 	bl	200090f0 <__aeabi_uidiv>
2000a08e:	4631      	mov	r1, r6
2000a090:	ea4f 4418 	mov.w	r4, r8, lsr #16
2000a094:	4681      	mov	r9, r0
2000a096:	4650      	mov	r0, sl
2000a098:	f7ff f958 	bl	2000934c <__aeabi_uidivmod>
2000a09c:	fb07 f309 	mul.w	r3, r7, r9
2000a0a0:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
2000a0a4:	4553      	cmp	r3, sl
2000a0a6:	d909      	bls.n	2000a0bc <__udivdi3+0x74>
2000a0a8:	eb1a 0a05 	adds.w	sl, sl, r5
2000a0ac:	f109 39ff 	add.w	r9, r9, #4294967295
2000a0b0:	d204      	bcs.n	2000a0bc <__udivdi3+0x74>
2000a0b2:	4553      	cmp	r3, sl
2000a0b4:	bf84      	itt	hi
2000a0b6:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000a0ba:	44aa      	addhi	sl, r5
2000a0bc:	ebc3 0a0a 	rsb	sl, r3, sl
2000a0c0:	4631      	mov	r1, r6
2000a0c2:	4650      	mov	r0, sl
2000a0c4:	fa1f f888 	uxth.w	r8, r8
2000a0c8:	f7ff f812 	bl	200090f0 <__aeabi_uidiv>
2000a0cc:	4631      	mov	r1, r6
2000a0ce:	4604      	mov	r4, r0
2000a0d0:	4650      	mov	r0, sl
2000a0d2:	f7ff f93b 	bl	2000934c <__aeabi_uidivmod>
2000a0d6:	fb07 f704 	mul.w	r7, r7, r4
2000a0da:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
2000a0de:	4547      	cmp	r7, r8
2000a0e0:	d906      	bls.n	2000a0f0 <__udivdi3+0xa8>
2000a0e2:	3c01      	subs	r4, #1
2000a0e4:	eb18 0805 	adds.w	r8, r8, r5
2000a0e8:	d202      	bcs.n	2000a0f0 <__udivdi3+0xa8>
2000a0ea:	4547      	cmp	r7, r8
2000a0ec:	bf88      	it	hi
2000a0ee:	3c01      	subhi	r4, #1
2000a0f0:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000a0f4:	2600      	movs	r6, #0
2000a0f6:	e05c      	b.n	2000a1b2 <__udivdi3+0x16a>
2000a0f8:	428b      	cmp	r3, r1
2000a0fa:	d858      	bhi.n	2000a1ae <__udivdi3+0x166>
2000a0fc:	fab3 f683 	clz	r6, r3
2000a100:	2e00      	cmp	r6, #0
2000a102:	d15b      	bne.n	2000a1bc <__udivdi3+0x174>
2000a104:	428b      	cmp	r3, r1
2000a106:	bf2c      	ite	cs
2000a108:	2200      	movcs	r2, #0
2000a10a:	2201      	movcc	r2, #1
2000a10c:	4285      	cmp	r5, r0
2000a10e:	bf8c      	ite	hi
2000a110:	4615      	movhi	r5, r2
2000a112:	f042 0501 	orrls.w	r5, r2, #1
2000a116:	2d00      	cmp	r5, #0
2000a118:	d049      	beq.n	2000a1ae <__udivdi3+0x166>
2000a11a:	2401      	movs	r4, #1
2000a11c:	e049      	b.n	2000a1b2 <__udivdi3+0x16a>
2000a11e:	b922      	cbnz	r2, 2000a12a <__udivdi3+0xe2>
2000a120:	4611      	mov	r1, r2
2000a122:	2001      	movs	r0, #1
2000a124:	f7fe ffe4 	bl	200090f0 <__aeabi_uidiv>
2000a128:	4605      	mov	r5, r0
2000a12a:	fab5 f685 	clz	r6, r5
2000a12e:	2e00      	cmp	r6, #0
2000a130:	f040 80ba 	bne.w	2000a2a8 <__udivdi3+0x260>
2000a134:	1b64      	subs	r4, r4, r5
2000a136:	0c2f      	lsrs	r7, r5, #16
2000a138:	fa1f fa85 	uxth.w	sl, r5
2000a13c:	2601      	movs	r6, #1
2000a13e:	4639      	mov	r1, r7
2000a140:	4620      	mov	r0, r4
2000a142:	f7fe ffd5 	bl	200090f0 <__aeabi_uidiv>
2000a146:	4639      	mov	r1, r7
2000a148:	ea4f 4b18 	mov.w	fp, r8, lsr #16
2000a14c:	4681      	mov	r9, r0
2000a14e:	4620      	mov	r0, r4
2000a150:	f7ff f8fc 	bl	2000934c <__aeabi_uidivmod>
2000a154:	fb0a f309 	mul.w	r3, sl, r9
2000a158:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
2000a15c:	455b      	cmp	r3, fp
2000a15e:	d909      	bls.n	2000a174 <__udivdi3+0x12c>
2000a160:	eb1b 0b05 	adds.w	fp, fp, r5
2000a164:	f109 39ff 	add.w	r9, r9, #4294967295
2000a168:	d204      	bcs.n	2000a174 <__udivdi3+0x12c>
2000a16a:	455b      	cmp	r3, fp
2000a16c:	bf84      	itt	hi
2000a16e:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000a172:	44ab      	addhi	fp, r5
2000a174:	ebc3 0b0b 	rsb	fp, r3, fp
2000a178:	4639      	mov	r1, r7
2000a17a:	4658      	mov	r0, fp
2000a17c:	fa1f f888 	uxth.w	r8, r8
2000a180:	f7fe ffb6 	bl	200090f0 <__aeabi_uidiv>
2000a184:	4639      	mov	r1, r7
2000a186:	4604      	mov	r4, r0
2000a188:	4658      	mov	r0, fp
2000a18a:	f7ff f8df 	bl	2000934c <__aeabi_uidivmod>
2000a18e:	fb0a fa04 	mul.w	sl, sl, r4
2000a192:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
2000a196:	45c2      	cmp	sl, r8
2000a198:	d906      	bls.n	2000a1a8 <__udivdi3+0x160>
2000a19a:	3c01      	subs	r4, #1
2000a19c:	eb18 0805 	adds.w	r8, r8, r5
2000a1a0:	d202      	bcs.n	2000a1a8 <__udivdi3+0x160>
2000a1a2:	45c2      	cmp	sl, r8
2000a1a4:	bf88      	it	hi
2000a1a6:	3c01      	subhi	r4, #1
2000a1a8:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000a1ac:	e001      	b.n	2000a1b2 <__udivdi3+0x16a>
2000a1ae:	2600      	movs	r6, #0
2000a1b0:	4634      	mov	r4, r6
2000a1b2:	4631      	mov	r1, r6
2000a1b4:	4620      	mov	r0, r4
2000a1b6:	b003      	add	sp, #12
2000a1b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000a1bc:	f1c6 0020 	rsb	r0, r6, #32
2000a1c0:	40b3      	lsls	r3, r6
2000a1c2:	fa32 f700 	lsrs.w	r7, r2, r0
2000a1c6:	fa21 fb00 	lsr.w	fp, r1, r0
2000a1ca:	431f      	orrs	r7, r3
2000a1cc:	fa14 f206 	lsls.w	r2, r4, r6
2000a1d0:	fa28 f100 	lsr.w	r1, r8, r0
2000a1d4:	4658      	mov	r0, fp
2000a1d6:	ea4f 4a17 	mov.w	sl, r7, lsr #16
2000a1da:	4311      	orrs	r1, r2
2000a1dc:	9100      	str	r1, [sp, #0]
2000a1de:	4651      	mov	r1, sl
2000a1e0:	b2bb      	uxth	r3, r7
2000a1e2:	9301      	str	r3, [sp, #4]
2000a1e4:	f7fe ff84 	bl	200090f0 <__aeabi_uidiv>
2000a1e8:	4651      	mov	r1, sl
2000a1ea:	40b5      	lsls	r5, r6
2000a1ec:	4681      	mov	r9, r0
2000a1ee:	4658      	mov	r0, fp
2000a1f0:	f7ff f8ac 	bl	2000934c <__aeabi_uidivmod>
2000a1f4:	9c01      	ldr	r4, [sp, #4]
2000a1f6:	9800      	ldr	r0, [sp, #0]
2000a1f8:	fb04 f309 	mul.w	r3, r4, r9
2000a1fc:	ea4f 4c10 	mov.w	ip, r0, lsr #16
2000a200:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
2000a204:	455b      	cmp	r3, fp
2000a206:	d905      	bls.n	2000a214 <__udivdi3+0x1cc>
2000a208:	eb1b 0b07 	adds.w	fp, fp, r7
2000a20c:	f109 39ff 	add.w	r9, r9, #4294967295
2000a210:	f0c0 808e 	bcc.w	2000a330 <__udivdi3+0x2e8>
2000a214:	ebc3 0b0b 	rsb	fp, r3, fp
2000a218:	4651      	mov	r1, sl
2000a21a:	4658      	mov	r0, fp
2000a21c:	f7fe ff68 	bl	200090f0 <__aeabi_uidiv>
2000a220:	4651      	mov	r1, sl
2000a222:	4604      	mov	r4, r0
2000a224:	4658      	mov	r0, fp
2000a226:	f7ff f891 	bl	2000934c <__aeabi_uidivmod>
2000a22a:	9801      	ldr	r0, [sp, #4]
2000a22c:	9a00      	ldr	r2, [sp, #0]
2000a22e:	fb00 f304 	mul.w	r3, r0, r4
2000a232:	fa1f fc82 	uxth.w	ip, r2
2000a236:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
2000a23a:	4293      	cmp	r3, r2
2000a23c:	d906      	bls.n	2000a24c <__udivdi3+0x204>
2000a23e:	3c01      	subs	r4, #1
2000a240:	19d2      	adds	r2, r2, r7
2000a242:	d203      	bcs.n	2000a24c <__udivdi3+0x204>
2000a244:	4293      	cmp	r3, r2
2000a246:	d901      	bls.n	2000a24c <__udivdi3+0x204>
2000a248:	19d2      	adds	r2, r2, r7
2000a24a:	3c01      	subs	r4, #1
2000a24c:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
2000a250:	b2a8      	uxth	r0, r5
2000a252:	1ad2      	subs	r2, r2, r3
2000a254:	0c2d      	lsrs	r5, r5, #16
2000a256:	fa1f fc84 	uxth.w	ip, r4
2000a25a:	0c23      	lsrs	r3, r4, #16
2000a25c:	fb00 f70c 	mul.w	r7, r0, ip
2000a260:	fb00 fe03 	mul.w	lr, r0, r3
2000a264:	fb05 e10c 	mla	r1, r5, ip, lr
2000a268:	fb05 f503 	mul.w	r5, r5, r3
2000a26c:	eb01 4117 	add.w	r1, r1, r7, lsr #16
2000a270:	458e      	cmp	lr, r1
2000a272:	bf88      	it	hi
2000a274:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
2000a278:	eb05 4511 	add.w	r5, r5, r1, lsr #16
2000a27c:	42aa      	cmp	r2, r5
2000a27e:	d310      	bcc.n	2000a2a2 <__udivdi3+0x25a>
2000a280:	b2bf      	uxth	r7, r7
2000a282:	fa08 f606 	lsl.w	r6, r8, r6
2000a286:	eb07 4201 	add.w	r2, r7, r1, lsl #16
2000a28a:	bf14      	ite	ne
2000a28c:	f04f 0e00 	movne.w	lr, #0
2000a290:	f04f 0e01 	moveq.w	lr, #1
2000a294:	4296      	cmp	r6, r2
2000a296:	bf2c      	ite	cs
2000a298:	2600      	movcs	r6, #0
2000a29a:	f00e 0601 	andcc.w	r6, lr, #1
2000a29e:	2e00      	cmp	r6, #0
2000a2a0:	d087      	beq.n	2000a1b2 <__udivdi3+0x16a>
2000a2a2:	3c01      	subs	r4, #1
2000a2a4:	2600      	movs	r6, #0
2000a2a6:	e784      	b.n	2000a1b2 <__udivdi3+0x16a>
2000a2a8:	40b5      	lsls	r5, r6
2000a2aa:	f1c6 0120 	rsb	r1, r6, #32
2000a2ae:	fa24 f901 	lsr.w	r9, r4, r1
2000a2b2:	fa28 f201 	lsr.w	r2, r8, r1
2000a2b6:	0c2f      	lsrs	r7, r5, #16
2000a2b8:	40b4      	lsls	r4, r6
2000a2ba:	4639      	mov	r1, r7
2000a2bc:	4648      	mov	r0, r9
2000a2be:	4322      	orrs	r2, r4
2000a2c0:	9200      	str	r2, [sp, #0]
2000a2c2:	f7fe ff15 	bl	200090f0 <__aeabi_uidiv>
2000a2c6:	4639      	mov	r1, r7
2000a2c8:	fa1f fa85 	uxth.w	sl, r5
2000a2cc:	4683      	mov	fp, r0
2000a2ce:	4648      	mov	r0, r9
2000a2d0:	f7ff f83c 	bl	2000934c <__aeabi_uidivmod>
2000a2d4:	9b00      	ldr	r3, [sp, #0]
2000a2d6:	0c1a      	lsrs	r2, r3, #16
2000a2d8:	fb0a f30b 	mul.w	r3, sl, fp
2000a2dc:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
2000a2e0:	42a3      	cmp	r3, r4
2000a2e2:	d903      	bls.n	2000a2ec <__udivdi3+0x2a4>
2000a2e4:	1964      	adds	r4, r4, r5
2000a2e6:	f10b 3bff 	add.w	fp, fp, #4294967295
2000a2ea:	d327      	bcc.n	2000a33c <__udivdi3+0x2f4>
2000a2ec:	1ae4      	subs	r4, r4, r3
2000a2ee:	4639      	mov	r1, r7
2000a2f0:	4620      	mov	r0, r4
2000a2f2:	f7fe fefd 	bl	200090f0 <__aeabi_uidiv>
2000a2f6:	4639      	mov	r1, r7
2000a2f8:	4681      	mov	r9, r0
2000a2fa:	4620      	mov	r0, r4
2000a2fc:	f7ff f826 	bl	2000934c <__aeabi_uidivmod>
2000a300:	9800      	ldr	r0, [sp, #0]
2000a302:	fb0a f309 	mul.w	r3, sl, r9
2000a306:	fa1f fc80 	uxth.w	ip, r0
2000a30a:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
2000a30e:	42a3      	cmp	r3, r4
2000a310:	d908      	bls.n	2000a324 <__udivdi3+0x2dc>
2000a312:	1964      	adds	r4, r4, r5
2000a314:	f109 39ff 	add.w	r9, r9, #4294967295
2000a318:	d204      	bcs.n	2000a324 <__udivdi3+0x2dc>
2000a31a:	42a3      	cmp	r3, r4
2000a31c:	bf84      	itt	hi
2000a31e:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000a322:	1964      	addhi	r4, r4, r5
2000a324:	fa08 f806 	lsl.w	r8, r8, r6
2000a328:	1ae4      	subs	r4, r4, r3
2000a32a:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
2000a32e:	e706      	b.n	2000a13e <__udivdi3+0xf6>
2000a330:	455b      	cmp	r3, fp
2000a332:	bf84      	itt	hi
2000a334:	f109 39ff 	addhi.w	r9, r9, #4294967295
2000a338:	44bb      	addhi	fp, r7
2000a33a:	e76b      	b.n	2000a214 <__udivdi3+0x1cc>
2000a33c:	42a3      	cmp	r3, r4
2000a33e:	bf84      	itt	hi
2000a340:	f10b 3bff 	addhi.w	fp, fp, #4294967295
2000a344:	1964      	addhi	r4, r4, r5
2000a346:	e7d1      	b.n	2000a2ec <__udivdi3+0x2a4>

2000a348 <DAMAGED_THRESH>:
2000a348:	0023 0000 3123 000a 6559 7465 0000 0000     #...#1..Yeet....
2000a358:	3023 000a 0d31 0000 0d32 0000 0d33 0000     #0..1...2...3...
2000a368:	6548 7061 6120 646e 7320 6174 6b63 6320     Heap and stack c
2000a378:	6c6f 696c 6973 6e6f 000a 0000               ollision....

2000a384 <g_config_reg_lut>:
2000a384:	3000 4001 3004 4001 3008 4001 300c 4001     .0.@.0.@.0.@.0.@
2000a394:	3010 4001 3014 4001 3018 4001 301c 4001     .0.@.0.@.0.@.0.@
2000a3a4:	3020 4001 3024 4001 3028 4001 302c 4001      0.@$0.@(0.@,0.@
2000a3b4:	3030 4001 3034 4001 3038 4001 303c 4001     00.@40.@80.@<0.@
2000a3c4:	3040 4001 3044 4001 3048 4001 304c 4001     @0.@D0.@H0.@L0.@
2000a3d4:	3050 4001 3054 4001 3058 4001 305c 4001     P0.@T0.@X0.@\0.@
2000a3e4:	3060 4001 3064 4001 3068 4001 306c 4001     `0.@d0.@h0.@l0.@
2000a3f4:	3070 4001 3074 4001 3078 4001 307c 4001     p0.@t0.@x0.@|0.@

2000a404 <g_gpio_irqn_lut>:
2000a404:	0020 0021 0022 0023 0024 0025 0026 0027      .!.".#.$.%.&.'.
2000a414:	0028 0029 002a 002b 002c 002d 002e 002f     (.).*.+.,.-.../.
2000a424:	0030 0031 0032 0033 0034 0035 0036 0037     0.1.2.3.4.5.6.7.
2000a434:	0038 0039 003a 003b 003c 003d 003e 003f     8.9.:.;.<.=.>.?.
2000a444:	2e2e 642f 6972 6576 7372 432f 726f 5565     ../drivers/CoreU
2000a454:	5241 6154 6270 632f 726f 5f65 6175 7472     ARTapb/core_uart
2000a464:	615f 6270 632e 0000 2e2e 642f 6972 6576     _apb.c..../drive
2000a474:	7372 432f 726f 5365 4950 632f 726f 5f65     rs/CoreSPI/core_
2000a484:	7073 2e69 0063 0000                         spi.c...

2000a48c <C.18.2576>:
2000a48c:	0001 0000 0002 0000 0004 0000 0001 0000     ................

2000a49c <_global_impure_ptr>:
2000a49c:	a738 2000 0043 0000 000a 0000               8.. C.......

2000a4a8 <blanks.3577>:
2000a4a8:	2020 2020 2020 2020 2020 2020 2020 2020                     

2000a4b8 <zeroes.3578>:
2000a4b8:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
2000a4c8:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
2000a4d8:	0000 0000 4e49 0046 6e69 0066 414e 004e     ....INF.inf.NAN.
2000a4e8:	616e 006e 3130 3332 3534 3736 3938 6261     nan.0123456789ab
2000a4f8:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..
2000a508:	0030 0000 6e49 6966 696e 7974 0000 0000     0...Infinity....
2000a518:	614e 004e                                   NaN.

2000a51c <__sf_fake_stdin>:
	...

2000a53c <__sf_fake_stdout>:
	...

2000a55c <__sf_fake_stderr>:
	...

2000a57c <charset>:
2000a57c:	a5b4 2000                                   ... 

2000a580 <lconv>:
2000a580:	a5b0 2000 a4d8 2000 a4d8 2000 a4d8 2000     ... ... ... ... 
2000a590:	a4d8 2000 a4d8 2000 a4d8 2000 a4d8 2000     ... ... ... ... 
2000a5a0:	a4d8 2000 a4d8 2000 ffff ffff ffff ffff     ... ... ........
2000a5b0:	002e 0000 5349 2d4f 3838 3935 312d 0000     ....ISO-8859-1..

2000a5c0 <__mprec_tens>:
2000a5c0:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
2000a5d0:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
2000a5e0:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
2000a5f0:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
2000a600:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
2000a610:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
2000a620:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
2000a630:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
2000a640:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
2000a650:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
2000a660:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
2000a670:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
2000a680:	9db4 79d9 7843 44ea                         ...yCx.D

2000a688 <p05.2463>:
2000a688:	0005 0000 0019 0000 007d 0000 0000 0000     ........}.......

2000a698 <__mprec_bigtens>:
2000a698:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
2000a6a8:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
2000a6b8:	bf3c 7f73 4fdd 7515                         <.s..O.u

2000a6c0 <__mprec_tinytens>:
2000a6c0:	89bc 97d8 d2b2 3c9c a733 d5a8 f623 3949     .......<3...#.I9
2000a6d0:	a73d 44f4 0ffd 32a5 979d cf8c ba08 255b     =..D...2......[%
2000a6e0:	6f43 64ac 0628 0ac8                         Co.d(...

2000a6e8 <_init>:
2000a6e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000a6ea:	bf00      	nop
2000a6ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000a6ee:	bc08      	pop	{r3}
2000a6f0:	469e      	mov	lr, r3
2000a6f2:	4770      	bx	lr

2000a6f4 <_fini>:
2000a6f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
2000a6f6:	bf00      	nop
2000a6f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
2000a6fa:	bc08      	pop	{r3}
2000a6fc:	469e      	mov	lr, r3
2000a6fe:	4770      	bx	lr

2000a700 <__frame_dummy_init_array_entry>:
2000a700:	0485 2000                                   ... 

2000a704 <__do_global_dtors_aux_fini_array_entry>:
2000a704:	0471 2000                                   q.. 
