/*
 *    _____ ______          SGen - A Generator of Streaming Hardware
 *   / ___// ____/__  ____  Department of Computer Science, ETH Zurich, Switzerland
 *   \__ \/ / __/ _ \/ __ \
 *  ___/ / /_/ /  __/ / / / Copyright (C) 2020-2021 FranÃ§ois Serre (serref@inf.ethz.ch)
 * /____/\____/\___/_/ /_/  https://github.com/fserre/sgen
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 3 of the License, or
 * (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software Foundation,
 * Inc., 51 Franklin Street, Fifth Floor, Boston, MA 02110-1301  USA
 *
 */

package ir.rtl.hardwaretype

import ir.rtl.{Component, Extern}
import ir.rtl.signals._

/**
 * Floating point representation that uses IEEE754.
 *
 * @param wE number of bits for the exponent
 * @param wF number of bits for the mantissa
 */
case class IEEE754(wE: Int, wF: Int) extends HW[Double](wE + wF + 1):
  that =>

  override def description: String =
    if wE==8 && wF==23 then
      "IEEE754 single precision floating-point"
    else if wE==11 && wF==52 then
      "IEEE754 double precision floating-point"
    else
      s"floating-point number in IEEE754 format (1 bit sign, $wE bits exponent, $wF bits mantissa)"

  private val filename = "flopoco/ieee_" + wE + "_" + wF + ".vhdl"


  private val path = java.nio.file.Paths.get(filename)

  if !java.nio.file.Files.isRegularFile(path) then
    println("Error: Flopoco conversion file not found for wE=" + wE + " and wF=" + wF)
    println("Please execute the command:")
    println()
    println("flopoco outputFile=" + path.toAbsolutePath + " target=Virtex6 frequency=700 InputIEEE name=IEEE2Flopoco wEIn=" + wE + " wFIn=" + wF + " wEOut=" + wE + " wFOut=" + wF + " OutputIEEE name=Flopoco2IEEE wEIn=" + wE + " wFIn=" + wF + " wEOut=" + wE + " wFOut=" + wF)
    throw new Exception("Flopoco conversion file not found for wE=" + wE + " and wF=" + wF)

  private val biasDouble = (BigInt(1) << (11 - 1)) - 1

  private val bias = (BigInt(1) << (wE - 1)) - 1

  override def plus(lhs: Sig[Double], rhs: Sig[Double]): Sig[Double] =
    require(lhs.hw == this)
    require(rhs.hw == this)
    FlopocoToIEEE(IEEEToFlopoco(lhs) + IEEEToFlopoco(rhs))

  override def minus(lhs: Sig[Double], rhs: Sig[Double]): Sig[Double] =
    require(lhs.hw == this)
    require(rhs.hw == this)
    FlopocoToIEEE(IEEEToFlopoco(lhs) - IEEEToFlopoco(rhs))

  override def times(lhs: Sig[Double], rhs: Sig[Double]): Sig[Double] =
    require(lhs.hw == this)
    require(rhs.hw == this)
    FlopocoToIEEE(IEEEToFlopoco(lhs) * IEEEToFlopoco(rhs))

  override def bitsOf(const: Double): BigInt =
    if const.isNaN then
      (((BigInt(1) << wE) - 1) << wF) + 1
    else if const.isPosInfinity then
      ((BigInt(1) << wE) - 1) << wF
    else if const.isNegInfinity then
      (BigInt(1) << (wE + wF)) + (((BigInt(1) << wE) - 1) << wF)
    else if const >= 0 && const < java.lang.Double.MIN_NORMAL then
      BigInt(0)
    else if const <= 0 && -const < java.lang.Double.MIN_NORMAL then
      BigInt(1) << (wE + wF)
    else
      val bits = java.lang.Double.doubleToLongBits(const)
      val exponent = (bits & 0x7ff0000000000000L) >> 52
      val mantissa = bits & 0x000fffffffffffffL
      val newExponent = BigInt(exponent) - biasDouble + bias
      val newMantissa=BigInt(mantissa)>> (52 - wF)
      if newExponent < 0 then
        if const < 0 then
          BigInt(1) << (wE + wF)
        else
          BigInt(0)
      else if newExponent >= (BigInt(1) << wE) then
        if const < 0 then
          (BigInt(1) << (wE + wF)) + (((BigInt(1) << wE) - 1) << wF)
        else
          ((BigInt(1) << wE) - 1) << wF
      else
        newMantissa + (newExponent << wF) + (if (const < 0) BigInt(1) << (wE + wF) else BigInt(0))

  override def valueOf(const: BigInt): Double =
    val exponent = ((const & ((BigInt(1) << (wE + wF)) - 1)) >> wF) - bias
    val mantissa = (const & ((BigInt(1) << wF) - 1)) << (52 - wF)
    val negative = const.testBit(wE + wF)
    if exponent == -bias then
      if negative then
        -0d
      else
        0d
    else if exponent == bias + 1 && mantissa != 0 then
      Double.NaN
    else if exponent == bias + 1 then
      if negative then
        Double.NegativeInfinity
      else
        Double.PositiveInfinity
    else
      val res = java.lang.Double.longBitsToDouble((((exponent + biasDouble) << 52) + mantissa).toLong)
      if negative then
        -res
      else
        res



  private case class IEEEToFlopoco private (input: Sig[Double]) extends Operator[Double](input)(Flopoco(wE, wF)):
    require(input.hw == that)
    override def implement(implicit cp: Sig[?] => Component): Component = new Extern(hw.size, filename, "IEEE2Flopoco", "R", ("clk", new ir.rtl.Input(1, "clk")), ("rst", cp(Reset)), ("X", cp(input)))

    override def changeParent(parentId: Int, newParent: Sig[_]): Sig[Double] = IEEEToFlopoco(newParent.asInstanceOf[Sig[Double]])

  private object IEEEToFlopoco:
    def apply(input: Sig[Double]):Sig[Double]=input match
      case Const(value) => Const(value)(using Flopoco(wE, wF))
      //case ROM(values,address) => ROM(values,address)(Flopoco(wE, wF),address.sb)
      case FlopocoToIEEE(input) => input
      case Mux(address, inputs) if inputs.forall(i=>i.isInstanceOf[Const[?]] || i.isInstanceOf[FlopocoToIEEE]) => Mux(address,inputs.map(i=>IEEEToFlopoco(i)))
      case _ => new IEEEToFlopoco(input)

    def unapply(arg:Sig[Double]):Option[Sig[Double]] = arg match
      case arg:IEEEToFlopoco => Some(arg.input)
      case _ => None


  private case class FlopocoToIEEE private (input: Sig[Double]) extends Operator[Double](input)(that):
    require(input.hw == Flopoco(wE, wF))
    override def changeParent(parentId: Int, newParent: Sig[_]): Sig[Double] = FlopocoToIEEE(newParent.asInstanceOf[Sig[Double]])
    override def implement(implicit cp: Sig[?] => Component): Component = new Extern(size, filename, "Flopoco2IEEE", "R", ("clk", new ir.rtl.Input(1, "clk")), ("rst", cp(Reset)), ("X", cp(input)))

  private object FlopocoToIEEE:
    def apply(input: Sig[Double]):Sig[Double]=input match
      case Const(value) => Const(value)(using that)
      //case ROM(values,address) => ROM(values,address)(that,address.sb)
      case IEEEToFlopoco(input) => input
      case Mux(address, inputs) if inputs.forall(i=>i.isInstanceOf[Const[?]] || i.isInstanceOf[IEEEToFlopoco]) => Mux(address,inputs.map(i=>FlopocoToIEEE(i)))
      case _ => new FlopocoToIEEE(input)

    def unapply(arg:Sig[Double]):Option[Sig[Double]]=arg match
      case arg:FlopocoToIEEE => Some(arg.input)
      case _ => None
