$date
	Fri Nov 15 21:05:46 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module half_adder_tb $end
$var wire 1 ! y $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$var reg 1 & e $end
$scope module add1 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & e $end
$var wire 1 ' w1 $end
$var wire 1 ( w2 $end
$var wire 1 ) w3 $end
$var wire 1 * w4 $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1*
1)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1
1!
1&
#2
0!
0&
1%
#3
1!
1&
#4
0!
0&
0%
1$
#5
1!
1&
#6
0!
1(
0&
1%
#7
1!
1&
#8
0*
0)
0!
0(
1'
0&
0%
0$
1#
#9
1&
#10
0&
1%
#11
1&
#12
0&
0%
1$
#13
1&
#14
1*
1(
0&
1%
#15
1!
1&
#16
0*
0!
0(
0&
0%
0$
0#
1"
#17
1&
#18
0&
1%
#19
1&
#20
0&
0%
1$
#21
1&
#22
1*
1(
0&
1%
#23
1!
1&
#24
0*
0!
0(
0&
0%
0$
1#
#25
1&
#26
0&
1%
#27
1&
#28
0&
0%
1$
#29
1&
#30
1*
1(
0&
1%
#31
1!
1&
