Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/michael/soft/cpen311/lab-6-Gwatcha/task1/dnn_accel_system.qsys --block-symbol-file --output-directory=/home/michael/soft/cpen311/lab-6-Gwatcha/task1/dnn_accel_system --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading task1/dnn_accel_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding dnn_accel_0 [dnn_accel 1.0]
Progress: Parameterizing module dnn_accel_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding mem_cpy_accel_0 [mem_cpy_accel 1.0]
Progress: Parameterizing module mem_cpy_accel_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 17.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 17.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding pio_0 [altera_avalon_pio 17.1]
Progress: Parameterizing module pio_0
Progress: Adding pll_0 [altera_pll 17.1]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: dnn_accel_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: dnn_accel_system.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: dnn_accel_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: dnn_accel_system.pll_0: Able to implement PLL with user settings
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/michael/soft/cpen311/lab-6-Gwatcha/task1/dnn_accel_system.qsys --synthesis=VERILOG --output-directory=/home/michael/soft/cpen311/lab-6-Gwatcha/task1/dnn_accel_system/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading task1/dnn_accel_system.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Adding dnn_accel_0 [dnn_accel 1.0]
Progress: Parameterizing module dnn_accel_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 17.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding mem_cpy_accel_0 [mem_cpy_accel 1.0]
Progress: Parameterizing module mem_cpy_accel_0
Progress: Adding new_sdram_controller_0 [altera_avalon_new_sdram_controller 17.1]
Progress: Parameterizing module new_sdram_controller_0
Progress: Adding nios2_gen2_0 [altera_nios2_gen2 17.1]
Progress: Parameterizing module nios2_gen2_0
Progress: Adding pio_0 [altera_avalon_pio 17.1]
Progress: Parameterizing module pio_0
Progress: Adding pll_0 [altera_pll 17.1]
Progress: Parameterizing module pll_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: dnn_accel_system.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: dnn_accel_system.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info: dnn_accel_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info: dnn_accel_system.pll_0: Able to implement PLL with user settings
Info: dnn_accel_system: Generating dnn_accel_system "dnn_accel_system" for QUARTUS_SYNTH
Info: dnn_accel_0: "dnn_accel_system" instantiated dnn_accel "dnn_accel_0"
Info: jtag_uart_0: Starting RTL generation for module 'dnn_accel_system_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /home/michael/program/altera/quartus/linux64/perl/bin/perl -I /home/michael/program/altera/quartus/linux64/perl/lib -I /home/michael/program/altera/quartus/sopc_builder/bin/europa -I /home/michael/program/altera/quartus/sopc_builder/bin/perl_lib -I /home/michael/program/altera/quartus/sopc_builder/bin -I /home/michael/program/altera/quartus/../ip/altera/sopc_builder_ip/common -I /home/michael/program/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/michael/program/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=dnn_accel_system_jtag_uart_0 --dir=/tmp/alt7867_2039784698273315829.dir/0139_jtag_uart_0_gen/ --quartus_dir=/home/michael/program/altera/quartus --verilog --config=/tmp/alt7867_2039784698273315829.dir/0139_jtag_uart_0_gen//dnn_accel_system_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'dnn_accel_system_jtag_uart_0'
Info: jtag_uart_0: "dnn_accel_system" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: mem_cpy_accel_0: "dnn_accel_system" instantiated mem_cpy_accel "mem_cpy_accel_0"
Info: new_sdram_controller_0: Starting RTL generation for module 'dnn_accel_system_new_sdram_controller_0'
Info: new_sdram_controller_0:   Generation command is [exec /home/michael/program/altera/quartus/linux64/perl/bin/perl -I /home/michael/program/altera/quartus/linux64/perl/lib -I /home/michael/program/altera/quartus/sopc_builder/bin/europa -I /home/michael/program/altera/quartus/sopc_builder/bin/perl_lib -I /home/michael/program/altera/quartus/sopc_builder/bin -I /home/michael/program/altera/quartus/../ip/altera/sopc_builder_ip/common -I /home/michael/program/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/michael/program/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=dnn_accel_system_new_sdram_controller_0 --dir=/tmp/alt7867_2039784698273315829.dir/0141_new_sdram_controller_0_gen/ --quartus_dir=/home/michael/program/altera/quartus --verilog --config=/tmp/alt7867_2039784698273315829.dir/0141_new_sdram_controller_0_gen//dnn_accel_system_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  ]
Info: new_sdram_controller_0: Done RTL generation for module 'dnn_accel_system_new_sdram_controller_0'
Info: new_sdram_controller_0: "dnn_accel_system" instantiated altera_avalon_new_sdram_controller "new_sdram_controller_0"
Info: nios2_gen2_0: "dnn_accel_system" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info: pio_0: Starting RTL generation for module 'dnn_accel_system_pio_0'
Info: pio_0:   Generation command is [exec /home/michael/program/altera/quartus/linux64/perl/bin/perl -I /home/michael/program/altera/quartus/linux64/perl/lib -I /home/michael/program/altera/quartus/sopc_builder/bin/europa -I /home/michael/program/altera/quartus/sopc_builder/bin/perl_lib -I /home/michael/program/altera/quartus/sopc_builder/bin -I /home/michael/program/altera/quartus/../ip/altera/sopc_builder_ip/common -I /home/michael/program/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/michael/program/altera/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=dnn_accel_system_pio_0 --dir=/tmp/alt7867_2039784698273315829.dir/0142_pio_0_gen/ --quartus_dir=/home/michael/program/altera/quartus --verilog --config=/tmp/alt7867_2039784698273315829.dir/0142_pio_0_gen//dnn_accel_system_pio_0_component_configuration.pl  --do_build_sim=0  ]
Info: pio_0: Done RTL generation for module 'dnn_accel_system_pio_0'
Info: pio_0: "dnn_accel_system" instantiated altera_avalon_pio "pio_0"
Info: pll_0: "dnn_accel_system" instantiated altera_pll "pll_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "dnn_accel_system" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "dnn_accel_system" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "dnn_accel_system" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'dnn_accel_system_nios2_gen2_0_cpu'
Info: cpu:   Generation command is [exec /home/michael/program/altera/quartus/linux64//eperlcmd -I /home/michael/program/altera/quartus/linux64//perl/lib -I /home/michael/program/altera/quartus/sopc_builder/bin/europa -I /home/michael/program/altera/quartus/sopc_builder/bin/perl_lib -I /home/michael/program/altera/quartus/sopc_builder/bin -I /home/michael/program/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/michael/program/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/michael/program/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/michael/program/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/michael/program/altera/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=dnn_accel_system_nios2_gen2_0_cpu --dir=/tmp/alt7867_2039784698273315829.dir/0146_cpu_gen/ --quartus_bindir=/home/michael/program/altera/quartus/linux64/ --verilog --config=/tmp/alt7867_2039784698273315829.dir/0146_cpu_gen//dnn_accel_system_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2018.12.02 11:45:25 (*) Starting Nios II generation
Info: cpu: # 2018.12.02 11:45:25 (*)   Checking for plaintext license.
Info: cpu: # 2018.12.02 11:45:26 (*)   Couldn't query license setup in Quartus directory /home/michael/program/altera/quartus/linux64/
Info: cpu: # 2018.12.02 11:45:26 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2018.12.02 11:45:26 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2018.12.02 11:45:26 (*)   Plaintext license not found.
Info: cpu: # 2018.12.02 11:45:26 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2018.12.02 11:45:26 (*)   Elaborating CPU configuration settings
Info: cpu: # 2018.12.02 11:45:26 (*)   Creating all objects for CPU
Info: cpu: # 2018.12.02 11:45:27 (*)   Generating RTL from CPU objects
Info: cpu: # 2018.12.02 11:45:27 (*)   Creating plain-text RTL
Info: cpu: # 2018.12.02 11:45:28 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'dnn_accel_system_nios2_gen2_0_cpu'
Info: cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info: dnn_accel_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "dnn_accel_0_avalon_master_translator"
Info: new_sdram_controller_0_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "new_sdram_controller_0_s1_translator"
Info: dnn_accel_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "dnn_accel_0_avalon_master_agent"
Info: new_sdram_controller_0_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "new_sdram_controller_0_s1_agent"
Info: new_sdram_controller_0_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "new_sdram_controller_0_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: new_sdram_controller_0_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "new_sdram_controller_0_s1_burst_adapter"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_003"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/michael/soft/cpen311/lab-6-Gwatcha/task1/dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file /home/michael/soft/cpen311/lab-6-Gwatcha/task1/dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/michael/soft/cpen311/lab-6-Gwatcha/task1/dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file /home/michael/soft/cpen311/lab-6-Gwatcha/task1/dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_003"
Info: Reusing file /home/michael/soft/cpen311/lab-6-Gwatcha/task1/dnn_accel_system/synthesis/submodules/altera_merlin_arbitrator.sv
Info: new_sdram_controller_0_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "new_sdram_controller_0_s1_rsp_width_adapter"
Info: Reusing file /home/michael/soft/cpen311/lab-6-Gwatcha/task1/dnn_accel_system/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/michael/soft/cpen311/lab-6-Gwatcha/task1/dnn_accel_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: dnn_accel_system: Done "dnn_accel_system" with 39 modules, 63 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
