0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/33381/CPU-Design-and-Practice/lab/lab2_1/lab2_1.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,,,,,,,
C:/Users/33381/CPU-Design-and-Practice/lab/lab2_1/lab2_1.srcs/sim_1/imports/regfile_task/rf_tb.v,1641545961,verilog,,,,tb_top,,,,,,,,
C:/Users/33381/CPU-Design-and-Practice/lab/lab2_1/lab2_1.srcs/sources_1/imports/regfile_task/regfile.v,1567137702,verilog,,C:/Users/33381/CPU-Design-and-Practice/lab/lab2_1/lab2_1.srcs/sim_1/imports/regfile_task/rf_tb.v,,regfile,,,,,,,,
