EESchema Schematic File Version 2
LIBS:power
LIBS:device
LIBS:transistors
LIBS:conn
LIBS:linear
LIBS:regul
LIBS:74xx
LIBS:cmos4000
LIBS:adc-dac
LIBS:memory
LIBS:xilinx
LIBS:microcontrollers
LIBS:dsp
LIBS:microchip
LIBS:analog_switches
LIBS:motorola
LIBS:texas
LIBS:intel
LIBS:audio
LIBS:interface
LIBS:digital-audio
LIBS:philips
LIBS:display
LIBS:cypress
LIBS:siliconi
LIBS:opto
LIBS:atmel
LIBS:contrib
LIBS:valves
LIBS:Lattice_iCE_FPGA
LIBS:xess
LIBS:xilinx6s
LIBS:xilinx6v
LIBS:xilinxultra
LIBS:HydroPWNics_Lib
LIBS:OnHand-Components-Sym
LIBS:ZyncMV-cache
EELAYER 25 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 9
Title ""
Date "2016-12-23"
Rev "0.1a"
Comp "GhostPCB"
Comment1 "Designed By: Adam Vadala-Roth"
Comment2 "Engineer : Adam Vadala-Roth"
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 4700 1275 2750 4300
U 585AE0B8
F0 "Zync 7000 FPGA/SoC" 60
F1 "Zync_SoC.sch" 60
$EndSheet
$Sheet
S 4125 6925 975  375 
U 585AE0DE
F0 "Power" 60
F1 "Power.sch" 60
$EndSheet
$Sheet
S 8800 3225 2000 1900
U 585AE0EB
F0 "OV7725 Camera Module" 60
F1 "OV7725_cam.sch" 60
$EndSheet
$Sheet
S 900  2775 2125 1325
U 585AE128
F0 "DDR3L Memory Module" 60
F1 "Memory.sch" 60
F2 "MEM_DATA_BUS" B R 3025 3100 60 
F3 "MEM_ADDR_BUS" B R 3025 3325 60 
F4 "CTRL_SIG_BUS" B R 3025 3475 60 
F5 "DDR3L_VREF" B R 3025 3650 60 
$EndSheet
$Sheet
S 900  1275 2125 1300
U 585AE13E
F0 "Connectors" 60
F1 "Connectors.sch" 60
$EndSheet
$Sheet
S 8800 1275 2050 1250
U 585AE27C
F0 "USB PHY Interface" 60
F1 "USB_PHY.sch" 60
$EndSheet
Text Notes 3625 1050 0    197  ~ 39
ZyncMV: Realtime Machine Vision
$Sheet
S 900  4300 2575 1275
U 5878744A
F0 "Zync SoC PMIC" 60
F1 "SoC_PMIC.sch" 60
$EndSheet
$Sheet
S 925  5950 2400 1275
U 5878DB5C
F0 "Zync SoC PMIC 2" 60
F1 "SoC_PMIC_2.sch" 60
$EndSheet
$EndSCHEMATC
