vendor_name = ModelSim
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/soc_system.qip
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/soc_system.v
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/altera_reset_controller.v
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/altera_reset_synchronizer.v
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/altera_reset_controller.sdc
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/soc_system_irq_mapper.sv
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/altera_incr_burst_converter.sv
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/altera_default_burst_converter.sv
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/newbcdHex.v
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/soc_system_hps_0.v
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/hps_sdram.v
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/hps_sdram_p0_parameters.tcl
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/hps_sdram_p0.sv
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/hps_AC_ROM.hex
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/hps_sdram_p0.ppf
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/hps_sdram_pll.sv
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/hps_sdram_p0_report_timing.tcl
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/hps_inst_ROM.hex
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/hps_sdram_p0_timing.tcl
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/hps_sdram_p0_pin_map.tcl
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/hps_sdram_p0_report_timing_core.tcl
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/hps_sdram_p0_reset.v
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/hps_sdram_p0.sdc
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/hps_sdram_p0_pin_assignments.tcl
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/newbcdHex.v
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/newSevSegSysTop.v
source_file = 1, /home/keith/altera/15.0/quartus/libraries/megafunctions/altddio_out.tdf
source_file = 1, /home/keith/altera/15.0/quartus/libraries/megafunctions/aglobal150.inc
source_file = 1, /home/keith/altera/15.0/quartus/libraries/megafunctions/stratix_ddio.inc
source_file = 1, /home/keith/altera/15.0/quartus/libraries/megafunctions/cyclone_ddio.inc
source_file = 1, /home/keith/altera/15.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/keith/altera/15.0/quartus/libraries/megafunctions/stratix_lcell.inc
source_file = 1, /home/keith/altera/15.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /home/keith/Desktop/DE1_SoC_NewSevSeg/db/ddio_out_uqe.tdf
design_name = newSevSegSysTop
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obuf_ba_0, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|obufa_0, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_spim1_inst_MOSI[0]~output\, u0|hps_0|hps_io|border|hps_io_spim1_inst_MOSI[0]~output, newSevSegSysTop, 1
instance = comp, \DRAM_ADDR[0]~output\, DRAM_ADDR[0]~output, newSevSegSysTop, 1
instance = comp, \DRAM_ADDR[1]~output\, DRAM_ADDR[1]~output, newSevSegSysTop, 1
instance = comp, \DRAM_ADDR[2]~output\, DRAM_ADDR[2]~output, newSevSegSysTop, 1
instance = comp, \DRAM_ADDR[3]~output\, DRAM_ADDR[3]~output, newSevSegSysTop, 1
instance = comp, \DRAM_ADDR[4]~output\, DRAM_ADDR[4]~output, newSevSegSysTop, 1
instance = comp, \DRAM_ADDR[5]~output\, DRAM_ADDR[5]~output, newSevSegSysTop, 1
instance = comp, \DRAM_ADDR[6]~output\, DRAM_ADDR[6]~output, newSevSegSysTop, 1
instance = comp, \DRAM_ADDR[7]~output\, DRAM_ADDR[7]~output, newSevSegSysTop, 1
instance = comp, \DRAM_ADDR[8]~output\, DRAM_ADDR[8]~output, newSevSegSysTop, 1
instance = comp, \DRAM_ADDR[9]~output\, DRAM_ADDR[9]~output, newSevSegSysTop, 1
instance = comp, \DRAM_ADDR[10]~output\, DRAM_ADDR[10]~output, newSevSegSysTop, 1
instance = comp, \DRAM_ADDR[11]~output\, DRAM_ADDR[11]~output, newSevSegSysTop, 1
instance = comp, \DRAM_ADDR[12]~output\, DRAM_ADDR[12]~output, newSevSegSysTop, 1
instance = comp, \DRAM_BA[0]~output\, DRAM_BA[0]~output, newSevSegSysTop, 1
instance = comp, \DRAM_BA[1]~output\, DRAM_BA[1]~output, newSevSegSysTop, 1
instance = comp, \DRAM_CAS_N~output\, DRAM_CAS_N~output, newSevSegSysTop, 1
instance = comp, \DRAM_CKE~output\, DRAM_CKE~output, newSevSegSysTop, 1
instance = comp, \DRAM_CLK~output\, DRAM_CLK~output, newSevSegSysTop, 1
instance = comp, \DRAM_CS_N~output\, DRAM_CS_N~output, newSevSegSysTop, 1
instance = comp, \DRAM_LDQM~output\, DRAM_LDQM~output, newSevSegSysTop, 1
instance = comp, \DRAM_RAS_N~output\, DRAM_RAS_N~output, newSevSegSysTop, 1
instance = comp, \DRAM_UDQM~output\, DRAM_UDQM~output, newSevSegSysTop, 1
instance = comp, \DRAM_WE_N~output\, DRAM_WE_N~output, newSevSegSysTop, 1
instance = comp, \HEX0[0]~output\, HEX0[0]~output, newSevSegSysTop, 1
instance = comp, \HEX0[1]~output\, HEX0[1]~output, newSevSegSysTop, 1
instance = comp, \HEX0[2]~output\, HEX0[2]~output, newSevSegSysTop, 1
instance = comp, \HEX0[3]~output\, HEX0[3]~output, newSevSegSysTop, 1
instance = comp, \HEX0[4]~output\, HEX0[4]~output, newSevSegSysTop, 1
instance = comp, \HEX0[5]~output\, HEX0[5]~output, newSevSegSysTop, 1
instance = comp, \HEX0[6]~output\, HEX0[6]~output, newSevSegSysTop, 1
instance = comp, \HEX1[0]~output\, HEX1[0]~output, newSevSegSysTop, 1
instance = comp, \HEX1[1]~output\, HEX1[1]~output, newSevSegSysTop, 1
instance = comp, \HEX1[2]~output\, HEX1[2]~output, newSevSegSysTop, 1
instance = comp, \HEX1[3]~output\, HEX1[3]~output, newSevSegSysTop, 1
instance = comp, \HEX1[4]~output\, HEX1[4]~output, newSevSegSysTop, 1
instance = comp, \HEX1[5]~output\, HEX1[5]~output, newSevSegSysTop, 1
instance = comp, \HEX1[6]~output\, HEX1[6]~output, newSevSegSysTop, 1
instance = comp, \HEX2[0]~output\, HEX2[0]~output, newSevSegSysTop, 1
instance = comp, \HEX2[1]~output\, HEX2[1]~output, newSevSegSysTop, 1
instance = comp, \HEX2[2]~output\, HEX2[2]~output, newSevSegSysTop, 1
instance = comp, \HEX2[3]~output\, HEX2[3]~output, newSevSegSysTop, 1
instance = comp, \HEX2[4]~output\, HEX2[4]~output, newSevSegSysTop, 1
instance = comp, \HEX2[5]~output\, HEX2[5]~output, newSevSegSysTop, 1
instance = comp, \HEX2[6]~output\, HEX2[6]~output, newSevSegSysTop, 1
instance = comp, \HEX3[0]~output\, HEX3[0]~output, newSevSegSysTop, 1
instance = comp, \HEX3[1]~output\, HEX3[1]~output, newSevSegSysTop, 1
instance = comp, \HEX3[2]~output\, HEX3[2]~output, newSevSegSysTop, 1
instance = comp, \HEX3[3]~output\, HEX3[3]~output, newSevSegSysTop, 1
instance = comp, \HEX3[4]~output\, HEX3[4]~output, newSevSegSysTop, 1
instance = comp, \HEX3[5]~output\, HEX3[5]~output, newSevSegSysTop, 1
instance = comp, \HEX3[6]~output\, HEX3[6]~output, newSevSegSysTop, 1
instance = comp, \HEX4[0]~output\, HEX4[0]~output, newSevSegSysTop, 1
instance = comp, \HEX4[1]~output\, HEX4[1]~output, newSevSegSysTop, 1
instance = comp, \HEX4[2]~output\, HEX4[2]~output, newSevSegSysTop, 1
instance = comp, \HEX4[3]~output\, HEX4[3]~output, newSevSegSysTop, 1
instance = comp, \HEX4[4]~output\, HEX4[4]~output, newSevSegSysTop, 1
instance = comp, \HEX4[5]~output\, HEX4[5]~output, newSevSegSysTop, 1
instance = comp, \HEX4[6]~output\, HEX4[6]~output, newSevSegSysTop, 1
instance = comp, \HEX5[0]~output\, HEX5[0]~output, newSevSegSysTop, 1
instance = comp, \HEX5[1]~output\, HEX5[1]~output, newSevSegSysTop, 1
instance = comp, \HEX5[2]~output\, HEX5[2]~output, newSevSegSysTop, 1
instance = comp, \HEX5[3]~output\, HEX5[3]~output, newSevSegSysTop, 1
instance = comp, \HEX5[4]~output\, HEX5[4]~output, newSevSegSysTop, 1
instance = comp, \HEX5[5]~output\, HEX5[5]~output, newSevSegSysTop, 1
instance = comp, \HEX5[6]~output\, HEX5[6]~output, newSevSegSysTop, 1
instance = comp, \HPS_DDR3_ADDR[0]~output\, HPS_DDR3_ADDR[0]~output, newSevSegSysTop, 1
instance = comp, \HPS_DDR3_ADDR[1]~output\, HPS_DDR3_ADDR[1]~output, newSevSegSysTop, 1
instance = comp, \HPS_DDR3_ADDR[2]~output\, HPS_DDR3_ADDR[2]~output, newSevSegSysTop, 1
instance = comp, \HPS_DDR3_ADDR[3]~output\, HPS_DDR3_ADDR[3]~output, newSevSegSysTop, 1
instance = comp, \HPS_DDR3_ADDR[4]~output\, HPS_DDR3_ADDR[4]~output, newSevSegSysTop, 1
instance = comp, \HPS_DDR3_ADDR[5]~output\, HPS_DDR3_ADDR[5]~output, newSevSegSysTop, 1
instance = comp, \HPS_DDR3_ADDR[6]~output\, HPS_DDR3_ADDR[6]~output, newSevSegSysTop, 1
instance = comp, \HPS_DDR3_ADDR[7]~output\, HPS_DDR3_ADDR[7]~output, newSevSegSysTop, 1
instance = comp, \HPS_DDR3_ADDR[8]~output\, HPS_DDR3_ADDR[8]~output, newSevSegSysTop, 1
instance = comp, \HPS_DDR3_ADDR[9]~output\, HPS_DDR3_ADDR[9]~output, newSevSegSysTop, 1
instance = comp, \HPS_DDR3_ADDR[10]~output\, HPS_DDR3_ADDR[10]~output, newSevSegSysTop, 1
instance = comp, \HPS_DDR3_ADDR[11]~output\, HPS_DDR3_ADDR[11]~output, newSevSegSysTop, 1
instance = comp, \HPS_DDR3_ADDR[12]~output\, HPS_DDR3_ADDR[12]~output, newSevSegSysTop, 1
instance = comp, \HPS_DDR3_ADDR[13]~output\, HPS_DDR3_ADDR[13]~output, newSevSegSysTop, 1
instance = comp, \HPS_DDR3_ADDR[14]~output\, HPS_DDR3_ADDR[14]~output, newSevSegSysTop, 1
instance = comp, \HPS_DDR3_BA[0]~output\, HPS_DDR3_BA[0]~output, newSevSegSysTop, 1
instance = comp, \HPS_DDR3_BA[1]~output\, HPS_DDR3_BA[1]~output, newSevSegSysTop, 1
instance = comp, \HPS_DDR3_BA[2]~output\, HPS_DDR3_BA[2]~output, newSevSegSysTop, 1
instance = comp, \HPS_DDR3_CAS_N~output\, HPS_DDR3_CAS_N~output, newSevSegSysTop, 1
instance = comp, \HPS_DDR3_CKE~output\, HPS_DDR3_CKE~output, newSevSegSysTop, 1
instance = comp, \HPS_DDR3_CS_N~output\, HPS_DDR3_CS_N~output, newSevSegSysTop, 1
instance = comp, \HPS_DDR3_ODT~output\, HPS_DDR3_ODT~output, newSevSegSysTop, 1
instance = comp, \HPS_DDR3_RAS_N~output\, HPS_DDR3_RAS_N~output, newSevSegSysTop, 1
instance = comp, \HPS_DDR3_RESET_N~output\, HPS_DDR3_RESET_N~output, newSevSegSysTop, 1
instance = comp, \HPS_DDR3_WE_N~output\, HPS_DDR3_WE_N~output, newSevSegSysTop, 1
instance = comp, \HPS_ENET_GTX_CLK~output\, HPS_ENET_GTX_CLK~output, newSevSegSysTop, 1
instance = comp, \HPS_ENET_MDC~output\, HPS_ENET_MDC~output, newSevSegSysTop, 1
instance = comp, \HPS_ENET_TX_DATA[0]~output\, HPS_ENET_TX_DATA[0]~output, newSevSegSysTop, 1
instance = comp, \HPS_ENET_TX_DATA[1]~output\, HPS_ENET_TX_DATA[1]~output, newSevSegSysTop, 1
instance = comp, \HPS_ENET_TX_DATA[2]~output\, HPS_ENET_TX_DATA[2]~output, newSevSegSysTop, 1
instance = comp, \HPS_ENET_TX_DATA[3]~output\, HPS_ENET_TX_DATA[3]~output, newSevSegSysTop, 1
instance = comp, \HPS_ENET_TX_EN~output\, HPS_ENET_TX_EN~output, newSevSegSysTop, 1
instance = comp, \HPS_FLASH_DCLK~output\, HPS_FLASH_DCLK~output, newSevSegSysTop, 1
instance = comp, \HPS_FLASH_NCSO~output\, HPS_FLASH_NCSO~output, newSevSegSysTop, 1
instance = comp, \HPS_SD_CLK~output\, HPS_SD_CLK~output, newSevSegSysTop, 1
instance = comp, \HPS_SPIM_CLK~output\, HPS_SPIM_CLK~output, newSevSegSysTop, 1
instance = comp, \HPS_UART_TX~output\, HPS_UART_TX~output, newSevSegSysTop, 1
instance = comp, \HPS_USB_STP~output\, HPS_USB_STP~output, newSevSegSysTop, 1
instance = comp, \DRAM_DQ[0]~output\, DRAM_DQ[0]~output, newSevSegSysTop, 1
instance = comp, \DRAM_DQ[1]~output\, DRAM_DQ[1]~output, newSevSegSysTop, 1
instance = comp, \DRAM_DQ[2]~output\, DRAM_DQ[2]~output, newSevSegSysTop, 1
instance = comp, \DRAM_DQ[3]~output\, DRAM_DQ[3]~output, newSevSegSysTop, 1
instance = comp, \DRAM_DQ[4]~output\, DRAM_DQ[4]~output, newSevSegSysTop, 1
instance = comp, \DRAM_DQ[5]~output\, DRAM_DQ[5]~output, newSevSegSysTop, 1
instance = comp, \DRAM_DQ[6]~output\, DRAM_DQ[6]~output, newSevSegSysTop, 1
instance = comp, \DRAM_DQ[7]~output\, DRAM_DQ[7]~output, newSevSegSysTop, 1
instance = comp, \DRAM_DQ[8]~output\, DRAM_DQ[8]~output, newSevSegSysTop, 1
instance = comp, \DRAM_DQ[9]~output\, DRAM_DQ[9]~output, newSevSegSysTop, 1
instance = comp, \DRAM_DQ[10]~output\, DRAM_DQ[10]~output, newSevSegSysTop, 1
instance = comp, \DRAM_DQ[11]~output\, DRAM_DQ[11]~output, newSevSegSysTop, 1
instance = comp, \DRAM_DQ[12]~output\, DRAM_DQ[12]~output, newSevSegSysTop, 1
instance = comp, \DRAM_DQ[13]~output\, DRAM_DQ[13]~output, newSevSegSysTop, 1
instance = comp, \DRAM_DQ[14]~output\, DRAM_DQ[14]~output, newSevSegSysTop, 1
instance = comp, \DRAM_DQ[15]~output\, DRAM_DQ[15]~output, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO09[0]~output\, u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO09[0]~output, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_bar_0, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|obuf_os_0, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO35[0]~output\, u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO35[0]~output, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~output\, u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~output, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~output\, u0|hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~output, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~output\, u0|hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~output, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~output\, u0|hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~output, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~output\, u0|hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~output, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO61[0]~output\, u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO61[0]~output, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_i2c0_inst_SCL[0]~output\, u0|hps_0|hps_io|border|hps_io_i2c0_inst_SCL[0]~output, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_i2c0_inst_SDA[0]~output\, u0|hps_0|hps_io|border|hps_io_i2c0_inst_SDA[0]~output, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_i2c1_inst_SCL[0]~output\, u0|hps_0|hps_io|border|hps_io_i2c1_inst_SCL[0]~output, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_i2c1_inst_SDA[0]~output\, u0|hps_0|hps_io|border|hps_io_i2c1_inst_SDA[0]~output, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO48[0]~output\, u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO48[0]~output, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~output\, u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~output, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~output\, u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~output, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO40[0]~output\, u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO40[0]~output, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~output\, u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~output, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~output\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~output, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~output\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~output, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~output\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~output, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~output\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~output, newSevSegSysTop, 1
instance = comp, \HPS_SPIM_SS~output\, HPS_SPIM_SS~output, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~output\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~output, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~output\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~output, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~output\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~output, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~output\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~output, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~output\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~output, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~output\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~output, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~output\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~output, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~output\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~output, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll\, u0|hps_0|hps_io|border|hps_sdram_inst|pll|pll, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m\, u0|hps_0|hps_io|border|hps_sdram_inst|dll|dll_wys_m, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_dqs, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|memphy_ldc|leveling_delay_chain_hr, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst\, u0|hps_0|hps_io|border|hps_sdram_inst|c0|hmc_inst, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dqs, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_hr, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dqs, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_hr, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo_clk_sel, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|strobe_in, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].data_in, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].in_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].capture_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[0].read_fifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo_clk_sel, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].data_in, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].in_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].capture_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[1].read_fifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo_clk_sel, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].data_in, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].in_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].capture_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[2].read_fifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo_clk_sel, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].data_in, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].in_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].capture_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[3].read_fifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo_clk_sel, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].data_in, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].in_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].capture_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[4].read_fifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo_clk_sel, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].data_in, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].in_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].capture_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[5].read_fifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo_clk_sel, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].data_in, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].in_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].capture_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[6].read_fifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo_clk_sel, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].data_in, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].in_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].capture_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|input_path_gen[7].read_fifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|hphy_inst, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_config_gen[0].dqs_config_inst, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en_full, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|lfifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_inc_wr_ptr, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_vfifo_qvld, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst_0p, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|vfifo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_pst, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_enable_ctrl, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_ena_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_dis_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_lfifo_rdata_en, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, newSevSegSysTop, 1
instance = comp, \HPS_DDR3_RZQ~input\, HPS_DDR3_RZQ~input, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0\, u0|hps_0|hps_io|border|hps_sdram_inst|oct|sd1a_0, newSevSegSysTop, 1
instance = comp, \HPS_DDR3_DM[2]~_s2p_logic_blk\, HPS_DDR3_DM[2]~_s2p_logic_blk, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|leveling_delay_chain_dq, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, newSevSegSysTop, 1
instance = comp, \HPS_DDR3_DM[0]~_s2p_logic_blk\, HPS_DDR3_DM[0]~_s2p_logic_blk, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|clk_phase_select_dq, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].clk_phase_select_dqs, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0], newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].uclk_generator|pseudo_diffa_0, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].hr_to_fr_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[0].oe_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[0].oe_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oct, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oct_ddio_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oct_delay, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].hr_to_fr_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[1].oe_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[1].oe_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].hr_to_fr_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[2].oe_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[2].oe_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].hr_to_fr_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[3].oe_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[3].oe_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].hr_to_fr_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[4].oe_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[4].oe_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].hr_to_fr_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[5].oe_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[5].oe_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].hr_to_fr_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[6].oe_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[6].oe_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].hr_to_fr_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|output_path_gen[7].oe_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pad_gen[7].oe_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_io_config_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|hr_to_fr_os_oe, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|os_oe_reg, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|oe_delay_1, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|pseudo_diffa_0, newSevSegSysTop, 1
instance = comp, \HPS_SPIM_MISO~input\, HPS_SPIM_MISO~input, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|spim1_inst\, u0|hps_0|hps_io|border|spim1_inst, newSevSegSysTop, 1
instance = comp, \HPS_ENET_RX_CLK~input\, HPS_ENET_RX_CLK~input, newSevSegSysTop, 1
instance = comp, \HPS_ENET_RX_DV~input\, HPS_ENET_RX_DV~input, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~input\, u0|hps_0|hps_io|border|hps_io_emac1_inst_MDIO[0]~input, newSevSegSysTop, 1
instance = comp, \HPS_ENET_RX_DATA[0]~input\, HPS_ENET_RX_DATA[0]~input, newSevSegSysTop, 1
instance = comp, \HPS_ENET_RX_DATA[1]~input\, HPS_ENET_RX_DATA[1]~input, newSevSegSysTop, 1
instance = comp, \HPS_ENET_RX_DATA[2]~input\, HPS_ENET_RX_DATA[2]~input, newSevSegSysTop, 1
instance = comp, \HPS_ENET_RX_DATA[3]~input\, HPS_ENET_RX_DATA[3]~input, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|emac1_inst\, u0|hps_0|hps_io|border|emac1_inst, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~input\, u0|hps_0|hps_io|border|hps_io_qspi_inst_IO0[0]~input, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~input\, u0|hps_0|hps_io|border|hps_io_qspi_inst_IO1[0]~input, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~input\, u0|hps_0|hps_io|border|hps_io_qspi_inst_IO2[0]~input, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~input\, u0|hps_0|hps_io|border|hps_io_qspi_inst_IO3[0]~input, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|qspi_inst\, u0|hps_0|hps_io|border|qspi_inst, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~input\, u0|hps_0|hps_io|border|hps_io_sdio_inst_CMD[0]~input, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~input\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D0[0]~input, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~input\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D1[0]~input, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~input\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D2[0]~input, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~input\, u0|hps_0|hps_io|border|hps_io_sdio_inst_D3[0]~input, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|sdio_inst\, u0|hps_0|hps_io|border|sdio_inst, newSevSegSysTop, 1
instance = comp, \HPS_USB_CLKOUT~input\, HPS_USB_CLKOUT~input, newSevSegSysTop, 1
instance = comp, \HPS_USB_DIR~input\, HPS_USB_DIR~input, newSevSegSysTop, 1
instance = comp, \HPS_USB_NXT~input\, HPS_USB_NXT~input, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~input\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D0[0]~input, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~input\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D1[0]~input, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~input\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D2[0]~input, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~input\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D3[0]~input, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~input\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D4[0]~input, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~input\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D5[0]~input, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~input\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D6[0]~input, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~input\, u0|hps_0|hps_io|border|hps_io_usb1_inst_D7[0]~input, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|usb1_inst\, u0|hps_0|hps_io|border|usb1_inst, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_i2c0_inst_SCL[0]~input\, u0|hps_0|hps_io|border|hps_io_i2c0_inst_SCL[0]~input, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_i2c0_inst_SDA[0]~input\, u0|hps_0|hps_io|border|hps_io_i2c0_inst_SDA[0]~input, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|i2c0_inst\, u0|hps_0|hps_io|border|i2c0_inst, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_i2c1_inst_SCL[0]~input\, u0|hps_0|hps_io|border|hps_io_i2c1_inst_SCL[0]~input, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_i2c1_inst_SDA[0]~input\, u0|hps_0|hps_io|border|hps_io_i2c1_inst_SDA[0]~input, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|i2c1_inst\, u0|hps_0|hps_io|border|i2c1_inst, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO09[0]~input\, u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO09[0]~input, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO35[0]~input\, u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO35[0]~input, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO40[0]~input\, u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO40[0]~input, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO48[0]~input\, u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO48[0]~input, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input\, u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO53[0]~input, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input\, u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO54[0]~input, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO61[0]~input\, u0|hps_0|hps_io|border|hps_io_gpio_inst_GPIO61[0]~input, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|gpio_inst\, u0|hps_0|hps_io|border|gpio_inst, newSevSegSysTop, 1
instance = comp, \CLOCK_50~input\, CLOCK_50~input, newSevSegSysTop, 1
instance = comp, \CLOCK_50~inputCLKENA0\, CLOCK_50~inputCLKENA0, newSevSegSysTop, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, newSevSegSysTop, 1
instance = comp, \u0|hps_0|fpga_interfaces|clocks_resets\, u0|hps_0|fpga_interfaces|clocks_resets, newSevSegSysTop, 1
instance = comp, \u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0\, u0|hps_0|fpga_interfaces|h2f_rst_n[0]~CLKENA0, newSevSegSysTop, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], newSevSegSysTop, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, newSevSegSysTop, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], newSevSegSysTop, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~feeder, newSevSegSysTop, 1
instance = comp, \u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~feeder\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override~feeder, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|waitrequest_reset_override, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][32]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][32], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~14\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~14, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][33]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][33], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]~feeder\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]~feeder, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][30]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][30], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][61]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][61], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][62]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][62], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][64]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][64], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][65]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][65], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][70]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][70], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][71]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][71], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][72]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][72], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][9]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][9], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|WideOr1\, u0|mm_interconnect_0|cmd_mux|WideOr1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~DUPLICATE, newSevSegSysTop, 1
instance = comp, \u0|hps_0|fpga_interfaces|hps2fpga_light_weight\, u0|hps_0|fpga_interfaces|hps2fpga_light_weight, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~0, newSevSegSysTop, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder\, u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]~feeder, newSevSegSysTop, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]\, u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1], newSevSegSysTop, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder\, u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]~feeder, newSevSegSysTop, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]\, u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0], newSevSegSysTop, 1
instance = comp, \u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out\, u0|rst_controller_001|alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|aligned_address_bits[1], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan10~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|LessThan10~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector20~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[0], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add0~5, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[71]~0\, u0|mm_interconnect_0|cmd_mux|src_data[71]~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Add1~5, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|Selector19~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|align_address_to_size|address_burst[1], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~2\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~2, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~3\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~3, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~2\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~2, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~4\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~4, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add1~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add1~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|address_reg[15]~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|address_reg[15]~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|address_reg[0]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|address_reg[0], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|sop_enable~DUPLICATE, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[0]~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add1~5\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add1~5, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|address_reg[1]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|address_reg[1], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|int_output_sel[1]~3, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[1]~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[1], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[71]~4\, u0|mm_interconnect_0|cmd_mux|src_data[71]~4, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~DUPLICATE\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]~DUPLICATE, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~feeder\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]~feeder, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add0~5, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder1~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add5~5, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~4\, u0|mm_interconnect_0|cmd_mux|src_payload~4, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[71]~2\, u0|mm_interconnect_0|cmd_mux|src_data[71]~2, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[71]~3\, u0|mm_interconnect_0|cmd_mux|src_data[71]~3, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[1], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][10]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][10], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~13\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~13, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]~feeder\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]~feeder, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][10]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][10], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Decoder0~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add4~5, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[71]~8\, u0|mm_interconnect_0|cmd_mux|src_data[71]~8, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[71]~7\, u0|mm_interconnect_0|cmd_mux|src_data[71]~7, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[71]~9\, u0|mm_interconnect_0|cmd_mux|src_data[71]~9, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[1], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]~feeder, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~2, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector0~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_IDLE, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|m0_write~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|m0_write~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|cp_ready~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|cp_ready~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~5, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[0]~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~9, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~7\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[1]~7, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~13, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[2], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[2]~4, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~17, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[3]~3, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~21, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[4]~2, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[4], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~25, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~5\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5]~5, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[5], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add4~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~6\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[6]~6, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[6], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~3, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector3~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~2, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideOr0~2, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector2~3, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Selector1~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|always10~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[1], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][44]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][44], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~28\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~28, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][44]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][44], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][85]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][85], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~29\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~29, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][85]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][85], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_valid~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_valid~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|ShiftLeft2~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|always1~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|always1~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base[1]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base[1], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add2~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add2~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add2~5\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add2~5, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[1]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[1], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|sink_ready~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|sink_ready~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset[1]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset[1], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[1]~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[1]~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[1]~3, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg~2\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg~2, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][42]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][42], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~2\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~2, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][42]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][42], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][41]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][41], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~3\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~3, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][41]~DUPLICATE\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][41]~DUPLICATE, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][40]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][40], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~4\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~4, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][40]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][40], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][39]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][39], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~5\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~5, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][39]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][39], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][38]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][38], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~6\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~6, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][38]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][38], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][37]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][37], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~7\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~7, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][37]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][37], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][36]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][36], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~8\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~8, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][36]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][36], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~25\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~25, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~5\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~5, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~9\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~9, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~13\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~13, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~17\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~17, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~21\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~21, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~29\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add1~29, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~25\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~25, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[1]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[1], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~5\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~5, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[2]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[2], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~9\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~9, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~2\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~2, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[3]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[3], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~13\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~13, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~3\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~3, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[4]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[4], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~17\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~17, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~4\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~4, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[5]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[5], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~21\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~21, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~29\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|Add0~29, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~7\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~7, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[7]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[7], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~6\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~6, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[0]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[0], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~5\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter~5, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[6]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_byte_counter[6], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|LessThan0~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|LessThan0~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][41]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][41], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~2, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~3, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always10~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always10~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always9~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always9~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg[16]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg[16], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][82]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][82], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[82]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[82], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~9\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~9, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][82]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][82], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][83]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][83], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[83]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[83], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~12\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~12, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][83]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][83], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][84]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][84], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[84]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[84], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~11\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~11, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][84]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][84], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|LessThan15~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|LessThan15~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_data[16]~2\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_data[16]~2, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~DUPLICATE, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~2\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]~2, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[1], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem[1][7]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem[1][7], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem[0][0], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|out_data[0]~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg[8]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg[8], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_data[8]~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_data[8]~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[78]\, u0|mm_interconnect_0|cmd_mux|src_data[78], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|always4~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|always4~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|use_reg, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[65]~4, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[2], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[65]\, u0|mm_interconnect_0|cmd_mux|src_data[65], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~25\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~25, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[0]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[0], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[36]~8\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[36]~8, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~3, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[3], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[66]~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[67]~2, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~2, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[4], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[67]\, u0|mm_interconnect_0|cmd_mux|src_data[67], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~2\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~2, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[66]~10\, u0|mm_interconnect_0|cmd_mux|src_data[66]~10, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[5], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[68]~3, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add7~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6]\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|burst_bytecount[6], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|write_cp_data[69]~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~0\, u0|mm_interconnect_0|cmd_mux|src_payload~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[69]\, u0|mm_interconnect_0|cmd_mux|src_data[69], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add2~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|Add6~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[68]\, u0|mm_interconnect_0|cmd_mux|src_data[68], newSevSegSysTop, 1
instance = comp, \rtl~15\, rtl~15, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~6, newSevSegSysTop, 1
instance = comp, \rtl~16\, rtl~16, newSevSegSysTop, 1
instance = comp, \rtl~19\, rtl~19, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~1\, u0|mm_interconnect_0|cmd_mux|src_payload~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~2, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~17\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~17, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[1]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[1], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~21\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~21, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[2]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[2], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~5\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~5, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[3]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[3], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[4]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[4], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[40]~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[40]~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~9\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~9, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~2\, u0|mm_interconnect_0|cmd_mux|src_payload~2, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~4, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~3\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~3, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~3\, u0|mm_interconnect_0|cmd_mux|src_payload~3, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~5\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~5, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~8\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~8, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~13\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~13, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[5]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[5], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[41]~9\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[41]~9, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~21, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~25, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[37]~6\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[37]~6, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~1, newSevSegSysTop, 1
instance = comp, \rtl~18\, rtl~18, newSevSegSysTop, 1
instance = comp, \rtl~8\, rtl~8, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[38]~7\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[38]~7, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~5, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[39]~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[39]~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~9, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~13, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~7\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|ShiftLeft0~7, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[6]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[6], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~9\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Add2~9, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[6]~DUPLICATE\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|byte_cnt_reg[6]~DUPLICATE, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[42]~10\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[42]~10, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|Add1~17, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~2, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~3, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[41]~4\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[41]~4, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[42]~3\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[42]~3, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[42]~2\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[42]~2, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[41]~5\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_data[41]~5, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg~4, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~5\, u0|mm_interconnect_0|cmd_mux|src_payload~5, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~7\, u0|mm_interconnect_0|cmd_mux|src_payload~7, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[70]~5\, u0|mm_interconnect_0|cmd_mux|src_data[70]~5, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[70]~6\, u0|mm_interconnect_0|cmd_mux|src_data[70]~6, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~feeder\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]~feeder, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[0], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_addr[0]~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload~6\, u0|mm_interconnect_0|cmd_mux|src_payload~6, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[70]~1\, u0|mm_interconnect_0|cmd_mux|src_data[70]~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_with_offset[0], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~10\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~10, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][9]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][9], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][43]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][43], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]~feeder, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~27\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~27, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]~feeder\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]~feeder, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][43]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][43], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[0]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|p1_burst_uncompress_address_offset[0], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset[0]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_offset[0], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base[0]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_address_base[0], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[0]~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_addr[0]~2, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg[0]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|data_reg[0], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_data[0]~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_data[0]~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[99]\, u0|mm_interconnect_0|cmd_mux|src_data[99], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[72], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~26\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~26, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][72]~feeder\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][72]~feeder, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][72]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][72], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[98]\, u0|mm_interconnect_0|cmd_mux|src_data[98], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[71], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~25\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~25, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]~feeder\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]~feeder, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][71]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][71], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[97]\, u0|mm_interconnect_0|cmd_mux|src_data[97], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[70], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~24\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~24, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]~feeder\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]~feeder, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][70]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][70], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[96]\, u0|mm_interconnect_0|cmd_mux|src_data[96], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[69], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][69]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][69], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~23\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~23, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~feeder\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]~feeder, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][69]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][69], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[95]\, u0|mm_interconnect_0|cmd_mux|src_data[95], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[68], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][68]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][68], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~22\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~22, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][68]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][68], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[94]\, u0|mm_interconnect_0|cmd_mux|src_data[94], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[67], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][67]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][67], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~21\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~21, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][67]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][67], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[93]\, u0|mm_interconnect_0|cmd_mux|src_data[93], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[66], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][66]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][66], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~20\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~20, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~feeder\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]~feeder, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][66]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][66], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[92]\, u0|mm_interconnect_0|cmd_mux|src_data[92], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[65]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[65], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~19\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~19, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][65]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][65], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[91]\, u0|mm_interconnect_0|cmd_mux|src_data[91], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[64]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[64], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~18\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~18, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]~feeder\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]~feeder, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][64]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][64], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[90]\, u0|mm_interconnect_0|cmd_mux|src_data[90], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[63], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][63]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][63], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~17\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~17, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][63]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][63], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[89]\, u0|mm_interconnect_0|cmd_mux|src_data[89], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[62]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[62], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~16\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~16, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]~feeder\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]~feeder, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][62]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][62], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[88]\, u0|mm_interconnect_0|cmd_mux|src_data[88], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[61]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[61], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~15\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~15, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][61]~feeder\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][61]~feeder, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][61]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][61], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_valid~0\, u0|mm_interconnect_0|cmd_mux|src_valid~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~1\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|always0~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|always0~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][32]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][32], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux|src0_valid~0\, u0|mm_interconnect_0|rsp_demux|src0_valid~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux|src1_valid~0\, u0|mm_interconnect_0|rsp_demux|src1_valid~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_valid, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[32]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[32], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter[1]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter[1], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_waitrequest_generated~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|read_latency_shift_reg~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|read_latency_shift_reg~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|read_latency_shift_reg[0]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|read_latency_shift_reg[0], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|read~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|read~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rdata_fifo|mem_used[0], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|first_packet_beat\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|first_packet_beat, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always10~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|always10~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_valid~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|out_valid~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|burst_uncompress_busy, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|last_packet_beat~4, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_endofpacket\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|uncompressor|source_endofpacket, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[79]\, u0|mm_interconnect_0|cmd_mux|src_data[79], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_payload[0]\, u0|mm_interconnect_0|cmd_mux|src_payload[0], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|endofpacket_reg, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~2\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~2, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_eop_reg, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|write~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|write~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_rsp_width_adapter|p1_ready~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used[0]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used[0], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|comb~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent|comb~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used[1]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem_used[1], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][86]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[1][86], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][86]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_agent_rsp_fifo|mem[0][86], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|rsp_demux|src0_valid~1\, u0|mm_interconnect_0|rsp_demux|src0_valid~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0\, u0|mm_interconnect_0|hps_0_h2f_lw_axi_master_agent|awready~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[77]\, u0|mm_interconnect_0|cmd_mux|src_data[77], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Decoder0~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|count~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|count~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|count[0]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|count[0], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|count[1]~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|count[1]~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|count[1]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|count[1], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|out_endofpacket~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|in_ready~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|in_ready~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|packet_in_progress~0\, u0|mm_interconnect_0|cmd_mux|packet_in_progress~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|packet_in_progress\, u0|mm_interconnect_0|cmd_mux|packet_in_progress, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|update_grant~0\, u0|mm_interconnect_0|cmd_mux|update_grant~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|saved_grant[0]\, u0|mm_interconnect_0|cmd_mux|saved_grant[0], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[33]\, u0|mm_interconnect_0|cmd_mux|src_data[33], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[32]\, u0|mm_interconnect_0|cmd_mux|src_data[32], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[35]\, u0|mm_interconnect_0|cmd_mux|src_data[35], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|src_data[34]\, u0|mm_interconnect_0|cmd_mux|src_data[34], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Mux0~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Mux0~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|WideNor0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_eop~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_out_valid~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|out_valid_reg, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|nxt_in_ready~2, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|sink1_ready\, u0|mm_interconnect_0|cmd_mux|sink1_ready, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2\, u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~2, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0\, u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1\, u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0]\, u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[0], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1\, u0|mm_interconnect_0|cmd_mux|arb|grant[0]~1, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1]\, u0|mm_interconnect_0|cmd_mux|arb|top_priority_reg[1], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0\, u0|mm_interconnect_0|cmd_mux|arb|grant[1]~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|cmd_mux|saved_grant[1]\, u0|mm_interconnect_0|cmd_mux|saved_grant[1], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[33], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter[1]~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter[1]~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter~2\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter~2, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter[0]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|wait_latency_counter[0], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_write\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_translator|av_write, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Mux6~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Mux6~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[2], newSevSegSysTop, 1
instance = comp, \u0|sevseg_0|fsm[2]\, u0|sevseg_0|fsm[2], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Mux7~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Mux7~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[1], newSevSegSysTop, 1
instance = comp, \u0|sevseg_0|fsm[1]\, u0|sevseg_0|fsm[1], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Mux5~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Mux5~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[3], newSevSegSysTop, 1
instance = comp, \u0|sevseg_0|fsm[3]\, u0|sevseg_0|fsm[3], newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Mux8~0\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_cmd_width_adapter|Mux8~0, newSevSegSysTop, 1
instance = comp, \u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0]\, u0|mm_interconnect_0|sevseg_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[0], newSevSegSysTop, 1
instance = comp, \u0|sevseg_0|fsm[0]\, u0|sevseg_0|fsm[0], newSevSegSysTop, 1
instance = comp, \u0|sevseg_0|Mux0~0\, u0|sevseg_0|Mux0~0, newSevSegSysTop, 1
instance = comp, \u0|sevseg_0|Mux7~0\, u0|sevseg_0|Mux7~0, newSevSegSysTop, 1
instance = comp, \u0|sevseg_0|display[0]\, u0|sevseg_0|display[0], newSevSegSysTop, 1
instance = comp, \u0|sevseg_0|Mux1~0\, u0|sevseg_0|Mux1~0, newSevSegSysTop, 1
instance = comp, \u0|sevseg_0|display[1]\, u0|sevseg_0|display[1], newSevSegSysTop, 1
instance = comp, \u0|sevseg_0|Mux2~0\, u0|sevseg_0|Mux2~0, newSevSegSysTop, 1
instance = comp, \u0|sevseg_0|display[2]\, u0|sevseg_0|display[2], newSevSegSysTop, 1
instance = comp, \u0|sevseg_0|Mux3~0\, u0|sevseg_0|Mux3~0, newSevSegSysTop, 1
instance = comp, \u0|sevseg_0|display[3]\, u0|sevseg_0|display[3], newSevSegSysTop, 1
instance = comp, \u0|sevseg_0|Mux4~0\, u0|sevseg_0|Mux4~0, newSevSegSysTop, 1
instance = comp, \u0|sevseg_0|display[4]\, u0|sevseg_0|display[4], newSevSegSysTop, 1
instance = comp, \u0|sevseg_0|Mux5~0\, u0|sevseg_0|Mux5~0, newSevSegSysTop, 1
instance = comp, \u0|sevseg_0|display[5]\, u0|sevseg_0|display[5], newSevSegSysTop, 1
instance = comp, \u0|sevseg_0|Mux6~0\, u0|sevseg_0|Mux6~0, newSevSegSysTop, 1
instance = comp, \u0|sevseg_0|display[6]\, u0|sevseg_0|display[6], newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[0].acv_ac_ldc|clk_phase_select_addr_cmd, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[0].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[1].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[2].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[3].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[4].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[5].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[6].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[7].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[8].acv_ac_ldc|clk_phase_select_addr_cmd, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[8].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[9].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[10].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[11].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[12].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[13].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|uaddress_pad|acblock[14].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[0].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[1].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ubank_pad|acblock[2].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[4].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[19].acv_ac_ldc|clk_phase_select_addr_cmd, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[1].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[0].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[20].acv_ac_ldc|clk_phase_select_addr_cmd, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[2].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[3].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|address_gen[24].acv_ac_ldc|clk_phase_select_addr_cmd, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ureset_n_pad|acblock[0].ddio_out, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_lo, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].hr_to_fr_hi, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out\, u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|ucmd_pad|acblock[5].ddio_out, newSevSegSysTop, 1
instance = comp, \HPS_UART_RX~input\, HPS_UART_RX~input, newSevSegSysTop, 1
instance = comp, \u0|hps_0|hps_io|border|uart0_inst\, u0|hps_0|hps_io|border|uart0_inst, newSevSegSysTop, 1
instance = comp, \u0|hps_0|fpga_interfaces|debug_apb\, u0|hps_0|fpga_interfaces|debug_apb, newSevSegSysTop, 1
instance = comp, \u0|hps_0|fpga_interfaces|stm_event\, u0|hps_0|fpga_interfaces|stm_event, newSevSegSysTop, 1
instance = comp, \u0|hps_0|fpga_interfaces|tpiu\, u0|hps_0|fpga_interfaces|tpiu, newSevSegSysTop, 1
instance = comp, \u0|hps_0|fpga_interfaces|boot_from_fpga\, u0|hps_0|fpga_interfaces|boot_from_fpga, newSevSegSysTop, 1
instance = comp, \u0|hps_0|fpga_interfaces|fpga2hps\, u0|hps_0|fpga_interfaces|fpga2hps, newSevSegSysTop, 1
instance = comp, \u0|hps_0|fpga_interfaces|hps2fpga\, u0|hps_0|fpga_interfaces|hps2fpga, newSevSegSysTop, 1
instance = comp, \u0|hps_0|fpga_interfaces|f2sdram\, u0|hps_0|fpga_interfaces|f2sdram, newSevSegSysTop, 1
instance = comp, \u0|hps_0|fpga_interfaces|interrupts\, u0|hps_0|fpga_interfaces|interrupts, newSevSegSysTop, 1
instance = comp, \CLOCK2_50~input\, CLOCK2_50~input, newSevSegSysTop, 1
instance = comp, \CLOCK3_50~input\, CLOCK3_50~input, newSevSegSysTop, 1
instance = comp, \CLOCK4_50~input\, CLOCK4_50~input, newSevSegSysTop, 1
instance = comp, \DRAM_DQ[0]~input\, DRAM_DQ[0]~input, newSevSegSysTop, 1
instance = comp, \DRAM_DQ[1]~input\, DRAM_DQ[1]~input, newSevSegSysTop, 1
instance = comp, \DRAM_DQ[2]~input\, DRAM_DQ[2]~input, newSevSegSysTop, 1
instance = comp, \DRAM_DQ[3]~input\, DRAM_DQ[3]~input, newSevSegSysTop, 1
instance = comp, \DRAM_DQ[4]~input\, DRAM_DQ[4]~input, newSevSegSysTop, 1
instance = comp, \DRAM_DQ[5]~input\, DRAM_DQ[5]~input, newSevSegSysTop, 1
instance = comp, \DRAM_DQ[6]~input\, DRAM_DQ[6]~input, newSevSegSysTop, 1
instance = comp, \DRAM_DQ[7]~input\, DRAM_DQ[7]~input, newSevSegSysTop, 1
instance = comp, \DRAM_DQ[8]~input\, DRAM_DQ[8]~input, newSevSegSysTop, 1
instance = comp, \DRAM_DQ[9]~input\, DRAM_DQ[9]~input, newSevSegSysTop, 1
instance = comp, \DRAM_DQ[10]~input\, DRAM_DQ[10]~input, newSevSegSysTop, 1
instance = comp, \DRAM_DQ[11]~input\, DRAM_DQ[11]~input, newSevSegSysTop, 1
instance = comp, \DRAM_DQ[12]~input\, DRAM_DQ[12]~input, newSevSegSysTop, 1
instance = comp, \DRAM_DQ[13]~input\, DRAM_DQ[13]~input, newSevSegSysTop, 1
instance = comp, \DRAM_DQ[14]~input\, DRAM_DQ[14]~input, newSevSegSysTop, 1
instance = comp, \DRAM_DQ[15]~input\, DRAM_DQ[15]~input, newSevSegSysTop, 1
instance = comp, \HPS_SPIM_SS~input\, HPS_SPIM_SS~input, newSevSegSysTop, 1
instance = comp, \~QUARTUS_CREATED_GND~I\, ~QUARTUS_CREATED_GND~I, newSevSegSysTop, 1
