# Reading C:/Modeltech_pe_edu_10.3c/tcl/vsim/pref.tcl
ls
# CPU
# block_diag.ai
# block_diag.eps
# block_diagram1.JPG
# block_diagram2.JPG
# fibonacci.asm
# hexcode.dat
# inst_list.txt
# mp3_stack.eps
# transcript
cd CPU
# reading modelsim.ini
do DoFibonacci.do
# Model Technology ModelSim PE Student Edition vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 15:23:25 on Dec 04,2014
# vlog -reportprogress 300 -work work cpu.v instructionMemory.v instructionDecoder.v registerFile.v ALU.v dataMemory.v signextend.v 
# -- Compiling module cpu
# -- Compiling module muxAluSourceB
# -- Compiling module muxRegDst
# -- Compiling module muxWriteBackSrc
# -- Compiling module shiftLeft2
# -- Compiling module muxPCSrc
# -- Compiling module adder
# -- Compiling module pcAdder
# -- Compiling module jAbsConcat
# -- Compiling module testCpu
# -- Compiling module instructionMemory
# -- Compiling module testBench
# -- Compiling module instructionDecoder
# -- Compiling module testInstructionDecoder
# -- Compiling module register32
# -- Compiling module register32zero
# -- Compiling module mux32to1by32
# -- Compiling module decoder1to32
# -- Compiling module registerFile
# -- Compiling module hw4testbenchharness
# -- Compiling module hw4testbench
# -- Compiling module alu_Bitslice
# -- Compiling module One_Bit_FullAdder
# -- Compiling module Eight_Bit_Muxer
# -- Compiling module alucontrolLUT
# -- Compiling module alu
# -- Compiling module aluTestBench
# -- Compiling module dataMemory
# ** Warning: dataMemory.v(16): (vlog-2275) 'testBench' already exists and will be overwritten.
# 
# -- Compiling module testBench
# -- Compiling module signExtend
# -- Compiling module testSignExtend
# 
# Top level modules:
# 	testCpu
# 	testBench
# 	testInstructionDecoder
# 	hw4testbenchharness
# 	aluTestBench
# 	testSignExtend
# End time: 15:23:25 on Dec 04,2014, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# //  ModelSim PE Student Edition 10.3c Jul 19 2014 
# //
# //  Copyright 1991-2014 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# // NOT FOR CORPORATE OR PRODUCTION USE.
# // THE ModelSim PE Student Edition IS NOT A SUPPORTED PRODUCT.
# // FOR HIGHER EDUCATION PURPOSES ONLY
# //
# vsim -gui 
# Start time: 15:23:25 on Dec 04,2014
# Loading work.testCpu
# Loading work.cpu
# Loading work.instructionMemory
# Loading work.instructionDecoder
# Loading work.signExtend
# Loading work.muxRegDst
# Loading work.registerFile
# Loading work.register32zero
# Loading work.decoder1to32
# Loading work.mux32to1by32
# Loading work.muxAluSourceB
# Loading work.alu
# Loading work.alucontrolLUT
# Loading work.dataMemory
# Loading work.muxWriteBackSrc
# Loading work.shiftLeft2
# Loading work.adder
# Loading work.jAbsConcat
# Loading work.pcAdder
# Loading work.muxPCSrc
# Loading work.register32
# Loading work.alu_Bitslice
# Loading work.One_Bit_FullAdder
# Loading work.Eight_Bit_Muxer
# 0 ns
# 2100 ns
exit -sim
do DoFibonacci.do
# Model Technology ModelSim PE Student Edition vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 15:45:41 on Dec 04,2014
# vlog -reportprogress 300 -work work cpu.v instructionMemory.v instructionDecoder.v registerFile.v ALU.v dataMemory.v signextend.v 
# -- Compiling module cpu
# -- Compiling module muxAluSourceB
# -- Compiling module muxRegDst
# -- Compiling module muxWriteBackSrc
# -- Compiling module shiftLeft2
# -- Compiling module muxPCSrc
# -- Compiling module adder
# -- Compiling module pcAdder
# -- Compiling module jAbsConcat
# -- Compiling module testCpu
# -- Compiling module instructionMemory
# -- Compiling module testBench
# -- Compiling module instructionDecoder
# -- Compiling module testInstructionDecoder
# -- Compiling module register32
# -- Compiling module register32zero
# -- Compiling module mux32to1by32
# -- Compiling module decoder1to32
# -- Compiling module registerFile
# -- Compiling module hw4testbenchharness
# -- Compiling module hw4testbench
# -- Compiling module alu_Bitslice
# -- Compiling module One_Bit_FullAdder
# -- Compiling module Eight_Bit_Muxer
# -- Compiling module alucontrolLUT
# -- Compiling module alu
# -- Compiling module aluTestBench
# -- Compiling module dataMemory
# ** Warning: dataMemory.v(16): (vlog-2275) 'testBench' already exists and will be overwritten.
# 
# -- Compiling module testBench
# -- Compiling module signExtend
# -- Compiling module testSignExtend
# 
# Top level modules:
# 	testCpu
# 	testBench
# 	testInstructionDecoder
# 	hw4testbenchharness
# 	aluTestBench
# 	testSignExtend
# End time: 15:45:41 on Dec 04,2014, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim 
# Start time: 15:45:41 on Dec 04,2014
# Loading work.testCpu
# Loading work.cpu
# Loading work.instructionMemory
# Loading work.instructionDecoder
# Loading work.signExtend
# Loading work.muxRegDst
# Loading work.registerFile
# Loading work.register32zero
# Loading work.decoder1to32
# Loading work.mux32to1by32
# Loading work.muxAluSourceB
# Loading work.alu
# Loading work.alucontrolLUT
# Loading work.dataMemory
# Loading work.muxWriteBackSrc
# Loading work.shiftLeft2
# Loading work.adder
# Loading work.jAbsConcat
# Loading work.pcAdder
# Loading work.muxPCSrc
# Loading work.register32
# Loading work.alu_Bitslice
# Loading work.One_Bit_FullAdder
# Loading work.Eight_Bit_Muxer
# 0 ns
# 4200 ns
do DoFibonacci.do
# Model Technology ModelSim PE Student Edition vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 15:56:48 on Dec 04,2014
# vlog -reportprogress 300 -work work cpu.v instructionMemory.v instructionDecoder.v registerFile.v ALU.v dataMemory.v signextend.v 
# -- Compiling module cpu
# -- Compiling module muxAluSourceB
# -- Compiling module muxRegDst
# -- Compiling module muxWriteBackSrc
# -- Compiling module shiftLeft2
# -- Compiling module muxPCSrc
# -- Compiling module adder
# -- Compiling module pcAdder
# -- Compiling module jAbsConcat
# -- Compiling module testCpu
# -- Compiling module instructionMemory
# -- Compiling module testBench
# -- Compiling module instructionDecoder
# -- Compiling module testInstructionDecoder
# -- Compiling module register32
# -- Compiling module register32zero
# -- Compiling module mux32to1by32
# -- Compiling module decoder1to32
# -- Compiling module registerFile
# -- Compiling module hw4testbenchharness
# -- Compiling module hw4testbench
# -- Compiling module alu_Bitslice
# -- Compiling module One_Bit_FullAdder
# -- Compiling module Eight_Bit_Muxer
# -- Compiling module alucontrolLUT
# -- Compiling module alu
# -- Compiling module aluTestBench
# -- Compiling module dataMemory
# ** Warning: dataMemory.v(16): (vlog-2275) 'testBench' already exists and will be overwritten.
# 
# -- Compiling module testBench
# -- Compiling module signExtend
# -- Compiling module testSignExtend
# 
# Top level modules:
# 	testCpu
# 	testBench
# 	testInstructionDecoder
# 	hw4testbenchharness
# 	aluTestBench
# 	testSignExtend
# End time: 15:56:48 on Dec 04,2014, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim 
# Start time: 15:56:50 on Dec 04,2014
# Loading work.testCpu
# Loading work.cpu
# Loading work.instructionMemory
# Loading work.instructionDecoder
# Loading work.signExtend
# Loading work.muxRegDst
# Loading work.registerFile
# Loading work.register32zero
# Loading work.decoder1to32
# Loading work.mux32to1by32
# Loading work.muxAluSourceB
# Loading work.alu
# Loading work.alucontrolLUT
# Loading work.dataMemory
# Loading work.muxWriteBackSrc
# Loading work.shiftLeft2
# Loading work.adder
# Loading work.jAbsConcat
# Loading work.pcAdder
# Loading work.muxPCSrc
# Loading work.register32
# Loading work.alu_Bitslice
# Loading work.One_Bit_FullAdder
# Loading work.Eight_Bit_Muxer
# 0 ns
# 4200 ns
exit -sim
do DoFibonacci.do
# Model Technology ModelSim PE Student Edition vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 16:02:29 on Dec 04,2014
# vlog -reportprogress 300 -work work cpu.v instructionMemory.v instructionDecoder.v registerFile.v ALU.v dataMemory.v signextend.v 
# -- Compiling module cpu
# -- Compiling module muxAluSourceB
# -- Compiling module muxRegDst
# -- Compiling module muxWriteBackSrc
# -- Compiling module shiftLeft2
# -- Compiling module muxPCSrc
# -- Compiling module adder
# -- Compiling module pcAdder
# -- Compiling module jAbsConcat
# -- Compiling module testCpu
# -- Compiling module instructionMemory
# -- Compiling module testBench
# -- Compiling module instructionDecoder
# -- Compiling module testInstructionDecoder
# -- Compiling module register32
# -- Compiling module register32zero
# -- Compiling module mux32to1by32
# -- Compiling module decoder1to32
# -- Compiling module registerFile
# -- Compiling module hw4testbenchharness
# -- Compiling module hw4testbench
# -- Compiling module alu_Bitslice
# -- Compiling module One_Bit_FullAdder
# -- Compiling module Eight_Bit_Muxer
# -- Compiling module alucontrolLUT
# -- Compiling module alu
# -- Compiling module aluTestBench
# -- Compiling module dataMemory
# ** Warning: dataMemory.v(16): (vlog-2275) 'testBench' already exists and will be overwritten.
# 
# -- Compiling module testBench
# -- Compiling module signExtend
# -- Compiling module testSignExtend
# 
# Top level modules:
# 	testCpu
# 	testBench
# 	testInstructionDecoder
# 	hw4testbenchharness
# 	aluTestBench
# 	testSignExtend
# End time: 16:02:29 on Dec 04,2014, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim 
# Start time: 16:02:29 on Dec 04,2014
# Loading work.testCpu
# Loading work.cpu
# Loading work.instructionMemory
# Loading work.instructionDecoder
# Loading work.signExtend
# Loading work.muxRegDst
# Loading work.registerFile
# Loading work.register32zero
# Loading work.decoder1to32
# Loading work.mux32to1by32
# Loading work.muxAluSourceB
# Loading work.alu
# Loading work.alucontrolLUT
# Loading work.dataMemory
# Loading work.muxWriteBackSrc
# Loading work.shiftLeft2
# Loading work.adder
# Loading work.jAbsConcat
# Loading work.pcAdder
# Loading work.muxPCSrc
# Loading work.register32
# Loading work.alu_Bitslice
# Loading work.One_Bit_FullAdder
# Loading work.Eight_Bit_Muxer
# ** Error: (vish-4014) No objects found matching '/testCpu/cpu/alu/aluCommand'.
# Error in macro ./DoFibonacci.do line 16
# invalid command name "vsim_increment_error_count"
#     while executing
# "::tcl_unknown vsim_increment_error_count"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 ::tcl_unknown $args"
do DoFibonacci.do
# Model Technology ModelSim PE Student Edition vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 16:03:17 on Dec 04,2014
# vlog -reportprogress 300 -work work cpu.v instructionMemory.v instructionDecoder.v registerFile.v ALU.v dataMemory.v signextend.v 
# -- Compiling module cpu
# -- Compiling module muxAluSourceB
# -- Compiling module muxRegDst
# -- Compiling module muxWriteBackSrc
# -- Compiling module shiftLeft2
# -- Compiling module muxPCSrc
# -- Compiling module adder
# -- Compiling module pcAdder
# -- Compiling module jAbsConcat
# -- Compiling module testCpu
# -- Compiling module instructionMemory
# -- Compiling module testBench
# -- Compiling module instructionDecoder
# -- Compiling module testInstructionDecoder
# -- Compiling module register32
# -- Compiling module register32zero
# -- Compiling module mux32to1by32
# -- Compiling module decoder1to32
# -- Compiling module registerFile
# -- Compiling module hw4testbenchharness
# -- Compiling module hw4testbench
# -- Compiling module alu_Bitslice
# -- Compiling module One_Bit_FullAdder
# -- Compiling module Eight_Bit_Muxer
# -- Compiling module alucontrolLUT
# -- Compiling module alu
# -- Compiling module aluTestBench
# -- Compiling module dataMemory
# ** Warning: dataMemory.v(16): (vlog-2275) 'testBench' already exists and will be overwritten.
# 
# -- Compiling module testBench
# -- Compiling module signExtend
# -- Compiling module testSignExtend
# 
# Top level modules:
# 	testCpu
# 	testBench
# 	testInstructionDecoder
# 	hw4testbenchharness
# 	aluTestBench
# 	testSignExtend
# End time: 16:03:18 on Dec 04,2014, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim 
# Start time: 16:03:20 on Dec 04,2014
# Loading work.testCpu
# Loading work.cpu
# Loading work.instructionMemory
# Loading work.instructionDecoder
# Loading work.signExtend
# Loading work.muxRegDst
# Loading work.registerFile
# Loading work.register32zero
# Loading work.decoder1to32
# Loading work.mux32to1by32
# Loading work.muxAluSourceB
# Loading work.alu
# Loading work.alucontrolLUT
# Loading work.dataMemory
# Loading work.muxWriteBackSrc
# Loading work.shiftLeft2
# Loading work.adder
# Loading work.jAbsConcat
# Loading work.pcAdder
# Loading work.muxPCSrc
# Loading work.register32
# Loading work.alu_Bitslice
# Loading work.One_Bit_FullAdder
# Loading work.Eight_Bit_Muxer
# 0 ns
# 473 ns
do DoFibonacci.do
# Model Technology ModelSim PE Student Edition vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 16:05:08 on Dec 04,2014
# vlog -reportprogress 300 -work work cpu.v instructionMemory.v instructionDecoder.v registerFile.v ALU.v dataMemory.v signextend.v 
# -- Compiling module cpu
# -- Compiling module muxAluSourceB
# -- Compiling module muxRegDst
# -- Compiling module muxWriteBackSrc
# -- Compiling module shiftLeft2
# -- Compiling module muxPCSrc
# -- Compiling module adder
# -- Compiling module pcAdder
# -- Compiling module jAbsConcat
# -- Compiling module testCpu
# -- Compiling module instructionMemory
# -- Compiling module testBench
# -- Compiling module instructionDecoder
# -- Compiling module testInstructionDecoder
# -- Compiling module register32
# -- Compiling module register32zero
# -- Compiling module mux32to1by32
# -- Compiling module decoder1to32
# -- Compiling module registerFile
# -- Compiling module hw4testbenchharness
# -- Compiling module hw4testbench
# -- Compiling module alu_Bitslice
# -- Compiling module One_Bit_FullAdder
# -- Compiling module Eight_Bit_Muxer
# -- Compiling module alucontrolLUT
# -- Compiling module alu
# -- Compiling module aluTestBench
# -- Compiling module dataMemory
# ** Warning: dataMemory.v(16): (vlog-2275) 'testBench' already exists and will be overwritten.
# 
# -- Compiling module testBench
# -- Compiling module signExtend
# -- Compiling module testSignExtend
# 
# Top level modules:
# 	testCpu
# 	testBench
# 	testInstructionDecoder
# 	hw4testbenchharness
# 	aluTestBench
# 	testSignExtend
# End time: 16:05:08 on Dec 04,2014, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim 
# Start time: 16:05:11 on Dec 04,2014
# Loading work.testCpu
# Loading work.cpu
# Loading work.instructionMemory
# Loading work.instructionDecoder
# Loading work.signExtend
# Loading work.muxRegDst
# Loading work.registerFile
# Loading work.register32zero
# Loading work.decoder1to32
# Loading work.mux32to1by32
# Loading work.muxAluSourceB
# Loading work.alu
# Loading work.alucontrolLUT
# Loading work.dataMemory
# Loading work.muxWriteBackSrc
# Loading work.shiftLeft2
# Loading work.adder
# Loading work.jAbsConcat
# Loading work.pcAdder
# Loading work.muxPCSrc
# Loading work.register32
# Loading work.alu_Bitslice
# Loading work.One_Bit_FullAdder
# Loading work.Eight_Bit_Muxer
# 0 ns
# 473 ns
do DoFibonacci.do
# Model Technology ModelSim PE Student Edition vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 16:07:23 on Dec 04,2014
# vlog -reportprogress 300 -work work cpu.v instructionMemory.v instructionDecoder.v registerFile.v ALU.v dataMemory.v signextend.v 
# -- Compiling module cpu
# -- Compiling module muxAluSourceB
# -- Compiling module muxRegDst
# -- Compiling module muxWriteBackSrc
# -- Compiling module shiftLeft2
# -- Compiling module muxPCSrc
# -- Compiling module adder
# -- Compiling module pcAdder
# -- Compiling module jAbsConcat
# -- Compiling module testCpu
# -- Compiling module instructionMemory
# -- Compiling module testBench
# -- Compiling module instructionDecoder
# -- Compiling module testInstructionDecoder
# -- Compiling module register32
# -- Compiling module register32zero
# -- Compiling module mux32to1by32
# -- Compiling module decoder1to32
# -- Compiling module registerFile
# -- Compiling module hw4testbenchharness
# -- Compiling module hw4testbench
# -- Compiling module alu_Bitslice
# -- Compiling module One_Bit_FullAdder
# -- Compiling module Eight_Bit_Muxer
# -- Compiling module alucontrolLUT
# -- Compiling module alu
# -- Compiling module aluTestBench
# -- Compiling module dataMemory
# ** Warning: dataMemory.v(16): (vlog-2275) 'testBench' already exists and will be overwritten.
# 
# -- Compiling module testBench
# -- Compiling module signExtend
# -- Compiling module testSignExtend
# 
# Top level modules:
# 	testCpu
# 	testBench
# 	testInstructionDecoder
# 	hw4testbenchharness
# 	aluTestBench
# 	testSignExtend
# End time: 16:07:23 on Dec 04,2014, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim 
# Start time: 16:07:25 on Dec 04,2014
# Loading work.testCpu
# Loading work.cpu
# Loading work.instructionMemory
# Loading work.instructionDecoder
# Loading work.signExtend
# Loading work.muxRegDst
# Loading work.registerFile
# Loading work.register32zero
# Loading work.decoder1to32
# Loading work.mux32to1by32
# Loading work.muxAluSourceB
# Loading work.alu
# Loading work.alucontrolLUT
# Loading work.dataMemory
# Loading work.muxWriteBackSrc
# Loading work.shiftLeft2
# Loading work.adder
# Loading work.jAbsConcat
# Loading work.pcAdder
# Loading work.muxPCSrc
# Loading work.register32
# Loading work.alu_Bitslice
# Loading work.One_Bit_FullAdder
# Loading work.Eight_Bit_Muxer
# 0 ns
# 473 ns
do DoFibonacci.do
# Model Technology ModelSim PE Student Edition vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 16:08:30 on Dec 04,2014
# vlog -reportprogress 300 -work work cpu.v instructionMemory.v instructionDecoder.v registerFile.v ALU.v dataMemory.v signextend.v 
# -- Compiling module cpu
# -- Compiling module muxAluSourceB
# -- Compiling module muxRegDst
# -- Compiling module muxWriteBackSrc
# -- Compiling module shiftLeft2
# -- Compiling module muxPCSrc
# -- Compiling module adder
# -- Compiling module pcAdder
# -- Compiling module jAbsConcat
# -- Compiling module testCpu
# -- Compiling module instructionMemory
# -- Compiling module testBench
# -- Compiling module instructionDecoder
# -- Compiling module testInstructionDecoder
# -- Compiling module register32
# -- Compiling module register32zero
# -- Compiling module mux32to1by32
# -- Compiling module decoder1to32
# -- Compiling module registerFile
# -- Compiling module hw4testbenchharness
# -- Compiling module hw4testbench
# -- Compiling module alu_Bitslice
# -- Compiling module One_Bit_FullAdder
# -- Compiling module Eight_Bit_Muxer
# -- Compiling module alucontrolLUT
# -- Compiling module alu
# -- Compiling module aluTestBench
# -- Compiling module dataMemory
# ** Warning: dataMemory.v(16): (vlog-2275) 'testBench' already exists and will be overwritten.
# 
# -- Compiling module testBench
# -- Compiling module signExtend
# -- Compiling module testSignExtend
# 
# Top level modules:
# 	testCpu
# 	testBench
# 	testInstructionDecoder
# 	hw4testbenchharness
# 	aluTestBench
# 	testSignExtend
# End time: 16:08:31 on Dec 04,2014, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim 
# Start time: 16:08:33 on Dec 04,2014
# Loading work.testCpu
# Loading work.cpu
# Loading work.instructionMemory
# Loading work.instructionDecoder
# Loading work.signExtend
# Loading work.muxRegDst
# Loading work.registerFile
# Loading work.register32zero
# Loading work.decoder1to32
# Loading work.mux32to1by32
# Loading work.muxAluSourceB
# Loading work.alu
# Loading work.alucontrolLUT
# Loading work.dataMemory
# Loading work.muxWriteBackSrc
# Loading work.shiftLeft2
# Loading work.adder
# Loading work.jAbsConcat
# Loading work.pcAdder
# Loading work.muxPCSrc
# Loading work.register32
# Loading work.alu_Bitslice
# Loading work.One_Bit_FullAdder
# Loading work.Eight_Bit_Muxer
# 0 ns
# 473 ns
do DoFibonacci.do
# Model Technology ModelSim PE Student Edition vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 16:10:08 on Dec 04,2014
# vlog -reportprogress 300 -work work cpu.v instructionMemory.v instructionDecoder.v registerFile.v ALU.v dataMemory.v signextend.v 
# -- Compiling module cpu
# -- Compiling module muxAluSourceB
# -- Compiling module muxRegDst
# -- Compiling module muxWriteBackSrc
# -- Compiling module shiftLeft2
# -- Compiling module muxPCSrc
# -- Compiling module adder
# -- Compiling module pcAdder
# -- Compiling module jAbsConcat
# -- Compiling module testCpu
# -- Compiling module instructionMemory
# -- Compiling module testBench
# -- Compiling module instructionDecoder
# -- Compiling module testInstructionDecoder
# -- Compiling module register32
# -- Compiling module register32zero
# -- Compiling module mux32to1by32
# -- Compiling module decoder1to32
# -- Compiling module registerFile
# -- Compiling module hw4testbenchharness
# -- Compiling module hw4testbench
# -- Compiling module alu_Bitslice
# -- Compiling module One_Bit_FullAdder
# -- Compiling module Eight_Bit_Muxer
# -- Compiling module alucontrolLUT
# -- Compiling module alu
# -- Compiling module aluTestBench
# -- Compiling module dataMemory
# ** Warning: dataMemory.v(16): (vlog-2275) 'testBench' already exists and will be overwritten.
# 
# -- Compiling module testBench
# -- Compiling module signExtend
# -- Compiling module testSignExtend
# 
# Top level modules:
# 	testCpu
# 	testBench
# 	testInstructionDecoder
# 	hw4testbenchharness
# 	aluTestBench
# 	testSignExtend
# End time: 16:10:09 on Dec 04,2014, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# vsim 
# Start time: 16:10:11 on Dec 04,2014
# Loading work.testCpu
# Loading work.cpu
# Loading work.instructionMemory
# Loading work.instructionDecoder
# Loading work.signExtend
# Loading work.muxRegDst
# Loading work.registerFile
# Loading work.register32zero
# Loading work.decoder1to32
# Loading work.mux32to1by32
# Loading work.muxAluSourceB
# Loading work.alu
# Loading work.alucontrolLUT
# Loading work.dataMemory
# Loading work.muxWriteBackSrc
# Loading work.shiftLeft2
# Loading work.adder
# Loading work.jAbsConcat
# Loading work.pcAdder
# Loading work.muxPCSrc
# Loading work.register32
# Loading work.alu_Bitslice
# Loading work.One_Bit_FullAdder
# Loading work.Eight_Bit_Muxer
# 0 ns
# 473 ns
do DoFibonacci.do
# Model Technology ModelSim PE Student Edition vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 16:11:25 on Dec 04,2014
# vlog -reportprogress 300 -work work cpu.v instructionMemory.v instructionDecoder.v registerFile.v ALU.v dataMemory.v signextend.v 
# -- Compiling module cpu
# -- Compiling module muxAluSourceB
# -- Compiling module muxRegDst
# -- Compiling module muxWriteBackSrc
# -- Compiling module shiftLeft2
# -- Compiling module muxPCSrc
# -- Compiling module adder
# -- Compiling module pcAdder
# -- Compiling module jAbsConcat
# -- Compiling module testCpu
# -- Compiling module instructionMemory
# -- Compiling module testBench
# -- Compiling module instructionDecoder
# -- Compiling module testInstructionDecoder
# -- Compiling module register32
# -- Compiling module register32zero
# -- Compiling module mux32to1by32
# -- Compiling module decoder1to32
# -- Compiling module registerFile
# -- Compiling module hw4testbenchharness
# -- Compiling module hw4testbench
# -- Compiling module alu_Bitslice
# -- Compiling module One_Bit_FullAdder
# -- Compiling module Eight_Bit_Muxer
# -- Compiling module alucontrolLUT
# -- Compiling module alu
# -- Compiling module aluTestBench
# -- Compiling module dataMemory
# ** Warning: dataMemory.v(16): (vlog-2275) 'testBench' already exists and will be overwritten.
# 
# -- Compiling module testBench
# -- Compiling module signExtend
# -- Compiling module testSignExtend
# 
# Top level modules:
# 	testCpu
# 	testBench
# 	testInstructionDecoder
# 	hw4testbenchharness
# 	aluTestBench
# 	testSignExtend
# End time: 16:11:25 on Dec 04,2014, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vsim 
# Start time: 16:11:28 on Dec 04,2014
# Loading work.testCpu
# Loading work.cpu
# Loading work.instructionMemory
# Loading work.instructionDecoder
# Loading work.signExtend
# Loading work.muxRegDst
# Loading work.registerFile
# Loading work.register32zero
# Loading work.decoder1to32
# Loading work.mux32to1by32
# Loading work.muxAluSourceB
# Loading work.alu
# Loading work.alucontrolLUT
# Loading work.dataMemory
# Loading work.muxWriteBackSrc
# Loading work.shiftLeft2
# Loading work.adder
# Loading work.jAbsConcat
# Loading work.pcAdder
# Loading work.muxPCSrc
# Loading work.register32
# Loading work.alu_Bitslice
# Loading work.One_Bit_FullAdder
# Loading work.Eight_Bit_Muxer
# 0 ns
# 473 ns
exit -sim
do registerFile.do
# Model Technology ModelSim PE Student Edition vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 16:15:55 on Dec 04,2014
# vlog -reportprogress 300 -work work registerFile.v 
# -- Compiling module register32
# -- Compiling module register32zero
# -- Compiling module mux32to1by32
# -- Compiling module decoder1to32
# -- Compiling module registerFile
# -- Compiling module hw4testbenchharness
# -- Compiling module hw4testbench
# ** Error: registerFile.v(211): (vlog-2730) Undefined variable: 'ReadData2'.
# 
# End time: 16:15:55 on Dec 04,2014, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: c:/Modeltech_pe_edu_10.3c/win32pe_edu/vlog failed.
# Error in macro ./registerFile.do line 1
# c:/Modeltech_pe_edu_10.3c/win32pe_edu/vlog failed.
#     while executing
# "vlog -reportprogress 300 -work work registerFile.v"
do registerFile.do
# Model Technology ModelSim PE Student Edition vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 16:16:26 on Dec 04,2014
# vlog -reportprogress 300 -work work registerFile.v 
# -- Compiling module register32
# -- Compiling module register32zero
# -- Compiling module mux32to1by32
# -- Compiling module decoder1to32
# -- Compiling module registerFile
# -- Compiling module hw4testbenchharness
# -- Compiling module hw4testbench
# ** Error: registerFile.v(211): (vlog-2730) Undefined variable: 'ReadData2'.
# 
# End time: 16:16:26 on Dec 04,2014, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: c:/Modeltech_pe_edu_10.3c/win32pe_edu/vlog failed.
# Error in macro ./registerFile.do line 1
# c:/Modeltech_pe_edu_10.3c/win32pe_edu/vlog failed.
#     while executing
# "vlog -reportprogress 300 -work work registerFile.v"
do registerFile.do
# Model Technology ModelSim PE Student Edition vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 16:17:00 on Dec 04,2014
# vlog -reportprogress 300 -work work registerFile.v 
# -- Compiling module register32
# -- Compiling module register32zero
# -- Compiling module mux32to1by32
# -- Compiling module decoder1to32
# -- Compiling module registerFile
# -- Compiling module hw4testbenchharness
# -- Compiling module hw4testbench
# 
# Top level modules:
# 	hw4testbenchharness
# End time: 16:17:00 on Dec 04,2014, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:17:00 on Dec 04,2014
# Loading work.hw4testbenchharness
# Loading work.registerFile
# Loading work.register32zero
# Loading work.decoder1to32
# Loading work.mux32to1by32
# Loading work.hw4testbench
# Loading work.register32
# ** Error: (vish-4014) No objects found matching '/hw4testbenchharness/readregister1'.
# (vish-4014) No objects found matching '/hw4testbenchharness/readregister2'.
# (vish-4014) No objects found matching '/hw4testbenchharness/writeregister'.
# (vish-4014) No objects found matching '/hw4testbenchharness/clk'.
# (vish-4014) No objects found matching '/hw4testbenchharness/beginTest'.
# (vish-4014) No objects found matching '/hw4testbenchharness/endTest'.
# (vish-4014) No objects found matching '/hw4testbenchharness/dutPassed'.
# Error in macro ./registerFile.do line 15
# invalid command name "vsim_increment_error_count"
#     while executing
# "::tcl_unknown vsim_increment_error_count"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 ::tcl_unknown $args"
do registerFile.do
# Model Technology ModelSim PE Student Edition vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 16:18:50 on Dec 04,2014
# vlog -reportprogress 300 -work work registerFile.v 
# -- Compiling module register32
# -- Compiling module register32zero
# -- Compiling module mux32to1by32
# -- Compiling module decoder1to32
# -- Compiling module registerFile
# -- Compiling module hw4testbenchharness
# -- Compiling module hw4testbench
# 
# Top level modules:
# 	hw4testbenchharness
# End time: 16:18:50 on Dec 04,2014, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:18:53 on Dec 04,2014
# Loading work.hw4testbenchharness
# Loading work.registerFile
# Loading work.register32zero
# Loading work.decoder1to32
# Loading work.mux32to1by32
# Loading work.hw4testbench
# Loading work.register32
# ** Error: (vish-4014) No objects found matching '/hw4testbenchharness/clk'.
# (vish-4014) No objects found matching '/hw4testbenchharness/beginTest'.
# (vish-4014) No objects found matching '/hw4testbenchharness/endTest'.
# (vish-4014) No objects found matching '/hw4testbenchharness/dutPassed'.
# Error in macro ./registerFile.do line 15
# invalid command name "vsim_increment_error_count"
#     while executing
# "::tcl_unknown vsim_increment_error_count"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 ::tcl_unknown $args"
do registerFile.do
# Model Technology ModelSim PE Student Edition vlog 10.3c Compiler 2014.07 Jul 19 2014
# Start time: 16:19:59 on Dec 04,2014
# vlog -reportprogress 300 -work work registerFile.v 
# -- Compiling module register32
# -- Compiling module register32zero
# -- Compiling module mux32to1by32
# -- Compiling module decoder1to32
# -- Compiling module registerFile
# -- Compiling module hw4testbenchharness
# -- Compiling module hw4testbench
# 
# Top level modules:
# 	hw4testbenchharness
# End time: 16:19:59 on Dec 04,2014, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim 
# Start time: 16:20:01 on Dec 04,2014
# Loading work.hw4testbenchharness
# Loading work.registerFile
# Loading work.register32zero
# Loading work.decoder1to32
# Loading work.mux32to1by32
# Loading work.hw4testbench
# Loading work.register32
# ** Error: (vish-4014) No objects found matching '/hw4testbenchharness/clk'.
# Error in macro ./registerFile.do line 15
# invalid command name "vsim_increment_error_count"
#     while executing
# "::tcl_unknown vsim_increment_error_count"
#     ("uplevel" body line 1)
#     invoked from within
# "uplevel 1 ::tcl_unknown $args"
