
---------- Begin Simulation Statistics ----------
final_tick                                84688992500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 275836                       # Simulator instruction rate (inst/s)
host_mem_usage                                 691760                       # Number of bytes of host memory used
host_op_rate                                   276378                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   362.53                       # Real time elapsed on the host
host_tick_rate                              233602848                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196369                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.084689                       # Number of seconds simulated
sim_ticks                                 84688992500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.695784                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 2095405                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              2101799                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             81343                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           3727721                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                291                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             808                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              517                       # Number of indirect misses.
system.cpu.branchPred.lookups                 4477805                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   65339                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196369                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.693780                       # CPI: cycles per instruction
system.cpu.discardedOps                        190664                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           42610096                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          43402306                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         11001420                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                        36582509                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.590395                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        169377985                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46531437     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42693580     42.61%     89.07% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10950614     10.93%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196369                       # Class of committed instruction
system.cpu.tickCycles                       132795476                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       167885                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        368872                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          174                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       807483                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          470                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1615923                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            470                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  84688992500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              64879                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       111090                       # Transaction distribution
system.membus.trans_dist::CleanEvict            56788                       # Transaction distribution
system.membus.trans_dist::ReadExReq            136115                       # Transaction distribution
system.membus.trans_dist::ReadExResp           136114                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         64879                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       569865                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 569865                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     19973312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                19973312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            200994                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  200994    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              200994                       # Request fanout histogram
system.membus.respLayer1.occupancy         1082521000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           854643000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  84688992500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            480824                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       842290                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          302                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          133238                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           327617                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          327616                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           748                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       480076                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1798                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      2422565                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2424363                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     98489088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               98556288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          168348                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7109760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           976789                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000660                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.025688                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 976144     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    645      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             976789                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1539463500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1211539996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1122000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  84688992500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   79                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               607364                       # number of demand (read+write) hits
system.l2.demand_hits::total                   607443                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  79                       # number of overall hits
system.l2.overall_hits::.cpu.data              607364                       # number of overall hits
system.l2.overall_hits::total                  607443                       # number of overall hits
system.l2.demand_misses::.cpu.inst                669                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             200329                       # number of demand (read+write) misses
system.l2.demand_misses::total                 200998                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               669                       # number of overall misses
system.l2.overall_misses::.cpu.data            200329                       # number of overall misses
system.l2.overall_misses::total                200998                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52271000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  16966087500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      17018358500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52271000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  16966087500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     17018358500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              748                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           807693                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               808441                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             748                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          807693                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              808441                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.894385                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.248026                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.248624                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.894385                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.248026                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.248624                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78133.034380                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84691.120607                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84669.292729                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78133.034380                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84691.120607                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84669.292729                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              111090                       # number of writebacks
system.l2.writebacks::total                    111090                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           669                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        200325                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            200994                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          669                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       200325                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           200994                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45581000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  14962575500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  15008156500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45581000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  14962575500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  15008156500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.894385                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.248021                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.248619                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.894385                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.248021                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.248619                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68133.034380                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74691.503806                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74669.674219                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68133.034380                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74691.503806                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74669.674219                       # average overall mshr miss latency
system.l2.replacements                         168348                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       731200                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           731200                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       731200                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       731200                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          293                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              293                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          293                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          293                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            191502                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                191502                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          136115                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              136115                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11837230000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11837230000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        327617                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            327617                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.415470                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.415470                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 86964.919370                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 86964.919370                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       136115                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         136115                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10476090000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10476090000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.415470                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.415470                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 76964.992837                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 76964.992837                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             79                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 79                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              669                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52271000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52271000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          748                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            748                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.894385                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.894385                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78133.034380                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78133.034380                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          669                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45581000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45581000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.894385                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.894385                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68133.034380                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68133.034380                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        415862                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            415862                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        64214                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           64214                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   5128857500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   5128857500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       480076                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        480076                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.133758                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.133758                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79871.328682                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79871.328682                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        64210                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        64210                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   4486485500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   4486485500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.133750                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.133750                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69872.068214                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69872.068214                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  84688992500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31907.336159                       # Cycle average of tags in use
system.l2.tags.total_refs                     1615744                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    201116                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      8.033891                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      41.493740                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        84.731254                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     31781.111165                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002586                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.969883                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973735                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          109                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1189                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15626                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        15759                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  13127108                       # Number of tag accesses
system.l2.tags.data_accesses                 13127108                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  84688992500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          42816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       12820800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12863616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      7109760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         7109760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             669                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          200325                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              200994                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       111090                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             111090                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            505567                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         151386852                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             151892420                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       505567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           505567                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       83951406                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             83951406                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       83951406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           505567                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        151386852                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            235843826                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    111090.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       669.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    200290.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003043106500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         6649                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         6650                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              523961                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             104549                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      200994                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     111090                       # Number of write requests accepted
system.mem_ctrls.readBursts                    200994                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   111090                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     35                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             12841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             12744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12822                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             12538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             12512                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             12343                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             12295                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             12465                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             12452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             12398                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            12451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            12468                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            12637                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            12712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            12665                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            12616                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              7137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              7135                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              7162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              6979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              6976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              6933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              6823                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              6801                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              6794                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              6773                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             6862                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             6810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             6901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             6997                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             7010                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             6968                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.54                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2947753250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1004795000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6715734500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14668.43                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33418.43                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   137844                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   69721                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.59                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                200994                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               111090                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  139024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   59304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2313                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2236                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   5148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   6643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   6688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   6729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   6706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   6706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   6697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   6729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   6760                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   7142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   6682                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   6751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   6787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   6673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   7087                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   6651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       104442                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    191.191130                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   111.498227                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   255.675118                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        69270     66.32%     66.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13908     13.32%     79.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2433      2.33%     81.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1444      1.38%     83.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        10191      9.76%     93.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          760      0.73%     93.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          403      0.39%     94.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          359      0.34%     94.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         5674      5.43%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       104442                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         6650                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      30.219398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.755096                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     52.282567                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          6484     97.50%     97.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           35      0.53%     98.03% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          128      1.92%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.02%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          6650                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         6649                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.702812                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.674163                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.992962                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4382     65.90%     65.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               28      0.42%     66.33% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2081     31.30%     97.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              150      2.26%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                7      0.11%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          6649                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12861376                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2240                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 7107904                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12863616                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7109760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       151.87                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        83.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    151.89                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     83.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   84688959000                       # Total gap between requests
system.mem_ctrls.avgGap                     271365.91                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        42816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     12818560                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      7107904                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 505567.473836697231                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 151360402.593052446842                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 83929490.600564166903                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          669                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       200325                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       111090                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     18164500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   6697570000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1998638651500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27151.72                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33433.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  17991166.19                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    66.52                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            371265720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            197302050                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           716848860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          287700300                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6684824640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      21586995540                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      14342050560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        44186987670                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        521.755973                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  37061337750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2827760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  44799894750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            374535840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            199043955                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           717998400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          292017240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6684824640.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      21921562170                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      14060310240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        44250292485                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        522.503470                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  36326625500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2827760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  45534607000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     84688992500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  84688992500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      9662762                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          9662762                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      9662762                       # number of overall hits
system.cpu.icache.overall_hits::total         9662762                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          748                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            748                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          748                       # number of overall misses
system.cpu.icache.overall_misses::total           748                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54991000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54991000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54991000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54991000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      9663510                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      9663510                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      9663510                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      9663510                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000077                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000077                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000077                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000077                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73517.379679                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73517.379679                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73517.379679                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73517.379679                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          302                       # number of writebacks
system.cpu.icache.writebacks::total               302                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          748                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          748                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          748                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          748                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54243000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54243000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54243000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54243000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000077                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000077                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72517.379679                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72517.379679                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72517.379679                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72517.379679                       # average overall mshr miss latency
system.cpu.icache.replacements                    302                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      9662762                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         9662762                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          748                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           748                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54991000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54991000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      9663510                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      9663510                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000077                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73517.379679                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73517.379679                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          748                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          748                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54243000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54243000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000077                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72517.379679                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72517.379679                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  84688992500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           361.949841                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             9663510                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               748                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          12919.131016                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   361.949841                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.706933                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.706933                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          340                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          19327768                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         19327768                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  84688992500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84688992500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  84688992500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51211878                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51211878                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51212387                       # number of overall hits
system.cpu.dcache.overall_hits::total        51212387                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       858824                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         858824                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       866734                       # number of overall misses
system.cpu.dcache.overall_misses::total        866734                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  26271251000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  26271251000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  26271251000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  26271251000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52070702                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52070702                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52079121                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52079121                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.016493                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016493                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.016643                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016643                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 30589.796047                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 30589.796047                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 30310.627021                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 30310.627021                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       206539                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3305                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    62.492890                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       731200                       # number of writebacks
system.cpu.dcache.writebacks::total            731200                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        59036                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        59036                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        59036                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        59036                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       799788                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       799788                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       807693                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       807693                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  23886103500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  23886103500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  24561644999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24561644999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015360                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015360                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015509                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015509                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 29865.543744                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29865.543744                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 30409.629648                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 30409.629648                       # average overall mshr miss latency
system.cpu.dcache.replacements                 807180                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40647831                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40647831                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       472780                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        472780                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  10039547500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  10039547500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41120611                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41120611                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.011497                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011497                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 21235.135793                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 21235.135793                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          609                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          609                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       472171                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       472171                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   9544550000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   9544550000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.011483                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011483                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20214.180879                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20214.180879                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10564047                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10564047                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       386044                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       386044                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  16231703500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  16231703500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10950091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10950091                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.035255                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.035255                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42046.252500                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42046.252500                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        58427                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        58427                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       327617                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       327617                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14341553500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14341553500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.029919                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029919                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 43775.364221                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 43775.364221                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          509                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           509                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7910                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7910                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939542                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    675541499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    675541499                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85457.495130                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85457.495130                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  84688992500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.556452                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52020155                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            807692                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.405931                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.556452                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987415                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987415                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          236                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           32                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         209124480                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        209124480                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  84688992500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  84688992500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
