// -------------------------------------------------------------
// 
// File Name: D:\FPGA_MZ\XvrtIq_VZ6T2016bTest\XvrtIq_VZ6T.v
// Created: 2025-01-08 12:06:23
// 
// Generated by MATLAB 9.1 and HDL Coder 3.9
// 
// 
// -- -------------------------------------------------------------
// -- Rate and Clocking Details
// -- -------------------------------------------------------------
// Model base rate: 1.2207e-05
// Target subsystem base rate: 1.2207e-05
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: XvrtIq_VZ6T
// Source Path: XvrtIq_VZ6T2016bTest/XvrtIq_VZ6T
// Hierarchy Level: 0
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module XvrtIq_VZ6T
          (
           g_clk,
           Rst_n,
           Work,
           Ip_limU_s12,
           Ip_limL_s12,
           Kp_s16,
           Kn_s16,
           ILmt_s12,
           IdpIn_s12,
           IqpIn_s12,
           UpFlt_s12,
           UpNoflt_s12,
           Udn_s12,
           Uqn_s12,
           QFisrt_u1,
           In_limU_s12,
           In_limL_s12,
           LvrtExit_s12,
           LvrtEntry_s12,
           HvrtExit_s12,
           HvrtEntry_s12,
           Pref_s16,
           Hvrt2Q,
           Lvrt2Q,
           Xvrt2D,
           IdpImt_s12,
           LockIq,
           LockId,
           IdpRes_s12,
           IqpRes_s12,
           Idp_ref_lmt_s12,
           Iqp_ref_lmt_s12,
           Idn_ref_lmt_s12,
           Iqn_ref_lmt_s12,
           DeltaU_s12,
           HvrtFlg,
           LvrtFlg,
           dVIq_s12
          );



  input   g_clk;
  input   Rst_n;
  input   Work;
  input   signed [11:0] Ip_limU_s12;  // sfix12
  input   signed [11:0] Ip_limL_s12;  // sfix12
  input   signed [15:0] Kp_s16;  // int16
  input   signed [15:0] Kn_s16;  // int16
  input   signed [11:0] ILmt_s12;  // sfix12
  input   signed [11:0] IdpIn_s12;  // sfix12
  input   signed [11:0] IqpIn_s12;  // sfix12
  input   signed [11:0] UpFlt_s12;  // sfix12
  input   signed [11:0] UpNoflt_s12;  // sfix12
  input   signed [11:0] Udn_s12;  // sfix12
  input   signed [11:0] Uqn_s12;  // sfix12
  input   QFisrt_u1;
  input   signed [11:0] In_limU_s12;  // sfix12
  input   signed [11:0] In_limL_s12;  // sfix12
  input   signed [11:0] LvrtExit_s12;  // sfix12
  input   signed [11:0] LvrtEntry_s12;  // sfix12
  input   signed [11:0] HvrtExit_s12;  // sfix12
  input   signed [11:0] HvrtEntry_s12;  // sfix12
  input   signed [15:0] Pref_s16;  // int16
  input   Hvrt2Q;
  input   Lvrt2Q;
  input   Xvrt2D;
  input   signed [11:0] IdpImt_s12;  // sfix12
  input   LockIq;
  input   LockId;
  output  signed [11:0] IdpRes_s12;  // sfix12
  output  signed [11:0] IqpRes_s12;  // sfix12
  output  signed [11:0] Idp_ref_lmt_s12;  // sfix12
  output  signed [11:0] Iqp_ref_lmt_s12;  // sfix12
  output  signed [11:0] Idn_ref_lmt_s12;  // sfix12
  output  signed [11:0] Iqn_ref_lmt_s12;  // sfix12
  output  signed [11:0] DeltaU_s12;  // sfix12
  output  HvrtFlg;
  output  LvrtFlg;
  output  signed [15:0] dVIq_s12;  // int16

  reg [6:0] Unit_Delay2_out1;  // ufix7
  wire [6:0] Addu7_2_out1;  // ufix7
  wire Compare_To_Constant4_out1;
  wire Comparet2_out1;
  wire [11:0] Switch159_out1;  // ufix12
  reg [11:0] Unit_Delay75_out1;  // ufix12
  wire [11:0] bit_shift_out1;  // ufix12
  wire CT10_out1;
  wire CT2_out1;
  wire CT1_out1;
  wire CT3_out1;
  wire CT72_out1;
  wire CT70_out1;
  wire CT71_out1;
  wire CT4_out1;
  wire CT5_out1;
  wire CT6_out1;
  wire CT7_out1;
  wire Compare_To_Constant4_out1_1;
  wire Comparet2_out1_1;
  wire [11:0] Switch159_out1_1;  // ufix12
  reg [11:0] Unit_Delay75_out1_1;  // ufix12
  wire [11:0] bit_shift_out1_1;  // ufix12
  wire CT8_out1;
  wire Log6_out1;
  wire op3_out1;
  wire switch_compare_1;
  wire switch_compare_1_1;
  wire switch_compare_1_2;
  reg signed [11:0] s1z2_out1;  // sfix12
  wire signed [11:0] Switch2_out1;  // sfix12
  wire signed [15:0] Ip_limU_s12_dtc;  // int16
  wire signed [15:0] Ip_limL_s12_dtc;  // int16
  wire signed [15:0] From1_out1_dtc;  // int16
  wire signed [12:0] Unary_Minus1_in0;  // sfix13
  wire signed [11:0] Unary_Minus1_out1;  // sfix12
  wire signed [15:0] Unary_Minus1_out1_dtc;  // int16
  wire Compare_To_Constant4_out1_2;
  wire Comparet2_out1_2;
  wire [11:0] Switch159_out1_2;  // ufix12
  reg [11:0] Unit_Delay75_out1_2;  // ufix12
  wire [11:0] bit_shift_out1_2;  // ufix12
  wire Compare_To_Constant4_out1_3;
  wire Compare_To_Constant2_out1;
  wire [23:0] Switch84_out1;  // ufix24
  reg [23:0] Unit_Delay51_out1;  // ufix24
  wire [23:0] bit_shift1_out1;  // ufix24
  wire Compare_To_Constant3_out1;
  wire signed [28:0] Constant22_out1_dtc;  // sfix29
  wire signed [28:0] Constant23_out1_dtc;  // sfix29
  wire switch_compare_1_3;
  wire switch_compare_1_4;
  wire switch_compare_1_5;
  wire RO5_relop1;
  wire RO3_relop1;
  wire signed [12:0] Unary_Minus14_in0;  // sfix13
  wire signed [11:0] Unary_Minus1_out1_1;  // sfix12
  wire signed [15:0] S16_5_out1;  // int16
  wire switch_compare_1_6;
  wire signed [15:0] Switch7_out1;  // int16
  wire switch_compare_1_7;
  wire signed [15:0] Switch6_out1;  // int16
  wire switch_compare_1_8;
  wire signed [12:0] Add16_2_sub_temp;  // sfix13
  wire signed [12:0] Add16_2_1;  // sfix13
  wire signed [12:0] Add16_2_2;  // sfix13
  wire signed [15:0] Add16_2_out1;  // int16
  wire RO66_relop1;
  wire signed [15:0] Switch41_out1;  // int16
  wire RO16_relop1;
  wire switch_compare_1_9;
  wire signed [15:0] Switch1_out1;  // int16
  wire signed [15:0] Switch5_out1;  // int16
  wire signed [12:0] Add16_1_sub_temp;  // sfix13
  wire signed [12:0] Add16_1_1;  // sfix13
  wire signed [12:0] Add16_1_2;  // sfix13
  wire signed [15:0] Add16_1_out1;  // int16
  wire RO67_relop1;
  wire signed [15:0] Switch41_out1_1;  // int16
  wire RO17_relop1;
  wire signed [15:0] Switch1_out1_1;  // int16
  wire signed [15:0] Switch3_out1;  // int16
  wire signed [11:0] S12_5_out1;  // sfix12
  wire [23:0] u24_7_out1;  // ufix24
  wire [23:0] u24_1_out1;  // ufix24
  wire signed [24:0] Addu24_3_sub_temp;  // sfix25
  wire signed [24:0] Addu24_3_1;  // sfix25
  wire signed [24:0] Addu24_3_2;  // sfix25
  wire [23:0] Addu24_3_out1;  // ufix24
  reg signed [27:0] s1z1_out1;  // sfix28
  wire signed [27:0] Mpyb28_1_out1;  // sfix28
  wire signed [27:0] Switch15_out1;  // sfix28
  wire signed [15:0] Adds16_2_out1;  // int16
  wire signed [11:0] alphaS12_3_out1;  // sfix12
  wire signed [11:0] signal2;  // sfix12
  wire signed [11:0] s;  // sfix12
  reg signed [11:0] signal2_1;  // sfix12
  wire signed [11:0] s_1;  // sfix12
  wire signed [11:0] s_2;  // sfix12
  wire signed [11:0] Switch1_out1_2;  // sfix12
  wire signed [11:0] signal2_2;  // sfix12
  wire signed [11:0] s_3;  // sfix12
  wire signed [11:0] Switch1_out1_3;  // sfix12
  wire signed [11:0] signal2_3;  // sfix12
  wire signed [11:0] s_4;  // sfix12
  wire signed [11:0] signal2_4;  // sfix12
  wire signed [11:0] s_5;  // sfix12
  wire signed [11:0] signal2_5;  // sfix12
  wire signed [11:0] s_6;  // sfix12
  wire signed [11:0] Switch1_out1_4;  // sfix12
  wire signed [11:0] signal2_6;  // sfix12
  wire signed [11:0] s_7;  // sfix12
  wire signed [11:0] Switch1_out1_5;  // sfix12
  wire signed [11:0] signal2_7;  // sfix12
  wire signed [11:0] s_8;  // sfix12
  wire signed [11:0] signal2_8;  // sfix12
  wire signed [11:0] s_9;  // sfix12
  wire signed [11:0] signal2_9;  // sfix12
  wire signed [11:0] s_10;  // sfix12
  wire signed [11:0] signal2_10;  // sfix12
  wire signed [11:0] s_11;  // sfix12
  wire signed [11:0] signal2_11;  // sfix12
  wire signed [11:0] signal2_12;  // sfix12
  wire signed [15:0] S16_8_out1;  // int16
  wire signed [11:0] Switch1_out1_6;  // sfix12
  wire RO4_relop1;
  wire Log4_out1;
  wire signed [11:0] Switch16_out1;  // sfix12
  reg signed [11:0] Unit_Delay38_out1;  // sfix12
  wire signed [12:0] Unary_Minus12_in0;  // sfix13
  wire signed [11:0] Unary_Minus1_out1_2;  // sfix12
  reg signed [11:0] s1z5_out1;  // sfix12
  wire RO65_relop1;
  wire signed [11:0] Switch41_out1_2;  // sfix12
  wire RO15_relop1;
  wire RO611_relop1;
  wire Log5_out1;
  wire signed [11:0] Switch17_out1;  // sfix12
  wire signed [11:0] Switch8_out1;  // sfix12
  wire signed [11:0] Switch14_out1;  // sfix12
  wire signed [11:0] Switch4_out1;  // sfix12
  wire RO69_relop1;
  wire signed [11:0] Switch41_out1_3;  // sfix12
  wire RO19_relop1;
  wire signed [15:0] S16_10_out1;  // int16
  reg signed [27:0] s1z1_out1_1;  // sfix28
  wire signed [27:0] Switch15_out1_1;  // sfix28
  wire [17:0] Bit_Slice1_out1;  // ufix18
  wire signed [17:0] S18_2_out1;  // sfix18
  wire signed [11:0] S12_9_out1;  // sfix12
  wire RO61_relop1;
  wire signed [11:0] Switch41_out1_4;  // sfix12
  wire RO11_relop1;
  wire signed [15:0] S16_1_out1;  // int16
  reg signed [27:0] s1z1_out1_2;  // sfix28
  wire signed [27:0] Switch15_out1_2;  // sfix28
  wire [17:0] Bit_Slice3_out1;  // ufix18
  wire signed [17:0] S18_3_out1;  // sfix18
  wire signed [11:0] S12_2_out1;  // sfix12
  wire RO62_relop1;
  wire signed [11:0] Switch41_out1_5;  // sfix12
  wire RO12_relop1;
  wire signed [15:0] S16_3_out1;  // int16
  wire [23:0] Switch86_out1;  // ufix24
  reg [23:0] Unit_Delay50_out1;  // ufix24
  wire [23:0] Switch122_out1;  // ufix24
  wire [23:0] Bitwise_Operator1_out1;  // ufix24
  reg signed [11:0] Unit_Delay38_out1_1;  // sfix12
  wire signed [36:0] Product1_mul_temp;  // sfix37
  wire signed [24:0] Product1_1;  // sfix25
  wire signed [35:0] Product1_out1;  // sfix36
  wire Compare_To_Constant1_out1;
  reg [23:0] Unit_Delay38_out1_2;  // ufix24
  wire [23:0] Switch87_out1;  // ufix24
  wire signed [23:0] Data_Type_S10_out1;  // sfix24
  wire signed [23:0] signal2_13;  // sfix24
  wire signed [23:0] s_12;  // sfix24
  reg signed [23:0] signal2_14;  // sfix24
  wire signed [23:0] s_13;  // sfix24
  wire signed [23:0] signal2_15;  // sfix24
  wire signed [11:0] Abs5_out1;  // sfix12
  wire signed [11:0] Addu24_6_out1;  // sfix12
  reg signed [11:0] Unit_Delay38_out1_3;  // sfix12
  wire signed [12:0] Unary_Minus11_in0;  // sfix13
  wire signed [11:0] Unary_Minus1_out1_3;  // sfix12
  wire [23:0] u24_11_out1;  // ufix24
  wire [23:0] u24_2_out1;  // ufix24
  wire signed [24:0] Addu24_4_sub_temp;  // sfix25
  wire signed [24:0] Addu24_4_1;  // sfix25
  wire signed [24:0] Addu24_4_2;  // sfix25
  wire [23:0] Addu24_4_out1;  // ufix24
  reg signed [27:0] s1z1_out1_3;  // sfix28
  wire signed [27:0] Switch15_out1_3;  // sfix28
  reg signed [27:0] s1z1_out1_4;  // sfix28
  wire signed [27:0] Switch15_out1_4;  // sfix28
  wire RO2_relop1;
  wire [23:0] Switch15_out1_5;  // ufix24
  wire [11:0] Switch158_out1;  // ufix12
  reg [11:0] Unit_Delay73_out1;  // ufix12
  wire [11:0] Switch161_out1;  // ufix12
  wire [11:0] Bitwise_Operator6_out1;  // ufix12
  wire [23:0] Product7_out1;  // ufix24
  wire RO312_relop1;
  wire signed [11:0] S12_1_out1;  // sfix12
  wire signed [11:0] Switch87_out1_1;  // sfix12
  wire signed [11:0] S12_1_out1_1;  // sfix12
  reg signed [11:0] Unit_Delay114_out1;  // sfix12
  wire signed [11:0] Switch19_out1;  // sfix12
  wire RO111_relop1;
  wire Log2_out1;
  wire signed [11:0] Switch11_out1;  // sfix12
  wire RO35_relop1;
  wire Log1_out1;
  wire signed [11:0] Switch240_out1;  // sfix12
  reg signed [27:0] s1z1_out1_5;  // sfix28
  wire signed [27:0] Switch15_out1_6;  // sfix28
  wire [17:0] Bit_Slice2_out1;  // ufix18
  wire signed [17:0] S18_1_out1;  // sfix18
  wire signed [15:0] S16_4_out1;  // int16
  wire signed [15:0] RO6_1_1;  // sfix16
  wire RO6_relop1;
  wire signed [15:0] Switch41_out1_6;  // int16
  wire signed [15:0] RO1_1_1;  // sfix16
  wire RO1_relop1;
  wire signed [15:0] Switch1_out1_7;  // int16
  wire signed [16:0] Add16_3_add_temp;  // sfix17
  wire signed [16:0] Add16_3_1;  // sfix17
  wire signed [16:0] Add16_3_2;  // sfix17
  wire signed [15:0] Add16_3_out1;  // int16
  wire signed [15:0] RO63_1_1;  // sfix16
  wire RO63_relop1;
  wire signed [15:0] Switch41_out1_7;  // int16
  wire signed [15:0] RO13_1_1;  // sfix16
  wire RO13_relop1;
  wire signed [15:0] Switch1_out1_8;  // int16
  wire signed [11:0] Switch13_out1;  // sfix12
  wire RO64_relop1;
  wire signed [11:0] Switch41_out1_8;  // sfix12
  wire RO14_relop1;
  wire signed [11:0] Switch1_out1_9;  // sfix12
  wire signed [12:0] Abs5_y;  // sfix13
  wire RO9_relop1;
  wire signed [11:0] Switch20_out1;  // sfix12
  wire signed [15:0] S16_7_out1;  // int16
  wire signed [15:0] signal1;  // int16
  wire signed [15:0] s_14;  // int16
  reg signed [15:0] signal1_1;  // int16
  wire signed [15:0] s_15;  // int16
  wire signed [15:0] signal1_2;  // int16
  wire signed [39:0] Product6_out1;  // sfix40
  reg signed [39:0] s1z1_out1_6;  // sfix40
  wire signed [39:0] Switch15_out1_7;  // sfix40
  wire [28:0] Bit_Slice4_out1;  // ufix29
  wire signed [28:0] Data_Type_S1_out1;  // sfix29
  wire RO32_relop1;
  wire signed [28:0] Switch115_out1;  // sfix29
  wire RO26_relop1;
  wire signed [28:0] Switch118_out1;  // sfix29
  wire signed [15:0] Data_Type_Conversion6_out1;  // int16
  reg signed [27:0] s1z1_out1_7;  // sfix28
  wire signed [27:0] Switch15_out1_8;  // sfix28
  wire [23:0] u24_4_out1;  // ufix24
  reg signed [27:0] s1z1_out1_8;  // sfix28
  wire signed [27:0] Switch15_out1_9;  // sfix28
  wire [23:0] u24_3_out1;  // ufix24
  wire [23:0] Addu24_1_out1;  // ufix24
  wire [11:0] Switch158_out1_1;  // ufix12
  reg [11:0] Unit_Delay73_out1_1;  // ufix12
  wire [11:0] Switch161_out1_1;  // ufix12
  wire [11:0] Bitwise_Operator6_out1_1;  // ufix12
  wire [23:0] Product7_out1_1;  // ufix24
  wire RO31_relop1;
  wire signed [11:0] S12_1_out1_2;  // sfix12
  wire signed [11:0] Switch87_out1_2;  // sfix12
  wire signed [12:0] Adds16_2_sub_temp;  // sfix13
  wire signed [12:0] Adds16_2_1;  // sfix13
  wire signed [12:0] Adds16_2_2;  // sfix13
  wire signed [15:0] signal1_3;  // int16
  wire signed [15:0] s_16;  // int16
  reg signed [15:0] signal1_4;  // int16
  wire signed [15:0] s_17;  // int16
  wire signed [15:0] s_18;  // int16
  wire signed [15:0] signal1_5;  // int16
  wire signed [15:0] s_19;  // int16
  wire signed [15:0] signal1_6;  // int16
  wire signed [15:0] s_20;  // int16
  wire signed [15:0] signal1_7;  // int16
  wire signed [15:0] s_21;  // int16
  wire signed [15:0] signal1_8;  // int16
  wire signed [15:0] s_22;  // int16
  wire signed [15:0] signal1_9;  // int16
  wire signed [15:0] s_23;  // int16
  wire signed [15:0] signal1_10;  // int16
  wire signed [15:0] s_24;  // int16
  wire signed [15:0] signal1_11;  // int16
  wire signed [15:0] s_25;  // int16
  wire signed [15:0] signal1_12;  // int16
  wire signed [15:0] s_26;  // int16
  wire signed [15:0] signal1_13;  // int16
  wire signed [15:0] s_27;  // int16
  wire signed [15:0] signal1_14;  // int16
  wire signed [15:0] signal1_15;  // int16
  reg signed [27:0] s1z1_out1_9;  // sfix28
  wire signed [27:0] Switch15_out1_10;  // sfix28
  wire RO8_relop1;
  wire [23:0] Switch18_out1;  // ufix24
  wire [11:0] Switch158_out1_2;  // ufix12
  reg [11:0] Unit_Delay73_out1_2;  // ufix12
  wire [11:0] Switch161_out1_2;  // ufix12
  wire [11:0] Bitwise_Operator6_out1_2;  // ufix12
  wire [23:0] Product7_out1_2;  // ufix24
  wire RO311_relop1;
  wire signed [11:0] S12_1_out1_3;  // sfix12
  wire signed [11:0] Switch87_out1_3;  // sfix12
  reg signed [27:0] s1z1_out1_10;  // sfix28
  wire signed [27:0] Switch15_out1_11;  // sfix28
  wire [12:0] Bit_Slice5_out1;  // ufix13
  wire signed [12:0] Data_Type_S2_out1;  // sfix13
  wire signed [12:0] RO68_1_1;  // sfix13
  wire RO68_relop1;
  wire signed [12:0] From28_out1_dtc;  // sfix13
  wire signed [12:0] Switch41_out1_9;  // sfix13
  wire signed [12:0] Unary_Minus13_in0;  // sfix13
  wire signed [11:0] Unary_Minus1_out1_4;  // sfix12
  wire signed [12:0] RO18_1_1;  // sfix13
  wire RO18_relop1;
  wire signed [12:0] Unary_Minus1_out1_dtc_1;  // sfix13
  wire signed [12:0] Switch1_out1_10;  // sfix13
  wire signed [11:0] alphaS12_1_out1;  // sfix12
  reg signed [27:0] s1z1_out1_11;  // sfix28
  wire signed [27:0] Switch15_out1_12;  // sfix28
  wire [12:0] Bit_Slice6_out1;  // ufix13
  wire signed [12:0] Data_Type_S3_out1;  // sfix13
  wire signed [12:0] RO610_1_1;  // sfix13
  wire RO610_relop1;
  wire signed [12:0] From30_out1_dtc;  // sfix13
  wire signed [12:0] Switch41_out1_10;  // sfix13
  wire signed [12:0] Unary_Minus15_in0;  // sfix13
  wire signed [11:0] Unary_Minus1_out1_5;  // sfix12
  wire signed [12:0] RO110_1_1;  // sfix13
  wire RO110_relop1;
  wire signed [12:0] Unary_Minus1_out1_dtc_2;  // sfix13
  wire signed [12:0] Switch1_out1_11;  // sfix13
  wire signed [11:0] alphaS12_2_out1;  // sfix12
  wire Ro1_relop1_1;
  wire Ro2_relop1_1;
  reg  Unit_Delay3_out1;
  wire Switch10_out1;
  wire Switch9_out1;
  wire Ro11_relop1_1;
  wire Ro12_relop1_1;
  reg  Unit_Delay4_out1;
  wire Switch235_out1;
  wire Switch234_out1;

  // 
  // =>Id^2+Iq^2+In^2=I^2
  // 
  // 低穿下：计算In值
  // 
  // 501
  // 
  // 419
  // 
  // 443
  // 
  // 531
  // 
  // 0
  // 
  // 0
  // 
  // 606
  // 
  // 536
  // 
  // 60
  // 
  // 0
  // 
  // 2
  // 
  // 0
  // 
  // 1
  // 
  // 62
  // 
  // 62
  // 
  // 0
  // 
  // 544
  // 
  // 437
  // 
  // 62
  // 
  // 445
  // 
  // 456
  // 
  // 361
  // 
  // 362
  // 
  // 544
  // 
  // 553
  // 
  // 10*3600/1024
  // 
  // LockId_Min
  // 
  // CMD1.3=1
  // 
  // 28
  // 
  // 国标要求是频偏，不是扣除死区后频偏
  // 
  // 低穿前锁定Iq0
  // 
  // 3.5*512
  // 
  // 正常工作下：Q剩余电流计算
  // 
  // 3.5*512
  // 
  // 死区方式
  // 
  // 3.5*512
  // 
  // In按比列缩放
  // 
  // 考虑负序不在适用
  // 
  // 低穿下：计算Id剩余值
  // 
  // 限制后输出值
  // 
  // SQRT(Data)
  // 
  // SQRT(Data)
  // 
  // SQRT(Data)


  assign Addu7_2_out1 = 7'b0000001 + Unit_Delay2_out1;



  always @(posedge g_clk)
    begin : Unit_Delay2_process
      if (Rst_n == 1'b0) begin
        Unit_Delay2_out1 <= 7'b0000000;
      end
      else begin
        Unit_Delay2_out1 <= Addu7_2_out1;
      end
    end



  assign Compare_To_Constant4_out1 = Unit_Delay2_out1 == 7'b0001010;



  assign Comparet2_out1 = Unit_Delay2_out1 == 7'b0000000;



  always @(posedge g_clk)
    begin : Unit_Delay751_process
      if (Rst_n == 1'b0) begin
        Unit_Delay75_out1 <= 12'b000000000000;
      end
      else begin
        Unit_Delay75_out1 <= Switch159_out1;
      end
    end



  assign bit_shift_out1 = Unit_Delay75_out1 >> 8'd1;



  assign Switch159_out1 = (Comparet2_out1 == 1'b0 ? bit_shift_out1 :
              12'b010000000000);



  assign CT10_out1 = Unit_Delay2_out1 == 7'b0001011;



  assign CT2_out1 = Unit_Delay2_out1 == 7'b0000001;



  assign CT1_out1 = Unit_Delay2_out1 == 7'b0000010;



  assign CT3_out1 = Unit_Delay2_out1 == 7'b0000011;



  assign CT72_out1 = Unit_Delay2_out1 == 7'b0000100;



  assign CT70_out1 = Unit_Delay2_out1 == 7'b0000101;



  assign CT71_out1 = Unit_Delay2_out1 == 7'b0000110;



  assign CT4_out1 = Unit_Delay2_out1 == 7'b0000111;



  assign CT5_out1 = Unit_Delay2_out1 == 7'b0001000;



  assign CT6_out1 = Unit_Delay2_out1 == 7'b0001001;



  assign CT7_out1 = Unit_Delay2_out1 == 7'b0001010;



  assign Compare_To_Constant4_out1_1 = Unit_Delay2_out1 == 7'b0001010;



  assign Comparet2_out1_1 = Unit_Delay2_out1 == 7'b0000000;



  always @(posedge g_clk)
    begin : Unit_Delay75_process
      if (Rst_n == 1'b0) begin
        Unit_Delay75_out1_1 <= 12'b000000000000;
      end
      else begin
        Unit_Delay75_out1_1 <= Switch159_out1_1;
      end
    end



  assign bit_shift_out1_1 = Unit_Delay75_out1_1 >> 8'd1;



  assign Switch159_out1_1 = (Comparet2_out1_1 == 1'b0 ? bit_shift_out1_1 :
              12'b010000000000);



  assign CT8_out1 = Unit_Delay2_out1 == 7'b0000001;



  assign Log6_out1 = Hvrt2Q | Lvrt2Q;



  assign op3_out1 = QFisrt_u1 | Log6_out1;



  assign switch_compare_1 = op3_out1 > 1'b0;



  assign switch_compare_1_1 = LockIq > 1'b0;



  assign switch_compare_1_2 = Log6_out1 > 1'b0;



  assign Switch2_out1 = (switch_compare_1_2 == 1'b0 ? IqpIn_s12 :
              s1z2_out1);



  always @(posedge g_clk)
    begin : s1z2_process
      if (Rst_n == 1'b0) begin
        s1z2_out1 <= 12'sb000000000000;
      end
      else begin
        s1z2_out1 <= Switch2_out1;
      end
    end



  assign Ip_limU_s12_dtc = {{4{Ip_limU_s12[11]}}, Ip_limU_s12};



  assign Ip_limL_s12_dtc = {{4{Ip_limL_s12[11]}}, Ip_limL_s12};



  assign From1_out1_dtc = {{4{ILmt_s12[11]}}, ILmt_s12};



  assign Unary_Minus1_in0 =  - ({ILmt_s12[11], ILmt_s12});
  assign Unary_Minus1_out1 = Unary_Minus1_in0[11:0];



  assign Unary_Minus1_out1_dtc = {{4{Unary_Minus1_out1[11]}}, Unary_Minus1_out1};



  assign Compare_To_Constant4_out1_2 = Unit_Delay2_out1 == 7'b0001010;



  assign Comparet2_out1_2 = Unit_Delay2_out1 == 7'b0000000;



  always @(posedge g_clk)
    begin : Unit_Delay752_process
      if (Rst_n == 1'b0) begin
        Unit_Delay75_out1_2 <= 12'b000000000000;
      end
      else begin
        Unit_Delay75_out1_2 <= Switch159_out1_2;
      end
    end



  assign bit_shift_out1_2 = Unit_Delay75_out1_2 >> 8'd1;



  assign Switch159_out1_2 = (Comparet2_out1_2 == 1'b0 ? bit_shift_out1_2 :
              12'b010000000000);



  assign Compare_To_Constant4_out1_3 = Unit_Delay2_out1 == 7'b0010101;



  assign Compare_To_Constant2_out1 = Unit_Delay2_out1 == 7'b0000000;



  always @(posedge g_clk)
    begin : Unit_Delay51_process
      if (Rst_n == 1'b0) begin
        Unit_Delay51_out1 <= 24'b000000000000000000000000;
      end
      else begin
        Unit_Delay51_out1 <= Switch84_out1;
      end
    end



  assign bit_shift1_out1 = Unit_Delay51_out1 >> 8'd1;



  assign Switch84_out1 = (Compare_To_Constant2_out1 == 1'b0 ? bit_shift1_out1 :
              24'b001000000000000000000000);



  assign Compare_To_Constant3_out1 = Unit_Delay2_out1 == 7'b0000000;



  assign Constant22_out1_dtc = 29'sb00000000000000000100000000000;



  assign Constant23_out1_dtc = 29'sb00000000000000000000000000000;



  assign switch_compare_1_3 = op3_out1 > 1'b0;



  assign switch_compare_1_4 = Xvrt2D > 1'b0;



  assign switch_compare_1_5 = LockId > 1'b0;



  assign RO5_relop1 = Pref_s16 < 16'sb0000000000000000;



  assign RO3_relop1 = Pref_s16 > 16'sb0000000000000000;



  assign Unary_Minus14_in0 =  - ({IdpImt_s12[11], IdpImt_s12});
  assign Unary_Minus1_out1_1 = Unary_Minus14_in0[11:0];



  assign S16_5_out1 = {{4{ILmt_s12[11]}}, ILmt_s12};



  assign switch_compare_1_6 = Work > 1'b0;



  assign Switch7_out1 = (switch_compare_1_6 == 1'b0 ? 16'sb0000000000000000 :
              Kn_s16);



  assign switch_compare_1_7 = Work > 1'b0;



  assign Switch6_out1 = (switch_compare_1_7 == 1'b0 ? 16'sb0000000000000000 :
              Kp_s16);



  assign switch_compare_1_8 = Lvrt2Q > 1'b0;



  assign Add16_2_1 = {UpFlt_s12[11], UpFlt_s12};
  assign Add16_2_2 = {LvrtEntry_s12[11], LvrtEntry_s12};
  assign Add16_2_sub_temp = Add16_2_1 - Add16_2_2;
  assign Add16_2_out1 = {{3{Add16_2_sub_temp[12]}}, Add16_2_sub_temp};



  assign RO66_relop1 = Add16_2_out1 > 16'sb0000000000000000;



  assign Switch41_out1 = (RO66_relop1 == 1'b0 ? Add16_2_out1 :
              16'sb0000000000000000);



  assign RO16_relop1 = Switch41_out1 < 16'sb1111100000000001;



  assign switch_compare_1_9 = Hvrt2Q > 1'b0;



  assign Switch1_out1 = (RO16_relop1 == 1'b0 ? Switch41_out1 :
              16'sb1111100000000001);



  assign Switch5_out1 = (switch_compare_1_8 == 1'b0 ? 16'sb0000000000000000 :
              Switch1_out1);



  assign Add16_1_1 = {UpFlt_s12[11], UpFlt_s12};
  assign Add16_1_2 = {HvrtEntry_s12[11], HvrtEntry_s12};
  assign Add16_1_sub_temp = Add16_1_1 - Add16_1_2;
  assign Add16_1_out1 = {{3{Add16_1_sub_temp[12]}}, Add16_1_sub_temp};



  assign RO67_relop1 = Add16_1_out1 > 16'sb0000011111111111;



  assign Switch41_out1_1 = (RO67_relop1 == 1'b0 ? Add16_1_out1 :
              16'sb0000011111111111);



  assign RO17_relop1 = Switch41_out1_1 < 16'sb0000000000000000;



  assign Switch1_out1_1 = (RO17_relop1 == 1'b0 ? Switch41_out1_1 :
              16'sb0000000000000000);



  assign Switch3_out1 = (switch_compare_1_9 == 1'b0 ? Switch5_out1 :
              Switch1_out1_1);



  assign S12_5_out1 = Switch3_out1[11:0];



  assign Addu24_3_1 = {1'b0, u24_7_out1};
  assign Addu24_3_2 = {1'b0, u24_1_out1};
  assign Addu24_3_sub_temp = Addu24_3_1 - Addu24_3_2;
  assign Addu24_3_out1 = Addu24_3_sub_temp[23:0];



  assign Switch15_out1 = (CT70_out1 == 1'b0 ? s1z1_out1 :
              Mpyb28_1_out1);



  always @(posedge g_clk)
    begin : s1z16_process
      if (Rst_n == 1'b0) begin
        s1z1_out1 <= 28'sb0000000000000000000000000000;
      end
      else begin
        s1z1_out1 <= Switch15_out1;
      end
    end



  assign u24_1_out1 = s1z1_out1[23:0];



  assign alphaS12_3_out1 = Adds16_2_out1[11:0];



  assign s = signal2;

  always @(posedge g_clk)
    begin : s1z1_2_process
      if (Rst_n == 1'b0) begin
        signal2_1 <= 12'sb000000000000;
      end
      else begin
        signal2_1 <= s;
      end
    end



  assign s_1 = signal2_1;

  assign signal2 = (CT10_out1 == 1'b0 ? s_1 :
              alphaS12_3_out1);



  assign s_2 = signal2;

  assign signal2_2 = (CT7_out1 == 1'b0 ? s_2 :
              Switch1_out1_2);



  assign s_3 = signal2_2;

  assign signal2_3 = (CT6_out1 == 1'b0 ? s_3 :
              Switch1_out1_3);



  assign s_4 = signal2_3;

  assign signal2_4 = (CT5_out1 == 1'b0 ? s_4 :
              Switch1_out1_2);



  assign s_5 = signal2_4;

  assign signal2_5 = (CT4_out1 == 1'b0 ? s_5 :
              Switch1_out1_3);



  assign s_6 = signal2_5;

  assign signal2_6 = (CT71_out1 == 1'b0 ? s_6 :
              Switch1_out1_4);



  assign s_7 = signal2_6;

  assign signal2_7 = (CT70_out1 == 1'b0 ? s_7 :
              Switch1_out1_5);



  assign s_8 = signal2_7;

  assign signal2_8 = (CT72_out1 == 1'b0 ? s_8 :
              ILmt_s12);



  assign s_9 = signal2_8;

  assign signal2_9 = (CT3_out1 == 1'b0 ? s_9 :
              Uqn_s12);



  assign s_10 = signal2_9;

  assign signal2_10 = (CT1_out1 == 1'b0 ? s_10 :
              Udn_s12);



  assign s_11 = signal2_10;

  assign signal2_11 = (CT2_out1 == 1'b0 ? s_11 :
              S12_5_out1);



  assign signal2_12 = signal2_11;

  assign S16_8_out1 = {{4{Switch1_out1_5[11]}}, Switch1_out1_5};



  assign RO4_relop1 = IdpIn_s12 < Switch1_out1_6;



  assign Log4_out1 = RO3_relop1 & RO4_relop1;



  assign Switch16_out1 = (Log4_out1 == 1'b0 ? Switch1_out1_6 :
              IdpIn_s12);



  assign Unary_Minus12_in0 =  - ({Unit_Delay38_out1[11], Unit_Delay38_out1});
  assign Unary_Minus1_out1_2 = Unary_Minus12_in0[11:0];



  assign RO65_relop1 = s1z5_out1 > Unit_Delay38_out1;



  assign Switch41_out1_2 = (RO65_relop1 == 1'b0 ? s1z5_out1 :
              Unit_Delay38_out1);



  assign RO15_relop1 = Switch41_out1_2 < Unary_Minus1_out1_2;



  assign Switch1_out1_6 = (RO15_relop1 == 1'b0 ? Switch41_out1_2 :
              Unary_Minus1_out1_2);



  assign RO611_relop1 = IdpIn_s12 > Switch1_out1_6;



  assign Log5_out1 = RO5_relop1 & RO611_relop1;



  assign Switch17_out1 = (Log5_out1 == 1'b0 ? Switch16_out1 :
              IdpIn_s12);



  assign Switch8_out1 = (switch_compare_1_5 == 1'b0 ? s1z5_out1 :
              Switch17_out1);



  assign Switch14_out1 = (switch_compare_1_4 == 1'b0 ? IdpIn_s12 :
              Switch8_out1);



  always @(posedge g_clk)
    begin : s1z5_process
      if (Rst_n == 1'b0) begin
        s1z5_out1 <= 12'sb000000000000;
      end
      else begin
        s1z5_out1 <= Switch14_out1;
      end
    end



  assign Switch4_out1 = (switch_compare_1_3 == 1'b0 ? s1z5_out1 :
              Switch1_out1_6);



  assign RO69_relop1 = Switch4_out1 > IdpImt_s12;



  assign Switch41_out1_3 = (RO69_relop1 == 1'b0 ? Switch4_out1 :
              IdpImt_s12);



  assign RO19_relop1 = Switch41_out1_3 < Unary_Minus1_out1_1;



  assign Switch1_out1_4 = (RO19_relop1 == 1'b0 ? Switch41_out1_3 :
              Unary_Minus1_out1_1);



  assign S16_10_out1 = {{4{Switch1_out1_4[11]}}, Switch1_out1_4};



  assign Switch15_out1_1 = (CT1_out1 == 1'b0 ? s1z1_out1_1 :
              Mpyb28_1_out1);



  always @(posedge g_clk)
    begin : s1z1_process
      if (Rst_n == 1'b0) begin
        s1z1_out1_1 <= 28'sb0000000000000000000000000000;
      end
      else begin
        s1z1_out1_1 <= Switch15_out1_1;
      end
    end



  assign Bit_Slice1_out1 = s1z1_out1_1[27:10];



  assign S18_2_out1 = Bit_Slice1_out1;



  assign S12_9_out1 = S18_2_out1[11:0];



  assign RO61_relop1 = S12_9_out1 > In_limU_s12;



  assign Switch41_out1_4 = (RO61_relop1 == 1'b0 ? S12_9_out1 :
              In_limU_s12);



  assign RO11_relop1 = Switch41_out1_4 < In_limL_s12;



  assign Switch1_out1_3 = (RO11_relop1 == 1'b0 ? Switch41_out1_4 :
              In_limL_s12);



  assign S16_1_out1 = {{4{Switch1_out1_3[11]}}, Switch1_out1_3};



  assign Switch15_out1_2 = (CT3_out1 == 1'b0 ? s1z1_out1_2 :
              Mpyb28_1_out1);



  always @(posedge g_clk)
    begin : s1z13_process
      if (Rst_n == 1'b0) begin
        s1z1_out1_2 <= 28'sb0000000000000000000000000000;
      end
      else begin
        s1z1_out1_2 <= Switch15_out1_2;
      end
    end



  assign Bit_Slice3_out1 = s1z1_out1_2[27:10];



  assign S18_3_out1 = Bit_Slice3_out1;



  assign S12_2_out1 = S18_3_out1[11:0];



  assign RO62_relop1 = S12_2_out1 > In_limU_s12;



  assign Switch41_out1_5 = (RO62_relop1 == 1'b0 ? S12_2_out1 :
              In_limU_s12);



  assign RO12_relop1 = Switch41_out1_5 < In_limL_s12;



  assign Switch1_out1_2 = (RO12_relop1 == 1'b0 ? Switch41_out1_5 :
              In_limL_s12);



  assign S16_3_out1 = {{4{Switch1_out1_2[11]}}, Switch1_out1_2};



  always @(posedge g_clk)
    begin : Unit_Delay50_process
      if (Rst_n == 1'b0) begin
        Unit_Delay50_out1 <= 24'b000000000000000000000000;
      end
      else begin
        Unit_Delay50_out1 <= Switch86_out1;
      end
    end



  assign Switch122_out1 = (Compare_To_Constant3_out1 == 1'b0 ? Unit_Delay50_out1 :
              24'b000000000000000000000000);



  assign Bitwise_Operator1_out1 = Switch84_out1 | Switch122_out1;



  assign Product1_1 = {1'b0, Bitwise_Operator1_out1};
  assign Product1_mul_temp = Product1_1 * Unit_Delay38_out1_1;
  assign Product1_out1 = Product1_mul_temp[35:0];



  assign Compare_To_Constant1_out1 = Product1_out1 <= 36'sh0003FF001;



  assign Switch86_out1 = (Compare_To_Constant1_out1 == 1'b0 ? Switch122_out1 :
              Bitwise_Operator1_out1);



  assign Switch87_out1 = (Compare_To_Constant4_out1_3 == 1'b0 ? Unit_Delay38_out1_2 :
              Switch86_out1);



  always @(posedge g_clk)
    begin : Unit_Delay38_process
      if (Rst_n == 1'b0) begin
        Unit_Delay38_out1_2 <= 24'b000000000000000000000000;
      end
      else begin
        Unit_Delay38_out1_2 <= Switch87_out1;
      end
    end



  assign Data_Type_S10_out1 = Unit_Delay38_out1_2;



  assign s_12 = signal2_13;

  always @(posedge g_clk)
    begin : s1z3_2_process
      if (Rst_n == 1'b0) begin
        signal2_14 <= 24'sb000000000000000000000000;
      end
      else begin
        signal2_14 <= s_12;
      end
    end



  assign s_13 = signal2_14;

  assign signal2_13 = (CT8_out1 == 1'b0 ? s_13 :
              Data_Type_S10_out1);



  assign signal2_15 = signal2_13;

  assign Addu24_6_out1 = ILmt_s12 - Abs5_out1;



  assign Unary_Minus11_in0 =  - ({Unit_Delay38_out1_3[11], Unit_Delay38_out1_3});
  assign Unary_Minus1_out1_3 = Unary_Minus11_in0[11:0];



  assign Addu24_4_1 = {1'b0, u24_11_out1};
  assign Addu24_4_2 = {1'b0, u24_2_out1};
  assign Addu24_4_sub_temp = Addu24_4_1 - Addu24_4_2;
  assign Addu24_4_out1 = Addu24_4_sub_temp[23:0];



  assign Switch15_out1_3 = (CT71_out1 == 1'b0 ? s1z1_out1_3 :
              Mpyb28_1_out1);



  always @(posedge g_clk)
    begin : s1z17_process
      if (Rst_n == 1'b0) begin
        s1z1_out1_3 <= 28'sb0000000000000000000000000000;
      end
      else begin
        s1z1_out1_3 <= Switch15_out1_3;
      end
    end



  assign u24_2_out1 = s1z1_out1_3[23:0];



  assign Switch15_out1_4 = (CT72_out1 == 1'b0 ? s1z1_out1_4 :
              Mpyb28_1_out1);



  always @(posedge g_clk)
    begin : s1z15_process
      if (Rst_n == 1'b0) begin
        s1z1_out1_4 <= 28'sb0000000000000000000000000000;
      end
      else begin
        s1z1_out1_4 <= Switch15_out1_4;
      end
    end



  assign u24_11_out1 = s1z1_out1_4[23:0];



  assign RO2_relop1 = u24_11_out1 >= u24_2_out1;



  assign Switch15_out1_5 = (RO2_relop1 == 1'b0 ? 24'b000000000000000000000000 :
              Addu24_4_out1);



  always @(posedge g_clk)
    begin : Unit_Delay732_process
      if (Rst_n == 1'b0) begin
        Unit_Delay73_out1 <= 12'b000000000000;
      end
      else begin
        Unit_Delay73_out1 <= Switch158_out1;
      end
    end



  assign Switch161_out1 = (Comparet2_out1_2 == 1'b0 ? Unit_Delay73_out1 :
              12'b000000000000);



  assign Bitwise_Operator6_out1 = Switch159_out1_2 | Switch161_out1;



  assign Product7_out1 = Bitwise_Operator6_out1 * Bitwise_Operator6_out1;



  assign RO312_relop1 = Product7_out1 < Switch15_out1_5;



  assign Switch158_out1 = (RO312_relop1 == 1'b0 ? Switch161_out1 :
              Bitwise_Operator6_out1);



  assign S12_1_out1 = Switch158_out1;



  assign Switch87_out1_1 = (Compare_To_Constant4_out1_2 == 1'b0 ? Unit_Delay38_out1_3 :
              S12_1_out1);



  always @(posedge g_clk)
    begin : Unit_Delay383_process
      if (Rst_n == 1'b0) begin
        Unit_Delay38_out1_3 <= 12'sb000000000000;
      end
      else begin
        Unit_Delay38_out1_3 <= Switch87_out1_1;
      end
    end



  assign Switch19_out1 = (Log6_out1 == 1'b0 ? S12_1_out1_1 :
              Unit_Delay114_out1);



  assign RO111_relop1 = S12_1_out1_1 < Unit_Delay114_out1;



  assign Log2_out1 = RO111_relop1 & Lvrt2Q;



  assign Switch11_out1 = (Log2_out1 == 1'b0 ? Switch19_out1 :
              S12_1_out1_1);



  assign RO35_relop1 = S12_1_out1_1 > Unit_Delay114_out1;



  assign Log1_out1 = RO35_relop1 & Hvrt2Q;



  assign Switch240_out1 = (Log1_out1 == 1'b0 ? Switch11_out1 :
              S12_1_out1_1);



  always @(posedge g_clk)
    begin : Unit_Delay114_process
      if (Rst_n == 1'b0) begin
        Unit_Delay114_out1 <= 12'sb000000000000;
      end
      else begin
        Unit_Delay114_out1 <= Switch240_out1;
      end
    end



  assign Switch15_out1_6 = (CT2_out1 == 1'b0 ? s1z1_out1_5 :
              Mpyb28_1_out1);



  always @(posedge g_clk)
    begin : s1z12_process
      if (Rst_n == 1'b0) begin
        s1z1_out1_5 <= 28'sb0000000000000000000000000000;
      end
      else begin
        s1z1_out1_5 <= Switch15_out1_6;
      end
    end



  assign Bit_Slice2_out1 = s1z1_out1_5[27:10];



  assign S18_1_out1 = Bit_Slice2_out1;



  assign S16_4_out1 = S18_1_out1[15:0];



  assign RO6_1_1 = {{4{Ip_limU_s12[11]}}, Ip_limU_s12};
  assign RO6_relop1 = S16_4_out1 > RO6_1_1;



  assign Switch41_out1_6 = (RO6_relop1 == 1'b0 ? S16_4_out1 :
              Ip_limU_s12_dtc);



  assign RO1_1_1 = {{4{Ip_limL_s12[11]}}, Ip_limL_s12};
  assign RO1_relop1 = Switch41_out1_6 < RO1_1_1;



  assign Switch1_out1_7 = (RO1_relop1 == 1'b0 ? Switch41_out1_6 :
              Ip_limL_s12_dtc);



  assign Add16_3_1 = {{5{s1z2_out1[11]}}, s1z2_out1};
  assign Add16_3_2 = {Switch1_out1_7[15], Switch1_out1_7};
  assign Add16_3_add_temp = Add16_3_1 + Add16_3_2;
  assign Add16_3_out1 = Add16_3_add_temp[15:0];



  assign RO63_1_1 = {{4{ILmt_s12[11]}}, ILmt_s12};
  assign RO63_relop1 = Add16_3_out1 > RO63_1_1;



  assign Switch41_out1_7 = (RO63_relop1 == 1'b0 ? Add16_3_out1 :
              From1_out1_dtc);



  assign RO13_1_1 = {{4{Unary_Minus1_out1[11]}}, Unary_Minus1_out1};
  assign RO13_relop1 = Switch41_out1_7 < RO13_1_1;



  assign Switch1_out1_8 = (RO13_relop1 == 1'b0 ? Switch41_out1_7 :
              Unary_Minus1_out1_dtc);



  assign S12_1_out1_1 = Switch1_out1_8[11:0];



  assign Switch13_out1 = (switch_compare_1_1 == 1'b0 ? S12_1_out1_1 :
              Unit_Delay114_out1);



  assign RO64_relop1 = Switch13_out1 > Unit_Delay38_out1_3;



  assign Switch41_out1_8 = (RO64_relop1 == 1'b0 ? Switch13_out1 :
              Unit_Delay38_out1_3);



  assign RO14_relop1 = Switch41_out1_8 < Unary_Minus1_out1_3;



  assign Switch1_out1_9 = (RO14_relop1 == 1'b0 ? Switch41_out1_8 :
              Unary_Minus1_out1_3);



  assign Switch1_out1_5 = (switch_compare_1 == 1'b0 ? Switch1_out1_9 :
              Switch13_out1);



  assign Abs5_y = (Switch1_out1_5 < 12'sb000000000000 ?  - ({Switch1_out1_5[11], Switch1_out1_5}) :
              {Switch1_out1_5[11], Switch1_out1_5});
  assign Abs5_out1 = Abs5_y[11:0];



  assign RO9_relop1 = ILmt_s12 >= Abs5_out1;



  assign Switch20_out1 = (RO9_relop1 == 1'b0 ? 12'sb000000000000 :
              Addu24_6_out1);



  assign S16_7_out1 = {{4{Switch20_out1[11]}}, Switch20_out1};



  assign s_14 = signal1;

  always @(posedge g_clk)
    begin : s1z3_1_process
      if (Rst_n == 1'b0) begin
        signal1_1 <= 16'sb0000000000000000;
      end
      else begin
        signal1_1 <= s_14;
      end
    end



  assign s_15 = signal1_1;

  assign signal1 = (CT8_out1 == 1'b0 ? s_15 :
              S16_7_out1);



  assign signal1_2 = signal1;

  assign Product6_out1 = signal1_2 * signal2_15;



  assign Switch15_out1_7 = (CT8_out1 == 1'b0 ? s1z1_out1_6 :
              Product6_out1);



  always @(posedge g_clk)
    begin : s1z111_process
      if (Rst_n == 1'b0) begin
        s1z1_out1_6 <= 40'sh0000000000;
      end
      else begin
        s1z1_out1_6 <= Switch15_out1_7;
      end
    end



  assign Bit_Slice4_out1 = s1z1_out1_6[39:11];



  assign Data_Type_S1_out1 = Bit_Slice4_out1;



  assign RO32_relop1 = Data_Type_S1_out1 > 29'sb00000000000000000100000000000;



  assign Switch115_out1 = (RO32_relop1 == 1'b0 ? Data_Type_S1_out1 :
              Constant22_out1_dtc);



  assign RO26_relop1 = Switch115_out1 < 29'sb00000000000000000000000000000;



  assign Switch118_out1 = (RO26_relop1 == 1'b0 ? Switch115_out1 :
              Constant23_out1_dtc);



  assign Data_Type_Conversion6_out1 = Switch118_out1[15:0];



  assign Switch15_out1_8 = (CT5_out1 == 1'b0 ? s1z1_out1_7 :
              Mpyb28_1_out1);



  always @(posedge g_clk)
    begin : s1z18_process
      if (Rst_n == 1'b0) begin
        s1z1_out1_7 <= 28'sb0000000000000000000000000000;
      end
      else begin
        s1z1_out1_7 <= Switch15_out1_8;
      end
    end



  assign u24_4_out1 = s1z1_out1_7[23:0];



  assign Switch15_out1_9 = (CT4_out1 == 1'b0 ? s1z1_out1_8 :
              Mpyb28_1_out1);



  always @(posedge g_clk)
    begin : s1z14_process
      if (Rst_n == 1'b0) begin
        s1z1_out1_8 <= 28'sb0000000000000000000000000000;
      end
      else begin
        s1z1_out1_8 <= Switch15_out1_9;
      end
    end



  assign u24_3_out1 = s1z1_out1_8[23:0];



  assign Addu24_1_out1 = u24_3_out1 + u24_4_out1;



  always @(posedge g_clk)
    begin : Unit_Delay73_process
      if (Rst_n == 1'b0) begin
        Unit_Delay73_out1_1 <= 12'b000000000000;
      end
      else begin
        Unit_Delay73_out1_1 <= Switch158_out1_1;
      end
    end



  assign Switch161_out1_1 = (Comparet2_out1_1 == 1'b0 ? Unit_Delay73_out1_1 :
              12'b000000000000);



  assign Bitwise_Operator6_out1_1 = Switch159_out1_1 | Switch161_out1_1;



  assign Product7_out1_1 = Bitwise_Operator6_out1_1 * Bitwise_Operator6_out1_1;



  assign RO31_relop1 = Product7_out1_1 < Addu24_1_out1;



  assign Switch158_out1_1 = (RO31_relop1 == 1'b0 ? Switch161_out1_1 :
              Bitwise_Operator6_out1_1);



  assign S12_1_out1_2 = Switch158_out1_1;



  assign Switch87_out1_2 = (Compare_To_Constant4_out1_1 == 1'b0 ? Unit_Delay38_out1_1 :
              S12_1_out1_2);



  always @(posedge g_clk)
    begin : Unit_Delay381_process
      if (Rst_n == 1'b0) begin
        Unit_Delay38_out1_1 <= 12'sb000000000000;
      end
      else begin
        Unit_Delay38_out1_1 <= Switch87_out1_2;
      end
    end



  assign Adds16_2_1 = {ILmt_s12[11], ILmt_s12};
  assign Adds16_2_2 = {Unit_Delay38_out1_1[11], Unit_Delay38_out1_1};
  assign Adds16_2_sub_temp = Adds16_2_1 - Adds16_2_2;
  assign Adds16_2_out1 = {{3{Adds16_2_sub_temp[12]}}, Adds16_2_sub_temp};



  assign s_16 = signal1_3;

  always @(posedge g_clk)
    begin : s1z1_1_process
      if (Rst_n == 1'b0) begin
        signal1_4 <= 16'sb0000000000000000;
      end
      else begin
        signal1_4 <= s_16;
      end
    end



  assign s_17 = signal1_4;

  assign signal1_3 = (CT10_out1 == 1'b0 ? s_17 :
              Adds16_2_out1);



  assign s_18 = signal1_3;

  assign signal1_5 = (CT7_out1 == 1'b0 ? s_18 :
              Data_Type_Conversion6_out1);



  assign s_19 = signal1_5;

  assign signal1_6 = (CT6_out1 == 1'b0 ? s_19 :
              Data_Type_Conversion6_out1);



  assign s_20 = signal1_6;

  assign signal1_7 = (CT5_out1 == 1'b0 ? s_20 :
              S16_3_out1);



  assign s_21 = signal1_7;

  assign signal1_8 = (CT4_out1 == 1'b0 ? s_21 :
              S16_1_out1);



  assign s_22 = signal1_8;

  assign signal1_9 = (CT71_out1 == 1'b0 ? s_22 :
              S16_10_out1);



  assign s_23 = signal1_9;

  assign signal1_10 = (CT70_out1 == 1'b0 ? s_23 :
              S16_8_out1);



  assign s_24 = signal1_10;

  assign signal1_11 = (CT72_out1 == 1'b0 ? s_24 :
              S16_5_out1);



  assign s_25 = signal1_11;

  assign signal1_12 = (CT3_out1 == 1'b0 ? s_25 :
              Switch7_out1);



  assign s_26 = signal1_12;

  assign signal1_13 = (CT1_out1 == 1'b0 ? s_26 :
              Switch7_out1);



  assign s_27 = signal1_13;

  assign signal1_14 = (CT2_out1 == 1'b0 ? s_27 :
              Switch6_out1);



  assign signal1_15 = signal1_14;

  assign Mpyb28_1_out1 = signal1_15 * signal2_12;



  assign Switch15_out1_10 = (CT10_out1 == 1'b0 ? s1z1_out1_9 :
              Mpyb28_1_out1);



  always @(posedge g_clk)
    begin : s1z11_process
      if (Rst_n == 1'b0) begin
        s1z1_out1_9 <= 28'sb0000000000000000000000000000;
      end
      else begin
        s1z1_out1_9 <= Switch15_out1_10;
      end
    end



  assign u24_7_out1 = s1z1_out1_9[23:0];



  assign RO8_relop1 = u24_7_out1 >= u24_1_out1;



  assign Switch18_out1 = (RO8_relop1 == 1'b0 ? 24'b000000000000000000000000 :
              Addu24_3_out1);



  always @(posedge g_clk)
    begin : Unit_Delay731_process
      if (Rst_n == 1'b0) begin
        Unit_Delay73_out1_2 <= 12'b000000000000;
      end
      else begin
        Unit_Delay73_out1_2 <= Switch158_out1_2;
      end
    end



  assign Switch161_out1_2 = (Comparet2_out1 == 1'b0 ? Unit_Delay73_out1_2 :
              12'b000000000000);



  assign Bitwise_Operator6_out1_2 = Switch159_out1 | Switch161_out1_2;



  assign Product7_out1_2 = Bitwise_Operator6_out1_2 * Bitwise_Operator6_out1_2;



  assign RO311_relop1 = Product7_out1_2 < Switch18_out1;



  assign Switch158_out1_2 = (RO311_relop1 == 1'b0 ? Switch161_out1_2 :
              Bitwise_Operator6_out1_2);



  assign S12_1_out1_3 = Switch158_out1_2;



  assign Switch87_out1_3 = (Compare_To_Constant4_out1 == 1'b0 ? Unit_Delay38_out1 :
              S12_1_out1_3);



  always @(posedge g_clk)
    begin : Unit_Delay382_process
      if (Rst_n == 1'b0) begin
        Unit_Delay38_out1 <= 12'sb000000000000;
      end
      else begin
        Unit_Delay38_out1 <= Switch87_out1_3;
      end
    end



  assign IdpRes_s12 = Unit_Delay38_out1;

  assign IqpRes_s12 = Unit_Delay38_out1_3;

  assign Idp_ref_lmt_s12 = Switch1_out1_4;

  assign Iqp_ref_lmt_s12 = Switch1_out1_5;

  assign Switch15_out1_11 = (CT6_out1 == 1'b0 ? s1z1_out1_10 :
              Mpyb28_1_out1);



  always @(posedge g_clk)
    begin : s1z19_process
      if (Rst_n == 1'b0) begin
        s1z1_out1_10 <= 28'sb0000000000000000000000000000;
      end
      else begin
        s1z1_out1_10 <= Switch15_out1_11;
      end
    end



  assign Bit_Slice5_out1 = s1z1_out1_10[23:11];



  assign Data_Type_S2_out1 = Bit_Slice5_out1;



  assign RO68_1_1 = {Switch20_out1[11], Switch20_out1};
  assign RO68_relop1 = Data_Type_S2_out1 > RO68_1_1;



  assign From28_out1_dtc = {Switch20_out1[11], Switch20_out1};



  assign Switch41_out1_9 = (RO68_relop1 == 1'b0 ? Data_Type_S2_out1 :
              From28_out1_dtc);



  assign Unary_Minus13_in0 =  - ({Switch20_out1[11], Switch20_out1});
  assign Unary_Minus1_out1_4 = Unary_Minus13_in0[11:0];



  assign RO18_1_1 = {Unary_Minus1_out1_4[11], Unary_Minus1_out1_4};
  assign RO18_relop1 = Switch41_out1_9 < RO18_1_1;



  assign Unary_Minus1_out1_dtc_1 = {Unary_Minus1_out1_4[11], Unary_Minus1_out1_4};



  assign Switch1_out1_10 = (RO18_relop1 == 1'b0 ? Switch41_out1_9 :
              Unary_Minus1_out1_dtc_1);



  assign alphaS12_1_out1 = Switch1_out1_10[11:0];



  assign Idn_ref_lmt_s12 = alphaS12_1_out1;

  assign Switch15_out1_12 = (CT7_out1 == 1'b0 ? s1z1_out1_11 :
              Mpyb28_1_out1);



  always @(posedge g_clk)
    begin : s1z110_process
      if (Rst_n == 1'b0) begin
        s1z1_out1_11 <= 28'sb0000000000000000000000000000;
      end
      else begin
        s1z1_out1_11 <= Switch15_out1_12;
      end
    end



  assign Bit_Slice6_out1 = s1z1_out1_11[23:11];



  assign Data_Type_S3_out1 = Bit_Slice6_out1;



  assign RO610_1_1 = {Switch20_out1[11], Switch20_out1};
  assign RO610_relop1 = Data_Type_S3_out1 > RO610_1_1;



  assign From30_out1_dtc = {Switch20_out1[11], Switch20_out1};



  assign Switch41_out1_10 = (RO610_relop1 == 1'b0 ? Data_Type_S3_out1 :
              From30_out1_dtc);



  assign Unary_Minus15_in0 =  - ({Switch20_out1[11], Switch20_out1});
  assign Unary_Minus1_out1_5 = Unary_Minus15_in0[11:0];



  assign RO110_1_1 = {Unary_Minus1_out1_5[11], Unary_Minus1_out1_5};
  assign RO110_relop1 = Switch41_out1_10 < RO110_1_1;



  assign Unary_Minus1_out1_dtc_2 = {Unary_Minus1_out1_5[11], Unary_Minus1_out1_5};



  assign Switch1_out1_11 = (RO110_relop1 == 1'b0 ? Switch41_out1_10 :
              Unary_Minus1_out1_dtc_2);



  assign alphaS12_2_out1 = Switch1_out1_11[11:0];



  assign Iqn_ref_lmt_s12 = alphaS12_2_out1;

  assign DeltaU_s12 = S12_5_out1;

  assign Ro1_relop1_1 = UpNoflt_s12 < HvrtExit_s12;



  assign Ro2_relop1_1 = UpNoflt_s12 >= HvrtEntry_s12;



  assign Switch10_out1 = (Ro2_relop1_1 == 1'b0 ? Unit_Delay3_out1 :
              1'b1);



  assign Switch9_out1 = (Ro1_relop1_1 == 1'b0 ? Switch10_out1 :
              1'b0);



  always @(posedge g_clk)
    begin : Unit_Delay3_process
      if (Rst_n == 1'b0) begin
        Unit_Delay3_out1 <= 1'b0;
      end
      else begin
        Unit_Delay3_out1 <= Switch9_out1;
      end
    end



  assign HvrtFlg = Unit_Delay3_out1;

  assign Ro11_relop1_1 = UpNoflt_s12 > LvrtExit_s12;



  assign Ro12_relop1_1 = UpNoflt_s12 <= LvrtEntry_s12;



  assign Switch235_out1 = (Ro12_relop1_1 == 1'b0 ? Unit_Delay4_out1 :
              1'b1);



  assign Switch234_out1 = (Ro11_relop1_1 == 1'b0 ? Switch235_out1 :
              1'b0);



  always @(posedge g_clk)
    begin : Unit_Delay4_process
      if (Rst_n == 1'b0) begin
        Unit_Delay4_out1 <= 1'b0;
      end
      else begin
        Unit_Delay4_out1 <= Switch234_out1;
      end
    end



  assign LvrtFlg = Unit_Delay4_out1;

  assign dVIq_s12 = Switch1_out1_7;









endmodule  // XvrtIq_VZ6T

