// Seed: 3139649737
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  wire id_4;
  id_5(
      .id_0((1) - 1)
  );
endmodule
module module_1 (
    output supply0 id_0,
    input wire id_1,
    input wand id_2,
    input supply0 id_3
);
  integer id_5;
  logic [7:0] id_6;
  logic [7:0] id_7;
  id_8(
      .id_0(), .id_1(id_3)
  );
  module_0 modCall_1 (
      id_5,
      id_5
  );
  assign id_7[1] = 1;
  assign id_6[1] = 1;
endmodule
