<stg><name>encoder</name>


<trans_list>

<trans id="40" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="41" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="44" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="64">
<![CDATA[
codeRepl:0 %part_set_i_i_lcssa276_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="part_set_i_i_lcssa276_loc"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="30" op_0_bw="64">
<![CDATA[
codeRepl:1 %DATA_LEN_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="DATA_LEN_1_loc"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
codeRepl:14 %empty = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="11" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1" op_9_bw="30" op_10_bw="0">
<![CDATA[
codeRepl:15 %call_ln0 = call void @encoder_Pipeline_VITIS_LOOP_22_1, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i30 %DATA_LEN_1_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="12" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="64" op_6_bw="8" op_7_bw="8" op_8_bw="1" op_9_bw="30" op_10_bw="0">
<![CDATA[
codeRepl:15 %call_ln0 = call void @encoder_Pipeline_VITIS_LOOP_22_1, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i30 %DATA_LEN_1_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="13" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:17 %empty_16 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_16"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="14" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:2 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="15" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
codeRepl:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
codeRepl:5 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_in_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="18" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_in_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="19" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:7 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_in_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_in_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="8" op_3_bw="8" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
codeRepl:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="22" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
codeRepl:10 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_out_V_data_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:11 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_out_V_keep_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="24" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
codeRepl:12 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data_out_V_strb_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="25" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:13 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %data_out_V_last_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="26" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="30" op_0_bw="30" op_1_bw="0">
<![CDATA[
codeRepl:16 %DATA_LEN_1_loc_load = load i30 %DATA_LEN_1_loc

]]></Node>
<StgValue><ssdm name="DATA_LEN_1_loc_load"/></StgValue>
</operation>

<operation id="27" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="29" op_0_bw="30">
<![CDATA[
codeRepl:18 %empty_17 = trunc i30 %DATA_LEN_1_loc_load

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="28" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="30" op_2_bw="2">
<![CDATA[
codeRepl:19 %mul = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %DATA_LEN_1_loc_load, i2 0

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="29" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="31" op_0_bw="31" op_1_bw="29" op_2_bw="2">
<![CDATA[
codeRepl:20 %mul_cast = bitconcatenate i31 @_ssdm_op_BitConcatenate.i31.i29.i2, i29 %empty_17, i2 0

]]></Node>
<StgValue><ssdm name="mul_cast"/></StgValue>
</operation>

<operation id="30" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
codeRepl:21 %icmp_ln50 = icmp_sgt  i32 %mul, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln50"/></StgValue>
</operation>

<operation id="31" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
codeRepl:22 %br_ln50 = br i1 %icmp_ln50, void %._crit_edge, void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln50"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="6" op_0_bw="6">
<![CDATA[
.lr.ph:0 %s_V_load = load i6 %s_V

]]></Node>
<StgValue><ssdm name="s_V_load"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.lr.ph:1 %empty_18 = wait i32 @_ssdm_op_Wait

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="31" op_3_bw="64" op_4_bw="8" op_5_bw="8" op_6_bw="1" op_7_bw="64" op_8_bw="8" op_9_bw="8" op_10_bw="1" op_11_bw="6" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.lr.ph:2 %call_ln64 = call void @encoder_Pipeline_VITIS_LOOP_50_2, i6 %s_V_load, i31 %mul_cast, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V, i6 %part_set_i_i_lcssa276_loc

]]></Node>
<StgValue><ssdm name="call_ln64"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="35" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="31" op_3_bw="64" op_4_bw="8" op_5_bw="8" op_6_bw="1" op_7_bw="64" op_8_bw="8" op_9_bw="8" op_10_bw="1" op_11_bw="6" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
.lr.ph:2 %call_ln64 = call void @encoder_Pipeline_VITIS_LOOP_50_2, i6 %s_V_load, i31 %mul_cast, i64 %data_out_V_data_V, i8 %data_out_V_keep_V, i8 %data_out_V_strb_V, i1 %data_out_V_last_V, i64 %data_in_V_data_V, i8 %data_in_V_keep_V, i8 %data_in_V_strb_V, i1 %data_in_V_last_V, i6 %part_set_i_i_lcssa276_loc

]]></Node>
<StgValue><ssdm name="call_ln64"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="36" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.lr.ph:3 %part_set_i_i_lcssa276_loc_load = load i6 %part_set_i_i_lcssa276_loc

]]></Node>
<StgValue><ssdm name="part_set_i_i_lcssa276_loc_load"/></StgValue>
</operation>

<operation id="37" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0">
<![CDATA[
.lr.ph:4 %store_ln64 = store i6 %part_set_i_i_lcssa276_loc_load, i6 %s_V

]]></Node>
<StgValue><ssdm name="store_ln64"/></StgValue>
</operation>

<operation id="38" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln50" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:5 %br_ln71 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln71"/></StgValue>
</operation>

<operation id="39" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0">
<![CDATA[
._crit_edge:0 %ret_ln71 = ret

]]></Node>
<StgValue><ssdm name="ret_ln71"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="48" name="data_in_V_data_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_in_V_data_V"/></StgValue>
</port>
<port id="49" name="data_in_V_keep_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_in_V_keep_V"/></StgValue>
</port>
<port id="50" name="data_in_V_strb_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_in_V_strb_V"/></StgValue>
</port>
<port id="51" name="data_in_V_last_V" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_in_V_last_V"/></StgValue>
</port>
<port id="52" name="data_out_V_data_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_out_V_data_V"/></StgValue>
</port>
<port id="53" name="data_out_V_keep_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_out_V_keep_V"/></StgValue>
</port>
<port id="54" name="data_out_V_strb_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_out_V_strb_V"/></StgValue>
</port>
<port id="55" name="data_out_V_last_V" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="data_out_V_last_V"/></StgValue>
</port>
<port id="56" name="s_V" dir="2" iftype="0">
<core>NULL</core><StgValue><ssdm name="s_V"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="58" from="StgValue_57" to="part_set_i_i_lcssa276_loc" fromId="57" toId="8">
</dataflow>
<dataflow id="59" from="StgValue_57" to="DATA_LEN_1_loc" fromId="57" toId="9">
</dataflow>
<dataflow id="61" from="_ssdm_op_Wait" to="empty" fromId="60" toId="10">
</dataflow>
<dataflow id="63" from="encoder_Pipeline_VITIS_LOOP_22_1" to="call_ln0" fromId="62" toId="11">
</dataflow>
<dataflow id="64" from="data_in_V_data_V" to="call_ln0" fromId="48" toId="11">
</dataflow>
<dataflow id="65" from="data_in_V_keep_V" to="call_ln0" fromId="49" toId="11">
</dataflow>
<dataflow id="66" from="data_in_V_strb_V" to="call_ln0" fromId="50" toId="11">
</dataflow>
<dataflow id="67" from="data_in_V_last_V" to="call_ln0" fromId="51" toId="11">
</dataflow>
<dataflow id="68" from="data_out_V_data_V" to="call_ln0" fromId="52" toId="11">
</dataflow>
<dataflow id="69" from="data_out_V_keep_V" to="call_ln0" fromId="53" toId="11">
</dataflow>
<dataflow id="70" from="data_out_V_strb_V" to="call_ln0" fromId="54" toId="11">
</dataflow>
<dataflow id="71" from="data_out_V_last_V" to="call_ln0" fromId="55" toId="11">
</dataflow>
<dataflow id="72" from="DATA_LEN_1_loc" to="call_ln0" fromId="9" toId="11">
</dataflow>
<dataflow id="73" from="encoder_Pipeline_VITIS_LOOP_22_1" to="call_ln0" fromId="62" toId="12">
</dataflow>
<dataflow id="74" from="data_in_V_data_V" to="call_ln0" fromId="48" toId="12">
</dataflow>
<dataflow id="75" from="data_in_V_keep_V" to="call_ln0" fromId="49" toId="12">
</dataflow>
<dataflow id="76" from="data_in_V_strb_V" to="call_ln0" fromId="50" toId="12">
</dataflow>
<dataflow id="77" from="data_in_V_last_V" to="call_ln0" fromId="51" toId="12">
</dataflow>
<dataflow id="78" from="data_out_V_data_V" to="call_ln0" fromId="52" toId="12">
</dataflow>
<dataflow id="79" from="data_out_V_keep_V" to="call_ln0" fromId="53" toId="12">
</dataflow>
<dataflow id="80" from="data_out_V_strb_V" to="call_ln0" fromId="54" toId="12">
</dataflow>
<dataflow id="81" from="data_out_V_last_V" to="call_ln0" fromId="55" toId="12">
</dataflow>
<dataflow id="82" from="DATA_LEN_1_loc" to="call_ln0" fromId="9" toId="12">
</dataflow>
<dataflow id="83" from="_ssdm_op_Wait" to="empty_16" fromId="60" toId="13">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecTopModule" to="spectopmodule_ln0" fromId="84" toId="14">
</dataflow>
<dataflow id="87" from="empty_2" to="spectopmodule_ln0" fromId="86" toId="14">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="88" toId="15">
</dataflow>
<dataflow id="91" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="15">
</dataflow>
<dataflow id="93" from="empty_3" to="specinterface_ln0" fromId="92" toId="15">
</dataflow>
<dataflow id="94" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="15">
</dataflow>
<dataflow id="95" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="15">
</dataflow>
<dataflow id="97" from="empty_1" to="specinterface_ln0" fromId="96" toId="15">
</dataflow>
<dataflow id="98" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="15">
</dataflow>
<dataflow id="99" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="15">
</dataflow>
<dataflow id="100" from="empty_1" to="specinterface_ln0" fromId="96" toId="15">
</dataflow>
<dataflow id="101" from="empty_1" to="specinterface_ln0" fromId="96" toId="15">
</dataflow>
<dataflow id="102" from="empty_1" to="specinterface_ln0" fromId="96" toId="15">
</dataflow>
<dataflow id="103" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="15">
</dataflow>
<dataflow id="104" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="15">
</dataflow>
<dataflow id="105" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="15">
</dataflow>
<dataflow id="106" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="15">
</dataflow>
<dataflow id="107" from="empty_1" to="specinterface_ln0" fromId="96" toId="15">
</dataflow>
<dataflow id="108" from="empty_1" to="specinterface_ln0" fromId="96" toId="15">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="88" toId="16">
</dataflow>
<dataflow id="110" from="data_in_V_data_V" to="specinterface_ln0" fromId="48" toId="16">
</dataflow>
<dataflow id="111" from="data_in_V_keep_V" to="specinterface_ln0" fromId="49" toId="16">
</dataflow>
<dataflow id="112" from="data_in_V_strb_V" to="specinterface_ln0" fromId="50" toId="16">
</dataflow>
<dataflow id="113" from="data_in_V_last_V" to="specinterface_ln0" fromId="51" toId="16">
</dataflow>
<dataflow id="115" from="empty" to="specinterface_ln0" fromId="114" toId="16">
</dataflow>
<dataflow id="117" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="16">
</dataflow>
<dataflow id="118" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="16">
</dataflow>
<dataflow id="120" from="empty_0" to="specinterface_ln0" fromId="119" toId="16">
</dataflow>
<dataflow id="121" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="16">
</dataflow>
<dataflow id="122" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="16">
</dataflow>
<dataflow id="123" from="empty_1" to="specinterface_ln0" fromId="96" toId="16">
</dataflow>
<dataflow id="124" from="empty_1" to="specinterface_ln0" fromId="96" toId="16">
</dataflow>
<dataflow id="125" from="empty_1" to="specinterface_ln0" fromId="96" toId="16">
</dataflow>
<dataflow id="126" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="16">
</dataflow>
<dataflow id="127" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="16">
</dataflow>
<dataflow id="128" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="16">
</dataflow>
<dataflow id="129" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="16">
</dataflow>
<dataflow id="130" from="empty_1" to="specinterface_ln0" fromId="96" toId="16">
</dataflow>
<dataflow id="131" from="empty_1" to="specinterface_ln0" fromId="96" toId="16">
</dataflow>
<dataflow id="133" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="132" toId="17">
</dataflow>
<dataflow id="134" from="data_in_V_data_V" to="specbitsmap_ln0" fromId="48" toId="17">
</dataflow>
<dataflow id="135" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="132" toId="18">
</dataflow>
<dataflow id="136" from="data_in_V_keep_V" to="specbitsmap_ln0" fromId="49" toId="18">
</dataflow>
<dataflow id="137" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="132" toId="19">
</dataflow>
<dataflow id="138" from="data_in_V_strb_V" to="specbitsmap_ln0" fromId="50" toId="19">
</dataflow>
<dataflow id="139" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="132" toId="20">
</dataflow>
<dataflow id="140" from="data_in_V_last_V" to="specbitsmap_ln0" fromId="51" toId="20">
</dataflow>
<dataflow id="141" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="88" toId="21">
</dataflow>
<dataflow id="142" from="data_out_V_data_V" to="specinterface_ln0" fromId="52" toId="21">
</dataflow>
<dataflow id="143" from="data_out_V_keep_V" to="specinterface_ln0" fromId="53" toId="21">
</dataflow>
<dataflow id="144" from="data_out_V_strb_V" to="specinterface_ln0" fromId="54" toId="21">
</dataflow>
<dataflow id="145" from="data_out_V_last_V" to="specinterface_ln0" fromId="55" toId="21">
</dataflow>
<dataflow id="146" from="empty" to="specinterface_ln0" fromId="114" toId="21">
</dataflow>
<dataflow id="147" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="21">
</dataflow>
<dataflow id="148" from="StgValue_116" to="specinterface_ln0" fromId="116" toId="21">
</dataflow>
<dataflow id="149" from="empty_0" to="specinterface_ln0" fromId="119" toId="21">
</dataflow>
<dataflow id="150" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="21">
</dataflow>
<dataflow id="151" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="21">
</dataflow>
<dataflow id="152" from="empty_1" to="specinterface_ln0" fromId="96" toId="21">
</dataflow>
<dataflow id="153" from="empty_1" to="specinterface_ln0" fromId="96" toId="21">
</dataflow>
<dataflow id="154" from="empty_1" to="specinterface_ln0" fromId="96" toId="21">
</dataflow>
<dataflow id="155" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="21">
</dataflow>
<dataflow id="156" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="21">
</dataflow>
<dataflow id="157" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="21">
</dataflow>
<dataflow id="158" from="StgValue_90" to="specinterface_ln0" fromId="90" toId="21">
</dataflow>
<dataflow id="159" from="empty_1" to="specinterface_ln0" fromId="96" toId="21">
</dataflow>
<dataflow id="160" from="empty_1" to="specinterface_ln0" fromId="96" toId="21">
</dataflow>
<dataflow id="161" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="132" toId="22">
</dataflow>
<dataflow id="162" from="data_out_V_data_V" to="specbitsmap_ln0" fromId="52" toId="22">
</dataflow>
<dataflow id="163" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="132" toId="23">
</dataflow>
<dataflow id="164" from="data_out_V_keep_V" to="specbitsmap_ln0" fromId="53" toId="23">
</dataflow>
<dataflow id="165" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="132" toId="24">
</dataflow>
<dataflow id="166" from="data_out_V_strb_V" to="specbitsmap_ln0" fromId="54" toId="24">
</dataflow>
<dataflow id="167" from="_ssdm_op_SpecBitsMap" to="specbitsmap_ln0" fromId="132" toId="25">
</dataflow>
<dataflow id="168" from="data_out_V_last_V" to="specbitsmap_ln0" fromId="55" toId="25">
</dataflow>
<dataflow id="169" from="DATA_LEN_1_loc" to="DATA_LEN_1_loc_load" fromId="9" toId="26">
</dataflow>
<dataflow id="170" from="DATA_LEN_1_loc_load" to="empty_17" fromId="26" toId="27">
</dataflow>
<dataflow id="172" from="_ssdm_op_BitConcatenate.i32.i30.i2" to="mul" fromId="171" toId="28">
</dataflow>
<dataflow id="173" from="DATA_LEN_1_loc_load" to="mul" fromId="26" toId="28">
</dataflow>
<dataflow id="175" from="StgValue_174" to="mul" fromId="174" toId="28">
</dataflow>
<dataflow id="177" from="_ssdm_op_BitConcatenate.i31.i29.i2" to="mul_cast" fromId="176" toId="29">
</dataflow>
<dataflow id="178" from="empty_17" to="mul_cast" fromId="27" toId="29">
</dataflow>
<dataflow id="179" from="StgValue_174" to="mul_cast" fromId="174" toId="29">
</dataflow>
<dataflow id="180" from="mul" to="icmp_ln50" fromId="28" toId="30">
</dataflow>
<dataflow id="181" from="StgValue_90" to="icmp_ln50" fromId="90" toId="30">
</dataflow>
<dataflow id="182" from="icmp_ln50" to="br_ln50" fromId="30" toId="31">
</dataflow>
<dataflow id="183" from="s_V" to="s_V_load" fromId="56" toId="32">
</dataflow>
<dataflow id="184" from="_ssdm_op_Wait" to="empty_18" fromId="60" toId="33">
</dataflow>
<dataflow id="186" from="encoder_Pipeline_VITIS_LOOP_50_2" to="call_ln64" fromId="185" toId="34">
</dataflow>
<dataflow id="187" from="s_V_load" to="call_ln64" fromId="32" toId="34">
</dataflow>
<dataflow id="188" from="mul_cast" to="call_ln64" fromId="29" toId="34">
</dataflow>
<dataflow id="189" from="data_out_V_data_V" to="call_ln64" fromId="52" toId="34">
</dataflow>
<dataflow id="190" from="data_out_V_keep_V" to="call_ln64" fromId="53" toId="34">
</dataflow>
<dataflow id="191" from="data_out_V_strb_V" to="call_ln64" fromId="54" toId="34">
</dataflow>
<dataflow id="192" from="data_out_V_last_V" to="call_ln64" fromId="55" toId="34">
</dataflow>
<dataflow id="193" from="data_in_V_data_V" to="call_ln64" fromId="48" toId="34">
</dataflow>
<dataflow id="194" from="data_in_V_keep_V" to="call_ln64" fromId="49" toId="34">
</dataflow>
<dataflow id="195" from="data_in_V_strb_V" to="call_ln64" fromId="50" toId="34">
</dataflow>
<dataflow id="196" from="data_in_V_last_V" to="call_ln64" fromId="51" toId="34">
</dataflow>
<dataflow id="197" from="part_set_i_i_lcssa276_loc" to="call_ln64" fromId="8" toId="34">
</dataflow>
<dataflow id="198" from="encoder_Pipeline_VITIS_LOOP_50_2" to="call_ln64" fromId="185" toId="35">
</dataflow>
<dataflow id="199" from="s_V_load" to="call_ln64" fromId="32" toId="35">
</dataflow>
<dataflow id="200" from="mul_cast" to="call_ln64" fromId="29" toId="35">
</dataflow>
<dataflow id="201" from="data_out_V_data_V" to="call_ln64" fromId="52" toId="35">
</dataflow>
<dataflow id="202" from="data_out_V_keep_V" to="call_ln64" fromId="53" toId="35">
</dataflow>
<dataflow id="203" from="data_out_V_strb_V" to="call_ln64" fromId="54" toId="35">
</dataflow>
<dataflow id="204" from="data_out_V_last_V" to="call_ln64" fromId="55" toId="35">
</dataflow>
<dataflow id="205" from="data_in_V_data_V" to="call_ln64" fromId="48" toId="35">
</dataflow>
<dataflow id="206" from="data_in_V_keep_V" to="call_ln64" fromId="49" toId="35">
</dataflow>
<dataflow id="207" from="data_in_V_strb_V" to="call_ln64" fromId="50" toId="35">
</dataflow>
<dataflow id="208" from="data_in_V_last_V" to="call_ln64" fromId="51" toId="35">
</dataflow>
<dataflow id="209" from="part_set_i_i_lcssa276_loc" to="call_ln64" fromId="8" toId="35">
</dataflow>
<dataflow id="210" from="part_set_i_i_lcssa276_loc" to="part_set_i_i_lcssa276_loc_load" fromId="8" toId="36">
</dataflow>
<dataflow id="211" from="part_set_i_i_lcssa276_loc_load" to="store_ln64" fromId="36" toId="37">
</dataflow>
<dataflow id="212" from="s_V" to="store_ln64" fromId="56" toId="37">
</dataflow>
<dataflow id="213" from="icmp_ln50" to="StgValue_5" fromId="30" toId="5">
</dataflow>
<dataflow id="214" from="icmp_ln50" to="StgValue_7" fromId="30" toId="7">
</dataflow>
</dataflows>


</stg>
