# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../multiplexor.srcs/sources_1/imports/src/Hogpack.vhd" \
"../../../../multiplexor.srcs/sources_1/new/multiplexor.vhd" \
"../../../../multiplexor.srcs/sim_1/new/test_binariza.vhd" \

# Do not sort compile order
nosort
