
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003396                       # Number of seconds simulated
sim_ticks                                  3395501313                       # Number of ticks simulated
final_tick                               574926538989                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 381777                       # Simulator instruction rate (inst/s)
host_op_rate                                   491293                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 301750                       # Simulator tick rate (ticks/s)
host_mem_usage                               16917308                       # Number of bytes of host memory used
host_seconds                                 11252.68                       # Real time elapsed on the host
sim_insts                                  4296020095                       # Number of instructions simulated
sim_ops                                    5528363869                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       327296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       232704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       182272                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       308608                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1072000                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21120                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       338432                       # Number of bytes written to this memory
system.physmem.bytes_written::total            338432                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2557                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1818                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1424                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2411                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  8375                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2644                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2644                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1620968                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     96391069                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1470181                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     68533032                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1545574                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     53680439                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1583271                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     90887316                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               315711850                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1620968                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1470181                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1545574                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1583271                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6219995                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          99670702                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               99670702                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          99670702                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1620968                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     96391069                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1470181                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     68533032                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1545574                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     53680439                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1583271                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     90887316                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              415382552                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8142690                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2854787                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2488590                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189187                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1435698                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1383814                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          199717                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5641                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3499014                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15854627                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2854787                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1583531                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3357291                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         876050                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        374788                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1720336                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90948                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7916815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.307477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.288178                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4559524     57.59%     57.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          600849      7.59%     65.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          294125      3.72%     68.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          221984      2.80%     71.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          180490      2.28%     73.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          161082      2.03%     76.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54492      0.69%     76.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195656      2.47%     79.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1648613     20.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7916815                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.350595                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.947099                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3622445                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       351137                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3244074                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16279                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        682879                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313100                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2856                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17720551                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4484                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        682879                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3774184                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         165935                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        41154                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3107234                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       145422                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17161043                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70897                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        62016                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22727421                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78133687                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78133687                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903418                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7823967                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2150                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1151                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           369271                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2626141                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       594971                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7619                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       180819                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16139533                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2153                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13770188                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18167                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4656860                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12638033                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          114                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7916815                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.739360                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.857595                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2852426     36.03%     36.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1684465     21.28%     57.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       846826     10.70%     68.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       997361     12.60%     80.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       746043      9.42%     90.03% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       476317      6.02%     96.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       206277      2.61%     98.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60231      0.76%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46869      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7916815                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58526     73.08%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12440     15.53%     88.61% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9122     11.39%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10804496     78.46%     78.46% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109417      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2360530     17.14%     96.41% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       494749      3.59%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13770188                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.691110                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80088                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005816                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35555446                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20798648                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13287486                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13850276                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22595                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       738065                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           82                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          108                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155211                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        682879                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          98742                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7750                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16141687                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62881                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2626141                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       594971                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1136                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4062                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           56                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          108                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95824                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111166                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       206990                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13468396                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2258358                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       301792                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2739880                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017211                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            481522                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.654047                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13313015                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13287486                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7995746                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19694291                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.631830                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405993                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000007                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370190                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4771644                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2039                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187415                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7233936                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.571785                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.288617                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3398131     46.97%     46.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1532522     21.19%     68.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       837882     11.58%     79.74% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305621      4.22%     83.97% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       261737      3.62%     87.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       116249      1.61%     89.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       280124      3.87%     93.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77256      1.07%     94.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       424414      5.87%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7233936                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000007                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370190                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327833                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888073                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779016                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928962                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       424414                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22951252                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32967402                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4310                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 225875                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000007                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370190                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.814268                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.814268                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.228096                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.228096                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62364446                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17440520                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18283669                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2038                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8142690                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3022425                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2462557                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       200753                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1245430                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1172771                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          322069                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8815                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3109127                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16502301                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3022425                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1494840                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3456428                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1080280                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        503747                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1525564                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        86910                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7945957                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.572029                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.369791                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4489529     56.50%     56.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          240673      3.03%     59.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          251706      3.17%     62.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          397200      5.00%     67.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          186875      2.35%     70.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          265673      3.34%     73.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          178435      2.25%     75.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          131853      1.66%     77.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1804013     22.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7945957                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.371183                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.026640                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3274809                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       460995                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3306804                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        27658                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        875687                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       512703                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          987                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19708136                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         3761                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        875687                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3440494                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         101738                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       147276                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3166871                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       213887                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18996048                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        123205                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        63394                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26606407                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     88548252                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     88548252                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16206394                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10399986                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3262                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1664                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           565790                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1767422                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       910559                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         9607                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       311251                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17797309                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3281                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14126992                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25045                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6144296                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     18963902                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           30                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7945957                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.777884                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.928981                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2781508     35.01%     35.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1711712     21.54%     56.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1124462     14.15%     70.70% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       753048      9.48%     80.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       691098      8.70%     88.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       384862      4.84%     93.72% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       349004      4.39%     98.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        77618      0.98%     99.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        72645      0.91%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7945957                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         106079     77.84%     77.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     77.84% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15208     11.16%     89.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        14993     11.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11791726     83.47%     83.47% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       187792      1.33%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1593      0.01%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1400683      9.91%     94.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       745198      5.27%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14126992                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.734929                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             136280                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009647                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     36361263                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23945007                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13722231                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14263272                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        20373                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       707103                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           77                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          124                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       239499                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        875687                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          62017                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12609                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17800591                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        45116                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1767422                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       910559                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1662                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10560                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          124                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       120454                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       113065                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       233519                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13870074                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1305932                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       256915                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2024717                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1971358                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            718785                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.703377                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13732614                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13722231                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9006607                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         25608066                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.685221                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351710                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9443163                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11625978                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6174622                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3251                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       202574                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7070270                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.644347                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.171640                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2731734     38.64%     38.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1990344     28.15%     66.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       791554     11.20%     77.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       397108      5.62%     83.60% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       365510      5.17%     88.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       166366      2.35%     91.12% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       180743      2.56%     93.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        92414      1.31%     94.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       354497      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7070270                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9443163                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11625978                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1731379                       # Number of memory references committed
system.switch_cpus1.commit.loads              1060319                       # Number of loads committed
system.switch_cpus1.commit.membars               1619                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1678520                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10473262                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       239584                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       354497                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24516204                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           36477899                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3995                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 196733                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9443163                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11625978                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9443163                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.862284                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.862284                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.159710                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.159710                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        62269446                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19032852                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18145899                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3238                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8142690                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2985783                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2431978                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       202710                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1211985                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1161426                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          314663                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8975                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3127811                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16287827                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2985783                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1476089                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3608784                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1040580                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        496887                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1532674                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        82853                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8069508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.496390                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.321509                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4460724     55.28%     55.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          374524      4.64%     59.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          371898      4.61%     64.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          462197      5.73%     70.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          142276      1.76%     72.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          182262      2.26%     74.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          152790      1.89%     76.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          140118      1.74%     77.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1782719     22.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8069508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.366683                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.000301                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3280786                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       471191                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3449179                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        32637                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        835714                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       505654                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          329                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19416677                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1976                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        835714                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3430038                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          51244                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       248172                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3330438                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       173893                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      18747161                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        106803                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        47541                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26333366                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     87335701                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     87335701                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16323557                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10009788                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3473                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1849                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           481646                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1733940                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       897684                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8304                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       279312                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17616744                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3484                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14183330                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29631                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5883255                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     17750830                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          172                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8069508                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.757645                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.909420                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2902175     35.96%     35.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1666007     20.65%     56.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1111447     13.77%     70.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       774311      9.60%     79.98% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       770567      9.55%     89.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       369271      4.58%     94.10% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       353046      4.38%     98.48% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        56875      0.70%     99.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        65809      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8069508                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          90061     75.62%     75.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15143     12.72%     88.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        13891     11.66%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11855268     83.59%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       177320      1.25%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1620      0.01%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1402519      9.89%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       746603      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14183330                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.741848                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             119095                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008397                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     36584893                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23503596                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13786051                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14302425                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        17364                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       668561                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           19                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          115                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       221217                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        835714                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          29498                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4390                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17620228                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        38155                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1733940                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       897684                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1833                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3503                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          115                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       122376                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       114751                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       237127                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13937387                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1309751                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       245942                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2031011                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1990690                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            721260                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.711644                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13802217                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13786051                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8948765                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25257513                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.693059                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354301                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9494739                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11704128                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      5916144                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3312                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       204151                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7233794                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.617979                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.158912                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2882704     39.85%     39.85% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1960395     27.10%     66.95% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       797571     11.03%     77.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       432853      5.98%     83.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       379558      5.25%     89.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       154886      2.14%     91.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       173672      2.40%     93.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       101902      1.41%     95.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       350253      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7233794                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9494739                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11704128                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1741840                       # Number of memory references committed
system.switch_cpus2.commit.loads              1065373                       # Number of loads committed
system.switch_cpus2.commit.membars               1646                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1698299                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10536255                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       241940                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       350253                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24503644                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           36077048                       # The number of ROB writes
system.switch_cpus2.timesIdled                   2230                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  73182                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9494739                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11704128                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9494739                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.857600                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.857600                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.166045                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.166045                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        62557767                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19165301                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       17935341                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3306                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus3.numCycles                 8142690                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2896776                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2357402                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       194925                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1199564                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1119949                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          305798                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8681                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2891036                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              15994812                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2896776                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1425747                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3520168                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1045746                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        657036                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1415783                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        82896                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7915435                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.500241                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.302978                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4395267     55.53%     55.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          309716      3.91%     59.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          249159      3.15%     62.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          604571      7.64%     70.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          160237      2.02%     72.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          218202      2.76%     75.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          150683      1.90%     76.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           88107      1.11%     78.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1739493     21.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7915435                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.355752                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.964315                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3018383                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       644277                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3384050                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        21796                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        846923                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       494121                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          279                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19155857                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1428                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        846923                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3239960                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         108315                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       216447                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3179744                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       324041                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18472415                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          376                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        130514                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       104706                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           33                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     25840151                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     86236402                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     86236402                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15847215                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         9992936                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3977                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2427                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           906101                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1736311                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       898917                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        17526                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       307518                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17444110                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3979                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13841075                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28576                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6008255                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18477331                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          820                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7915435                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.748618                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.893721                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2806805     35.46%     35.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1681743     21.25%     56.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1094852     13.83%     70.54% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       813203     10.27%     80.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       706750      8.93%     89.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       367006      4.64%     94.38% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       315105      3.98%     98.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        62409      0.79%     99.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        67562      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7915435                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          81649     69.69%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.69% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         17843     15.23%     84.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        17672     15.08%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11505924     83.13%     83.13% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       193067      1.39%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1544      0.01%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1382698      9.99%     94.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       757842      5.48%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13841075                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.699816                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             117166                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008465                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35743327                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23456533                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13484463                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13958241                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        53497                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       686983                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          369                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          193                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       226210                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           10                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        846923                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          60088                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         7889                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17448090                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        38290                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1736311                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       898917                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2404                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6310                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          193                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       117510                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       111241                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       228751                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13619944                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1294455                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       221131                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2033099                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1919490                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            738644                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.672659                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13493963                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13484463                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8767287                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         24903419                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.656021                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.352052                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9285664                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11412628                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6035523                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3159                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       198141                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7068512                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.614573                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.140919                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2784489     39.39%     39.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1939798     27.44%     66.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       782834     11.07%     77.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       451071      6.38%     84.29% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       358872      5.08%     89.37% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       150275      2.13%     91.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       177547      2.51%     94.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        87204      1.23%     95.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       336422      4.76%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7068512                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9285664                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11412628                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1722035                       # Number of memory references committed
system.switch_cpus3.commit.loads              1049328                       # Number of loads committed
system.switch_cpus3.commit.membars               1570                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1636921                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10286402                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       232655                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       336422                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24180085                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           35743827                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3861                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 227255                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9285664                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11412628                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9285664                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.876910                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.876910                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.140368                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.140368                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61272529                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18627270                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17665811                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3154                       # number of misc regfile writes
system.l2.replacements                           8386                       # number of replacements
system.l2.tagsinuse                       4092.478491                       # Cycle average of tags in use
system.l2.total_refs                           115835                       # Total number of references to valid blocks.
system.l2.sampled_refs                          12479                       # Sample count of references to valid blocks.
system.l2.avg_refs                           9.282394                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            45.693976                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.642698                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    762.674869                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     13.950267                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    563.255274                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     14.718718                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    454.730109                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     14.342988                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    756.716752                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            384.422251                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            344.959369                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            309.810290                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            413.560930                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.011156                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.003331                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.186200                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.003406                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.137513                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.003593                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.111018                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.003502                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.184745                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.093853                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.084219                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.075637                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.100967                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999140                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         2859                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2373                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2192                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2797                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   10229                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             4013                       # number of Writeback hits
system.l2.Writeback_hits::total                  4013                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           38                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   162                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         2883                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2425                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2230                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2845                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10391                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         2883                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2425                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2230                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2845                       # number of overall hits
system.l2.overall_hits::total                   10391                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2557                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           39                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         1818                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1424                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           42                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         2411                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  8375                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2557                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           39                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1818                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1424                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           42                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2411                       # number of demand (read+write) misses
system.l2.demand_misses::total                   8375                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2557                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           39                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1818                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1424                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           42                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2411                       # number of overall misses
system.l2.overall_misses::total                  8375                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2191134                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    154223542                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2099325                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    114624892                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2502558                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     88759819                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2441584                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    148062906                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       514905760                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2191134                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    154223542                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2099325                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    114624892                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2502558                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     88759819                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2441584                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    148062906                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        514905760                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2191134                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    154223542                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2099325                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    114624892                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2502558                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     88759819                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2441584                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    148062906                       # number of overall miss cycles
system.l2.overall_miss_latency::total       514905760                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           47                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5416                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         4191                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           42                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3616                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           43                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5208                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               18604                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         4013                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              4013                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           38                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               162                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5440                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         4243                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           42                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3654                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           43                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5256                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                18766                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5440                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         4243                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           42                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3654                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           43                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5256                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               18766                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.914894                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.472120                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.951220                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.433787                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.976190                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.393805                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.462942                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.450172                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.914894                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.470037                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.951220                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.428470                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.976190                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.389710                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.458714                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.446286                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.914894                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.470037                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.951220                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.428470                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.976190                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.389710                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.976744                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.458714                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.446286                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 50956.604651                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 60314.251858                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 53828.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 63049.995600                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst        61038                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 62331.333567                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 58132.952381                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 61411.408544                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 61481.284776                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 50956.604651                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 60314.251858                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 53828.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 63049.995600                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst        61038                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 62331.333567                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 58132.952381                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 61411.408544                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61481.284776                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 50956.604651                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 60314.251858                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 53828.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 63049.995600                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst        61038                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 62331.333567                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 58132.952381                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 61411.408544                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61481.284776                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2644                       # number of writebacks
system.l2.writebacks::total                      2644                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2557                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         1818                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1424                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           42                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         2411                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             8375                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2557                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         1818                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1424                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           42                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         2411                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              8375                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2557                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         1818                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1424                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           42                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         2411                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             8375                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1947741                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    139432593                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1878384                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    104126918                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2267065                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     80551604                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2201549                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    134080514                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    466486368                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1947741                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    139432593                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1878384                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    104126918                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2267065                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     80551604                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2201549                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    134080514                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    466486368                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1947741                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    139432593                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1878384                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    104126918                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2267065                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     80551604                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2201549                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    134080514                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    466486368                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.914894                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.472120                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.951220                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.433787                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.976190                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.393805                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.462942                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.450172                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.914894                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.470037                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.951220                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.428470                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.976190                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.389710                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.458714                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.446286                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.914894                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.470037                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.951220                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.428470                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.976190                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.389710                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.976744                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.458714                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.446286                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 45296.302326                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 54529.758702                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 48163.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 57275.532453                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 55294.268293                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 56567.137640                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 52417.833333                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 55611.992534                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55699.864836                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 45296.302326                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 54529.758702                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 48163.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 57275.532453                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 55294.268293                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 56567.137640                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 52417.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 55611.992534                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55699.864836                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 45296.302326                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 54529.758702                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 48163.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 57275.532453                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 55294.268293                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 56567.137640                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 52417.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 55611.992534                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55699.864836                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     4                       # number of replacements
system.cpu0.icache.tagsinuse               557.548110                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001752798                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   565                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1773013.801770                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.371385                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.176725                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067903                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825604                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.893507                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1720277                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1720277                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1720277                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1720277                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1720277                       # number of overall hits
system.cpu0.icache.overall_hits::total        1720277                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           59                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           59                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           59                       # number of overall misses
system.cpu0.icache.overall_misses::total           59                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3444571                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3444571                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3444571                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3444571                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3444571                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3444571                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1720336                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1720336                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1720336                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1720336                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1720336                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1720336                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000034                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 58382.559322                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 58382.559322                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 58382.559322                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 58382.559322                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 58382.559322                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 58382.559322                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           47                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           47                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2737808                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2737808                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2737808                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2737808                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2737808                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2737808                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 58251.234043                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 58251.234043                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 58251.234043                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 58251.234043                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 58251.234043                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 58251.234043                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5440                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223249791                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5696                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39194.134656                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   201.238692                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    54.761308                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.786089                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.213911                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055341                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055341                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1116                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1116                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1019                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1019                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2492925                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2492925                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2492925                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2492925                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        18790                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18790                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        18862                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         18862                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        18862                       # number of overall misses
system.cpu0.dcache.overall_misses::total        18862                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    995225183                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    995225183                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2786954                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2786954                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    998012137                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    998012137                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    998012137                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    998012137                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2074131                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2074131                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1116                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1019                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1019                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2511787                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2511787                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2511787                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2511787                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009059                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009059                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007509                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007509                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007509                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007509                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 52965.682970                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 52965.682970                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 38707.694444                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38707.694444                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 52911.257396                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 52911.257396                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 52911.257396                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 52911.257396                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          640                       # number of writebacks
system.cpu0.dcache.writebacks::total              640                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        13374                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13374                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        13422                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        13422                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        13422                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        13422                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5416                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5416                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5440                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5440                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5440                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5440                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    185734173                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    185734173                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       671090                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       671090                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    186405263                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    186405263                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    186405263                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    186405263                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002611                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002611                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002166                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002166                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002166                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002166                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 34293.606536                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 34293.606536                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 27962.083333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27962.083333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 34265.673346                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 34265.673346                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 34265.673346                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 34265.673346                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               500.852841                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086301534                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   503                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2159645.196819                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.852841                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.062264                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.802649                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1525508                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1525508                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1525508                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1525508                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1525508                       # number of overall hits
system.cpu1.icache.overall_hits::total        1525508                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           56                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           56                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           56                       # number of overall misses
system.cpu1.icache.overall_misses::total           56                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3229345                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3229345                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3229345                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3229345                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3229345                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3229345                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1525564                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1525564                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1525564                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1525564                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1525564                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1525564                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000037                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 57666.875000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 57666.875000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 57666.875000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 57666.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 57666.875000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 57666.875000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2472794                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2472794                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2472794                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2472794                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2472794                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2472794                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 60312.048780                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 60312.048780                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 60312.048780                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 60312.048780                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 60312.048780                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 60312.048780                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4243                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166146933                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4499                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              36929.747277                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.190701                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.809299                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.871839                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.128161                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1021490                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1021490                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       667626                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        667626                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1620                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1620                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1619                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1619                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1689116                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1689116                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1689116                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1689116                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10765                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10765                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          168                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          168                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10933                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10933                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10933                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10933                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    529037309                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    529037309                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5727644                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5727644                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    534764953                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    534764953                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    534764953                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    534764953                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1032255                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1032255                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       667794                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       667794                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1620                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1619                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1619                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1700049                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1700049                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1700049                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1700049                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010429                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010429                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000252                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000252                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006431                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006431                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006431                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006431                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 49144.199628                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 49144.199628                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 34093.119048                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 34093.119048                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 48912.919876                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 48912.919876                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 48912.919876                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 48912.919876                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          883                       # number of writebacks
system.cpu1.dcache.writebacks::total              883                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6574                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6574                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          116                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          116                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6690                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6690                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6690                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6690                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4191                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4191                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4243                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4243                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4243                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4243                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    141156300                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    141156300                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1261227                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1261227                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    142417527                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    142417527                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    142417527                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    142417527                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004060                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004060                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000078                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002496                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002496                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002496                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002496                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 33680.816034                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 33680.816034                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 24254.365385                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 24254.365385                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 33565.290361                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 33565.290361                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 33565.290361                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 33565.290361                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               507.098286                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089493929                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   510                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2136262.605882                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    39.098286                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.062658                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.812658                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1532620                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1532620                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1532620                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1532620                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1532620                       # number of overall hits
system.cpu2.icache.overall_hits::total        1532620                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           54                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           54                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           54                       # number of overall misses
system.cpu2.icache.overall_misses::total           54                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3506889                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3506889                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3506889                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3506889                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3506889                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3506889                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1532674                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1532674                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1532674                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1532674                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1532674                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1532674                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 64942.388889                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 64942.388889                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 64942.388889                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 64942.388889                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 64942.388889                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 64942.388889                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           42                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           42                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           42                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           42                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           42                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2830769                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2830769                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2830769                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2830769                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2830769                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2830769                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 67399.261905                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 67399.261905                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 67399.261905                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 67399.261905                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 67399.261905                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 67399.261905                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3654                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161221265                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3910                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              41233.060102                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   220.767132                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    35.232868                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.862372                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.137628                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1026644                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1026644                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       672901                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        672901                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1770                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1770                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1653                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1653                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1699545                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1699545                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1699545                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1699545                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7421                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7421                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          150                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          150                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7571                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7571                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7571                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7571                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    320610250                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    320610250                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5897872                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5897872                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    326508122                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    326508122                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    326508122                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    326508122                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1034065                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1034065                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       673051                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       673051                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1770                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1770                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1653                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1653                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1707116                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1707116                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1707116                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1707116                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007177                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007177                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000223                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000223                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004435                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004435                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004435                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004435                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 43203.106050                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 43203.106050                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 39319.146667                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 39319.146667                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 43126.155330                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 43126.155330                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 43126.155330                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 43126.155330                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          793                       # number of writebacks
system.cpu2.dcache.writebacks::total              793                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3805                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3805                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          112                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          112                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3917                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3917                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3917                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3917                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3616                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3616                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           38                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           38                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3654                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3654                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3654                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3654                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    115868408                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    115868408                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1119762                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1119762                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    116988170                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    116988170                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    116988170                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    116988170                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003497                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003497                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002140                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002140                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002140                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002140                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 32043.254425                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 32043.254425                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 29467.421053                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 29467.421053                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 32016.466886                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 32016.466886                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 32016.466886                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 32016.466886                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               513.462261                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086501647                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2101550.574468                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    39.462261                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.063241                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.822856                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1415731                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1415731                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1415731                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1415731                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1415731                       # number of overall hits
system.cpu3.icache.overall_hits::total        1415731                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           52                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           52                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           52                       # number of overall misses
system.cpu3.icache.overall_misses::total           52                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3182492                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3182492                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3182492                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3182492                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3182492                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3182492                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1415783                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1415783                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1415783                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1415783                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1415783                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1415783                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000037                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000037                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000037                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000037                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 61201.769231                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 61201.769231                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 61201.769231                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 61201.769231                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 61201.769231                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 61201.769231                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            9                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            9                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2701954                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2701954                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2701954                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2701954                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2701954                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2701954                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 62836.139535                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 62836.139535                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 62836.139535                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 62836.139535                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 62836.139535                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 62836.139535                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5256                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170681554                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5512                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              30965.448839                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.365944                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.634056                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.880336                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.119664                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       981651                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         981651                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       669063                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        669063                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1773                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1773                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1577                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1577                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1650714                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1650714                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1650714                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1650714                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13598                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13598                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          333                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          333                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13931                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13931                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13931                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13931                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    696533616                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    696533616                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     17167283                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     17167283                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    713700899                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    713700899                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    713700899                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    713700899                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       995249                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       995249                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       669396                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       669396                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1577                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1577                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1664645                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1664645                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1664645                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1664645                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013663                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013663                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000497                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000497                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008369                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008369                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008369                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008369                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 51223.239888                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 51223.239888                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 51553.402402                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 51553.402402                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 51231.131936                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 51231.131936                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 51231.131936                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 51231.131936                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets        37343                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets        37343                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1697                       # number of writebacks
system.cpu3.dcache.writebacks::total             1697                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8390                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8390                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          285                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          285                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8675                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8675                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8675                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8675                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5208                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5208                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           48                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5256                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5256                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5256                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5256                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    180192677                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    180192677                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1176480                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1176480                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    181369157                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    181369157                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    181369157                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    181369157                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005233                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005233                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003157                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003157                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003157                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003157                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 34599.208333                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 34599.208333                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data        24510                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total        24510                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 34507.069444                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 34507.069444                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 34507.069444                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 34507.069444                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
