TimeQuest Timing Analyzer report for qsys_Nios_II_colorbar
Wed Apr 24 10:11:46 2019
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 19. Slow 1200mV 85C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 20. Slow 1200mV 85C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 22. Slow 1200mV 85C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 23. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 24. Slow 1200mV 85C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Output Enable Times
 34. Minimum Output Enable Times
 35. Output Disable Times
 36. Minimum Output Disable Times
 37. MTBF Summary
 38. Synchronizer Summary
 39. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 44. Slow 1200mV 0C Model Fmax Summary
 45. Slow 1200mV 0C Model Setup Summary
 46. Slow 1200mV 0C Model Hold Summary
 47. Slow 1200mV 0C Model Recovery Summary
 48. Slow 1200mV 0C Model Removal Summary
 49. Slow 1200mV 0C Model Minimum Pulse Width Summary
 50. Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 52. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 53. Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 54. Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 55. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 56. Slow 1200mV 0C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 57. Slow 1200mV 0C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 58. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 59. Slow 1200mV 0C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 60. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 61. Slow 1200mV 0C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 63. Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 64. Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
 65. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 66. Setup Times
 67. Hold Times
 68. Clock to Output Times
 69. Minimum Clock to Output Times
 70. Output Enable Times
 71. Minimum Output Enable Times
 72. Output Disable Times
 73. Minimum Output Disable Times
 74. MTBF Summary
 75. Synchronizer Summary
 76. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 77. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 78. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 79. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 80. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 81. Fast 1200mV 0C Model Setup Summary
 82. Fast 1200mV 0C Model Hold Summary
 83. Fast 1200mV 0C Model Recovery Summary
 84. Fast 1200mV 0C Model Removal Summary
 85. Fast 1200mV 0C Model Minimum Pulse Width Summary
 86. Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 87. Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 88. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 89. Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 90. Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 91. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 92. Fast 1200mV 0C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 93. Fast 1200mV 0C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 94. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 95. Fast 1200mV 0C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
 96. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
 97. Fast 1200mV 0C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 98. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'
 99. Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'
100. Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'
101. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
102. Setup Times
103. Hold Times
104. Clock to Output Times
105. Minimum Clock to Output Times
106. Output Enable Times
107. Minimum Output Enable Times
108. Output Disable Times
109. Minimum Output Disable Times
110. MTBF Summary
111. Synchronizer Summary
112. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
113. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
114. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
115. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
116. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
117. Multicorner Timing Analysis Summary
118. Setup Times
119. Hold Times
120. Clock to Output Times
121. Minimum Clock to Output Times
122. Board Trace Model Assignments
123. Input Transition Times
124. Signal Integrity Metrics (Slow 1200mv 0c Model)
125. Signal Integrity Metrics (Slow 1200mv 85c Model)
126. Signal Integrity Metrics (Fast 1200mv 0c Model)
127. Setup Transfers
128. Hold Transfers
129. Recovery Transfers
130. Removal Transfers
131. Report TCCS
132. Report RSKM
133. Unconstrained Paths
134. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                        ;
+--------------------+-----------------------------------------------------+
; Quartus II Version ; Version 13.1.0 Build 162 10/23/2013 SJ Full Version ;
; Revision Name      ; qsys_Nios_II_colorbar                               ;
; Device Family      ; Cyclone IV E                                        ;
; Device Name        ; EP4CE10F17C8                                        ;
; Timing Models      ; Final                                               ;
; Delay Model        ; Combined                                            ;
; Rise/Fall Delays   ; Enabled                                             ;
+--------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                         ;
+-------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                     ; Status ; Read at                  ;
+-------------------------------------------------------------------+--------+--------------------------+
; qsys_Nios_II_colorbar.out.sdc                                     ; OK     ; Wed Apr 24 10:11:41 2019 ;
; ../qsys/hardware/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Wed Apr 24 10:11:41 2019 ;
; ../qsys/hardware/synthesis/submodules/qsys_nios2_qsys.sdc         ; OK     ; Wed Apr 24 10:11:41 2019 ;
+-------------------------------------------------------------------+--------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+
; altera_reserved_tck                               ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { altera_reserved_tck }                               ;
; sys_clk                                           ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                                     ; { sys_clk }                                           ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 10.000  ; 100.0 MHz ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; sys_clk ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[0] } ;
; u_pll|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000  ; 100.0 MHz ; -2.083 ; 2.917  ; 50.00      ; 1         ; 2           ; -75.0 ;        ;           ;            ; false    ; sys_clk ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[1] } ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; sys_clk ; u_pll|altpll_component|auto_generated|pll1|inclk[0] ; { u_pll|altpll_component|auto_generated|pll1|clk[2] } ;
+---------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+-----------------------------------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                     ;
+-----------+-----------------+---------------------------------------------------+------+
; Fmax      ; Restricted Fmax ; Clock Name                                        ; Note ;
+-----------+-----------------+---------------------------------------------------+------+
; 60.18 MHz ; 60.18 MHz       ; altera_reserved_tck                               ;      ;
; 97.29 MHz ; 97.29 MHz       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 99.75 MHz ; 99.75 MHz       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
+-----------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                        ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.279 ; -5.052        ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.230  ; 0.000         ;
; altera_reserved_tck                               ; 41.691 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.194 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.330 ; 0.000         ;
; altera_reserved_tck                               ; 0.452 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                     ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.447  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.549  ; 0.000         ;
; altera_reserved_tck                               ; 46.808 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.425 ; 0.000         ;
; altera_reserved_tck                               ; 1.654 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.948 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.579  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 9.605  ; 0.000         ;
; sys_clk                                           ; 9.934  ; 0.000         ;
; altera_reserved_tck                               ; 49.589 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                    ;
+--------+----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                      ; To Node                                                                                                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; -0.279 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[3]                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 10.189     ;
; -0.279 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[0]                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 10.189     ;
; -0.279 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2]                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 10.189     ;
; -0.279 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1]                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 10.189     ;
; -0.159 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[10]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 10.094     ;
; -0.159 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[7]                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 10.094     ;
; -0.159 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[6]                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 10.094     ;
; -0.159 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[5]                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 10.094     ;
; -0.159 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[4]                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 10.094     ;
; -0.159 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[3]                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 10.094     ;
; -0.159 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[2]                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 10.094     ;
; -0.159 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[14]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 10.094     ;
; -0.159 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[13]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 10.094     ;
; -0.159 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[22]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 10.094     ;
; -0.135 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[3]                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 10.048     ;
; -0.135 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[0]                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 10.048     ;
; -0.135 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2]                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 10.048     ;
; -0.135 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1]                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 10.048     ;
; -0.119 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[1]                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 10.055     ;
; -0.119 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[0]                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 10.051     ;
; -0.119 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[12]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 10.051     ;
; -0.119 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[15]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 10.055     ;
; -0.119 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[8]                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 10.055     ;
; -0.119 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[21]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 10.055     ;
; -0.119 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[20]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 10.055     ;
; -0.119 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[18]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 10.055     ;
; -0.119 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[17]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 10.055     ;
; -0.119 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[31]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 10.055     ;
; -0.119 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[30]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 10.055     ;
; -0.119 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[24]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.065     ; 10.055     ;
; -0.105 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[3]                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 10.015     ;
; -0.105 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[0]                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 10.015     ;
; -0.105 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2]                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 10.015     ;
; -0.105 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1]                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 10.015     ;
; -0.095 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[11]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 10.039     ;
; -0.095 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[9]                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 10.039     ;
; -0.095 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[23]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 10.039     ;
; -0.095 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[16]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 10.039     ;
; -0.095 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[29]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 10.039     ;
; -0.095 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[28]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 10.039     ;
; -0.095 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[27]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 10.039     ;
; -0.095 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[26]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 10.039     ;
; -0.095 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[25]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 10.039     ;
; -0.063 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[19]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 9.996      ;
; -0.051 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[3]                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.964      ;
; -0.051 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[0]                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.964      ;
; -0.051 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2]                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.964      ;
; -0.051 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1]                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.964      ;
; -0.047 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[11] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[3]                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 9.961      ;
; -0.047 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[11] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[0]                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 9.961      ;
; -0.047 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[11] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2]                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 9.961      ;
; -0.047 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[11] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1]                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.087     ; 9.961      ;
; -0.015 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[10]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 9.953      ;
; -0.015 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[7]                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 9.953      ;
; -0.015 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[6]                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 9.953      ;
; -0.015 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[5]                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 9.953      ;
; -0.015 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[4]                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 9.953      ;
; -0.015 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[3]                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 9.953      ;
; -0.015 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[2]                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 9.953      ;
; -0.015 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[14]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 9.953      ;
; -0.015 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[13]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 9.953      ;
; -0.015 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[22]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.063     ; 9.953      ;
; 0.015  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[10]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 9.920      ;
; 0.015  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[7]                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 9.920      ;
; 0.015  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[6]                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 9.920      ;
; 0.015  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[5]                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 9.920      ;
; 0.015  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[4]                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 9.920      ;
; 0.015  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[3]                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 9.920      ;
; 0.015  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[2]                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 9.920      ;
; 0.015  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[14]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 9.920      ;
; 0.015  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[13]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 9.920      ;
; 0.015  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[22]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 9.920      ;
; 0.017  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[15] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[3]                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 9.893      ;
; 0.017  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[15] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[0]                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 9.893      ;
; 0.017  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[15] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2]                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 9.893      ;
; 0.017  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[15] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1]                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 9.893      ;
; 0.025  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[1]                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 9.914      ;
; 0.025  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[0]                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 9.910      ;
; 0.025  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[12]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.066     ; 9.910      ;
; 0.025  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[15]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 9.914      ;
; 0.025  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[8]                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 9.914      ;
; 0.025  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[21]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 9.914      ;
; 0.025  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[20]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 9.914      ;
; 0.025  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[18]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 9.914      ;
; 0.025  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[17]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 9.914      ;
; 0.025  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[31]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 9.914      ;
; 0.025  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[30]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 9.914      ;
; 0.025  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[24]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 9.914      ;
; 0.037  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[6]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[3]                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.876      ;
; 0.037  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[6]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[0]                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.876      ;
; 0.037  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[6]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2]                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.876      ;
; 0.037  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[6]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1]                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.088     ; 9.876      ;
; 0.038  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 9.894      ;
; 0.038  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 9.894      ;
; 0.038  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[0]                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 9.894      ;
; 0.047  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 9.868      ;
; 0.047  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_byteen_reg[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 9.868      ;
; 0.047  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[1]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.086     ; 9.868      ;
; 0.049  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[11]                                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 9.898      ;
; 0.049  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[9]                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 9.898      ;
+--------+----------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.230 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.878     ;
; 1.230 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.878     ;
; 1.230 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.878     ;
; 1.230 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.878     ;
; 1.230 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.878     ;
; 1.230 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.878     ;
; 1.230 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.878     ;
; 1.303 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.805     ;
; 1.303 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.805     ;
; 1.303 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.805     ;
; 1.303 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.805     ;
; 1.303 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.805     ;
; 1.303 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.805     ;
; 1.303 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.805     ;
; 1.353 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.755     ;
; 1.353 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.755     ;
; 1.353 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.755     ;
; 1.353 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.755     ;
; 1.353 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.755     ;
; 1.353 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.755     ;
; 1.353 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.755     ;
; 1.382 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.726     ;
; 1.382 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.726     ;
; 1.382 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.726     ;
; 1.382 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.726     ;
; 1.382 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.726     ;
; 1.382 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.726     ;
; 1.382 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.726     ;
; 1.464 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.199      ; 12.783     ;
; 1.495 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.613     ;
; 1.495 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.613     ;
; 1.495 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.613     ;
; 1.495 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.613     ;
; 1.495 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.613     ;
; 1.495 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.613     ;
; 1.495 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.613     ;
; 1.510 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.879      ; 12.370     ;
; 1.515 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.879      ; 12.365     ;
; 1.516 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.879      ; 12.364     ;
; 1.517 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.879      ; 12.363     ;
; 1.524 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.584     ;
; 1.524 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.584     ;
; 1.524 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.584     ;
; 1.524 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.584     ;
; 1.524 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.584     ;
; 1.524 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.584     ;
; 1.524 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.584     ;
; 1.528 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[2]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.580     ;
; 1.528 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[2]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.580     ;
; 1.528 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[2]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.580     ;
; 1.528 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[2]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.580     ;
; 1.528 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[2]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.580     ;
; 1.528 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[2]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.580     ;
; 1.528 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[2]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.580     ;
; 1.537 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.199      ; 12.710     ;
; 1.577 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.531     ;
; 1.577 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.531     ;
; 1.577 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.531     ;
; 1.577 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.531     ;
; 1.577 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.531     ;
; 1.577 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.531     ;
; 1.577 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.531     ;
; 1.583 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.879      ; 12.297     ;
; 1.587 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.199      ; 12.660     ;
; 1.588 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.879      ; 12.292     ;
; 1.589 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.879      ; 12.291     ;
; 1.590 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.879      ; 12.290     ;
; 1.597 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.511     ;
; 1.597 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.511     ;
; 1.597 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.511     ;
; 1.597 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.511     ;
; 1.597 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.511     ;
; 1.597 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.511     ;
; 1.597 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.511     ;
; 1.616 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.199      ; 12.631     ;
; 1.626 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[1]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.482     ;
; 1.626 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[1]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.482     ;
; 1.626 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[1]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.482     ;
; 1.626 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[1]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.482     ;
; 1.626 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[1]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.482     ;
; 1.626 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[1]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.482     ;
; 1.626 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[1]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.482     ;
; 1.627 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.881      ; 12.255     ;
; 1.628 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.881      ; 12.254     ;
; 1.630 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.881      ; 12.252     ;
; 1.633 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.879      ; 12.247     ;
; 1.638 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.879      ; 12.242     ;
; 1.639 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.879      ; 12.241     ;
; 1.640 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.879      ; 12.240     ;
; 1.645 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.463     ;
; 1.645 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.463     ;
; 1.645 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.463     ;
; 1.645 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.463     ;
; 1.645 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.463     ;
; 1.645 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.463     ;
; 1.645 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.463     ;
; 1.645 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.463     ;
; 1.645 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.192      ; 12.463     ;
; 1.662 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.879      ; 12.218     ;
; 1.667 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.879      ; 12.213     ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 41.691 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.089      ; 8.399      ;
; 42.130 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.060      ; 7.931      ;
; 42.179 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.071      ; 7.893      ;
; 42.271 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.060      ; 7.790      ;
; 42.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.061      ; 7.419      ;
; 42.663 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.044      ; 7.382      ;
; 42.688 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.060      ; 7.373      ;
; 42.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.060      ; 7.305      ;
; 42.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.061      ; 7.256      ;
; 42.844 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.060      ; 7.217      ;
; 42.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.045      ; 7.157      ;
; 42.996 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.061      ; 7.066      ;
; 43.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][8]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.060      ; 6.856      ;
; 43.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.060      ; 6.843      ;
; 43.221 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.095      ; 6.875      ;
; 43.295 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.061      ; 6.767      ;
; 43.314 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.060      ; 6.747      ;
; 43.682 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][9]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.060      ; 6.379      ;
; 44.468 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.057      ; 5.590      ;
; 44.811 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.058      ; 5.248      ;
; 45.400 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.064      ; 4.665      ;
; 45.972 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.057      ; 4.086      ;
; 46.226 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.057      ; 3.832      ;
; 46.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.057      ; 3.616      ;
; 46.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.062      ; 3.572      ;
; 46.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.034      ; 3.423      ;
; 46.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.046      ; 3.398      ;
; 46.649 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.062      ; 3.414      ;
; 47.020 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.024      ; 3.005      ;
; 47.024 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.062      ; 3.039      ;
; 47.236 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.035      ; 2.800      ;
; 47.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                             ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.019      ; 2.529      ;
; 47.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.046      ; 2.377      ;
; 47.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.060      ; 2.202      ;
; 48.741 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                          ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.049      ; 1.309      ;
; 92.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.297      ;
; 92.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.297      ;
; 92.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.297      ;
; 92.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.297      ;
; 92.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.297      ;
; 92.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.297      ;
; 92.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.297      ;
; 92.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.297      ;
; 92.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.297      ;
; 92.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.297      ;
; 92.632 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.274      ;
; 92.647 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 7.247      ;
; 92.647 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 7.243      ;
; 92.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 7.233      ;
; 92.662 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 7.216      ;
; 92.676 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.123     ; 7.202      ;
; 92.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.161      ;
; 92.754 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.134      ;
; 92.754 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.134      ;
; 92.754 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.134      ;
; 92.754 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.134      ;
; 92.754 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.134      ;
; 92.754 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.134      ;
; 92.754 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.134      ;
; 92.754 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.134      ;
; 92.754 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.134      ;
; 92.754 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.113     ; 7.134      ;
; 92.756 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 7.134      ;
; 92.780 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.126      ;
; 92.788 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.118      ;
; 92.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 7.099      ;
; 92.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.110      ;
; 92.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.109      ;
; 92.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 7.108      ;
; 92.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 7.091      ;
; 92.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 7.081      ;
; 92.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 7.079      ;
; 92.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 7.078      ;
; 92.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 7.035      ;
; 92.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 7.035      ;
; 92.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 7.035      ;
; 92.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 7.035      ;
; 92.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 7.035      ;
; 92.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 7.035      ;
; 92.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 7.035      ;
; 92.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 7.035      ;
; 92.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 7.035      ;
; 92.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.129     ; 7.035      ;
; 92.905 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 7.000      ;
; 92.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.973      ;
; 92.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.984      ;
; 92.925 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.984      ;
; 92.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.983      ;
; 92.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 6.980      ;
; 92.931 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.964      ;
; 92.934 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.959      ;
; 92.936 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.959      ;
; 92.937 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.958      ;
; 92.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 6.956      ;
; 92.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.953      ;
; 92.940 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.953      ;
; 92.941 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.952      ;
; 92.944 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.108     ; 6.949      ;
; 92.946 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 6.933      ;
; 92.951 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.122     ; 6.928      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                           ;
+-------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.194 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[7]                      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.413      ; 4.839      ;
; 0.452 ; lcd_top:u_lcd_top|clk_div:u_clk_div|clk_8_3m                                                           ; lcd_top:u_lcd_top|clk_div:u_clk_div|clk_8_3m                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[1]                                                        ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[1]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[2]                                                        ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[2]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[15]                                                 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[15]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[14]                                                 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[14]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[8]                                                  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[8]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[4]                                                  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[4]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|rs_r                                                       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|rs_r                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[12]                                                 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[12]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[9]                                                  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[9]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[7]                                                  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[7]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[6]                                                  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[6]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[1]                                                  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[1]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step2                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step2                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[0]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[0]                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[1]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[1]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[3]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[3]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[4]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[4]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[6]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[6]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[6]                                               ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[6]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[7]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[7]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[9]                                               ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[9]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_blank_cnt[5]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_blank_cnt[5]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[6]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[6]                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[9]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[9]                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[0]                                                        ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[0]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; lcd_top:u_lcd_top|clk_div:u_clk_div|div4_cnt[0]                                                        ; lcd_top:u_lcd_top|clk_div:u_clk_div|div4_cnt[0]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; lcd_top:u_lcd_top|clk_div:u_clk_div|clk_25m                                                            ; lcd_top:u_lcd_top|clk_div:u_clk_div|clk_25m                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_r                                                       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_r                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.500 ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[0]                                                        ; lcd_top:u_lcd_top|clk_div:u_clk_div|clk_8_3m                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[0]                                                        ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[1]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[0]                                                        ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[2]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.794      ;
; 0.531 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.idle                                               ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[0]                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.824      ;
; 0.534 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[9]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.827      ;
; 0.534 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.idle                                               ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|rs_r                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.827      ;
; 0.543 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.396      ; 1.193      ;
; 0.595 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.394      ; 1.243      ;
; 0.600 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.396      ; 1.250      ;
; 0.602 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.396      ; 1.252      ;
; 0.609 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.396      ; 1.259      ;
; 0.611 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.396      ; 1.261      ;
; 0.616 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[10]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.404      ; 5.252      ;
; 0.637 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a9~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.396      ; 1.287      ;
; 0.648 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[0]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.942      ;
; 0.657 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.950      ;
; 0.691 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[10]                                                  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[10]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.984      ;
; 0.696 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[1]                      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.423      ; 5.351      ;
; 0.712 ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[2]                                                        ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[0]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.006      ;
; 0.722 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[3]                      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.423      ; 5.377      ;
; 0.724 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[0]                      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.423      ; 5.379      ;
; 0.725 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[6]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.018      ;
; 0.731 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[2]                                               ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[2]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.386      ; 5.349      ;
; 0.735 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[10]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.028      ;
; 0.743 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step2                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_r                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.036      ;
; 0.751 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[2]                      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.423      ; 5.406      ;
; 0.757 ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[1]                                                        ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[2]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.051      ;
; 0.761 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[3]                                                   ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[3]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.055      ;
; 0.762 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[9]                                                   ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[9]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[7]                                                   ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[7]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[9]                                                   ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[9]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.056      ;
; 0.762 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[9]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[9]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[7]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[7]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[5]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[5]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[5]                                                   ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[5]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[7]                                                   ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[7]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[1]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[1]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[3]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[3]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[5]                                                   ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[5]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[2]                                                   ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[2]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[2]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[2]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[3]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[3]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[5]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[5]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[7]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[7]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[9]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[9]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.057      ;
; 0.766 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[8]                                                   ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[8]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[4]                                                   ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[4]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[6]                                                   ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[6]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[8]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[8]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[4]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[4]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[6]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[6]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[6]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[6]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[10]                                                  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[10]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.060      ;
; 0.767 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[10]                                                  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[10]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.061      ;
; 0.771 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[4]                      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.423      ; 5.426      ;
; 0.772 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[2]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[2]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.065      ;
; 0.774 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[10]                                                  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[10]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.067      ;
; 0.774 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[8]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[8]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.067      ;
+-------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.330 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a18~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.070      ;
; 0.344 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a63~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.080      ;
; 0.355 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a54~porta_address_reg0          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.088      ;
; 0.402 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a36~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.140      ;
; 0.403 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a18~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.142      ;
; 0.405 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a27~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.143      ;
; 0.406 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][85]                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a81~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.149      ;
; 0.406 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a0~porta_datain_reg0            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.144      ;
; 0.408 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_valid_bits[3]                                                                                                                                 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.149      ;
; 0.410 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a27~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.486      ; 1.150      ;
; 0.411 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][90]                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a90~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.144      ;
; 0.411 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_valid_bits[2]                                                                                                                                 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.152      ;
; 0.412 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a18~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.147      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][102]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a99~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.155      ;
; 0.413 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][77]                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a72~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.154      ;
; 0.414 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a27~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.152      ;
; 0.414 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_valid_bits[0]                                                                                                                                 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.155      ;
; 0.415 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a9~porta_datain_reg0            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.153      ;
; 0.415 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_valid_bits[1]                                                                                                                                 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.156      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][104]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a99~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.151      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a18~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.485      ; 1.155      ;
; 0.417 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|i_readdata_d1[0]                                                                                                                                      ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.148      ;
; 0.418 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][79]                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a72~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.159      ;
; 0.419 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a18~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.154      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][88]                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a81~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.166      ;
; 0.423 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a36~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.161      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][98]                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a90~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.158      ;
; 0.424 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a9~porta_datain_reg0            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.162      ;
; 0.425 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_valid_bits[6]                                                                                                                                 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.166      ;
; 0.427 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][93]                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a90~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.160      ;
; 0.428 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][100]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a99~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.162      ;
; 0.430 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_valid_bits[4]                                                                                                                                 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.171      ;
; 0.432 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_out_s1_translator|wait_latency_counter[1]                                                   ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_out_s1_translator|wait_latency_counter[1]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.433 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                           ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                           ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_mlcd_wr_n|data_out                                                                                                                                        ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_mlcd_wr_n|data_out                                                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                            ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS  ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE        ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                       ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_wr_active                                                                                                                                     ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_wr_active                                                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                   ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.746      ;
; 0.435 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a9~porta_datain_reg0            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.173      ;
; 0.439 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a27~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.174      ;
; 0.439 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]     ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.166      ;
; 0.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][99]                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a99~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.174      ;
; 0.440 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a27~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.178      ;
; 0.444 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a27~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.182      ;
; 0.444 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_out_s1_translator|wait_latency_counter[0]                                                   ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_out_s1_translator|wait_latency_counter[0]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.758      ;
; 0.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a9~porta_datain_reg0            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.484      ; 1.183      ;
; 0.446 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|i_readdata_d1[5]                                                                                                                                      ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.177      ;
; 0.447 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_valid_bits[7]                                                                                                                                 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.188      ;
; 0.448 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a27~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.481      ; 1.183      ;
; 0.448 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a54~porta_address_reg0          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.479      ; 1.181      ;
; 0.448 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]     ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.175      ;
; 0.450 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[1]                                                                                                                                        ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.191      ;
; 0.452 ; qsys:u_qsys|qsys_sdram:sdram|m_state.000000100                                                                                                                                               ; qsys:u_qsys|qsys_sdram:sdram|m_state.000000100                                                                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_sdram:sdram|m_next.010000000                                                                                                                                                ; qsys:u_qsys|qsys_sdram:sdram|m_next.010000000                                                                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_sdram:sdram|m_state.000100000                                                                                                                                               ; qsys:u_qsys|qsys_sdram:sdram|m_state.000100000                                                                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                           ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|altera_avalon_mm_bridge:mm_bridge|use_reg                                                                                                                                        ; qsys:u_qsys|altera_avalon_mm_bridge:mm_bridge|use_reg                                                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|endofpacket_reg                                                                           ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_001|endofpacket_reg                                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                            ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][65]                                            ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][65]                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][18]                                            ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][18]                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[0] ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_burstwrap_reg[0]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                            ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][93]                                            ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][93]                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][92]                                            ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][92]                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][74]                                            ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][74]                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][47]                                            ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][47]                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                             ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                             ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_fill_active                                                                                                                                      ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_fill_active                                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52]                                            ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52]                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][53]                                            ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][53]                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][54]                                            ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][54]                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][56]                                            ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][56]                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][57]                                            ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][57]                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][58]                                            ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][58]                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][59]                                            ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][59]                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][60]                                            ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][60]                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][61]                                            ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][61]                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45]                                            ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45]                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][75]                                            ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][75]                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:mm_bridge_m0_translator|end_begintransfer                                                               ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:mm_bridge_m0_translator|end_begintransfer                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:mm_bridge_m0_translator|first_burst_stalled                                                             ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:mm_bridge_m0_translator|first_burst_stalled                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter|byteen_reg[1]                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][17]                                            ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][17]                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][16]                                            ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][16]                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]                                            ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                           ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][96]                                            ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][96]                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][95]                                            ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][95]                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped_once_sig                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:done                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:is_buffer_wrapped                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                             ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                               ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[31]                                                       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                     ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                        ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.480 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 0.795      ;
; 0.480 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 0.795      ;
; 0.487 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.103      ; 0.802      ;
; 0.489 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.783      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.787      ;
; 0.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.788      ;
; 0.498 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.792      ;
; 0.499 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.797      ;
; 0.503 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.504 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.797      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.800      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.800      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[220]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.801      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.800      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[262]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[261]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.800      ;
; 0.506 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[298]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[297]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.800      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.800      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[242]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[253]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[252]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.802      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[256]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[255]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.802      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[274]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[273]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[277]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[276]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.802      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[291]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[290]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.802      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[292]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[291]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.802      ;
; 0.507 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[300]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[299]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.801      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[78]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[77]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[136]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[135]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.800      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.803      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[169]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[168]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.803      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.802      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[250]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[249]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.508 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[255]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[254]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 0.803      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                          ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.447 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|clk_25m                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 5.368      ;
; 4.447 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|div4_cnt[0]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 5.368      ;
; 4.447 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[1]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 5.368      ;
; 4.447 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[2]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 5.368      ;
; 4.447 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[0]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 5.368      ;
; 4.447 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|clk_8_3m                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 5.368      ;
; 4.448 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|clk_12_5m                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.184     ; 5.369      ;
; 8.202 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.201      ; 5.915      ;
; 8.202 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.201      ; 5.915      ;
; 8.202 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.201      ; 5.915      ;
; 8.202 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.201      ; 5.915      ;
; 8.202 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.201      ; 5.915      ;
; 8.202 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.201      ; 5.915      ;
; 8.202 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.201      ; 5.915      ;
; 8.210 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.201      ; 5.907      ;
; 8.210 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.201      ; 5.907      ;
; 8.210 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.201      ; 5.907      ;
; 8.210 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.201      ; 5.907      ;
; 8.210 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.201      ; 5.907      ;
; 8.210 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.201      ; 5.907      ;
; 8.210 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.201      ; 5.907      ;
; 8.210 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.201      ; 5.907      ;
; 8.210 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.201      ; 5.907      ;
; 8.340 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a9~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.208      ; 5.916      ;
; 8.348 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 4.208      ; 5.908      ;
; 8.528 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[1]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.876      ; 5.349      ;
; 8.528 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[2]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.876      ; 5.349      ;
; 8.528 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[3]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.876      ; 5.349      ;
; 8.528 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[4]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.876      ; 5.349      ;
; 8.528 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[5]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.876      ; 5.349      ;
; 8.528 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[6]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.876      ; 5.349      ;
; 8.528 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[7]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.876      ; 5.349      ;
; 8.528 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[9]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.876      ; 5.349      ;
; 8.528 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[10]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.876      ; 5.349      ;
; 8.528 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[0]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.876      ; 5.349      ;
; 8.528 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step3                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.876      ; 5.349      ;
; 8.528 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step2                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.876      ; 5.349      ;
; 8.528 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[8]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.876      ; 5.349      ;
; 8.529 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_done_d1                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.876      ; 5.348      ;
; 8.529 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[1]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.876      ; 5.348      ;
; 8.529 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[3]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.876      ; 5.348      ;
; 8.529 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[4]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.876      ; 5.348      ;
; 8.529 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[6]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.876      ; 5.348      ;
; 8.529 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[6]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.876      ; 5.348      ;
; 8.529 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[7]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.876      ; 5.348      ;
; 8.529 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[9]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.876      ; 5.348      ;
; 8.529 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[0]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.877      ; 5.349      ;
; 8.529 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[1]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.877      ; 5.349      ;
; 8.529 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[2]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.877      ; 5.349      ;
; 8.529 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[3]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.877      ; 5.349      ;
; 8.529 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[4]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.877      ; 5.349      ;
; 8.529 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[5]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.877      ; 5.349      ;
; 8.529 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[6]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.877      ; 5.349      ;
; 8.529 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[7]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.877      ; 5.349      ;
; 8.529 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[8]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.877      ; 5.349      ;
; 8.529 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[9]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.877      ; 5.349      ;
; 8.529 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[10]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.877      ; 5.349      ;
; 8.529 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_blank_cnt[5]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.876      ; 5.348      ;
; 8.529 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[6]                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.876      ; 5.348      ;
; 8.529 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[9]                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.876      ; 5.348      ;
; 8.529 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step1                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.876      ; 5.348      ;
; 8.529 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_r                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.876      ; 5.348      ;
; 8.529 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.idle                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.876      ; 5.348      ;
; 8.529 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[0]                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.876      ; 5.348      ;
; 8.529 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|rd_en                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.876      ; 5.348      ;
; 8.529 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|rs_r                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.876      ; 5.348      ;
; 8.530 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_done_d0                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.873      ; 5.344      ;
; 8.531 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.890      ; 5.360      ;
; 8.531 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[2]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.888      ; 5.358      ;
; 8.531 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[3]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.888      ; 5.358      ;
; 8.531 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[5]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.888      ; 5.358      ;
; 8.531 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[10]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.888      ; 5.358      ;
; 8.531 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[11]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.888      ; 5.358      ;
; 8.531 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[13]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.888      ; 5.358      ;
; 8.531 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.890      ; 5.360      ;
; 8.531 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[1]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.889      ; 5.359      ;
; 8.531 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[4]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.890      ; 5.360      ;
; 8.531 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[6]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.889      ; 5.359      ;
; 8.531 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[7]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.889      ; 5.359      ;
; 8.531 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[8]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.890      ; 5.360      ;
; 8.531 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[9]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.889      ; 5.359      ;
; 8.531 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[12]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.889      ; 5.359      ;
; 8.531 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[14]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.890      ; 5.360      ;
; 8.531 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[15]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.890      ; 5.360      ;
; 8.531 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[12]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.865      ; 5.335      ;
; 8.531 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[7]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.865      ; 5.335      ;
; 8.531 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[13]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.865      ; 5.335      ;
; 8.531 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[8]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.865      ; 5.335      ;
; 8.531 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[2]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.865      ; 5.335      ;
; 8.531 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[3]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.865      ; 5.335      ;
; 8.531 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[11]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.865      ; 5.335      ;
; 8.531 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[1]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.865      ; 5.335      ;
; 8.531 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[5]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.865      ; 5.335      ;
; 8.531 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[4]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.865      ; 5.335      ;
; 8.531 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[6]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.865      ; 5.335      ;
; 8.531 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[15]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.865      ; 5.335      ;
; 8.531 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[14]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.865      ; 5.335      ;
; 8.531 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[0]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.865      ; 5.335      ;
; 8.531 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[9]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.865      ; 5.335      ;
; 8.532 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[10]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.882      ; 5.351      ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.549 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[10]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 5.343      ;
; 4.549 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[11]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 5.343      ;
; 4.549 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[13]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 5.343      ;
; 4.549 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[14]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 5.342      ;
; 4.549 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[16]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 5.343      ;
; 4.549 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[24]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 5.343      ;
; 4.549 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[21]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 5.343      ;
; 4.549 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[22]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 5.343      ;
; 4.549 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[23]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.109     ; 5.343      ;
; 4.549 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[25]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.110     ; 5.342      ;
; 4.551 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[2]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.360      ;
; 4.551 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[3]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.360      ;
; 4.551 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[1]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.360      ;
; 4.551 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[0]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.360      ;
; 4.551 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[5]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.360      ;
; 4.551 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[4]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.360      ;
; 4.551 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.360      ;
; 4.551 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.360      ;
; 4.552 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[11]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.359      ;
; 4.552 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[12]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.359      ;
; 4.552 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[13]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.359      ;
; 4.552 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[14]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.359      ;
; 4.552 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[15]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.359      ;
; 4.552 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[16]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.359      ;
; 4.552 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[17]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.359      ;
; 4.552 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[18]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.359      ;
; 4.552 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[19]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.359      ;
; 4.552 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[21]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.359      ;
; 4.552 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[22]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.359      ;
; 4.552 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[23]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.359      ;
; 4.552 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[24]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.359      ;
; 4.552 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[25]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.359      ;
; 4.552 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[20]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.359      ;
; 4.552 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[10]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.090     ; 5.359      ;
; 4.553 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_read                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 5.357      ;
; 4.553 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[12]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 5.357      ;
; 4.553 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[15]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 5.357      ;
; 4.553 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[17]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 5.357      ;
; 4.553 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[18]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 5.357      ;
; 4.553 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[19]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 5.357      ;
; 4.553 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[20]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 5.357      ;
; 4.557 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[4]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 5.342      ;
; 4.557 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[1]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 5.342      ;
; 4.557 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 5.342      ;
; 4.557 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 5.342      ;
; 4.557 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 5.342      ;
; 4.557 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 5.342      ;
; 4.557 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 5.342      ;
; 4.557 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 5.342      ;
; 4.557 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 5.342      ;
; 4.557 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 5.342      ;
; 4.557 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 5.342      ;
; 4.557 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 5.342      ;
; 4.557 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 5.342      ;
; 4.557 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 5.342      ;
; 4.557 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 5.342      ;
; 4.557 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 5.342      ;
; 4.557 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 5.342      ;
; 4.557 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[2]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 5.342      ;
; 4.557 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[3]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 5.342      ;
; 4.557 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[0]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 5.342      ;
; 4.557 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[5]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 5.342      ;
; 4.557 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[10]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 5.342      ;
; 4.557 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[8]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 5.342      ;
; 4.557 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[6]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 5.342      ;
; 4.557 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[9]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 5.342      ;
; 4.557 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[7]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.102     ; 5.342      ;
; 4.569 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 5.354      ;
; 4.569 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[0]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 5.354      ;
; 4.569 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[1]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 5.354      ;
; 4.569 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[1]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 5.354      ;
; 4.569 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[2]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 5.354      ;
; 4.569 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[3]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 5.354      ;
; 4.569 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[4]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 5.354      ;
; 4.569 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[5]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 5.354      ;
; 4.569 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[6]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 5.354      ;
; 4.569 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[7]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 5.354      ;
; 4.569 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[7]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 5.354      ;
; 4.569 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|step_1                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.079     ; 5.353      ;
; 4.570 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[0]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 5.357      ;
; 4.570 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[5]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 5.357      ;
; 4.570 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[7]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 5.357      ;
; 4.570 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[9]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 5.357      ;
; 4.570 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[8]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 5.357      ;
; 4.570 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[6]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 5.357      ;
; 4.570 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[4]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 5.357      ;
; 4.570 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[3]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 5.357      ;
; 4.570 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[2]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 5.357      ;
; 4.570 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[1]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.074     ; 5.357      ;
; 4.570 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[10]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.351      ;
; 4.570 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[8]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.351      ;
; 4.570 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[6]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.351      ;
; 4.570 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[9]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.351      ;
; 4.570 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[7]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.351      ;
; 4.570 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.351      ;
; 4.570 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.351      ;
; 4.570 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.351      ;
; 4.570 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.351      ;
; 4.570 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 5.351      ;
; 4.570 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[4]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 5.353      ;
+-------+-----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.808 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.020      ; 3.213      ;
; 47.238 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.019      ; 2.782      ;
; 47.720 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.045      ; 2.326      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.616      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.616      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.616      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.616      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.616      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.616      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.616      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.106     ; 4.616      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.617      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.618      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.618      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.618      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.618      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.618      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.618      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.618      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.618      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.618      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.618      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.618      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.105     ; 4.617      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.618      ;
; 95.279 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 4.618      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.639      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.639      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.639      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.639      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.639      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.639      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.639      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.639      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.639      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.639      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.639      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.639      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.639      ;
; 95.280 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.639      ;
; 95.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[261] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.643      ;
; 95.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[262] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.643      ;
; 95.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[263] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.643      ;
; 95.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[264] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.643      ;
; 95.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[265] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.643      ;
; 95.281 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[266] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.643      ;
; 95.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.643      ;
; 95.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.629      ;
; 95.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.629      ;
; 95.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.629      ;
; 95.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.629      ;
; 95.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.629      ;
; 95.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.629      ;
; 95.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.629      ;
; 95.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.629      ;
; 95.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.629      ;
; 95.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.629      ;
; 95.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.644      ;
; 95.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[249] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.644      ;
; 95.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[250] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.644      ;
; 95.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[251] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.644      ;
; 95.282 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[260] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.643      ;
; 95.291 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.618      ;
; 95.291 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.618      ;
; 95.291 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.618      ;
; 95.291 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.618      ;
; 95.291 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.618      ;
; 95.291 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.618      ;
; 95.291 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.616      ;
; 95.291 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.616      ;
; 95.291 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.616      ;
; 95.291 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.616      ;
; 95.291 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.616      ;
; 95.291 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.094     ; 4.616      ;
; 95.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.620      ;
; 95.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.620      ;
; 95.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.620      ;
; 95.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.620      ;
; 95.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.620      ;
; 95.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.620      ;
; 95.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.620      ;
; 95.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 4.620      ;
; 95.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.617      ;
; 95.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.617      ;
; 95.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.617      ;
; 95.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.617      ;
; 95.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.617      ;
; 95.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.617      ;
; 95.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.617      ;
; 95.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.617      ;
; 95.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.617      ;
; 95.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.617      ;
; 95.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.617      ;
; 95.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.617      ;
; 95.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.092     ; 4.617      ;
; 95.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.619      ;
; 95.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.619      ;
; 95.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.619      ;
; 95.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.619      ;
; 95.292 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[19]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.090     ; 4.619      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.421      ; 5.078      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.421      ; 5.078      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[2]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.420      ; 5.077      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[3]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.420      ; 5.077      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[5]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.420      ; 5.077      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[10]                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.420      ; 5.077      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[11]                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.420      ; 5.077      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[13]                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.420      ; 5.077      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.422      ; 5.079      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[1]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.420      ; 5.077      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[4]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.422      ; 5.079      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[6]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.420      ; 5.077      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[7]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.420      ; 5.077      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[8]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.422      ; 5.079      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[9]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.420      ; 5.077      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[12]                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.420      ; 5.077      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[14]                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.422      ; 5.079      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[15]                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.422      ; 5.079      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[1]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.422      ; 5.079      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[3]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.421      ; 5.078      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.420      ; 5.077      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.420      ; 5.077      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.420      ; 5.077      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.420      ; 5.077      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.420      ; 5.077      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.422      ; 5.079      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.422      ; 5.079      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.422      ; 5.079      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.420      ; 5.077      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.421      ; 5.078      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.421      ; 5.078      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.421      ; 5.078      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.421      ; 5.078      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.421      ; 5.078      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.421      ; 5.078      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[2]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.421      ; 5.078      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[0]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.422      ; 5.079      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[5]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.421      ; 5.078      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[4]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.421      ; 5.078      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[6]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.421      ; 5.078      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[9]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.421      ; 5.078      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[7]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.421      ; 5.078      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[8]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.421      ; 5.078      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[10]                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.421      ; 5.078      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[10]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.413      ; 5.070      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[1]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.407      ; 5.064      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[3]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.407      ; 5.064      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[4]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.407      ; 5.064      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[6]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.407      ; 5.064      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[6]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.407      ; 5.064      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[7]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.407      ; 5.064      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[9]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.407      ; 5.064      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.408      ; 5.065      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.408      ; 5.065      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.408      ; 5.065      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[3]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.408      ; 5.065      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[4]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.408      ; 5.065      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[5]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.408      ; 5.065      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[6]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.408      ; 5.065      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[7]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.408      ; 5.065      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[8]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.408      ; 5.065      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[9]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.408      ; 5.065      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[10]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.408      ; 5.065      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_blank_cnt[5]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.407      ; 5.064      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[6]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.407      ; 5.064      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[9]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.407      ; 5.064      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.422      ; 5.079      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.422      ; 5.079      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[3]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.422      ; 5.079      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[4]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.422      ; 5.079      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[5]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.422      ; 5.079      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[6]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.422      ; 5.079      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[7]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.422      ; 5.079      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[8]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.422      ; 5.079      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[9]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.422      ; 5.079      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[10]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.422      ; 5.079      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.422      ; 5.079      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.414      ; 5.071      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.414      ; 5.071      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.414      ; 5.071      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[3]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.414      ; 5.071      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[4]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.414      ; 5.071      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[5]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.414      ; 5.071      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[6]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.414      ; 5.071      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[7]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.414      ; 5.071      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[9]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.414      ; 5.071      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[10]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.414      ; 5.071      ;
; 0.425 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[8]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.414      ; 5.071      ;
; 0.426 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_done_d0                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.404      ; 5.062      ;
; 0.426 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_done_d1                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.407      ; 5.065      ;
; 0.426 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[12]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.395      ; 5.053      ;
; 0.426 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[7]                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.395      ; 5.053      ;
; 0.426 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[13]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.395      ; 5.053      ;
; 0.426 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[8]                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.395      ; 5.053      ;
; 0.426 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[2]                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.395      ; 5.053      ;
; 0.426 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[3]                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.395      ; 5.053      ;
; 0.426 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[11]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.395      ; 5.053      ;
; 0.426 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[1]                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.395      ; 5.053      ;
; 0.426 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[5]                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.395      ; 5.053      ;
; 0.426 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[4]                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.395      ; 5.053      ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.948      ;
; 1.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.948      ;
; 1.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.948      ;
; 1.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.948      ;
; 1.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.948      ;
; 1.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.948      ;
; 1.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.948      ;
; 1.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.948      ;
; 1.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.948      ;
; 1.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.948      ;
; 1.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.948      ;
; 1.654 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.948      ;
; 1.757 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 2.066      ;
; 1.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.129      ;
; 1.847 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 2.129      ;
; 1.852 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.140      ;
; 1.852 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.140      ;
; 1.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.167      ;
; 1.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.169      ;
; 1.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.167      ;
; 1.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.167      ;
; 1.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.167      ;
; 1.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.167      ;
; 1.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.169      ;
; 1.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.169      ;
; 1.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.169      ;
; 1.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.169      ;
; 1.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][7]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.169      ;
; 1.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][9]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.169      ;
; 1.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.169      ;
; 1.890 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.169      ;
; 1.901 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.189      ;
; 1.901 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.189      ;
; 1.901 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.189      ;
; 1.901 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.189      ;
; 1.901 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.189      ;
; 1.901 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.189      ;
; 1.901 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.189      ;
; 1.901 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.189      ;
; 1.901 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.189      ;
; 1.901 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.189      ;
; 1.901 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.189      ;
; 1.901 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.189      ;
; 1.901 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.189      ;
; 1.901 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.189      ;
; 1.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.206      ;
; 1.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.206      ;
; 1.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.206      ;
; 1.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.206      ;
; 1.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.206      ;
; 1.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.206      ;
; 1.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.206      ;
; 1.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][8]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.206      ;
; 1.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][9]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.206      ;
; 1.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.206      ;
; 1.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.206      ;
; 1.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.206      ;
; 1.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][5]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.206      ;
; 1.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][6]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.206      ;
; 1.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][8]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.206      ;
; 1.927 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.206      ;
; 1.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.207      ;
; 1.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.207      ;
; 1.929 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.066      ; 2.207      ;
; 1.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][9]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.221      ;
; 1.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.221      ;
; 1.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.221      ;
; 1.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.221      ;
; 1.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.221      ;
; 1.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.221      ;
; 1.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.221      ;
; 1.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.221      ;
; 1.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.221      ;
; 1.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.221      ;
; 1.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.221      ;
; 1.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.221      ;
; 1.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.221      ;
; 1.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.221      ;
; 1.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.221      ;
; 1.932 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.221      ;
; 2.153 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.440      ;
; 2.153 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.440      ;
; 2.153 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.440      ;
; 2.153 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.440      ;
; 2.153 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.440      ;
; 2.153 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 2.440      ;
; 2.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.469      ;
; 2.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.469      ;
; 2.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.469      ;
; 2.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 2.469      ;
; 2.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.615      ;
; 2.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.615      ;
; 2.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.615      ;
; 2.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.615      ;
; 2.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.615      ;
; 2.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.615      ;
; 2.338 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.615      ;
; 2.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write_valid   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.848      ;
; 2.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write_stalled ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.848      ;
; 2.571 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|read          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.065      ; 2.848      ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.948 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.609      ; 2.769      ;
; 1.948 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_out_s1_translator|wait_latency_counter[0]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.609      ; 2.769      ;
; 1.948 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_out_s1_translator|wait_latency_counter[1]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.609      ; 2.769      ;
; 1.948 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.609      ; 2.769      ;
; 1.948 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_out_s1_translator|read_latency_shift_reg[0]                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.609      ; 2.769      ;
; 1.964 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.584      ; 2.760      ;
; 1.964 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.584      ; 2.760      ;
; 1.964 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|read_latency_shift_reg[0]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.584      ; 2.760      ;
; 1.964 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_mlcd_wr_n|data_out                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.584      ; 2.760      ;
; 1.964 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.584      ; 2.760      ;
; 1.964 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall                                                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.569      ; 2.745      ;
; 1.967 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|M_alu_result[18]                                                                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.570      ; 2.749      ;
; 1.967 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src2[18]                                                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.570      ; 2.749      ;
; 1.967 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src1[18]                                                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.570      ; 2.749      ;
; 1.967 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src2_reg[18]                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.570      ; 2.749      ;
; 1.967 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_baddr[18]                                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.570      ; 2.749      ;
; 1.967 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_actual_tag[6]                                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.570      ; 2.749      ;
; 1.967 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_actual_tag[7]                                                                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.570      ; 2.749      ;
; 1.972 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_starting                                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.579      ; 2.763      ;
; 1.985 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_bytecount_reg_zero                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.570      ; 2.767      ;
; 1.988 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|last_channel[13]                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.569      ; 2.769      ;
; 1.999 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.559      ; 2.770      ;
; 1.999 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.559      ; 2.770      ;
; 2.000 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|saved_grant[0]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.555      ; 2.767      ;
; 2.000 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.558      ; 2.770      ;
; 2.000 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.558      ; 2.770      ;
; 2.005 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.550      ; 2.767      ;
; 2.005 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.550      ; 2.767      ;
; 2.005 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.550      ; 2.767      ;
; 2.005 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_wr_active                                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.542      ; 2.759      ;
; 2.005 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|epcs_slave_select_holding_reg[1]                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.554      ; 2.771      ;
; 2.005 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_data_starting                                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.542      ; 2.759      ;
; 2.006 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|last_channel[10]                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 2.734      ;
; 2.009 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|last_channel[7]                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 2.737      ;
; 2.009 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|last_channel[6]                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.520      ; 2.741      ;
; 2.013 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.545      ; 2.770      ;
; 2.013 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.545      ; 2.770      ;
; 2.013 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.545      ; 2.770      ;
; 2.013 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.545      ; 2.770      ;
; 2.014 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[45]                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.539      ; 2.765      ;
; 2.014 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_eop_reg                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.539      ; 2.765      ;
; 2.014 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_uncompressed_read_reg                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.539      ; 2.765      ;
; 2.014 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[2]                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.539      ; 2.765      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.771      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|rst1                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.766      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|saved_grant[1]                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.096      ; 2.767      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[1]                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.768      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][19]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.768      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][19]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.768      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][19]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.770      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][19]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.770      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][65]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.771      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][65]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.771      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.770      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][65]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.770      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][18]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.768      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][18]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.768      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][18]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.770      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][18]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.770      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][62]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.768      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][62]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.768      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][62]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.770      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][62]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.770      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 2.772      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 2.772      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.771      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][93]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.768      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][93]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.768      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.770      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.770      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][92]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.768      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][92]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.768      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.770      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.770      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[46]                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.768      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|saved_grant[1]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 2.770      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_epcs_control_port_translator|av_readdata_pre[28]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.095      ; 2.766      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.768      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.768      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[28]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.768      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 2.772      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.771      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.771      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.771      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.771      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_readdata_d1[28]                                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.768      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[11]                                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.768      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|slowcount[0]                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 2.773      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|slowcount[1]                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 2.773      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|transmitting                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 2.773      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|tx_holding_primed                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 2.773      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|epcs_slave_select_holding_reg[11]                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.768      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|epcs_slave_select_reg[11]                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 2.768      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[11]                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 2.773      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[11]                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.769      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_readdata_d1[11]                                                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.098      ; 2.769      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[27]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.771      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.771      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|read_latency_shift_reg[0]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.771      ;
; 2.459 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 2.771      ;
+-------+---------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[0]                                                                                                                                                                                                                                                                            ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[10]                                                                                                                                                                                                                                                                           ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[11]                                                                                                                                                                                                                                                                           ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[12]                                                                                                                                                                                                                                                                           ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[13]                                                                                                                                                                                                                                                                           ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[14]                                                                                                                                                                                                                                                                           ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[15]                                                                                                                                                                                                                                                                           ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[16]                                                                                                                                                                                                                                                                           ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[17]                                                                                                                                                                                                                                                                           ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[18]                                                                                                                                                                                                                                                                           ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[19]                                                                                                                                                                                                                                                                           ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[1]                                                                                                                                                                                                                                                                            ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[20]                                                                                                                                                                                                                                                                           ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[21]                                                                                                                                                                                                                                                                           ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[22]                                                                                                                                                                                                                                                                           ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[23]                                                                                                                                                                                                                                                                           ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[24]                                                                                                                                                                                                                                                                           ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[25]                                                                                                                                                                                                                                                                           ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[26]                                                                                                                                                                                                                                                                           ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[27]                                                                                                                                                                                                                                                                           ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[28]                                                                                                                                                                                                                                                                           ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[29]                                                                                                                                                                                                                                                                           ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[2]                                                                                                                                                                                                                                                                            ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[30]                                                                                                                                                                                                                                                                           ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[31]                                                                                                                                                                                                                                                                           ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[3]                                                                                                                                                                                                                                                                            ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[4]                                                                                                                                                                                                                                                                            ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[5]                                                                                                                                                                                                                                                                            ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[6]                                                                                                                                                                                                                                                                            ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[7]                                                                                                                                                                                                                                                                            ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[8]                                                                                                                                                                                                                                                                            ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[9]                                                                                                                                                                                                                                                                            ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[0]                                                                                                                                                                                                                                                                            ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[10]                                                                                                                                                                                                                                                                           ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[11]                                                                                                                                                                                                                                                                           ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[12]                                                                                                                                                                                                                                                                           ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[13]                                                                                                                                                                                                                                                                           ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[14]                                                                                                                                                                                                                                                                           ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[15]                                                                                                                                                                                                                                                                           ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[1]                                                                                                                                                                                                                                                                            ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[2]                                                                                                                                                                                                                                                                            ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[3]                                                                                                                                                                                                                                                                            ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[4]                                                                                                                                                                                                                                                                            ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[5]                                                                                                                                                                                                                                                                            ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[6]                                                                                                                                                                                                                                                                            ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[7]                                                                                                                                                                                                                                                                            ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[8]                                                                                                                                                                                                                                                                            ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[9]                                                                                                                                                                                                                                                                            ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 4.579 ; 4.980        ; 0.401          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                         ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 9.605 ; 9.825        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ;
; 9.605 ; 9.825        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ;
; 9.605 ; 9.825        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ;
; 9.605 ; 9.825        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ;
; 9.605 ; 9.825        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ;
; 9.605 ; 9.825        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ;
; 9.606 ; 9.826        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ;
; 9.606 ; 9.826        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ;
; 9.606 ; 9.826        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ;
; 9.606 ; 9.826        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ;
; 9.606 ; 9.826        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ;
; 9.606 ; 9.826        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ;
; 9.606 ; 9.826        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ;
; 9.606 ; 9.826        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb                       ;
; 9.606 ; 9.826        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[0]                                  ;
; 9.606 ; 9.826        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[10]                                 ;
; 9.606 ; 9.826        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[1]                                  ;
; 9.606 ; 9.826        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[2]                                  ;
; 9.606 ; 9.826        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[3]                                  ;
; 9.606 ; 9.826        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[4]                                  ;
; 9.606 ; 9.826        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[5]                                  ;
; 9.606 ; 9.826        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[6]                                  ;
; 9.606 ; 9.826        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[7]                                  ;
; 9.606 ; 9.826        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[8]                                  ;
; 9.606 ; 9.826        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[9]                                  ;
; 9.607 ; 9.827        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[0]                                                       ;
; 9.607 ; 9.827        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[10]                                                      ;
; 9.607 ; 9.827        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[1]                                                       ;
; 9.607 ; 9.827        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[2]                                                       ;
; 9.607 ; 9.827        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[3]                                                       ;
; 9.607 ; 9.827        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[4]                                                       ;
; 9.607 ; 9.827        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[5]                                                       ;
; 9.607 ; 9.827        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[6]                                                       ;
; 9.607 ; 9.827        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[7]                                                       ;
; 9.607 ; 9.827        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[8]                                                       ;
; 9.607 ; 9.827        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[9]                                                       ;
; 9.608 ; 9.828        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ;
; 9.608 ; 9.828        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ;
; 9.609 ; 9.829        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[0]                                                       ;
; 9.609 ; 9.829        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[10]                                                      ;
; 9.609 ; 9.829        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[1]                                                       ;
; 9.609 ; 9.829        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[2]                                                       ;
; 9.609 ; 9.829        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[3]                                                       ;
; 9.609 ; 9.829        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[4]                                                       ;
; 9.609 ; 9.829        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[5]                                                       ;
; 9.609 ; 9.829        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[6]                                                       ;
; 9.609 ; 9.829        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[7]                                                       ;
; 9.609 ; 9.829        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[8]                                                       ;
; 9.609 ; 9.829        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[9]                                                       ;
; 9.614 ; 9.834        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                       ;
; 9.614 ; 9.834        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                      ;
; 9.614 ; 9.834        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[10]                                                     ;
; 9.614 ; 9.834        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[11]                                                     ;
; 9.614 ; 9.834        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[12]                                                     ;
; 9.614 ; 9.834        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[13]                                                     ;
; 9.614 ; 9.834        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[14]                                                     ;
; 9.614 ; 9.834        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[15]                                                     ;
; 9.614 ; 9.834        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[1]                                                      ;
; 9.614 ; 9.834        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[2]                                                      ;
; 9.614 ; 9.834        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[3]                                                      ;
; 9.614 ; 9.834        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[4]                                                      ;
; 9.614 ; 9.834        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[5]                                                      ;
; 9.614 ; 9.834        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[6]                                                      ;
; 9.614 ; 9.834        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[7]                                                      ;
; 9.614 ; 9.834        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[8]                                                      ;
; 9.614 ; 9.834        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[9]                                                      ;
; 9.614 ; 9.834        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[10]                                                   ;
; 9.615 ; 9.835        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[0]                                                    ;
; 9.615 ; 9.835        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[11]                                                   ;
; 9.615 ; 9.835        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[12]                                                   ;
; 9.615 ; 9.835        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[13]                                                   ;
; 9.615 ; 9.835        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[14]                                                   ;
; 9.615 ; 9.835        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[15]                                                   ;
; 9.615 ; 9.835        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[1]                                                    ;
; 9.615 ; 9.835        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[2]                                                    ;
; 9.615 ; 9.835        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[3]                                                    ;
; 9.615 ; 9.835        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[4]                                                    ;
; 9.615 ; 9.835        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[5]                                                    ;
; 9.615 ; 9.835        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[6]                                                    ;
; 9.615 ; 9.835        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[7]                                                    ;
; 9.615 ; 9.835        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[8]                                                    ;
; 9.615 ; 9.835        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[9]                                                    ;
; 9.616 ; 9.836        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[1]                                                 ;
; 9.616 ; 9.836        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[3]                                                 ;
; 9.616 ; 9.836        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[4]                                                 ;
; 9.616 ; 9.836        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[6]                                                 ;
; 9.616 ; 9.836        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[7]                                                 ;
; 9.616 ; 9.836        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_done_d0                                                    ;
; 9.616 ; 9.836        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[6]                                                  ;
; 9.616 ; 9.836        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[9]                                                  ;
; 9.616 ; 9.836        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[6]                                                   ;
; 9.616 ; 9.836        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[9]                                                   ;
; 9.616 ; 9.836        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_blank_cnt[5]                                                 ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[0]                                                       ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[10]                                                      ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[1]                                                       ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[2]                                                       ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[3]                                                       ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[4]                                                       ;
; 9.617 ; 9.837        ; 0.220          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[5]                                                       ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'sys_clk'                                                                                           ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.934  ; 9.934        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.954  ; 9.954        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 9.977  ; 9.977        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.022 ; 10.022       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.046 ; 10.046       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.066 ; 10.066       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.589 ; 49.824       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a18~portb_address_reg0                                                         ;
; 49.589 ; 49.824       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a54~portb_address_reg0                                                         ;
; 49.590 ; 49.825       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a9~portb_address_reg0                                                          ;
; 49.592 ; 49.827       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a36~portb_address_reg0                                                         ;
; 49.592 ; 49.827       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a45~portb_address_reg0                                                         ;
; 49.592 ; 49.827       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a63~portb_address_reg0                                                         ;
; 49.592 ; 49.827       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a90~portb_address_reg0                                                         ;
; 49.592 ; 49.827       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a99~portb_address_reg0                                                         ;
; 49.594 ; 49.829       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.594 ; 49.829       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a27~portb_address_reg0                                                         ;
; 49.595 ; 49.830       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a72~portb_address_reg0                                                         ;
; 49.596 ; 49.831       ; 0.235          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a81~portb_address_reg0                                                         ;
; 49.657 ; 49.877       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ;
; 49.661 ; 49.881       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                    ;
; 49.662 ; 49.882       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                     ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ;
; 49.714 ; 49.902       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                   ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                   ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                   ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                   ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                    ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                    ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[100] ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[127] ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128] ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129] ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[130] ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[131] ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[132] ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[133] ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[6]   ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[7]   ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[86]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[87]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[88]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[89]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]   ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[90]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[91]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[92]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[93]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[94]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[95]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[96]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[97]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]  ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]   ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated|counter_reg_bit[0]     ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ;
; 49.715 ; 49.903       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.670 ; 2.906 ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; 8.386 ; 8.304 ; Rise       ; altera_reserved_tck                               ;
; epcs_data0          ; sys_clk             ; 5.339 ; 5.514 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; sys_clk             ; 5.496 ; 5.808 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; sys_clk             ; 4.371 ; 4.615 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; sys_clk             ; 4.324 ; 4.577 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; sys_clk             ; 5.005 ; 5.317 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; sys_clk             ; 4.821 ; 5.106 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; sys_clk             ; 5.278 ; 5.596 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; sys_clk             ; 5.288 ; 5.626 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; sys_clk             ; 4.707 ; 4.983 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; sys_clk             ; 4.974 ; 5.190 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; sys_clk             ; 5.141 ; 5.402 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; sys_clk             ; 4.893 ; 5.141 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; sys_clk             ; 4.303 ; 4.562 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; sys_clk             ; 5.230 ; 5.520 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; sys_clk             ; 5.269 ; 5.582 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; sys_clk             ; 5.211 ; 5.505 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; sys_clk             ; 5.344 ; 5.497 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; sys_clk             ; 5.496 ; 5.808 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]         ; sys_clk             ; 1.328 ; 1.372 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]        ; sys_clk             ; 1.273 ; 1.316 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]        ; sys_clk             ; 1.324 ; 1.368 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]        ; sys_clk             ; 1.318 ; 1.362 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]        ; sys_clk             ; 1.305 ; 1.349 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]        ; sys_clk             ; 1.318 ; 1.362 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]        ; sys_clk             ; 1.319 ; 1.363 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]        ; sys_clk             ; 1.263 ; 1.306 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]        ; sys_clk             ; 1.325 ; 1.369 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]        ; sys_clk             ; 1.323 ; 1.367 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]        ; sys_clk             ; 1.317 ; 1.361 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]       ; sys_clk             ; 1.327 ; 1.371 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]       ; sys_clk             ; 1.318 ; 1.362 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]       ; sys_clk             ; 1.327 ; 1.371 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]       ; sys_clk             ; 1.317 ; 1.361 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]       ; sys_clk             ; 1.328 ; 1.372 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]       ; sys_clk             ; 1.328 ; 1.372 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.409  ; 1.284  ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; -1.129 ; -1.287 ; Rise       ; altera_reserved_tck                               ;
; epcs_data0          ; sys_clk             ; -4.513 ; -4.662 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; sys_clk             ; -3.517 ; -3.754 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; sys_clk             ; -3.582 ; -3.805 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; sys_clk             ; -3.537 ; -3.768 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; sys_clk             ; -4.173 ; -4.440 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; sys_clk             ; -4.014 ; -4.276 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; sys_clk             ; -4.454 ; -4.748 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; sys_clk             ; -4.462 ; -4.775 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; sys_clk             ; -3.905 ; -4.159 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; sys_clk             ; -4.161 ; -4.357 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; sys_clk             ; -4.318 ; -4.560 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; sys_clk             ; -4.084 ; -4.310 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; sys_clk             ; -3.517 ; -3.754 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; sys_clk             ; -4.407 ; -4.674 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; sys_clk             ; -4.445 ; -4.734 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; sys_clk             ; -4.389 ; -4.660 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; sys_clk             ; -4.516 ; -4.651 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; sys_clk             ; -4.659 ; -4.949 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]         ; sys_clk             ; -0.676 ; -0.718 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]        ; sys_clk             ; -0.686 ; -0.728 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]        ; sys_clk             ; -0.731 ; -0.775 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]        ; sys_clk             ; -0.724 ; -0.768 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]        ; sys_clk             ; -0.711 ; -0.755 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]        ; sys_clk             ; -0.725 ; -0.769 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]        ; sys_clk             ; -0.726 ; -0.770 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]        ; sys_clk             ; -0.676 ; -0.718 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]        ; sys_clk             ; -0.731 ; -0.775 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]        ; sys_clk             ; -0.729 ; -0.773 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]        ; sys_clk             ; -0.724 ; -0.768 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]       ; sys_clk             ; -0.734 ; -0.778 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]       ; sys_clk             ; -0.724 ; -0.768 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]       ; sys_clk             ; -0.734 ; -0.778 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]       ; sys_clk             ; -0.724 ; -0.768 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]       ; sys_clk             ; -0.735 ; -0.779 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]       ; sys_clk             ; -0.735 ; -0.779 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.973 ; 14.642 ; Fall       ; altera_reserved_tck                               ;
; epcs_dclk           ; sys_clk             ; 5.759  ; 5.554  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; epcs_sce            ; sys_clk             ; 8.345  ; 8.353  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; epcs_sdo            ; sys_clk             ; 5.968  ; 5.978  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_bl              ; sys_clk             ; 7.305  ; 6.986  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_clk_rd          ; sys_clk             ; 13.147 ; 12.823 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; sys_clk             ; 17.399 ; 17.404 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; sys_clk             ; 15.951 ; 16.002 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; sys_clk             ; 16.672 ; 16.567 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; sys_clk             ; 16.953 ; 16.854 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; sys_clk             ; 16.460 ; 16.367 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; sys_clk             ; 16.327 ; 16.207 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; sys_clk             ; 16.835 ; 16.852 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; sys_clk             ; 16.660 ; 16.586 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; sys_clk             ; 16.216 ; 16.253 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; sys_clk             ; 16.571 ; 16.531 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; sys_clk             ; 16.307 ; 16.299 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; sys_clk             ; 16.868 ; 16.840 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; sys_clk             ; 17.399 ; 17.404 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; sys_clk             ; 17.360 ; 17.256 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; sys_clk             ; 16.991 ; 16.926 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; sys_clk             ; 16.581 ; 16.545 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; sys_clk             ; 16.330 ; 16.396 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de_cs           ; sys_clk             ; 16.077 ; 15.673 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hs_wr           ; sys_clk             ; 14.075 ; 14.299 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rst             ; sys_clk             ; 6.317  ; 6.130  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vs_rs           ; sys_clk             ; 14.162 ; 14.369 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]       ; sys_clk             ; 5.102  ; 5.170  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]      ; sys_clk             ; 3.708  ; 3.665  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]      ; sys_clk             ; 3.671  ; 3.628  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]      ; sys_clk             ; 3.681  ; 3.638  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]      ; sys_clk             ; 3.681  ; 3.638  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]      ; sys_clk             ; 3.701  ; 3.658  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]      ; sys_clk             ; 3.727  ; 3.684  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]      ; sys_clk             ; 3.699  ; 3.661  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]      ; sys_clk             ; 3.764  ; 3.742  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]      ; sys_clk             ; 3.784  ; 3.762  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]      ; sys_clk             ; 3.772  ; 3.750  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10]     ; sys_clk             ; 5.102  ; 5.170  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11]     ; sys_clk             ; 3.772  ; 3.750  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12]     ; sys_clk             ; 3.759  ; 3.737  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]         ; sys_clk             ; 3.674  ; 3.636  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]        ; sys_clk             ; 3.674  ; 3.636  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]        ; sys_clk             ; 3.667  ; 3.629  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n         ; sys_clk             ; 3.752  ; 3.730  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n          ; sys_clk             ; 3.680  ; 3.637  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]         ; sys_clk             ; 5.100  ; 5.168  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]        ; sys_clk             ; 3.683  ; 3.640  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]        ; sys_clk             ; 3.665  ; 3.627  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]        ; sys_clk             ; 3.652  ; 3.614  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]        ; sys_clk             ; 3.645  ; 3.607  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]        ; sys_clk             ; 3.651  ; 3.613  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]        ; sys_clk             ; 5.100  ; 5.168  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]        ; sys_clk             ; 3.673  ; 3.630  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]        ; sys_clk             ; 3.665  ; 3.627  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]        ; sys_clk             ; 3.757  ; 3.735  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]        ; sys_clk             ; 3.652  ; 3.614  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]       ; sys_clk             ; 3.752  ; 3.730  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]       ; sys_clk             ; 3.742  ; 3.720  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]       ; sys_clk             ; 3.752  ; 3.730  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]       ; sys_clk             ; 3.742  ; 3.720  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]       ; sys_clk             ; 3.751  ; 3.729  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]       ; sys_clk             ; 3.751  ; 3.729  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm[*]        ; sys_clk             ; 3.747  ; 3.725  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[0]       ; sys_clk             ; 3.742  ; 3.720  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[1]       ; sys_clk             ; 3.747  ; 3.725  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n         ; sys_clk             ; 3.649  ; 3.611  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n          ; sys_clk             ; 3.642  ; 3.604  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk           ; sys_clk             ; 1.223  ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk           ; sys_clk             ;        ; 1.115  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_clk_rd          ; sys_clk             ; 9.067  ; 8.705  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]         ; sys_clk             ; 17.287 ; 17.140 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]        ; sys_clk             ; 15.839 ; 15.738 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]        ; sys_clk             ; 16.560 ; 16.303 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]        ; sys_clk             ; 16.841 ; 16.590 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]        ; sys_clk             ; 16.348 ; 16.103 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]        ; sys_clk             ; 16.215 ; 15.943 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]        ; sys_clk             ; 16.723 ; 16.588 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]        ; sys_clk             ; 16.548 ; 16.322 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]        ; sys_clk             ; 16.104 ; 15.989 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]        ; sys_clk             ; 16.459 ; 16.267 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]        ; sys_clk             ; 16.195 ; 16.035 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]       ; sys_clk             ; 16.756 ; 16.576 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]       ; sys_clk             ; 17.287 ; 17.140 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]       ; sys_clk             ; 17.248 ; 16.992 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]       ; sys_clk             ; 16.879 ; 16.662 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]       ; sys_clk             ; 16.469 ; 16.281 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]       ; sys_clk             ; 16.218 ; 16.132 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_de_cs           ; sys_clk             ; 15.877 ; 15.635 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs_wr           ; sys_clk             ; 12.016 ; 11.824 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs_rs           ; sys_clk             ; 11.680 ; 11.572 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_clk_rd          ; sys_clk             ;        ; 6.280  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 11.583 ; 12.254 ; Fall       ; altera_reserved_tck                               ;
; epcs_dclk           ; sys_clk             ; 5.144  ; 4.945  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; epcs_sce            ; sys_clk             ; 6.891  ; 6.824  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; epcs_sdo            ; sys_clk             ; 5.357  ; 5.370  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_bl              ; sys_clk             ; 6.224  ; 5.998  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_clk_rd          ; sys_clk             ; 7.987  ; 7.608  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; sys_clk             ; 6.155  ; 5.926  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; sys_clk             ; 7.167  ; 6.947  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; sys_clk             ; 6.155  ; 5.926  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; sys_clk             ; 7.524  ; 7.118  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; sys_clk             ; 6.632  ; 6.450  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; sys_clk             ; 7.689  ; 7.226  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; sys_clk             ; 6.772  ; 6.659  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; sys_clk             ; 7.775  ; 7.425  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; sys_clk             ; 6.202  ; 6.075  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; sys_clk             ; 7.305  ; 6.959  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; sys_clk             ; 6.866  ; 6.679  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; sys_clk             ; 7.376  ; 6.977  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; sys_clk             ; 7.707  ; 7.403  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; sys_clk             ; 6.699  ; 6.487  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; sys_clk             ; 7.699  ; 7.360  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; sys_clk             ; 7.024  ; 6.736  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; sys_clk             ; 6.896  ; 6.581  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de_cs           ; sys_clk             ; 5.154  ; 5.012  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hs_wr           ; sys_clk             ; 9.360  ; 9.021  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rst             ; sys_clk             ; 4.889  ; 4.741  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vs_rs           ; sys_clk             ; 9.258  ; 8.921  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]       ; sys_clk             ; 3.248  ; 3.204  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]      ; sys_clk             ; 3.286  ; 3.242  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]      ; sys_clk             ; 3.248  ; 3.204  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]      ; sys_clk             ; 3.259  ; 3.215  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]      ; sys_clk             ; 3.259  ; 3.215  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]      ; sys_clk             ; 3.278  ; 3.234  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]      ; sys_clk             ; 3.305  ; 3.261  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]      ; sys_clk             ; 3.276  ; 3.238  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]      ; sys_clk             ; 3.341  ; 3.319  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]      ; sys_clk             ; 3.361  ; 3.339  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]      ; sys_clk             ; 3.349  ; 3.327  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10]     ; sys_clk             ; 4.679  ; 4.747  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11]     ; sys_clk             ; 3.349  ; 3.327  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12]     ; sys_clk             ; 3.336  ; 3.314  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]         ; sys_clk             ; 3.244  ; 3.206  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]        ; sys_clk             ; 3.251  ; 3.213  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]        ; sys_clk             ; 3.244  ; 3.206  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n         ; sys_clk             ; 3.329  ; 3.307  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n          ; sys_clk             ; 3.258  ; 3.214  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]         ; sys_clk             ; 3.222  ; 3.184  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]        ; sys_clk             ; 3.260  ; 3.216  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]        ; sys_clk             ; 3.243  ; 3.205  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]        ; sys_clk             ; 3.229  ; 3.191  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]        ; sys_clk             ; 3.222  ; 3.184  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]        ; sys_clk             ; 3.229  ; 3.191  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]        ; sys_clk             ; 4.678  ; 4.746  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]        ; sys_clk             ; 3.250  ; 3.206  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]        ; sys_clk             ; 3.242  ; 3.204  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]        ; sys_clk             ; 3.334  ; 3.312  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]        ; sys_clk             ; 3.230  ; 3.192  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]       ; sys_clk             ; 3.330  ; 3.308  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]       ; sys_clk             ; 3.319  ; 3.297  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]       ; sys_clk             ; 3.330  ; 3.308  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]       ; sys_clk             ; 3.320  ; 3.298  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]       ; sys_clk             ; 3.329  ; 3.307  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]       ; sys_clk             ; 3.329  ; 3.307  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm[*]        ; sys_clk             ; 3.319  ; 3.297  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[0]       ; sys_clk             ; 3.319  ; 3.297  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[1]       ; sys_clk             ; 3.324  ; 3.302  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n         ; sys_clk             ; 3.227  ; 3.189  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n          ; sys_clk             ; 3.219  ; 3.181  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk           ; sys_clk             ; 0.725  ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk           ; sys_clk             ;        ; 0.620  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_clk_rd          ; sys_clk             ; 6.020  ; 6.665  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]         ; sys_clk             ; 9.698  ; 9.628  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]        ; sys_clk             ; 9.698  ; 9.628  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]        ; sys_clk             ; 10.259 ; 10.071 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]        ; sys_clk             ; 10.520 ; 10.369 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]        ; sys_clk             ; 11.518 ; 11.214 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]        ; sys_clk             ; 10.357 ; 10.165 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]        ; sys_clk             ; 11.414 ; 11.254 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]        ; sys_clk             ; 11.099 ; 10.888 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]        ; sys_clk             ; 9.701  ; 9.676  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]        ; sys_clk             ; 10.292 ; 10.136 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]        ; sys_clk             ; 9.751  ; 9.725  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]       ; sys_clk             ; 10.135 ; 9.979  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]       ; sys_clk             ; 10.546 ; 10.439 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]       ; sys_clk             ; 11.056 ; 10.905 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]       ; sys_clk             ; 10.458 ; 10.353 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]       ; sys_clk             ; 9.955  ; 9.747  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]       ; sys_clk             ; 9.905  ; 9.813  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_de_cs           ; sys_clk             ; 11.841 ; 11.698 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs_wr           ; sys_clk             ; 11.120 ; 10.922 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs_rs           ; sys_clk             ; 10.836 ; 10.730 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_clk_rd          ; sys_clk             ;        ; 5.662  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                         ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; lcd_data[*]   ; sys_clk    ; 6.959 ; 6.845 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]  ; sys_clk    ; 6.959 ; 6.845 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]  ; sys_clk    ; 7.281 ; 7.167 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]  ; sys_clk    ; 7.281 ; 7.167 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]  ; sys_clk    ; 6.979 ; 6.865 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]  ; sys_clk    ; 6.979 ; 6.865 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]  ; sys_clk    ; 8.659 ; 8.545 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]  ; sys_clk    ; 8.505 ; 8.391 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]  ; sys_clk    ; 8.505 ; 8.391 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]  ; sys_clk    ; 6.959 ; 6.845 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]  ; sys_clk    ; 7.061 ; 6.947 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10] ; sys_clk    ; 6.959 ; 6.845 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11] ; sys_clk    ; 7.510 ; 7.396 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12] ; sys_clk    ; 7.510 ; 7.396 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13] ; sys_clk    ; 8.004 ; 7.890 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14] ; sys_clk    ; 8.004 ; 7.890 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15] ; sys_clk    ; 8.659 ; 8.545 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]   ; sys_clk    ; 3.460 ; 3.358 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]  ; sys_clk    ; 3.472 ; 3.358 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]  ; sys_clk    ; 3.464 ; 3.366 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]  ; sys_clk    ; 3.461 ; 3.363 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]  ; sys_clk    ; 3.464 ; 3.366 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]  ; sys_clk    ; 3.460 ; 3.362 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]  ; sys_clk    ; 4.909 ; 4.911 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]  ; sys_clk    ; 3.472 ; 3.358 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; sys_clk    ; 3.464 ; 3.366 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; sys_clk    ; 3.555 ; 3.478 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; sys_clk    ; 3.461 ; 3.363 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; sys_clk    ; 3.550 ; 3.473 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11] ; sys_clk    ; 3.550 ; 3.473 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12] ; sys_clk    ; 3.550 ; 3.473 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13] ; sys_clk    ; 3.550 ; 3.473 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14] ; sys_clk    ; 3.549 ; 3.472 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15] ; sys_clk    ; 3.549 ; 3.472 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                 ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; lcd_data[*]   ; sys_clk    ; 5.477 ; 5.363 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]  ; sys_clk    ; 5.477 ; 5.363 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]  ; sys_clk    ; 5.786 ; 5.672 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]  ; sys_clk    ; 5.786 ; 5.672 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]  ; sys_clk    ; 5.496 ; 5.382 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]  ; sys_clk    ; 5.496 ; 5.382 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]  ; sys_clk    ; 7.108 ; 6.994 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]  ; sys_clk    ; 6.961 ; 6.847 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]  ; sys_clk    ; 6.961 ; 6.847 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]  ; sys_clk    ; 5.477 ; 5.363 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]  ; sys_clk    ; 5.574 ; 5.460 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10] ; sys_clk    ; 5.477 ; 5.363 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11] ; sys_clk    ; 6.006 ; 5.892 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12] ; sys_clk    ; 6.006 ; 5.892 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13] ; sys_clk    ; 6.480 ; 6.366 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14] ; sys_clk    ; 6.480 ; 6.366 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15] ; sys_clk    ; 7.108 ; 6.994 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]   ; sys_clk    ; 3.041 ; 2.938 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]  ; sys_clk    ; 3.052 ; 2.938 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]  ; sys_clk    ; 3.045 ; 2.947 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]  ; sys_clk    ; 3.041 ; 2.943 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]  ; sys_clk    ; 3.044 ; 2.946 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]  ; sys_clk    ; 3.041 ; 2.943 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]  ; sys_clk    ; 4.490 ; 4.492 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]  ; sys_clk    ; 3.052 ; 2.938 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; sys_clk    ; 3.044 ; 2.946 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; sys_clk    ; 3.135 ; 3.058 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; sys_clk    ; 3.042 ; 2.944 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; sys_clk    ; 3.131 ; 3.054 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11] ; sys_clk    ; 3.130 ; 3.053 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12] ; sys_clk    ; 3.131 ; 3.054 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13] ; sys_clk    ; 3.131 ; 3.054 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14] ; sys_clk    ; 3.130 ; 3.053 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15] ; sys_clk    ; 3.130 ; 3.053 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                ;
+---------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-----------+-----------+------------+---------------------------------------------------+
; lcd_data[*]   ; sys_clk    ; 6.636     ; 6.750     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]  ; sys_clk    ; 6.636     ; 6.750     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]  ; sys_clk    ; 6.939     ; 7.053     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]  ; sys_clk    ; 6.939     ; 7.053     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]  ; sys_clk    ; 6.688     ; 6.802     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]  ; sys_clk    ; 6.688     ; 6.802     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]  ; sys_clk    ; 8.310     ; 8.424     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]  ; sys_clk    ; 8.128     ; 8.242     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]  ; sys_clk    ; 8.128     ; 8.242     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]  ; sys_clk    ; 6.636     ; 6.750     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]  ; sys_clk    ; 6.757     ; 6.871     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10] ; sys_clk    ; 6.636     ; 6.750     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11] ; sys_clk    ; 7.233     ; 7.347     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12] ; sys_clk    ; 7.233     ; 7.347     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13] ; sys_clk    ; 7.651     ; 7.765     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14] ; sys_clk    ; 7.651     ; 7.765     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15] ; sys_clk    ; 8.310     ; 8.424     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]   ; sys_clk    ; 3.403     ; 3.517     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]  ; sys_clk    ; 3.403     ; 3.517     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]  ; sys_clk    ; 3.445     ; 3.543     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]  ; sys_clk    ; 3.442     ; 3.540     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]  ; sys_clk    ; 3.445     ; 3.543     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]  ; sys_clk    ; 3.441     ; 3.539     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]  ; sys_clk    ; 4.990     ; 4.988     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]  ; sys_clk    ; 3.403     ; 3.517     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; sys_clk    ; 3.445     ; 3.543     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; sys_clk    ; 3.557     ; 3.634     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; sys_clk    ; 3.442     ; 3.540     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; sys_clk    ; 3.552     ; 3.629     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11] ; sys_clk    ; 3.552     ; 3.629     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12] ; sys_clk    ; 3.552     ; 3.629     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13] ; sys_clk    ; 3.552     ; 3.629     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14] ; sys_clk    ; 3.551     ; 3.628     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15] ; sys_clk    ; 3.551     ; 3.628     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                        ;
+---------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-----------+-----------+------------+---------------------------------------------------+
; lcd_data[*]   ; sys_clk    ; 5.195     ; 5.309     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]  ; sys_clk    ; 5.195     ; 5.309     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]  ; sys_clk    ; 5.486     ; 5.600     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]  ; sys_clk    ; 5.486     ; 5.600     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]  ; sys_clk    ; 5.245     ; 5.359     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]  ; sys_clk    ; 5.245     ; 5.359     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]  ; sys_clk    ; 6.802     ; 6.916     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]  ; sys_clk    ; 6.627     ; 6.741     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]  ; sys_clk    ; 6.627     ; 6.741     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]  ; sys_clk    ; 5.195     ; 5.309     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]  ; sys_clk    ; 5.312     ; 5.426     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10] ; sys_clk    ; 5.195     ; 5.309     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11] ; sys_clk    ; 5.768     ; 5.882     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12] ; sys_clk    ; 5.768     ; 5.882     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13] ; sys_clk    ; 6.169     ; 6.283     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14] ; sys_clk    ; 6.169     ; 6.283     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15] ; sys_clk    ; 6.802     ; 6.916     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]   ; sys_clk    ; 2.982     ; 3.096     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]  ; sys_clk    ; 2.982     ; 3.096     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]  ; sys_clk    ; 3.023     ; 3.121     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]  ; sys_clk    ; 3.019     ; 3.117     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]  ; sys_clk    ; 3.022     ; 3.120     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]  ; sys_clk    ; 3.019     ; 3.117     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]  ; sys_clk    ; 4.568     ; 4.566     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]  ; sys_clk    ; 2.982     ; 3.096     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; sys_clk    ; 3.022     ; 3.120     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; sys_clk    ; 3.134     ; 3.211     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; sys_clk    ; 3.020     ; 3.118     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; sys_clk    ; 3.130     ; 3.207     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11] ; sys_clk    ; 3.129     ; 3.206     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12] ; sys_clk    ; 3.130     ; 3.207     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13] ; sys_clk    ; 3.130     ; 3.207     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14] ; sys_clk    ; 3.129     ; 3.206     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15] ; sys_clk    ; 3.129     ; 3.206     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+---------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 18.049 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                      ; Synchronization Node                                                                                                                                                                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
;                                                                                                                                                                                  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                            ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                            ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|monitor_ready ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                               ;
; Synchronization Node    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                    ; 18.049                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                       ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 9.039        ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 9.010        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                           ;
; Synchronization Node    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 18.061                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 9.038        ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 9.023        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                           ;
; Synchronization Node    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 18.062                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 9.037        ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 9.025        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                                                                                              ;
; Synchronization Node    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                         ; 196.113                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.016       ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.097       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|monitor_ready                                                                                                                                                   ;
; Synchronization Node    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                         ; 196.715                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|monitor_ready                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.017       ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 97.698       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 63.65 MHz  ; 63.65 MHz       ; altera_reserved_tck                               ;      ;
; 103.33 MHz ; 103.33 MHz      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 106.38 MHz ; 106.38 MHz      ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.322  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.936  ; 0.000         ;
; altera_reserved_tck                               ; 42.144 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.009 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.318 ; 0.000         ;
; altera_reserved_tck                               ; 0.400 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 4.867  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.957  ; 0.000         ;
; altera_reserved_tck                               ; 47.081 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.271 ; 0.000         ;
; altera_reserved_tck                               ; 1.477 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 1.740 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.608  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 9.444  ; 0.000         ;
; sys_clk                                           ; 9.943  ; 0.000         ;
; altera_reserved_tck                               ; 49.482 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------+------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.322 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 9.599      ;
; 0.322 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 9.599      ;
; 0.322 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 9.599      ;
; 0.322 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 9.599      ;
; 0.413 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[10]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.529      ;
; 0.413 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[7]      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.529      ;
; 0.413 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[6]      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.529      ;
; 0.413 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[5]      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.529      ;
; 0.413 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[4]      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.529      ;
; 0.413 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[3]      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.529      ;
; 0.413 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[2]      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.529      ;
; 0.413 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[14]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.529      ;
; 0.413 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[13]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.529      ;
; 0.413 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[22]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.529      ;
; 0.425 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 9.496      ;
; 0.425 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 9.496      ;
; 0.425 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 9.496      ;
; 0.425 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 9.496      ;
; 0.458 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 9.464      ;
; 0.458 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 9.464      ;
; 0.458 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 9.464      ;
; 0.458 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 9.464      ;
; 0.459 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[1]      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 9.486      ;
; 0.459 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[15]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 9.486      ;
; 0.459 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[8]      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 9.486      ;
; 0.459 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[21]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 9.486      ;
; 0.459 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[20]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 9.486      ;
; 0.459 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[18]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 9.486      ;
; 0.459 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[17]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 9.486      ;
; 0.459 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[31]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 9.486      ;
; 0.459 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[30]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 9.486      ;
; 0.459 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[24]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 9.486      ;
; 0.461 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[0]      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 9.480      ;
; 0.461 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[12]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 9.480      ;
; 0.469 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[11]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 9.483      ;
; 0.469 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[9]      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 9.483      ;
; 0.469 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[23]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 9.483      ;
; 0.469 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[16]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 9.483      ;
; 0.469 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[29]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 9.483      ;
; 0.469 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[28]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 9.483      ;
; 0.469 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[27]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 9.483      ;
; 0.469 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[26]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 9.483      ;
; 0.469 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[25]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 9.483      ;
; 0.502 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[15] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 9.419      ;
; 0.502 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[15] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 9.419      ;
; 0.502 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[15] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 9.419      ;
; 0.502 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[15] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.081     ; 9.419      ;
; 0.509 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[19]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.433      ;
; 0.514 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 9.408      ;
; 0.514 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 9.408      ;
; 0.514 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 9.408      ;
; 0.514 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 9.408      ;
; 0.516 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[10]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.426      ;
; 0.516 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[7]      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.426      ;
; 0.516 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[6]      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.426      ;
; 0.516 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[5]      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.426      ;
; 0.516 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[4]      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.426      ;
; 0.516 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[3]      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.426      ;
; 0.516 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[2]      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.426      ;
; 0.516 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[14]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.426      ;
; 0.516 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[13]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.426      ;
; 0.516 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[22]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.426      ;
; 0.523 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[11] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 9.399      ;
; 0.523 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[11] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 9.399      ;
; 0.523 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[11] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 9.399      ;
; 0.523 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[11] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 9.399      ;
; 0.549 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[10]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 9.394      ;
; 0.549 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[7]      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 9.394      ;
; 0.549 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[6]      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 9.394      ;
; 0.549 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[5]      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 9.394      ;
; 0.549 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[4]      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 9.394      ;
; 0.549 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[3]      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 9.394      ;
; 0.549 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[2]      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 9.394      ;
; 0.549 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[14]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 9.394      ;
; 0.549 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[13]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 9.394      ;
; 0.549 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[22]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 9.394      ;
; 0.562 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[1]      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 9.383      ;
; 0.562 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[15]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 9.383      ;
; 0.562 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[8]      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 9.383      ;
; 0.562 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[21]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 9.383      ;
; 0.562 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[20]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 9.383      ;
; 0.562 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[18]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 9.383      ;
; 0.562 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[17]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 9.383      ;
; 0.562 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[31]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 9.383      ;
; 0.562 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[30]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 9.383      ;
; 0.562 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[24]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 9.383      ;
; 0.564 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[0]      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 9.377      ;
; 0.564 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[12]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 9.377      ;
; 0.572 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[11]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 9.380      ;
; 0.572 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[9]      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 9.380      ;
; 0.572 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[23]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 9.380      ;
; 0.572 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[16]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 9.380      ;
; 0.572 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[29]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 9.380      ;
; 0.572 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[28]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 9.380      ;
; 0.572 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[27]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 9.380      ;
; 0.572 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[26]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 9.380      ;
; 0.572 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[25]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.050     ; 9.380      ;
; 0.593 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[15] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[10]     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.349      ;
; 0.593 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[15] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[7]      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.349      ;
; 0.593 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[15] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[6]      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.060     ; 9.349      ;
+-------+----------------------------------------------------------------+------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.936 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.902     ;
; 1.936 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.902     ;
; 1.936 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.902     ;
; 1.936 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.902     ;
; 1.936 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.902     ;
; 1.936 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.902     ;
; 1.936 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.902     ;
; 1.943 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.895     ;
; 1.943 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.895     ;
; 1.943 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.895     ;
; 1.943 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.895     ;
; 1.943 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.895     ;
; 1.943 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.895     ;
; 1.943 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.895     ;
; 2.071 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.767     ;
; 2.071 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.767     ;
; 2.071 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.767     ;
; 2.071 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.767     ;
; 2.071 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.767     ;
; 2.071 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.767     ;
; 2.071 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.767     ;
; 2.077 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.761     ;
; 2.077 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.761     ;
; 2.077 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.761     ;
; 2.077 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.761     ;
; 2.077 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.761     ;
; 2.077 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.761     ;
; 2.077 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.761     ;
; 2.090 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.919      ; 11.868     ;
; 2.097 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.919      ; 11.861     ;
; 2.156 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.636      ; 11.482     ;
; 2.160 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.636      ; 11.478     ;
; 2.161 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.636      ; 11.477     ;
; 2.162 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.636      ; 11.476     ;
; 2.163 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.675     ;
; 2.163 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.675     ;
; 2.163 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.675     ;
; 2.163 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.675     ;
; 2.163 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.675     ;
; 2.163 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.675     ;
; 2.163 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.675     ;
; 2.163 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.636      ; 11.475     ;
; 2.167 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.636      ; 11.471     ;
; 2.168 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.636      ; 11.470     ;
; 2.169 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.636      ; 11.469     ;
; 2.218 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.620     ;
; 2.218 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.620     ;
; 2.218 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.620     ;
; 2.218 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.620     ;
; 2.218 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.620     ;
; 2.218 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.620     ;
; 2.218 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.620     ;
; 2.223 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[2]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.615     ;
; 2.223 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[2]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.615     ;
; 2.223 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[2]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.615     ;
; 2.223 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[2]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.615     ;
; 2.223 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[2]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.615     ;
; 2.223 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[2]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.615     ;
; 2.223 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[2]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.615     ;
; 2.225 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.919      ; 11.733     ;
; 2.231 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.919      ; 11.727     ;
; 2.257 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.581     ;
; 2.257 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.581     ;
; 2.257 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.581     ;
; 2.257 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.581     ;
; 2.257 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.581     ;
; 2.257 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.581     ;
; 2.257 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.581     ;
; 2.262 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.638      ; 11.378     ;
; 2.262 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.576     ;
; 2.262 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.576     ;
; 2.262 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.576     ;
; 2.262 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.576     ;
; 2.262 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.576     ;
; 2.262 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.576     ;
; 2.262 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.576     ;
; 2.263 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.638      ; 11.377     ;
; 2.265 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.638      ; 11.375     ;
; 2.269 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.638      ; 11.371     ;
; 2.270 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.638      ; 11.370     ;
; 2.272 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.638      ; 11.368     ;
; 2.291 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.636      ; 11.347     ;
; 2.295 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.636      ; 11.343     ;
; 2.296 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.636      ; 11.342     ;
; 2.297 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.636      ; 11.341     ;
; 2.297 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.636      ; 11.341     ;
; 2.301 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.636      ; 11.337     ;
; 2.302 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.636      ; 11.336     ;
; 2.303 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.636      ; 11.335     ;
; 2.313 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[1]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.525     ;
; 2.313 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[1]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.525     ;
; 2.313 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[1]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.525     ;
; 2.313 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[1]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.525     ;
; 2.313 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[1]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.525     ;
; 2.313 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[1]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.525     ;
; 2.313 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[1]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.914      ; 11.525     ;
; 2.317 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.919      ; 11.641     ;
; 2.325 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.913      ; 11.512     ;
; 2.325 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.913      ; 11.512     ;
; 2.325 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.913      ; 11.512     ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 42.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.177      ; 8.035      ;
; 42.599 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 7.554      ;
; 42.644 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.164      ; 7.522      ;
; 42.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 7.425      ;
; 43.095 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 7.059      ;
; 43.106 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.136      ; 7.032      ;
; 43.149 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 7.004      ;
; 43.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 6.957      ;
; 43.276 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 6.878      ;
; 43.307 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 6.846      ;
; 43.365 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 6.774      ;
; 43.445 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 6.710      ;
; 43.660 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.185      ; 6.527      ;
; 43.669 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][8]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 6.484      ;
; 43.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 6.463      ;
; 43.732 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.153      ; 6.423      ;
; 43.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 6.408      ;
; 44.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][9]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 5.956      ;
; 44.846 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 5.305      ;
; 45.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.150      ; 4.955      ;
; 45.754 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 4.405      ;
; 46.266 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 3.885      ;
; 46.534 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 3.617      ;
; 46.737 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.149      ; 3.414      ;
; 46.763 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 3.391      ;
; 46.900 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 3.254      ;
; 46.928 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.128      ; 3.202      ;
; 46.930 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 3.210      ;
; 47.293 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.152      ; 2.861      ;
; 47.327 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.120      ; 2.795      ;
; 47.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.129      ; 2.693      ;
; 47.722 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                             ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.114      ; 2.394      ;
; 47.892 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.138      ; 2.248      ;
; 48.070 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.151      ; 2.083      ;
; 48.887 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                          ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.142      ; 1.257      ;
; 92.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.925      ;
; 92.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.925      ;
; 92.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.925      ;
; 92.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.925      ;
; 92.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.925      ;
; 92.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.925      ;
; 92.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.925      ;
; 92.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.925      ;
; 92.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.925      ;
; 92.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.925      ;
; 93.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.837      ;
; 93.117 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.782      ;
; 93.118 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.788      ;
; 93.135 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 6.771      ;
; 93.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.744      ;
; 93.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.744      ;
; 93.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.744      ;
; 93.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.744      ;
; 93.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.744      ;
; 93.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.744      ;
; 93.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.744      ;
; 93.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.744      ;
; 93.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.744      ;
; 93.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.104     ; 6.744      ;
; 93.158 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 6.733      ;
; 93.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.111     ; 6.716      ;
; 93.181 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.733      ;
; 93.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.709      ;
; 93.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.703      ;
; 93.220 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.694      ;
; 93.221 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.678      ;
; 93.232 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.682      ;
; 93.233 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 6.681      ;
; 93.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.640      ;
; 93.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.640      ;
; 93.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.640      ;
; 93.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.640      ;
; 93.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.640      ;
; 93.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.640      ;
; 93.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.640      ;
; 93.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.640      ;
; 93.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.640      ;
; 93.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.119     ; 6.640      ;
; 93.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.654      ;
; 93.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.648      ;
; 93.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.639      ;
; 93.272 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.627      ;
; 93.273 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.103     ; 6.626      ;
; 93.315 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 6.598      ;
; 93.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.554      ;
; 93.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.554      ;
; 93.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.554      ;
; 93.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.554      ;
; 93.373 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 6.554      ;
; 93.380 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.525      ;
; 93.396 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 6.509      ;
; 93.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.495      ;
; 93.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.500      ;
; 93.423 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.496      ;
; 93.439 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 6.480      ;
; 93.447 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.460      ;
; 93.449 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.458      ;
; 93.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.455      ;
; 93.452 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.110     ; 6.440      ;
; 93.454 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 6.453      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.009 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[7]                      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.119      ; 4.343      ;
; 0.351 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[10]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.111      ; 4.677      ;
; 0.401 ; lcd_top:u_lcd_top|clk_div:u_clk_div|clk_8_3m                                                           ; lcd_top:u_lcd_top|clk_div:u_clk_div|clk_8_3m                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[1]                                                        ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[1]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[2]                                                        ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[2]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|rs_r                                                       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|rs_r                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[15]                                                 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[15]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[14]                                                 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[14]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[12]                                                 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[12]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[9]                                                  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[9]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[8]                                                  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[8]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[7]                                                  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[7]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[6]                                                  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[6]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[4]                                                  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[4]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[1]                                                  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[1]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step2                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step2                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[0]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[0]                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[1]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[1]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[3]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[3]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[4]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[4]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[6]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[6]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[6]                                               ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[6]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[7]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[7]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[9]                                               ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[9]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_blank_cnt[5]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_blank_cnt[5]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[6]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[6]                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[9]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[9]                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[0]                                                        ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[0]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; lcd_top:u_lcd_top|clk_div:u_clk_div|div4_cnt[0]                                                        ; lcd_top:u_lcd_top|clk_div:u_clk_div|div4_cnt[0]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; lcd_top:u_lcd_top|clk_div:u_clk_div|clk_25m                                                            ; lcd_top:u_lcd_top|clk_div:u_clk_div|clk_25m                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_r                                                       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_r                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.439 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[1]                      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.130      ; 4.784      ;
; 0.462 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[3]                      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.130      ; 4.807      ;
; 0.462 ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[0]                                                        ; lcd_top:u_lcd_top|clk_div:u_clk_div|clk_8_3m                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.730      ;
; 0.462 ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[0]                                                        ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[1]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.730      ;
; 0.462 ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[0]                                                        ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[2]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.730      ;
; 0.483 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[2]                                               ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[2]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.093      ; 4.791      ;
; 0.483 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[0]                      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.130      ; 4.828      ;
; 0.491 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.idle                                               ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[0]                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.759      ;
; 0.494 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.idle                                               ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|rs_r                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.762      ;
; 0.500 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[9]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.768      ;
; 0.507 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[2]                      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.130      ; 4.852      ;
; 0.508 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.348      ; 1.086      ;
; 0.516 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[4]                      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.130      ; 4.861      ;
; 0.532 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[11]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.093      ; 4.840      ;
; 0.541 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[14]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[14]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.093      ; 4.849      ;
; 0.556 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.346      ; 1.132      ;
; 0.557 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[3]                                               ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[3]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.093      ; 4.865      ;
; 0.561 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.348      ; 1.139      ;
; 0.562 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.348      ; 1.140      ;
; 0.563 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[13]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[13]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.093      ; 4.871      ;
; 0.566 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.348      ; 1.144      ;
; 0.569 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.348      ; 1.147      ;
; 0.582 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[12]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.093      ; 4.890      ;
; 0.588 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]                                               ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[6]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.093      ; 4.896      ;
; 0.593 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a9~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.350      ; 1.173      ;
; 0.599 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[0]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.867      ;
; 0.606 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.874      ;
; 0.619 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[9]                                               ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[9]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.093      ; 4.927      ;
; 0.628 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[10]                                                  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[10]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.896      ;
; 0.636 ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[2]                                                        ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[0]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.904      ;
; 0.645 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[6]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.913      ;
; 0.646 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[5]                      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.130      ; 4.991      ;
; 0.678 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[10]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.946      ;
; 0.703 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step2                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_r                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.971      ;
; 0.705 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[3]                                                   ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[3]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.973      ;
; 0.706 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[9]                                                   ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[9]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[7]                                                   ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[7]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[9]                                                   ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[9]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[9]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[9]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[7]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[7]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[5]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[5]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.974      ;
; 0.707 ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[1]                                                        ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[2]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[1]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[1]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.975      ;
; 0.708 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[2]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[2]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.708 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[3]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[3]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[5]                                                   ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[5]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[5]                                                   ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[5]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[7]                                                   ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[7]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[3]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[3]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[5]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[5]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[7]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[7]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[9]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[9]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.711 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[8]                                                   ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[8]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[2]                                                   ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[2]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.979      ;
; 0.711 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[8]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[8]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[4]                                                   ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[4]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[6]                                                   ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[6]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.980      ;
+-------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                     ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.318 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a18~porta_datain_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 0.978      ;
; 0.327 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a63~porta_datain_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 0.983      ;
; 0.337 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a54~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 0.992      ;
; 0.382 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                       ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                       ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                            ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                            ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_out_s1_translator|wait_latency_counter[1]                                                                               ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_out_s1_translator|wait_latency_counter[1]                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_mlcd_wr_n|data_out                                                                                                                                                                    ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_mlcd_wr_n|data_out                                                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                        ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.383 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS                              ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                    ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                   ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                               ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 0.669      ;
; 0.384 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_wr_active                                                                                                                                                                 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_wr_active                                                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a36~porta_datain_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.428      ; 1.045      ;
; 0.387 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a18~porta_datain_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.046      ;
; 0.388 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a27~porta_datain_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.047      ;
; 0.389 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a0~porta_datain_reg0   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.048      ;
; 0.391 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a27~porta_datain_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.052      ;
; 0.391 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_valid_bits[3]                                                                                                                                                             ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_datain_reg0                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.052      ;
; 0.393 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][90]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a90~porta_datain_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.423      ; 1.046      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][85]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a81~porta_datain_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.430      ; 1.056      ;
; 0.396 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a27~porta_datain_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.055      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a18~porta_datain_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.051      ;
; 0.397 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a9~porta_datain_reg0   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.056      ;
; 0.397 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_out_s1_translator|wait_latency_counter[0]                                                                               ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_out_s1_translator|wait_latency_counter[0]                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.684      ;
; 0.398 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][102]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a99~porta_datain_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.059      ;
; 0.398 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_valid_bits[1]                                                                                                                                                             ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_datain_reg0                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.059      ;
; 0.398 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_valid_bits[2]                                                                                                                                                             ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_datain_reg0                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.059      ;
; 0.399 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|i_readdata_d1[0]                                                                                                                                                                  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.420      ; 1.049      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                       ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                                                        ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][74]                                                                        ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][74]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][47]                                                                        ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][47]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52]                                                                        ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][52]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][53]                                                                        ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][53]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][54]                                                                        ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][54]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][56]                                                                        ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][56]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][57]                                                                        ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][57]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][58]                                                                        ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][58]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][59]                                                                        ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][59]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][60]                                                                        ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][60]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][61]                                                                        ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][61]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45]                                                                        ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][45]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][75]                                                                        ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][75]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][17]                                                                        ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][17]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][16]                                                                        ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][16]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]                                                                        ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][55]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                       ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][104]                                                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a99~porta_datain_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.055      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][77]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a72~porta_datain_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.061      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a18~porta_datain_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.429      ; 1.059      ;
; 0.400 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|last_level_delayed    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_bridge_control:u_bridge_ctrl|step                                                                                                                                                                                  ; sdram_bridge_control:u_bridge_ctrl|step                                                                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|monitor_error                                         ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|monitor_error                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|monitor_ready                                         ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|monitor_ready                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_ocimem:the_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd                                                 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_ocimem:the_qsys_nios2_qsys_nios2_ocimem|jtag_ram_rd                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|resetlatch                                            ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|resetlatch                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|jtag_break                                            ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|jtag_break                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|break_on_reset                                        ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|break_on_reset                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_ocimem:the_qsys_nios2_qsys_nios2_ocimem|avalon_ociram_readdata_ready                                ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_ocimem:the_qsys_nios2_qsys_nios2_ocimem|avalon_ociram_readdata_ready                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|EOP                                                                                                                                   ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|EOP                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_data_dir|data_out                                                                                                                                                                 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_data_dir|data_out                                                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_dir_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                            ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_dir_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_dir_s1_translator|wait_latency_counter[1]                                                                               ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_dir_s1_translator|wait_latency_counter[1]                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_dir_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                            ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_dir_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_mlcd_rst_n|data_out                                                                                                                                                                   ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_mlcd_rst_n|data_out                                                                                                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_valid_bits[7]                                                                                                                                                             ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_valid_bits[7]                                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_valid_bits[6]                                                                                                                                                             ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_valid_bits[6]                                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_valid_bits[5]                                                                                                                                                             ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_valid_bits[5]                                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_valid_bits[4]                                                                                                                                                             ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_valid_bits[4]                                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_valid_bits[3]                                                                                                                                                             ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_valid_bits[3]                                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_valid_bits[2]                                                                                                                                                             ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_valid_bits[2]                                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_valid_bits[1]                                                                                                                                                             ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_valid_bits[1]                                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_valid_bits[0]                                                                                                                                                             ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_valid_bits[0]                                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[15]                                                                                                          ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[15]                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[10]                                                                                                          ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[10]                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                       ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                            ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|full                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                           ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|empty                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[11]                                                                                                          ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[11]                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[12]                                                                                                          ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[12]                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[15]                                                                                                          ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[15]                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[13]                                                                                                          ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[13]                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[5]                                                                                                           ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[5]                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[7]                                                                                                           ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[7]                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[8]                                                                                                           ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[8]                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[3]                                                                                                           ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[3]                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[2]                                                                                                           ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[2]                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[1]                                                                                                           ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[1]                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[0]                                                                                                           ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[0]                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[12]                                                                                                          ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_002|data_reg[12]                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                       ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                       ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                       ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[1]                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                                                                       ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_dir_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][114]                                                            ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_dir_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][114]                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|i_read                                                                                                                                                                            ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|i_read                                                                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_ap_offset[1]                                                                                                                                                              ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_ap_offset[1]                                                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                             ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                               ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[31]                                                       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.404 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                     ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.070      ; 0.669      ;
; 0.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                        ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.684      ;
; 0.450 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 0.738      ;
; 0.451 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 0.739      ;
; 0.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.721      ;
; 0.455 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.724      ;
; 0.456 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.093      ; 0.744      ;
; 0.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.726      ;
; 0.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.732      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|tck_t_dav                                                                                                                                                                                                                                   ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.739      ;
; 0.473 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.741      ;
; 0.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.743      ;
; 0.474 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.743      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.743      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.744      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.744      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[256]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[255]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.744      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[262]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[261]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.743      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[274]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[273]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.744      ;
; 0.475 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[298]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[297]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.744      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.743      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.743      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[214]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[253]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[252]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[285]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[284]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.745      ;
; 0.476 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[300]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[299]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[82]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[81]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[83]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[85]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[84]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[99]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[98]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[129]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[128]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.744      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[145]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[144]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.746      ;
; 0.477 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 0.746      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.867 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|clk_25m                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.166     ; 4.969      ;
; 4.867 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|div4_cnt[0]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.166     ; 4.969      ;
; 4.867 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[1]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.166     ; 4.969      ;
; 4.867 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[2]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.166     ; 4.969      ;
; 4.867 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[0]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.166     ; 4.969      ;
; 4.867 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|clk_8_3m                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.166     ; 4.969      ;
; 4.869 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|clk_12_5m                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 4.971      ;
; 8.387 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.922      ; 5.459      ;
; 8.387 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.922      ; 5.459      ;
; 8.387 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.922      ; 5.459      ;
; 8.387 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.922      ; 5.459      ;
; 8.387 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.922      ; 5.459      ;
; 8.387 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.922      ; 5.459      ;
; 8.387 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.922      ; 5.459      ;
; 8.391 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.921      ; 5.454      ;
; 8.391 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.921      ; 5.454      ;
; 8.391 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.921      ; 5.454      ;
; 8.391 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.921      ; 5.454      ;
; 8.391 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.921      ; 5.454      ;
; 8.391 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.921      ; 5.454      ;
; 8.391 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.921      ; 5.454      ;
; 8.391 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.921      ; 5.454      ;
; 8.391 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.921      ; 5.454      ;
; 8.504 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a9~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.928      ; 5.463      ;
; 8.508 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.927      ; 5.458      ;
; 8.686 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[2]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.646      ; 4.962      ;
; 8.686 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[3]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.646      ; 4.962      ;
; 8.686 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[5]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.646      ; 4.962      ;
; 8.686 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[10]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.646      ; 4.962      ;
; 8.686 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[11]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.646      ; 4.962      ;
; 8.686 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[13]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.646      ; 4.962      ;
; 8.686 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_done_d0                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.632      ; 4.948      ;
; 8.686 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[12]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.623      ; 4.939      ;
; 8.686 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[7]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.623      ; 4.939      ;
; 8.686 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[13]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.623      ; 4.939      ;
; 8.686 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[8]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.623      ; 4.939      ;
; 8.686 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[2]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.623      ; 4.939      ;
; 8.686 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[3]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.623      ; 4.939      ;
; 8.686 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[11]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.623      ; 4.939      ;
; 8.686 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[1]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.623      ; 4.939      ;
; 8.686 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[5]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.623      ; 4.939      ;
; 8.686 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[4]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.623      ; 4.939      ;
; 8.686 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[6]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.623      ; 4.939      ;
; 8.686 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[15]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.623      ; 4.939      ;
; 8.686 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[14]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.623      ; 4.939      ;
; 8.686 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[0]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.623      ; 4.939      ;
; 8.686 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[9]                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.623      ; 4.939      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_done_d1                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.637      ; 4.952      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[1]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.637      ; 4.952      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[1]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.637      ; 4.952      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[2]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.637      ; 4.952      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[3]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.637      ; 4.952      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[4]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.637      ; 4.952      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[5]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.637      ; 4.952      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[6]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.637      ; 4.952      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[7]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.637      ; 4.952      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[3]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.637      ; 4.952      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[4]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.637      ; 4.952      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[6]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.637      ; 4.952      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[6]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.637      ; 4.952      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[7]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.637      ; 4.952      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[9]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.637      ; 4.952      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[9]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.637      ; 4.952      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[10]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.637      ; 4.952      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[0]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.637      ; 4.952      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[0]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.638      ; 4.953      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[1]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.638      ; 4.953      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[2]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.638      ; 4.953      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[3]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.638      ; 4.953      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[4]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.638      ; 4.953      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[5]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.638      ; 4.953      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[6]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.638      ; 4.953      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[7]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.638      ; 4.953      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[8]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.638      ; 4.953      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[9]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.638      ; 4.953      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[10]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.638      ; 4.953      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_blank_cnt[5]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.637      ; 4.952      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[6]                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.637      ; 4.952      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[9]                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.637      ; 4.952      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step3                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.637      ; 4.952      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step1                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.637      ; 4.952      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_r                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.637      ; 4.952      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.idle                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.637      ; 4.952      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[0]                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.637      ; 4.952      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step2                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.637      ; 4.952      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[8]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.637      ; 4.952      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|rd_en                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.637      ; 4.952      ;
; 8.687 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|rs_r                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.637      ; 4.952      ;
; 8.688 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.649      ; 4.963      ;
; 8.688 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.650      ; 4.964      ;
; 8.688 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[4]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.650      ; 4.964      ;
; 8.688 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[8]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.650      ; 4.964      ;
; 8.688 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[14]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.650      ; 4.964      ;
; 8.688 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[15]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.650      ; 4.964      ;
; 8.689 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[1]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.649      ; 4.962      ;
; 8.689 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[6]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.649      ; 4.962      ;
; 8.689 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[7]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.649      ; 4.962      ;
; 8.689 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[9]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.649      ; 4.962      ;
; 8.689 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[12]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.649      ; 4.962      ;
; 8.689 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 3.644      ; 4.957      ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 4.957 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[10]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 4.946      ;
; 4.957 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[11]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 4.946      ;
; 4.957 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[13]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 4.946      ;
; 4.957 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[14]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 4.945      ;
; 4.957 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[16]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 4.946      ;
; 4.957 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[24]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 4.946      ;
; 4.957 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[21]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 4.946      ;
; 4.957 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[22]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 4.946      ;
; 4.957 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[23]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.099     ; 4.946      ;
; 4.957 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[25]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.100     ; 4.945      ;
; 4.959 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[2]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.963      ;
; 4.959 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[3]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.963      ;
; 4.959 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[1]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.963      ;
; 4.959 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[0]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.963      ;
; 4.959 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[5]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.963      ;
; 4.959 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[4]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.963      ;
; 4.959 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.963      ;
; 4.959 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.080     ; 4.963      ;
; 4.960 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_read                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.959      ;
; 4.960 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[11]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.960      ;
; 4.960 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[12]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.960      ;
; 4.960 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[13]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.960      ;
; 4.960 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.960      ;
; 4.960 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[15]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.960      ;
; 4.960 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[16]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.960      ;
; 4.960 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[17]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.960      ;
; 4.960 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[18]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.960      ;
; 4.960 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[19]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.960      ;
; 4.960 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[21]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.960      ;
; 4.960 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[22]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.960      ;
; 4.960 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[23]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.960      ;
; 4.960 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[24]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.960      ;
; 4.960 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[25]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.960      ;
; 4.960 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[20]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.960      ;
; 4.960 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[10]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.082     ; 4.960      ;
; 4.960 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[12]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.959      ;
; 4.960 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[15]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.959      ;
; 4.960 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[17]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.959      ;
; 4.960 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[18]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.959      ;
; 4.960 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[19]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.959      ;
; 4.960 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[20]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.083     ; 4.959      ;
; 4.962 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[4]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 4.949      ;
; 4.962 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[1]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 4.949      ;
; 4.962 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 4.949      ;
; 4.962 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 4.949      ;
; 4.962 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 4.949      ;
; 4.962 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 4.949      ;
; 4.962 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 4.949      ;
; 4.962 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 4.949      ;
; 4.962 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 4.949      ;
; 4.962 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 4.949      ;
; 4.962 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 4.949      ;
; 4.962 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 4.949      ;
; 4.962 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 4.949      ;
; 4.962 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 4.949      ;
; 4.962 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 4.949      ;
; 4.962 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 4.949      ;
; 4.962 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 4.949      ;
; 4.962 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[2]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 4.949      ;
; 4.962 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[3]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 4.949      ;
; 4.962 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[0]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 4.949      ;
; 4.962 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[5]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 4.949      ;
; 4.962 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[10]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 4.949      ;
; 4.962 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[8]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 4.949      ;
; 4.962 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[6]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 4.949      ;
; 4.962 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[9]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 4.949      ;
; 4.962 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[7]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.091     ; 4.949      ;
; 4.968 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[0]                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 4.966      ;
; 4.968 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[5]                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 4.966      ;
; 4.968 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[7]                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 4.966      ;
; 4.968 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[9]                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 4.966      ;
; 4.968 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[8]                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 4.966      ;
; 4.968 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[6]                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 4.966      ;
; 4.968 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[4]                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 4.966      ;
; 4.968 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[3]                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 4.966      ;
; 4.968 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[2]                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 4.966      ;
; 4.968 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[1]                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.068     ; 4.966      ;
; 4.968 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|step                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.069     ; 4.965      ;
; 4.970 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[1]                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 4.962      ;
; 4.970 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[1]                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 4.962      ;
; 4.970 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[2]                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 4.962      ;
; 4.970 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[3]                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 4.962      ;
; 4.970 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[4]                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 4.962      ;
; 4.970 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[5]                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 4.962      ;
; 4.970 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[6]                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 4.962      ;
; 4.970 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[7]                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 4.962      ;
; 4.970 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[7]                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 4.962      ;
; 4.970 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|step_1                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.071     ; 4.961      ;
; 4.971 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrfull_eq_comp_lsb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.953      ;
; 4.971 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrfull_eq_comp_msb_mux_reg                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.953      ;
; 4.971 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[10]                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.958      ;
; 4.971 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[8]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.958      ;
; 4.971 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[6]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.958      ;
; 4.971 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[9]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.958      ;
; 4.971 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[7]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.958      ;
; 4.971 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[0]                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.953      ;
; 4.971 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.953      ;
; 4.971 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.078     ; 4.953      ;
; 4.971 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.958      ;
; 4.971 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[7] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.073     ; 4.958      ;
+-------+-----------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.115      ; 3.036      ;
; 47.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.114      ; 2.607      ;
; 47.962 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.137      ; 2.177      ;
; 95.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.291      ;
; 95.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.277      ;
; 95.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.277      ;
; 95.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.277      ;
; 95.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.277      ;
; 95.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.277      ;
; 95.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.277      ;
; 95.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.277      ;
; 95.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.277      ;
; 95.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.277      ;
; 95.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.277      ;
; 95.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.292      ;
; 95.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[249] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.292      ;
; 95.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[250] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.292      ;
; 95.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[251] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.292      ;
; 95.640 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[260] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.291      ;
; 95.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.262      ;
; 95.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.262      ;
; 95.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.262      ;
; 95.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.262      ;
; 95.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.262      ;
; 95.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.262      ;
; 95.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.262      ;
; 95.642 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.098     ; 4.262      ;
; 95.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.263      ;
; 95.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.264      ;
; 95.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.264      ;
; 95.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.264      ;
; 95.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.264      ;
; 95.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.264      ;
; 95.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.264      ;
; 95.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.264      ;
; 95.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.264      ;
; 95.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.264      ;
; 95.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.264      ;
; 95.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.264      ;
; 95.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.096     ; 4.263      ;
; 95.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.264      ;
; 95.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.095     ; 4.264      ;
; 95.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.284      ;
; 95.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.284      ;
; 95.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.284      ;
; 95.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.284      ;
; 95.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.284      ;
; 95.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.284      ;
; 95.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.284      ;
; 95.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.284      ;
; 95.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.284      ;
; 95.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.284      ;
; 95.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.284      ;
; 95.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.284      ;
; 95.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.284      ;
; 95.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.284      ;
; 95.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[261] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.288      ;
; 95.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[262] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.288      ;
; 95.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[263] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.288      ;
; 95.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[264] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.288      ;
; 95.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[265] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.288      ;
; 95.643 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[266] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.288      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.285      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.285      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.285      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.285      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.285      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.064     ; 4.285      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[164] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.290      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[170] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.290      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[171] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.289      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[172] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.289      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[173] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.289      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[174] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.289      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[175] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.289      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[176] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.289      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[177] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.290      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[189] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.290      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[190] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.290      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[191] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.290      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.290      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.290      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[194] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 4.290      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.291      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.291      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.291      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.291      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.291      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.291      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.291      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.291      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.291      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.292      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[214] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.292      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.292      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.292      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[217] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.057     ; 4.292      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[225] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.289      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[226] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.060     ; 4.289      ;
; 95.653 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 4.291      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.124      ; 4.610      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.128      ; 4.614      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[2]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.124      ; 4.610      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[3]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.124      ; 4.610      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[5]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.124      ; 4.610      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[10]                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.124      ; 4.610      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[11]                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.124      ; 4.610      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[13]                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.124      ; 4.610      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[1]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.127      ; 4.613      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[6]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.127      ; 4.613      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[7]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.127      ; 4.613      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[9]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.127      ; 4.613      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[12]                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.127      ; 4.613      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[1]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.127      ; 4.613      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[3]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.124      ; 4.610      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.127      ; 4.613      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.128      ; 4.614      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.128      ; 4.614      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.124      ; 4.610      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.124      ; 4.610      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.124      ; 4.610      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.124      ; 4.610      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.124      ; 4.610      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.124      ; 4.610      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[2]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.124      ; 4.610      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[0]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.127      ; 4.613      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[5]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.124      ; 4.610      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[4]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.124      ; 4.610      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[6]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.124      ; 4.610      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[9]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.124      ; 4.610      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[7]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.124      ; 4.610      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[8]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.124      ; 4.610      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[10]                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.124      ; 4.610      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[10]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.118      ; 4.604      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[1]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.115      ; 4.601      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[3]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.115      ; 4.601      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[4]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.115      ; 4.601      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[6]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.115      ; 4.601      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[6]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.115      ; 4.601      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[7]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.115      ; 4.601      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[9]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.115      ; 4.601      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.116      ; 4.602      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.116      ; 4.602      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.116      ; 4.602      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[3]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.116      ; 4.602      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[4]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.116      ; 4.602      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[5]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.116      ; 4.602      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[6]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.116      ; 4.602      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[7]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.116      ; 4.602      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[8]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.116      ; 4.602      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[9]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.116      ; 4.602      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[10]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.116      ; 4.602      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_blank_cnt[5]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.115      ; 4.601      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[6]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.115      ; 4.601      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[9]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.115      ; 4.601      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.128      ; 4.614      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.128      ; 4.614      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[3]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.128      ; 4.614      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[4]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.128      ; 4.614      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[5]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.128      ; 4.614      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[6]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.128      ; 4.614      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[7]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.128      ; 4.614      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[8]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.128      ; 4.614      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[9]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.128      ; 4.614      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[10]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.128      ; 4.614      ;
; 0.271 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.128      ; 4.614      ;
; 0.272 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.128      ; 4.615      ;
; 0.272 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[4]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.128      ; 4.615      ;
; 0.272 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[8]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.128      ; 4.615      ;
; 0.272 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[14]                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.128      ; 4.615      ;
; 0.272 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[15]                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.128      ; 4.615      ;
; 0.272 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.122      ; 4.609      ;
; 0.272 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.122      ; 4.609      ;
; 0.272 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.122      ; 4.609      ;
; 0.272 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.122      ; 4.609      ;
; 0.272 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.122      ; 4.609      ;
; 0.272 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.122      ; 4.609      ;
; 0.272 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_done_d0                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.110      ; 4.597      ;
; 0.272 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_done_d1                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.115      ; 4.602      ;
; 0.272 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.115      ; 4.602      ;
; 0.272 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.115      ; 4.602      ;
; 0.272 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[3]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.115      ; 4.602      ;
; 0.272 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[4]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.115      ; 4.602      ;
; 0.272 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[5]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.115      ; 4.602      ;
; 0.272 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[6]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.115      ; 4.602      ;
; 0.272 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[7]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.115      ; 4.602      ;
; 0.272 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[9]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.115      ; 4.602      ;
; 0.272 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[10]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.115      ; 4.602      ;
; 0.272 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.115      ; 4.602      ;
; 0.272 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step3                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.115      ; 4.602      ;
; 0.272 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step1                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.115      ; 4.602      ;
; 0.272 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_r                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.115      ; 4.602      ;
; 0.272 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.idle                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.115      ; 4.602      ;
; 0.272 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[0]                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.115      ; 4.602      ;
; 0.272 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step2                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.115      ; 4.602      ;
; 0.272 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[8]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.115      ; 4.602      ;
; 0.272 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|rd_en                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.115      ; 4.602      ;
; 0.272 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.118      ; 4.605      ;
; 0.272 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.118      ; 4.605      ;
; 0.272 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 4.118      ; 4.605      ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.746      ;
; 1.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.746      ;
; 1.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.746      ;
; 1.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.746      ;
; 1.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.746      ;
; 1.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.746      ;
; 1.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.746      ;
; 1.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.746      ;
; 1.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.746      ;
; 1.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.746      ;
; 1.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.746      ;
; 1.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.746      ;
; 1.567 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.087      ; 1.849      ;
; 1.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.917      ;
; 1.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.917      ;
; 1.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.930      ;
; 1.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.930      ;
; 1.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.949      ;
; 1.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.949      ;
; 1.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.949      ;
; 1.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.949      ;
; 1.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.949      ;
; 1.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][7]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.949      ;
; 1.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][9]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.949      ;
; 1.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.949      ;
; 1.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.949      ;
; 1.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.951      ;
; 1.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.951      ;
; 1.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.951      ;
; 1.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.951      ;
; 1.697 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.951      ;
; 1.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.970      ;
; 1.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.970      ;
; 1.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.970      ;
; 1.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.970      ;
; 1.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.970      ;
; 1.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.970      ;
; 1.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.970      ;
; 1.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.970      ;
; 1.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.970      ;
; 1.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.970      ;
; 1.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.970      ;
; 1.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.970      ;
; 1.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.970      ;
; 1.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.970      ;
; 1.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.985      ;
; 1.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.985      ;
; 1.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.985      ;
; 1.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.985      ;
; 1.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.985      ;
; 1.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.985      ;
; 1.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.985      ;
; 1.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][8]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.985      ;
; 1.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][9]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.985      ;
; 1.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.985      ;
; 1.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.985      ;
; 1.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.985      ;
; 1.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][5]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.985      ;
; 1.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][6]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.985      ;
; 1.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][8]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.985      ;
; 1.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.060      ; 1.985      ;
; 1.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.985      ;
; 1.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.985      ;
; 1.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.059      ; 1.985      ;
; 1.734 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][9]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.997      ;
; 1.734 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.997      ;
; 1.734 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.997      ;
; 1.734 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.997      ;
; 1.734 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.997      ;
; 1.734 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.997      ;
; 1.734 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.997      ;
; 1.734 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.997      ;
; 1.734 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.997      ;
; 1.734 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.997      ;
; 1.734 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.997      ;
; 1.734 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.997      ;
; 1.734 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.997      ;
; 1.734 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.997      ;
; 1.734 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.997      ;
; 1.734 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 1.997      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.188      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.188      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.188      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.188      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.188      ;
; 1.926 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.067      ; 2.188      ;
; 1.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.218      ;
; 1.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.218      ;
; 1.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.218      ;
; 1.955 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.068      ; 2.218      ;
; 2.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.358      ;
; 2.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.358      ;
; 2.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.358      ;
; 2.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.358      ;
; 2.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.358      ;
; 2.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.358      ;
; 2.106 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.057      ; 2.358      ;
; 2.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write_valid   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.563      ;
; 2.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write_stalled ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.563      ;
; 2.310 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|read          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.058      ; 2.563      ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                                                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.740 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.569      ; 2.504      ;
; 1.740 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_out_s1_translator|wait_latency_counter[0]                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.569      ; 2.504      ;
; 1.740 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_out_s1_translator|wait_latency_counter[1]                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.569      ; 2.504      ;
; 1.740 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.569      ; 2.504      ;
; 1.740 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_out_s1_translator|read_latency_shift_reg[0]                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.569      ; 2.504      ;
; 1.755 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall                                                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.532      ; 2.482      ;
; 1.756 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 2.497      ;
; 1.756 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 2.497      ;
; 1.756 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|read_latency_shift_reg[0]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 2.497      ;
; 1.756 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_mlcd_wr_n|data_out                                                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 2.497      ;
; 1.756 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.546      ; 2.497      ;
; 1.759 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|M_alu_result[18]                                                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 2.487      ;
; 1.759 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src2[18]                                                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 2.487      ;
; 1.759 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src1[18]                                                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 2.487      ;
; 1.759 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src2_reg[18]                                                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 2.487      ;
; 1.759 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_baddr[18]                                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 2.487      ;
; 1.759 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_actual_tag[6]                                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 2.487      ;
; 1.759 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_actual_tag[7]                                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.533      ; 2.487      ;
; 1.762 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_starting                                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.541      ; 2.498      ;
; 1.773 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_bytecount_reg_zero                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.535      ; 2.503      ;
; 1.783 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|last_channel[13]                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.526      ; 2.504      ;
; 1.793 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.519      ; 2.507      ;
; 1.793 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.519      ; 2.507      ;
; 1.794 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|saved_grant[0]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.515      ; 2.504      ;
; 1.794 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 2.505      ;
; 1.794 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.516      ; 2.505      ;
; 1.799 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|last_channel[7]                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 2.477      ;
; 1.800 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.508      ; 2.503      ;
; 1.800 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.508      ; 2.503      ;
; 1.800 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.508      ; 2.503      ;
; 1.800 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|epcs_slave_select_holding_reg[1]                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.510      ; 2.505      ;
; 1.800 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|last_channel[10]                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 2.472      ;
; 1.801 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_wr_active                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 2.496      ;
; 1.801 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_data_starting                                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 2.496      ;
; 1.803 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.507      ; 2.505      ;
; 1.803 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.507      ; 2.505      ;
; 1.803 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.507      ; 2.505      ;
; 1.803 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.507      ; 2.505      ;
; 1.806 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[45]                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 2.499      ;
; 1.806 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_eop_reg                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 2.499      ;
; 1.806 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_uncompressed_read_reg                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 2.499      ;
; 1.806 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[2]                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 2.499      ;
; 1.807 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|last_channel[6]                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 2.480      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.509      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.508      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][65]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.508      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][65]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.508      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.509      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.509      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][92]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.506      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:epcs_flash_epcs_control_port_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][92]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.506      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[28]                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.506      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.509      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.509      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.509      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.509      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.509      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[12]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.510      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_readdata_d1[28]                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.506      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|slowcount[0]                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.509      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|slowcount[1]                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.509      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|transmitting                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.509      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|data_wr_strobe                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.505      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|tx_holding_primed                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.509      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[11]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.510      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[11]                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.507      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_readdata_d1[11]                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.507      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[17]                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.510      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.509      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.509      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.509      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.509      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[5] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.509      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.509      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[0]                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.509      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[1]                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.509      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.509      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.509      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[4]                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.509      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 2.509      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|r_val                                                                                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.510      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|rvalid                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.510      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|read1                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.510      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|read2                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.510      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|rvalid0                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.510      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|r_ena1                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.510      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[1]                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.510      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_readdata_d1[17]                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.510      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[12]                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.505      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|epcs_slave_select_holding_reg[12]                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.505      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:width_adapter_003|data_reg[12]                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.507      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_readdata_d1[12]                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.502      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[6]                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.510      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[18]                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.505      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_readdata_d1[18]                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.505      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[4]                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 2.510      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[21]                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.085      ; 2.502      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_pio_lcd_data_in:pio_lcd_data_in|readdata[14]                                                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.508      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_in_s1_translator|av_readdata_pre[14]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.508      ;
; 2.222 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator|av_readdata_pre[14]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.091      ; 2.508      ;
+-------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[0]                                                                                                                                                                                                                                                                            ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[10]                                                                                                                                                                                                                                                                           ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[11]                                                                                                                                                                                                                                                                           ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[12]                                                                                                                                                                                                                                                                           ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[13]                                                                                                                                                                                                                                                                           ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[14]                                                                                                                                                                                                                                                                           ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[15]                                                                                                                                                                                                                                                                           ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[1]                                                                                                                                                                                                                                                                            ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[2]                                                                                                                                                                                                                                                                            ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[3]                                                                                                                                                                                                                                                                            ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[4]                                                                                                                                                                                                                                                                            ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[5]                                                                                                                                                                                                                                                                            ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[6]                                                                                                                                                                                                                                                                            ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[7]                                                                                                                                                                                                                                                                            ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[8]                                                                                                                                                                                                                                                                            ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[9]                                                                                                                                                                                                                                                                            ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[0]                                                                                                                                                                                                                                                                            ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[10]                                                                                                                                                                                                                                                                           ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[11]                                                                                                                                                                                                                                                                           ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[12]                                                                                                                                                                                                                                                                           ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[13]                                                                                                                                                                                                                                                                           ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[14]                                                                                                                                                                                                                                                                           ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[15]                                                                                                                                                                                                                                                                           ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[1]                                                                                                                                                                                                                                                                            ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[2]                                                                                                                                                                                                                                                                            ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[3]                                                                                                                                                                                                                                                                            ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[4]                                                                                                                                                                                                                                                                            ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[5]                                                                                                                                                                                                                                                                            ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[6]                                                                                                                                                                                                                                                                            ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[7]                                                                                                                                                                                                                                                                            ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[8]                                                                                                                                                                                                                                                                            ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[9]                                                                                                                                                                                                                                                                            ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 4.608 ; 4.990        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[16]                                                                                                                                                                                                                                                                           ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[17]                                                                                                                                                                                                                                                                           ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[18]                                                                                                                                                                                                                                                                           ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[19]                                                                                                                                                                                                                                                                           ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[20]                                                                                                                                                                                                                                                                           ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[21]                                                                                                                                                                                                                                                                           ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[22]                                                                                                                                                                                                                                                                           ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[23]                                                                                                                                                                                                                                                                           ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[24]                                                                                                                                                                                                                                                                           ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[25]                                                                                                                                                                                                                                                                           ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[26]                                                                                                                                                                                                                                                                           ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[27]                                                                                                                                                                                                                                                                           ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[28]                                                                                                                                                                                                                                                                           ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[29]                                                                                                                                                                                                                                                                           ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[30]                                                                                                                                                                                                                                                                           ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src1[31]                                                                                                                                                                                                                                                                           ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 4.609 ; 4.991        ; 0.382          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_mult_cell:the_qsys_nios2_qsys_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                          ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type             ; Clock                                             ; Clock Edge ; Target                                                                                                     ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+
; 9.444 ; 9.660        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ;
; 9.444 ; 9.660        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ;
; 9.444 ; 9.660        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ;
; 9.444 ; 9.660        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[0]                                  ;
; 9.444 ; 9.660        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[1]                                  ;
; 9.446 ; 9.662        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[0]                                                       ;
; 9.446 ; 9.662        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[10]                                                      ;
; 9.446 ; 9.662        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[1]                                                       ;
; 9.446 ; 9.662        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[2]                                                       ;
; 9.446 ; 9.662        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[3]                                                       ;
; 9.446 ; 9.662        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[4]                                                       ;
; 9.446 ; 9.662        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[5]                                                       ;
; 9.446 ; 9.662        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[6]                                                       ;
; 9.446 ; 9.662        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[7]                                                       ;
; 9.446 ; 9.662        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[8]                                                       ;
; 9.446 ; 9.662        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[9]                                                       ;
; 9.447 ; 9.663        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ;
; 9.447 ; 9.663        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ;
; 9.447 ; 9.663        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ;
; 9.447 ; 9.663        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ;
; 9.447 ; 9.663        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ;
; 9.447 ; 9.663        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ;
; 9.447 ; 9.663        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ;
; 9.447 ; 9.663        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ;
; 9.447 ; 9.663        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ;
; 9.447 ; 9.663        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ;
; 9.447 ; 9.663        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ;
; 9.447 ; 9.663        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ;
; 9.447 ; 9.663        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb                       ;
; 9.447 ; 9.663        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[10]                                 ;
; 9.447 ; 9.663        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[2]                                  ;
; 9.447 ; 9.663        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[3]                                  ;
; 9.447 ; 9.663        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[4]                                  ;
; 9.447 ; 9.663        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[5]                                  ;
; 9.447 ; 9.663        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[6]                                  ;
; 9.447 ; 9.663        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[7]                                  ;
; 9.447 ; 9.663        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[8]                                  ;
; 9.447 ; 9.663        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[9]                                  ;
; 9.447 ; 9.663        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[0]                                                       ;
; 9.447 ; 9.663        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[10]                                                      ;
; 9.447 ; 9.663        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[1]                                                       ;
; 9.447 ; 9.663        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[2]                                                       ;
; 9.447 ; 9.663        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[3]                                                       ;
; 9.447 ; 9.663        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[4]                                                       ;
; 9.447 ; 9.663        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[5]                                                       ;
; 9.447 ; 9.663        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[6]                                                       ;
; 9.447 ; 9.663        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[7]                                                       ;
; 9.447 ; 9.663        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[8]                                                       ;
; 9.447 ; 9.663        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[9]                                                       ;
; 9.448 ; 9.664        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                       ;
; 9.448 ; 9.664        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                      ;
; 9.448 ; 9.664        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[12]                                                     ;
; 9.448 ; 9.664        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[14]                                                     ;
; 9.448 ; 9.664        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[15]                                                     ;
; 9.448 ; 9.664        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[1]                                                      ;
; 9.448 ; 9.664        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[4]                                                      ;
; 9.448 ; 9.664        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[6]                                                      ;
; 9.448 ; 9.664        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[7]                                                      ;
; 9.448 ; 9.664        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[8]                                                      ;
; 9.448 ; 9.664        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[9]                                                      ;
; 9.448 ; 9.664        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[10]                                                   ;
; 9.449 ; 9.665        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[1]                                                 ;
; 9.449 ; 9.665        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[3]                                                 ;
; 9.449 ; 9.665        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[4]                                                 ;
; 9.449 ; 9.665        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[6]                                                 ;
; 9.449 ; 9.665        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[7]                                                 ;
; 9.449 ; 9.665        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[6]                                                  ;
; 9.449 ; 9.665        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[9]                                                  ;
; 9.449 ; 9.665        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[6]                                                   ;
; 9.449 ; 9.665        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[9]                                                   ;
; 9.449 ; 9.665        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_blank_cnt[5]                                                 ;
; 9.449 ; 9.665        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[0]                                                       ;
; 9.449 ; 9.665        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[10]                                                      ;
; 9.449 ; 9.665        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[1]                                                       ;
; 9.449 ; 9.665        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[2]                                                       ;
; 9.449 ; 9.665        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[3]                                                       ;
; 9.449 ; 9.665        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[4]                                                       ;
; 9.449 ; 9.665        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[5]                                                       ;
; 9.449 ; 9.665        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[6]                                                       ;
; 9.449 ; 9.665        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[7]                                                       ;
; 9.449 ; 9.665        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[8]                                                       ;
; 9.449 ; 9.665        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[9]                                                       ;
; 9.450 ; 9.666        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[10]                                                     ;
; 9.450 ; 9.666        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[11]                                                     ;
; 9.450 ; 9.666        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[13]                                                     ;
; 9.450 ; 9.666        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[2]                                                      ;
; 9.450 ; 9.666        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[3]                                                      ;
; 9.450 ; 9.666        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[5]                                                      ;
; 9.450 ; 9.666        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[0]                                                       ;
; 9.450 ; 9.666        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[10]                                                      ;
; 9.450 ; 9.666        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[1]                                                       ;
; 9.450 ; 9.666        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[2]                                                       ;
; 9.450 ; 9.666        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[3]                                                       ;
; 9.450 ; 9.666        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[4]                                                       ;
; 9.450 ; 9.666        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[5]                                                       ;
; 9.450 ; 9.666        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[6]                                                       ;
; 9.450 ; 9.666        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[7]                                                       ;
; 9.450 ; 9.666        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[8]                                                       ;
; 9.450 ; 9.666        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[9]                                                       ;
; 9.450 ; 9.666        ; 0.216          ; High Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_done_d1                                                    ;
+-------+--------------+----------------+------------------+---------------------------------------------------+------------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                            ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.943  ; 9.943        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.975  ; 9.975        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 9.992  ; 9.992        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.008 ; 10.008       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.025 ; 10.025       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.056 ; 10.056       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.482 ; 49.712       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a9~portb_address_reg0                                                          ;
; 49.483 ; 49.713       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a54~portb_address_reg0                                                         ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a18~portb_address_reg0                                                         ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a63~portb_address_reg0                                                         ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a90~portb_address_reg0                                                         ;
; 49.485 ; 49.715       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a36~portb_address_reg0                                                         ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a45~portb_address_reg0                                                         ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a99~portb_address_reg0                                                         ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a72~portb_address_reg0                                                         ;
; 49.488 ; 49.718       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a0~portb_address_reg0                                                          ;
; 49.489 ; 49.719       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a27~portb_address_reg0                                                         ;
; 49.490 ; 49.720       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a81~portb_address_reg0                                                         ;
; 49.579 ; 49.795       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ;
; 49.581 ; 49.797       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                     ;
; 49.581 ; 49.797       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                    ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[0]   ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[1]   ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]   ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]   ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]  ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]  ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]  ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]  ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[49]  ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[4]   ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[50]  ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[51]  ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[52]  ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[53]  ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[54]  ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[55]  ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[5]   ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                              ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                              ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]                                              ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]                                              ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]                                              ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]                                              ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                              ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                              ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]                                              ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]                                              ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]                                              ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                               ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]                                               ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]                                               ;
; 49.619 ; 49.803       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]                                               ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]  ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]  ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[141] ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[142] ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[143] ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[14]  ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[15]  ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[16]  ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[17]  ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[18]  ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[19]  ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[20]  ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[21]  ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[22]  ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[23]  ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[24]  ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[25]  ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[26]  ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[27]  ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[28]  ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[29]  ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[56]  ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[57]  ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[58]  ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[59]  ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[60]  ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[61]  ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[62]  ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[63]  ;
; 49.620 ; 49.804       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[64]  ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[154] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[155] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[156] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[157] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[158] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[163] ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                               ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[16]                                               ;
; 49.621 ; 49.805       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[17]                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.573 ; 3.027 ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; 8.229 ; 8.068 ; Rise       ; altera_reserved_tck                               ;
; epcs_data0          ; sys_clk             ; 4.739 ; 4.701 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; sys_clk             ; 4.866 ; 4.992 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; sys_clk             ; 3.798 ; 3.903 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; sys_clk             ; 3.749 ; 3.867 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; sys_clk             ; 4.390 ; 4.539 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; sys_clk             ; 4.226 ; 4.346 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; sys_clk             ; 4.666 ; 4.793 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; sys_clk             ; 4.673 ; 4.823 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; sys_clk             ; 4.124 ; 4.241 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; sys_clk             ; 4.387 ; 4.419 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; sys_clk             ; 4.541 ; 4.614 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; sys_clk             ; 4.296 ; 4.381 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; sys_clk             ; 3.723 ; 3.859 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; sys_clk             ; 4.619 ; 4.723 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; sys_clk             ; 4.653 ; 4.781 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; sys_clk             ; 4.600 ; 4.707 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; sys_clk             ; 4.749 ; 4.694 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; sys_clk             ; 4.866 ; 4.992 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]         ; sys_clk             ; 1.136 ; 1.159 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]        ; sys_clk             ; 1.088 ; 1.110 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]        ; sys_clk             ; 1.133 ; 1.156 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]        ; sys_clk             ; 1.125 ; 1.148 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]        ; sys_clk             ; 1.114 ; 1.137 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]        ; sys_clk             ; 1.126 ; 1.149 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]        ; sys_clk             ; 1.127 ; 1.150 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]        ; sys_clk             ; 1.078 ; 1.100 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]        ; sys_clk             ; 1.134 ; 1.157 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]        ; sys_clk             ; 1.132 ; 1.155 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]        ; sys_clk             ; 1.125 ; 1.148 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]       ; sys_clk             ; 1.135 ; 1.158 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]       ; sys_clk             ; 1.125 ; 1.148 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]       ; sys_clk             ; 1.135 ; 1.158 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]       ; sys_clk             ; 1.125 ; 1.148 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]       ; sys_clk             ; 1.136 ; 1.159 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]       ; sys_clk             ; 1.136 ; 1.159 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.215  ; 0.964  ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; -1.259 ; -1.528 ; Rise       ; altera_reserved_tck                               ;
; epcs_data0          ; sys_clk             ; -4.000 ; -3.949 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; sys_clk             ; -3.025 ; -3.148 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; sys_clk             ; -3.098 ; -3.191 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; sys_clk             ; -3.050 ; -3.155 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; sys_clk             ; -3.652 ; -3.766 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; sys_clk             ; -3.507 ; -3.615 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; sys_clk             ; -3.931 ; -4.046 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; sys_clk             ; -3.937 ; -4.073 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; sys_clk             ; -3.412 ; -3.515 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; sys_clk             ; -3.665 ; -3.687 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; sys_clk             ; -3.809 ; -3.872 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; sys_clk             ; -3.575 ; -3.651 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; sys_clk             ; -3.025 ; -3.148 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; sys_clk             ; -3.885 ; -3.978 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; sys_clk             ; -3.918 ; -4.035 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; sys_clk             ; -3.867 ; -3.964 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; sys_clk             ; -4.011 ; -3.950 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; sys_clk             ; -4.120 ; -4.235 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]         ; sys_clk             ; -0.553 ; -0.576 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]        ; sys_clk             ; -0.563 ; -0.586 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]        ; sys_clk             ; -0.603 ; -0.627 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]        ; sys_clk             ; -0.595 ; -0.619 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]        ; sys_clk             ; -0.584 ; -0.608 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]        ; sys_clk             ; -0.596 ; -0.620 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]        ; sys_clk             ; -0.598 ; -0.622 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]        ; sys_clk             ; -0.553 ; -0.576 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]        ; sys_clk             ; -0.604 ; -0.628 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]        ; sys_clk             ; -0.602 ; -0.626 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]        ; sys_clk             ; -0.596 ; -0.620 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]       ; sys_clk             ; -0.606 ; -0.630 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]       ; sys_clk             ; -0.595 ; -0.619 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]       ; sys_clk             ; -0.606 ; -0.630 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]       ; sys_clk             ; -0.596 ; -0.620 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]       ; sys_clk             ; -0.606 ; -0.630 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]       ; sys_clk             ; -0.606 ; -0.630 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.022 ; 13.522 ; Fall       ; altera_reserved_tck                               ;
; epcs_dclk           ; sys_clk             ; 5.444  ; 5.073  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; epcs_sce            ; sys_clk             ; 7.806  ; 7.654  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; epcs_sdo            ; sys_clk             ; 5.612  ; 5.440  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_bl              ; sys_clk             ; 6.917  ; 6.353  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_clk_rd          ; sys_clk             ; 12.289 ; 11.861 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; sys_clk             ; 16.186 ; 15.971 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; sys_clk             ; 14.799 ; 14.720 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; sys_clk             ; 15.514 ; 15.215 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; sys_clk             ; 15.769 ; 15.475 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; sys_clk             ; 15.322 ; 15.040 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; sys_clk             ; 15.211 ; 14.892 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; sys_clk             ; 15.649 ; 15.486 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; sys_clk             ; 15.473 ; 15.248 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; sys_clk             ; 15.050 ; 14.946 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; sys_clk             ; 15.393 ; 15.201 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; sys_clk             ; 15.142 ; 14.973 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; sys_clk             ; 15.701 ; 15.455 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; sys_clk             ; 16.186 ; 15.971 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; sys_clk             ; 16.180 ; 15.834 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; sys_clk             ; 15.798 ; 15.546 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; sys_clk             ; 15.395 ; 15.211 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; sys_clk             ; 15.152 ; 15.085 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de_cs           ; sys_clk             ; 15.079 ; 14.295 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hs_wr           ; sys_clk             ; 13.119 ; 13.398 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rst             ; sys_clk             ; 5.964  ; 5.578  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vs_rs           ; sys_clk             ; 13.201 ; 13.480 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]       ; sys_clk             ; 4.606  ; 4.659  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]      ; sys_clk             ; 3.398  ; 3.380  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]      ; sys_clk             ; 3.361  ; 3.343  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]      ; sys_clk             ; 3.371  ; 3.353  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]      ; sys_clk             ; 3.371  ; 3.353  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]      ; sys_clk             ; 3.391  ; 3.373  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]      ; sys_clk             ; 3.417  ; 3.399  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]      ; sys_clk             ; 3.386  ; 3.377  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]      ; sys_clk             ; 3.463  ; 3.437  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]      ; sys_clk             ; 3.483  ; 3.457  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]      ; sys_clk             ; 3.471  ; 3.445  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10]     ; sys_clk             ; 4.606  ; 4.659  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11]     ; sys_clk             ; 3.471  ; 3.445  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12]     ; sys_clk             ; 3.459  ; 3.433  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]         ; sys_clk             ; 3.360  ; 3.351  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]        ; sys_clk             ; 3.360  ; 3.351  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]        ; sys_clk             ; 3.352  ; 3.343  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n         ; sys_clk             ; 3.452  ; 3.426  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n          ; sys_clk             ; 3.369  ; 3.351  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]         ; sys_clk             ; 4.604  ; 4.657  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]        ; sys_clk             ; 3.372  ; 3.354  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]        ; sys_clk             ; 3.351  ; 3.342  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]        ; sys_clk             ; 3.339  ; 3.330  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]        ; sys_clk             ; 3.330  ; 3.321  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]        ; sys_clk             ; 3.338  ; 3.329  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]        ; sys_clk             ; 4.604  ; 4.657  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]        ; sys_clk             ; 3.362  ; 3.344  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]        ; sys_clk             ; 3.350  ; 3.341  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]        ; sys_clk             ; 3.455  ; 3.429  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]        ; sys_clk             ; 3.338  ; 3.329  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]       ; sys_clk             ; 3.451  ; 3.425  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]       ; sys_clk             ; 3.442  ; 3.416  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]       ; sys_clk             ; 3.451  ; 3.425  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]       ; sys_clk             ; 3.441  ; 3.415  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]       ; sys_clk             ; 3.451  ; 3.425  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]       ; sys_clk             ; 3.451  ; 3.425  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm[*]        ; sys_clk             ; 3.445  ; 3.419  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[0]       ; sys_clk             ; 3.442  ; 3.416  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[1]       ; sys_clk             ; 3.445  ; 3.419  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n         ; sys_clk             ; 3.335  ; 3.326  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n          ; sys_clk             ; 3.329  ; 3.320  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk           ; sys_clk             ; 0.997  ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk           ; sys_clk             ;        ; 0.868  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_clk_rd          ; sys_clk             ; 8.603  ; 7.896  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]         ; sys_clk             ; 16.081 ; 15.826 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]        ; sys_clk             ; 14.694 ; 14.575 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]        ; sys_clk             ; 15.409 ; 15.070 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]        ; sys_clk             ; 15.664 ; 15.330 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]        ; sys_clk             ; 15.217 ; 14.895 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]        ; sys_clk             ; 15.106 ; 14.747 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]        ; sys_clk             ; 15.544 ; 15.341 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]        ; sys_clk             ; 15.368 ; 15.103 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]        ; sys_clk             ; 14.945 ; 14.801 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]        ; sys_clk             ; 15.288 ; 15.056 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]        ; sys_clk             ; 15.037 ; 14.828 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]       ; sys_clk             ; 15.596 ; 15.310 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]       ; sys_clk             ; 16.081 ; 15.826 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]       ; sys_clk             ; 16.075 ; 15.689 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]       ; sys_clk             ; 15.693 ; 15.401 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]       ; sys_clk             ; 15.290 ; 15.066 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]       ; sys_clk             ; 15.047 ; 14.940 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_de_cs           ; sys_clk             ; 14.901 ; 14.358 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs_wr           ; sys_clk             ; 11.258 ; 10.900 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs_rs           ; sys_clk             ; 10.980 ; 10.659 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_clk_rd          ; sys_clk             ;        ; 5.691  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 10.683 ; 11.187 ; Fall       ; altera_reserved_tck                               ;
; epcs_dclk           ; sys_clk             ; 4.873  ; 4.516  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; epcs_sce            ; sys_clk             ; 6.496  ; 6.203  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; epcs_sdo            ; sys_clk             ; 5.047  ; 4.885  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_bl              ; sys_clk             ; 5.887  ; 5.467  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_clk_rd          ; sys_clk             ; 7.568  ; 6.897  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; sys_clk             ; 5.773  ; 5.401  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; sys_clk             ; 6.776  ; 6.330  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; sys_clk             ; 5.773  ; 5.401  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; sys_clk             ; 7.101  ; 6.468  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; sys_clk             ; 6.249  ; 5.871  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; sys_clk             ; 7.286  ; 6.554  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; sys_clk             ; 6.358  ; 6.070  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; sys_clk             ; 7.313  ; 6.750  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; sys_clk             ; 5.823  ; 5.540  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; sys_clk             ; 6.874  ; 6.337  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; sys_clk             ; 6.462  ; 6.070  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; sys_clk             ; 6.977  ; 6.324  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; sys_clk             ; 7.258  ; 6.725  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; sys_clk             ; 6.300  ; 5.912  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; sys_clk             ; 7.242  ; 6.689  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; sys_clk             ; 6.597  ; 6.133  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; sys_clk             ; 6.493  ; 5.995  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de_cs           ; sys_clk             ; 4.830  ; 4.590  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hs_wr           ; sys_clk             ; 8.890  ; 8.183  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rst             ; sys_clk             ; 4.623  ; 4.324  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vs_rs           ; sys_clk             ; 8.771  ; 8.098  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]       ; sys_clk             ; 2.990  ; 2.972  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]      ; sys_clk             ; 3.027  ; 3.009  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]      ; sys_clk             ; 2.990  ; 2.972  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]      ; sys_clk             ; 3.000  ; 2.982  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]      ; sys_clk             ; 3.000  ; 2.982  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]      ; sys_clk             ; 3.020  ; 3.002  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]      ; sys_clk             ; 3.046  ; 3.028  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]      ; sys_clk             ; 3.014  ; 3.004  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]      ; sys_clk             ; 3.091  ; 3.064  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]      ; sys_clk             ; 3.111  ; 3.084  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]      ; sys_clk             ; 3.099  ; 3.072  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10]     ; sys_clk             ; 4.234  ; 4.286  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11]     ; sys_clk             ; 3.099  ; 3.072  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12]     ; sys_clk             ; 3.087  ; 3.060  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]         ; sys_clk             ; 2.981  ; 2.971  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]        ; sys_clk             ; 2.988  ; 2.978  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]        ; sys_clk             ; 2.981  ; 2.971  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n         ; sys_clk             ; 3.081  ; 3.054  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n          ; sys_clk             ; 2.998  ; 2.980  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]         ; sys_clk             ; 2.959  ; 2.949  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]        ; sys_clk             ; 3.001  ; 2.983  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]        ; sys_clk             ; 2.980  ; 2.970  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]        ; sys_clk             ; 2.968  ; 2.958  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]        ; sys_clk             ; 2.959  ; 2.949  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]        ; sys_clk             ; 2.967  ; 2.957  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]        ; sys_clk             ; 4.234  ; 4.286  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]        ; sys_clk             ; 2.991  ; 2.973  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]        ; sys_clk             ; 2.979  ; 2.969  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]        ; sys_clk             ; 3.084  ; 3.057  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]        ; sys_clk             ; 2.968  ; 2.958  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]       ; sys_clk             ; 3.081  ; 3.054  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]       ; sys_clk             ; 3.071  ; 3.044  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]       ; sys_clk             ; 3.081  ; 3.054  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]       ; sys_clk             ; 3.071  ; 3.044  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]       ; sys_clk             ; 3.080  ; 3.053  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]       ; sys_clk             ; 3.080  ; 3.053  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm[*]        ; sys_clk             ; 3.071  ; 3.044  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[0]       ; sys_clk             ; 3.071  ; 3.044  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[1]       ; sys_clk             ; 3.074  ; 3.047  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n         ; sys_clk             ; 2.964  ; 2.954  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n          ; sys_clk             ; 2.958  ; 2.948  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk           ; sys_clk             ; 0.536  ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk           ; sys_clk             ;        ; 0.412  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_clk_rd          ; sys_clk             ; 5.721  ; 6.063  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]         ; sys_clk             ; 9.070  ; 8.888  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]        ; sys_clk             ; 9.078  ; 8.888  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]        ; sys_clk             ; 9.629  ; 9.284  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]        ; sys_clk             ; 9.863  ; 9.545  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]        ; sys_clk             ; 10.854 ; 10.285 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]        ; sys_clk             ; 9.746  ; 9.371  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]        ; sys_clk             ; 10.727 ; 10.342 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]        ; sys_clk             ; 10.420 ; 10.019 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]        ; sys_clk             ; 9.070  ; 8.946  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]        ; sys_clk             ; 9.646  ; 9.349  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]        ; sys_clk             ; 9.116  ; 8.975  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]       ; sys_clk             ; 9.520  ; 9.189  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]       ; sys_clk             ; 9.895  ; 9.615  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]       ; sys_clk             ; 10.392 ; 10.039 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]       ; sys_clk             ; 9.798  ; 9.519  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]       ; sys_clk             ; 9.310  ; 8.968  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]       ; sys_clk             ; 9.273  ; 9.069  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_de_cs           ; sys_clk             ; 11.062 ; 10.846 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs_wr           ; sys_clk             ; 10.424 ; 10.065 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs_rs           ; sys_clk             ; 10.193 ; 9.883  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_clk_rd          ; sys_clk             ;        ; 5.123  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                         ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; lcd_data[*]   ; sys_clk    ; 6.518 ; 6.425 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]  ; sys_clk    ; 6.518 ; 6.425 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]  ; sys_clk    ; 6.829 ; 6.736 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]  ; sys_clk    ; 6.829 ; 6.736 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]  ; sys_clk    ; 6.539 ; 6.446 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]  ; sys_clk    ; 6.539 ; 6.446 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]  ; sys_clk    ; 8.133 ; 8.040 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]  ; sys_clk    ; 8.008 ; 7.915 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]  ; sys_clk    ; 8.008 ; 7.915 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]  ; sys_clk    ; 6.518 ; 6.425 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]  ; sys_clk    ; 6.600 ; 6.507 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10] ; sys_clk    ; 6.518 ; 6.425 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11] ; sys_clk    ; 7.039 ; 6.946 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12] ; sys_clk    ; 7.039 ; 6.946 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13] ; sys_clk    ; 7.525 ; 7.432 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14] ; sys_clk    ; 7.525 ; 7.432 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15] ; sys_clk    ; 8.133 ; 8.040 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]   ; sys_clk    ; 3.167 ; 3.085 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]  ; sys_clk    ; 3.178 ; 3.085 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]  ; sys_clk    ; 3.170 ; 3.095 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]  ; sys_clk    ; 3.168 ; 3.093 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]  ; sys_clk    ; 3.169 ; 3.094 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]  ; sys_clk    ; 3.167 ; 3.092 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]  ; sys_clk    ; 4.435 ; 4.408 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]  ; sys_clk    ; 3.178 ; 3.085 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; sys_clk    ; 3.169 ; 3.094 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; sys_clk    ; 3.272 ; 3.173 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; sys_clk    ; 3.167 ; 3.092 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; sys_clk    ; 3.268 ; 3.169 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11] ; sys_clk    ; 3.269 ; 3.170 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12] ; sys_clk    ; 3.268 ; 3.169 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13] ; sys_clk    ; 3.268 ; 3.169 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14] ; sys_clk    ; 3.268 ; 3.169 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15] ; sys_clk    ; 3.268 ; 3.169 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                 ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; lcd_data[*]   ; sys_clk    ; 5.134 ; 5.041 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]  ; sys_clk    ; 5.134 ; 5.041 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]  ; sys_clk    ; 5.434 ; 5.341 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]  ; sys_clk    ; 5.434 ; 5.341 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]  ; sys_clk    ; 5.154 ; 5.061 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]  ; sys_clk    ; 5.154 ; 5.061 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]  ; sys_clk    ; 6.685 ; 6.592 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]  ; sys_clk    ; 6.565 ; 6.472 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]  ; sys_clk    ; 6.565 ; 6.472 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]  ; sys_clk    ; 5.134 ; 5.041 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]  ; sys_clk    ; 5.214 ; 5.121 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10] ; sys_clk    ; 5.134 ; 5.041 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11] ; sys_clk    ; 5.635 ; 5.542 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12] ; sys_clk    ; 5.635 ; 5.542 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13] ; sys_clk    ; 6.101 ; 6.008 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14] ; sys_clk    ; 6.101 ; 6.008 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15] ; sys_clk    ; 6.685 ; 6.592 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]   ; sys_clk    ; 2.798 ; 2.716 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]  ; sys_clk    ; 2.809 ; 2.716 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]  ; sys_clk    ; 2.801 ; 2.726 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]  ; sys_clk    ; 2.799 ; 2.724 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]  ; sys_clk    ; 2.800 ; 2.725 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]  ; sys_clk    ; 2.798 ; 2.723 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]  ; sys_clk    ; 4.067 ; 4.040 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]  ; sys_clk    ; 2.809 ; 2.716 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; sys_clk    ; 2.800 ; 2.725 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; sys_clk    ; 2.903 ; 2.804 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; sys_clk    ; 2.799 ; 2.724 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; sys_clk    ; 2.900 ; 2.801 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11] ; sys_clk    ; 2.900 ; 2.801 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12] ; sys_clk    ; 2.900 ; 2.801 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13] ; sys_clk    ; 2.900 ; 2.801 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14] ; sys_clk    ; 2.899 ; 2.800 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15] ; sys_clk    ; 2.899 ; 2.800 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                ;
+---------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-----------+-----------+------------+---------------------------------------------------+
; lcd_data[*]   ; sys_clk    ; 6.043     ; 6.136     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]  ; sys_clk    ; 6.043     ; 6.136     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]  ; sys_clk    ; 6.309     ; 6.402     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]  ; sys_clk    ; 6.309     ; 6.402     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]  ; sys_clk    ; 6.087     ; 6.180     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]  ; sys_clk    ; 6.087     ; 6.180     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]  ; sys_clk    ; 7.537     ; 7.630     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]  ; sys_clk    ; 7.375     ; 7.468     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]  ; sys_clk    ; 7.375     ; 7.468     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]  ; sys_clk    ; 6.043     ; 6.136     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]  ; sys_clk    ; 6.139     ; 6.232     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10] ; sys_clk    ; 6.043     ; 6.136     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11] ; sys_clk    ; 6.572     ; 6.665     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12] ; sys_clk    ; 6.572     ; 6.665     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13] ; sys_clk    ; 6.940     ; 7.033     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14] ; sys_clk    ; 6.940     ; 7.033     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15] ; sys_clk    ; 7.537     ; 7.630     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]   ; sys_clk    ; 3.125     ; 3.218     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]  ; sys_clk    ; 3.125     ; 3.218     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]  ; sys_clk    ; 3.171     ; 3.246     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]  ; sys_clk    ; 3.169     ; 3.244     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]  ; sys_clk    ; 3.170     ; 3.245     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]  ; sys_clk    ; 3.168     ; 3.243     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]  ; sys_clk    ; 4.484     ; 4.511     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]  ; sys_clk    ; 3.125     ; 3.218     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; sys_clk    ; 3.170     ; 3.245     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; sys_clk    ; 3.249     ; 3.348     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; sys_clk    ; 3.168     ; 3.243     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; sys_clk    ; 3.245     ; 3.344     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11] ; sys_clk    ; 3.246     ; 3.345     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12] ; sys_clk    ; 3.245     ; 3.344     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13] ; sys_clk    ; 3.245     ; 3.344     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14] ; sys_clk    ; 3.245     ; 3.344     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15] ; sys_clk    ; 3.245     ; 3.344     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                        ;
+---------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-----------+-----------+------------+---------------------------------------------------+
; lcd_data[*]   ; sys_clk    ; 4.747     ; 4.840     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]  ; sys_clk    ; 4.747     ; 4.840     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]  ; sys_clk    ; 5.001     ; 5.094     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]  ; sys_clk    ; 5.001     ; 5.094     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]  ; sys_clk    ; 4.788     ; 4.881     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]  ; sys_clk    ; 4.788     ; 4.881     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]  ; sys_clk    ; 6.181     ; 6.274     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]  ; sys_clk    ; 6.025     ; 6.118     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]  ; sys_clk    ; 6.025     ; 6.118     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]  ; sys_clk    ; 4.747     ; 4.840     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]  ; sys_clk    ; 4.839     ; 4.932     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10] ; sys_clk    ; 4.747     ; 4.840     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11] ; sys_clk    ; 5.254     ; 5.347     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12] ; sys_clk    ; 5.254     ; 5.347     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13] ; sys_clk    ; 5.608     ; 5.701     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14] ; sys_clk    ; 5.608     ; 5.701     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15] ; sys_clk    ; 6.181     ; 6.274     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]   ; sys_clk    ; 2.755     ; 2.848     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]  ; sys_clk    ; 2.755     ; 2.848     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]  ; sys_clk    ; 2.799     ; 2.874     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]  ; sys_clk    ; 2.797     ; 2.872     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]  ; sys_clk    ; 2.798     ; 2.873     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]  ; sys_clk    ; 2.796     ; 2.871     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]  ; sys_clk    ; 4.113     ; 4.140     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]  ; sys_clk    ; 2.755     ; 2.848     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; sys_clk    ; 2.798     ; 2.873     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; sys_clk    ; 2.877     ; 2.976     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; sys_clk    ; 2.797     ; 2.872     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; sys_clk    ; 2.874     ; 2.973     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11] ; sys_clk    ; 2.874     ; 2.973     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12] ; sys_clk    ; 2.874     ; 2.973     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13] ; sys_clk    ; 2.874     ; 2.973     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14] ; sys_clk    ; 2.873     ; 2.972     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15] ; sys_clk    ; 2.873     ; 2.972     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+---------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 18.233 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                      ; Synchronization Node                                                                                                                                                                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
;                                                                                                                                                                                  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                            ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                            ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|monitor_ready ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                               ;
; Synchronization Node    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                    ; 18.233                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                       ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 9.133        ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 9.100        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                           ;
; Synchronization Node    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 18.253                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 9.133        ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 9.120        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                           ;
; Synchronization Node    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 18.254                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 9.132        ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 9.122        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                                                                                              ;
; Synchronization Node    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                         ; 196.395                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.113       ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.282       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|monitor_ready                                                                                                                                                   ;
; Synchronization Node    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                         ; 196.960                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|monitor_ready                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.114       ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 97.846       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                         ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 5.491  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 6.145  ; 0.000         ;
; altera_reserved_tck                               ; 46.536 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.099 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.130 ; 0.000         ;
; altera_reserved_tck                               ; 0.183 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                      ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 7.529  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 7.579  ; 0.000         ;
; altera_reserved_tck                               ; 48.731 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.226 ; 0.000         ;
; altera_reserved_tck                               ; 0.687 ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.905 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                           ;
+---------------------------------------------------+--------+---------------+
; Clock                                             ; Slack  ; End Point TNS ;
+---------------------------------------------------+--------+---------------+
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 4.732  ; 0.000         ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 9.583  ; 0.000         ;
; sys_clk                                           ; 9.594  ; 0.000         ;
; altera_reserved_tck                               ; 49.483 ; 0.000         ;
+---------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                      ; To Node                                                          ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 5.491 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[3]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 4.451      ;
; 5.491 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[0]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 4.451      ;
; 5.491 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 4.451      ;
; 5.491 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 4.451      ;
; 5.540 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[3]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 4.403      ;
; 5.540 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[0]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 4.403      ;
; 5.540 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 4.403      ;
; 5.540 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 4.403      ;
; 5.554 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[10]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.400      ;
; 5.554 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[7]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.400      ;
; 5.554 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[6]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.400      ;
; 5.554 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[5]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.400      ;
; 5.554 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[4]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.400      ;
; 5.554 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[3]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.400      ;
; 5.554 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[2]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.400      ;
; 5.554 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[14]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.400      ;
; 5.554 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[13]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.400      ;
; 5.554 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[22]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.400      ;
; 5.558 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[15] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[3]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 4.384      ;
; 5.558 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[15] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[0]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 4.384      ;
; 5.558 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[15] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 4.384      ;
; 5.558 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[15] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 4.384      ;
; 5.574 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[0]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 4.379      ;
; 5.574 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[12]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 4.379      ;
; 5.579 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[1]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 4.378      ;
; 5.579 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[15]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 4.378      ;
; 5.579 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[8]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 4.378      ;
; 5.579 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[21]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 4.378      ;
; 5.579 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[20]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 4.378      ;
; 5.579 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[18]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 4.378      ;
; 5.579 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[17]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 4.378      ;
; 5.579 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[31]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 4.378      ;
; 5.579 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[30]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 4.378      ;
; 5.579 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[24]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.030     ; 4.378      ;
; 5.581 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[3]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 4.361      ;
; 5.581 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[0]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 4.361      ;
; 5.581 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 4.361      ;
; 5.581 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[13] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.045     ; 4.361      ;
; 5.584 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[3]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 4.359      ;
; 5.584 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[0]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 4.359      ;
; 5.584 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 4.359      ;
; 5.584 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[10] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 4.359      ;
; 5.596 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[11] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[3]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 4.348      ;
; 5.596 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[11] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[0]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 4.348      ;
; 5.596 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[11] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 4.348      ;
; 5.596 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[11] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 4.348      ;
; 5.603 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[10]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 4.352      ;
; 5.603 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[7]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 4.352      ;
; 5.603 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[6]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 4.352      ;
; 5.603 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[5]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 4.352      ;
; 5.603 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[4]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 4.352      ;
; 5.603 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[3]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 4.352      ;
; 5.603 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[2]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 4.352      ;
; 5.603 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[14]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 4.352      ;
; 5.603 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[13]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 4.352      ;
; 5.603 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[22]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.032     ; 4.352      ;
; 5.604 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[11]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 4.360      ;
; 5.604 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[9]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 4.360      ;
; 5.604 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[23]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 4.360      ;
; 5.604 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[16]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 4.360      ;
; 5.604 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[29]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 4.360      ;
; 5.604 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[28]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 4.360      ;
; 5.604 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[27]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 4.360      ;
; 5.604 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[26]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 4.360      ;
; 5.604 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[25]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 4.360      ;
; 5.611 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[6]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[3]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 4.332      ;
; 5.611 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[6]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[0]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 4.332      ;
; 5.611 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[6]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 4.332      ;
; 5.611 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[6]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.044     ; 4.332      ;
; 5.617 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[19]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 4.336      ;
; 5.621 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[15] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[10]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.333      ;
; 5.621 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[15] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[7]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.333      ;
; 5.621 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[15] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[6]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.333      ;
; 5.621 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[15] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[5]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.333      ;
; 5.621 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[15] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[4]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.333      ;
; 5.621 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[15] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[3]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.333      ;
; 5.621 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[15] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[2]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.333      ;
; 5.621 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[15] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[14]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.333      ;
; 5.621 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[15] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[13]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.333      ;
; 5.621 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[15] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[22]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.333      ;
; 5.623 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[0]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.331      ;
; 5.623 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[12]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.033     ; 4.331      ;
; 5.628 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[1]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 4.330      ;
; 5.628 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[15]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 4.330      ;
; 5.628 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[8]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 4.330      ;
; 5.628 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[21]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 4.330      ;
; 5.628 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[20]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 4.330      ;
; 5.628 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[18]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 4.330      ;
; 5.628 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[17]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 4.330      ;
; 5.628 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[31]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 4.330      ;
; 5.628 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[30]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 4.330      ;
; 5.628 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[5]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[24]           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.029     ; 4.330      ;
; 5.634 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 4.319      ;
; 5.634 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 4.319      ;
; 5.634 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[9]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_offset[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 4.319      ;
; 5.634 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[7]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[3]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 4.310      ;
; 5.634 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[7]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[0]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 4.310      ;
; 5.634 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[7]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[2]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 4.310      ;
; 5.634 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[7]  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wr_data_cnt[1]       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 4.310      ;
; 5.641 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_address_tag_field[15] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[0]            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.034     ; 4.312      ;
+-------+----------------------------------------------------------------+------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 6.145 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.624      ;
; 6.145 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.624      ;
; 6.145 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.624      ;
; 6.145 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.624      ;
; 6.145 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.624      ;
; 6.145 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.624      ;
; 6.145 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.624      ;
; 6.145 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.624      ;
; 6.145 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.624      ;
; 6.145 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.624      ;
; 6.145 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.624      ;
; 6.145 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.624      ;
; 6.145 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.624      ;
; 6.145 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.624      ;
; 6.175 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.594      ;
; 6.175 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.594      ;
; 6.175 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.594      ;
; 6.175 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.594      ;
; 6.175 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.594      ;
; 6.175 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.594      ;
; 6.175 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.594      ;
; 6.210 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.559      ;
; 6.210 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.559      ;
; 6.210 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.559      ;
; 6.210 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.559      ;
; 6.210 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.559      ;
; 6.210 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.559      ;
; 6.210 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.559      ;
; 6.251 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.572      ;
; 6.251 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.572      ;
; 6.278 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.545      ;
; 6.295 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.672      ; 5.364      ;
; 6.295 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.672      ; 5.364      ;
; 6.300 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.672      ; 5.359      ;
; 6.300 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.672      ; 5.359      ;
; 6.300 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.469      ;
; 6.300 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.469      ;
; 6.300 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.469      ;
; 6.300 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.469      ;
; 6.300 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.469      ;
; 6.300 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.469      ;
; 6.300 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[5]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.469      ;
; 6.300 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.672      ; 5.359      ;
; 6.300 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.672      ; 5.359      ;
; 6.302 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.672      ; 5.357      ;
; 6.302 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.672      ; 5.357      ;
; 6.305 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.464      ;
; 6.305 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.464      ;
; 6.305 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.464      ;
; 6.305 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.464      ;
; 6.305 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.464      ;
; 6.305 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.464      ;
; 6.305 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[7]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.464      ;
; 6.312 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.457      ;
; 6.312 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.457      ;
; 6.312 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.457      ;
; 6.312 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.457      ;
; 6.312 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.457      ;
; 6.312 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.457      ;
; 6.312 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[6]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.457      ;
; 6.316 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.507      ;
; 6.339 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.672      ; 5.320      ;
; 6.343 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.672      ; 5.316      ;
; 6.344 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.672      ; 5.315      ;
; 6.345 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a9~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.478      ;
; 6.345 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.672      ; 5.314      ;
; 6.345 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a9~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.478      ;
; 6.347 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.674      ; 5.314      ;
; 6.347 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.674      ; 5.314      ;
; 6.347 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.674      ; 5.314      ;
; 6.347 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.674      ; 5.314      ;
; 6.349 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.674      ; 5.312      ;
; 6.349 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.420      ;
; 6.349 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.420      ;
; 6.349 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.420      ;
; 6.349 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.420      ;
; 6.349 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.420      ;
; 6.349 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.420      ;
; 6.349 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[4]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.420      ;
; 6.349 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.674      ; 5.312      ;
; 6.355 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.414      ;
; 6.355 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.414      ;
; 6.355 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.414      ;
; 6.355 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.414      ;
; 6.355 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.414      ;
; 6.355 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.414      ;
; 6.355 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[15] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.414      ;
; 6.360 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.674      ; 5.301      ;
; 6.360 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.672      ; 5.299      ;
; 6.360 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[8]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.674      ; 5.301      ;
; 6.362 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[12] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a9~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.461      ;
; 6.365 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.672      ; 5.294      ;
; 6.365 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.672      ; 5.294      ;
; 6.367 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[11] ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.672      ; 5.292      ;
; 6.371 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.398      ;
; 6.371 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.398      ;
; 6.371 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.398      ;
; 6.371 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.398      ;
; 6.371 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.398      ;
; 6.371 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[0]  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.814      ; 5.398      ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                  ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.536 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.267      ; 3.718      ;
; 46.697 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.256      ; 3.546      ;
; 46.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 3.509      ;
; 46.804 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 3.433      ;
; 46.920 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 3.318      ;
; 46.939 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 3.298      ;
; 46.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 3.263      ;
; 46.975 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[0]                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.241      ; 3.253      ;
; 46.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 3.242      ;
; 47.039 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 3.191      ;
; 47.043 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 3.194      ;
; 47.089 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 3.148      ;
; 47.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[0]                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 3.045      ;
; 47.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 3.041      ;
; 47.201 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.274      ; 3.060      ;
; 47.204 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][8]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 3.033      ;
; 47.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 2.976      ;
; 47.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][9]                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.250      ; 2.766      ;
; 47.774 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.247      ; 2.460      ;
; 47.906 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 2.329      ;
; 48.136 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.252      ; 2.103      ;
; 48.453 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 1.782      ;
; 48.537 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 1.698      ;
; 48.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 1.598      ;
; 48.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.239      ; 1.522      ;
; 48.705 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 1.533      ;
; 48.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 1.481      ;
; 48.779 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 1.459      ;
; 48.914 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.237      ; 1.310      ;
; 48.924 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 1.314      ;
; 48.967 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.240      ; 1.260      ;
; 49.057 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                             ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 1.162      ;
; 49.211 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 1.019      ;
; 49.302 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.251      ; 0.936      ;
; 49.667 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|td_shift[0]                                                                                                                                                                          ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.248      ; 0.568      ;
; 96.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.301      ;
; 96.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.301      ;
; 96.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.301      ;
; 96.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.301      ;
; 96.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.301      ;
; 96.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.301      ;
; 96.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.301      ;
; 96.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.301      ;
; 96.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.301      ;
; 96.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.301      ;
; 96.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.242      ;
; 96.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.230      ;
; 96.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.236      ;
; 96.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.225      ;
; 96.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.225      ;
; 96.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.225      ;
; 96.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.225      ;
; 96.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.225      ;
; 96.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.225      ;
; 96.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.225      ;
; 96.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.225      ;
; 96.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.225      ;
; 96.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.225      ;
; 96.704 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.059     ; 3.224      ;
; 96.728 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.211      ;
; 96.732 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[8]                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.199      ;
; 96.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.201      ;
; 96.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.201      ;
; 96.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.200      ;
; 96.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.200      ;
; 96.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.189      ;
; 96.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[20]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.189      ;
; 96.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.196      ;
; 96.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.188      ;
; 96.743 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[18]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.188      ;
; 96.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[9] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.174      ;
; 96.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[8] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.174      ;
; 96.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[7] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.174      ;
; 96.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[6] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.174      ;
; 96.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[5] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.174      ;
; 96.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[4] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.174      ;
; 96.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[3] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.174      ;
; 96.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[2] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.174      ;
; 96.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[1] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.174      ;
; 96.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_89j:auto_generated|counter_reg_bit[0] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.066     ; 3.174      ;
; 96.747 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[19]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.184      ;
; 96.749 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 3.190      ;
; 96.753 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.056     ; 3.178      ;
; 96.788 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.156      ;
; 96.789 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.155      ;
; 96.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[15]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.144      ;
; 96.793 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.144      ;
; 96.793 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[29]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.143      ;
; 96.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.143      ;
; 96.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.143      ;
; 96.794 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.150      ;
; 96.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.140      ;
; 96.797 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.132      ;
; 96.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.146      ;
; 96.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.131      ;
; 96.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.058     ; 3.131      ;
; 96.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 3.138      ;
; 96.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.138      ;
; 96.800 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 3.137      ;
; 96.801 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                                                                                                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[18]                                    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 3.143      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                   ; To Node                                                                                                                                                                                                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.099 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][26]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a18~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.430      ;
; 0.109 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a54~porta_address_reg0          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.438      ;
; 0.110 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][63]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a63~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.436      ;
; 0.136 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][43]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a36~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.464      ;
; 0.136 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_valid_bits[0]                                                                                                                                ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.468      ;
; 0.137 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][31]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a27~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.466      ;
; 0.138 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a0~porta_datain_reg0            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.467      ;
; 0.138 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_valid_bits[1]                                                                                                                                ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.470      ;
; 0.140 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][85]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a81~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.472      ;
; 0.140 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_valid_bits[3]                                                                                                                                ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.472      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][88]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a81~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.473      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][28]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a27~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.472      ;
; 0.141 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][14]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a9~porta_datain_reg0            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.471      ;
; 0.141 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_valid_bits[2]                                                                                                                                ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.473      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][77]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a72~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.474      ;
; 0.142 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][21]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a18~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.467      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][33]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a27~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.472      ;
; 0.143 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][24]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a18~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.473      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][102]                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a99~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.476      ;
; 0.144 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][79]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a72~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.476      ;
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][39]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a36~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.473      ;
; 0.145 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][18]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a18~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.470      ;
; 0.146 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_valid_bits[6]                                                                                                                                ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.478      ;
; 0.148 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_valid_bits[4]                                                                                                                                ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.480      ;
; 0.149 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|i_readdata_d1[0]                                                                                                                                     ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.472      ;
; 0.149 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_valid_bits[7]                                                                                                                                ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.481      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][23]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a18~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.480      ;
; 0.150 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][10]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a9~porta_datain_reg0            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.479      ;
; 0.151 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][35]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a27~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.476      ;
; 0.151 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_valid_bits[5]                                                                                                                                ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.483      ;
; 0.152 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][104]                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a99~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.477      ;
; 0.153 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][90]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a90~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.475      ;
; 0.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][100]                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a99~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.478      ;
; 0.154 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][30]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a27~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.479      ;
; 0.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][93]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a90~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.477      ;
; 0.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][81]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a81~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.487      ;
; 0.155 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][9]                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a9~porta_datain_reg0            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.485      ;
; 0.156 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][86]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a81~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.487      ;
; 0.157 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a54~porta_address_reg0          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.486      ;
; 0.157 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|i_readdata_d1[5]                                                                                                                                     ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.480      ;
; 0.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][98]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a90~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.481      ;
; 0.158 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a0~porta_datain_reg0            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.485      ;
; 0.158 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]    ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.480      ;
; 0.158 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_writedata[1]                                                                                                                                       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_datain_reg0  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.490      ;
; 0.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][27]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a27~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.488      ;
; 0.159 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][17]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a9~porta_datain_reg0            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.489      ;
; 0.161 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][32]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a27~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.490      ;
; 0.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][99]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a99~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 0.486      ;
; 0.162 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][15]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a9~porta_datain_reg0            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.491      ;
; 0.163 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[5]    ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.485      ;
; 0.165 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_tag[12]                                                                                                                                      ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_datain_reg0                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.498      ;
; 0.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][34]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a27~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.491      ;
; 0.166 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][25]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a18~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.491      ;
; 0.168 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a9~porta_address_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.496      ;
; 0.168 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_dp_offset[1]                                                                                                                                 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.498      ;
; 0.169 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][5]                                                      ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a0~porta_datain_reg0            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.501      ;
; 0.171 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][95]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a90~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.496      ;
; 0.172 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a18~porta_address_reg0          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.500      ;
; 0.172 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_dp_offset[2]                                                                                                                                 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.502      ;
; 0.173 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][103]                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a99~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.498      ;
; 0.174 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][89]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a81~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.499      ;
; 0.175 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a45~porta_address_reg0          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.504      ;
; 0.177 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][96]                                                     ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a90~porta_datain_reg0           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.502      ;
; 0.178 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE       ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                  ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                          ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                          ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                               ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                               ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_out_s1_translator|wait_latency_counter[1]                                                  ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_out_s1_translator|wait_latency_counter[1]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_mlcd_wr_n|data_out                                                                                                                                       ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_mlcd_wr_n|data_out                                                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                           ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                      ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_wr_active                                                                                                                                    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_wr_active                                                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]    ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.502      ;
; 0.183 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|ic_fill_dp_offset[2]                                                                                                                                 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_address_reg0                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.512      ;
; 0.183 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]    ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.505      ;
; 0.185 ; sdram_bridge_control:u_bridge_ctrl|step                                                                                                                                                     ; sdram_bridge_control:u_bridge_ctrl|step                                                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_out_s1_translator|wait_latency_counter[0]                                                  ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_out_s1_translator|wait_latency_counter[0]                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]    ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.507      ;
; 0.186 ; qsys:u_qsys|qsys_sdram:sdram|i_cmd[3]                                                                                                                                                       ; qsys:u_qsys|qsys_sdram:sdram|i_cmd[3]                                                                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_sdram:sdram|m_state.000000100                                                                                                                                              ; qsys:u_qsys|qsys_sdram:sdram|m_state.000000100                                                                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_sdram:sdram|m_count[2]                                                                                                                                                     ; qsys:u_qsys|qsys_sdram:sdram|m_count[2]                                                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_sdram:sdram|m_count[0]                                                                                                                                                     ; qsys:u_qsys|qsys_sdram:sdram|m_count[0]                                                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_sdram:sdram|m_count[1]                                                                                                                                                     ; qsys:u_qsys|qsys_sdram:sdram|m_count[1]                                                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_sdram:sdram|m_next.010000000                                                                                                                                               ; qsys:u_qsys|qsys_sdram:sdram|m_next.010000000                                                                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_sdram:sdram|refresh_request                                                                                                                                                ; qsys:u_qsys|qsys_sdram:sdram|refresh_request                                                                                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_sdram:sdram|m_state.000100000                                                                                                                                              ; qsys:u_qsys|qsys_sdram:sdram|m_state.000100000                                                                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_sdram:sdram|ack_refresh_request                                                                                                                                            ; qsys:u_qsys|qsys_sdram:sdram|ack_refresh_request                                                                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_sdram:sdram|init_done                                                                                                                                                      ; qsys:u_qsys|qsys_sdram:sdram|init_done                                                                                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_sdram:sdram|i_cmd[0]                                                                                                                                                       ; qsys:u_qsys|qsys_sdram:sdram|i_cmd[0]                                                                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_sdram:sdram|i_next.010                                                                                                                                                     ; qsys:u_qsys|qsys_sdram:sdram|i_next.010                                                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                               ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                          ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                           ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][19]                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][65]                                           ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][65]                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][18]                                           ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][18]                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                           ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][62]                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][93]                                           ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[7][93]                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                              ; To Node                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.130 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[7]                      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.920      ; 2.154      ;
; 0.185 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[15]                                                 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[15]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[14]                                                 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[14]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[8]                                                  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[8]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[4]                                                  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[4]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step2                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step2                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[1]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[1]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[3]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[3]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[4]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[4]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[6]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[6]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[6]                                               ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[6]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[7]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[7]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[9]                                               ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[9]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_blank_cnt[5]                                             ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_blank_cnt[5]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[6]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[6]                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[9]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[9]                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; lcd_top:u_lcd_top|clk_div:u_clk_div|clk_8_3m                                                           ; lcd_top:u_lcd_top|clk_div:u_clk_div|clk_8_3m                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[1]                                                        ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[1]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[2]                                                        ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[2]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|rs_r                                                       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|rs_r                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[12]                                                 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[12]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[9]                                                  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[9]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[7]                                                  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[7]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[6]                                                  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[6]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[1]                                                  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[1]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[0]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[0]                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.193 ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[0]                                                        ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[0]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; lcd_top:u_lcd_top|clk_div:u_clk_div|div4_cnt[0]                                                        ; lcd_top:u_lcd_top|clk_div:u_clk_div|div4_cnt[0]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; lcd_top:u_lcd_top|clk_div:u_clk_div|clk_25m                                                            ; lcd_top:u_lcd_top|clk_div:u_clk_div|clk_25m                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_r                                                       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_r                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.200 ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[0]                                                        ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[1]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.321      ;
; 0.201 ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[0]                                                        ; lcd_top:u_lcd_top|clk_div:u_clk_div|clk_8_3m                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.322      ;
; 0.201 ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[0]                                                        ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[2]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.322      ;
; 0.208 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[9]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.330      ;
; 0.210 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 0.493      ;
; 0.220 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.idle                                               ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[0]                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.341      ;
; 0.224 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.idle                                               ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|rs_r                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.345      ;
; 0.231 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 0.514      ;
; 0.233 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 0.516      ;
; 0.233 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 0.516      ;
; 0.234 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 0.517      ;
; 0.236 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.177      ; 0.517      ;
; 0.246 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a9~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.179      ; 0.529      ;
; 0.261 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[0]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.383      ;
; 0.265 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[10]                                                  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[10]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.387      ;
; 0.266 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.388      ;
; 0.271 ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[2]                                                        ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[0]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.392      ;
; 0.276 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[6]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.398      ;
; 0.285 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[10]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.407      ;
; 0.291 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step2                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_r                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.412      ;
; 0.294 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[4]                      ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.924      ; 2.322      ;
; 0.296 ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_id|data_out[10]                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[10]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.909      ; 2.309      ;
; 0.303 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[3]                                                   ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[3]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[9]                                                   ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[9]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[9]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[9]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.425      ;
; 0.303 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[7]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[7]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.425      ;
; 0.304 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[9]                                                   ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[9]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[7]                                                   ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[7]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[5]                                                   ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[5]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[2]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[2]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[3]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[3]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[5]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[5]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[5]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[5]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[1]                                                        ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[2]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[5]                                                   ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[5]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[2]                                                   ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[2]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[7]                                                   ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[7]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[4]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[4]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.427      ;
; 0.305 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[1]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[1]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[3]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[3]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[7]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[7]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[10]                                                  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[10]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[4]                                                   ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[4]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[10]                                                  ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[10]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.428      ;
; 0.306 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[8]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[8]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.428      ;
; 0.306 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[6]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[6]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.428      ;
; 0.306 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[6]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[6]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[9]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[9]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[8]                                                   ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[8]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[6]                                                   ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[6]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.428      ;
; 0.309 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[2]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[2]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[10]                                                  ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[10]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.431      ;
; 0.310 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step3                                              ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step2                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.432      ;
; 0.310 ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9  ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.432      ;
; 0.311 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[8]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[8]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.432      ;
; 0.314 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[1]                                                   ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[1]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.436      ;
; 0.315 ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[1]                                                   ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[1]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.437      ;
; 0.316 ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[1]                                                   ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[1]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.437      ;
+-------+--------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.183 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                     ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.185 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                             ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                               ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                          ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[1]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[2]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                                                                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[31]                                                       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.189 ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.045      ; 0.318      ;
; 0.192 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                        ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|read                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|state                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[3]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[14]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[15]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]                                                                                              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]                                                                                              ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[3]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[8]                                                                                                                                                                                                ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[7]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[6]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                                                                                             ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[5]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[4]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[7]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[6]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[9]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[8]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[232]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[231]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.316      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[9]                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[17]                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]                                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[48]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[47]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[162]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[161]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[11]                                                                                                                                                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[2]                                                                               ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize|dffs[1]                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[153]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[152]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[184]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[183]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[193]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[192]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[214]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[213]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[253]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[252]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[262]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[261]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[274]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[273]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.196 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[285]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[284]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[46]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[45]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[109]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[108]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[115]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[114]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.317      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[151]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[150]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[160]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[159]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[166]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[165]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[185]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[187]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[186]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[200]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[202]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[201]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[216]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[215]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[228]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[227]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.319      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[242]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.319      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[256]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[255]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[271]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[270]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.319      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[291]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[290]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[298]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[297]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[300]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[299]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[304]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[303]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[307]                                                 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[306]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]                                                                                                                                                                         ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[2]                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[3]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[2]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[9]                                                   ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[8]                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[13]                                                  ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[12]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                 ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 7.529 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|clk_12_5m                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 2.371      ;
; 7.530 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|clk_25m                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.088     ; 2.369      ;
; 7.530 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|div4_cnt[0]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.088     ; 2.369      ;
; 7.530 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[1]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.088     ; 2.369      ;
; 7.530 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[2]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.088     ; 2.369      ;
; 7.530 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|div6_cnt[0]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.088     ; 2.369      ;
; 7.530 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|clk_div:u_clk_div|clk_8_3m                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.088     ; 2.369      ;
; 9.190 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.818      ; 2.583      ;
; 9.190 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.818      ; 2.583      ;
; 9.190 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.818      ; 2.583      ;
; 9.190 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.818      ; 2.583      ;
; 9.190 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.818      ; 2.583      ;
; 9.190 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.818      ; 2.583      ;
; 9.190 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.818      ; 2.583      ;
; 9.192 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.818      ; 2.581      ;
; 9.192 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.818      ; 2.581      ;
; 9.192 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.818      ; 2.581      ;
; 9.192 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.818      ; 2.581      ;
; 9.192 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.818      ; 2.581      ;
; 9.192 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.818      ; 2.581      ;
; 9.192 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.818      ; 2.581      ;
; 9.192 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.818      ; 2.581      ;
; 9.192 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.818      ; 2.581      ;
; 9.233 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.818      ; 2.594      ;
; 9.233 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a9~portb_address_reg0 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.818      ; 2.594      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.678      ; 2.366      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[2]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.676      ; 2.364      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[3]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.676      ; 2.364      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[5]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.676      ; 2.364      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[10]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.676      ; 2.364      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[11]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.676      ; 2.364      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[13]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.676      ; 2.364      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.678      ; 2.366      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[4]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.678      ; 2.366      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[8]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.678      ; 2.366      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[14]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.678      ; 2.366      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[15]                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.678      ; 2.366      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[3]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.678      ; 2.366      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.676      ; 2.364      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.676      ; 2.364      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.676      ; 2.364      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.676      ; 2.364      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.676      ; 2.364      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|parity4                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.679      ; 2.367      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1]              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.679      ; 2.367      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.676      ; 2.364      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.678      ; 2.366      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.678      ; 2.366      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.678      ; 2.366      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.678      ; 2.366      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2]              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.678      ; 2.366      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0]              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.678      ; 2.366      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[2]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.678      ; 2.366      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[5]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.678      ; 2.366      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[4]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.678      ; 2.366      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[6]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.678      ; 2.366      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[9]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.678      ; 2.366      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[7]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.678      ; 2.366      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[8]                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.678      ; 2.366      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[10]                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.678      ; 2.366      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[10]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.668      ; 2.356      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[1]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.671      ; 2.359      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[1]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.672      ; 2.360      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[2]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.672      ; 2.360      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[3]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.672      ; 2.360      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[4]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.672      ; 2.360      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[5]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.672      ; 2.360      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[6]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.672      ; 2.360      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[7]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.672      ; 2.360      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[3]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.671      ; 2.359      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[4]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.671      ; 2.359      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[6]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.671      ; 2.359      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[6]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.671      ; 2.359      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[7]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.671      ; 2.359      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[9]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.671      ; 2.359      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[9]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.672      ; 2.360      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[10]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.672      ; 2.360      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[0]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.672      ; 2.360      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_blank_cnt[5]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.671      ; 2.359      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[6]                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.671      ; 2.359      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[9]                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.671      ; 2.359      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step3                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.672      ; 2.360      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step2                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.672      ; 2.360      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[8]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.672      ; 2.360      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[1]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.681      ; 2.369      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[2]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.681      ; 2.369      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[3]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.681      ; 2.369      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[4]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.681      ; 2.369      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[5]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.681      ; 2.369      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[6]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.681      ; 2.369      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[7]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.681      ; 2.369      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[8]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.681      ; 2.369      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[9]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.681      ; 2.369      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[10]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.681      ; 2.369      ;
; 9.299 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[0]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.681      ; 2.369      ;
; 9.300 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.678      ; 2.365      ;
; 9.300 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[1]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.677      ; 2.364      ;
; 9.300 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[6]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.677      ; 2.364      ;
; 9.300 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[7]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.677      ; 2.364      ;
; 9.300 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[9]                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; 1.677      ; 2.364      ;
+-------+-----------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[4]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.360      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[1]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.360      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity7                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 2.359      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[2]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 2.359      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a2                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.360      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a0                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.360      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a3                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.360      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a10                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 2.359      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a9                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 2.359      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a6                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 2.359      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a7                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 2.359      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a8                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 2.359      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a4                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.360      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a5                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.360      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[1]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 2.359      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity8a[0]                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.360      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter6a1                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.360      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[2]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.360      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[3]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.360      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[0]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.360      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[5]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 2.359      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[10]                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 2.359      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[8]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 2.359      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[6]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 2.359      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[9]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 2.359      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|wrptr_g[7]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.049     ; 2.359      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[2]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.365      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[3]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.365      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[1]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.365      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[0]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.365      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[5]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.365      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[4]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.365      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[4]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.365      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[5]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.043     ; 2.365      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_read                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.360      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[11]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.361      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[12]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.361      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[13]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.361      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[14]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.361      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[15]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.361      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[16]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.361      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[17]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.361      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[18]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.361      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[19]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.361      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[21]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.361      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[22]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.361      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[23]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.361      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[24]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.361      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[25]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.361      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[20]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.361      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|address_rd[10]                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.047     ; 2.361      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[12]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.360      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[15]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.360      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[17]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.360      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[18]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.360      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[19]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.360      ;
; 7.579 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[20]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.048     ; 2.360      ;
; 7.580 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[10]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 2.353      ;
; 7.580 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[11]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 2.353      ;
; 7.580 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[13]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 2.353      ;
; 7.580 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[14]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 2.352      ;
; 7.580 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[16]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 2.353      ;
; 7.580 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[24]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 2.353      ;
; 7.580 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[21]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 2.353      ;
; 7.580 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[22]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 2.353      ;
; 7.580 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[23]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.054     ; 2.353      ;
; 7.580 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|bridge_address[25]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.055     ; 2.352      ;
; 7.584 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[10]                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.365      ;
; 7.584 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[8]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.365      ;
; 7.584 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[6]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.365      ;
; 7.584 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[9]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.365      ;
; 7.584 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|delayed_wrptr_g[7]                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.365      ;
; 7.584 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[8]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.365      ;
; 7.584 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[7]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.365      ;
; 7.584 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[9]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.365      ;
; 7.584 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[10] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.365      ;
; 7.584 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[6]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.365      ;
; 7.584 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|alt_synch_pipe_0e8:ws_dgrp|dffpipe_re9:dffpipe4|dffe5a[0]  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.367      ;
; 7.584 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[0]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.367      ;
; 7.584 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[8]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.365      ;
; 7.584 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[9]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.038     ; 2.365      ;
; 7.585 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[0]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.371      ;
; 7.585 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[5]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.371      ;
; 7.585 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[7]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.371      ;
; 7.585 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[9]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.371      ;
; 7.585 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[8]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.371      ;
; 7.585 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[6]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.371      ;
; 7.585 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[4]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.371      ;
; 7.585 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[3]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.371      ;
; 7.585 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[2]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.371      ;
; 7.585 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; sdram_bridge_control:u_bridge_ctrl|cnt_burst[1]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.031     ; 2.371      ;
; 7.585 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[1]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.367      ;
; 7.585 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[1]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.367      ;
; 7.585 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[2]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.367      ;
; 7.585 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[3]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.367      ;
; 7.585 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[4]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.367      ;
; 7.585 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[4]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.366      ;
; 7.585 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_bwp|dffe11a[5]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.036     ; 2.366      ;
; 7.585 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[5]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.367      ;
; 7.585 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|dffpipe_pe9:ws_brp|dffe11a[6]                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 10.000       ; -0.035     ; 2.367      ;
+-------+-----------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                             ; To Node                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.233      ; 1.489      ;
; 48.935 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                 ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.232      ; 1.284      ;
; 49.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.243      ; 1.040      ;
; 97.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.273      ;
; 97.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.256      ;
; 97.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.257      ;
; 97.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.257      ;
; 97.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[3]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.257      ;
; 97.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[4]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.257      ;
; 97.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[5]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.257      ;
; 97.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[6]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.257      ;
; 97.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[7]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.257      ;
; 97.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[8]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.257      ;
; 97.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.257      ;
; 97.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[10]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.257      ;
; 97.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[11]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.257      ;
; 97.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[12]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.050     ; 2.256      ;
; 97.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[13]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.257      ;
; 97.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[14]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 2.257      ;
; 97.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[76]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.268      ;
; 97.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.268      ;
; 97.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.268      ;
; 97.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.268      ;
; 97.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[80]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.268      ;
; 97.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[81]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.268      ;
; 97.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[82]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.268      ;
; 97.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[83]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.268      ;
; 97.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[84]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.268      ;
; 97.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[85]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.268      ;
; 97.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[86]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.268      ;
; 97.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[87]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.268      ;
; 97.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[88]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.268      ;
; 97.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[89]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 2.268      ;
; 97.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.274      ;
; 97.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[249] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.274      ;
; 97.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[250] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.274      ;
; 97.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[251] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 2.274      ;
; 97.681 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[260] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.273      ;
; 97.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.254      ;
; 97.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.254      ;
; 97.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.254      ;
; 97.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.254      ;
; 97.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.254      ;
; 97.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[5]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.254      ;
; 97.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.254      ;
; 97.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 2.254      ;
; 97.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[1]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.259      ;
; 97.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.259      ;
; 97.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.259      ;
; 97.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[4]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.259      ;
; 97.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[5]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.259      ;
; 97.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[6]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.259      ;
; 97.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[7]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.259      ;
; 97.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[8]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.259      ;
; 97.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[9]                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.259      ;
; 97.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.046     ; 2.259      ;
; 97.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[261] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.272      ;
; 97.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[262] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.272      ;
; 97.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[263] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.272      ;
; 97.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[264] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.272      ;
; 97.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[265] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.272      ;
; 97.682 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[266] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.272      ;
; 97.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[204] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.275      ;
; 97.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[205] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.275      ;
; 97.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[206] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.275      ;
; 97.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[207] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.275      ;
; 97.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[208] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.275      ;
; 97.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[209] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.275      ;
; 97.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[210] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.275      ;
; 97.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[211] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.275      ;
; 97.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[212] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.275      ;
; 97.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[218] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.275      ;
; 97.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[219] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.275      ;
; 97.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[220] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.275      ;
; 97.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[221] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.275      ;
; 97.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[222] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.275      ;
; 97.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[223] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.275      ;
; 97.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[224] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.275      ;
; 97.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[234] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.275      ;
; 97.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[235] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.275      ;
; 97.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[236] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.275      ;
; 97.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[237] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.275      ;
; 97.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[238] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.275      ;
; 97.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[239] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.275      ;
; 97.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[240] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.275      ;
; 97.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[241] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.274      ;
; 97.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[242] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.274      ;
; 97.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[243] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.274      ;
; 97.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[244] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.274      ;
; 97.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[245] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.274      ;
; 97.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[246] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.274      ;
; 97.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[247] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 2.274      ;
; 97.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[258] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.275      ;
; 97.687 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[259] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.025     ; 2.275      ;
; 97.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.258      ;
; 97.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.258      ;
; 97.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.258      ;
; 97.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[3]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.258      ;
; 97.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.258      ;
; 97.688 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]                                               ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.258      ;
+--------+-----------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                                    ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.226 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_msb_aeb                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.923      ; 2.253      ;
; 0.226 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[1]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.924      ; 2.254      ;
; 0.226 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[3]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.923      ; 2.253      ;
; 0.226 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a0      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.924      ; 2.254      ;
; 0.226 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|parity4         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.924      ; 2.254      ;
; 0.226 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[1] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.924      ; 2.254      ;
; 0.226 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a6      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.923      ; 2.253      ;
; 0.226 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a10     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.923      ; 2.253      ;
; 0.226 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a9      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.923      ; 2.253      ;
; 0.226 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a5      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.923      ; 2.253      ;
; 0.226 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.923      ; 2.253      ;
; 0.226 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity5a[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.923      ; 2.253      ;
; 0.226 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[2]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.923      ; 2.253      ;
; 0.226 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[0]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.924      ; 2.254      ;
; 0.226 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[5]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.923      ; 2.253      ;
; 0.226 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[4]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.923      ; 2.253      ;
; 0.226 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[6]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.923      ; 2.253      ;
; 0.226 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[9]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.923      ; 2.253      ;
; 0.226 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[7]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.923      ; 2.253      ;
; 0.226 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[8]                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.923      ; 2.253      ;
; 0.226 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdptr_g[10]                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.923      ; 2.253      ;
; 0.226 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.926      ; 2.256      ;
; 0.226 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.926      ; 2.256      ;
; 0.226 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[3]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.926      ; 2.256      ;
; 0.226 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[4]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.926      ; 2.256      ;
; 0.226 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[5]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.926      ; 2.256      ;
; 0.226 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[6]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.926      ; 2.256      ;
; 0.226 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[7]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.926      ; 2.256      ;
; 0.226 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[8]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.926      ; 2.256      ;
; 0.226 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[9]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.926      ; 2.256      ;
; 0.226 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[10]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.926      ; 2.256      ;
; 0.226 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_h[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.926      ; 2.256      ;
; 0.227 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a3      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.252      ;
; 0.227 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a4      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.252      ;
; 0.227 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a7      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.252      ;
; 0.227 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a8      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.252      ;
; 0.227 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a1      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.252      ;
; 0.227 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|a_graycounter_677:rdptr_g1p|counter3a2      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.252      ;
; 0.228 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.922      ; 2.254      ;
; 0.228 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[2]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.253      ;
; 0.228 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[3]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.253      ;
; 0.228 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[5]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.253      ;
; 0.228 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[10]                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.253      ;
; 0.228 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[11]                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.253      ;
; 0.228 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[13]                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.253      ;
; 0.228 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.923      ; 2.255      ;
; 0.228 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[4]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.923      ; 2.255      ;
; 0.228 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[8]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.923      ; 2.255      ;
; 0.228 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[14]                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.923      ; 2.255      ;
; 0.228 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[15]                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.923      ; 2.255      ;
; 0.228 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.917      ; 2.249      ;
; 0.228 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.917      ; 2.249      ;
; 0.228 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[3]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.917      ; 2.249      ;
; 0.228 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[4]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.917      ; 2.249      ;
; 0.228 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[5]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.917      ; 2.249      ;
; 0.228 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[6]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.917      ; 2.249      ;
; 0.228 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[7]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.917      ; 2.249      ;
; 0.228 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[9]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.917      ; 2.249      ;
; 0.228 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[10]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.917      ; 2.249      ;
; 0.228 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.917      ; 2.249      ;
; 0.228 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step3                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.917      ; 2.249      ;
; 0.228 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step2                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.917      ; 2.249      ;
; 0.228 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[8]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.917      ; 2.249      ;
; 0.228 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[0]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.916      ; 2.248      ;
; 0.228 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[1]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.916      ; 2.248      ;
; 0.228 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[2]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.916      ; 2.248      ;
; 0.228 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[3]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.916      ; 2.248      ;
; 0.228 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[4]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.916      ; 2.248      ;
; 0.228 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[5]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.916      ; 2.248      ;
; 0.228 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[6]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.916      ; 2.248      ;
; 0.228 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[7]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.916      ; 2.248      ;
; 0.228 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[9]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.916      ; 2.248      ;
; 0.228 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[10]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.916      ; 2.248      ;
; 0.228 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[8]                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.916      ; 2.248      ;
; 0.229 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[1]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.254      ;
; 0.229 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[6]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.254      ;
; 0.229 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[7]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.254      ;
; 0.229 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[9]                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.254      ;
; 0.229 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[12]                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.921      ; 2.254      ;
; 0.229 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_done_d0                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.912      ; 2.245      ;
; 0.229 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_done_d1                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.916      ; 2.249      ;
; 0.229 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[12]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.903      ; 2.236      ;
; 0.229 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[7]                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.903      ; 2.236      ;
; 0.229 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[13]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.903      ; 2.236      ;
; 0.229 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[8]                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.903      ; 2.236      ;
; 0.229 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[2]                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.903      ; 2.236      ;
; 0.229 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[3]                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.903      ; 2.236      ;
; 0.229 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[11]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.903      ; 2.236      ;
; 0.229 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[1]                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.903      ; 2.236      ;
; 0.229 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[5]                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.903      ; 2.236      ;
; 0.229 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[4]                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.903      ; 2.236      ;
; 0.229 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[6]                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.903      ; 2.236      ;
; 0.229 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[15]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.903      ; 2.236      ;
; 0.229 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[14]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.903      ; 2.236      ;
; 0.229 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[0]                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.903      ; 2.236      ;
; 0.229 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[10]                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.913      ; 2.246      ;
; 0.229 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[9]                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.903      ; 2.236      ;
; 0.229 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[1]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.916      ; 2.249      ;
; 0.229 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[3]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.916      ; 2.249      ;
; 0.229 ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_lcd_init_done|data_out ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[4]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 1.916      ; 2.249      ;
+-------+-----------------------------------------------------------+------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                               ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.808      ;
; 0.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.808      ;
; 0.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.808      ;
; 0.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.808      ;
; 0.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.808      ;
; 0.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.808      ;
; 0.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.808      ;
; 0.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.808      ;
; 0.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.808      ;
; 0.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.808      ;
; 0.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.808      ;
; 0.687 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.808      ;
; 0.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.852      ;
; 0.784 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[10]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.900      ;
; 0.784 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[11]                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.900      ;
; 0.788 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.904      ;
; 0.788 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.904      ;
; 0.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.906      ;
; 0.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.906      ;
; 0.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[9]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.906      ;
; 0.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[8]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.906      ;
; 0.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[7]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.906      ;
; 0.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][7]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.906      ;
; 0.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][9]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.906      ;
; 0.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.906      ;
; 0.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.906      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.923      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.923      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.923      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.923      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.923      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.923      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.923      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][8]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.923      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][9]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.923      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.923      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.923      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.922      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.923      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.922      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.922      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.922      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.922      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][5]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.923      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][6]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.923      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][8]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.923      ;
; 0.809 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 0.923      ;
; 0.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][6]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.928      ;
; 0.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.928      ;
; 0.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][5]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.928      ;
; 0.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.928      ;
; 0.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.928      ;
; 0.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.928      ;
; 0.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.928      ;
; 0.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.928      ;
; 0.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.928      ;
; 0.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.928      ;
; 0.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.928      ;
; 0.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.928      ;
; 0.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.928      ;
; 0.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.928      ;
; 0.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.929      ;
; 0.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.929      ;
; 0.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 0.929      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][9]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.934      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][9]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.934      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][8]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.934      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][8]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.934      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][7]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.934      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.934      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][5]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.934      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][5]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.934      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.934      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.934      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.934      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.934      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.934      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.934      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.934      ;
; 0.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 0.934      ;
; 0.914 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][9]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.029      ;
; 0.914 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][9]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.029      ;
; 0.914 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][8]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.029      ;
; 0.914 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][8]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.029      ;
; 0.914 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][7]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.029      ;
; 0.914 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][7]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 1.029      ;
; 0.924 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][6]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.040      ;
; 0.924 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][6]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.040      ;
; 0.924 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.040      ;
; 0.924 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.040      ;
; 1.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.143      ;
; 1.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.143      ;
; 1.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.143      ;
; 1.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.143      ;
; 1.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.143      ;
; 1.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.143      ;
; 1.030 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|wdata[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.029      ; 1.143      ;
; 1.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write_valid   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.241      ;
; 1.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|write_stalled ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.241      ;
; 1.127 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|read          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.030      ; 1.241      ;
+-------+--------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                     ; To Node                                                                                                                                                                                                               ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.905 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.243      ;
; 0.905 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_out_s1_translator|wait_latency_counter[0]                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.243      ;
; 0.905 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_out_s1_translator|wait_latency_counter[1]                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.243      ;
; 0.905 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_lcd_data_out_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.243      ;
; 0.905 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_out_s1_translator|read_latency_shift_reg[0]                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.254      ; 1.243      ;
; 0.912 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 1.234      ;
; 0.912 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 1.234      ;
; 0.912 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|read_latency_shift_reg[0]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 1.234      ;
; 0.912 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_pio_mlcd_cs_n:pio_mlcd_wr_n|data_out                                                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 1.234      ;
; 0.912 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][65]                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 1.234      ;
; 0.912 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_stall                                                                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 1.228      ;
; 0.914 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|M_alu_result[18]                                                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 1.232      ;
; 0.914 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src2[18]                                                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 1.232      ;
; 0.914 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src1[18]                                                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 1.232      ;
; 0.914 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src2_reg[18]                                                                                                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 1.232      ;
; 0.914 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_mem_baddr[18]                                                                                                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 1.232      ;
; 0.914 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_actual_tag[6]                                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 1.232      ;
; 0.914 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_actual_tag[7]                                                                                                                                                             ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 1.232      ;
; 0.917 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_addr_starting                                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.234      ;
; 0.920 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|last_channel[13]                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.239      ; 1.243      ;
; 0.922 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_bytecount_reg_zero                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 1.240      ;
; 0.925 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|saved_grant[0]                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 1.242      ;
; 0.925 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 1.243      ;
; 0.925 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 1.243      ;
; 0.925 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 1.244      ;
; 0.925 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 1.244      ;
; 0.927 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.241      ;
; 0.927 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[2]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.241      ;
; 0.927 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|qsys_mm_interconnect_0_cmd_xbar_mux_001:cmd_xbar_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 1.241      ;
; 0.927 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|epcs_slave_select_holding_reg[1]                                                                                                   ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 1.243      ;
; 0.928 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_wr_active                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 1.233      ;
; 0.928 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|last_channel[6]                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.213      ; 1.225      ;
; 0.928 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|A_dc_wb_rd_data_starting                                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 1.233      ;
; 0.930 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|last_channel[7]                                                                                                        ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 1.222      ;
; 0.930 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:limiter_001|last_channel[10]                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.205      ; 1.219      ;
; 0.931 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_COMP_TRANS                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 1.241      ;
; 0.931 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|out_valid_reg                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 1.241      ;
; 0.931 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_IDLE                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 1.241      ;
; 0.931 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 1.241      ;
; 0.932 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[45]                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 1.235      ;
; 0.932 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_eop_reg                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 1.235      ;
; 0.932 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_uncompressed_read_reg                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 1.235      ;
; 0.932 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_burstwrap_reg[2]                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 1.235      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[0]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.245      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.244      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[3][65]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.244      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[2][65]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.244      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][18]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.242      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][18]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.242      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][62]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.242      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][62]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.242      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[0]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.245      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[1]    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.245      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][74]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.242      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][74]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.242      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][74]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.242      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][74]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.242      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[5][47]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.242      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[4][47]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.242      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][47]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.242      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][47]                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.242      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|M_rot_prestep2[7]                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.040      ; 1.236      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator|av_readdata_pre[30]                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.245      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[0]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.245      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|wr_ptr[2]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.245      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[1]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.245      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|rd_ptr[2]                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 1.245      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_pio_lcd_data_out:pio_lcd_data_out|data_out[11]                                                                                                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.241      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_out_s1_translator|av_readdata_pre[11]                                                                                ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.241      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_id_s1_translator|av_readdata_pre[11]                                                                                      ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.241      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_pio_lcd_data_in:pio_lcd_data_in|readdata[11]                                                                                                                                                         ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.241      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_lcd_data_in_s1_translator|av_readdata_pre[11]                                                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.241      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|state[0]                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.247      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|state[2]                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.247      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|state[3]                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.247      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|state[4]                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.247      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|state[1]                                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.051      ; 1.247      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|data_wr_strobe                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.243      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|SSO_reg                                                                                                                            ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.244      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|epcs_slave_select_holding_reg[11]                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.243      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|epcs_slave_select_reg[11]                                                                                                          ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.047      ; 1.243      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|endofpacketvalue_reg[11]                                                                                                           ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.242      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|qsys_epcs_flash_sub:the_qsys_epcs_flash_sub|data_to_cpu[11]                                                                                                                    ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.242      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[11]                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 1.242      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[11]                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.246      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[27]                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.244      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][93]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.244      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][93]                                                 ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.244      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:epcs_flash_epcs_control_port_translator|av_readdata_pre[27]                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.244      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|d_readdata_d1[27]                                                                                                                                                              ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.241      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|W_wr_data[30]                                                                                                                                                                  ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.234      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|M_alu_result[30]                                                                                                                                                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.234      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src2[30]                                                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.234      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|E_src1[30]                                                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.234      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|M_src2[30]                                                                                                                                                                     ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 1.234      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator|av_readdata_pre[17]                                                                       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.050      ; 1.246      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.244      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.244      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[3] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.244      ;
; 1.112 ; qsys:u_qsys|altera_reset_controller:rst_controller|r_sync_rst ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|cntr_do7:count_usedw|counter_reg_bit[4] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.048      ; 1.244      ;
+-------+---------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                       ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                             ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 4.732 ; 4.962        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a0~porta_address_reg0                                                                                               ;
; 4.732 ; 4.962        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a0~porta_we_reg                                                                                                     ;
; 4.732 ; 4.962        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a18~porta_address_reg0                                                                                              ;
; 4.732 ; 4.962        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a18~porta_we_reg                                                                                                    ;
; 4.732 ; 4.962        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a45~porta_address_reg0                                                                                              ;
; 4.732 ; 4.962        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a45~porta_we_reg                                                                                                    ;
; 4.732 ; 4.962        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a81~porta_address_reg0                                                                                              ;
; 4.732 ; 4.962        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a81~porta_we_reg                                                                                                    ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~porta_address_reg0                                                                                                                                                                                                  ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~porta_we_reg                                                                                                                                                                                                        ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_epcs_flash:epcs_flash|altsyncram:the_boot_copier_rom|altsyncram_im41:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                     ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_bht_module:qsys_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_c1h1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                           ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_bht_module:qsys_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_c1h1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                 ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_dc_tag_module:qsys_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_amg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_dc_tag_module:qsys_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_amg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                           ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                   ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                         ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                                   ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_we_reg                                                                                                                                         ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                     ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                           ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_register_bank_a_module:qsys_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_cfg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_register_bank_a_module:qsys_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_cfg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                         ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_register_bank_b_module:qsys_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_dfg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                   ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_register_bank_b_module:qsys_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_dfg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                         ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a54~porta_address_reg0                                                                                              ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a54~porta_we_reg                                                                                                    ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a90~porta_address_reg0                                                                                              ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a90~porta_we_reg                                                                                                    ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a9~porta_address_reg0                                                                                               ;
; 4.733 ; 4.963        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a9~porta_we_reg                                                                                                     ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a9~porta_address_reg0                                                                                                                                                                                                  ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a9~porta_we_reg                                                                                                                                                                                                        ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                     ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                           ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                     ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_w:the_qsys_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                           ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|D_bht_data[0]                                                                                                                                                                                                                                                                     ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|D_bht_data[1]                                                                                                                                                                                                                                                                     ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_bht_module:qsys_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_c1h1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                           ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_bht_module:qsys_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_c1h1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                                 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_dc_data_module:qsys_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                   ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_dc_data_module:qsys_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                         ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_dc_data_module:qsys_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a16~porta_address_reg0                                                                                                                                  ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_dc_data_module:qsys_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a16~porta_we_reg                                                                                                                                        ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_dc_tag_module:qsys_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_amg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                     ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_dc_victim_module:qsys_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                               ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_dc_victim_module:qsys_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                     ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                   ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                         ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a22~porta_address_reg0                                                                                                                                  ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a22~porta_we_reg                                                                                                                                        ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                     ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                           ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_ocimem:the_qsys_nios2_qsys_nios2_ocimem|qsys_nios2_qsys_ociram_sp_ram_module:qsys_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_mp81:auto_generated|ram_block1a0~porta_address_reg0 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_ocimem:the_qsys_nios2_qsys_nios2_ocimem|qsys_nios2_qsys_ociram_sp_ram_module:qsys_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_mp81:auto_generated|ram_block1a0~porta_we_reg       ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_ocimem:the_qsys_nios2_qsys_nios2_ocimem|qsys_nios2_qsys_ociram_sp_ram_module:qsys_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_mp81:auto_generated|ram_block1a8~porta_address_reg0 ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_ocimem:the_qsys_nios2_qsys_nios2_ocimem|qsys_nios2_qsys_ociram_sp_ram_module:qsys_nios2_qsys_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_mp81:auto_generated|ram_block1a8~porta_we_reg       ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_register_bank_a_module:qsys_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_cfg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                   ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_register_bank_b_module:qsys_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_dfg1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                   ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a18~porta_datain_reg0                                                                                               ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a27~porta_address_reg0                                                                                              ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a27~porta_we_reg                                                                                                    ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a36~porta_address_reg0                                                                                              ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a36~porta_we_reg                                                                                                    ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a45~porta_datain_reg0                                                                                               ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a63~porta_address_reg0                                                                                              ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a63~porta_we_reg                                                                                                    ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a72~porta_address_reg0                                                                                              ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a72~porta_we_reg                                                                                                    ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a81~porta_datain_reg0                                                                                               ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a99~porta_address_reg0                                                                                              ;
; 4.734 ; 4.964        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a99~porta_we_reg                                                                                                    ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~porta_datain_reg0                                                                                                                                                                                                   ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|rdata[0]                                                                                                                                                                                                                         ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|rdata[1]                                                                                                                                                                                                                         ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|rdata[2]                                                                                                                                                                                                                         ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|rdata[3]                                                                                                                                                                                                                         ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|rdata[4]                                                                                                                                                                                                                         ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|rdata[5]                                                                                                                                                                                                                         ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|rdata[6]                                                                                                                                                                                                                         ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|rdata[7]                                                                                                                                                                                                                         ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|qsys_jtag_uart_scfifo_r:the_qsys_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                     ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_bht_module:qsys_nios2_qsys_bht|altsyncram:the_altsyncram|altsyncram_c1h1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                            ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_dc_data_module:qsys_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                                   ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_dc_data_module:qsys_nios2_qsys_dc_data|altsyncram:the_altsyncram|altsyncram_kpc1:auto_generated|ram_block1a16~portb_address_reg0                                                                                                                                  ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_dc_tag_module:qsys_nios2_qsys_dc_tag|altsyncram:the_altsyncram|altsyncram_amg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                      ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_dc_victim_module:qsys_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_address_reg0                                                                                                                               ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_dc_victim_module:qsys_nios2_qsys_dc_victim|altsyncram:the_altsyncram|altsyncram_r3d1:auto_generated|ram_block1a0~portb_re_reg                                                                                                                                     ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                    ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~portb_address_reg0                                                                                                                                   ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~portb_re_reg                                                                                                                                         ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~porta_datain_reg0                                                                                                                                    ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~portb_address_reg0                                                                                                                                   ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_data_module:qsys_nios2_qsys_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a7~portb_re_reg                                                                                                                                         ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_ic_tag_module:qsys_nios2_qsys_ic_tag|altsyncram:the_altsyncram|altsyncram_ldh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                      ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_register_bank_a_module:qsys_nios2_qsys_register_bank_a|altsyncram:the_altsyncram|altsyncram_cfg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_register_bank_b_module:qsys_nios2_qsys_register_bank_b|altsyncram:the_altsyncram|altsyncram_dfg1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                    ;
; 4.735 ; 4.965        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a54~porta_datain_reg0                                                                                               ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'u_pll|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                      ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                             ; Clock Edge ; Target                                                                                                                  ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+
; 9.583 ; 9.813        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[10]                         ;
; 9.583 ; 9.813        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[11]                         ;
; 9.583 ; 9.813        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[12]                         ;
; 9.583 ; 9.813        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[13]                         ;
; 9.583 ; 9.813        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[14]                         ;
; 9.583 ; 9.813        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[15]                         ;
; 9.583 ; 9.813        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[9]                          ;
; 9.583 ; 9.813        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a9~portb_address_reg0 ;
; 9.585 ; 9.815        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[0]                          ;
; 9.585 ; 9.815        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[1]                          ;
; 9.585 ; 9.815        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[2]                          ;
; 9.585 ; 9.815        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[3]                          ;
; 9.585 ; 9.815        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[4]                          ;
; 9.585 ; 9.815        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[5]                          ;
; 9.585 ; 9.815        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[6]                          ;
; 9.585 ; 9.815        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[7]                          ;
; 9.585 ; 9.815        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|q_b[8]                          ;
; 9.585 ; 9.815        ; 0.230          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|altsyncram_em31:fifo_ram|ram_block3a0~portb_address_reg0 ;
; 9.643 ; 9.827        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[12]                                                                  ;
; 9.643 ; 9.827        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[1]                                                                   ;
; 9.643 ; 9.827        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[6]                                                                   ;
; 9.643 ; 9.827        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[7]                                                                   ;
; 9.643 ; 9.827        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[9]                                                                   ;
; 9.643 ; 9.827        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_done_d1                                                                 ;
; 9.643 ; 9.827        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[0]                                                               ;
; 9.643 ; 9.827        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|rd_en                                                                       ;
; 9.643 ; 9.827        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|rs_r                                                                        ;
; 9.643 ; 9.827        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_r                                                                        ;
; 9.643 ; 9.827        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.idle                                                                ;
; 9.643 ; 9.827        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step1                                                               ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; fifo:u_fifo|dcfifo:dcfifo_component|dcfifo_afk1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[0]                                                                   ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[14]                                                                  ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[15]                                                                  ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[4]                                                                   ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[8]                                                                   ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[1]                                                              ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[3]                                                              ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[4]                                                              ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[6]                                                              ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_blank_cnt[7]                                                              ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[0]                                                                    ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[10]                                                                   ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[1]                                                                    ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[2]                                                                    ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[3]                                                                    ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[4]                                                                    ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[5]                                                                    ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[6]                                                                    ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[7]                                                                    ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[8]                                                                    ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|h_cnt[9]                                                                    ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_done_d0                                                                 ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[6]                                                               ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_height[9]                                                               ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[0]                                                                 ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[10]                                                                ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[11]                                                                ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[12]                                                                ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[13]                                                                ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[14]                                                                ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[15]                                                                ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[1]                                                                 ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[2]                                                                 ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[3]                                                                 ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[4]                                                                 ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[5]                                                                 ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[6]                                                                 ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[7]                                                                 ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[8]                                                                 ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_id_r[9]                                                                 ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[6]                                                                ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|lcd_width[9]                                                                ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_blank_cnt[5]                                                              ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[0]                                                                    ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[10]                                                                   ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[1]                                                                    ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[2]                                                                    ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[3]                                                                    ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[4]                                                                    ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[5]                                                                    ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[6]                                                                    ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[7]                                                                    ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[8]                                                                    ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|v_cnt[9]                                                                    ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step2                                                               ;
; 9.644 ; 9.828        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|wr_step.step3                                                               ;
; 9.645 ; 9.829        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[10]                                                                  ;
; 9.645 ; 9.829        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[11]                                                                  ;
; 9.645 ; 9.829        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[13]                                                                  ;
; 9.645 ; 9.829        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[2]                                                                   ;
; 9.645 ; 9.829        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[3]                                                                   ;
; 9.645 ; 9.829        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|mlcd_driver:u_mlcd_driver|data_r[5]                                                                   ;
; 9.645 ; 9.829        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[0]                                                                    ;
; 9.645 ; 9.829        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[10]                                                                   ;
; 9.645 ; 9.829        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[1]                                                                    ;
; 9.645 ; 9.829        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[2]                                                                    ;
; 9.645 ; 9.829        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[3]                                                                    ;
; 9.645 ; 9.829        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[4]                                                                    ;
; 9.645 ; 9.829        ; 0.184          ; Low Pulse Width ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; Rise       ; lcd_top:u_lcd_top|rlcd_driver:u_rlcd_driver|cnt_v[5]                                                                    ;
+-------+--------------+----------------+-----------------+---------------------------------------------------+------------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'sys_clk'                                                                                            ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                      ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 9.594  ; 9.594        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.620  ; 9.620        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 9.622  ; 9.622        ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; sys_clk ; Rise       ; sys_clk~input|i                                             ;
; 10.377 ; 10.377       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.380 ; 10.380       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; sys_clk~input|o                                             ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2]           ;
; 10.404 ; 10.404       ; 0.000          ; High Pulse Width ; sys_clk ; Rise       ; u_pll|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; sys_clk ; Rise       ; sys_clk                                                     ;
+--------+--------------+----------------+------------------+---------+------------+-------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.483 ; 49.713       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a45~portb_address_reg0                                                                                                         ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a18~portb_address_reg0                                                                                                         ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a36~portb_address_reg0                                                                                                         ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a54~portb_address_reg0                                                                                                         ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a63~portb_address_reg0                                                                                                         ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a90~portb_address_reg0                                                                                                         ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a99~portb_address_reg0                                                                                                         ;
; 49.484 ; 49.714       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a9~portb_address_reg0                                                                                                          ;
; 49.485 ; 49.715       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a72~portb_address_reg0                                                                                                         ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a0~portb_address_reg0                                                                                                          ;
; 49.486 ; 49.716       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a27~portb_address_reg0                                                                                                         ;
; 49.487 ; 49.717       ; 0.230          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_0424:auto_generated|ram_block1a81~portb_address_reg0                                                                                                         ;
; 49.500 ; 49.716       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                                                    ;
; 49.500 ; 49.716       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                   ;
; 49.501 ; 49.717       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; qsys:u_qsys|qsys_jtag_uart:jtag_uart|alt_jtag_atlantic:qsys_jtag_uart_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                                     ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.519 ; 49.703       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[36]                                                       ;
; 49.526 ; 49.710       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|sr[37]                                                       ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                    ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                    ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                    ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                    ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                       ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                        ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                        ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                        ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                        ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                     ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                     ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                     ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                     ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                     ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                         ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                    ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                    ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                    ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[10]                                                                                                                                                   ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[12]                                                                                                                                                   ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[13]                                                                                                                                                   ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[14]                                                                                                                                                   ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[8]                                                                                                                                                    ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[9]                                                                                                                                                    ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[36]                                                  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[37]                                                  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[38]                                                  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[39]                                                  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[40]                                                  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[41]                                                  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[42]                                                  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[43]                                                  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[44]                                                  ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[48]                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[49]                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[50]                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[51]                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[52]                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[53]                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[54]                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[55]                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[56]                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[57]                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[58]                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[59]                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60]                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61]                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62]                                                                                               ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[10]                                                                                            ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[11]                                                                                            ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[12]                                                                                            ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[13]                                                                                            ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[14]                                                                                            ;
; 49.542 ; 49.726       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[9]                                                                                             ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                    ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                    ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                    ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                    ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[0]                                                                                                                                                    ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[11]                                                                                                                                                   ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[15]                                                                                                                                                   ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[16]                                                                                                                                                   ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[17]                                                                                                                                                   ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[18]                                                                                                                                                   ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xq[19]                                                                                                                                                   ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[10]                                                  ;
; 49.543 ; 49.727       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[11]                                                  ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.995 ; 1.168 ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; 3.154 ; 3.546 ; Rise       ; altera_reserved_tck                               ;
; epcs_data0          ; sys_clk             ; 2.508 ; 3.120 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; sys_clk             ; 2.651 ; 3.347 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; sys_clk             ; 2.147 ; 2.723 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; sys_clk             ; 2.131 ; 2.699 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; sys_clk             ; 2.429 ; 3.054 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; sys_clk             ; 2.326 ; 2.949 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; sys_clk             ; 2.544 ; 3.210 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; sys_clk             ; 2.584 ; 3.272 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; sys_clk             ; 2.301 ; 2.917 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; sys_clk             ; 2.406 ; 3.016 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; sys_clk             ; 2.455 ; 3.097 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; sys_clk             ; 2.365 ; 2.970 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; sys_clk             ; 2.128 ; 2.696 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; sys_clk             ; 2.509 ; 3.161 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; sys_clk             ; 2.537 ; 3.197 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; sys_clk             ; 2.510 ; 3.153 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; sys_clk             ; 2.556 ; 3.180 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; sys_clk             ; 2.651 ; 3.347 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]         ; sys_clk             ; 0.670 ; 1.049 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]        ; sys_clk             ; 0.651 ; 1.028 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]        ; sys_clk             ; 0.667 ; 1.046 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]        ; sys_clk             ; 0.658 ; 1.037 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]        ; sys_clk             ; 0.647 ; 1.026 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]        ; sys_clk             ; 0.660 ; 1.039 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]        ; sys_clk             ; 0.660 ; 1.039 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]        ; sys_clk             ; 0.641 ; 1.018 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]        ; sys_clk             ; 0.667 ; 1.046 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]        ; sys_clk             ; 0.669 ; 1.048 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]        ; sys_clk             ; 0.659 ; 1.038 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]       ; sys_clk             ; 0.669 ; 1.048 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]       ; sys_clk             ; 0.658 ; 1.037 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]       ; sys_clk             ; 0.669 ; 1.048 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]       ; sys_clk             ; 0.659 ; 1.038 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]       ; sys_clk             ; 0.670 ; 1.049 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]       ; sys_clk             ; 0.670 ; 1.049 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 0.835  ; 0.571  ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; -0.215 ; -0.476 ; Rise       ; altera_reserved_tck                               ;
; epcs_data0          ; sys_clk             ; -2.130 ; -2.726 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; sys_clk             ; -1.769 ; -2.322 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; sys_clk             ; -1.787 ; -2.348 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; sys_clk             ; -1.772 ; -2.324 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; sys_clk             ; -2.052 ; -2.652 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; sys_clk             ; -1.959 ; -2.565 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; sys_clk             ; -2.169 ; -2.816 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; sys_clk             ; -2.206 ; -2.875 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; sys_clk             ; -1.934 ; -2.534 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; sys_clk             ; -2.036 ; -2.630 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; sys_clk             ; -2.083 ; -2.707 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; sys_clk             ; -1.996 ; -2.585 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; sys_clk             ; -1.769 ; -2.322 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; sys_clk             ; -2.134 ; -2.768 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; sys_clk             ; -2.161 ; -2.803 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; sys_clk             ; -2.136 ; -2.761 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; sys_clk             ; -2.179 ; -2.787 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; sys_clk             ; -2.271 ; -2.947 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]         ; sys_clk             ; -0.374 ; -0.751 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]        ; sys_clk             ; -0.384 ; -0.761 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]        ; sys_clk             ; -0.398 ; -0.777 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]        ; sys_clk             ; -0.390 ; -0.769 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]        ; sys_clk             ; -0.379 ; -0.758 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]        ; sys_clk             ; -0.391 ; -0.770 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]        ; sys_clk             ; -0.392 ; -0.771 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]        ; sys_clk             ; -0.374 ; -0.751 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]        ; sys_clk             ; -0.399 ; -0.778 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]        ; sys_clk             ; -0.401 ; -0.780 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]        ; sys_clk             ; -0.390 ; -0.769 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]       ; sys_clk             ; -0.400 ; -0.779 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]       ; sys_clk             ; -0.390 ; -0.769 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]       ; sys_clk             ; -0.400 ; -0.779 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]       ; sys_clk             ; -0.390 ; -0.769 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]       ; sys_clk             ; -0.401 ; -0.780 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]       ; sys_clk             ; -0.401 ; -0.780 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 6.780  ; 7.242  ; Fall       ; altera_reserved_tck                               ;
; epcs_dclk           ; sys_clk             ; 2.509  ; 2.621  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; epcs_sce            ; sys_clk             ; 3.790  ; 3.916  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; epcs_sdo            ; sys_clk             ; 2.715  ; 2.920  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_bl              ; sys_clk             ; 3.150  ; 3.362  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_clk_rd          ; sys_clk             ; 5.583  ; 5.735  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; sys_clk             ; 7.732  ; 7.837  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; sys_clk             ; 7.131  ; 7.136  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; sys_clk             ; 7.393  ; 7.435  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; sys_clk             ; 7.526  ; 7.568  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; sys_clk             ; 7.318  ; 7.341  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; sys_clk             ; 7.235  ; 7.242  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; sys_clk             ; 7.514  ; 7.586  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; sys_clk             ; 7.441  ; 7.473  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; sys_clk             ; 7.253  ; 7.299  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; sys_clk             ; 7.393  ; 7.414  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; sys_clk             ; 7.252  ; 7.272  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; sys_clk             ; 7.471  ; 7.532  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; sys_clk             ; 7.732  ; 7.837  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; sys_clk             ; 7.699  ; 7.786  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; sys_clk             ; 7.567  ; 7.615  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; sys_clk             ; 7.391  ; 7.421  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; sys_clk             ; 7.311  ; 7.356  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de_cs           ; sys_clk             ; 6.888  ; 7.240  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hs_wr           ; sys_clk             ; 6.453  ; 6.473  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rst             ; sys_clk             ; 2.737  ; 2.891  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vs_rs           ; sys_clk             ; 6.502  ; 6.531  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]       ; sys_clk             ; 2.634  ; 2.689  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]      ; sys_clk             ; 1.754  ; 1.757  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]      ; sys_clk             ; 1.717  ; 1.720  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]      ; sys_clk             ; 1.728  ; 1.731  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]      ; sys_clk             ; 1.728  ; 1.731  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]      ; sys_clk             ; 1.747  ; 1.750  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]      ; sys_clk             ; 1.773  ; 1.776  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]      ; sys_clk             ; 1.752  ; 1.751  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]      ; sys_clk             ; 1.779  ; 1.798  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]      ; sys_clk             ; 1.799  ; 1.818  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]      ; sys_clk             ; 1.787  ; 1.806  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10]     ; sys_clk             ; 2.634  ; 2.689  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11]     ; sys_clk             ; 1.787  ; 1.806  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12]     ; sys_clk             ; 1.776  ; 1.795  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]         ; sys_clk             ; 1.725  ; 1.724  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]        ; sys_clk             ; 1.725  ; 1.724  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]        ; sys_clk             ; 1.718  ; 1.717  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n         ; sys_clk             ; 1.773  ; 1.792  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n          ; sys_clk             ; 1.730  ; 1.733  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]         ; sys_clk             ; 2.638  ; 2.693  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]        ; sys_clk             ; 1.732  ; 1.735  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]        ; sys_clk             ; 1.721  ; 1.720  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]        ; sys_clk             ; 1.709  ; 1.708  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]        ; sys_clk             ; 1.700  ; 1.699  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]        ; sys_clk             ; 1.708  ; 1.707  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]        ; sys_clk             ; 2.638  ; 2.693  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]        ; sys_clk             ; 1.722  ; 1.725  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]        ; sys_clk             ; 1.720  ; 1.719  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]        ; sys_clk             ; 1.772  ; 1.791  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]        ; sys_clk             ; 1.709  ; 1.708  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]       ; sys_clk             ; 1.773  ; 1.792  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]       ; sys_clk             ; 1.763  ; 1.782  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]       ; sys_clk             ; 1.773  ; 1.792  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]       ; sys_clk             ; 1.763  ; 1.782  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]       ; sys_clk             ; 1.772  ; 1.791  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]       ; sys_clk             ; 1.772  ; 1.791  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm[*]        ; sys_clk             ; 1.763  ; 1.782  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[0]       ; sys_clk             ; 1.763  ; 1.782  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[1]       ; sys_clk             ; 1.762  ; 1.781  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n         ; sys_clk             ; 1.706  ; 1.705  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n          ; sys_clk             ; 1.699  ; 1.698  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk           ; sys_clk             ; -0.544 ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk           ; sys_clk             ;        ; -0.498 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_clk_rd          ; sys_clk             ; 3.810  ; 4.068  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]         ; sys_clk             ; 7.524  ; 7.684  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]        ; sys_clk             ; 6.923  ; 6.983  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]        ; sys_clk             ; 7.185  ; 7.282  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]        ; sys_clk             ; 7.318  ; 7.415  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]        ; sys_clk             ; 7.110  ; 7.188  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]        ; sys_clk             ; 7.027  ; 7.089  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]        ; sys_clk             ; 7.306  ; 7.433  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]        ; sys_clk             ; 7.233  ; 7.320  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]        ; sys_clk             ; 7.045  ; 7.146  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]        ; sys_clk             ; 7.185  ; 7.261  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]        ; sys_clk             ; 7.044  ; 7.119  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]       ; sys_clk             ; 7.263  ; 7.379  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]       ; sys_clk             ; 7.524  ; 7.684  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]       ; sys_clk             ; 7.491  ; 7.633  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]       ; sys_clk             ; 7.359  ; 7.462  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]       ; sys_clk             ; 7.183  ; 7.268  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]       ; sys_clk             ; 7.103  ; 7.203  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_de_cs           ; sys_clk             ; 6.857  ; 7.123  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs_wr           ; sys_clk             ; 5.323  ; 5.464  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs_rs           ; sys_clk             ; 5.163  ; 5.402  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_clk_rd          ; sys_clk             ;        ; 3.033  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.585  ; 6.048  ; Fall       ; altera_reserved_tck                               ;
; epcs_dclk           ; sys_clk             ; 2.229  ; 2.336  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; epcs_sce            ; sys_clk             ; 3.075  ; 3.258  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; epcs_sdo            ; sys_clk             ; 2.435  ; 2.635  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_bl              ; sys_clk             ; 2.664  ; 2.855  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_clk_rd          ; sys_clk             ; 3.351  ; 3.556  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; sys_clk             ; 2.678  ; 2.803  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; sys_clk             ; 3.084  ; 3.301  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; sys_clk             ; 2.678  ; 2.803  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; sys_clk             ; 3.237  ; 3.423  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; sys_clk             ; 2.869  ; 3.040  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; sys_clk             ; 3.230  ; 3.408  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; sys_clk             ; 2.961  ; 3.163  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; sys_clk             ; 3.384  ; 3.602  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; sys_clk             ; 2.717  ; 2.889  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; sys_clk             ; 3.173  ; 3.353  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; sys_clk             ; 2.995  ; 3.196  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; sys_clk             ; 3.127  ; 3.308  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; sys_clk             ; 3.343  ; 3.564  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; sys_clk             ; 2.924  ; 3.093  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; sys_clk             ; 3.347  ; 3.555  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; sys_clk             ; 3.065  ; 3.241  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; sys_clk             ; 3.015  ; 3.192  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de_cs           ; sys_clk             ; 2.293  ; 2.393  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hs_wr           ; sys_clk             ; 4.058  ; 4.386  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rst             ; sys_clk             ; 2.148  ; 2.249  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vs_rs           ; sys_clk             ; 4.041  ; 4.388  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]       ; sys_clk             ; 1.514  ; 1.517  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]      ; sys_clk             ; 1.551  ; 1.554  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]      ; sys_clk             ; 1.514  ; 1.517  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]      ; sys_clk             ; 1.524  ; 1.527  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]      ; sys_clk             ; 1.524  ; 1.527  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]      ; sys_clk             ; 1.544  ; 1.547  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]      ; sys_clk             ; 1.570  ; 1.573  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]      ; sys_clk             ; 1.548  ; 1.548  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]      ; sys_clk             ; 1.575  ; 1.595  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]      ; sys_clk             ; 1.595  ; 1.615  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]      ; sys_clk             ; 1.584  ; 1.604  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10]     ; sys_clk             ; 2.431  ; 2.487  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11]     ; sys_clk             ; 1.584  ; 1.604  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12]     ; sys_clk             ; 1.572  ; 1.592  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]         ; sys_clk             ; 1.515  ; 1.515  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]        ; sys_clk             ; 1.521  ; 1.521  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]        ; sys_clk             ; 1.515  ; 1.515  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n         ; sys_clk             ; 1.570  ; 1.590  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n          ; sys_clk             ; 1.526  ; 1.529  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]         ; sys_clk             ; 1.497  ; 1.497  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]        ; sys_clk             ; 1.529  ; 1.532  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]        ; sys_clk             ; 1.517  ; 1.517  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]        ; sys_clk             ; 1.506  ; 1.506  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]        ; sys_clk             ; 1.497  ; 1.497  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]        ; sys_clk             ; 1.504  ; 1.504  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]        ; sys_clk             ; 2.435  ; 2.491  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]        ; sys_clk             ; 1.519  ; 1.522  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]        ; sys_clk             ; 1.517  ; 1.517  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]        ; sys_clk             ; 1.569  ; 1.589  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]        ; sys_clk             ; 1.505  ; 1.505  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]       ; sys_clk             ; 1.569  ; 1.589  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]       ; sys_clk             ; 1.560  ; 1.580  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]       ; sys_clk             ; 1.569  ; 1.589  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]       ; sys_clk             ; 1.559  ; 1.579  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]       ; sys_clk             ; 1.568  ; 1.588  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]       ; sys_clk             ; 1.568  ; 1.588  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm[*]        ; sys_clk             ; 1.559  ; 1.579  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[0]       ; sys_clk             ; 1.560  ; 1.580  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[1]       ; sys_clk             ; 1.559  ; 1.579  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n         ; sys_clk             ; 1.503  ; 1.503  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n          ; sys_clk             ; 1.496  ; 1.496  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk           ; sys_clk             ; -0.779 ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk           ; sys_clk             ;        ; -0.734 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_clk_rd          ; sys_clk             ; 2.569  ; 3.127  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]         ; sys_clk             ; 4.239  ; 4.376  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]        ; sys_clk             ; 4.239  ; 4.376  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]        ; sys_clk             ; 4.453  ; 4.601  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]        ; sys_clk             ; 4.569  ; 4.732  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]        ; sys_clk             ; 4.947  ; 5.151  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]        ; sys_clk             ; 4.460  ; 4.611  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]        ; sys_clk             ; 4.940  ; 5.173  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]        ; sys_clk             ; 4.818  ; 5.016  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]        ; sys_clk             ; 4.269  ; 4.424  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]        ; sys_clk             ; 4.491  ; 4.643  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]        ; sys_clk             ; 4.258  ; 4.404  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]       ; sys_clk             ; 4.386  ; 4.534  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]       ; sys_clk             ; 4.594  ; 4.786  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]       ; sys_clk             ; 4.802  ; 5.005  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]       ; sys_clk             ; 4.567  ; 4.736  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]       ; sys_clk             ; 4.362  ; 4.483  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]       ; sys_clk             ; 4.346  ; 4.498  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_de_cs           ; sys_clk             ; 5.249  ; 5.294  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs_wr           ; sys_clk             ; 4.912  ; 5.045  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs_rs           ; sys_clk             ; 4.777  ; 5.008  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_clk_rd          ; sys_clk             ;        ; 2.738  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                         ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; lcd_data[*]   ; sys_clk    ; 3.026 ; 3.012 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]  ; sys_clk    ; 3.026 ; 3.012 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]  ; sys_clk    ; 3.161 ; 3.147 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]  ; sys_clk    ; 3.161 ; 3.147 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]  ; sys_clk    ; 3.048 ; 3.034 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]  ; sys_clk    ; 3.048 ; 3.034 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]  ; sys_clk    ; 3.751 ; 3.737 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]  ; sys_clk    ; 3.686 ; 3.672 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]  ; sys_clk    ; 3.686 ; 3.672 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]  ; sys_clk    ; 3.026 ; 3.012 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]  ; sys_clk    ; 3.054 ; 3.040 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10] ; sys_clk    ; 3.026 ; 3.012 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11] ; sys_clk    ; 3.275 ; 3.261 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12] ; sys_clk    ; 3.275 ; 3.261 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13] ; sys_clk    ; 3.462 ; 3.448 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14] ; sys_clk    ; 3.462 ; 3.448 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15] ; sys_clk    ; 3.751 ; 3.737 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]   ; sys_clk    ; 1.630 ; 1.617 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]  ; sys_clk    ; 1.641 ; 1.627 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]  ; sys_clk    ; 1.633 ; 1.620 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]  ; sys_clk    ; 1.631 ; 1.618 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]  ; sys_clk    ; 1.632 ; 1.619 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]  ; sys_clk    ; 1.630 ; 1.617 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]  ; sys_clk    ; 2.564 ; 2.599 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]  ; sys_clk    ; 1.641 ; 1.627 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; sys_clk    ; 1.632 ; 1.619 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; sys_clk    ; 1.685 ; 1.684 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; sys_clk    ; 1.631 ; 1.618 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; sys_clk    ; 1.686 ; 1.685 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11] ; sys_clk    ; 1.686 ; 1.685 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12] ; sys_clk    ; 1.686 ; 1.685 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13] ; sys_clk    ; 1.686 ; 1.685 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14] ; sys_clk    ; 1.685 ; 1.684 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15] ; sys_clk    ; 1.685 ; 1.684 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                 ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+
; lcd_data[*]   ; sys_clk    ; 2.419 ; 2.405 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]  ; sys_clk    ; 2.419 ; 2.405 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]  ; sys_clk    ; 2.549 ; 2.535 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]  ; sys_clk    ; 2.549 ; 2.535 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]  ; sys_clk    ; 2.440 ; 2.426 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]  ; sys_clk    ; 2.440 ; 2.426 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]  ; sys_clk    ; 3.115 ; 3.101 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]  ; sys_clk    ; 3.052 ; 3.038 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]  ; sys_clk    ; 3.052 ; 3.038 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]  ; sys_clk    ; 2.419 ; 2.405 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]  ; sys_clk    ; 2.446 ; 2.432 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10] ; sys_clk    ; 2.419 ; 2.405 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11] ; sys_clk    ; 2.657 ; 2.643 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12] ; sys_clk    ; 2.657 ; 2.643 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13] ; sys_clk    ; 2.837 ; 2.823 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14] ; sys_clk    ; 2.837 ; 2.823 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15] ; sys_clk    ; 3.115 ; 3.101 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]   ; sys_clk    ; 1.427 ; 1.414 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]  ; sys_clk    ; 1.439 ; 1.425 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]  ; sys_clk    ; 1.430 ; 1.417 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]  ; sys_clk    ; 1.429 ; 1.416 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]  ; sys_clk    ; 1.430 ; 1.417 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]  ; sys_clk    ; 1.427 ; 1.414 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]  ; sys_clk    ; 2.362 ; 2.397 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]  ; sys_clk    ; 1.439 ; 1.425 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; sys_clk    ; 1.430 ; 1.417 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; sys_clk    ; 1.483 ; 1.482 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; sys_clk    ; 1.428 ; 1.415 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; sys_clk    ; 1.483 ; 1.482 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11] ; sys_clk    ; 1.484 ; 1.483 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12] ; sys_clk    ; 1.483 ; 1.482 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13] ; sys_clk    ; 1.483 ; 1.482 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14] ; sys_clk    ; 1.482 ; 1.481 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15] ; sys_clk    ; 1.482 ; 1.481 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-------+-------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                ;
+---------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-----------+-----------+------------+---------------------------------------------------+
; lcd_data[*]   ; sys_clk    ; 3.167     ; 3.181     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]  ; sys_clk    ; 3.167     ; 3.181     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]  ; sys_clk    ; 3.325     ; 3.339     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]  ; sys_clk    ; 3.325     ; 3.339     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]  ; sys_clk    ; 3.202     ; 3.216     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]  ; sys_clk    ; 3.202     ; 3.216     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]  ; sys_clk    ; 4.010     ; 4.024     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]  ; sys_clk    ; 3.928     ; 3.942     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]  ; sys_clk    ; 3.928     ; 3.942     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]  ; sys_clk    ; 3.167     ; 3.181     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]  ; sys_clk    ; 3.204     ; 3.218     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10] ; sys_clk    ; 3.167     ; 3.181     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11] ; sys_clk    ; 3.463     ; 3.477     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12] ; sys_clk    ; 3.463     ; 3.477     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13] ; sys_clk    ; 3.666     ; 3.680     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14] ; sys_clk    ; 3.666     ; 3.680     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15] ; sys_clk    ; 4.010     ; 4.024     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]   ; sys_clk    ; 1.646     ; 1.660     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]  ; sys_clk    ; 1.646     ; 1.660     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]  ; sys_clk    ; 1.652     ; 1.665     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]  ; sys_clk    ; 1.650     ; 1.663     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]  ; sys_clk    ; 1.651     ; 1.664     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]  ; sys_clk    ; 1.649     ; 1.662     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]  ; sys_clk    ; 2.631     ; 2.596     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]  ; sys_clk    ; 1.646     ; 1.660     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; sys_clk    ; 1.651     ; 1.664     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; sys_clk    ; 1.716     ; 1.717     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; sys_clk    ; 1.650     ; 1.663     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; sys_clk    ; 1.717     ; 1.718     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11] ; sys_clk    ; 1.717     ; 1.718     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12] ; sys_clk    ; 1.717     ; 1.718     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13] ; sys_clk    ; 1.717     ; 1.718     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14] ; sys_clk    ; 1.716     ; 1.717     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15] ; sys_clk    ; 1.716     ; 1.717     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                        ;
+---------------+------------+-----------+-----------+------------+---------------------------------------------------+
; Data Port     ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                   ;
+---------------+------------+-----------+-----------+------------+---------------------------------------------------+
; lcd_data[*]   ; sys_clk    ; 2.505     ; 2.519     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]  ; sys_clk    ; 2.505     ; 2.519     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]  ; sys_clk    ; 2.657     ; 2.671     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]  ; sys_clk    ; 2.657     ; 2.671     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]  ; sys_clk    ; 2.538     ; 2.552     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]  ; sys_clk    ; 2.538     ; 2.552     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]  ; sys_clk    ; 3.314     ; 3.328     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]  ; sys_clk    ; 3.235     ; 3.249     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]  ; sys_clk    ; 3.235     ; 3.249     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]  ; sys_clk    ; 2.505     ; 2.519     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]  ; sys_clk    ; 2.540     ; 2.554     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10] ; sys_clk    ; 2.505     ; 2.519     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11] ; sys_clk    ; 2.789     ; 2.803     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12] ; sys_clk    ; 2.789     ; 2.803     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13] ; sys_clk    ; 2.984     ; 2.998     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14] ; sys_clk    ; 2.984     ; 2.998     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15] ; sys_clk    ; 3.314     ; 3.328     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]   ; sys_clk    ; 1.444     ; 1.458     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]  ; sys_clk    ; 1.444     ; 1.458     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]  ; sys_clk    ; 1.448     ; 1.461     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]  ; sys_clk    ; 1.447     ; 1.460     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]  ; sys_clk    ; 1.448     ; 1.461     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]  ; sys_clk    ; 1.445     ; 1.458     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]  ; sys_clk    ; 2.428     ; 2.393     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]  ; sys_clk    ; 1.444     ; 1.458     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]  ; sys_clk    ; 1.448     ; 1.461     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]  ; sys_clk    ; 1.513     ; 1.514     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]  ; sys_clk    ; 1.446     ; 1.459     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10] ; sys_clk    ; 1.513     ; 1.514     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11] ; sys_clk    ; 1.514     ; 1.515     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12] ; sys_clk    ; 1.513     ; 1.514     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13] ; sys_clk    ; 1.513     ; 1.514     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14] ; sys_clk    ; 1.512     ; 1.513     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15] ; sys_clk    ; 1.512     ; 1.513     ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------+------------+-----------+-----------+------------+---------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 5
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 19.144 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                      ; Synchronization Node                                                                                                                                                                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
;                                                                                                                                                                                  ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                            ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                   ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                            ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|monitor_ready ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ;                                                                                                                                                                                                                               ;
; Synchronization Node    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                    ; 19.144                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                       ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                              ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 9.577        ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 9.567        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                           ;
; Synchronization Node    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 19.146                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 9.578        ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 9.568        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                           ;
; Synchronization Node    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 19.147                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                                         ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 9.577        ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_sysclk:the_qsys_nios2_qsys_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 9.570        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                                                                                              ;
; Synchronization Node    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                         ; 198.344                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|hbreak_enabled                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.568       ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.776       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|monitor_ready                                                                                                                                                   ;
; Synchronization Node    ; qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                         ; 198.603                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                            ; 12.5                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                                                   ;                        ; 10.000       ; 100.0 MHz        ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_nios2_oci_debug:the_qsys_nios2_qsys_nios2_oci_debug|monitor_ready                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.569       ;
;  qsys:u_qsys|qsys_nios2_qsys:nios2_qsys|qsys_nios2_qsys_nios2_oci:the_qsys_nios2_qsys_nios2_oci|qsys_nios2_qsys_jtag_debug_module_wrapper:the_qsys_nios2_qsys_jtag_debug_module_wrapper|qsys_nios2_qsys_jtag_debug_module_tck:the_qsys_nios2_qsys_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 99.034       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                              ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; -0.279 ; 0.009 ; 4.447    ; 0.226   ; 4.579               ;
;  altera_reserved_tck                               ; 41.691 ; 0.183 ; 46.808   ; 0.687   ; 49.482              ;
;  sys_clk                                           ; N/A    ; N/A   ; N/A      ; N/A     ; 9.594               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0] ; -0.279 ; 0.099 ; 4.549    ; 0.905   ; 4.579               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[2] ; 1.230  ; 0.009 ; 4.447    ; 0.226   ; 9.444               ;
; Design-wide TNS                                    ; -5.052 ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck                               ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  sys_clk                                           ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[0] ; -5.052 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u_pll|altpll_component|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------------------------------------+--------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 2.670 ; 3.027 ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; 8.386 ; 8.304 ; Rise       ; altera_reserved_tck                               ;
; epcs_data0          ; sys_clk             ; 5.339 ; 5.514 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; sys_clk             ; 5.496 ; 5.808 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; sys_clk             ; 4.371 ; 4.615 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; sys_clk             ; 4.324 ; 4.577 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; sys_clk             ; 5.005 ; 5.317 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; sys_clk             ; 4.821 ; 5.106 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; sys_clk             ; 5.278 ; 5.596 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; sys_clk             ; 5.288 ; 5.626 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; sys_clk             ; 4.707 ; 4.983 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; sys_clk             ; 4.974 ; 5.190 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; sys_clk             ; 5.141 ; 5.402 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; sys_clk             ; 4.893 ; 5.141 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; sys_clk             ; 4.303 ; 4.562 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; sys_clk             ; 5.230 ; 5.520 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; sys_clk             ; 5.269 ; 5.582 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; sys_clk             ; 5.211 ; 5.505 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; sys_clk             ; 5.344 ; 5.497 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; sys_clk             ; 5.496 ; 5.808 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]         ; sys_clk             ; 1.328 ; 1.372 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]        ; sys_clk             ; 1.273 ; 1.316 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]        ; sys_clk             ; 1.324 ; 1.368 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]        ; sys_clk             ; 1.318 ; 1.362 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]        ; sys_clk             ; 1.305 ; 1.349 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]        ; sys_clk             ; 1.318 ; 1.362 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]        ; sys_clk             ; 1.319 ; 1.363 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]        ; sys_clk             ; 1.263 ; 1.306 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]        ; sys_clk             ; 1.325 ; 1.369 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]        ; sys_clk             ; 1.323 ; 1.367 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]        ; sys_clk             ; 1.317 ; 1.361 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]       ; sys_clk             ; 1.327 ; 1.371 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]       ; sys_clk             ; 1.318 ; 1.362 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]       ; sys_clk             ; 1.327 ; 1.371 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]       ; sys_clk             ; 1.317 ; 1.361 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]       ; sys_clk             ; 1.328 ; 1.372 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]       ; sys_clk             ; 1.328 ; 1.372 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+-------+-------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdi ; altera_reserved_tck ; 1.409  ; 1.284  ; Rise       ; altera_reserved_tck                               ;
; altera_reserved_tms ; altera_reserved_tck ; -0.215 ; -0.476 ; Rise       ; altera_reserved_tck                               ;
; epcs_data0          ; sys_clk             ; -2.130 ; -2.726 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; sys_clk             ; -1.769 ; -2.322 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; sys_clk             ; -1.787 ; -2.348 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; sys_clk             ; -1.772 ; -2.324 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; sys_clk             ; -2.052 ; -2.652 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; sys_clk             ; -1.959 ; -2.565 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; sys_clk             ; -2.169 ; -2.816 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; sys_clk             ; -2.206 ; -2.875 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; sys_clk             ; -1.934 ; -2.534 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; sys_clk             ; -2.036 ; -2.630 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; sys_clk             ; -2.083 ; -2.707 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; sys_clk             ; -1.996 ; -2.585 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; sys_clk             ; -1.769 ; -2.322 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; sys_clk             ; -2.134 ; -2.768 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; sys_clk             ; -2.161 ; -2.803 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; sys_clk             ; -2.136 ; -2.761 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; sys_clk             ; -2.179 ; -2.787 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; sys_clk             ; -2.271 ; -2.947 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]         ; sys_clk             ; -0.374 ; -0.576 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]        ; sys_clk             ; -0.384 ; -0.586 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]        ; sys_clk             ; -0.398 ; -0.627 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]        ; sys_clk             ; -0.390 ; -0.619 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]        ; sys_clk             ; -0.379 ; -0.608 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]        ; sys_clk             ; -0.391 ; -0.620 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]        ; sys_clk             ; -0.392 ; -0.622 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]        ; sys_clk             ; -0.374 ; -0.576 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]        ; sys_clk             ; -0.399 ; -0.628 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]        ; sys_clk             ; -0.401 ; -0.626 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]        ; sys_clk             ; -0.390 ; -0.620 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]       ; sys_clk             ; -0.400 ; -0.630 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]       ; sys_clk             ; -0.390 ; -0.619 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]       ; sys_clk             ; -0.400 ; -0.630 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]       ; sys_clk             ; -0.390 ; -0.620 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]       ; sys_clk             ; -0.401 ; -0.630 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]       ; sys_clk             ; -0.401 ; -0.630 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                        ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 13.973 ; 14.642 ; Fall       ; altera_reserved_tck                               ;
; epcs_dclk           ; sys_clk             ; 5.759  ; 5.554  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; epcs_sce            ; sys_clk             ; 8.345  ; 8.353  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; epcs_sdo            ; sys_clk             ; 5.968  ; 5.978  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_bl              ; sys_clk             ; 7.305  ; 6.986  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_clk_rd          ; sys_clk             ; 13.147 ; 12.823 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; sys_clk             ; 17.399 ; 17.404 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; sys_clk             ; 15.951 ; 16.002 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; sys_clk             ; 16.672 ; 16.567 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; sys_clk             ; 16.953 ; 16.854 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; sys_clk             ; 16.460 ; 16.367 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; sys_clk             ; 16.327 ; 16.207 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; sys_clk             ; 16.835 ; 16.852 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; sys_clk             ; 16.660 ; 16.586 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; sys_clk             ; 16.216 ; 16.253 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; sys_clk             ; 16.571 ; 16.531 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; sys_clk             ; 16.307 ; 16.299 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; sys_clk             ; 16.868 ; 16.840 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; sys_clk             ; 17.399 ; 17.404 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; sys_clk             ; 17.360 ; 17.256 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; sys_clk             ; 16.991 ; 16.926 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; sys_clk             ; 16.581 ; 16.545 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; sys_clk             ; 16.330 ; 16.396 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de_cs           ; sys_clk             ; 16.077 ; 15.673 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hs_wr           ; sys_clk             ; 14.075 ; 14.299 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rst             ; sys_clk             ; 6.317  ; 6.130  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vs_rs           ; sys_clk             ; 14.162 ; 14.369 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]       ; sys_clk             ; 5.102  ; 5.170  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]      ; sys_clk             ; 3.708  ; 3.665  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]      ; sys_clk             ; 3.671  ; 3.628  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]      ; sys_clk             ; 3.681  ; 3.638  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]      ; sys_clk             ; 3.681  ; 3.638  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]      ; sys_clk             ; 3.701  ; 3.658  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]      ; sys_clk             ; 3.727  ; 3.684  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]      ; sys_clk             ; 3.699  ; 3.661  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]      ; sys_clk             ; 3.764  ; 3.742  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]      ; sys_clk             ; 3.784  ; 3.762  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]      ; sys_clk             ; 3.772  ; 3.750  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10]     ; sys_clk             ; 5.102  ; 5.170  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11]     ; sys_clk             ; 3.772  ; 3.750  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12]     ; sys_clk             ; 3.759  ; 3.737  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]         ; sys_clk             ; 3.674  ; 3.636  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]        ; sys_clk             ; 3.674  ; 3.636  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]        ; sys_clk             ; 3.667  ; 3.629  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n         ; sys_clk             ; 3.752  ; 3.730  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n          ; sys_clk             ; 3.680  ; 3.637  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]         ; sys_clk             ; 5.100  ; 5.168  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]        ; sys_clk             ; 3.683  ; 3.640  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]        ; sys_clk             ; 3.665  ; 3.627  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]        ; sys_clk             ; 3.652  ; 3.614  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]        ; sys_clk             ; 3.645  ; 3.607  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]        ; sys_clk             ; 3.651  ; 3.613  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]        ; sys_clk             ; 5.100  ; 5.168  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]        ; sys_clk             ; 3.673  ; 3.630  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]        ; sys_clk             ; 3.665  ; 3.627  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]        ; sys_clk             ; 3.757  ; 3.735  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]        ; sys_clk             ; 3.652  ; 3.614  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]       ; sys_clk             ; 3.752  ; 3.730  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]       ; sys_clk             ; 3.742  ; 3.720  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]       ; sys_clk             ; 3.752  ; 3.730  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]       ; sys_clk             ; 3.742  ; 3.720  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]       ; sys_clk             ; 3.751  ; 3.729  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]       ; sys_clk             ; 3.751  ; 3.729  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm[*]        ; sys_clk             ; 3.747  ; 3.725  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[0]       ; sys_clk             ; 3.742  ; 3.720  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[1]       ; sys_clk             ; 3.747  ; 3.725  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n         ; sys_clk             ; 3.649  ; 3.611  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n          ; sys_clk             ; 3.642  ; 3.604  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk           ; sys_clk             ; 1.223  ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk           ; sys_clk             ;        ; 1.115  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_clk_rd          ; sys_clk             ; 9.067  ; 8.705  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]         ; sys_clk             ; 17.287 ; 17.140 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]        ; sys_clk             ; 15.839 ; 15.738 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]        ; sys_clk             ; 16.560 ; 16.303 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]        ; sys_clk             ; 16.841 ; 16.590 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]        ; sys_clk             ; 16.348 ; 16.103 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]        ; sys_clk             ; 16.215 ; 15.943 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]        ; sys_clk             ; 16.723 ; 16.588 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]        ; sys_clk             ; 16.548 ; 16.322 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]        ; sys_clk             ; 16.104 ; 15.989 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]        ; sys_clk             ; 16.459 ; 16.267 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]        ; sys_clk             ; 16.195 ; 16.035 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]       ; sys_clk             ; 16.756 ; 16.576 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]       ; sys_clk             ; 17.287 ; 17.140 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]       ; sys_clk             ; 17.248 ; 16.992 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]       ; sys_clk             ; 16.879 ; 16.662 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]       ; sys_clk             ; 16.469 ; 16.281 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]       ; sys_clk             ; 16.218 ; 16.132 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_de_cs           ; sys_clk             ; 15.877 ; 15.635 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs_wr           ; sys_clk             ; 12.016 ; 11.824 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs_rs           ; sys_clk             ; 11.680 ; 11.572 ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_clk_rd          ; sys_clk             ;        ; 6.280  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                   ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+
; altera_reserved_tdo ; altera_reserved_tck ; 5.585  ; 6.048  ; Fall       ; altera_reserved_tck                               ;
; epcs_dclk           ; sys_clk             ; 2.229  ; 2.336  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; epcs_sce            ; sys_clk             ; 3.075  ; 3.258  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; epcs_sdo            ; sys_clk             ; 2.435  ; 2.635  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_bl              ; sys_clk             ; 2.664  ; 2.855  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_clk_rd          ; sys_clk             ; 3.351  ; 3.556  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_data[*]         ; sys_clk             ; 2.678  ; 2.803  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[0]        ; sys_clk             ; 3.084  ; 3.301  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[1]        ; sys_clk             ; 2.678  ; 2.803  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[2]        ; sys_clk             ; 3.237  ; 3.423  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[3]        ; sys_clk             ; 2.869  ; 3.040  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[4]        ; sys_clk             ; 3.230  ; 3.408  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[5]        ; sys_clk             ; 2.961  ; 3.163  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[6]        ; sys_clk             ; 3.384  ; 3.602  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[7]        ; sys_clk             ; 2.717  ; 2.889  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[8]        ; sys_clk             ; 3.173  ; 3.353  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[9]        ; sys_clk             ; 2.995  ; 3.196  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[10]       ; sys_clk             ; 3.127  ; 3.308  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[11]       ; sys_clk             ; 3.343  ; 3.564  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[12]       ; sys_clk             ; 2.924  ; 3.093  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[13]       ; sys_clk             ; 3.347  ; 3.555  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[14]       ; sys_clk             ; 3.065  ; 3.241  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  lcd_data[15]       ; sys_clk             ; 3.015  ; 3.192  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_de_cs           ; sys_clk             ; 2.293  ; 2.393  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_hs_wr           ; sys_clk             ; 4.058  ; 4.386  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_rst             ; sys_clk             ; 2.148  ; 2.249  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; lcd_vs_rs           ; sys_clk             ; 4.041  ; 4.388  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_addr[*]       ; sys_clk             ; 1.514  ; 1.517  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[0]      ; sys_clk             ; 1.551  ; 1.554  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[1]      ; sys_clk             ; 1.514  ; 1.517  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[2]      ; sys_clk             ; 1.524  ; 1.527  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[3]      ; sys_clk             ; 1.524  ; 1.527  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[4]      ; sys_clk             ; 1.544  ; 1.547  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[5]      ; sys_clk             ; 1.570  ; 1.573  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[6]      ; sys_clk             ; 1.548  ; 1.548  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[7]      ; sys_clk             ; 1.575  ; 1.595  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[8]      ; sys_clk             ; 1.595  ; 1.615  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[9]      ; sys_clk             ; 1.584  ; 1.604  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[10]     ; sys_clk             ; 2.431  ; 2.487  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[11]     ; sys_clk             ; 1.584  ; 1.604  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_addr[12]     ; sys_clk             ; 1.572  ; 1.592  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ba[*]         ; sys_clk             ; 1.515  ; 1.515  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[0]        ; sys_clk             ; 1.521  ; 1.521  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_ba[1]        ; sys_clk             ; 1.515  ; 1.515  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cas_n         ; sys_clk             ; 1.570  ; 1.590  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_cs_n          ; sys_clk             ; 1.526  ; 1.529  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dq[*]         ; sys_clk             ; 1.497  ; 1.497  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[0]        ; sys_clk             ; 1.529  ; 1.532  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[1]        ; sys_clk             ; 1.517  ; 1.517  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[2]        ; sys_clk             ; 1.506  ; 1.506  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[3]        ; sys_clk             ; 1.497  ; 1.497  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[4]        ; sys_clk             ; 1.504  ; 1.504  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[5]        ; sys_clk             ; 2.435  ; 2.491  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[6]        ; sys_clk             ; 1.519  ; 1.522  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[7]        ; sys_clk             ; 1.517  ; 1.517  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[8]        ; sys_clk             ; 1.569  ; 1.589  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[9]        ; sys_clk             ; 1.505  ; 1.505  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[10]       ; sys_clk             ; 1.569  ; 1.589  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[11]       ; sys_clk             ; 1.560  ; 1.580  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[12]       ; sys_clk             ; 1.569  ; 1.589  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[13]       ; sys_clk             ; 1.559  ; 1.579  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[14]       ; sys_clk             ; 1.568  ; 1.588  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dq[15]       ; sys_clk             ; 1.568  ; 1.588  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_dqm[*]        ; sys_clk             ; 1.559  ; 1.579  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[0]       ; sys_clk             ; 1.560  ; 1.580  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
;  sdram_dqm[1]       ; sys_clk             ; 1.559  ; 1.579  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_ras_n         ; sys_clk             ; 1.503  ; 1.503  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_we_n          ; sys_clk             ; 1.496  ; 1.496  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[0] ;
; sdram_clk           ; sys_clk             ; -0.779 ;        ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; sdram_clk           ; sys_clk             ;        ; -0.734 ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[1] ;
; lcd_clk_rd          ; sys_clk             ; 2.569  ; 3.127  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_data[*]         ; sys_clk             ; 4.239  ; 4.376  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[0]        ; sys_clk             ; 4.239  ; 4.376  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[1]        ; sys_clk             ; 4.453  ; 4.601  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[2]        ; sys_clk             ; 4.569  ; 4.732  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[3]        ; sys_clk             ; 4.947  ; 5.151  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[4]        ; sys_clk             ; 4.460  ; 4.611  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[5]        ; sys_clk             ; 4.940  ; 5.173  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[6]        ; sys_clk             ; 4.818  ; 5.016  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[7]        ; sys_clk             ; 4.269  ; 4.424  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[8]        ; sys_clk             ; 4.491  ; 4.643  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[9]        ; sys_clk             ; 4.258  ; 4.404  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[10]       ; sys_clk             ; 4.386  ; 4.534  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[11]       ; sys_clk             ; 4.594  ; 4.786  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[12]       ; sys_clk             ; 4.802  ; 5.005  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[13]       ; sys_clk             ; 4.567  ; 4.736  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[14]       ; sys_clk             ; 4.362  ; 4.483  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
;  lcd_data[15]       ; sys_clk             ; 4.346  ; 4.498  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_de_cs           ; sys_clk             ; 5.249  ; 5.294  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_hs_wr           ; sys_clk             ; 4.912  ; 5.045  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_vs_rs           ; sys_clk             ; 4.777  ; 5.008  ; Rise       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
; lcd_clk_rd          ; sys_clk             ;        ; 2.738  ; Fall       ; u_pll|altpll_component|auto_generated|pll1|clk[2] ;
+---------------------+---------------------+--------+--------+------------+---------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sdram_clk           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; epcs_dclk           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; epcs_sce            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; epcs_sdo            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_rst             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_bl              ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_de_cs           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_vs_rs           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_hs_wr           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_clk_rd          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[8]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[9]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[10]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[11]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[12]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[13]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[14]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[15]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[0]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[1]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[2]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[3]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[4]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[5]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[6]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[7]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[8]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[9]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[10]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[11]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[12]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[13]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[14]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; lcd_data[15]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; sdram_dq[0]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[1]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[2]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[3]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[4]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[5]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[6]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[7]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[8]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[9]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[10]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[11]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[12]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[13]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[14]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sdram_dq[15]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_data[0]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_data[1]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_data[2]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_data[3]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_data[4]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_data[5]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_data[6]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_data[7]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_data[8]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_data[9]         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_data[10]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_data[11]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_data[12]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_data[13]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_data[14]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; lcd_data[15]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_rst_n           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; sys_clk             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; epcs_data0          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tck ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tdi ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_clk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_cas_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_we_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; epcs_dclk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; epcs_sce            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.84e-09 V                   ; 2.35 V              ; -0.00384 V          ; 0.219 V                              ; 0.014 V                              ; 9.41e-10 s                  ; 9.94e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.84e-09 V                  ; 2.35 V             ; -0.00384 V         ; 0.219 V                             ; 0.014 V                             ; 9.41e-10 s                 ; 9.94e-10 s                 ; Yes                       ; Yes                       ;
; epcs_sdo            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.84e-09 V                   ; 2.35 V              ; -0.00384 V          ; 0.219 V                              ; 0.014 V                              ; 9.41e-10 s                  ; 9.94e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.84e-09 V                  ; 2.35 V             ; -0.00384 V         ; 0.219 V                             ; 0.014 V                             ; 9.41e-10 s                 ; 9.94e-10 s                 ; Yes                       ; Yes                       ;
; lcd_rst             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; lcd_de_cs           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs_rs           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs_wr           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_clk_rd          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.3e-08 V                    ; 2.33 V              ; -0.0041 V           ; 0.049 V                              ; 0.077 V                              ; 9.24e-10 s                  ; 2.03e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.3e-08 V                   ; 2.33 V             ; -0.0041 V          ; 0.049 V                             ; 0.077 V                             ; 9.24e-10 s                 ; 2.03e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_clk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; epcs_dclk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; epcs_sce            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.68e-07 V                   ; 2.34 V              ; -0.00303 V          ; 0.122 V                              ; 0.029 V                              ; 1.16e-09 s                  ; 1.22e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.68e-07 V                  ; 2.34 V             ; -0.00303 V         ; 0.122 V                             ; 0.029 V                             ; 1.16e-09 s                 ; 1.22e-09 s                 ; Yes                       ; Yes                       ;
; epcs_sdo            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.68e-07 V                   ; 2.34 V              ; -0.00303 V          ; 0.122 V                              ; 0.029 V                              ; 1.16e-09 s                  ; 1.22e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.68e-07 V                  ; 2.34 V             ; -0.00303 V         ; 0.122 V                             ; 0.029 V                             ; 1.16e-09 s                 ; 1.22e-09 s                 ; Yes                       ; Yes                       ;
; lcd_rst             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_bl              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de_cs           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs_rs           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs_wr           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_clk_rd          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.29e-06 V                   ; 2.33 V              ; 1.29e-06 V          ; 0.018 V                              ; 0.046 V                              ; 1.15e-09 s                  ; 2.62e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.29e-06 V                  ; 2.33 V             ; 1.29e-06 V         ; 0.018 V                             ; 0.046 V                             ; 1.15e-09 s                 ; 2.62e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_clk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[10]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_addr[11]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[12]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_cke           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_cs_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_ras_n         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; epcs_dclk           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; epcs_sce            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.2e-08 V                    ; 2.68 V              ; -0.0184 V           ; 0.22 V                               ; 0.08 V                               ; 6.93e-10 s                  ; 7.4e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 5.2e-08 V                   ; 2.68 V             ; -0.0184 V          ; 0.22 V                              ; 0.08 V                              ; 6.93e-10 s                 ; 7.4e-10 s                  ; No                        ; Yes                       ;
; epcs_sdo            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.2e-08 V                    ; 2.68 V              ; -0.0184 V           ; 0.22 V                               ; 0.08 V                               ; 6.93e-10 s                  ; 7.4e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 5.2e-08 V                   ; 2.68 V             ; -0.0184 V          ; 0.22 V                              ; 0.08 V                              ; 6.93e-10 s                 ; 7.4e-10 s                  ; No                        ; Yes                       ;
; lcd_rst             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_bl              ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; lcd_de_cs           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_vs_rs           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_hs_wr           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_clk_rd          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; sdram_dq[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; lcd_data[0]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[1]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[2]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[3]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[4]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[5]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[6]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[7]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[8]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[9]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[10]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[11]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[12]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[13]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[14]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; lcd_data[15]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.77e-07 V                   ; 2.65 V              ; -0.0108 V           ; 0.18 V                               ; 0.17 V                               ; 6.63e-10 s                  ; 1.56e-09 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 1.77e-07 V                  ; 2.65 V             ; -0.0108 V          ; 0.18 V                              ; 0.17 V                              ; 6.63e-10 s                 ; 1.56e-09 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                       ;
+---------------------------------------------------+---------------------------------------------------+------------+------------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                               ; altera_reserved_tck                               ; 9771       ; 0          ; 59       ; 2        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                               ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 447348     ; 0          ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 32         ; 0          ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 710190     ; 0          ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 19985      ; 0          ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                        ;
+---------------------------------------------------+---------------------------------------------------+------------+------------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                               ; altera_reserved_tck                               ; 9771       ; 0          ; 59       ; 2        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; altera_reserved_tck                               ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 447348     ; 0          ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 32         ; 0          ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 710190     ; 0          ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[2] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 19985      ; 0          ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                  ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                               ; altera_reserved_tck                               ; 614        ; 0        ; 3        ; 0        ;
; altera_reserved_tck                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 2864       ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 149        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                               ; altera_reserved_tck                               ; 614        ; 0        ; 3        ; 0        ;
; altera_reserved_tck                               ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[0] ; 2864       ; 0        ; 0        ; 0        ;
; u_pll|altpll_component|auto_generated|pll1|clk[0] ; u_pll|altpll_component|auto_generated|pll1|clk[2] ; 149        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 36    ; 36   ;
; Unconstrained Input Port Paths  ; 401   ; 401  ;
; Unconstrained Output Ports      ; 64    ; 64   ;
; Unconstrained Output Port Paths ; 837   ; 837  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Full Version
    Info: Processing started: Wed Apr 24 10:11:39 2019
Info: Command: quartus_sta qsys_Nios_II_colorbar -c qsys_Nios_II_colorbar
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_afk1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe4|dffe5a* 
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'qsys_Nios_II_colorbar.out.sdc'
Warning (332043): Overwriting existing clock: altera_reserved_tck
Warning (332174): Ignored filter at qsys_Nios_II_colorbar.out.sdc(123): *ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a* could not be matched with a keeper
Warning (332049): Ignored set_false_path at qsys_Nios_II_colorbar.out.sdc(123): Argument <to> is an empty collection
    Info (332050): set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_qe9:dffpipe12|dffe13a*}]
Info (332104): Reading SDC File: '../qsys/hardware/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '../qsys/hardware/synthesis/submodules/qsys_nios2_qsys.sdc'
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.279
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.279              -5.052 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.230               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    41.691               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.194
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.194               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.330               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.452               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 4.447
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.447               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     4.549               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    46.808               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.425
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.425               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.654               0.000 altera_reserved_tck 
    Info (332119):     1.948               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.579
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.579               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.605               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.934               0.000 sys_clk 
    Info (332119):    49.589               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 18.049 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 0.322
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.322               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.936               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    42.144               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.009
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.009               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.318               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.400               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 4.867
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.867               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     4.957               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    47.081               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.271
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.271               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     1.477               0.000 altera_reserved_tck 
    Info (332119):     1.740               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.608
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.608               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.444               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.943               0.000 sys_clk 
    Info (332119):    49.482               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 18.233 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332146): Worst-case setup slack is 5.491
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.491               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.145               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    46.536               0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.099
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.099               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.130               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.183               0.000 altera_reserved_tck 
Info (332146): Worst-case recovery slack is 7.529
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.529               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     7.579               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    48.731               0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.226
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.226               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.687               0.000 altera_reserved_tck 
    Info (332119):     0.905               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case minimum pulse width slack is 4.732
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.732               0.000 u_pll|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.583               0.000 u_pll|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.594               0.000 sys_clk 
    Info (332119):    49.483               0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 5 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 5
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 19.144 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 640 megabytes
    Info: Processing ended: Wed Apr 24 10:11:46 2019
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:09


