Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Jun 21 16:01:41 2018
| Host         : PC-201805041311 running 64-bit major release  (build 9200)
| Command      : report_methodology -file ethernet_4port_methodology_drc_routed.rpt -pb ethernet_4port_methodology_drc_routed.pb -rpx ethernet_4port_methodology_drc_routed.rpx
| Design       : ethernet_4port
| Device       : xc7a100tfgg484-2
| Speed File   : -2
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 74
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay | 74         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on e1_rxd[0] relative to clock(s) e1_rx_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on e1_rxd[1] relative to clock(s) e1_rx_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on e1_rxd[2] relative to clock(s) e1_rx_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on e1_rxd[3] relative to clock(s) e1_rx_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on e1_rxd[4] relative to clock(s) e1_rx_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on e1_rxd[5] relative to clock(s) e1_rx_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on e1_rxd[6] relative to clock(s) e1_rx_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on e1_rxd[7] relative to clock(s) e1_rx_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on e1_rxdv relative to clock(s) e1_rx_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on e2_rxd[0] relative to clock(s) e2_rx_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on e2_rxd[1] relative to clock(s) e2_rx_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on e2_rxd[2] relative to clock(s) e2_rx_clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on e2_rxd[3] relative to clock(s) e2_rx_clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on e2_rxd[4] relative to clock(s) e2_rx_clk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on e2_rxd[5] relative to clock(s) e2_rx_clk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on e2_rxd[6] relative to clock(s) e2_rx_clk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on e2_rxd[7] relative to clock(s) e2_rx_clk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on e2_rxdv relative to clock(s) e2_rx_clk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on e3_rxd[0] relative to clock(s) e3_rx_clk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on e3_rxd[1] relative to clock(s) e3_rx_clk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on e3_rxd[2] relative to clock(s) e3_rx_clk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on e3_rxd[3] relative to clock(s) e3_rx_clk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on e3_rxd[4] relative to clock(s) e3_rx_clk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on e3_rxd[5] relative to clock(s) e3_rx_clk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on e3_rxd[6] relative to clock(s) e3_rx_clk
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on e3_rxd[7] relative to clock(s) e3_rx_clk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on e3_rxdv relative to clock(s) e3_rx_clk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on e4_rxd[0] relative to clock(s) e4_rx_clk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on e4_rxd[1] relative to clock(s) e4_rx_clk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on e4_rxd[2] relative to clock(s) e4_rx_clk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on e4_rxd[3] relative to clock(s) e4_rx_clk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on e4_rxd[4] relative to clock(s) e4_rx_clk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on e4_rxd[5] relative to clock(s) e4_rx_clk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on e4_rxd[6] relative to clock(s) e4_rx_clk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on e4_rxd[7] relative to clock(s) e4_rx_clk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on e4_rxdv relative to clock(s) e4_rx_clk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on key relative to clock(s) e1_rx_clk, e2_rx_clk, e3_rx_clk, e4_rx_clk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on rst_n relative to clock(s) e1_rx_clk, e2_rx_clk, e3_rx_clk, e4_rx_clk
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An output delay is missing on e1_txd[0] relative to clock(s) e1_rx_clk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An output delay is missing on e1_txd[1] relative to clock(s) e1_rx_clk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on e1_txd[2] relative to clock(s) e1_rx_clk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on e1_txd[3] relative to clock(s) e1_rx_clk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on e1_txd[4] relative to clock(s) e1_rx_clk
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on e1_txd[5] relative to clock(s) e1_rx_clk
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on e1_txd[6] relative to clock(s) e1_rx_clk
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on e1_txd[7] relative to clock(s) e1_rx_clk
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on e1_txen relative to clock(s) e1_rx_clk
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on e2_txd[0] relative to clock(s) e2_rx_clk
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on e2_txd[1] relative to clock(s) e2_rx_clk
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An output delay is missing on e2_txd[2] relative to clock(s) e2_rx_clk
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An output delay is missing on e2_txd[3] relative to clock(s) e2_rx_clk
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An output delay is missing on e2_txd[4] relative to clock(s) e2_rx_clk
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on e2_txd[5] relative to clock(s) e2_rx_clk
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on e2_txd[6] relative to clock(s) e2_rx_clk
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on e2_txd[7] relative to clock(s) e2_rx_clk
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on e2_txen relative to clock(s) e2_rx_clk
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An output delay is missing on e3_txd[0] relative to clock(s) e3_rx_clk
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An output delay is missing on e3_txd[1] relative to clock(s) e3_rx_clk
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on e3_txd[2] relative to clock(s) e3_rx_clk
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on e3_txd[3] relative to clock(s) e3_rx_clk
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on e3_txd[4] relative to clock(s) e3_rx_clk
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on e3_txd[5] relative to clock(s) e3_rx_clk
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on e3_txd[6] relative to clock(s) e3_rx_clk
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on e3_txd[7] relative to clock(s) e3_rx_clk
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on e3_txen relative to clock(s) e3_rx_clk
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on e4_txd[0] relative to clock(s) e4_rx_clk
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on e4_txd[1] relative to clock(s) e4_rx_clk
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on e4_txd[2] relative to clock(s) e4_rx_clk
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on e4_txd[3] relative to clock(s) e4_rx_clk
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on e4_txd[4] relative to clock(s) e4_rx_clk
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on e4_txd[5] relative to clock(s) e4_rx_clk
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on e4_txd[6] relative to clock(s) e4_rx_clk
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on e4_txd[7] relative to clock(s) e4_rx_clk
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on e4_txen relative to clock(s) e4_rx_clk
Related violations: <none>


