Fitter report for hd6309_glue_top_1v3
Fri Jan 10 07:28:43 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Pin-Out File
  6. Fitter Resource Usage Summary
  7. Input Pins
  8. Output Pins
  9. Bidir Pins
 10. All Package Pins
 11. I/O Standard
 12. Dedicated Inputs I/O
 13. Output Pin Default Load For Reported TCO
 14. Fitter Resource Utilization by Entity
 15. Control Signals
 16. Global & Other Fast Signals
 17. Non-Global High Fan-Out Signals
 18. Other Routing Usage Summary
 19. LAB External Interconnect
 20. LAB Macrocells
 21. Parallel Expander
 22. Shareable Expander
 23. Logic Cell Interconnection
 24. Fitter Device Options
 25. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Fitter Summary                                                              ;
+---------------------------+-------------------------------------------------+
; Fitter Status             ; Successful - Fri Jan 10 07:28:43 2020           ;
; Quartus II 64-Bit Version ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name             ; hd6309_glue_top_1v3                             ;
; Top-level Entity Name     ; HD6309_glue_top                                 ;
; Family                    ; MAX7000S                                        ;
; Device                    ; EPM7128SLC84-10                                 ;
; Timing Models             ; Final                                           ;
; Total macrocells          ; 87 / 128 ( 68 % )                               ;
; Total pins                ; 59 / 68 ( 87 % )                                ;
+---------------------------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                              ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Option                                                                     ; Setting         ; Default Value ;
+----------------------------------------------------------------------------+-----------------+---------------+
; Device                                                                     ; EPM7128SLC84-10 ;               ;
; Fitter Effort                                                              ; Standard Fit    ; Auto Fit      ;
; Use smart compilation                                                      ; Off             ; Off           ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On              ; On            ;
; Enable compact report table                                                ; Off             ; Off           ;
; Optimize Multi-Corner Timing                                               ; Off             ; Off           ;
; Optimize Timing for ECOs                                                   ; Off             ; Off           ;
; Regenerate full fit report during ECO compiles                             ; Off             ; Off           ;
; Optimize IOC Register Placement for Timing                                 ; Normal          ; Normal        ;
; Fitter Initial Placement Seed                                              ; 1               ; 1             ;
; Slow Slew Rate                                                             ; Off             ; Off           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off             ; Off           ;
+----------------------------------------------------------------------------+-----------------+---------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/IFX-radar/Documents/Projects/HD6309 sbc/Hardware/CPLD_1v3/output_files/hd6309_glue_top_1v3.pin.


+--------------------------------------------------+
; Fitter Resource Usage Summary                    ;
+------------------------------+-------------------+
; Resource                     ; Usage             ;
+------------------------------+-------------------+
; Logic cells                  ; 87 / 128 ( 68 % ) ;
; Registers                    ; 49 / 128 ( 38 % ) ;
; Number of pterms used        ; 242               ;
; I/O pins                     ; 59 / 68 ( 87 % )  ;
;     -- Clock pins            ; 2 / 2 ( 100 % )   ;
;     -- Dedicated input pins  ; 1 / 2 ( 50 % )    ;
;                              ;                   ;
; Global signals               ; 3                 ;
; Shareable expanders          ; 3 / 128 ( 2 % )   ;
; Parallel expanders           ; 6 / 120 ( 5 % )   ;
; Cells using turbo bit        ; 87 / 128 ( 68 % ) ;
; Maximum fan-out              ; 88                ;
; Highest non-global fan-out   ; 42                ;
; Total fan-out                ; 949               ;
; Average fan-out              ; 6.37              ;
+------------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                     ;
+----------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+
; Name     ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; I/O Standard ; Location assigned by ;
+----------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+
; ADDR[10] ; 70    ; --       ; 7   ; 38                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; ADDR[11] ; 69    ; --       ; 7   ; 39                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; ADDR[12] ; 68    ; --       ; 7   ; 39                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; ADDR[13] ; 67    ; --       ; 7   ; 41                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; ADDR[14] ; 65    ; --       ; 7   ; 38                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; ADDR[15] ; 64    ; --       ; 7   ; 42                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; ADDR[4]  ; 79    ; --       ; 8   ; 33                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; ADDR[5]  ; 77    ; --       ; 8   ; 35                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; ADDR[6]  ; 76    ; --       ; 8   ; 35                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; ADDR[7]  ; 75    ; --       ; 8   ; 35                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; ADDR[8]  ; 74    ; --       ; 8   ; 35                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; ADDR[9]  ; 73    ; --       ; 8   ; 37                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; CONF     ; 34    ; --       ; 4   ; 2                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; LIC      ; 35    ; --       ; 4   ; 0                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; PBTN     ; 15    ; --       ; 2   ; 1                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; RESET    ; 1     ; --       ; --  ; 73                    ; 0                  ; yes    ; no             ; TTL          ; User                 ;
; RW       ; 51    ; --       ; 5   ; 38                    ; 0                  ; no     ; no             ; TTL          ; User                 ;
; SDDI     ; 22    ; --       ; 2   ; 9                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; SDSW     ; 17    ; --       ; 2   ; 1                     ; 0                  ; no     ; no             ; TTL          ; User                 ;
; WOSC     ; 83    ; --       ; --  ; 3                     ; 0                  ; yes    ; no             ; TTL          ; User                 ;
; XOSC     ; 2     ; --       ; --  ; 30                    ; 0                  ; yes    ; no             ; TTL          ; User                 ;
+----------+-------+----------+-----+-----------------------+--------------------+--------+----------------+--------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                ;
+--------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; Name   ; Pin # ; I/O Bank ; LAB ; Output Register ; Slow Slew Rate ; Open Drain ; TRI Primitive ; I/O Standard ; Location assigned by ; Load  ; Output Enable Source ; Output Enable Group ;
+--------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+
; ACLK   ; 48    ; --       ; 5   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; BCLK   ; 46    ; --       ; 5   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; CIOCS  ; 40    ; --       ; 4   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; ECLK   ; 50    ; --       ; 5   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; LED[0] ; 28    ; --       ; 3   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; LED[1] ; 29    ; --       ; 3   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; LED[2] ; 27    ; --       ; 3   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; QCLK   ; 49    ; --       ; 5   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; RAM1CS ; 37    ; --       ; 4   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; RAM2CS ; 36    ; --       ; 4   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; RD     ; 81    ; --       ; 8   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; ROMCS  ; 39    ; --       ; 4   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; ROMP27 ; 4     ; --       ; 1   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; RTCCS  ; 12    ; --       ; 1   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; SCCCS  ; 41    ; --       ; 4   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; SDCK   ; 20    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; SDCS   ; 18    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; SDDO   ; 21    ; --       ; 2   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; SPARE  ; 33    ; --       ; 4   ; no              ; no             ; yes        ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; TP11   ; 5     ; --       ; 1   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; TP12   ; 6     ; --       ; 1   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; TP13   ; 8     ; --       ; 1   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; TP14   ; 9     ; --       ; 1   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; WR     ; 80    ; --       ; 8   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; ZRD    ; 45    ; --       ; 5   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
; ZWR    ; 44    ; --       ; 5   ; no              ; no             ; no         ; no            ; TTL          ; User                 ; 10 pF ; -                    ; -                   ;
+--------+-------+----------+-----+-----------------+----------------+------------+---------------+--------------+----------------------+-------+----------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                           ;
+---------+-------+----------+-----+-----------------------+--------------------+--------+----------------+-----------------+----------------+------------+--------------+----------------------+-------+------------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; LAB ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Slow Slew Rate ; Open Drain ; I/O Standard ; Location assigned by ; Load  ; Output Enable Source   ; Output Enable Group ;
+---------+-------+----------+-----+-----------------------+--------------------+--------+----------------+-----------------+----------------+------------+--------------+----------------------+-------+------------------------+---------------------+
; DATA[0] ; 54    ; --       ; 6   ; 3                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; User                 ; 10 pF ; DATA[7]~122            ; -                   ;
; DATA[1] ; 55    ; --       ; 6   ; 3                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; User                 ; 10 pF ; DATA[7]~122            ; -                   ;
; DATA[2] ; 56    ; --       ; 6   ; 2                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; User                 ; 10 pF ; DATA[7]~122            ; -                   ;
; DATA[3] ; 57    ; --       ; 6   ; 2                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; User                 ; 10 pF ; DATA[7]~122            ; -                   ;
; DATA[4] ; 58    ; --       ; 6   ; 2                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; User                 ; 10 pF ; DATA[7]~142 (inverted) ; -                   ;
; DATA[5] ; 60    ; --       ; 6   ; 2                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; User                 ; 10 pF ; DATA[7]~142 (inverted) ; -                   ;
; DATA[6] ; 61    ; --       ; 6   ; 1                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; User                 ; 10 pF ; DATA[7]~142 (inverted) ; -                   ;
; DATA[7] ; 63    ; --       ; 7   ; 1                     ; 0                  ; no     ; no             ; no              ; no             ; no         ; TTL          ; User                 ; 10 pF ; DATA[7]~142 (inverted) ; -                   ;
+---------+-------+----------+-----+-----------------------+--------------------+--------+----------------+-----------------+----------------+------------+--------------+----------------------+-------+------------------------+---------------------+


+-------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                      ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir.   ; I/O Standard ; Voltage ; User Assignment ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
; 1        ; 0          ; --       ; RESET          ; input  ; TTL          ;         ; Y               ;
; 2        ; 1          ; --       ; XOSC           ; input  ; TTL          ;         ; Y               ;
; 3        ; 2          ; --       ; VCCINT         ; power  ;              ; 5.0V    ;                 ;
; 4        ; 3          ; --       ; ROMP27         ; output ; TTL          ;         ; Y               ;
; 5        ; 4          ; --       ; TP11           ; output ; TTL          ;         ; Y               ;
; 6        ; 5          ; --       ; TP12           ; output ; TTL          ;         ; Y               ;
; 7        ; 6          ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 8        ; 7          ; --       ; TP13           ; output ; TTL          ;         ; Y               ;
; 9        ; 8          ; --       ; TP14           ; output ; TTL          ;         ; Y               ;
; 10       ; 9          ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 11       ; 10         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 12       ; 11         ; --       ; RTCCS          ; output ; TTL          ;         ; Y               ;
; 13       ; 12         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 14       ; 13         ; --       ; TDI            ; input  ; TTL          ;         ; N               ;
; 15       ; 14         ; --       ; PBTN           ; input  ; TTL          ;         ; Y               ;
; 16       ; 15         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 17       ; 16         ; --       ; SDSW           ; input  ; TTL          ;         ; Y               ;
; 18       ; 17         ; --       ; SDCS           ; output ; TTL          ;         ; Y               ;
; 19       ; 18         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 20       ; 19         ; --       ; SDCK           ; output ; TTL          ;         ; Y               ;
; 21       ; 20         ; --       ; SDDO           ; output ; TTL          ;         ; Y               ;
; 22       ; 21         ; --       ; SDDI           ; input  ; TTL          ;         ; Y               ;
; 23       ; 22         ; --       ; TMS            ; input  ; TTL          ;         ; N               ;
; 24       ; 23         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 25       ; 24         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 26       ; 25         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 27       ; 26         ; --       ; LED[2]         ; output ; TTL          ;         ; Y               ;
; 28       ; 27         ; --       ; LED[0]         ; output ; TTL          ;         ; Y               ;
; 29       ; 28         ; --       ; LED[1]         ; output ; TTL          ;         ; Y               ;
; 30       ; 29         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 31       ; 30         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 32       ; 31         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 33       ; 32         ; --       ; SPARE          ; output ; TTL          ;         ; Y               ;
; 34       ; 33         ; --       ; CONF           ; input  ; TTL          ;         ; Y               ;
; 35       ; 34         ; --       ; LIC            ; input  ; TTL          ;         ; Y               ;
; 36       ; 35         ; --       ; RAM2CS         ; output ; TTL          ;         ; Y               ;
; 37       ; 36         ; --       ; RAM1CS         ; output ; TTL          ;         ; Y               ;
; 38       ; 37         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 39       ; 38         ; --       ; ROMCS          ; output ; TTL          ;         ; Y               ;
; 40       ; 39         ; --       ; CIOCS          ; output ; TTL          ;         ; Y               ;
; 41       ; 40         ; --       ; SCCCS          ; output ; TTL          ;         ; Y               ;
; 42       ; 41         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 43       ; 42         ; --       ; VCCINT         ; power  ;              ; 5.0V    ;                 ;
; 44       ; 43         ; --       ; ZWR            ; output ; TTL          ;         ; Y               ;
; 45       ; 44         ; --       ; ZRD            ; output ; TTL          ;         ; Y               ;
; 46       ; 45         ; --       ; BCLK           ; output ; TTL          ;         ; Y               ;
; 47       ; 46         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 48       ; 47         ; --       ; ACLK           ; output ; TTL          ;         ; Y               ;
; 49       ; 48         ; --       ; QCLK           ; output ; TTL          ;         ; Y               ;
; 50       ; 49         ; --       ; ECLK           ; output ; TTL          ;         ; Y               ;
; 51       ; 50         ; --       ; RW             ; input  ; TTL          ;         ; Y               ;
; 52       ; 51         ; --       ; RESERVED       ;        ;              ;         ;                 ;
; 53       ; 52         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 54       ; 53         ; --       ; DATA[0]        ; bidir  ; TTL          ;         ; Y               ;
; 55       ; 54         ; --       ; DATA[1]        ; bidir  ; TTL          ;         ; Y               ;
; 56       ; 55         ; --       ; DATA[2]        ; bidir  ; TTL          ;         ; Y               ;
; 57       ; 56         ; --       ; DATA[3]        ; bidir  ; TTL          ;         ; Y               ;
; 58       ; 57         ; --       ; DATA[4]        ; bidir  ; TTL          ;         ; Y               ;
; 59       ; 58         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 60       ; 59         ; --       ; DATA[5]        ; bidir  ; TTL          ;         ; Y               ;
; 61       ; 60         ; --       ; DATA[6]        ; bidir  ; TTL          ;         ; Y               ;
; 62       ; 61         ; --       ; TCK            ; input  ; TTL          ;         ; N               ;
; 63       ; 62         ; --       ; DATA[7]        ; bidir  ; TTL          ;         ; Y               ;
; 64       ; 63         ; --       ; ADDR[15]       ; input  ; TTL          ;         ; Y               ;
; 65       ; 64         ; --       ; ADDR[14]       ; input  ; TTL          ;         ; Y               ;
; 66       ; 65         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 67       ; 66         ; --       ; ADDR[13]       ; input  ; TTL          ;         ; Y               ;
; 68       ; 67         ; --       ; ADDR[12]       ; input  ; TTL          ;         ; Y               ;
; 69       ; 68         ; --       ; ADDR[11]       ; input  ; TTL          ;         ; Y               ;
; 70       ; 69         ; --       ; ADDR[10]       ; input  ; TTL          ;         ; Y               ;
; 71       ; 70         ; --       ; TDO            ; output ; TTL          ;         ; N               ;
; 72       ; 71         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 73       ; 72         ; --       ; ADDR[9]        ; input  ; TTL          ;         ; Y               ;
; 74       ; 73         ; --       ; ADDR[8]        ; input  ; TTL          ;         ; Y               ;
; 75       ; 74         ; --       ; ADDR[7]        ; input  ; TTL          ;         ; Y               ;
; 76       ; 75         ; --       ; ADDR[6]        ; input  ; TTL          ;         ; Y               ;
; 77       ; 76         ; --       ; ADDR[5]        ; input  ; TTL          ;         ; Y               ;
; 78       ; 77         ; --       ; VCCIO          ; power  ;              ; 5.0V    ;                 ;
; 79       ; 78         ; --       ; ADDR[4]        ; input  ; TTL          ;         ; Y               ;
; 80       ; 79         ; --       ; WR             ; output ; TTL          ;         ; Y               ;
; 81       ; 80         ; --       ; RD             ; output ; TTL          ;         ; Y               ;
; 82       ; 81         ; --       ; GND            ; gnd    ;              ;         ;                 ;
; 83       ; 82         ; --       ; WOSC           ; input  ; TTL          ;         ; Y               ;
; 84       ; 83         ; --       ; GND+           ;        ;              ;         ;                 ;
+----------+------------+----------+----------------+--------+--------------+---------+-----------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------+
; I/O Standard                                                                                     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; I/O Standard ; Input Vref ; Dedicated Input Pins ; Pins in I/O Bank1 ; Pins in I/O Bank2 ; Total ;
+--------------+------------+----------------------+-------------------+-------------------+-------+
; TTL          ; -          ; 3                    ; 0                 ; 0                 ; 3     ;
+--------------+------------+----------------------+-------------------+-------------------+-------+


+---------------------------------------------------------------------+
; Dedicated Inputs I/O                                                ;
+-------+-------+-------+-------+--------------+------------+---------+
; Name  ; Pin # ; Type  ; VCCIO ; I/O Standard ; Input Vref ; Current ;
+-------+-------+-------+-------+--------------+------------+---------+
; RESET ; 1     ; Input ; --    ; TTL          ; -          ; 0 mA    ;
; WOSC  ; 83    ; Input ; --    ; TTL          ; -          ; 0 mA    ;
; XOSC  ; 2     ; Input ; --    ; TTL          ; -          ; 0 mA    ;
+-------+-------+-------+-------+--------------+------------+---------+


+-----------------------------------------------+
; Output Pin Default Load For Reported TCO      ;
+--------------+-------+------------------------+
; I/O Standard ; Load  ; Termination Resistance ;
+--------------+-------+------------------------+
; 3.3-V LVTTL  ; 10 pF ; Not Available          ;
; 3.3-V LVCMOS ; 10 pF ; Not Available          ;
; TTL          ; 10 pF ; Not Available          ;
+--------------+-------+------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                    ;
+----------------------------------------------+------------+------+----------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; Macrocells ; Pins ; Full Hierarchy Name                                                                    ; Library Name ;
+----------------------------------------------+------------+------+----------------------------------------------------------------------------------------+--------------+
; |HD6309_glue_top                             ; 87         ; 59   ; |HD6309_glue_top                                                                       ; work         ;
;    |IOport:IO_PORT|                          ; 7          ; 0    ; |HD6309_glue_top|IOport:IO_PORT                                                        ; work         ;
;    |SDdata:SD_PORT|                          ; 9          ; 0    ; |HD6309_glue_top|SDdata:SD_PORT                                                        ; work         ;
;    |baudclock:BAUD_CLOCK|                    ; 3          ; 0    ; |HD6309_glue_top|baudclock:BAUD_CLOCK                                                  ; work         ;
;       |count3:counter|                       ; 3          ; 0    ; |HD6309_glue_top|baudclock:BAUD_CLOCK|count3:counter                                   ; work         ;
;          |lpm_counter:LPM_COUNTER_component| ; 3          ; 0    ; |HD6309_glue_top|baudclock:BAUD_CLOCK|count3:counter|lpm_counter:LPM_COUNTER_component ; work         ;
;    |count4:SPI_CLK_DIV|                      ; 4          ; 0    ; |HD6309_glue_top|count4:SPI_CLK_DIV                                                    ; work         ;
;       |lpm_counter:LPM_COUNTER_component|    ; 4          ; 0    ; |HD6309_glue_top|count4:SPI_CLK_DIV|lpm_counter:LPM_COUNTER_component                  ; work         ;
;    |cpuclock:CPU_CLOCK|                      ; 8          ; 0    ; |HD6309_glue_top|cpuclock:CPU_CLOCK                                                    ; work         ;
;    |decode:ADDR_DECODE|                      ; 10         ; 0    ; |HD6309_glue_top|decode:ADDR_DECODE                                                    ; work         ;
;    |simpleSPI_M:SPI_MASTER|                  ; 21         ; 0    ; |HD6309_glue_top|simpleSPI_M:SPI_MASTER                                                ; work         ;
;    |sysport:SYS_PORT|                        ; 5          ; 0    ; |HD6309_glue_top|sysport:SYS_PORT                                                      ; work         ;
+----------------------------------------------+------------+------+----------------------------------------------------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                           ;
+------------------------------+----------+---------+------------------------------------+--------+----------------------+------------------+
; Name                         ; Location ; Fan-Out ; Usage                              ; Global ; Global Resource Used ; Global Line Name ;
+------------------------------+----------+---------+------------------------------------+--------+----------------------+------------------+
; ADDR[10]                     ; PIN_70   ; 38      ; Clock enable                       ; no     ; --                   ; --               ;
; ADDR[11]                     ; PIN_69   ; 39      ; Clock enable                       ; no     ; --                   ; --               ;
; ADDR[12]                     ; PIN_68   ; 39      ; Clock enable                       ; no     ; --                   ; --               ;
; ADDR[13]                     ; PIN_67   ; 41      ; Clock enable                       ; no     ; --                   ; --               ;
; ADDR[14]                     ; PIN_65   ; 38      ; Clock enable                       ; no     ; --                   ; --               ;
; ADDR[15]                     ; PIN_64   ; 42      ; Clock enable                       ; no     ; --                   ; --               ;
; ADDR[4]                      ; PIN_79   ; 33      ; Clock enable                       ; no     ; --                   ; --               ;
; ADDR[5]                      ; PIN_77   ; 35      ; Clock enable                       ; no     ; --                   ; --               ;
; ADDR[6]                      ; PIN_76   ; 35      ; Clock enable                       ; no     ; --                   ; --               ;
; ADDR[7]                      ; PIN_75   ; 35      ; Clock enable                       ; no     ; --                   ; --               ;
; ADDR[8]                      ; PIN_74   ; 35      ; Clock enable                       ; no     ; --                   ; --               ;
; ADDR[9]                      ; PIN_73   ; 37      ; Clock enable                       ; no     ; --                   ; --               ;
; CONF                         ; PIN_34   ; 2       ; Async. clear, Preset               ; no     ; --                   ; --               ;
; RESET                        ; PIN_1    ; 73      ; Async. clear                       ; yes    ; On                   ; --               ;
; RESET                        ; PIN_1    ; 73      ; Async. clear, Clock enable, Preset ; no     ; --                   ; --               ;
; RW                           ; PIN_51   ; 38      ; Clock enable                       ; no     ; --                   ; --               ;
; WOSC                         ; PIN_83   ; 3       ; Clock                              ; yes    ; On                   ; --               ;
; XOSC                         ; PIN_2    ; 30      ; Clock                              ; yes    ; On                   ; --               ;
; cpuclock:CPU_CLOCK|pre_cnt   ; LC114    ; 3       ; Clock enable                       ; no     ; --                   ; --               ;
; spi_clk~19bal                ; LC121    ; 17      ; Clock                              ; no     ; --                   ; --               ;
; sysport:SYS_PORT|process_0~4 ; SEXP5    ; 1       ; Clock enable                       ; no     ; --                   ; --               ;
+------------------------------+----------+---------+------------------------------------+--------+----------------------+------------------+


+----------------------------------------------------------------------+
; Global & Other Fast Signals                                          ;
+-------+----------+---------+----------------------+------------------+
; Name  ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ;
+-------+----------+---------+----------------------+------------------+
; RESET ; PIN_1    ; 73      ; On                   ; --               ;
; WOSC  ; PIN_83   ; 3       ; On                   ; --               ;
; XOSC  ; PIN_2    ; 30      ; On                   ; --               ;
+-------+----------+---------+----------------------+------------------+


+-----------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                         ;
+-------------------------------------------------------------------------------+---------+
; Name                                                                          ; Fan-Out ;
+-------------------------------------------------------------------------------+---------+
; ADDR[15]                                                                      ; 42      ;
; ADDR[13]                                                                      ; 41      ;
; ADDR[12]                                                                      ; 39      ;
; ADDR[11]                                                                      ; 39      ;
; RW                                                                            ; 38      ;
; ADDR[14]                                                                      ; 38      ;
; ADDR[10]                                                                      ; 38      ;
; ADDR[9]                                                                       ; 37      ;
; ADDR[8]                                                                       ; 35      ;
; ADDR[7]                                                                       ; 35      ;
; ADDR[6]                                                                       ; 35      ;
; ADDR[5]                                                                       ; 35      ;
; ADDR[4]                                                                       ; 33      ;
; cpuclock:CPU_CLOCK|clock_state[2]                                             ; 29      ;
; cpuclock:CPU_CLOCK|clock_state[1]                                             ; 28      ;
; simpleSPI_M:SPI_MASTER|state.state_bit_1                                      ; 19      ;
; simpleSPI_M:SPI_MASTER|state.state_bit_2                                      ; 18      ;
; spi_clk~19bal                                                                 ; 17      ;
; simpleSPI_M:SPI_MASTER|index[2]                                               ; 15      ;
; simpleSPI_M:SPI_MASTER|index[1]                                               ; 15      ;
; simpleSPI_M:SPI_MASTER|index[0]                                               ; 15      ;
; simpleSPI_M:SPI_MASTER|state.state_bit_0                                      ; 10      ;
; SDDI                                                                          ; 9       ;
; cpuclock:CPU_CLOCK|d_e_out                                                    ; 9       ;
; sysport:SYS_PORT|romseh_latch                                                 ; 7       ;
; cpuclock:CPU_CLOCK|clock_state[0]                                             ; 6       ;
; sysport:SYS_PORT|romsel_latch                                                 ; 5       ;
; SDdata:SD_PORT|upd_latch                                                      ; 5       ;
; IOport:IO_PORT|sdcs_latch                                                     ; 5       ;
; DATA[7]~122                                                                   ; 5       ;
; simpleSPI_M:SPI_MASTER|MOSI_v                                                 ; 4       ;
; sysport:SYS_PORT|romws_latch                                                  ; 4       ;
; DATA[7]~142                                                                   ; 4       ;
; DATA[1]~1                                                                     ; 3       ;
; DATA[0]~0                                                                     ; 3       ;
; simpleSPI_M:SPI_MASTER|SCLK                                                   ; 3       ;
; simpleSPI_M:SPI_MASTER|SS                                                     ; 3       ;
; IOport:IO_PORT|sdclk_latch                                                    ; 3       ;
; IOport:IO_PORT|led_latch[0]                                                   ; 3       ;
; IOport:IO_PORT|led_latch[1]                                                   ; 3       ;
; count4:SPI_CLK_DIV|lpm_counter:LPM_COUNTER_component|dffs[0]                  ; 3       ;
; cpuclock:CPU_CLOCK|pre_cnt                                                    ; 3       ;
; DATA[5]~5                                                                     ; 2       ;
; DATA[4]~4                                                                     ; 2       ;
; DATA[3]~3                                                                     ; 2       ;
; DATA[2]~2                                                                     ; 2       ;
; CONF                                                                          ; 2       ;
; simpleSPI_M:SPI_MASTER|MOSI_v~4                                               ; 2       ;
; SDdata:SD_PORT|d_latch[1]                                                     ; 2       ;
; SDdata:SD_PORT|d_latch[3]                                                     ; 2       ;
; SDdata:SD_PORT|d_latch[0]                                                     ; 2       ;
; SDdata:SD_PORT|d_latch[2]                                                     ; 2       ;
; sysport:SYS_PORT|romp27_latch                                                 ; 2       ;
; simpleSPI_M:SPI_MASTER|DataRxd[1]                                             ; 2       ;
; simpleSPI_M:SPI_MASTER|DataRxd[3]                                             ; 2       ;
; simpleSPI_M:SPI_MASTER|DataRxd[0]                                             ; 2       ;
; simpleSPI_M:SPI_MASTER|DataRxd[2]                                             ; 2       ;
; SDdata:SD_PORT|d_latch[4]                                                     ; 2       ;
; SDdata:SD_PORT|d_latch[6]                                                     ; 2       ;
; SDdata:SD_PORT|d_latch[7]                                                     ; 2       ;
; simpleSPI_M:SPI_MASTER|DataRxd[4]                                             ; 2       ;
; simpleSPI_M:SPI_MASTER|DataRxd[6]                                             ; 2       ;
; simpleSPI_M:SPI_MASTER|DataRxd[7]                                             ; 2       ;
; SDdata:SD_PORT|d_latch[5]                                                     ; 2       ;
; sysport:SYS_PORT|config_latch                                                 ; 2       ;
; IOport:IO_PORT|button_latch                                                   ; 2       ;
; IOport:IO_PORT|switch_latch                                                   ; 2       ;
; simpleSPI_M:SPI_MASTER|DataRxd[5]                                             ; 2       ;
; count4:SPI_CLK_DIV|lpm_counter:LPM_COUNTER_component|dffs[1]                  ; 2       ;
; baudclock:BAUD_CLOCK|count3:counter|lpm_counter:LPM_COUNTER_component|dffs[1] ; 2       ;
; baudclock:BAUD_CLOCK|count3:counter|lpm_counter:LPM_COUNTER_component|dffs[0] ; 2       ;
; decode:ADDR_DECODE|ram2cs~32                                                  ; 1       ;
; DATA[7]~7                                                                     ; 1       ;
; DATA[6]~6                                                                     ; 1       ;
; SDSW                                                                          ; 1       ;
; PBTN                                                                          ; 1       ;
; decode:ADDR_DECODE|ram2cs~31                                                  ; 1       ;
; decode:ADDR_DECODE|ram2cs~30                                                  ; 1       ;
; decode:ADDR_DECODE|ram2cs~21                                                  ; 1       ;
; DATA~141sexp                                                                  ; 1       ;
; ~VCC~0                                                                        ; 1       ;
; simpleSPI_M:SPI_MASTER|MOSI_v~15                                              ; 1       ;
; simpleSPI_M:SPI_MASTER|MOSI_v~13                                              ; 1       ;
; cpuclock:CPU_CLOCK|next_state[2]~32                                           ; 1       ;
; z_wr_n~3                                                                      ; 1       ;
; simpleSPI_M:SPI_MASTER|MOSI_v~11                                              ; 1       ;
; cpuclock:CPU_CLOCK|e_out~7                                                    ; 1       ;
; cpuclock:CPU_CLOCK|q_out~3                                                    ; 1       ;
; decode:ADDR_DECODE|ram2cs~15                                                  ; 1       ;
; decode:ADDR_DECODE|romcs~11                                                   ; 1       ;
; sysport:SYS_PORT|process_0~4                                                  ; 1       ;
; simpleSPI_M:SPI_MASTER|SCLK~1                                                 ; 1       ;
; IOport:IO_PORT|sdcs_latch~1                                                   ; 1       ;
; LED~7                                                                         ; 1       ;
; LED~6                                                                         ; 1       ;
; LED~4                                                                         ; 1       ;
; count4:SPI_CLK_DIV|lpm_counter:LPM_COUNTER_component|dffs[3]                  ; 1       ;
; decode:ADDR_DECODE|rtccs~3                                                    ; 1       ;
; decode:ADDR_DECODE|ciocs~4                                                    ; 1       ;
; decode:ADDR_DECODE|scccs~8                                                    ; 1       ;
; count4:SPI_CLK_DIV|lpm_counter:LPM_COUNTER_component|dffs[2]                  ; 1       ;
; baudclock:BAUD_CLOCK|count3:counter|lpm_counter:LPM_COUNTER_component|dffs[2] ; 1       ;
; wr_n~8                                                                        ; 1       ;
; wr_n~5                                                                        ; 1       ;
; decode:ADDR_DECODE|region1~1                                                  ; 1       ;
; rd_n~2                                                                        ; 1       ;
; SDDI~1                                                                        ; 1       ;
; DATA[7]~152                                                                   ; 1       ;
; DATA[6]~149                                                                   ; 1       ;
; DATA[5]~146                                                                   ; 1       ;
; DATA[4]~139                                                                   ; 1       ;
; DATA[3]~134                                                                   ; 1       ;
; DATA[2]~130                                                                   ; 1       ;
; DATA[1]~126                                                                   ; 1       ;
; DATA[0]~115                                                                   ; 1       ;
+-------------------------------------------------------------------------------+---------+


+--------------------------------------------------+
; Other Routing Usage Summary                      ;
+-----------------------------+--------------------+
; Other Routing Resource Type ; Usage              ;
+-----------------------------+--------------------+
; Output enables              ; 2 / 6 ( 33 % )     ;
; PIA buffers                 ; 180 / 288 ( 63 % ) ;
; PIAs                        ; 235 / 288 ( 82 % ) ;
+-----------------------------+--------------------+


+-----------------------------------------------------------------------------+
; LAB External Interconnect                                                   ;
+-----------------------------------------------+-----------------------------+
; LAB External Interconnects  (Average = 29.38) ; Number of LABs  (Total = 8) ;
+-----------------------------------------------+-----------------------------+
; 0 - 2                                         ; 0                           ;
; 3 - 5                                         ; 0                           ;
; 6 - 8                                         ; 0                           ;
; 9 - 11                                        ; 0                           ;
; 12 - 14                                       ; 0                           ;
; 15 - 17                                       ; 0                           ;
; 18 - 20                                       ; 0                           ;
; 21 - 23                                       ; 0                           ;
; 24 - 26                                       ; 2                           ;
; 27 - 29                                       ; 3                           ;
; 30 - 32                                       ; 1                           ;
; 33 - 35                                       ; 2                           ;
+-----------------------------------------------+-----------------------------+


+-----------------------------------------------------------------------+
; LAB Macrocells                                                        ;
+-----------------------------------------+-----------------------------+
; Number of Macrocells  (Average = 10.88) ; Number of LABs  (Total = 8) ;
+-----------------------------------------+-----------------------------+
; 0                                       ; 0                           ;
; 1                                       ; 0                           ;
; 2                                       ; 0                           ;
; 3                                       ; 0                           ;
; 4                                       ; 0                           ;
; 5                                       ; 0                           ;
; 6                                       ; 1                           ;
; 7                                       ; 0                           ;
; 8                                       ; 1                           ;
; 9                                       ; 2                           ;
; 10                                      ; 0                           ;
; 11                                      ; 1                           ;
; 12                                      ; 0                           ;
; 13                                      ; 1                           ;
; 14                                      ; 0                           ;
; 15                                      ; 1                           ;
; 16                                      ; 1                           ;
+-----------------------------------------+-----------------------------+


+---------------------------------------------------------+
; Parallel Expander                                       ;
+--------------------------+------------------------------+
; Parallel Expander Length ; Number of Parallel Expanders ;
+--------------------------+------------------------------+
; 0                        ; 0                            ;
; 1                        ; 1                            ;
; 2                        ; 1                            ;
; 3                        ; 1                            ;
+--------------------------+------------------------------+


+-------------------------------------------------------------------------------+
; Shareable Expander                                                            ;
+-------------------------------------------------+-----------------------------+
; Number of shareable expanders  (Average = 0.38) ; Number of LABs  (Total = 2) ;
+-------------------------------------------------+-----------------------------+
; 0                                               ; 6                           ;
; 1                                               ; 1                           ;
; 2                                               ; 1                           ;
+-------------------------------------------------+-----------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Logic Cell Interconnection                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LAB ; Logic Cell ; Input                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
;  A  ; LC13       ; SDDI                                                                                                                                                                                                                                                                                                                                                                                                                                          ; TP12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  A  ; LC9        ; XOSC, RESET, sysport:SYS_PORT|config_latch, CONF, ADDR[5], ADDR[4], ADDR[6], ADDR[7], ADDR[8], ADDR[9], ADDR[10], ADDR[11], ADDR[12], ADDR[13], ADDR[14], ADDR[15]                                                                                                                                                                                                                                                                            ; DATA[4]~139, sysport:SYS_PORT|config_latch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  A  ; LC5        ; DATA[7]~122, DATA~141sexp                                                                                                                                                                                                                                                                                                                                                                                                                     ; DATA[4], DATA[5], DATA[6], DATA[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  A  ; LC15       ; XOSC, RESET, cpuclock:CPU_CLOCK|clock_state[2], DATA[3], RW, ADDR[4], ADDR[5], ADDR[6], ADDR[7], ADDR[8], ADDR[9], ADDR[10], ADDR[11], ADDR[12], ADDR[13], ADDR[14], RESET, ADDR[15], SDdata:SD_PORT|d_latch[3], cpuclock:CPU_CLOCK|clock_state[1]                                                                                                                                                                                            ; SDdata:SD_PORT|d_latch[3], simpleSPI_M:SPI_MASTER|MOSI_v~15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  A  ; LC14       ; simpleSPI_M:SPI_MASTER|MOSI_v                                                                                                                                                                                                                                                                                                                                                                                                                 ; TP11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  A  ; LC3        ; ADDR[5], ADDR[4], ADDR[6], ADDR[7], ADDR[8], ADDR[9], ADDR[10], ADDR[11], ADDR[12], ADDR[13], ADDR[14], RESET, ADDR[15]                                                                                                                                                                                                                                                                                                                       ; RTCCS                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  A  ; LC7        ; XOSC, RESET, cpuclock:CPU_CLOCK|clock_state[2], DATA[5], RW, ADDR[4], ADDR[5], ADDR[6], ADDR[7], ADDR[8], ADDR[9], ADDR[10], ADDR[11], ADDR[12], ADDR[13], ADDR[14], RESET, ADDR[15], IOport:IO_PORT|sdclk_latch, cpuclock:CPU_CLOCK|clock_state[1]                                                                                                                                                                                           ; DATA[5]~146, IOport:IO_PORT|sdclk_latch, spi_clk~19bal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  A  ; LC11       ; IOport:IO_PORT|sdcs_latch                                                                                                                                                                                                                                                                                                                                                                                                                     ; TP13                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  A  ; LC6        ; XOSC, RESET, cpuclock:CPU_CLOCK|clock_state[2], DATA[2], RW, ADDR[4], ADDR[5], ADDR[6], ADDR[7], ADDR[8], ADDR[9], ADDR[10], ADDR[11], ADDR[12], ADDR[13], ADDR[14], RESET, ADDR[15], SDdata:SD_PORT|d_latch[2], cpuclock:CPU_CLOCK|clock_state[1]                                                                                                                                                                                            ; SDdata:SD_PORT|d_latch[2], simpleSPI_M:SPI_MASTER|MOSI_v~15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  A  ; LC12       ; XOSC, RESET, cpuclock:CPU_CLOCK|clock_state[2], DATA[2], RW, ADDR[5], ADDR[4], ADDR[6], ADDR[7], ADDR[8], ADDR[9], ADDR[10], ADDR[11], ADDR[12], ADDR[13], ADDR[14], RESET, ADDR[15], sysport:SYS_PORT|romseh_latch, cpuclock:CPU_CLOCK|clock_state[1]                                                                                                                                                                                        ; DATA[2]~130, sysport:SYS_PORT|romseh_latch, decode:ADDR_DECODE|romcs~11, decode:ADDR_DECODE|ram2cs~15, cpuclock:CPU_CLOCK|clock_state[2], cpuclock:CPU_CLOCK|next_state[2]~32, decode:ADDR_DECODE|ram2cs~21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  A  ; LC16       ; XOSC, DATA[3], RESET, CONF, sysport:SYS_PORT|process_0~4, RW, ADDR[5], ADDR[4], ADDR[6], ADDR[7], ADDR[8], ADDR[9], ADDR[10], ADDR[11], ADDR[12], ADDR[13], ADDR[14], ADDR[15]                                                                                                                                                                                                                                                                ; DATA[3]~134, ROMP27                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  A  ; LC10       ; XOSC, RESET, cpuclock:CPU_CLOCK|clock_state[2], DATA[5], RW, ADDR[4], ADDR[5], ADDR[6], ADDR[7], ADDR[8], ADDR[9], ADDR[10], ADDR[11], ADDR[12], ADDR[13], ADDR[14], RESET, ADDR[15], SDdata:SD_PORT|d_latch[5], cpuclock:CPU_CLOCK|clock_state[1]                                                                                                                                                                                            ; SDdata:SD_PORT|d_latch[5], simpleSPI_M:SPI_MASTER|MOSI_v                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  A  ; LC8        ; simpleSPI_M:SPI_MASTER|SCLK                                                                                                                                                                                                                                                                                                                                                                                                                   ; TP14                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  B  ; LC21       ; RESET, simpleSPI_M:SPI_MASTER|state.state_bit_0, simpleSPI_M:SPI_MASTER|SCLK, simpleSPI_M:SPI_MASTER|state.state_bit_1, simpleSPI_M:SPI_MASTER|state.state_bit_2, spi_clk~19bal                                                                                                                                                                                                                                                               ; simpleSPI_M:SPI_MASTER|SCLK, SDCK, simpleSPI_M:SPI_MASTER|SCLK~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  B  ; LC18       ; simpleSPI_M:SPI_MASTER|MOSI_v~13, simpleSPI_M:SPI_MASTER|MOSI_v, simpleSPI_M:SPI_MASTER|state.state_bit_0, simpleSPI_M:SPI_MASTER|state.state_bit_2, simpleSPI_M:SPI_MASTER|MOSI_v~4, SDdata:SD_PORT|d_latch[0], simpleSPI_M:SPI_MASTER|index[2], simpleSPI_M:SPI_MASTER|index[1], simpleSPI_M:SPI_MASTER|index[0], simpleSPI_M:SPI_MASTER|state.state_bit_1, SDdata:SD_PORT|d_latch[1], SDdata:SD_PORT|d_latch[3], SDdata:SD_PORT|d_latch[2] ; simpleSPI_M:SPI_MASTER|MOSI_v                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  B  ; LC17       ; simpleSPI_M:SPI_MASTER|state.state_bit_1, simpleSPI_M:SPI_MASTER|MOSI_v                                                                                                                                                                                                                                                                                                                                                                       ; simpleSPI_M:SPI_MASTER|MOSI_v~15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  B  ; LC19       ; RESET, simpleSPI_M:SPI_MASTER|MOSI_v~15, simpleSPI_M:SPI_MASTER|MOSI_v~4, SDdata:SD_PORT|d_latch[4], simpleSPI_M:SPI_MASTER|index[2], simpleSPI_M:SPI_MASTER|index[1], simpleSPI_M:SPI_MASTER|index[0], simpleSPI_M:SPI_MASTER|state.state_bit_1, SDdata:SD_PORT|d_latch[5], SDdata:SD_PORT|d_latch[7], SDdata:SD_PORT|d_latch[6], spi_clk~19bal                                                                                              ; SDDO, simpleSPI_M:SPI_MASTER|MOSI_v~11, simpleSPI_M:SPI_MASTER|MOSI_v~13, simpleSPI_M:SPI_MASTER|MOSI_v~15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  B  ; LC27       ; XOSC, RESET, cpuclock:CPU_CLOCK|clock_state[2], DATA[4], RW, ADDR[4], ADDR[5], ADDR[6], ADDR[7], ADDR[8], ADDR[9], ADDR[10], ADDR[11], ADDR[12], ADDR[13], ADDR[14], RESET, ADDR[15], SDdata:SD_PORT|d_latch[4], cpuclock:CPU_CLOCK|clock_state[1]                                                                                                                                                                                            ; SDdata:SD_PORT|d_latch[4], simpleSPI_M:SPI_MASTER|MOSI_v                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  B  ; LC24       ; XOSC, cpuclock:CPU_CLOCK|clock_state[2], DATA[4], RW, ADDR[4], ADDR[5], ADDR[6], ADDR[7], ADDR[8], ADDR[9], ADDR[10], ADDR[11], ADDR[12], ADDR[13], ADDR[14], RESET, ADDR[15], IOport:IO_PORT|sdcs_latch, cpuclock:CPU_CLOCK|clock_state[1]                                                                                                                                                                                                   ; DATA[4]~139, IOport:IO_PORT|sdcs_latch, SDCS, LED~7, IOport:IO_PORT|sdcs_latch~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  C  ; LC48       ; RESET, SDDI, simpleSPI_M:SPI_MASTER|index[2], simpleSPI_M:SPI_MASTER|state.state_bit_1, simpleSPI_M:SPI_MASTER|state.state_bit_2, simpleSPI_M:SPI_MASTER|index[1], simpleSPI_M:SPI_MASTER|index[0], simpleSPI_M:SPI_MASTER|DataRxd[0], spi_clk~19bal                                                                                                                                                                                          ; DATA[0]~115, simpleSPI_M:SPI_MASTER|DataRxd[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  C  ; LC35       ; RESET, SDDI, simpleSPI_M:SPI_MASTER|index[1], simpleSPI_M:SPI_MASTER|index[0], simpleSPI_M:SPI_MASTER|index[2], simpleSPI_M:SPI_MASTER|state.state_bit_1, simpleSPI_M:SPI_MASTER|state.state_bit_2, simpleSPI_M:SPI_MASTER|DataRxd[3], spi_clk~19bal                                                                                                                                                                                          ; DATA[3]~134, simpleSPI_M:SPI_MASTER|DataRxd[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  C  ; LC34       ; RESET, SDDI, simpleSPI_M:SPI_MASTER|index[1], simpleSPI_M:SPI_MASTER|index[0], simpleSPI_M:SPI_MASTER|index[2], simpleSPI_M:SPI_MASTER|state.state_bit_1, simpleSPI_M:SPI_MASTER|state.state_bit_2, simpleSPI_M:SPI_MASTER|DataRxd[1], spi_clk~19bal                                                                                                                                                                                          ; DATA[1]~126, simpleSPI_M:SPI_MASTER|DataRxd[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  C  ; LC33       ; XOSC, RESET, count4:SPI_CLK_DIV|lpm_counter:LPM_COUNTER_component|dffs[1], count4:SPI_CLK_DIV|lpm_counter:LPM_COUNTER_component|dffs[0]                                                                                                                                                                                                                                                                                                       ; count4:SPI_CLK_DIV|lpm_counter:LPM_COUNTER_component|dffs[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  C  ; LC37       ; XOSC, RESET, count4:SPI_CLK_DIV|lpm_counter:LPM_COUNTER_component|dffs[1], count4:SPI_CLK_DIV|lpm_counter:LPM_COUNTER_component|dffs[0], count4:SPI_CLK_DIV|lpm_counter:LPM_COUNTER_component|dffs[2]                                                                                                                                                                                                                                         ; spi_clk~19bal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
;  C  ; LC44       ; RESET, SDDI, simpleSPI_M:SPI_MASTER|index[1], simpleSPI_M:SPI_MASTER|index[0], simpleSPI_M:SPI_MASTER|index[2], simpleSPI_M:SPI_MASTER|state.state_bit_1, simpleSPI_M:SPI_MASTER|state.state_bit_2, simpleSPI_M:SPI_MASTER|DataRxd[5], spi_clk~19bal                                                                                                                                                                                          ; DATA[5]~146, simpleSPI_M:SPI_MASTER|DataRxd[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  C  ; LC40       ; RESET, IOport:IO_PORT|led_latch[0]                                                                                                                                                                                                                                                                                                                                                                                                            ; LED[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  C  ; LC38       ; RESET, IOport:IO_PORT|led_latch[1]                                                                                                                                                                                                                                                                                                                                                                                                            ; LED[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  C  ; LC43       ; RESET, IOport:IO_PORT|sdcs_latch                                                                                                                                                                                                                                                                                                                                                                                                              ; LED[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  C  ; LC39       ; XOSC, RESET, count4:SPI_CLK_DIV|lpm_counter:LPM_COUNTER_component|dffs[0]                                                                                                                                                                                                                                                                                                                                                                     ; count4:SPI_CLK_DIV|lpm_counter:LPM_COUNTER_component|dffs[2], count4:SPI_CLK_DIV|lpm_counter:LPM_COUNTER_component|dffs[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  C  ; LC36       ; RESET, simpleSPI_M:SPI_MASTER|state.state_bit_1, simpleSPI_M:SPI_MASTER|state.state_bit_0, simpleSPI_M:SPI_MASTER|state.state_bit_2, simpleSPI_M:SPI_MASTER|SS, spi_clk~19bal                                                                                                                                                                                                                                                                 ; DATA[6]~149, simpleSPI_M:SPI_MASTER|SS, SDdata:SD_PORT|upd_latch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
;  C  ; LC42       ; RESET, SDDI, simpleSPI_M:SPI_MASTER|index[1], simpleSPI_M:SPI_MASTER|index[0], simpleSPI_M:SPI_MASTER|index[2], simpleSPI_M:SPI_MASTER|state.state_bit_1, simpleSPI_M:SPI_MASTER|state.state_bit_2, simpleSPI_M:SPI_MASTER|DataRxd[7], spi_clk~19bal                                                                                                                                                                                          ; DATA[7]~152, simpleSPI_M:SPI_MASTER|DataRxd[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  C  ; LC46       ; RESET, SDDI, simpleSPI_M:SPI_MASTER|index[1], simpleSPI_M:SPI_MASTER|index[0], simpleSPI_M:SPI_MASTER|index[2], simpleSPI_M:SPI_MASTER|state.state_bit_1, simpleSPI_M:SPI_MASTER|state.state_bit_2, simpleSPI_M:SPI_MASTER|DataRxd[6], spi_clk~19bal                                                                                                                                                                                          ; DATA[6]~149, simpleSPI_M:SPI_MASTER|DataRxd[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  C  ; LC47       ; RESET, SDDI, simpleSPI_M:SPI_MASTER|index[1], simpleSPI_M:SPI_MASTER|index[0], simpleSPI_M:SPI_MASTER|index[2], simpleSPI_M:SPI_MASTER|state.state_bit_1, simpleSPI_M:SPI_MASTER|state.state_bit_2, simpleSPI_M:SPI_MASTER|DataRxd[4], spi_clk~19bal                                                                                                                                                                                          ; DATA[4]~139, simpleSPI_M:SPI_MASTER|DataRxd[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  C  ; LC41       ; RESET, SDDI, simpleSPI_M:SPI_MASTER|index[2], simpleSPI_M:SPI_MASTER|state.state_bit_1, simpleSPI_M:SPI_MASTER|state.state_bit_2, simpleSPI_M:SPI_MASTER|index[1], simpleSPI_M:SPI_MASTER|index[0], simpleSPI_M:SPI_MASTER|DataRxd[2], spi_clk~19bal                                                                                                                                                                                          ; DATA[2]~130, simpleSPI_M:SPI_MASTER|DataRxd[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
;  D  ; LC61       ; XOSC, RESET, cpuclock:CPU_CLOCK|clock_state[2], DATA[0], RW, ADDR[5], ADDR[4], ADDR[6], ADDR[7], ADDR[8], ADDR[9], ADDR[10], ADDR[11], ADDR[12], ADDR[13], ADDR[14], RESET, ADDR[15], sysport:SYS_PORT|romws_latch, cpuclock:CPU_CLOCK|clock_state[1]                                                                                                                                                                                         ; DATA[0]~115, sysport:SYS_PORT|romws_latch, cpuclock:CPU_CLOCK|clock_state[2], cpuclock:CPU_CLOCK|next_state[2]~32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  D  ; LC49       ; ADDR[6], ADDR[7], ADDR[8], ADDR[9], ADDR[10], ADDR[11], ADDR[12], ADDR[13], ADDR[14], RESET, ADDR[15], ADDR[4], ADDR[5]                                                                                                                                                                                                                                                                                                                       ; SCCCS                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  D  ; LC55       ; XOSC, RESET, cpuclock:CPU_CLOCK|clock_state[2], DATA[0], RW, ADDR[4], ADDR[5], ADDR[6], ADDR[7], ADDR[8], ADDR[9], ADDR[10], ADDR[11], ADDR[12], ADDR[13], ADDR[14], RESET, ADDR[15], IOport:IO_PORT|led_latch[0], cpuclock:CPU_CLOCK|clock_state[1]                                                                                                                                                                                          ; DATA[0]~115, IOport:IO_PORT|led_latch[0], LED~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  D  ; LC52       ; XOSC, RESET, cpuclock:CPU_CLOCK|clock_state[2], DATA[1], RW, ADDR[5], ADDR[4], ADDR[6], ADDR[7], ADDR[8], ADDR[9], ADDR[10], ADDR[11], ADDR[12], ADDR[13], ADDR[14], RESET, ADDR[15], sysport:SYS_PORT|romsel_latch, cpuclock:CPU_CLOCK|clock_state[1]                                                                                                                                                                                        ; DATA[1]~126, sysport:SYS_PORT|romsel_latch, decode:ADDR_DECODE|romcs~11, decode:ADDR_DECODE|ram2cs~15, cpuclock:CPU_CLOCK|clock_state[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  D  ; LC51       ; ADDR[5], ADDR[4], ADDR[6], ADDR[7], ADDR[8], ADDR[9], ADDR[10], ADDR[11], ADDR[12], ADDR[13], ADDR[14], RESET, ADDR[15]                                                                                                                                                                                                                                                                                                                       ; CIOCS                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  D  ; LC64       ;                                                                                                                                                                                                                                                                                                                                                                                                                                               ; SPARE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  D  ; LC50       ; XOSC, cpuclock:CPU_CLOCK|clock_state[0], cpuclock:CPU_CLOCK|clock_state[1], ADDR[6], ADDR[7], ADDR[8], ADDR[9], ADDR[10], ADDR[11], ADDR[12], ADDR[13], ADDR[14], RESET, ADDR[15], cpuclock:CPU_CLOCK|clock_state[2], ADDR[5], cpuclock:CPU_CLOCK|pre_cnt                                                                                                                                                                                     ; wr_n~8, cpuclock:CPU_CLOCK|clock_state[0], IOport:IO_PORT|led_latch[1], IOport:IO_PORT|led_latch[0], IOport:IO_PORT|sdcs_latch, cpuclock:CPU_CLOCK|clock_state[1], cpuclock:CPU_CLOCK|d_e_out, IOport:IO_PORT|sdclk_latch, SDdata:SD_PORT|d_latch[5], SDdata:SD_PORT|upd_latch, SDdata:SD_PORT|d_latch[7], SDdata:SD_PORT|d_latch[6], SDdata:SD_PORT|d_latch[4], sysport:SYS_PORT|process_0~4, sysport:SYS_PORT|romws_latch, sysport:SYS_PORT|romseh_latch, SDdata:SD_PORT|d_latch[2], SDdata:SD_PORT|d_latch[0], sysport:SYS_PORT|romsel_latch, SDdata:SD_PORT|d_latch[3], SDdata:SD_PORT|d_latch[1], cpuclock:CPU_CLOCK|clock_state[2], cpuclock:CPU_CLOCK|e_out~7, z_wr_n~3, cpuclock:CPU_CLOCK|next_state[2]~32, decode:ADDR_DECODE|ram2cs~15, decode:ADDR_DECODE|ram2cs~30, decode:ADDR_DECODE|ram2cs~31                             ;
;  D  ; LC58       ; ADDR[5], ADDR[6], ADDR[7], ADDR[8], ADDR[9], ADDR[10], ADDR[11], ADDR[12], ADDR[13], ADDR[14], RESET, ADDR[15], cpuclock:CPU_CLOCK|clock_state[0], cpuclock:CPU_CLOCK|clock_state[2], cpuclock:CPU_CLOCK|clock_state[1], sysport:SYS_PORT|romseh_latch, sysport:SYS_PORT|romws_latch, RW                                                                                                                                                      ; cpuclock:CPU_CLOCK|clock_state[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
;  D  ; LC62       ; XOSC, RESET, cpuclock:CPU_CLOCK|clock_state[2], DATA[0], RW, ADDR[4], ADDR[5], ADDR[6], ADDR[7], ADDR[8], ADDR[9], ADDR[10], ADDR[11], ADDR[12], ADDR[13], ADDR[14], RESET, ADDR[15], SDdata:SD_PORT|d_latch[0], cpuclock:CPU_CLOCK|clock_state[1]                                                                                                                                                                                            ; SDdata:SD_PORT|d_latch[0], simpleSPI_M:SPI_MASTER|MOSI_v~15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  D  ; LC57       ; decode:ADDR_DECODE|ram2cs~15                                                                                                                                                                                                                                                                                                                                                                                                                  ; RAM2CS                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  D  ; LC59       ; XOSC, cpuclock:CPU_CLOCK|next_state[2]~32, ADDR[11], sysport:SYS_PORT|romseh_latch, sysport:SYS_PORT|romws_latch, RW, ADDR[13], ADDR[14], RESET, ADDR[15], cpuclock:CPU_CLOCK|clock_state[0], cpuclock:CPU_CLOCK|clock_state[2], cpuclock:CPU_CLOCK|clock_state[1], ADDR[12], sysport:SYS_PORT|romsel_latch, cpuclock:CPU_CLOCK|pre_cnt                                                                                                       ; wr_n~8, cpuclock:CPU_CLOCK|clock_state[0], IOport:IO_PORT|led_latch[1], IOport:IO_PORT|led_latch[0], IOport:IO_PORT|sdcs_latch, cpuclock:CPU_CLOCK|clock_state[1], cpuclock:CPU_CLOCK|d_e_out, IOport:IO_PORT|sdclk_latch, SDdata:SD_PORT|d_latch[5], SDdata:SD_PORT|upd_latch, SDdata:SD_PORT|d_latch[7], SDdata:SD_PORT|d_latch[6], SDdata:SD_PORT|d_latch[4], sysport:SYS_PORT|process_0~4, sysport:SYS_PORT|romws_latch, sysport:SYS_PORT|romseh_latch, SDdata:SD_PORT|d_latch[2], SDdata:SD_PORT|d_latch[0], sysport:SYS_PORT|romsel_latch, SDdata:SD_PORT|d_latch[3], SDdata:SD_PORT|d_latch[1], cpuclock:CPU_CLOCK|clock_state[2], cpuclock:CPU_CLOCK|q_out~3, cpuclock:CPU_CLOCK|e_out~7, z_wr_n~3, cpuclock:CPU_CLOCK|next_state[2]~32, decode:ADDR_DECODE|ram2cs~15, decode:ADDR_DECODE|ram2cs~21, decode:ADDR_DECODE|ram2cs~30 ;
;  D  ; LC56       ; RESET, ADDR[15]                                                                                                                                                                                                                                                                                                                                                                                                                               ; RAM1CS                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
;  D  ; LC53       ; sysport:SYS_PORT|romsel_latch, RW, ADDR[13], ADDR[14], RESET, ADDR[15], ADDR[9], sysport:SYS_PORT|romseh_latch, ADDR[10], ADDR[11], ADDR[12]                                                                                                                                                                                                                                                                                                  ; ROMCS                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  D  ; LC63       ; XOSC, RESET, cpuclock:CPU_CLOCK|clock_state[2], DATA[1], RW, ADDR[4], ADDR[5], ADDR[6], ADDR[7], ADDR[8], ADDR[9], ADDR[10], ADDR[11], ADDR[12], ADDR[13], ADDR[14], RESET, ADDR[15], IOport:IO_PORT|led_latch[1], cpuclock:CPU_CLOCK|clock_state[1]                                                                                                                                                                                          ; DATA[1]~126, IOport:IO_PORT|led_latch[1], LED~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  D  ; LC60       ; XOSC, RESET, cpuclock:CPU_CLOCK|clock_state[2], DATA[1], RW, ADDR[4], ADDR[5], ADDR[6], ADDR[7], ADDR[8], ADDR[9], ADDR[10], ADDR[11], ADDR[12], ADDR[13], ADDR[14], RESET, ADDR[15], SDdata:SD_PORT|d_latch[1], cpuclock:CPU_CLOCK|clock_state[1]                                                                                                                                                                                            ; SDdata:SD_PORT|d_latch[1], simpleSPI_M:SPI_MASTER|MOSI_v~15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
;  D  ; LC54       ; XOSC, cpuclock:CPU_CLOCK|clock_state[0], cpuclock:CPU_CLOCK|clock_state[2], cpuclock:CPU_CLOCK|clock_state[1], cpuclock:CPU_CLOCK|pre_cnt                                                                                                                                                                                                                                                                                                     ; cpuclock:CPU_CLOCK|clock_state[0], cpuclock:CPU_CLOCK|clock_state[1], cpuclock:CPU_CLOCK|clock_state[2], cpuclock:CPU_CLOCK|q_out~3, z_wr_n~3, cpuclock:CPU_CLOCK|next_state[2]~32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  E  ; LC70       ; XOSC, RESET, cpuclock:CPU_CLOCK|clock_state[2], DATA[7], RW, ADDR[4], ADDR[5], ADDR[6], ADDR[7], ADDR[8], ADDR[9], ADDR[10], ADDR[11], ADDR[12], ADDR[13], ADDR[14], RESET, ADDR[15], SDdata:SD_PORT|d_latch[7], cpuclock:CPU_CLOCK|clock_state[1]                                                                                                                                                                                            ; SDdata:SD_PORT|d_latch[7], simpleSPI_M:SPI_MASTER|MOSI_v                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  E  ; LC77       ; RESET, simpleSPI_M:SPI_MASTER|state.state_bit_1, simpleSPI_M:SPI_MASTER|state.state_bit_0, simpleSPI_M:SPI_MASTER|index[2], simpleSPI_M:SPI_MASTER|index[1], simpleSPI_M:SPI_MASTER|index[0], simpleSPI_M:SPI_MASTER|state.state_bit_2, spi_clk~19bal                                                                                                                                                                                         ; simpleSPI_M:SPI_MASTER|state.state_bit_2, simpleSPI_M:SPI_MASTER|index[0], simpleSPI_M:SPI_MASTER|DataRxd[5], simpleSPI_M:SPI_MASTER|SS, simpleSPI_M:SPI_MASTER|index[1], simpleSPI_M:SPI_MASTER|DataRxd[7], simpleSPI_M:SPI_MASTER|DataRxd[6], simpleSPI_M:SPI_MASTER|DataRxd[4], simpleSPI_M:SPI_MASTER|state.state_bit_1, simpleSPI_M:SPI_MASTER|state.state_bit_0, simpleSPI_M:SPI_MASTER|SCLK, simpleSPI_M:SPI_MASTER|index[2], simpleSPI_M:SPI_MASTER|DataRxd[2], simpleSPI_M:SPI_MASTER|DataRxd[0], simpleSPI_M:SPI_MASTER|DataRxd[3], simpleSPI_M:SPI_MASTER|DataRxd[1], simpleSPI_M:SPI_MASTER|MOSI_v, simpleSPI_M:SPI_MASTER|MOSI_v~13, simpleSPI_M:SPI_MASTER|MOSI_v~15                                                                                                                                                        ;
;  E  ; LC72       ; WOSC, RESET, baudclock:BAUD_CLOCK|count3:counter|lpm_counter:LPM_COUNTER_component|dffs[1], baudclock:BAUD_CLOCK|count3:counter|lpm_counter:LPM_COUNTER_component|dffs[0]                                                                                                                                                                                                                                                                     ; ACLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  E  ; LC75       ; cpuclock:CPU_CLOCK|clock_state[2], cpuclock:CPU_CLOCK|clock_state[1]                                                                                                                                                                                                                                                                                                                                                                          ; ECLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  E  ; LC65       ; RW, cpuclock:CPU_CLOCK|clock_state[2], cpuclock:CPU_CLOCK|clock_state[1], cpuclock:CPU_CLOCK|clock_state[0], RESET                                                                                                                                                                                                                                                                                                                            ; ZWR                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  E  ; LC79       ; XOSC, cpuclock:CPU_CLOCK|clock_state[2], cpuclock:CPU_CLOCK|clock_state[1]                                                                                                                                                                                                                                                                                                                                                                    ; DATA[0]~115, DATA[1]~126, DATA[2]~130, DATA[3]~134, DATA[4]~139, DATA[5]~146, DATA[6]~149, DATA[7]~152, DATA[7]~122                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  E  ; LC67       ; RESET, RW                                                                                                                                                                                                                                                                                                                                                                                                                                     ; ZRD                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  E  ; LC69       ; WOSC, RESET, baudclock:BAUD_CLOCK|count3:counter|lpm_counter:LPM_COUNTER_component|dffs[0]                                                                                                                                                                                                                                                                                                                                                    ; BCLK, baudclock:BAUD_CLOCK|count3:counter|lpm_counter:LPM_COUNTER_component|dffs[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
;  E  ; LC76       ; SDdata:SD_PORT|upd_latch, simpleSPI_M:SPI_MASTER|state.state_bit_0, simpleSPI_M:SPI_MASTER|state.state_bit_2, RESET, simpleSPI_M:SPI_MASTER|index[2], simpleSPI_M:SPI_MASTER|index[1], simpleSPI_M:SPI_MASTER|index[0], simpleSPI_M:SPI_MASTER|state.state_bit_1, spi_clk~19bal                                                                                                                                                               ; simpleSPI_M:SPI_MASTER|state.state_bit_2, simpleSPI_M:SPI_MASTER|index[0], simpleSPI_M:SPI_MASTER|SS, simpleSPI_M:SPI_MASTER|index[1], simpleSPI_M:SPI_MASTER|state.state_bit_1, simpleSPI_M:SPI_MASTER|state.state_bit_0, simpleSPI_M:SPI_MASTER|SCLK, simpleSPI_M:SPI_MASTER|index[2], simpleSPI_M:SPI_MASTER|MOSI_v~4, simpleSPI_M:SPI_MASTER|MOSI_v~15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
;  E  ; LC71       ; RESET, SDdata:SD_PORT|upd_latch, simpleSPI_M:SPI_MASTER|state.state_bit_0, simpleSPI_M:SPI_MASTER|index[1], simpleSPI_M:SPI_MASTER|state.state_bit_2, simpleSPI_M:SPI_MASTER|state.state_bit_1, simpleSPI_M:SPI_MASTER|index[2], simpleSPI_M:SPI_MASTER|index[0], spi_clk~19bal                                                                                                                                                               ; simpleSPI_M:SPI_MASTER|index[0], simpleSPI_M:SPI_MASTER|DataRxd[5], simpleSPI_M:SPI_MASTER|index[1], simpleSPI_M:SPI_MASTER|DataRxd[7], simpleSPI_M:SPI_MASTER|DataRxd[6], simpleSPI_M:SPI_MASTER|DataRxd[4], simpleSPI_M:SPI_MASTER|state.state_bit_1, simpleSPI_M:SPI_MASTER|state.state_bit_0, simpleSPI_M:SPI_MASTER|index[2], simpleSPI_M:SPI_MASTER|DataRxd[2], simpleSPI_M:SPI_MASTER|DataRxd[0], simpleSPI_M:SPI_MASTER|DataRxd[3], simpleSPI_M:SPI_MASTER|DataRxd[1], simpleSPI_M:SPI_MASTER|MOSI_v, simpleSPI_M:SPI_MASTER|MOSI_v~15                                                                                                                                                                                                                                                                                            ;
;  E  ; LC73       ; cpuclock:CPU_CLOCK|clock_state[2], cpuclock:CPU_CLOCK|clock_state[0]                                                                                                                                                                                                                                                                                                                                                                          ; QCLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
;  F  ; LC96       ; ADDR[7], ADDR[8], ADDR[9], ADDR[10], ADDR[11], ADDR[12], ADDR[13], ADDR[14], RESET, ADDR[15], ADDR[6], ADDR[4], ADDR[5], RW, cpuclock:CPU_CLOCK|d_e_out                                                                                                                                                                                                                                                                                       ; DATA[0], DATA[1], DATA[2], DATA[3], DATA[7]~142                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
;  F  ; LC85       ; simpleSPI_M:SPI_MASTER|DataRxd[1], ADDR[6], RW, cpuclock:CPU_CLOCK|d_e_out, ADDR[4], ADDR[5], ADDR[7], ADDR[8], ADDR[9], ADDR[10], ADDR[11], ADDR[12], ADDR[13], ADDR[14], RESET, ADDR[15], sysport:SYS_PORT|romsel_latch, IOport:IO_PORT|led_latch[1]                                                                                                                                                                                        ; DATA[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  F  ; LC86       ; simpleSPI_M:SPI_MASTER|DataRxd[2], RW, cpuclock:CPU_CLOCK|d_e_out, ADDR[4], ADDR[5], ADDR[6], ADDR[7], ADDR[8], ADDR[9], ADDR[10], ADDR[11], ADDR[12], ADDR[13], ADDR[14], RESET, ADDR[15], sysport:SYS_PORT|romseh_latch                                                                                                                                                                                                                     ; DATA[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  F  ; LC88       ; simpleSPI_M:SPI_MASTER|DataRxd[3], ADDR[6], ADDR[4], ADDR[5], ADDR[7], ADDR[8], ADDR[9], ADDR[10], ADDR[11], ADDR[12], ADDR[13], ADDR[14], RESET, ADDR[15], RW, cpuclock:CPU_CLOCK|d_e_out, sysport:SYS_PORT|romp27_latch, IOport:IO_PORT|button_latch                                                                                                                                                                                        ; DATA[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  F  ; LC91       ; simpleSPI_M:SPI_MASTER|DataRxd[4], ADDR[6], ADDR[4], ADDR[5], RW, cpuclock:CPU_CLOCK|d_e_out, ADDR[7], ADDR[8], ADDR[9], ADDR[10], ADDR[11], ADDR[12], ADDR[13], ADDR[14], RESET, ADDR[15], sysport:SYS_PORT|config_latch, IOport:IO_PORT|sdcs_latch                                                                                                                                                                                          ; DATA[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  F  ; LC83       ; simpleSPI_M:SPI_MASTER|DataRxd[0], ADDR[6], RW, cpuclock:CPU_CLOCK|d_e_out, ADDR[4], ADDR[5], ADDR[7], ADDR[8], ADDR[9], ADDR[10], ADDR[11], ADDR[12], ADDR[13], ADDR[14], RESET, ADDR[15], sysport:SYS_PORT|romws_latch, IOport:IO_PORT|led_latch[0]                                                                                                                                                                                         ; DATA[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  F  ; LC84       ; WOSC, RESET                                                                                                                                                                                                                                                                                                                                                                                                                                   ; baudclock:BAUD_CLOCK|count3:counter|lpm_counter:LPM_COUNTER_component|dffs[1], baudclock:BAUD_CLOCK|count3:counter|lpm_counter:LPM_COUNTER_component|dffs[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  F  ; LC94       ; simpleSPI_M:SPI_MASTER|DataRxd[6], ADDR[4], ADDR[5], ADDR[6], ADDR[7], ADDR[8], ADDR[9], ADDR[10], ADDR[11], ADDR[12], ADDR[13], ADDR[14], RESET, ADDR[15], RW, cpuclock:CPU_CLOCK|d_e_out, simpleSPI_M:SPI_MASTER|SS                                                                                                                                                                                                                         ; DATA[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  F  ; LC93       ; simpleSPI_M:SPI_MASTER|DataRxd[5], ADDR[4], ADDR[5], ADDR[6], ADDR[7], ADDR[8], ADDR[9], ADDR[10], ADDR[11], ADDR[12], ADDR[13], ADDR[14], RESET, ADDR[15], RW, cpuclock:CPU_CLOCK|d_e_out, IOport:IO_PORT|sdclk_latch                                                                                                                                                                                                                        ; DATA[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  G  ; LC106      ; XOSC, RESET, SDdata:SD_PORT|upd_latch, simpleSPI_M:SPI_MASTER|SS, cpuclock:CPU_CLOCK|clock_state[2], RESET, RW, ADDR[4], ADDR[5], ADDR[6], ADDR[7], ADDR[8], ADDR[9], ADDR[10], ADDR[11], ADDR[12], ADDR[13], ADDR[14], ADDR[15], cpuclock:CPU_CLOCK|clock_state[1]                                                                                                                                                                           ; simpleSPI_M:SPI_MASTER|index[0], SDdata:SD_PORT|upd_latch, simpleSPI_M:SPI_MASTER|index[1], simpleSPI_M:SPI_MASTER|state.state_bit_0, simpleSPI_M:SPI_MASTER|index[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
;  G  ; LC105      ; XOSC, RESET, cpuclock:CPU_CLOCK|clock_state[2], DATA[6], RW, ADDR[4], ADDR[5], ADDR[6], ADDR[7], ADDR[8], ADDR[9], ADDR[10], ADDR[11], ADDR[12], ADDR[13], ADDR[14], RESET, ADDR[15], SDdata:SD_PORT|d_latch[6], cpuclock:CPU_CLOCK|clock_state[1]                                                                                                                                                                                            ; SDdata:SD_PORT|d_latch[6], simpleSPI_M:SPI_MASTER|MOSI_v                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  G  ; LC101      ; decode:ADDR_DECODE|ram2cs~21, ADDR[14], RESET, ADDR[15], ADDR[13], sysport:SYS_PORT|romsel_latch, ADDR[9], sysport:SYS_PORT|romseh_latch, cpuclock:CPU_CLOCK|clock_state[2], RW, cpuclock:CPU_CLOCK|clock_state[1]                                                                                                                                                                                                                            ; decode:ADDR_DECODE|ram2cs~32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  G  ; LC104      ; XOSC, RESET, IOport:IO_PORT|switch_latch, SDSW, ADDR[4], ADDR[5], ADDR[6], ADDR[7], ADDR[8], ADDR[9], ADDR[10], ADDR[11], ADDR[12], ADDR[13], ADDR[14], ADDR[15]                                                                                                                                                                                                                                                                              ; DATA[7]~152, IOport:IO_PORT|switch_latch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  G  ; LC97       ; simpleSPI_M:SPI_MASTER|DataRxd[7], ADDR[4], ADDR[5], ADDR[6], ADDR[7], ADDR[8], ADDR[9], ADDR[10], ADDR[11], ADDR[12], ADDR[13], ADDR[14], RESET, ADDR[15], RW, cpuclock:CPU_CLOCK|d_e_out, IOport:IO_PORT|switch_latch                                                                                                                                                                                                                       ; DATA[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  G  ; LC100      ; decode:ADDR_DECODE|ram2cs~30, ADDR[10], sysport:SYS_PORT|romseh_latch, ADDR[13], RESET, ADDR[15], ADDR[11], ADDR[12], cpuclock:CPU_CLOCK|clock_state[2], RW                                                                                                                                                                                                                                                                                   ; decode:ADDR_DECODE|ram2cs~15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  G  ; LC99       ; decode:ADDR_DECODE|ram2cs~31, ADDR[12], cpuclock:CPU_CLOCK|clock_state[2], RW, RESET, ADDR[15], ADDR[13], ADDR[10], cpuclock:CPU_CLOCK|clock_state[1], ADDR[11]                                                                                                                                                                                                                                                                               ; decode:ADDR_DECODE|ram2cs~21                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  G  ; LC98       ; ADDR[13], cpuclock:CPU_CLOCK|clock_state[1], RW, RESET, ADDR[15]                                                                                                                                                                                                                                                                                                                                                                              ; decode:ADDR_DECODE|ram2cs~30                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
;  H  ; LC126      ; cpuclock:CPU_CLOCK|clock_state[2], RESET, RW, cpuclock:CPU_CLOCK|clock_state[1]                                                                                                                                                                                                                                                                                                                                                               ; WR                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  H  ; LC115      ; XOSC, RESET                                                                                                                                                                                                                                                                                                                                                                                                                                   ; count4:SPI_CLK_DIV|lpm_counter:LPM_COUNTER_component|dffs[1], count4:SPI_CLK_DIV|lpm_counter:LPM_COUNTER_component|dffs[2], count4:SPI_CLK_DIV|lpm_counter:LPM_COUNTER_component|dffs[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  H  ; LC119      ; XOSC, RESET, IOport:IO_PORT|button_latch, PBTN, ADDR[4], ADDR[5], ADDR[6], ADDR[7], ADDR[8], ADDR[9], ADDR[10], ADDR[11], ADDR[12], ADDR[13], ADDR[14], ADDR[15]                                                                                                                                                                                                                                                                              ; DATA[3]~134, IOport:IO_PORT|button_latch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  H  ; LC114      ; XOSC                                                                                                                                                                                                                                                                                                                                                                                                                                          ; cpuclock:CPU_CLOCK|clock_state[0], cpuclock:CPU_CLOCK|clock_state[1], cpuclock:CPU_CLOCK|clock_state[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
;  H  ; LC125      ; RESET, SDdata:SD_PORT|upd_latch, simpleSPI_M:SPI_MASTER|state.state_bit_0, simpleSPI_M:SPI_MASTER|state.state_bit_2, simpleSPI_M:SPI_MASTER|state.state_bit_1, simpleSPI_M:SPI_MASTER|index[2], simpleSPI_M:SPI_MASTER|index[1], simpleSPI_M:SPI_MASTER|index[0], spi_clk~19bal                                                                                                                                                               ; simpleSPI_M:SPI_MASTER|index[0], simpleSPI_M:SPI_MASTER|DataRxd[5], simpleSPI_M:SPI_MASTER|index[1], simpleSPI_M:SPI_MASTER|DataRxd[7], simpleSPI_M:SPI_MASTER|DataRxd[6], simpleSPI_M:SPI_MASTER|DataRxd[4], simpleSPI_M:SPI_MASTER|state.state_bit_1, simpleSPI_M:SPI_MASTER|state.state_bit_0, simpleSPI_M:SPI_MASTER|index[2], simpleSPI_M:SPI_MASTER|DataRxd[2], simpleSPI_M:SPI_MASTER|DataRxd[0], simpleSPI_M:SPI_MASTER|DataRxd[3], simpleSPI_M:SPI_MASTER|DataRxd[1], simpleSPI_M:SPI_MASTER|MOSI_v, simpleSPI_M:SPI_MASTER|MOSI_v~15                                                                                                                                                                                                                                                                                            ;
;  H  ; LC128      ; RESET, RW                                                                                                                                                                                                                                                                                                                                                                                                                                     ; RD                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
;  H  ; LC113      ; RESET, SDdata:SD_PORT|upd_latch, simpleSPI_M:SPI_MASTER|state.state_bit_0, simpleSPI_M:SPI_MASTER|state.state_bit_2, simpleSPI_M:SPI_MASTER|state.state_bit_1, simpleSPI_M:SPI_MASTER|index[0], simpleSPI_M:SPI_MASTER|index[2], simpleSPI_M:SPI_MASTER|index[1], spi_clk~19bal                                                                                                                                                               ; simpleSPI_M:SPI_MASTER|index[0], simpleSPI_M:SPI_MASTER|DataRxd[5], simpleSPI_M:SPI_MASTER|index[1], simpleSPI_M:SPI_MASTER|DataRxd[7], simpleSPI_M:SPI_MASTER|DataRxd[6], simpleSPI_M:SPI_MASTER|DataRxd[4], simpleSPI_M:SPI_MASTER|state.state_bit_1, simpleSPI_M:SPI_MASTER|state.state_bit_0, simpleSPI_M:SPI_MASTER|index[2], simpleSPI_M:SPI_MASTER|DataRxd[2], simpleSPI_M:SPI_MASTER|DataRxd[0], simpleSPI_M:SPI_MASTER|DataRxd[3], simpleSPI_M:SPI_MASTER|DataRxd[1], simpleSPI_M:SPI_MASTER|MOSI_v, simpleSPI_M:SPI_MASTER|MOSI_v~15                                                                                                                                                                                                                                                                                            ;
;  H  ; LC121      ; XOSC, IOport:IO_PORT|sdclk_latch, count4:SPI_CLK_DIV|lpm_counter:LPM_COUNTER_component|dffs[3]                                                                                                                                                                                                                                                                                                                                                ; simpleSPI_M:SPI_MASTER|state.state_bit_2, simpleSPI_M:SPI_MASTER|index[0], simpleSPI_M:SPI_MASTER|DataRxd[5], simpleSPI_M:SPI_MASTER|SS, simpleSPI_M:SPI_MASTER|index[1], simpleSPI_M:SPI_MASTER|DataRxd[7], simpleSPI_M:SPI_MASTER|DataRxd[6], simpleSPI_M:SPI_MASTER|DataRxd[4], simpleSPI_M:SPI_MASTER|state.state_bit_1, simpleSPI_M:SPI_MASTER|state.state_bit_0, simpleSPI_M:SPI_MASTER|SCLK, simpleSPI_M:SPI_MASTER|index[2], simpleSPI_M:SPI_MASTER|DataRxd[2], simpleSPI_M:SPI_MASTER|DataRxd[0], simpleSPI_M:SPI_MASTER|DataRxd[3], simpleSPI_M:SPI_MASTER|DataRxd[1], simpleSPI_M:SPI_MASTER|MOSI_v                                                                                                                                                                                                                            ;
;  H  ; LC117      ; simpleSPI_M:SPI_MASTER|state.state_bit_0, RESET, simpleSPI_M:SPI_MASTER|state.state_bit_1, simpleSPI_M:SPI_MASTER|state.state_bit_2, spi_clk~19bal                                                                                                                                                                                                                                                                                            ; simpleSPI_M:SPI_MASTER|state.state_bit_2, simpleSPI_M:SPI_MASTER|index[0], simpleSPI_M:SPI_MASTER|DataRxd[5], simpleSPI_M:SPI_MASTER|SS, simpleSPI_M:SPI_MASTER|index[1], simpleSPI_M:SPI_MASTER|DataRxd[7], simpleSPI_M:SPI_MASTER|DataRxd[6], simpleSPI_M:SPI_MASTER|DataRxd[4], simpleSPI_M:SPI_MASTER|state.state_bit_1, simpleSPI_M:SPI_MASTER|state.state_bit_0, simpleSPI_M:SPI_MASTER|SCLK, simpleSPI_M:SPI_MASTER|index[2], simpleSPI_M:SPI_MASTER|DataRxd[2], simpleSPI_M:SPI_MASTER|DataRxd[0], simpleSPI_M:SPI_MASTER|DataRxd[3], simpleSPI_M:SPI_MASTER|DataRxd[1], simpleSPI_M:SPI_MASTER|MOSI_v~4, simpleSPI_M:SPI_MASTER|MOSI_v~15                                                                                                                                                                                        ;
+-----+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Fitter Device Options                                         ;
+----------------------------------------------+----------------+
; Option                                       ; Setting        ;
+----------------------------------------------+----------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off            ;
; Enable device-wide reset (DEV_CLRn)          ; Off            ;
; Enable device-wide output enable (DEV_OE)    ; Off            ;
; Enable INIT_DONE output                      ; Off            ;
; Configuration scheme                         ; Passive Serial ;
; Security bit                                 ; Off            ;
; Base pin-out file on sameframe device        ; Off            ;
+----------------------------------------------+----------------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (119006): Selected device EPM7128SLC84-10 for design "hd6309_glue_top_1v3"
Warning (163076): Macrocell buffer inserted after node "decode:ADDR_DECODE|ram2cs~15"
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 509 megabytes
    Info: Processing ended: Fri Jan 10 07:28:44 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


