Running: D:\Download\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o D:/verilog/P6/test_isim_beh.exe -prj D:/verilog/P6/test_beh.prj work.test work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "D:/verilog/P6/control.v" into library work
Analyzing Verilog file "D:/verilog/P6/get_tuse.v" into library work
Analyzing Verilog file "D:/verilog/P6/get_tnew.v" into library work
Analyzing Verilog file "D:/verilog/P6/trans.v" into library work
Analyzing Verilog file "D:/verilog/P6/stall_control.v" into library work
Analyzing Verilog file "D:/verilog/P6/nPC.v" into library work
Analyzing Verilog file "D:/verilog/P6/mult_div.v" into library work
Analyzing Verilog file "D:/verilog/P6/mem_wb.v" into library work
Analyzing Verilog file "D:/verilog/P6/if_id.v" into library work
Analyzing Verilog file "D:/verilog/P6/IFU.v" into library work
Analyzing Verilog file "D:/verilog/P6/id_ex.v" into library work
Analyzing Verilog file "D:/verilog/P6/GRF.v" into library work
Analyzing Verilog file "D:/verilog/P6/ex_mem.v" into library work
Analyzing Verilog file "D:/verilog/P6/DM.v" into library work
Analyzing Verilog file "D:/verilog/P6/ALU.v" into library work
Analyzing Verilog file "D:/verilog/P6/mips.v" into library work
Analyzing Verilog file "D:/verilog/P6/test.v" into library work
Analyzing Verilog file "D:/Download/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module IFU
Compiling module control
Compiling module if_id
Compiling module GRF
Compiling module nPC
Compiling module id_ex
Compiling module ALU
Compiling module mult_div
Compiling module ex_mem
Compiling module DM
Compiling module mem_wb
Compiling module get_tuse
Compiling module get_tnew
Compiling module stall_control
Compiling module trans
Compiling module mips
Compiling module test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\test_isim_beh.exe.sim\libPortability.dll".
Compiled 18 Verilog Units
Built simulation executable D:/verilog/P6/test_isim_beh.exe
Fuse Memory Usage: 32608 KB
Fuse CPU Usage: 687 ms
