###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        76675   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        60662   # Number of read row buffer hits
num_read_cmds                  =        76675   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        16034   # Number of ACT commands
num_pre_cmds                   =        16017   # Number of PRE commands
num_ondemand_pres              =         4392   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6502695   # Cyles of rank active rank.0
rank_active_cycles.1           =      5993228   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3497305   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      4006772   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        68365   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          393   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           81   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           32   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           15   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            9   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           10   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            7   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            8   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            4   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         7751   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        41722   # Read request latency (cycles)
read_latency[40-59]            =        17013   # Read request latency (cycles)
read_latency[60-79]            =         6855   # Read request latency (cycles)
read_latency[80-99]            =         1721   # Read request latency (cycles)
read_latency[100-119]          =         1525   # Read request latency (cycles)
read_latency[120-139]          =         1004   # Read request latency (cycles)
read_latency[140-159]          =          615   # Read request latency (cycles)
read_latency[160-179]          =          555   # Read request latency (cycles)
read_latency[180-199]          =          458   # Read request latency (cycles)
read_latency[200-]             =         5207   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.09154e+08   # Read energy
act_energy                     =   4.3869e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.67871e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.92325e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  4.05768e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.73977e+09   # Active standby energy rank.1
average_read_latency           =      70.4267   # Average read request latency (cycles)
average_interarrival           =      130.413   # Average request interarrival latency (cycles)
total_energy                   =  1.24571e+10   # Total energy (pJ)
average_power                  =      1245.71   # Average power (mW)
average_bandwidth              =     0.654293   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        85274   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        65669   # Number of read row buffer hits
num_read_cmds                  =        85274   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =        19625   # Number of ACT commands
num_pre_cmds                   =        19611   # Number of PRE commands
num_ondemand_pres              =         6983   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      6280927   # Cyles of rank active rank.0
rank_active_cycles.1           =      6168667   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      3719073   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      3831333   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        77027   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          388   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           51   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           14   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           11   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =            6   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           12   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            7   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            4   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            6   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         7748   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =        43201   # Read request latency (cycles)
read_latency[40-59]            =        18145   # Read request latency (cycles)
read_latency[60-79]            =         9818   # Read request latency (cycles)
read_latency[80-99]            =         2241   # Read request latency (cycles)
read_latency[100-119]          =         1891   # Read request latency (cycles)
read_latency[120-139]          =         1207   # Read request latency (cycles)
read_latency[140-159]          =          606   # Read request latency (cycles)
read_latency[160-179]          =          523   # Read request latency (cycles)
read_latency[180-199]          =          546   # Read request latency (cycles)
read_latency[200-]             =         7096   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  3.43825e+08   # Read energy
act_energy                     =   5.3694e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.78516e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.83904e+09   # Precharge standby energy rank.1
act_stb_energy.0               =   3.9193e+09   # Active standby energy rank.0
act_stb_energy.1               =  3.84925e+09   # Active standby energy rank.1
average_read_latency           =      84.7065   # Average read request latency (cycles)
average_interarrival           =      117.262   # Average request interarrival latency (cycles)
total_energy                   =  1.24949e+10   # Total energy (pJ)
average_power                  =      1249.49   # Average power (mW)
average_bandwidth              =     0.727671   # Average bandwidth
