Haitham Akkary , Ravi Rajwar , Srikanth T. Srinivasan, An analysis of a resource efficient checkpoint architecture, ACM Transactions on Architecture and Code Optimization (TACO), v.1 n.4, p.418-444, December 2004[doi>10.1145/1044823.1044826]
Haitham Akkary , Srikanth T. Srinivasan , Rajendar Koltur , Yogesh Patil , Wael Refaai, Perceptron-Based Branch Confidence Estimation, Proceedings of the 10th International Symposium on High Performance Computer Architecture, p.265, February 14-18, 2004[doi>10.1109/HPCA.2004.10002]
Patrick Akl , Andreas Moshovos, BranchTap: improving performance with very few checkpoints through adaptive speculation control, Proceedings of the 20th annual international conference on Supercomputing, June 28-July 01, 2006, Cairns, Queensland, Australia[doi>10.1145/1183401.1183409]
Ayala, J., Lopez-Vallejo, M., Veidenbaum, A., and Lopez, C. 2003. Energy aware register file implementation through instruction predecode. In Proceedings of the International Conference on Application-Specific Systems, Architectures, and Processors. IEEE, Los Alamitos, CA, 86--96.
Doug Burger , Todd M. Austin, The SimpleScalar tool set, version 2.0, ACM SIGARCH Computer Architecture News, v.25 n.3, p.13-25, June 1997[doi>10.1145/268806.268810]
Luis Ceze , Karin Strauss , James Tuck , Josep Torrellas , Jose Renau, CAVA: Using checkpoint-assisted value prediction to hide L2 misses, ACM Transactions on Architecture and Code Optimization (TACO), v.3 n.2, p.182-208, June 2006[doi>10.1145/1138035.1138038]
Adrián Cristal , Oliverio J. Santana , Mateo Valero , José F. Martínez, Toward kilo-instruction processors, ACM Transactions on Architecture and Code Optimization (TACO), v.1 n.4, p.389-417, December 2004[doi>10.1145/1044823.1044825]
Oguz Ergin , Deniz Balkan , Kanad Ghose , Dmitry Ponomarev, Register Packing: Exploiting Narrow-Width Operands for Reducing Register File Pressure, Proceedings of the 37th annual IEEE/ACM International Symposium on Microarchitecture, p.304-315, December 04-08, 2004, Portland, Oregon[doi>10.1109/MICRO.2004.29]
Oguz Ergin , Deniz Balkan , Dmitry Ponomarev , Kanad Ghose, Early Register Deallocation Mechanisms Using Checkpointed Register Files, IEEE Transactions on Computers, v.55 n.9, p.1153-1166, September 2006[doi>10.1109/TC.2006.145]
Amit Gandhi , Haitham Akkary , Ravi Rajwar , Srikanth T. Srinivasan , Konrad Lai, Scalable Load and Store Processing in Latency Tolerant Processors, Proceedings of the 32nd annual international symposium on Computer Architecture, p.446-457, June 04-08, 2005[doi>10.1109/ISCA.2005.46]
Golander, A. and Weiss, S. 2007. Re-execution and selective reuse in checkpoint processors. HiPEAC J. 2, 3, 129--152.
Amit Golander , Shlomo Weiss, Hiding the misprediction penalty of a resource-efficient high-performance processor, ACM Transactions on Architecture and Code Optimization (TACO), v.4 n.4, p.1-32, January 2008[doi>10.1145/1328195.1328201]
Masaharu Goto , Toshinori Sato, Leakage Energy Reduction in Register Renaming, Proceedings of the 24th International Conference on Distributed Computing Systems Workshops - W7: EC (ICDCSW'04), p.890-895, March 23-24, 2004
Dirk Grunwald , Artur Klauser , Srilatha Manne , Andrew Pleszkun, Confidence estimation for speculation control, Proceedings of the 25th annual international symposium on Computer architecture, p.122-131, June 27-July 02, 1998, Barcelona, Spain[doi>10.1145/279358.279376]
W.-M. W. Hwu , Y. N. Patt, Checkpoint repair for high-performance out-of-order execution machines, IEEE Transactions on Computers, v.36 n.12, p.1496-1514, Dec. 1987[doi>10.1109/TC.1987.5009500]
Erik Jacobsen , Eric Rotenberg , J. E. Smith, Assigning confidence to conditional branch predictions, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.142-152, December 02-04, 1996, Paris, France
Ron Kalla , Balaram Sinharoy , Joel M. Tendler, IBM Power5 Chip: A Dual-Core Multithreaded Processor, IEEE Micro, v.24 n.2, p.40-47, March 2004[doi>10.1109/MM.2004.1289290]
R. E. Kessler, The Alpha 21264 Microprocessor, IEEE Micro, v.19 n.2, p.24-36, March 1999[doi>10.1109/40.755465]
Shadi T. Khasawneh , Kanad Ghose, An adaptive technique for reducing leakage and dynamic power in register files and reorder buffers, Proceedings of the 15th international conference on Integrated Circuit and System Design: power and Timing Modeling, Optimization and Simulation, September 21-23, 2005, Leuven, Belgium[doi>10.1007/11556930_51]
Nam Sung Kim , Krisztian Flautner , David Blaauw , Trevor Mudge, Circuit and microarchitectural techniques for reducing cache leakage power, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.12 n.2, p.167-184, February 2004[doi>10.1109/TVLSL.2003.821550]
Meyrem Kyrman , Nevin Kyrman , Jose F. Martynez, Cherry-MP: Correctly Integrating Checkpointed Early Resource Recycling in Chip Multiprocessors, Proceedings of the 38th annual IEEE/ACM International Symposium on Microarchitecture, p.245-256, November 12-16, 2005, Barcelona, Spain[doi>10.1109/MICRO.2005.15]
Nevin Kirman , Meyrem Kirman , Mainak Chaudhuri , Jose F. Martinez, Checkpointed Early Load Retirement, Proceedings of the 11th International Symposium on High-Performance Computer Architecture, p.16-27, February 12-16, 2005[doi>10.1109/HPCA.2005.9]
Mikko H. Lipasti , John Paul Shen, Exceeding the dataflow limit via value prediction, Proceedings of the 29th annual ACM/IEEE international symposium on Microarchitecture, p.226-237, December 02-04, 1996, Paris, France
Maliniak, D. 2007. Stanch the bleeding of leakage power at 65nm. Tech. rep. http://electronicdesign.com/Articles/ArticleID/17402/17402.html
Srilatha Manne , Artur Klauser , Dirk Grunwald, Pipeline gating: speculation control for energy reduction, Proceedings of the 25th annual international symposium on Computer architecture, p.132-141, June 27-July 02, 1998, Barcelona, Spain[doi>10.1145/279358.279377]
José F. Martínez , Jose Renau , Michael C. Huang , Milos Prvulovic , Josep Torrellas, Cherry: checkpointed early resource recycling in out-of-order microprocessors, Proceedings of the 35th annual ACM/IEEE international symposium on Microarchitecture, November 18-22, 2002, Istanbul, Turkey
McGhan, H. 2006. Power: The sixth generation. Microprocessor Rep. 10.
Meaney, P., Swaney, S., Sanda, P., and Painhower, L. 2005. IBM z990 soft error detection and recovery. IEEE Trans. Device Mater. Reliab. 5, 3, 419--427.
Andreas Moshovos, Checkpointing alternatives for high performance, power-aware processors, Proceedings of the 2003 international symposium on Low power electronics and design, August 25-27, 2003, Seoul, Korea[doi>10.1145/871506.871585]
Mayan Moudgill , Keshav Pingali , Stamatis Vassiliadis, Register renaming and dynamic speculation: an alternative approach, Proceedings of the 26th annual international symposium on Microarchitecture, p.202-213, December 01-03, 1993, Austin, Texas, USA
Onur Mutlu , Jared Stark , Chris Wilkerson , Yale N. Patt, Runahead Execution: An Alternative to Very Large Instruction Windows for Out-of-Order Processors, Proceedings of the 9th International Symposium on High-Performance Computer Architecture, p.129, February 08-12, 2003
Michael Powell , Se-Hyun Yang , Babak Falsafi , Kaushik Roy , T. N. Vijaykumar, Gated-Vdd: a circuit technique to reduce leakage in deep-submicron cache memories, Proceedings of the 2000 international symposium on Low power electronics and design, p.90-95, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344526]
Paul Racunas , Kypros Constantinides , Srilatha Manne , Shubhendu S. Mukherjee, Perturbation-based Fault Screening, Proceedings of the 2007 IEEE 13th International Symposium on High Performance Computer Architecture, p.169-180, February 10-14, 2007[doi>10.1109/HPCA.2007.346195]
Tanausú Ramírez , Alex Pajuelo , Oliverio J. Santana , Mateo Valero, Kilo-instruction processors, runahead and prefetching, Proceedings of the 3rd conference on Computing frontiers, May 03-05, 2006, Ischia, Italy[doi>10.1145/1128022.1128059]
Rama Sangireddy, Reducing Rename Logic Complexity for High-Speed and Low-Power Front-End Architectures, IEEE Transactions on Computers, v.55 n.6, p.672-685, June 2006[doi>10.1109/TC.2006.88]
Seznec, A. and Michaud, P. 2006. A case for (partially) TAgged GEometric history length branch prediction. J. Instruc.-Level Paral. 8.
Shieh, W. and Hsu, S. 2006. Power-aware register assignment for multi-banked register files. In Proceedings of the International Computer Symposium. ACM, New York, 99--104.
Kevin Skadron , Pritpal S. Ahuja , Margaret Martonosi , Douglas W. Clark, Improving prediction for procedure returns with return-address-stack repair mechanisms, Proceedings of the 31st annual ACM/IEEE international symposium on Microarchitecture, p.259-271, November 1998, Dallas, Texas, USA
Skadron, K., Martonosi, M., and Clark, D. 2000. Speculative updates of local and global branch history: A quantitative analysis. J. Instruc.-Level Paral. 2.
James E. Smith , Andrew R. Pleszkun, Implementing Precise Interrupts in Pipelined Processors, IEEE Transactions on Computers, v.37 n.5, p.562-573, May 1988[doi>10.1109/12.4607]
Srikanth T. Srinivasan , Ravi Rajwar , Haitham Akkary , Amit Gandhi , Mike Upton, Continual flow pipelines, Proceedings of the 11th international conference on Architectural support for programming languages and operating systems, October 07-13, 2004, Boston, MA, USA[doi>10.1145/1024393.1024407]
Tarjan, D., Thoziyoor, S., and Jouppi, N. 2006. Cacti 4.0. Tech. rep. HPL-2006-86, HP Laboratories Palo Alto.
Maurice V. Wilkes, The memory gap and the future of high performance memories, ACM SIGARCH Computer Architecture News, v.29 n.1, p.2-7, March 2001[doi>10.1145/373574.373576]
Kenneth C. Yeager, The MIPS R10000 Superscalar Microprocessor, IEEE Micro, v.16 n.2, p.28-40, April 1996[doi>10.1109/40.491460]
