
Started at time   : Mon Mar 17 18:52:47 2025
Finished at time  : Mon Mar 17 19:54:01 2025
Technology Library: tcbn28hpcplusbwp30p140ssg0p81vm40c
Memory Library    : temn28hpcphssrammacros

Synthesis command: run_flow peripheral_ip.ctl --core_clk 100.0 --compile_itr 2 --config ax27_config.gen --define NDS_ANDLA_ASIC --define --syn_tool genus --syn_version v20.11 --formal no --formal_version v11.10.440 --tech_lib tcbn28hpcplusbwp30p140ssg0p81vm40c --mem_lib temn28hpcphssrammacros --top pfd --main_clk_name ACLK --ipenv env(aclk_period)=100.0 --pattern pattern_sys/dma_test --title pfd_28nm_0MHz_20250317_1852 --model git_i350_vc_mst_1.0.mdl --runr_defines -TOOLCHAIN_PATH /home/project/eda/pkgs/andes/toolchain/AndeSight-v5_0_0/nds32le-elf-mculib-v5d --runr_make_arg NO_INLINE=1
Synthesis directory: /NOBACKUP/atcpcw11/kai595/vicuna/syndir_PPA_rc/pfd_28nm_0MHz_20250317_1852

= 0. Synthesis Errors=

        | TUI-61     |Error   |    1 |A required object parameter could not be found.  |
        Error   : A required object parameter could not be found. [TUI-61] [parse_options]
        | SDC-202    |Error   |    1 |Could not interpret SDC command.                 |
        Error   : Could not interpret SDC command. [SDC-202] [read_sdc]

= 1. Synthesis Warnings=

        | SDC-201    |Warning |    1 |Unsupported SDC command option.                  |
        | VLOGPT-670 |Warning |    1 |Ignoring unexpected semicolon.                   |
        Warning : Unsupported SDC command option. [SDC-201] [set_input_delay]
        | VLOGPT-6   |Warning |    2 |Replacing previously read Verilog description.   |
        Warning : Timing exceptions with no effect                                 1

        Warning : Could not find requested search value. [SDC-208] [get_ports]
        Warning : Ignoring unexpected semicolon. [VLOGPT-670]
        | SDC-208    |Warning |    1 |Could not find requested search value.           |
        | LBR-101    |Warning |    4 |Unusable clock gating integrated cell found at   |
        | LBR-9      |Warning |   86 |Library cell has no output pins defined.         |
        Warning : Unrecognized Synthesis pragma_name found in HDL. [VLOGPT-502]
        Warning : Replacing previously read Verilog description. [VLOGPT-6]
        | SDC-209    |Warning |    1 |One or more commands failed when these           |
        | LBR-510    |Warning |    8 |Unsupported attribute in the pin group.          |
        | VLOGPT-502 |Warning |    1 |Unrecognized Synthesis pragma_name found in HDL. |
        | CDFG-818   |Warning |    1 |Using default parameter value for module         |
        Warning: PWRA-0302 [PwrWarn] Frequency scaling is not applicable for vectorless
        Warning : One or more commands failed when these constraints were applied. [SDC-209]
        Warning: PWRA-0304 [PwrWarn] -stim option is not applicable with vectorless mode
        Warning : Total failed commands during read_sdc are 2

= 2. Summary =

        Module                                    : PFD 
        RTL Version                               : git_i350_vc_mst_1.0.mdl 20240109113411_c28b1bc
        Synthesis tool                            : GENUS v20.11
        Library                                   : tcbn28hpcplusbwp30p140ssg0p81vm40c
        Frequency (ssg0p81vm40c) (derate:N/A)     :  [ACLK = 10.000 MHz] ;
        Logic Cell area (mm^2)                    :   0.0001
        Logic Cell Gate count (K gates)           :     0.35
        Logic Cell Gate count (K gates) with scan :     0.46
        Floor-Plan Area (mm^2) (util:0.65) (zwl*) :   0.0003
        Total memory area (mm^2)                  :   0.0000
        Gated FFs (%)                             :     0.00
        * Main clock is marked in square brackets.
        * Violation clock are marked in red.
        * The Logic-Gate-count and Floor-Plan-Area are exculding the memory and the exclude_module described in *.ctl file.
        * Floor plan area = {combinational_logic_area x zwl_combo_scaling(1.18) + (flip_flop_area x zwl_flop_scaling(1.05) x scan_factor(1.33))} / utilization(0.65)

= 3. Clocks = 

        Clock name                   ACLK       
        Constraint period            0.100 us   
        Worst case period            0.100 us   
        Worst case freq              10.000 MHz 
        Estimated worst case period  0.100 us   
        Estimated worst case freq    10.000 MHz 

= 4. Quality of Result Details = 

        Sorted non-memory area count with non-scan FF

        Instance             size        (  %   )   COMB :     FF
             pfd              0.4k gates (100.0%)  40.0% :  60.0%

