$date
	Sun Oct 23 06:34:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#726010
b110 &
b110 %
1$
b110 !
1"
#726011
0"
#726014
b11 &
b11 %
#726018
b1010 &
b1010 %
#726022
b101 &
b101 %
#726026
b10000 &
b10000 %
#726030
b1000 &
b1000 %
#726034
b100 &
b100 %
#726038
b10 &
b10 %
#726042
b1 &
b1 %
1#
#726046
b0 &
0#
b0 %
0$
#1744569
b10000 !
1"
#1744570
b10000 &
b10000 %
1$
#1744571
0"
#1744574
b1000 &
b1000 %
#1744578
b100 &
b100 %
#1744582
b10 &
b10 %
#1744586
b1 &
b1 %
1#
#1744590
b0 &
0#
b0 %
0$
#2811053
b1110 !
1"
#2811054
b1110 &
b1110 %
1$
#2811055
0"
#2811058
b111 &
b111 %
#2811062
b10110 &
b10110 %
#2811066
b1011 &
b1011 %
#2811070
b100010 &
b100010 %
#2811074
b10001 &
b10001 %
#2811078
b110100 &
b110100 %
#2811082
b11010 &
b11010 %
#2811086
b1101 &
b1101 %
#2811090
b101000 &
b101000 %
#2811094
b10100 &
b10100 %
#2811098
b1010 &
b1010 %
#2811102
b101 &
b101 %
#2811106
b10000 &
b10000 %
#2811110
b1000 &
b1000 %
#2811114
b100 &
b100 %
#2811118
b10 &
b10 %
#2811122
b1 &
b1 %
1#
#2811126
b0 &
0#
b0 %
0$
#4500012
