// Seed: 2002201735
module module_0;
  wire id_2;
  id_3(
      .id_0(1),
      .id_1(id_1),
      .id_2(id_1),
      .id_3(1),
      .id_4(!id_4),
      .id_5(1),
      .id_6(),
      .id_7(1),
      .id_8(1),
      .id_9(id_2),
      .id_10(1),
      .id_11(id_4),
      .id_12(""),
      .id_13(id_2)
  );
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  tri id_2, id_3 = id_2;
  logic [7:0][1] id_4;
  assign id_3 = 1;
  module_0();
endmodule
