hdl_lib_name = common_components
hdl_library_clause_name = common_components_lib
hdl_lib_uses_synth = common_pkg
hdl_lib_uses_sim = 
hdl_lib_technology = 

synth_files =
    common_components_pkg.vhd
    common_switch.vhd
    common_pipeline.vhd
    common_pipeline_sl.vhd
    common_select_symbol.vhd 
    common_delay.vhd
    common_bit_delay.vhd
    common_async.vhd
    common_areset.vhd
    common_spulse.vhd
    common_paged_reg.vhd

test_bench_files = 
    common_switch_tb.vhd  # = tb_common_switch
    common_spulse_tb.vhd  # = tb_common_spulse

regression_test_vhdl = 
    
[modelsim_project_file]
modelsim_copy_files =

[quartus_project_file]

