# Copyright 2020 Xilinx Inc.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
# http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

{
   comment_0: "PL ETHERNET SGMII DESIGN",
   commentid: "comment_0|",
   font_comment_0: "46",
   guistr: "# # String gsaved with Nlview 6.6.5b  2016-09-06 bk=1.3687 VDI=39 GEI=35 GUI=JA:1.6
#  -string -flagsOSRD
preplace port axil_reset_led -pg 1 -y 540 -defaultsOSRD
preplace port sfp -pg 1 -y 120 -defaultsOSRD
preplace port mgt_clk -pg 1 -y 290 -defaultsOSRD
preplace portBus axi_lite_clk_led -pg 1 -y 520 -defaultsOSRD
preplace portBus mgt_clk_led -pg 1 -y 500 -defaultsOSRD
preplace portBus sfp_tx_dis -pg 1 -y 560 -defaultsOSRD
preplace portBus rx_clk_led -pg 1 -y 480 -defaultsOSRD
preplace inst zynq_ps -pg 1 -lvl 2 -y 170 -defaultsOSRD
preplace inst axi_eth_0_dma -pg 1 -lvl 1 -y 140 -defaultsOSRD
preplace inst axi_eth_0 -pg 1 -lvl 3 -y 190 -defaultsOSRD
preplace inst other_perph -pg 1 -lvl 3 -y 530 -defaultsOSRD
preplace netloc axi_eth_0_sfp 1 3 1 NJ
preplace netloc S_AXI_1 1 2 1 820
preplace netloc other_perph_Dout3 1 3 1 NJ
preplace netloc s_axi_aclk_1 1 0 3 50 550 NJ 550 840
preplace netloc other_perph_interrupt 1 1 3 510 410 NJ 410 1170
preplace netloc axi_eth_0_m_axis_rxd 1 0 4 30 370 NJ 370 NJ 370 1200
preplace netloc s_axi_aresetn_1 1 0 3 60 570 NJ 570 830
preplace netloc axi_eth_0_m_axis_rxs 1 0 4 40 380 NJ 380 NJ 380 1190
preplace netloc axi_eth_0_dma_M_AXIS_MM2S 1 1 2 430 30 860J
preplace netloc axi_eth_0_dma_M_AXIS_CNTRL 1 1 2 420 20 870J
preplace netloc axi_eth_0_rxuserclk2_out 1 2 2 890 400 1170
preplace netloc zynq_ps_M01_AXI 1 2 1 810
preplace netloc axi_eth_0_dma_M_AXI_MM2S 1 1 1 450
preplace netloc zynq_ps_M00_AXI 1 0 3 20 340 NJ 340 790
preplace netloc axi_eth_0_dma_M_AXI_S2MM 1 1 1 440
preplace netloc axi_eth_0_dma_s2mm_sts_reset_out_n 1 1 2 430 310 870J
preplace netloc mgt_clk_1 1 0 3 NJ 290 460J 40 820J
preplace netloc zynq_ps_clk_50 1 2 1 810
preplace netloc other_perph_dout 1 3 1 NJ
preplace netloc axi_eth_0_dma_mm2s_prmry_reset_out_n 1 1 2 400 10 850J
preplace netloc axi_eth_0_dma_M_AXI_SG 1 1 1 410
preplace netloc other_perph_Res 1 3 1 NJ
preplace netloc axi_eth_0_userclk2_out 1 2 2 880 10 1210
preplace netloc axi_eth_0_dma_mm2s_introut 1 1 1 480
preplace netloc axi_eth_0_dma_mm2s_cntrl_reset_out_n 1 1 2 470 290 800J
preplace netloc other_perph_Dout1 1 3 1 NJ
preplace netloc axi_eth_0_interrupt 1 1 3 500 390 NJ 390 1180
preplace netloc axi_eth_0_dma_s2mm_prmry_reset_out_n 1 1 2 450 300 860J
preplace netloc other_perph_Dout2 1 3 1 NJ
preplace netloc axi_eth_0_dma_s2mm_introut 1 1 1 490
preplace cgraphic comment_0 place abs 78 -78 textcolor 7 linecolor 6 linewidth 3
levelinfo -pg 1 0 230 650 1030 1230 -top 0 -bot 630
",
   linecolor_comment_0: "#ff6600",
   textcolor_comment_0: "#808000",
}
