// Seed: 3425347553
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output id_3,
    input logic id_4,
    output id_5,
    output logic id_6,
    output id_7,
    input id_8,
    input id_9
    , id_16,
    input logic id_10,
    input id_11,
    output id_12,
    input logic id_13,
    input logic id_14,
    output logic id_15
);
  logic id_17;
  type_25(
      id_0, id_4, 1, id_12(1)
  );
  assign id_3[1] = 1;
endmodule
module module_1 (
    output id_0,
    input id_1,
    input logic id_2,
    input id_3,
    input logic id_4,
    output id_5
);
  type_20(
      1, id_11, 1 & 1
  );
  logic id_16;
  logic id_17;
  assign id_16 = id_9 || 1;
  always @(posedge 1) begin
    id_5 <= 1;
  end
endmodule
