{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1681383571921 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1681383571921 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 13 11:59:31 2023 " "Processing started: Thu Apr 13 11:59:31 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1681383571921 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681383571921 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mini_projeto -c mini_projeto " "Command: quartus_map --read_settings_files=on --write_settings_files=off mini_projeto -c mini_projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681383571921 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1681383572235 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1681383572235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/LECI/LSD/mini_projeto/Bin7SegDecoder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681383578823 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/LECI/LSD/mini_projeto/Bin7SegDecoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681383578823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681383578823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkdividern.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clkdividern.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClkDividerN-Behavioral " "Found design unit 1: ClkDividerN-Behavioral" {  } { { "ClkDividerN.vhd" "" { Text "C:/LECI/LSD/mini_projeto/ClkDividerN.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681383578823 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClkDividerN " "Found entity 1: ClkDividerN" {  } { { "ClkDividerN.vhd" "" { Text "C:/LECI/LSD/mini_projeto/ClkDividerN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681383578823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681383578823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counterupdown4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counterupdown4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterUpDown4-Behavioral " "Found design unit 1: CounterUpDown4-Behavioral" {  } { { "CounterUpDown4.vhd" "" { Text "C:/LECI/LSD/mini_projeto/CounterUpDown4.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681383578823 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterUpDown4 " "Found entity 1: CounterUpDown4" {  } { { "CounterUpDown4.vhd" "" { Text "C:/LECI/LSD/mini_projeto/CounterUpDown4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681383578823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681383578823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mini_projeto.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mini_projeto.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mini_projeto " "Found entity 1: mini_projeto" {  } { { "mini_projeto.bdf" "" { Schematic "C:/LECI/LSD/mini_projeto/mini_projeto.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1681383578831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1681383578831 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mini_projeto " "Elaborating entity \"mini_projeto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1681383578857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bin7SegDecoder Bin7SegDecoder:inst " "Elaborating entity \"Bin7SegDecoder\" for hierarchy \"Bin7SegDecoder:inst\"" {  } { { "mini_projeto.bdf" "inst" { Schematic "C:/LECI/LSD/mini_projeto/mini_projeto.bdf" { { 272 776 984 352 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681383578864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterUpDown4 CounterUpDown4:inst6 " "Elaborating entity \"CounterUpDown4\" for hierarchy \"CounterUpDown4:inst6\"" {  } { { "mini_projeto.bdf" "inst6" { Schematic "C:/LECI/LSD/mini_projeto/mini_projeto.bdf" { { 272 544 728 384 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681383578864 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_stop CounterUpDown4.vhd(18) " "VHDL Process Statement warning at CounterUpDown4.vhd(18): signal \"s_stop\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CounterUpDown4.vhd" "" { Text "C:/LECI/LSD/mini_projeto/CounterUpDown4.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681383578864 "|mini_projeto|CounterUpDown4:inst6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "s_count CounterUpDown4.vhd(37) " "VHDL Process Statement warning at CounterUpDown4.vhd(37): signal \"s_count\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CounterUpDown4.vhd" "" { Text "C:/LECI/LSD/mini_projeto/CounterUpDown4.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1681383578864 "|mini_projeto|CounterUpDown4:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s_stop CounterUpDown4.vhd(15) " "VHDL Process Statement warning at CounterUpDown4.vhd(15): inferring latch(es) for signal or variable \"s_stop\", which holds its previous value in one or more paths through the process" {  } { { "CounterUpDown4.vhd" "" { Text "C:/LECI/LSD/mini_projeto/CounterUpDown4.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1681383578864 "|mini_projeto|CounterUpDown4:inst6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "led CounterUpDown4.vhd(15) " "VHDL Process Statement warning at CounterUpDown4.vhd(15): inferring latch(es) for signal or variable \"led\", which holds its previous value in one or more paths through the process" {  } { { "CounterUpDown4.vhd" "" { Text "C:/LECI/LSD/mini_projeto/CounterUpDown4.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1681383578864 "|mini_projeto|CounterUpDown4:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led CounterUpDown4.vhd(15) " "Inferred latch for \"led\" at CounterUpDown4.vhd(15)" {  } { { "CounterUpDown4.vhd" "" { Text "C:/LECI/LSD/mini_projeto/CounterUpDown4.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681383578864 "|mini_projeto|CounterUpDown4:inst6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s_stop CounterUpDown4.vhd(15) " "Inferred latch for \"s_stop\" at CounterUpDown4.vhd(15)" {  } { { "CounterUpDown4.vhd" "" { Text "C:/LECI/LSD/mini_projeto/CounterUpDown4.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1681383578864 "|mini_projeto|CounterUpDown4:inst6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClkDividerN ClkDividerN:inst1 " "Elaborating entity \"ClkDividerN\" for hierarchy \"ClkDividerN:inst1\"" {  } { { "mini_projeto.bdf" "inst1" { Schematic "C:/LECI/LSD/mini_projeto/mini_projeto.bdf" { { 184 248 392 264 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681383578873 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CounterUpDown4:inst6\|s_count\[3\] CounterUpDown4:inst6\|s_count\[3\]~_emulated CounterUpDown4:inst6\|s_count\[3\]~1 " "Register \"CounterUpDown4:inst6\|s_count\[3\]\" is converted into an equivalent circuit using register \"CounterUpDown4:inst6\|s_count\[3\]~_emulated\" and latch \"CounterUpDown4:inst6\|s_count\[3\]~1\"" {  } { { "CounterUpDown4.vhd" "" { Text "C:/LECI/LSD/mini_projeto/CounterUpDown4.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1681383579236 "|mini_projeto|CounterUpDown4:inst6|s_count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CounterUpDown4:inst6\|s_count\[1\] CounterUpDown4:inst6\|s_count\[1\]~_emulated CounterUpDown4:inst6\|s_count\[1\]~6 " "Register \"CounterUpDown4:inst6\|s_count\[1\]\" is converted into an equivalent circuit using register \"CounterUpDown4:inst6\|s_count\[1\]~_emulated\" and latch \"CounterUpDown4:inst6\|s_count\[1\]~6\"" {  } { { "CounterUpDown4.vhd" "" { Text "C:/LECI/LSD/mini_projeto/CounterUpDown4.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1681383579236 "|mini_projeto|CounterUpDown4:inst6|s_count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CounterUpDown4:inst6\|s_count\[0\] CounterUpDown4:inst6\|s_count\[0\]~_emulated CounterUpDown4:inst6\|s_count\[0\]~11 " "Register \"CounterUpDown4:inst6\|s_count\[0\]\" is converted into an equivalent circuit using register \"CounterUpDown4:inst6\|s_count\[0\]~_emulated\" and latch \"CounterUpDown4:inst6\|s_count\[0\]~11\"" {  } { { "CounterUpDown4.vhd" "" { Text "C:/LECI/LSD/mini_projeto/CounterUpDown4.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1681383579236 "|mini_projeto|CounterUpDown4:inst6|s_count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "CounterUpDown4:inst6\|s_count\[2\] CounterUpDown4:inst6\|s_count\[2\]~_emulated CounterUpDown4:inst6\|s_count\[2\]~16 " "Register \"CounterUpDown4:inst6\|s_count\[2\]\" is converted into an equivalent circuit using register \"CounterUpDown4:inst6\|s_count\[2\]~_emulated\" and latch \"CounterUpDown4:inst6\|s_count\[2\]~16\"" {  } { { "CounterUpDown4.vhd" "" { Text "C:/LECI/LSD/mini_projeto/CounterUpDown4.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1681383579236 "|mini_projeto|CounterUpDown4:inst6|s_count[2]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1681383579236 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1681383579367 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1681383579870 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1681383579870 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "90 " "Implemented 90 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1681383579913 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1681383579913 ""} { "Info" "ICUT_CUT_TM_LCELLS" "79 " "Implemented 79 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1681383579913 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1681383579913 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1681383579926 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 13 11:59:39 2023 " "Processing ended: Thu Apr 13 11:59:39 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1681383579926 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1681383579926 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1681383579926 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1681383579926 ""}
