Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Nov  7 10:11:40 2025
| Host         : DESKTOP-VISPKO1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alu_wrapper_timing_summary_routed.rpt -pb alu_wrapper_timing_summary_routed.pb -rpx alu_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : alu_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (12)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.845        0.000                      0                    8        0.382        0.000                      0                    8        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.845        0.000                      0                    8        0.382        0.000                      0                    8        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.845ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.382ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.845ns  (required time - arrival time)
  Source:                 r_b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.076ns  (logic 3.046ns (37.714%)  route 5.030ns (62.286%))
  Logic Levels:           11  (CARRY4=5 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns = ( 15.156 - 10.000 ) 
    Source Clock Delay      (SCD):    5.622ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.860     5.622    clk_IBUF_BUFG
    SLICE_X113Y83        FDRE                                         r  r_b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y83        FDRE (Prop_fdre_C_Q)         0.456     6.078 r  r_b_reg[4]/Q
                         net (fo=36, routed)          1.299     7.377    r_b[4]
    SLICE_X112Y78        LUT5 (Prop_lut5_I2_O)        0.124     7.501 r  r_led[7]_i_49/O
                         net (fo=1, routed)           0.000     7.501    r_led[7]_i_49_n_0
    SLICE_X112Y78        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.034 r  r_led_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.034    r_led_reg[7]_i_36_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.151 r  r_led_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.151    r_led_reg[7]_i_38_n_0
    SLICE_X112Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.268 r  r_led_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.268    r_led_reg[7]_i_39_n_0
    SLICE_X112Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.385 r  r_led_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.385    r_led_reg[7]_i_41_n_0
    SLICE_X112Y82        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.700 f  r_led_reg[7]_i_42/O[3]
                         net (fo=1, routed)           0.623     9.323    shift_right_arithmetic5[25]
    SLICE_X113Y82        LUT4 (Prop_lut4_I1_O)        0.307     9.630 r  r_led[7]_i_43/O
                         net (fo=2, routed)           1.019    10.649    r_led[7]_i_43_n_0
    SLICE_X113Y81        LUT5 (Prop_lut5_I4_O)        0.152    10.801 r  r_led[7]_i_30/O
                         net (fo=5, routed)           0.919    11.719    r_led[7]_i_30_n_0
    SLICE_X109Y79        LUT5 (Prop_lut5_I3_O)        0.352    12.071 r  r_led[3]_i_17/O
                         net (fo=8, routed)           0.581    12.653    r_led[3]_i_17_n_0
    SLICE_X108Y79        LUT6 (Prop_lut6_I4_O)        0.332    12.985 r  r_led[1]_i_7/O
                         net (fo=1, routed)           0.590    13.575    r_led[1]_i_7_n_0
    SLICE_X106Y78        LUT6 (Prop_lut6_I5_O)        0.124    13.699 r  r_led[1]_i_1/O
                         net (fo=1, routed)           0.000    13.699    led[1]
    SLICE_X106Y78        FDRE                                         r  r_led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.674    15.156    clk_IBUF_BUFG
    SLICE_X106Y78        FDRE                                         r  r_led_reg[1]/C
                         clock pessimism              0.394    15.550    
                         clock uncertainty           -0.035    15.515    
    SLICE_X106Y78        FDRE (Setup_fdre_C_D)        0.029    15.544    r_led_reg[1]
  -------------------------------------------------------------------
                         required time                         15.544    
                         arrival time                         -13.699    
  -------------------------------------------------------------------
                         slack                                  1.845    

Slack (MET) :             2.007ns  (required time - arrival time)
  Source:                 r_b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.958ns  (logic 3.046ns (38.275%)  route 4.912ns (61.725%))
  Logic Levels:           11  (CARRY4=5 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.160ns = ( 15.160 - 10.000 ) 
    Source Clock Delay      (SCD):    5.622ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.860     5.622    clk_IBUF_BUFG
    SLICE_X113Y83        FDRE                                         r  r_b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y83        FDRE (Prop_fdre_C_Q)         0.456     6.078 r  r_b_reg[4]/Q
                         net (fo=36, routed)          1.299     7.377    r_b[4]
    SLICE_X112Y78        LUT5 (Prop_lut5_I2_O)        0.124     7.501 r  r_led[7]_i_49/O
                         net (fo=1, routed)           0.000     7.501    r_led[7]_i_49_n_0
    SLICE_X112Y78        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.034 r  r_led_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.034    r_led_reg[7]_i_36_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.151 r  r_led_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.151    r_led_reg[7]_i_38_n_0
    SLICE_X112Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.268 r  r_led_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.268    r_led_reg[7]_i_39_n_0
    SLICE_X112Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.385 r  r_led_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.385    r_led_reg[7]_i_41_n_0
    SLICE_X112Y82        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.700 f  r_led_reg[7]_i_42/O[3]
                         net (fo=1, routed)           0.623     9.323    shift_right_arithmetic5[25]
    SLICE_X113Y82        LUT4 (Prop_lut4_I1_O)        0.307     9.630 r  r_led[7]_i_43/O
                         net (fo=2, routed)           1.019    10.649    r_led[7]_i_43_n_0
    SLICE_X113Y81        LUT5 (Prop_lut5_I4_O)        0.152    10.801 r  r_led[7]_i_30/O
                         net (fo=5, routed)           0.919    11.719    r_led[7]_i_30_n_0
    SLICE_X109Y79        LUT5 (Prop_lut5_I3_O)        0.352    12.071 r  r_led[3]_i_17/O
                         net (fo=8, routed)           0.379    12.450    r_led[3]_i_17_n_0
    SLICE_X110Y79        LUT5 (Prop_lut5_I3_O)        0.332    12.782 r  r_led[0]_i_2/O
                         net (fo=1, routed)           0.674    13.457    r_led[0]_i_2_n_0
    SLICE_X110Y79        LUT6 (Prop_lut6_I0_O)        0.124    13.581 r  r_led[0]_i_1/O
                         net (fo=1, routed)           0.000    13.581    led[0]
    SLICE_X110Y79        FDRE                                         r  r_led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.678    15.160    clk_IBUF_BUFG
    SLICE_X110Y79        FDRE                                         r  r_led_reg[0]/C
                         clock pessimism              0.434    15.594    
                         clock uncertainty           -0.035    15.559    
    SLICE_X110Y79        FDRE (Setup_fdre_C_D)        0.029    15.588    r_led_reg[0]
  -------------------------------------------------------------------
                         required time                         15.588    
                         arrival time                         -13.581    
  -------------------------------------------------------------------
                         slack                                  2.007    

Slack (MET) :             2.037ns  (required time - arrival time)
  Source:                 r_b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.929ns  (logic 3.046ns (38.415%)  route 4.883ns (61.585%))
  Logic Levels:           11  (CARRY4=5 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.160ns = ( 15.160 - 10.000 ) 
    Source Clock Delay      (SCD):    5.622ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.860     5.622    clk_IBUF_BUFG
    SLICE_X113Y83        FDRE                                         r  r_b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y83        FDRE (Prop_fdre_C_Q)         0.456     6.078 r  r_b_reg[4]/Q
                         net (fo=36, routed)          1.299     7.377    r_b[4]
    SLICE_X112Y78        LUT5 (Prop_lut5_I2_O)        0.124     7.501 r  r_led[7]_i_49/O
                         net (fo=1, routed)           0.000     7.501    r_led[7]_i_49_n_0
    SLICE_X112Y78        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.034 r  r_led_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.034    r_led_reg[7]_i_36_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.151 r  r_led_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.151    r_led_reg[7]_i_38_n_0
    SLICE_X112Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.268 r  r_led_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.268    r_led_reg[7]_i_39_n_0
    SLICE_X112Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.385 r  r_led_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.385    r_led_reg[7]_i_41_n_0
    SLICE_X112Y82        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.700 f  r_led_reg[7]_i_42/O[3]
                         net (fo=1, routed)           0.623     9.323    shift_right_arithmetic5[25]
    SLICE_X113Y82        LUT4 (Prop_lut4_I1_O)        0.307     9.630 r  r_led[7]_i_43/O
                         net (fo=2, routed)           1.019    10.649    r_led[7]_i_43_n_0
    SLICE_X113Y81        LUT5 (Prop_lut5_I4_O)        0.152    10.801 r  r_led[7]_i_30/O
                         net (fo=5, routed)           0.919    11.719    r_led[7]_i_30_n_0
    SLICE_X109Y79        LUT5 (Prop_lut5_I3_O)        0.352    12.071 r  r_led[3]_i_17/O
                         net (fo=8, routed)           0.568    12.639    r_led[3]_i_17_n_0
    SLICE_X107Y79        LUT6 (Prop_lut6_I2_O)        0.332    12.971 r  r_led[3]_i_6/O
                         net (fo=2, routed)           0.456    13.428    r_led[3]_i_6_n_0
    SLICE_X110Y80        LUT6 (Prop_lut6_I5_O)        0.124    13.552 r  r_led[3]_i_1/O
                         net (fo=1, routed)           0.000    13.552    led[3]
    SLICE_X110Y80        FDRE                                         r  r_led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.678    15.160    clk_IBUF_BUFG
    SLICE_X110Y80        FDRE                                         r  r_led_reg[3]/C
                         clock pessimism              0.434    15.594    
                         clock uncertainty           -0.035    15.559    
    SLICE_X110Y80        FDRE (Setup_fdre_C_D)        0.029    15.588    r_led_reg[3]
  -------------------------------------------------------------------
                         required time                         15.588    
                         arrival time                         -13.552    
  -------------------------------------------------------------------
                         slack                                  2.037    

Slack (MET) :             2.133ns  (required time - arrival time)
  Source:                 r_b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.838ns  (logic 3.046ns (38.863%)  route 4.792ns (61.137%))
  Logic Levels:           11  (CARRY4=5 LUT4=1 LUT5=4 LUT6=1)
  Clock Path Skew:        -0.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns = ( 15.157 - 10.000 ) 
    Source Clock Delay      (SCD):    5.622ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.860     5.622    clk_IBUF_BUFG
    SLICE_X113Y83        FDRE                                         r  r_b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y83        FDRE (Prop_fdre_C_Q)         0.456     6.078 r  r_b_reg[4]/Q
                         net (fo=36, routed)          1.299     7.377    r_b[4]
    SLICE_X112Y78        LUT5 (Prop_lut5_I2_O)        0.124     7.501 r  r_led[7]_i_49/O
                         net (fo=1, routed)           0.000     7.501    r_led[7]_i_49_n_0
    SLICE_X112Y78        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.034 r  r_led_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.034    r_led_reg[7]_i_36_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.151 r  r_led_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.151    r_led_reg[7]_i_38_n_0
    SLICE_X112Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.268 r  r_led_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.268    r_led_reg[7]_i_39_n_0
    SLICE_X112Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.385 r  r_led_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.385    r_led_reg[7]_i_41_n_0
    SLICE_X112Y82        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.700 f  r_led_reg[7]_i_42/O[3]
                         net (fo=1, routed)           0.623     9.323    shift_right_arithmetic5[25]
    SLICE_X113Y82        LUT4 (Prop_lut4_I1_O)        0.307     9.630 r  r_led[7]_i_43/O
                         net (fo=2, routed)           1.019    10.649    r_led[7]_i_43_n_0
    SLICE_X113Y81        LUT5 (Prop_lut5_I4_O)        0.152    10.801 r  r_led[7]_i_30/O
                         net (fo=5, routed)           0.919    11.719    r_led[7]_i_30_n_0
    SLICE_X109Y79        LUT5 (Prop_lut5_I3_O)        0.352    12.071 r  r_led[3]_i_17/O
                         net (fo=8, routed)           0.327    12.399    r_led[3]_i_17_n_0
    SLICE_X109Y79        LUT5 (Prop_lut5_I4_O)        0.332    12.731 r  r_led[2]_i_4/O
                         net (fo=1, routed)           0.606    13.336    r_led[2]_i_4_n_0
    SLICE_X108Y80        LUT6 (Prop_lut6_I2_O)        0.124    13.460 r  r_led[2]_i_1/O
                         net (fo=1, routed)           0.000    13.460    led[2]
    SLICE_X108Y80        FDRE                                         r  r_led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.675    15.157    clk_IBUF_BUFG
    SLICE_X108Y80        FDRE                                         r  r_led_reg[2]/C
                         clock pessimism              0.394    15.551    
                         clock uncertainty           -0.035    15.516    
    SLICE_X108Y80        FDRE (Setup_fdre_C_D)        0.077    15.593    r_led_reg[2]
  -------------------------------------------------------------------
                         required time                         15.593    
                         arrival time                         -13.460    
  -------------------------------------------------------------------
                         slack                                  2.133    

Slack (MET) :             2.593ns  (required time - arrival time)
  Source:                 r_b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.333ns  (logic 2.812ns (38.350%)  route 4.521ns (61.650%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.160ns = ( 15.160 - 10.000 ) 
    Source Clock Delay      (SCD):    5.622ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.860     5.622    clk_IBUF_BUFG
    SLICE_X113Y83        FDRE                                         r  r_b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y83        FDRE (Prop_fdre_C_Q)         0.456     6.078 r  r_b_reg[4]/Q
                         net (fo=36, routed)          1.299     7.377    r_b[4]
    SLICE_X112Y78        LUT5 (Prop_lut5_I2_O)        0.124     7.501 r  r_led[7]_i_49/O
                         net (fo=1, routed)           0.000     7.501    r_led[7]_i_49_n_0
    SLICE_X112Y78        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.034 r  r_led_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.034    r_led_reg[7]_i_36_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.151 r  r_led_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.151    r_led_reg[7]_i_38_n_0
    SLICE_X112Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.268 r  r_led_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.268    r_led_reg[7]_i_39_n_0
    SLICE_X112Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.385 r  r_led_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.385    r_led_reg[7]_i_41_n_0
    SLICE_X112Y82        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.700 f  r_led_reg[7]_i_42/O[3]
                         net (fo=1, routed)           0.623     9.323    shift_right_arithmetic5[25]
    SLICE_X113Y82        LUT4 (Prop_lut4_I1_O)        0.307     9.630 r  r_led[7]_i_43/O
                         net (fo=2, routed)           1.019    10.649    r_led[7]_i_43_n_0
    SLICE_X113Y81        LUT5 (Prop_lut5_I4_O)        0.152    10.801 r  r_led[7]_i_30/O
                         net (fo=5, routed)           0.672    11.473    r_led[7]_i_30_n_0
    SLICE_X106Y79        LUT3 (Prop_lut3_I2_O)        0.326    11.799 r  r_led[7]_i_21/O
                         net (fo=1, routed)           0.296    12.095    r_led[7]_i_21_n_0
    SLICE_X107Y79        LUT6 (Prop_lut6_I1_O)        0.124    12.219 r  r_led[7]_i_6/O
                         net (fo=5, routed)           0.612    12.831    r_led[7]_i_6_n_0
    SLICE_X109Y82        LUT6 (Prop_lut6_I5_O)        0.124    12.955 r  r_led[7]_i_1/O
                         net (fo=1, routed)           0.000    12.955    led[7]
    SLICE_X109Y82        FDRE                                         r  r_led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.678    15.160    clk_IBUF_BUFG
    SLICE_X109Y82        FDRE                                         r  r_led_reg[7]/C
                         clock pessimism              0.394    15.554    
                         clock uncertainty           -0.035    15.519    
    SLICE_X109Y82        FDRE (Setup_fdre_C_D)        0.029    15.548    r_led_reg[7]
  -------------------------------------------------------------------
                         required time                         15.548    
                         arrival time                         -12.955    
  -------------------------------------------------------------------
                         slack                                  2.593    

Slack (MET) :             2.606ns  (required time - arrival time)
  Source:                 r_b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_led_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 2.812ns (38.191%)  route 4.551ns (61.809%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns = ( 15.163 - 10.000 ) 
    Source Clock Delay      (SCD):    5.622ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.860     5.622    clk_IBUF_BUFG
    SLICE_X113Y83        FDRE                                         r  r_b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y83        FDRE (Prop_fdre_C_Q)         0.456     6.078 r  r_b_reg[4]/Q
                         net (fo=36, routed)          1.299     7.377    r_b[4]
    SLICE_X112Y78        LUT5 (Prop_lut5_I2_O)        0.124     7.501 r  r_led[7]_i_49/O
                         net (fo=1, routed)           0.000     7.501    r_led[7]_i_49_n_0
    SLICE_X112Y78        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.034 r  r_led_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.034    r_led_reg[7]_i_36_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.151 r  r_led_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.151    r_led_reg[7]_i_38_n_0
    SLICE_X112Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.268 r  r_led_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.268    r_led_reg[7]_i_39_n_0
    SLICE_X112Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.385 r  r_led_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.385    r_led_reg[7]_i_41_n_0
    SLICE_X112Y82        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.700 f  r_led_reg[7]_i_42/O[3]
                         net (fo=1, routed)           0.623     9.323    shift_right_arithmetic5[25]
    SLICE_X113Y82        LUT4 (Prop_lut4_I1_O)        0.307     9.630 r  r_led[7]_i_43/O
                         net (fo=2, routed)           1.019    10.649    r_led[7]_i_43_n_0
    SLICE_X113Y81        LUT5 (Prop_lut5_I4_O)        0.152    10.801 r  r_led[7]_i_30/O
                         net (fo=5, routed)           0.672    11.473    r_led[7]_i_30_n_0
    SLICE_X106Y79        LUT3 (Prop_lut3_I2_O)        0.326    11.799 r  r_led[7]_i_21/O
                         net (fo=1, routed)           0.296    12.095    r_led[7]_i_21_n_0
    SLICE_X107Y79        LUT6 (Prop_lut6_I1_O)        0.124    12.219 r  r_led[7]_i_6/O
                         net (fo=5, routed)           0.643    12.861    r_led[7]_i_6_n_0
    SLICE_X110Y82        LUT6 (Prop_lut6_I5_O)        0.124    12.985 r  r_led[5]_i_1/O
                         net (fo=1, routed)           0.000    12.985    led[5]
    SLICE_X110Y82        FDRE                                         r  r_led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.681    15.163    clk_IBUF_BUFG
    SLICE_X110Y82        FDRE                                         r  r_led_reg[5]/C
                         clock pessimism              0.434    15.597    
                         clock uncertainty           -0.035    15.562    
    SLICE_X110Y82        FDRE (Setup_fdre_C_D)        0.029    15.591    r_led_reg[5]
  -------------------------------------------------------------------
                         required time                         15.591    
                         arrival time                         -12.985    
  -------------------------------------------------------------------
                         slack                                  2.606    

Slack (MET) :             2.648ns  (required time - arrival time)
  Source:                 r_b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_led_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.327ns  (logic 2.812ns (38.380%)  route 4.515ns (61.620%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns = ( 15.161 - 10.000 ) 
    Source Clock Delay      (SCD):    5.622ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.860     5.622    clk_IBUF_BUFG
    SLICE_X113Y83        FDRE                                         r  r_b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y83        FDRE (Prop_fdre_C_Q)         0.456     6.078 r  r_b_reg[4]/Q
                         net (fo=36, routed)          1.299     7.377    r_b[4]
    SLICE_X112Y78        LUT5 (Prop_lut5_I2_O)        0.124     7.501 r  r_led[7]_i_49/O
                         net (fo=1, routed)           0.000     7.501    r_led[7]_i_49_n_0
    SLICE_X112Y78        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.034 r  r_led_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.034    r_led_reg[7]_i_36_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.151 r  r_led_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.151    r_led_reg[7]_i_38_n_0
    SLICE_X112Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.268 r  r_led_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.268    r_led_reg[7]_i_39_n_0
    SLICE_X112Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.385 r  r_led_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.385    r_led_reg[7]_i_41_n_0
    SLICE_X112Y82        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.700 f  r_led_reg[7]_i_42/O[3]
                         net (fo=1, routed)           0.623     9.323    shift_right_arithmetic5[25]
    SLICE_X113Y82        LUT4 (Prop_lut4_I1_O)        0.307     9.630 r  r_led[7]_i_43/O
                         net (fo=2, routed)           1.019    10.649    r_led[7]_i_43_n_0
    SLICE_X113Y81        LUT5 (Prop_lut5_I4_O)        0.152    10.801 r  r_led[7]_i_30/O
                         net (fo=5, routed)           0.672    11.473    r_led[7]_i_30_n_0
    SLICE_X106Y79        LUT3 (Prop_lut3_I2_O)        0.326    11.799 r  r_led[7]_i_21/O
                         net (fo=1, routed)           0.296    12.095    r_led[7]_i_21_n_0
    SLICE_X107Y79        LUT6 (Prop_lut6_I1_O)        0.124    12.219 r  r_led[7]_i_6/O
                         net (fo=5, routed)           0.606    12.825    r_led[7]_i_6_n_0
    SLICE_X108Y83        LUT6 (Prop_lut6_I5_O)        0.124    12.949 r  r_led[6]_i_1/O
                         net (fo=1, routed)           0.000    12.949    led[6]
    SLICE_X108Y83        FDRE                                         r  r_led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.679    15.161    clk_IBUF_BUFG
    SLICE_X108Y83        FDRE                                         r  r_led_reg[6]/C
                         clock pessimism              0.394    15.555    
                         clock uncertainty           -0.035    15.520    
    SLICE_X108Y83        FDRE (Setup_fdre_C_D)        0.077    15.597    r_led_reg[6]
  -------------------------------------------------------------------
                         required time                         15.597    
                         arrival time                         -12.949    
  -------------------------------------------------------------------
                         slack                                  2.648    

Slack (MET) :             2.768ns  (required time - arrival time)
  Source:                 r_b_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.204ns  (logic 2.812ns (39.037%)  route 4.392ns (60.963%))
  Logic Levels:           11  (CARRY4=5 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.158ns = ( 15.158 - 10.000 ) 
    Source Clock Delay      (SCD):    5.622ns
    Clock Pessimism Removal (CPR):    0.394ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.860     5.622    clk_IBUF_BUFG
    SLICE_X113Y83        FDRE                                         r  r_b_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y83        FDRE (Prop_fdre_C_Q)         0.456     6.078 r  r_b_reg[4]/Q
                         net (fo=36, routed)          1.299     7.377    r_b[4]
    SLICE_X112Y78        LUT5 (Prop_lut5_I2_O)        0.124     7.501 r  r_led[7]_i_49/O
                         net (fo=1, routed)           0.000     7.501    r_led[7]_i_49_n_0
    SLICE_X112Y78        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.034 r  r_led_reg[7]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.034    r_led_reg[7]_i_36_n_0
    SLICE_X112Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.151 r  r_led_reg[7]_i_38/CO[3]
                         net (fo=1, routed)           0.000     8.151    r_led_reg[7]_i_38_n_0
    SLICE_X112Y80        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.268 r  r_led_reg[7]_i_39/CO[3]
                         net (fo=1, routed)           0.000     8.268    r_led_reg[7]_i_39_n_0
    SLICE_X112Y81        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.385 r  r_led_reg[7]_i_41/CO[3]
                         net (fo=1, routed)           0.000     8.385    r_led_reg[7]_i_41_n_0
    SLICE_X112Y82        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.700 f  r_led_reg[7]_i_42/O[3]
                         net (fo=1, routed)           0.623     9.323    shift_right_arithmetic5[25]
    SLICE_X113Y82        LUT4 (Prop_lut4_I1_O)        0.307     9.630 r  r_led[7]_i_43/O
                         net (fo=2, routed)           1.019    10.649    r_led[7]_i_43_n_0
    SLICE_X113Y81        LUT5 (Prop_lut5_I4_O)        0.152    10.801 r  r_led[7]_i_30/O
                         net (fo=5, routed)           0.672    11.473    r_led[7]_i_30_n_0
    SLICE_X106Y79        LUT3 (Prop_lut3_I2_O)        0.326    11.799 r  r_led[7]_i_21/O
                         net (fo=1, routed)           0.296    12.095    r_led[7]_i_21_n_0
    SLICE_X107Y79        LUT6 (Prop_lut6_I1_O)        0.124    12.219 r  r_led[7]_i_6/O
                         net (fo=5, routed)           0.483    12.702    r_led[7]_i_6_n_0
    SLICE_X108Y81        LUT6 (Prop_lut6_I4_O)        0.124    12.826 r  r_led[4]_i_1/O
                         net (fo=1, routed)           0.000    12.826    led[4]
    SLICE_X108Y81        FDRE                                         r  r_led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.676    15.158    clk_IBUF_BUFG
    SLICE_X108Y81        FDRE                                         r  r_led_reg[4]/C
                         clock pessimism              0.394    15.552    
                         clock uncertainty           -0.035    15.517    
    SLICE_X108Y81        FDRE (Setup_fdre_C_D)        0.077    15.594    r_led_reg[4]
  -------------------------------------------------------------------
                         required time                         15.594    
                         arrival time                         -12.826    
  -------------------------------------------------------------------
                         slack                                  2.768    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.382ns  (arrival time - required time)
  Source:                 r_a_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_led_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.186ns (34.788%)  route 0.349ns (65.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.633     1.580    clk_IBUF_BUFG
    SLICE_X110Y83        FDRE                                         r  r_a_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        FDRE (Prop_fdre_C_Q)         0.141     1.721 r  r_a_reg[6]/Q
                         net (fo=19, routed)          0.349     2.070    r_a[6]
    SLICE_X108Y83        LUT6 (Prop_lut6_I4_O)        0.045     2.115 r  r_led[6]_i_1/O
                         net (fo=1, routed)           0.000     2.115    led[6]
    SLICE_X108Y83        FDRE                                         r  r_led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.900     2.094    clk_IBUF_BUFG
    SLICE_X108Y83        FDRE                                         r  r_led_reg[6]/C
                         clock pessimism             -0.481     1.613    
    SLICE_X108Y83        FDRE (Hold_fdre_C_D)         0.120     1.733    r_led_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.733    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.382    

Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 r_a_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.573ns  (logic 0.186ns (32.455%)  route 0.387ns (67.545%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.633     1.580    clk_IBUF_BUFG
    SLICE_X110Y83        FDRE                                         r  r_a_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        FDRE (Prop_fdre_C_Q)         0.141     1.721 r  r_a_reg[4]/Q
                         net (fo=17, routed)          0.387     2.108    r_a[4]
    SLICE_X108Y81        LUT6 (Prop_lut6_I3_O)        0.045     2.153 r  r_led[4]_i_1/O
                         net (fo=1, routed)           0.000     2.153    led[4]
    SLICE_X108Y81        FDRE                                         r  r_led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.898     2.092    clk_IBUF_BUFG
    SLICE_X108Y81        FDRE                                         r  r_led_reg[4]/C
                         clock pessimism             -0.481     1.611    
    SLICE_X108Y81        FDRE (Hold_fdre_C_D)         0.120     1.731    r_led_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.731    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.446ns  (arrival time - required time)
  Source:                 r_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.186ns (33.862%)  route 0.363ns (66.138%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.631     1.578    clk_IBUF_BUFG
    SLICE_X110Y81        FDRE                                         r  r_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.141     1.719 r  r_a_reg[0]/Q
                         net (fo=19, routed)          0.363     2.082    r_a[0]
    SLICE_X110Y79        LUT6 (Prop_lut6_I1_O)        0.045     2.127 r  r_led[0]_i_1/O
                         net (fo=1, routed)           0.000     2.127    led[0]
    SLICE_X110Y79        FDRE                                         r  r_led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.899     2.093    clk_IBUF_BUFG
    SLICE_X110Y79        FDRE                                         r  r_led_reg[0]/C
                         clock pessimism             -0.503     1.590    
    SLICE_X110Y79        FDRE (Hold_fdre_C_D)         0.091     1.681    r_led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.484ns  (arrival time - required time)
  Source:                 r_a_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_led_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.588ns  (logic 0.186ns (31.648%)  route 0.402ns (68.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.633     1.580    clk_IBUF_BUFG
    SLICE_X110Y83        FDRE                                         r  r_a_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        FDRE (Prop_fdre_C_Q)         0.141     1.721 r  r_a_reg[5]/Q
                         net (fo=16, routed)          0.402     2.123    r_a[5]
    SLICE_X110Y82        LUT6 (Prop_lut6_I4_O)        0.045     2.168 r  r_led[5]_i_1/O
                         net (fo=1, routed)           0.000     2.168    led[5]
    SLICE_X110Y82        FDRE                                         r  r_led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.902     2.096    clk_IBUF_BUFG
    SLICE_X110Y82        FDRE                                         r  r_led_reg[5]/C
                         clock pessimism             -0.503     1.593    
    SLICE_X110Y82        FDRE (Hold_fdre_C_D)         0.091     1.684    r_led_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           2.168    
  -------------------------------------------------------------------
                         slack                                  0.484    

Slack (MET) :             0.491ns  (arrival time - required time)
  Source:                 r_instr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.231ns (35.979%)  route 0.411ns (64.021%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.091ns
    Source Clock Delay      (SCD):    1.579ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.632     1.579    clk_IBUF_BUFG
    SLICE_X111Y82        FDRE                                         r  r_instr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.141     1.720 r  r_instr_reg[3]/Q
                         net (fo=24, routed)          0.310     2.030    r_instr[3]
    SLICE_X107Y80        LUT6 (Prop_lut6_I3_O)        0.045     2.075 r  r_led[2]_i_5/O
                         net (fo=1, routed)           0.101     2.176    r_led[2]_i_5_n_0
    SLICE_X108Y80        LUT6 (Prop_lut6_I5_O)        0.045     2.221 r  r_led[2]_i_1/O
                         net (fo=1, routed)           0.000     2.221    led[2]
    SLICE_X108Y80        FDRE                                         r  r_led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.897     2.091    clk_IBUF_BUFG
    SLICE_X108Y80        FDRE                                         r  r_led_reg[2]/C
                         clock pessimism             -0.481     1.610    
    SLICE_X108Y80        FDRE (Hold_fdre_C_D)         0.120     1.730    r_led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.730    
                         arrival time                           2.221    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.510ns  (arrival time - required time)
  Source:                 r_a_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.186ns (29.364%)  route 0.447ns (70.637%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.093ns
    Source Clock Delay      (SCD):    1.580ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.633     1.580    clk_IBUF_BUFG
    SLICE_X110Y83        FDRE                                         r  r_a_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y83        FDRE (Prop_fdre_C_Q)         0.141     1.721 r  r_a_reg[7]/Q
                         net (fo=22, routed)          0.447     2.168    r_a[7]
    SLICE_X109Y82        LUT6 (Prop_lut6_I4_O)        0.045     2.213 r  r_led[7]_i_1/O
                         net (fo=1, routed)           0.000     2.213    led[7]
    SLICE_X109Y82        FDRE                                         r  r_led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.899     2.093    clk_IBUF_BUFG
    SLICE_X109Y82        FDRE                                         r  r_led_reg[7]/C
                         clock pessimism             -0.481     1.612    
    SLICE_X109Y82        FDRE (Hold_fdre_C_D)         0.091     1.703    r_led_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.510    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 r_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.660ns  (logic 0.231ns (34.977%)  route 0.429ns (65.023%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.631     1.578    clk_IBUF_BUFG
    SLICE_X111Y81        FDRE                                         r  r_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y81        FDRE (Prop_fdre_C_Q)         0.141     1.719 r  r_b_reg[1]/Q
                         net (fo=50, routed)          0.173     1.892    r_b[1]
    SLICE_X110Y81        LUT6 (Prop_lut6_I1_O)        0.045     1.937 r  r_led[3]_i_2/O
                         net (fo=1, routed)           0.256     2.193    r_led[3]_i_2_n_0
    SLICE_X110Y80        LUT6 (Prop_lut6_I0_O)        0.045     2.238 r  r_led[3]_i_1/O
                         net (fo=1, routed)           0.000     2.238    led[3]
    SLICE_X110Y80        FDRE                                         r  r_led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.900     2.094    clk_IBUF_BUFG
    SLICE_X110Y80        FDRE                                         r  r_led_reg[3]/C
                         clock pessimism             -0.503     1.591    
    SLICE_X110Y80        FDRE (Hold_fdre_C_D)         0.091     1.682    r_led_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.682    
                         arrival time                           2.238    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.603ns  (arrival time - required time)
  Source:                 r_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            r_led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.724ns  (logic 0.231ns (31.927%)  route 0.493ns (68.073%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.578ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.631     1.578    clk_IBUF_BUFG
    SLICE_X110Y81        FDRE                                         r  r_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_fdre_C_Q)         0.141     1.719 r  r_a_reg[1]/Q
                         net (fo=19, routed)          0.292     2.011    r_a[1]
    SLICE_X107Y79        LUT6 (Prop_lut6_I1_O)        0.045     2.056 r  r_led[1]_i_3/O
                         net (fo=1, routed)           0.200     2.256    r_led[1]_i_3_n_0
    SLICE_X106Y78        LUT6 (Prop_lut6_I1_O)        0.045     2.301 r  r_led[1]_i_1/O
                         net (fo=1, routed)           0.000     2.301    led[1]
    SLICE_X106Y78        FDRE                                         r  r_led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.895     2.089    clk_IBUF_BUFG
    SLICE_X106Y78        FDRE                                         r  r_led_reg[1]/C
                         clock pessimism             -0.481     1.608    
    SLICE_X106Y78        FDRE (Hold_fdre_C_D)         0.091     1.699    r_led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.699    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.603    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y81  r_a_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y81  r_a_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X113Y82  r_a_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X109Y83  r_a_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y83  r_a_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y83  r_a_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y83  r_a_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X110Y83  r_a_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y81  r_b_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y81  r_a_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y81  r_a_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y81  r_a_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y81  r_a_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y82  r_a_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y82  r_a_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y83  r_a_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y83  r_a_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y83  r_a_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y83  r_a_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y81  r_a_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y81  r_a_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y81  r_a_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y81  r_a_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y82  r_a_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X113Y82  r_a_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y83  r_a_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X109Y83  r_a_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y83  r_a_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X110Y83  r_a_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.795ns  (logic 3.958ns (50.774%)  route 3.837ns (49.226%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.857     5.619    clk_IBUF_BUFG
    SLICE_X109Y82        FDRE                                         r  r_led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDRE (Prop_fdre_C_Q)         0.456     6.075 r  r_led_reg[7]/Q
                         net (fo=1, routed)           3.837     9.913    leds_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         3.502    13.415 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000    13.415    leds[7]
    U14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.139ns  (logic 4.055ns (56.798%)  route 3.084ns (43.202%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.855     5.617    clk_IBUF_BUFG
    SLICE_X108Y81        FDRE                                         r  r_led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y81        FDRE (Prop_fdre_C_Q)         0.518     6.135 r  r_led_reg[4]/Q
                         net (fo=1, routed)           3.084     9.220    leds_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         3.537    12.757 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.757    leds[4]
    V22                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.103ns  (logic 4.049ns (57.004%)  route 3.054ns (42.996%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.854     5.616    clk_IBUF_BUFG
    SLICE_X108Y80        FDRE                                         r  r_led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y80        FDRE (Prop_fdre_C_Q)         0.518     6.134 r  r_led_reg[2]/Q
                         net (fo=1, routed)           3.054     9.188    leds_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         3.531    12.720 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.720    leds[2]
    U22                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.943ns  (logic 4.030ns (58.045%)  route 2.913ns (41.955%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.858     5.620    clk_IBUF_BUFG
    SLICE_X108Y83        FDRE                                         r  r_led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y83        FDRE (Prop_fdre_C_Q)         0.518     6.138 r  r_led_reg[6]/Q
                         net (fo=1, routed)           2.913     9.052    leds_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         3.512    12.564 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.564    leds[6]
    U19                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.836ns  (logic 3.987ns (58.325%)  route 2.849ns (41.675%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.859     5.621    clk_IBUF_BUFG
    SLICE_X110Y82        FDRE                                         r  r_led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDRE (Prop_fdre_C_Q)         0.456     6.077 r  r_led_reg[5]/Q
                         net (fo=1, routed)           2.849     8.926    leds_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         3.531    12.457 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.457    leds[5]
    W22                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.706ns  (logic 3.970ns (59.195%)  route 2.736ns (40.805%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.852     5.614    clk_IBUF_BUFG
    SLICE_X106Y78        FDRE                                         r  r_led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y78        FDRE (Prop_fdre_C_Q)         0.456     6.070 r  r_led_reg[1]/Q
                         net (fo=1, routed)           2.736     8.807    leds_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         3.514    12.321 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.321    leds[1]
    T21                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.630ns  (logic 3.986ns (60.120%)  route 2.644ns (39.880%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.856     5.618    clk_IBUF_BUFG
    SLICE_X110Y80        FDRE                                         r  r_led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDRE (Prop_fdre_C_Q)         0.456     6.074 r  r_led_reg[3]/Q
                         net (fo=1, routed)           2.644     8.718    leds_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         3.530    12.248 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.248    leds[3]
    U21                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.622ns  (logic 3.978ns (60.076%)  route 2.644ns (39.924%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.855     5.617    clk_IBUF_BUFG
    SLICE_X110Y79        FDRE                                         r  r_led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_fdre_C_Q)         0.456     6.073 r  r_led_reg[0]/Q
                         net (fo=1, routed)           2.644     8.717    leds_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         3.522    12.240 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.240    leds[0]
    T22                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 r_led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.111ns  (logic 1.364ns (64.622%)  route 0.747ns (35.378%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.629     1.576    clk_IBUF_BUFG
    SLICE_X110Y79        FDRE                                         r  r_led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y79        FDRE (Prop_fdre_C_Q)         0.141     1.717 r  r_led_reg[0]/Q
                         net (fo=1, routed)           0.747     2.464    leds_OBUF[0]
    T22                  OBUF (Prop_obuf_I_O)         1.223     3.687 r  leds_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.687    leds[0]
    T22                                                               r  leds[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.119ns  (logic 1.372ns (64.746%)  route 0.747ns (35.254%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.630     1.577    clk_IBUF_BUFG
    SLICE_X110Y80        FDRE                                         r  r_led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDRE (Prop_fdre_C_Q)         0.141     1.718 r  r_led_reg[3]/Q
                         net (fo=1, routed)           0.747     2.465    leds_OBUF[3]
    U21                  OBUF (Prop_obuf_I_O)         1.231     3.696 r  leds_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.696    leds[3]
    U21                                                               r  leds[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.145ns  (logic 1.356ns (63.198%)  route 0.789ns (36.802%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.627     1.574    clk_IBUF_BUFG
    SLICE_X106Y78        FDRE                                         r  r_led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y78        FDRE (Prop_fdre_C_Q)         0.141     1.715 r  r_led_reg[1]/Q
                         net (fo=1, routed)           0.789     2.504    leds_OBUF[1]
    T21                  OBUF (Prop_obuf_I_O)         1.215     3.719 r  leds_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.719    leds[1]
    T21                                                               r  leds[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_led_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.206ns  (logic 1.373ns (62.243%)  route 0.833ns (37.757%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.632     1.579    clk_IBUF_BUFG
    SLICE_X110Y82        FDRE                                         r  r_led_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDRE (Prop_fdre_C_Q)         0.141     1.720 r  r_led_reg[5]/Q
                         net (fo=1, routed)           0.833     2.553    leds_OBUF[5]
    W22                  OBUF (Prop_obuf_I_O)         1.232     3.785 r  leds_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.785    leds[5]
    W22                                                               r  leds[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_led_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.248ns  (logic 1.377ns (61.258%)  route 0.871ns (38.742%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.632     1.579    clk_IBUF_BUFG
    SLICE_X108Y83        FDRE                                         r  r_led_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y83        FDRE (Prop_fdre_C_Q)         0.164     1.743 r  r_led_reg[6]/Q
                         net (fo=1, routed)           0.871     2.614    leds_OBUF[6]
    U19                  OBUF (Prop_obuf_I_O)         1.213     3.827 r  leds_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.827    leds[6]
    U19                                                               r  leds[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.321ns  (logic 1.396ns (60.145%)  route 0.925ns (39.855%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.629     1.576    clk_IBUF_BUFG
    SLICE_X108Y80        FDRE                                         r  r_led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y80        FDRE (Prop_fdre_C_Q)         0.164     1.740 r  r_led_reg[2]/Q
                         net (fo=1, routed)           0.925     2.665    leds_OBUF[2]
    U22                  OBUF (Prop_obuf_I_O)         1.232     3.897 r  leds_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.897    leds[2]
    U22                                                               r  leds[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_led_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.333ns  (logic 1.402ns (60.082%)  route 0.931ns (39.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.630     1.577    clk_IBUF_BUFG
    SLICE_X108Y81        FDRE                                         r  r_led_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y81        FDRE (Prop_fdre_C_Q)         0.164     1.741 r  r_led_reg[4]/Q
                         net (fo=1, routed)           0.931     2.672    leds_OBUF[4]
    V22                  OBUF (Prop_obuf_I_O)         1.238     3.910 r  leds_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.910    leds[4]
    V22                                                               r  leds[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 r_led_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.556ns  (logic 1.344ns (52.579%)  route 1.212ns (47.421%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.631     1.578    clk_IBUF_BUFG
    SLICE_X109Y82        FDRE                                         r  r_led_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDRE (Prop_fdre_C_Q)         0.141     1.719 r  r_led_reg[7]/Q
                         net (fo=1, routed)           1.212     2.931    leds_OBUF[7]
    U14                  OBUF (Prop_obuf_I_O)         1.203     4.134 r  leds_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.134    leds[7]
    U14                                                               r  leds[7] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buttons[1]
                            (input port)
  Destination:            r_led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.985ns  (logic 2.512ns (27.962%)  route 6.473ns (72.038%))
  Logic Levels:           6  (IBUF=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        5.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.156ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  buttons[1] (IN)
                         net (fo=0)                   0.000     0.000    buttons[1]
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  buttons_IBUF[1]_inst/O
                         net (fo=17, routed)          3.342     4.801    buttons_IBUF[1]
    SLICE_X111Y82        LUT4 (Prop_lut4_I2_O)        0.152     4.953 r  r_led[7]_i_23/O
                         net (fo=2, routed)           0.458     5.411    r_led[7]_i_23_n_0
    SLICE_X111Y82        LUT5 (Prop_lut5_I3_O)        0.321     5.732 r  r_led[7]_i_9/O
                         net (fo=8, routed)           1.288     7.019    r_led[7]_i_9_n_0
    SLICE_X109Y79        LUT4 (Prop_lut4_I1_O)        0.332     7.351 r  r_led[1]_i_8/O
                         net (fo=1, routed)           0.801     8.152    r_led[1]_i_8_n_0
    SLICE_X107Y79        LUT6 (Prop_lut6_I0_O)        0.124     8.276 r  r_led[1]_i_3/O
                         net (fo=1, routed)           0.585     8.861    r_led[1]_i_3_n_0
    SLICE_X106Y78        LUT6 (Prop_lut6_I1_O)        0.124     8.985 r  r_led[1]_i_1/O
                         net (fo=1, routed)           0.000     8.985    led[1]
    SLICE_X106Y78        FDRE                                         r  r_led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.674     5.156    clk_IBUF_BUFG
    SLICE_X106Y78        FDRE                                         r  r_led_reg[1]/C

Slack:                    inf
  Source:                 buttons[2]
                            (input port)
  Destination:            r_led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.733ns  (logic 2.550ns (29.194%)  route 6.183ns (70.806%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        5.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.157ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  buttons[2] (IN)
                         net (fo=0)                   0.000     0.000    buttons[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  buttons_IBUF[2]_inst/O
                         net (fo=14, routed)          3.295     4.764    buttons_IBUF[2]
    SLICE_X107Y80        LUT5 (Prop_lut5_I3_O)        0.152     4.916 r  r_led[6]_i_15/O
                         net (fo=9, routed)           0.994     5.910    r_led[6]_i_15_n_0
    SLICE_X110Y81        LUT2 (Prop_lut2_I0_O)        0.354     6.264 r  r_led[3]_i_9/O
                         net (fo=4, routed)           0.492     6.757    r_led[3]_i_9_n_0
    SLICE_X106Y82        LUT6 (Prop_lut6_I3_O)        0.326     7.083 r  r_led[2]_i_11/O
                         net (fo=1, routed)           0.433     7.516    r_led[2]_i_11_n_0
    SLICE_X106Y82        LUT6 (Prop_lut6_I5_O)        0.124     7.640 r  r_led[2]_i_3/O
                         net (fo=1, routed)           0.969     8.609    r_led[2]_i_3_n_0
    SLICE_X108Y80        LUT6 (Prop_lut6_I1_O)        0.124     8.733 r  r_led[2]_i_1/O
                         net (fo=1, routed)           0.000     8.733    led[2]
    SLICE_X108Y80        FDRE                                         r  r_led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.675     5.157    clk_IBUF_BUFG
    SLICE_X108Y80        FDRE                                         r  r_led_reg[2]/C

Slack:                    inf
  Source:                 buttons[1]
                            (input port)
  Destination:            r_led_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.549ns  (logic 2.388ns (27.938%)  route 6.161ns (72.062%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.160ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  buttons[1] (IN)
                         net (fo=0)                   0.000     0.000    buttons[1]
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  buttons_IBUF[1]_inst/O
                         net (fo=17, routed)          3.342     4.801    buttons_IBUF[1]
    SLICE_X111Y82        LUT4 (Prop_lut4_I2_O)        0.152     4.953 r  r_led[7]_i_23/O
                         net (fo=2, routed)           0.458     5.411    r_led[7]_i_23_n_0
    SLICE_X111Y82        LUT5 (Prop_lut5_I3_O)        0.321     5.732 r  r_led[7]_i_9/O
                         net (fo=8, routed)           1.589     7.320    r_led[7]_i_9_n_0
    SLICE_X109Y82        LUT6 (Prop_lut6_I5_O)        0.332     7.652 r  r_led[7]_i_2/O
                         net (fo=1, routed)           0.773     8.425    r_led[7]_i_2_n_0
    SLICE_X109Y82        LUT6 (Prop_lut6_I0_O)        0.124     8.549 r  r_led[7]_i_1/O
                         net (fo=1, routed)           0.000     8.549    led[7]
    SLICE_X109Y82        FDRE                                         r  r_led_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.678     5.160    clk_IBUF_BUFG
    SLICE_X109Y82        FDRE                                         r  r_led_reg[7]/C

Slack:                    inf
  Source:                 buttons[2]
                            (input port)
  Destination:            r_led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.536ns  (logic 2.550ns (29.868%)  route 5.986ns (70.132%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        5.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.160ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  buttons[2] (IN)
                         net (fo=0)                   0.000     0.000    buttons[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  buttons_IBUF[2]_inst/O
                         net (fo=14, routed)          3.295     4.764    buttons_IBUF[2]
    SLICE_X107Y80        LUT5 (Prop_lut5_I3_O)        0.152     4.916 r  r_led[6]_i_15/O
                         net (fo=9, routed)           0.994     5.910    r_led[6]_i_15_n_0
    SLICE_X110Y81        LUT2 (Prop_lut2_I0_O)        0.354     6.264 r  r_led[3]_i_9/O
                         net (fo=4, routed)           0.511     6.775    r_led[3]_i_9_n_0
    SLICE_X106Y81        LUT6 (Prop_lut6_I0_O)        0.326     7.101 r  r_led[0]_i_13/O
                         net (fo=1, routed)           0.765     7.866    r_led[0]_i_13_n_0
    SLICE_X108Y79        LUT6 (Prop_lut6_I4_O)        0.124     7.990 r  r_led[0]_i_5/O
                         net (fo=1, routed)           0.422     8.412    r_led[0]_i_5_n_0
    SLICE_X110Y79        LUT6 (Prop_lut6_I5_O)        0.124     8.536 r  r_led[0]_i_1/O
                         net (fo=1, routed)           0.000     8.536    led[0]
    SLICE_X110Y79        FDRE                                         r  r_led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.678     5.160    clk_IBUF_BUFG
    SLICE_X110Y79        FDRE                                         r  r_led_reg[0]/C

Slack:                    inf
  Source:                 buttons[1]
                            (input port)
  Destination:            r_led_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.498ns  (logic 2.388ns (28.104%)  route 6.110ns (71.896%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.158ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  buttons[1] (IN)
                         net (fo=0)                   0.000     0.000    buttons[1]
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  buttons_IBUF[1]_inst/O
                         net (fo=17, routed)          3.342     4.801    buttons_IBUF[1]
    SLICE_X111Y82        LUT4 (Prop_lut4_I2_O)        0.152     4.953 r  r_led[7]_i_23/O
                         net (fo=2, routed)           0.458     5.411    r_led[7]_i_23_n_0
    SLICE_X111Y82        LUT5 (Prop_lut5_I3_O)        0.321     5.732 r  r_led[7]_i_9/O
                         net (fo=8, routed)           1.631     7.362    r_led[7]_i_9_n_0
    SLICE_X108Y81        LUT6 (Prop_lut6_I5_O)        0.332     7.694 r  r_led[4]_i_5/O
                         net (fo=1, routed)           0.680     8.374    r_led[4]_i_5_n_0
    SLICE_X108Y81        LUT6 (Prop_lut6_I5_O)        0.124     8.498 r  r_led[4]_i_1/O
                         net (fo=1, routed)           0.000     8.498    led[4]
    SLICE_X108Y81        FDRE                                         r  r_led_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.676     5.158    clk_IBUF_BUFG
    SLICE_X108Y81        FDRE                                         r  r_led_reg[4]/C

Slack:                    inf
  Source:                 buttons[1]
                            (input port)
  Destination:            r_led_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.245ns  (logic 2.388ns (28.970%)  route 5.856ns (71.030%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  buttons[1] (IN)
                         net (fo=0)                   0.000     0.000    buttons[1]
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  buttons_IBUF[1]_inst/O
                         net (fo=17, routed)          3.342     4.801    buttons_IBUF[1]
    SLICE_X111Y82        LUT4 (Prop_lut4_I2_O)        0.152     4.953 r  r_led[7]_i_23/O
                         net (fo=2, routed)           0.458     5.411    r_led[7]_i_23_n_0
    SLICE_X111Y82        LUT5 (Prop_lut5_I3_O)        0.321     5.732 r  r_led[7]_i_9/O
                         net (fo=8, routed)           1.605     7.337    r_led[7]_i_9_n_0
    SLICE_X108Y83        LUT6 (Prop_lut6_I0_O)        0.332     7.669 r  r_led[6]_i_2/O
                         net (fo=1, routed)           0.452     8.121    r_led[6]_i_2_n_0
    SLICE_X108Y83        LUT6 (Prop_lut6_I0_O)        0.124     8.245 r  r_led[6]_i_1/O
                         net (fo=1, routed)           0.000     8.245    led[6]
    SLICE_X108Y83        FDRE                                         r  r_led_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.679     5.161    clk_IBUF_BUFG
    SLICE_X108Y83        FDRE                                         r  r_led_reg[6]/C

Slack:                    inf
  Source:                 buttons[2]
                            (input port)
  Destination:            r_led_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.081ns  (logic 2.426ns (30.015%)  route 5.656ns (69.985%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.160ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.160ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  buttons[2] (IN)
                         net (fo=0)                   0.000     0.000    buttons[2]
    T18                  IBUF (Prop_ibuf_I_O)         1.470     1.470 f  buttons_IBUF[2]_inst/O
                         net (fo=14, routed)          3.295     4.764    buttons_IBUF[2]
    SLICE_X107Y80        LUT5 (Prop_lut5_I3_O)        0.152     4.916 r  r_led[6]_i_15/O
                         net (fo=9, routed)           0.994     5.910    r_led[6]_i_15_n_0
    SLICE_X110Y81        LUT2 (Prop_lut2_I0_O)        0.354     6.264 r  r_led[3]_i_9/O
                         net (fo=4, routed)           0.335     6.599    r_led[3]_i_9_n_0
    SLICE_X110Y82        LUT6 (Prop_lut6_I3_O)        0.326     6.925 r  r_led[3]_i_4/O
                         net (fo=1, routed)           1.032     7.957    r_led[3]_i_4_n_0
    SLICE_X110Y80        LUT6 (Prop_lut6_I2_O)        0.124     8.081 r  r_led[3]_i_1/O
                         net (fo=1, routed)           0.000     8.081    led[3]
    SLICE_X110Y80        FDRE                                         r  r_led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.678     5.160    clk_IBUF_BUFG
    SLICE_X110Y80        FDRE                                         r  r_led_reg[3]/C

Slack:                    inf
  Source:                 buttons[1]
                            (input port)
  Destination:            r_led_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.031ns  (logic 2.309ns (28.755%)  route 5.722ns (71.245%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        5.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.163ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  buttons[1] (IN)
                         net (fo=0)                   0.000     0.000    buttons[1]
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  buttons_IBUF[1]_inst/O
                         net (fo=17, routed)          3.342     4.801    buttons_IBUF[1]
    SLICE_X111Y82        LUT4 (Prop_lut4_I2_O)        0.152     4.953 r  r_led[7]_i_23/O
                         net (fo=2, routed)           0.458     5.411    r_led[7]_i_23_n_0
    SLICE_X111Y82        LUT5 (Prop_lut5_I4_O)        0.326     5.737 r  r_led[7]_i_8/O
                         net (fo=8, routed)           0.443     6.180    r_led[7]_i_8_n_0
    SLICE_X110Y82        LUT6 (Prop_lut6_I1_O)        0.124     6.304 r  r_led[5]_i_6/O
                         net (fo=1, routed)           0.579     6.883    r_led[5]_i_6_n_0
    SLICE_X110Y83        LUT6 (Prop_lut6_I2_O)        0.124     7.007 r  r_led[5]_i_2/O
                         net (fo=1, routed)           0.901     7.907    r_led[5]_i_2_n_0
    SLICE_X110Y82        LUT6 (Prop_lut6_I0_O)        0.124     8.031 r  r_led[5]_i_1/O
                         net (fo=1, routed)           0.000     8.031    led[5]
    SLICE_X110Y82        FDRE                                         r  r_led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.681     5.163    clk_IBUF_BUFG
    SLICE_X110Y82        FDRE                                         r  r_led_reg[5]/C

Slack:                    inf
  Source:                 buttons[1]
                            (input port)
  Destination:            r_b_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.854ns  (logic 1.611ns (33.197%)  route 3.243ns (66.803%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  buttons[1] (IN)
                         net (fo=0)                   0.000     0.000    buttons[1]
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  buttons_IBUF[1]_inst/O
                         net (fo=17, routed)          2.560     4.019    buttons_IBUF[1]
    SLICE_X113Y82        LUT2 (Prop_lut2_I0_O)        0.152     4.171 r  r_b[7]_i_1/O
                         net (fo=8, routed)           0.683     4.854    r_b[7]_i_1_n_0
    SLICE_X111Y81        FDRE                                         r  r_b_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.679     5.161    clk_IBUF_BUFG
    SLICE_X111Y81        FDRE                                         r  r_b_reg[0]/C

Slack:                    inf
  Source:                 buttons[1]
                            (input port)
  Destination:            r_b_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.854ns  (logic 1.611ns (33.197%)  route 3.243ns (66.803%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.161ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  buttons[1] (IN)
                         net (fo=0)                   0.000     0.000    buttons[1]
    R18                  IBUF (Prop_ibuf_I_O)         1.459     1.459 r  buttons_IBUF[1]_inst/O
                         net (fo=17, routed)          2.560     4.019    buttons_IBUF[1]
    SLICE_X113Y82        LUT2 (Prop_lut2_I0_O)        0.152     4.171 r  r_b[7]_i_1/O
                         net (fo=8, routed)           0.683     4.854    r_b[7]_i_1_n_0
    SLICE_X111Y81        FDRE                                         r  r_b_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420     1.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.679     5.161    clk_IBUF_BUFG
    SLICE_X111Y81        FDRE                                         r  r_b_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 switches[7]
                            (input port)
  Destination:            r_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.627ns  (logic 0.239ns (38.108%)  route 0.388ns (61.892%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  switches[7] (IN)
                         net (fo=0)                   0.000     0.000    switches[7]
    M15                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  switches_IBUF[7]_inst/O
                         net (fo=2, routed)           0.388     0.627    switches_IBUF[7]
    SLICE_X113Y83        FDRE                                         r  r_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.903     2.097    clk_IBUF_BUFG
    SLICE_X113Y83        FDRE                                         r  r_b_reg[7]/C

Slack:                    inf
  Source:                 switches[5]
                            (input port)
  Destination:            r_b_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.217ns (27.668%)  route 0.569ns (72.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  switches[5] (IN)
                         net (fo=0)                   0.000     0.000    switches[5]
    H18                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  switches_IBUF[5]_inst/O
                         net (fo=2, routed)           0.569     0.786    switches_IBUF[5]
    SLICE_X113Y83        FDRE                                         r  r_b_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.903     2.097    clk_IBUF_BUFG
    SLICE_X113Y83        FDRE                                         r  r_b_reg[5]/C

Slack:                    inf
  Source:                 switches[7]
                            (input port)
  Destination:            r_a_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.801ns  (logic 0.239ns (29.804%)  route 0.563ns (70.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  switches[7] (IN)
                         net (fo=0)                   0.000     0.000    switches[7]
    M15                  IBUF (Prop_ibuf_I_O)         0.239     0.239 r  switches_IBUF[7]_inst/O
                         net (fo=2, routed)           0.563     0.801    switches_IBUF[7]
    SLICE_X110Y83        FDRE                                         r  r_a_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.903     2.097    clk_IBUF_BUFG
    SLICE_X110Y83        FDRE                                         r  r_a_reg[7]/C

Slack:                    inf
  Source:                 switches[5]
                            (input port)
  Destination:            r_a_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.840ns  (logic 0.217ns (25.887%)  route 0.623ns (74.113%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H18                                               0.000     0.000 r  switches[5] (IN)
                         net (fo=0)                   0.000     0.000    switches[5]
    H18                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  switches_IBUF[5]_inst/O
                         net (fo=2, routed)           0.623     0.840    switches_IBUF[5]
    SLICE_X110Y83        FDRE                                         r  r_a_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.903     2.097    clk_IBUF_BUFG
    SLICE_X110Y83        FDRE                                         r  r_a_reg[5]/C

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            r_a_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.880ns  (logic 0.224ns (25.452%)  route 0.656ns (74.548%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    H22                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  switches_IBUF[2]_inst/O
                         net (fo=3, routed)           0.656     0.880    switches_IBUF[2]
    SLICE_X113Y82        FDRE                                         r  r_a_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.902     2.096    clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  r_a_reg[2]/C

Slack:                    inf
  Source:                 switches[2]
                            (input port)
  Destination:            r_instr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.883ns  (logic 0.224ns (25.372%)  route 0.659ns (74.628%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H22                                               0.000     0.000 r  switches[2] (IN)
                         net (fo=0)                   0.000     0.000    switches[2]
    H22                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  switches_IBUF[2]_inst/O
                         net (fo=3, routed)           0.659     0.883    switches_IBUF[2]
    SLICE_X111Y82        FDRE                                         r  r_instr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.902     2.096    clk_IBUF_BUFG
    SLICE_X111Y82        FDRE                                         r  r_instr_reg[2]/C

Slack:                    inf
  Source:                 switches[1]
                            (input port)
  Destination:            r_instr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.894ns  (logic 0.237ns (26.545%)  route 0.657ns (73.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G22                                               0.000     0.000 r  switches[1] (IN)
                         net (fo=0)                   0.000     0.000    switches[1]
    G22                  IBUF (Prop_ibuf_I_O)         0.237     0.237 r  switches_IBUF[1]_inst/O
                         net (fo=3, routed)           0.657     0.894    switches_IBUF[1]
    SLICE_X111Y82        FDRE                                         r  r_instr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.902     2.096    clk_IBUF_BUFG
    SLICE_X111Y82        FDRE                                         r  r_instr_reg[1]/C

Slack:                    inf
  Source:                 switches[0]
                            (input port)
  Destination:            r_a_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.255ns (27.430%)  route 0.673ns (72.570%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.095ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.095ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F22                                               0.000     0.000 r  switches[0] (IN)
                         net (fo=0)                   0.000     0.000    switches[0]
    F22                  IBUF (Prop_ibuf_I_O)         0.255     0.255 r  switches_IBUF[0]_inst/O
                         net (fo=3, routed)           0.673     0.928    switches_IBUF[0]
    SLICE_X110Y81        FDRE                                         r  r_a_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.901     2.095    clk_IBUF_BUFG
    SLICE_X110Y81        FDRE                                         r  r_a_reg[0]/C

Slack:                    inf
  Source:                 switches[4]
                            (input port)
  Destination:            r_a_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.929ns  (logic 0.202ns (21.747%)  route 0.727ns (78.253%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.097ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H19                                               0.000     0.000 r  switches[4] (IN)
                         net (fo=0)                   0.000     0.000    switches[4]
    H19                  IBUF (Prop_ibuf_I_O)         0.202     0.202 r  switches_IBUF[4]_inst/O
                         net (fo=2, routed)           0.727     0.929    switches_IBUF[4]
    SLICE_X110Y83        FDRE                                         r  r_a_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.903     2.097    clk_IBUF_BUFG
    SLICE_X110Y83        FDRE                                         r  r_a_reg[4]/C

Slack:                    inf
  Source:                 switches[3]
                            (input port)
  Destination:            r_a_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.942ns  (logic 0.272ns (28.849%)  route 0.670ns (71.151%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.094ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F21                                               0.000     0.000 r  switches[3] (IN)
                         net (fo=0)                   0.000     0.000    switches[3]
    F21                  IBUF (Prop_ibuf_I_O)         0.272     0.272 r  switches_IBUF[3]_inst/O
                         net (fo=3, routed)           0.670     0.942    switches_IBUF[3]
    SLICE_X109Y83        FDRE                                         r  r_a_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.900     2.094    clk_IBUF_BUFG
    SLICE_X109Y83        FDRE                                         r  r_a_reg[3]/C





