$date
	Fri Mar 15 15:58:58 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var reg 16 ! D [15:0] $end
$upscope $end
$scope module tb $end
$var wire 4 " Q [3:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx "
b0 !
$end
#20000
b0 "
b1 !
#40000
b1 "
b10 !
#60000
b1 "
b11 !
#80000
b10 "
b100 !
#100000
b10 "
b101 !
#120000
b10 "
b110 !
#140000
b10 "
b111 !
#160000
b11 "
b1000 !
#180000
b11 "
b1001 !
#200000
b11 "
b1010 !
#220000
b11 "
b1011 !
#240000
b11 "
b1100 !
#260000
b11 "
b1101 !
#280000
b11 "
b1110 !
#300000
b11 "
b1111 !
#320000
b100 "
b10000 !
#340000
b100 "
b10001 !
#360000
b100 "
b10010 !
#380000
b100 "
b10011 !
#400000
b100 "
b10100 !
#420000
