/*
 * Copyright (c) 2025 Microchip Technology Inc.
 *
 * SPDX-License-Identifier: Apache-2.0
 */

#define DT_DRV_COMPAT microchip_sercom_g1_i2c

#include <soc.h>
#include <zephyr/irq.h>
#include <zephyr/logging/log.h>
#include <zephyr/drivers/i2c.h>
#include <zephyr/drivers/dma.h>
#include <zephyr/drivers/gpio.h>
#include <mchp_dt_helper.h>
#include <zephyr/drivers/pinctrl.h>
#include <zephyr/drivers/clock_control/mchp_clock_control.h>

#if defined(CONFIG_I2C_MCHP_SERCOM_G1_BUS_RECOVERY)
#include "i2c_bitbang.h"
#endif

LOG_MODULE_REGISTER(i2c_mchp_sercom_g1, CONFIG_I2C_LOG_LEVEL);

#include "i2c-priv.h"

#define I2C_MCHP_SUCCESS                    0
#define I2C_MCHP_MESSAGE_DIR_READ_MASK      1
#define I2C_MCHP_SPEED_FAST                 400000
#define I2C_MCHP_SPEED_FAST_PLUS            1000000
#define I2C_MCHP_SPEED_HIGH_SPEED           3400000
#define I2C_BAUD_LOW_HIGH_MAX               382U
#define I2C_MCHP_START_CONDITION_SETUP_TIME (100.0f / 1000000000.0f)
#define I2C_INVALID_ADDR                    0x00
#define I2C_MESSAGE_DIR_READ                1U
#ifdef CONFIG_I2C_MCHP_TRANSFER_TIMEOUT
#define I2C_TRANSFER_TIMEOUT_MSEC K_MSEC(CONFIG_I2C_MCHP_TRANSFER_TIMEOUT)
#else
#define I2C_TRANSFER_TIMEOUT_MSEC K_FOREVER
#endif /*CONFIG_I2C_MCHP_TRANSFER_TIMEOUT*/
#define I2C_MCHP_TARGET_ACK_STATUS_RECEIVED_ACK  0
#define I2C_MCHP_TARGET_ACK_STATUS_RECEIVED_NACK 1

/* Timeout values for WAIT_FOR macro*/
#define TIMEOUT_VALUE_US 1000
#define DELAY_US         2

enum i2c_mchp_target_cmd {
	I2C_MCHP_TARGET_COMMAND_SEND_ACK = 0,
	I2C_MCHP_TARGET_COMMAND_SEND_NACK,
	I2C_MCHP_TARGET_COMMAND_RECEIVE_ACK_NAK,
	I2C_MCHP_TARGET_COMMAND_WAIT_FOR_START
};

#if defined(CONFIG_I2C_MCHP_DMA_DRIVEN) && defined(CONFIG_I2C_TARGET) && \
	defined(CONFIG_I2C_TARGET_BUFFER_MODE)
enum mchp_sercom_g1_dma_dir {
	MCHP_SERCOM_G1_DMA_DIR_RX = 0,
	MCHP_SERCOM_G1_DMA_DIR_TX,
};

struct i2c_mchp_dma_counter {
	uint32_t bytes;
	uint32_t sequence;
	bool valid;
};
#endif /* CONFIG_I2C_MCHP_DMA_DRIVEN && CONFIG_I2C_TARGET && CONFIG_I2C_TARGET_BUFFER_MODE */

struct i2c_mchp_clock {
	const struct device *clock_dev;
	clock_control_subsys_t mclk_sys;
	clock_control_subsys_t gclk_sys;
};

#ifdef CONFIG_I2C_MCHP_DMA_DRIVEN
struct i2c_mchp_dma {
	const struct device *dma_dev;
	uint8_t tx_dma_request;
	uint8_t tx_dma_channel;
	uint8_t rx_dma_request;
	uint8_t rx_dma_channel;
};
#endif /*CONFIG_I2C_MCHP_DMA_DRIVEN*/

struct i2c_mchp_dev_config {
	sercom_registers_t *regs;
#if defined(CONFIG_I2C_MCHP_SERCOM_G1_BUS_RECOVERY)
	struct gpio_dt_spec scl;
	struct gpio_dt_spec sda;
#endif
	struct i2c_mchp_clock i2c_clock;
	const struct pinctrl_dev_config *pcfg;
	uint32_t bitrate;
	void (*irq_config_func)(const struct device *dev);
#ifdef CONFIG_I2C_MCHP_DMA_DRIVEN
	struct i2c_mchp_dma i2c_dma;
#endif /*CONFIG_I2C_MCHP_DMA_DRIVEN*/
	uint8_t run_in_standby;
};

struct i2c_mchp_msg {
	uint8_t *buffer;
	uint32_t size;
	uint16_t status;
};

struct i2c_mchp_dev_data {
	const struct device *dev;
	struct k_mutex i2c_bus_mutex;
	struct k_sem i2c_sync_sem;
	struct i2c_mchp_msg current_msg;
	struct i2c_msg *msgs_array;
	uint8_t num_msgs;
	bool target_mode;
	uint32_t dev_config;
	uint32_t target_addr;
	uint8_t msg_index;
#ifdef CONFIG_I2C_CALLBACK
	i2c_callback_t i2c_async_callback;
	void *user_data;
	/* Flag to prevent double callback invocation during error handling */
	bool error_callback_pending;
#endif /*CONFIG_I2C_CALLBACK*/
#ifdef CONFIG_I2C_TARGET
	/* Registered target configs (hardware supports up to two addresses). */
	struct i2c_target_config *target_cfgs[2];
	uint8_t target_cfg_count;

	/* Pointer to the config currently being served on the bus. */
	struct i2c_target_config *active_target_cfg;

	/* Data buffer for RX/TX operations in target mode. */
	uint8_t rx_tx_data;

	/* First byte read after an address match. */
	bool firstReadAfterAddrMatch;
#endif /*CONFIG_I2C_TARGET*/
#ifdef CONFIG_I2C_MCHP_DMA_DRIVEN
	const struct i2c_mchp_dev_config *cfg;
	/* Flag indicating controller DMA transfer is active */
	bool ctrl_dma_active;
#endif /*CONFIG_I2C_MCHP_DMA_DRIVEN*/

#ifdef CONFIG_I2C_TARGET_BUFFER_MODE
	uint8_t rx_buf_internal[CONFIG_I2C_MCHP_TARGET_BUFF_SIZE];
	uint32_t rx_len;
	uint8_t *tx_buf_ptr;
	uint32_t tx_pos;
	uint32_t tx_len;

	/* Target DMA state tracking */
	bool tgt_tx_dma_active;
	bool tgt_tx_dma_delivered_all;
	bool tgt_tx_buf_active;
	uint8_t __aligned(4) tgt_rx_buf[CONFIG_I2C_MCHP_TARGET_BUFF_SIZE];
	uint32_t tgt_rx_block_size;
	bool tgt_rx_dma_active;
	bool tgt_drdy_masked;
	struct i2c_target_config *dma_rx_target_cfg;

#if defined(CONFIG_I2C_MCHP_DMA_DRIVEN)
	struct i2c_mchp_dma_counter tgt_rx_dma_result;
	struct i2c_mchp_dma_counter tgt_tx_dma_result;
	struct k_spinlock tgt_dma_result_lock;
#endif /* CONFIG_I2C_MCHP_DMA_DRIVEN */
#endif /*CONFIG_I2C_TARGET_BUFFER_MODE */
};

#ifdef CONFIG_I2C_MCHP_DMA_DRIVEN
static int i2c_dma_write_config(const struct device *dev);
static int i2c_dma_read_config(const struct device *dev);
#endif /*CONFIG_I2C_MCHP_DMA_DRIVEN*/

#if defined(CONFIG_I2C_MCHP_DMA_DRIVEN) && defined(CONFIG_I2C_TARGET) && \
	defined(CONFIG_I2C_TARGET_BUFFER_MODE)
static int i2c_target_dma_rx_start(const struct device *dev);
static int i2c_target_dma_tx_start(const struct device *dev, uint8_t *ptr, uint32_t len);
#endif /* CONFIG_I2C_MCHP_DMA_DRIVEN && CONFIG_I2C_TARGET && CONFIG_I2C_TARGET_BUFFER_MODE */

#ifdef CONFIG_I2C_MCHP_DMA_DRIVEN
static inline void *i2c_get_dma_source_addr(const struct device *dev);
static inline void *i2c_get_dma_dest_addr(const struct device *dev);
#endif /* CONFIG_I2C_MCHP_DMA_DRIVEN */

#ifdef CONFIG_I2C_TARGET
/* Forward declarations for multi-address target support */
static struct i2c_target_config *i2c_mchp_find_target_cfg(struct i2c_mchp_dev_data *data,
							  uint16_t addr);
static uint16_t i2c_mchp_get_matched_addr(const struct device *dev);
#endif /* CONFIG_I2C_TARGET */

static void i2c_swrst(const struct device *dev)
{
	sercom_registers_t *i2c_regs = ((const struct i2c_mchp_dev_config *)(dev)->config)->regs;

	i2c_regs->I2CM.SERCOM_CTRLA |= SERCOM_I2CM_CTRLA_SWRST(1);

	/* Wait for synchronization */
	if (WAIT_FOR(((i2c_regs->I2CM.SERCOM_SYNCBUSY & SERCOM_I2CM_SYNCBUSY_SWRST_Msk) == 0),
		     TIMEOUT_VALUE_US, k_busy_wait(DELAY_US)) == false) {
		LOG_ERR("Timeout waiting for I2C SYNCBUSY SWRST clear");
	}
}

static uint8_t i2c_byte_read(const struct device *dev)
{
	sercom_registers_t *i2c_regs = ((const struct i2c_mchp_dev_config *)(dev)->config)->regs;
	uint8_t value;

	if ((i2c_regs->I2CM.SERCOM_CTRLA & SERCOM_I2CM_CTRLA_MODE_I2C_MASTER) ==
	    SERCOM_I2CM_CTRLA_MODE_I2C_MASTER) {
		value = (uint8_t)i2c_regs->I2CM.SERCOM_DATA;
	} else {
		value = (uint8_t)i2c_regs->I2CS.SERCOM_DATA;
	}

	return value;
}

static void i2c_byte_write(const struct device *dev, uint8_t data)
{
	sercom_registers_t *i2c_regs = ((const struct i2c_mchp_dev_config *)(dev)->config)->regs;

	if ((i2c_regs->I2CM.SERCOM_CTRLA & SERCOM_I2CM_CTRLA_MODE_I2C_MASTER) ==
	    SERCOM_I2CM_CTRLA_MODE_I2C_MASTER) {
		i2c_regs->I2CM.SERCOM_DATA = data;

		/* Wait for synchronization */
		if (WAIT_FOR(((i2c_regs->I2CM.SERCOM_SYNCBUSY & SERCOM_I2CM_SYNCBUSY_SYSOP_Msk) ==
			      0),
			     TIMEOUT_VALUE_US, k_busy_wait(DELAY_US)) == false) {
			LOG_ERR("Timeout waiting for I2C SYNCBUSY SYSOP clear");
		}

	} else {
		i2c_regs->I2CS.SERCOM_DATA = data;
	}
}

static void i2c_controller_enable(const struct device *dev, bool enable)
{
	sercom_registers_t *i2c_regs = ((const struct i2c_mchp_dev_config *)(dev)->config)->regs;

	if (enable == true) {
		i2c_regs->I2CM.SERCOM_CTRLA |= SERCOM_I2CM_CTRLA_ENABLE(1);
	} else {
		i2c_regs->I2CM.SERCOM_CTRLA &= ~SERCOM_I2CM_CTRLA_ENABLE(1);
	}

	/* Wait for synchronization */
	if (WAIT_FOR(((i2c_regs->I2CM.SERCOM_SYNCBUSY & SERCOM_I2CM_SYNCBUSY_ENABLE_Msk) == 0),
		     TIMEOUT_VALUE_US, k_busy_wait(DELAY_US)) == false) {
		LOG_ERR("Timeout waiting for I2C SYNCBUSY ENABLE clear");
	}
}

static void i2c_controller_runstandby_enable(const struct device *dev)
{
	const struct i2c_mchp_dev_config *const i2c_cfg = dev->config;
	sercom_registers_t *i2c_regs = i2c_cfg->regs;
	uint32_t reg32_val = i2c_regs->I2CM.SERCOM_CTRLA;

	reg32_val &= ~SERCOM_I2CM_CTRLA_RUNSTDBY_Msk;
	reg32_val |= SERCOM_I2CM_CTRLA_RUNSTDBY(i2c_cfg->run_in_standby);
	i2c_regs->I2CM.SERCOM_CTRLA = reg32_val;
}

static inline void i2c_set_controller_auto_ack(const struct device *dev)
{
	sercom_registers_t *i2c_regs = ((const struct i2c_mchp_dev_config *)(dev)->config)->regs;

	i2c_regs->I2CM.SERCOM_CTRLB =
		((i2c_regs->I2CM.SERCOM_CTRLB & ~SERCOM_I2CM_CTRLB_ACKACT_Msk) |
		 SERCOM_I2CM_CTRLB_ACKACT(0));
}

static void i2c_set_controller_mode(const struct device *dev)
{
	sercom_registers_t *i2c_regs = ((const struct i2c_mchp_dev_config *)(dev)->config)->regs;

	/* Enable i2c device smart mode features */
	i2c_regs->I2CM.SERCOM_CTRLB = ((i2c_regs->I2CM.SERCOM_CTRLB & ~SERCOM_I2CM_CTRLB_SMEN_Msk) |
				       SERCOM_I2CM_CTRLB_SMEN(1));

	i2c_regs->I2CM.SERCOM_CTRLA =
		(i2c_regs->I2CM.SERCOM_CTRLA &
		 ~(SERCOM_I2CM_CTRLA_MODE_Msk | SERCOM_I2CM_CTRLA_INACTOUT_Msk |
		   SERCOM_I2CM_CTRLA_LOWTOUTEN_Msk)) |
		(SERCOM_I2CM_CTRLA_MODE(0x5) | SERCOM_I2CM_CTRLA_LOWTOUTEN(1) |
		 SERCOM_I2CM_CTRLA_INACTOUT(0x3));
}

static void i2c_controller_transfer_stop(const struct device *dev)
{
	sercom_registers_t *i2c_regs = ((const struct i2c_mchp_dev_config *)(dev)->config)->regs;

	i2c_regs->I2CM.SERCOM_CTRLB =
		(i2c_regs->I2CM.SERCOM_CTRLB &
		 ~(SERCOM_I2CM_CTRLB_ACKACT_Msk | SERCOM_I2CM_CTRLB_CMD_Msk)) |
		(SERCOM_I2CM_CTRLB_ACKACT(1) | SERCOM_I2CM_CTRLB_CMD(0x3));

	/* Wait for synchronization */
	if (WAIT_FOR(((i2c_regs->I2CM.SERCOM_SYNCBUSY & SERCOM_I2CM_SYNCBUSY_SYSOP_Msk) == 0),
		     TIMEOUT_VALUE_US, k_busy_wait(DELAY_US)) == false) {
		LOG_ERR("Timeout waiting for I2C SYNCBUSY SYSOP clear");
	}
}

static void i2c_set_controller_bus_state_idle(const struct device *dev)
{
	sercom_registers_t *i2c_regs = ((const struct i2c_mchp_dev_config *)(dev)->config)->regs;

	i2c_regs->I2CM.SERCOM_STATUS = SERCOM_I2CM_STATUS_BUSSTATE(0x1);

	/* Wait for synchronization */
	if (WAIT_FOR(((i2c_regs->I2CM.SERCOM_SYNCBUSY & SERCOM_I2CM_SYNCBUSY_SYSOP_Msk) == 0),
		     TIMEOUT_VALUE_US, k_busy_wait(DELAY_US)) == false) {
		LOG_ERR("Timeout waiting for I2C SYNCBUSY SYSOP clear");
	}
}

static uint16_t i2c_controller_status_get(const struct device *dev)
{
	uint16_t status_reg_val;
	uint16_t status_flags = 0;
	sercom_registers_t *i2c_regs = ((const struct i2c_mchp_dev_config *)(dev)->config)->regs;

	status_reg_val = i2c_regs->I2CM.SERCOM_STATUS;

	if ((status_reg_val & SERCOM_I2CM_STATUS_BUSERR_Msk) == SERCOM_I2CM_STATUS_BUSERR_Msk) {
		status_flags |= SERCOM_I2CM_STATUS_BUSERR_Msk;
	}
	if ((status_reg_val & SERCOM_I2CM_STATUS_ARBLOST_Msk) == SERCOM_I2CM_STATUS_ARBLOST_Msk) {
		status_flags |= SERCOM_I2CM_STATUS_ARBLOST_Msk;
	}
	if ((status_reg_val & SERCOM_I2CM_STATUS_BUSSTATE_Msk) ==
	    SERCOM_I2CM_STATUS_BUSSTATE_BUSY) {
		status_flags |= SERCOM_I2CM_STATUS_BUSSTATE_BUSY;
	}
	if ((status_reg_val & SERCOM_I2CM_STATUS_MEXTTOUT_Msk) == SERCOM_I2CM_STATUS_MEXTTOUT_Msk) {
		status_flags |= SERCOM_I2CM_STATUS_MEXTTOUT_Msk;
	}
	if ((status_reg_val & SERCOM_I2CM_STATUS_SEXTTOUT_Msk) == SERCOM_I2CM_STATUS_SEXTTOUT_Msk) {
		status_flags |= SERCOM_I2CM_STATUS_SEXTTOUT_Msk;
	}
	if ((status_reg_val & SERCOM_I2CM_STATUS_LOWTOUT_Msk) == SERCOM_I2CM_STATUS_LOWTOUT_Msk) {
		status_flags |= SERCOM_I2CM_STATUS_LOWTOUT_Msk;
	}
	if ((status_reg_val & SERCOM_I2CM_STATUS_LENERR_Msk) == SERCOM_I2CM_STATUS_LENERR_Msk) {
		status_flags |= SERCOM_I2CM_STATUS_LENERR_Msk;
	}

	return status_flags;
}

static void i2c_controller_status_clear(const struct device *dev, uint16_t status_flags)
{
	const struct i2c_mchp_dev_config *const cfg = dev->config;
	sercom_registers_t *i2c_regs = cfg->regs;
	uint16_t reg_val = i2c_regs->I2CM.SERCOM_STATUS;

	if ((status_flags & SERCOM_I2CM_STATUS_BUSERR_Msk) == SERCOM_I2CM_STATUS_BUSERR_Msk) {
		reg_val |= SERCOM_I2CM_STATUS_BUSERR(1);
	}
	if ((status_flags & SERCOM_I2CM_STATUS_ARBLOST_Msk) == SERCOM_I2CM_STATUS_ARBLOST_Msk) {
		reg_val |= SERCOM_I2CM_STATUS_ARBLOST(1);
	}
	if ((status_flags & SERCOM_I2CM_STATUS_BUSSTATE_Msk) == SERCOM_I2CM_STATUS_BUSSTATE_Msk) {
		reg_val |= SERCOM_I2CM_STATUS_BUSSTATE(SERCOM_I2CM_STATUS_BUSSTATE_IDLE_Val);
	}
	if ((status_flags & SERCOM_I2CM_STATUS_MEXTTOUT_Msk) == SERCOM_I2CM_STATUS_MEXTTOUT_Msk) {
		reg_val |= SERCOM_I2CM_STATUS_MEXTTOUT(1);
	}
	if ((status_flags & SERCOM_I2CM_STATUS_SEXTTOUT_Msk) == SERCOM_I2CM_STATUS_SEXTTOUT_Msk) {
		reg_val |= SERCOM_I2CM_STATUS_SEXTTOUT(1);
	}
	if ((status_flags & SERCOM_I2CM_STATUS_LOWTOUT_Msk) == SERCOM_I2CM_STATUS_LOWTOUT_Msk) {
		reg_val |= SERCOM_I2CM_STATUS_LOWTOUT(1);
	}
	if ((status_flags & SERCOM_I2CM_STATUS_LENERR_Msk) == SERCOM_I2CM_STATUS_LENERR_Msk) {
		reg_val |= SERCOM_I2CM_STATUS_LENERR(1);
	}

	i2c_regs->I2CM.SERCOM_STATUS = reg_val;
}

static int i2c_status_to_errno(uint16_t status)
{
	if (status == 0U) {
		return 0;
	}

	if ((status & SERCOM_I2CM_STATUS_ARBLOST_Msk) == SERCOM_I2CM_STATUS_ARBLOST_Msk) {
		return -EAGAIN;
	}

	if ((status & (SERCOM_I2CM_STATUS_MEXTTOUT_Msk | SERCOM_I2CM_STATUS_SEXTTOUT_Msk |
		       SERCOM_I2CM_STATUS_LOWTOUT_Msk)) != 0U) {
		return -ETIMEDOUT;
	}

	/* All other error sources, including RXNACK, map to -EIO */
	return -EIO;
}

static void i2c_controller_int_enable(const struct device *dev, uint8_t int_enable_mask)
{
	uint8_t int_enable_flags = 0;
	sercom_registers_t *i2c_regs = ((const struct i2c_mchp_dev_config *)(dev)->config)->regs;

	if ((int_enable_mask & SERCOM_I2CM_INTENSET_MB_Msk) == SERCOM_I2CM_INTENSET_MB_Msk) {
		int_enable_flags |= SERCOM_I2CM_INTENSET_MB(1);
	}
	if ((int_enable_mask & SERCOM_I2CM_INTENSET_SB_Msk) == SERCOM_I2CM_INTENSET_SB_Msk) {
		int_enable_flags |= SERCOM_I2CM_INTENSET_SB(1);
	}
	if ((int_enable_mask & SERCOM_I2CM_INTENSET_ERROR_Msk) == SERCOM_I2CM_INTENSET_ERROR_Msk) {
		int_enable_flags |= SERCOM_I2CM_INTENSET_ERROR(1);
	}

	i2c_regs->I2CM.SERCOM_INTENSET = int_enable_flags;
}

static void i2c_controller_int_disable(const struct device *dev, uint8_t int_disable_mask)
{
	uint8_t int_clear_flags = 0;
	sercom_registers_t *i2c_regs = ((const struct i2c_mchp_dev_config *)(dev)->config)->regs;

	if ((int_disable_mask & SERCOM_I2CM_INTENCLR_MB_Msk) == SERCOM_I2CM_INTENCLR_MB_Msk) {
		int_clear_flags |= SERCOM_I2CM_INTENCLR_MB(1);
	}
	if ((int_disable_mask & SERCOM_I2CM_INTENCLR_SB_Msk) == SERCOM_I2CM_INTENCLR_SB_Msk) {
		int_clear_flags |= SERCOM_I2CM_INTENCLR_SB(1);
	}
	if ((int_disable_mask & SERCOM_I2CM_INTENCLR_ERROR_Msk) == SERCOM_I2CM_INTENCLR_ERROR_Msk) {
		int_clear_flags |= SERCOM_I2CM_INTENCLR_ERROR(1);
	}

	i2c_regs->I2CM.SERCOM_INTENCLR = int_clear_flags;
}

static uint8_t i2c_controller_int_flag_get(const struct device *dev)
{
	sercom_registers_t *i2c_regs = ((const struct i2c_mchp_dev_config *)(dev)->config)->regs;
	uint8_t flag_reg_val = i2c_regs->I2CM.SERCOM_INTFLAG;
	uint8_t interrupt_flags = 0;

	if ((flag_reg_val & SERCOM_I2CM_INTFLAG_MB_Msk) == SERCOM_I2CM_INTFLAG_MB_Msk) {
		interrupt_flags |= SERCOM_I2CM_INTFLAG_MB(1);
	}
	if ((flag_reg_val & SERCOM_I2CM_INTFLAG_SB_Msk) == SERCOM_I2CM_INTFLAG_SB_Msk) {
		interrupt_flags |= SERCOM_I2CM_INTFLAG_SB(1);
	}
	if ((flag_reg_val & SERCOM_I2CM_INTFLAG_ERROR_Msk) == SERCOM_I2CM_INTFLAG_ERROR_Msk) {
		interrupt_flags |= SERCOM_I2CM_INTFLAG_ERROR(1);
	}

	return interrupt_flags;
}

static void i2c_controller_int_flag_clear(const struct device *dev, uint8_t intflag_mask)
{
	uint8_t flag_clear = 0;
	sercom_registers_t *i2c_regs = ((const struct i2c_mchp_dev_config *)(dev)->config)->regs;

	if ((intflag_mask & SERCOM_I2CM_INTFLAG_MB_Msk) == SERCOM_I2CM_INTFLAG_MB_Msk) {
		flag_clear |= SERCOM_I2CM_INTFLAG_MB(1);
	}
	if ((intflag_mask & SERCOM_I2CM_INTFLAG_SB_Msk) == SERCOM_I2CM_INTFLAG_SB_Msk) {
		flag_clear |= SERCOM_I2CM_INTFLAG_SB(1);
	}
	if ((intflag_mask & SERCOM_I2CM_INTFLAG_ERROR_Msk) == SERCOM_I2CM_INTFLAG_ERROR_Msk) {
		flag_clear |= SERCOM_I2CM_INTFLAG_ERROR(1);
	}

	i2c_regs->I2CM.SERCOM_INTFLAG = flag_clear;
}

static void i2c_controller_addr_write(const struct device *dev, uint32_t addr)
{
	sercom_registers_t *i2c_regs = ((const struct i2c_mchp_dev_config *)(dev)->config)->regs;

	if ((addr & (uint32_t)I2C_MCHP_MESSAGE_DIR_READ_MASK) == I2C_MCHP_MESSAGE_DIR_READ_MASK) {
		i2c_set_controller_auto_ack(dev);
	}

	i2c_regs->I2CM.SERCOM_ADDR = (i2c_regs->I2CM.SERCOM_ADDR & ~SERCOM_I2CM_ADDR_ADDR_Msk) |
				     SERCOM_I2CM_ADDR_ADDR(addr);

	/* Wait for synchronization */
	if (WAIT_FOR(((i2c_regs->I2CM.SERCOM_SYNCBUSY & SERCOM_I2CM_SYNCBUSY_SYSOP_Msk) == 0),
		     TIMEOUT_VALUE_US, k_busy_wait(DELAY_US)) == false) {
		LOG_ERR("Timeout waiting for I2C SYNCBUSY SYSOP clear");
	}
}

#ifdef CONFIG_I2C_MCHP_DMA_DRIVEN
/**
 * @brief Write address with length for DMA transfers.
 *
 * Per Microchip datasheet: When using I2C Host with DMA, the ADDR register must
 * be written with ADDR.ADDR (address), ADDR.LEN (transaction length), and
 * ADDR.LENEN (length enable). The hardware will:
 * - Transfer ADDR.LEN bytes via DMA
 * - Auto-generate NACK (for reads) and STOP after LEN bytes
 * - If NACK received before LEN bytes (write), auto-generate STOP and raise LENERR
 *
 * @param dev Pointer to the I2C device structure.
 * @param addr The 8-bit I2C address (including the R/W bit).
 * @param len The number of data bytes in the transaction (0-255).
 */
static void i2c_controller_addr_write_with_len(const struct device *dev, uint32_t addr, uint8_t len)
{
	sercom_registers_t *i2c_regs = ((const struct i2c_mchp_dev_config *)(dev)->config)->regs;

	if ((addr & (uint32_t)I2C_MCHP_MESSAGE_DIR_READ_MASK) == I2C_MCHP_MESSAGE_DIR_READ_MASK) {
		i2c_set_controller_auto_ack(dev);
	}

	/*
	 * Write address with length enable for DMA:
	 * - ADDR.ADDR = target address with R/W bit
	 * - ADDR.LEN = number of data bytes
	 * - ADDR.LENEN = 1 to enable automatic length handling
	 *
	 * Hardware will auto-STOP after LEN bytes or on NACK (raising LENERR).
	 */
	i2c_regs->I2CM.SERCOM_ADDR =
		SERCOM_I2CM_ADDR_ADDR(addr) |
		SERCOM_I2CM_ADDR_LEN(len) |
		SERCOM_I2CM_ADDR_LENEN(1);

	/* Wait for synchronization */
	while ((i2c_regs->I2CM.SERCOM_SYNCBUSY & SERCOM_I2CM_SYNCBUSY_SYSOP_Msk) ==
	       SERCOM_I2CM_SYNCBUSY_SYSOP_Msk) {
		/* Do nothing */
	};
}
#endif /* CONFIG_I2C_MCHP_DMA_DRIVEN */

static bool i2c_baudrate_calc(uint32_t bitrate, uint32_t sys_clock_rate, uint32_t *baud_val)
{
	uint32_t baud_value = 0U;
	float fsrc_clk_freq = (float)sys_clock_rate;
	float fi2c_clk_speed = (float)bitrate;
	float fbaud_value = 0.0f;

	if (sys_clock_rate < (2U * bitrate)) {
		LOG_ERR("Invalid I2C clock configuration: sys_clk=%u Hz, bitrate=%u Hz",
			sys_clock_rate, bitrate);
		return false; /* Ref clock freq must be at least two time baud rate */
	}
	if (bitrate > I2C_SPEED_FAST_PLUS) {

		/* HS mode baud calculation */
		fbaud_value = (fsrc_clk_freq / fi2c_clk_speed) - 2.0f;
	} else {

		/* Standard, FM and FM+ baud calculation */
		fbaud_value = (fsrc_clk_freq / fi2c_clk_speed) -
			      ((fsrc_clk_freq * I2C_MCHP_START_CONDITION_SETUP_TIME) + 10.0f);
	}

	baud_value = (uint32_t)fbaud_value;

	if (bitrate <= I2C_SPEED_FAST) {

		/* For I2C clock speed up to 400 kHz, the value of BAUD<7:0>
		 * determines both SCL_L and SCL_H with SCL_L = SCL_H
		 */
		if (baud_value > (0xFFU * 2U)) {

			/* Set baud rate to the maximum possible value */
			baud_value = 0xFFU;
		} else if (baud_value <= 1U) {

			/* Baud value cannot be 0. Set baud rate to minimum possible */
			baud_value = 1U;
		} else {
			baud_value /= 2U;
		}

		*baud_val = baud_value;
		return true;
	}

	/* To maintain the ratio of SCL_L:SCL_H to 2:1, the max value of
	 * BAUD_LOW<15:8>:BAUD<7:0> can be 0xFF:0x7F. Hence BAUD_LOW + BAUD
	 * can not exceed 255+127 = 382
	 */
	if (baud_value >= I2C_BAUD_LOW_HIGH_MAX) {

		/* Set baud rate to the minimum possible value while
		 * maintaining SCL_L:SCL_H to 2:1
		 */
		baud_value = (0xFFUL << 8U) | (0x7FU);
	} else if (baud_value <= 3U) {

		/* Baud value cannot be 0. Set baud rate to maximum possible
		 * value while maintaining SCL_L:SCL_H to 2:1
		 */
		baud_value = (2UL << 8U) | 1U;
	} else {

		/* For Fm+ mode, I2C SCL_L:SCL_H to 2:1 */
		baud_value = ((((baud_value * 2U) / 3U) << 8U) | (baud_value / 3U));
	}

	*baud_val = baud_value;

	return true;
}

static bool i2c_set_baudrate(const struct device *dev, uint32_t bitrate, uint32_t sys_clock_rate)
{
	uint32_t i2c_speed_mode = 0;
	uint32_t baud_value;
	uint32_t hsbaud_value;
	uint32_t sda_hold_time = 0;
	bool is_success = false;

	if (bitrate == I2C_SPEED_HIGH) {

		/* HS mode requires baud values for both FS and HS frequency. First
		 * calculate baud for FS
		 */
		if (i2c_baudrate_calc(I2C_SPEED_FAST, sys_clock_rate, &baud_value) == true &&
		    i2c_baudrate_calc(bitrate, sys_clock_rate, &hsbaud_value) == true) {
			is_success = true;
			baud_value |= (hsbaud_value << 16U);
			i2c_speed_mode = 2U;
			sda_hold_time = 2U;
		}

	} else {
		if (i2c_baudrate_calc(bitrate, sys_clock_rate, &baud_value) == true) {
			if (bitrate == I2C_SPEED_FAST_PLUS) {
				i2c_speed_mode = 1U;
				sda_hold_time = 1U;
			}
			is_success = true;
		}
	}

	if (is_success == true) {
		sercom_registers_t *i2c_regs =
			((const struct i2c_mchp_dev_config *)(dev)->config)->regs;

		/* Baud rate - controller Baud Rate*/
		i2c_regs->I2CM.SERCOM_BAUD = baud_value;

		i2c_regs->I2CM.SERCOM_CTRLA =
			((i2c_regs->I2CM.SERCOM_CTRLA &
			  (~SERCOM_I2CM_CTRLA_SPEED_Msk | ~SERCOM_I2CM_CTRLA_SDAHOLD_Msk)) |
			 (SERCOM_I2CM_CTRLA_SPEED(i2c_speed_mode) |
			  SERCOM_I2CM_CTRLA_SDAHOLD(sda_hold_time)));
	}

	return is_success;
}

static bool i2c_is_terminate_on_error(const struct device *dev)
{
	struct i2c_mchp_dev_data *data = dev->data;

	data->current_msg.status = i2c_controller_status_get(dev);
	if (data->current_msg.status == 0) {
		return false;
	}

	LOG_ERR("I2C error on %s: status=0x%x", dev->name, data->current_msg.status);

	i2c_controller_status_clear(dev, data->current_msg.status);
	i2c_controller_int_disable(dev, SERCOM_I2CM_INTENSET_Msk);
	i2c_controller_transfer_stop(dev);
#ifdef CONFIG_I2C_CALLBACK
	if (data->i2c_async_callback != NULL) {
		data->i2c_async_callback(dev, (int)data->current_msg.status, data->user_data);
	}
#else
	k_sem_give(&data->i2c_sync_sem);
#endif /*CONFIG_I2C_CALLBACK*/

	return true;
}

#ifdef CONFIG_I2C_MCHP_DMA_DRIVEN
static int i2c_configure_dma(const struct device *dev, bool is_read)
{
	int retval = I2C_MCHP_SUCCESS;

	if (is_read == true) {
		retval = i2c_dma_read_config(dev);
	} else {
		retval = i2c_dma_write_config(dev);
	}

	return retval;
}

static int i2c_start_dma(const struct device *dev, bool is_read)
{
	const struct i2c_mchp_dev_config *cfg = dev->config;
	int retval = I2C_MCHP_SUCCESS;
	uint32_t channel;

	if (is_read == true) {
		channel = cfg->i2c_dma.rx_dma_channel;
	} else {
		channel = cfg->i2c_dma.tx_dma_channel;
	}

	retval = dma_start(cfg->i2c_dma.dma_dev, channel);

	return retval;
}
#endif /*CONFIG_I2C_MCHP_DMA_DRIVEN*/

static void i2c_restart(const struct device *dev)
{
	struct i2c_mchp_dev_data *data = dev->data;

	uint32_t addr_reg = data->target_addr << 1U;

	bool is_read =
		((data->msgs_array[data->msg_index].flags & I2C_MSG_RW_MASK) == I2C_MSG_READ);
	if (is_read == true) {
		addr_reg |= 1U;
	}

#ifdef CONFIG_I2C_MCHP_DMA_DRIVEN
	int retval = i2c_configure_dma(dev, is_read);

	if (retval == I2C_MCHP_SUCCESS) {
		i2c_controller_addr_write(dev, addr_reg);
		retval = i2c_start_dma(dev, is_read);
	}

	if (retval != I2C_MCHP_SUCCESS) {
		LOG_ERR("I2C restart DMA failed on %s: error=%d", dev->name, retval);

		if (data->i2c_async_callback != NULL) {
			data->i2c_async_callback(dev, retval, data->user_data);
		}
	}
#else
	i2c_controller_addr_write(dev, addr_reg);
	i2c_controller_int_enable(dev, SERCOM_I2CM_INTENSET_Msk);
#endif /*CONFIG_I2C_MCHP_DMA_DRIVEN*/
}

#ifdef CONFIG_I2C_TARGET
static uint8_t i2c_target_int_flag_get(const struct device *dev)
{
	uint8_t flag_reg_val;
	uint16_t interrupt_flags = 0;
	sercom_registers_t *i2c_regs = ((const struct i2c_mchp_dev_config *)(dev)->config)->regs;

	flag_reg_val = i2c_regs->I2CS.SERCOM_INTFLAG;

	if ((flag_reg_val & SERCOM_I2CS_INTFLAG_PREC_Msk) == SERCOM_I2CS_INTFLAG_PREC_Msk) {
		interrupt_flags |= SERCOM_I2CS_INTFLAG_PREC_Msk;
	}
	if ((flag_reg_val & SERCOM_I2CS_INTFLAG_AMATCH_Msk) == SERCOM_I2CS_INTFLAG_AMATCH_Msk) {
		interrupt_flags |= SERCOM_I2CS_INTFLAG_AMATCH_Msk;
	}
	if ((flag_reg_val & SERCOM_I2CS_INTFLAG_DRDY_Msk) == SERCOM_I2CS_INTFLAG_DRDY_Msk) {
		interrupt_flags |= SERCOM_I2CS_INTFLAG_DRDY_Msk;
	}
	if ((flag_reg_val & SERCOM_I2CS_INTFLAG_ERROR_Msk) == SERCOM_I2CS_INTFLAG_ERROR_Msk) {
		interrupt_flags |= SERCOM_I2CS_INTFLAG_ERROR_Msk;
	}

	return interrupt_flags;
}

static uint16_t i2c_target_status_get(const struct device *dev)
{
	uint16_t status_flags = 0;
	sercom_registers_t *i2c_regs = ((const struct i2c_mchp_dev_config *)(dev)->config)->regs;
	uint16_t status_reg_val = i2c_regs->I2CS.SERCOM_STATUS;

	if ((status_reg_val & SERCOM_I2CS_STATUS_BUSERR_Msk) == SERCOM_I2CS_STATUS_BUSERR_Msk) {
		status_flags |= SERCOM_I2CS_STATUS_BUSERR_Msk;
	}
	if ((status_reg_val & SERCOM_I2CS_STATUS_COLL_Msk) == SERCOM_I2CS_STATUS_COLL_Msk) {
		status_flags |= SERCOM_I2CS_STATUS_COLL_Msk;
	}
	if ((status_reg_val & SERCOM_I2CS_STATUS_DIR_Msk) == SERCOM_I2CS_STATUS_DIR_Msk) {
		status_flags |= SERCOM_I2CS_STATUS_DIR_Msk;
	}
	if ((status_reg_val & SERCOM_I2CS_STATUS_LOWTOUT_Msk) == SERCOM_I2CS_STATUS_LOWTOUT_Msk) {
		status_flags |= SERCOM_I2CS_STATUS_LOWTOUT_Msk;
	}
	if ((status_reg_val & SERCOM_I2CS_STATUS_SEXTTOUT_Msk) == SERCOM_I2CS_STATUS_SEXTTOUT_Msk) {
		status_flags |= SERCOM_I2CS_STATUS_SEXTTOUT_Msk;
	}

	return status_flags;
}

static void i2c_target_status_clear(const struct device *dev, uint16_t status_flags)
{
	uint16_t status_clear = 0;
	sercom_registers_t *i2c_regs = ((const struct i2c_mchp_dev_config *)(dev)->config)->regs;

	if ((status_flags & SERCOM_I2CS_STATUS_BUSERR_Msk) == SERCOM_I2CS_STATUS_BUSERR_Msk) {
		status_clear |= SERCOM_I2CS_STATUS_BUSERR(1);
	}
	if ((status_flags & SERCOM_I2CS_STATUS_COLL_Msk) == SERCOM_I2CS_STATUS_COLL_Msk) {
		status_clear |= SERCOM_I2CS_STATUS_COLL(1);
	}
	if ((status_flags & SERCOM_I2CS_STATUS_LOWTOUT_Msk) == SERCOM_I2CS_STATUS_LOWTOUT_Msk) {
		status_clear |= SERCOM_I2CS_STATUS_LOWTOUT(1);
	}
	if ((status_flags & SERCOM_I2CS_STATUS_SEXTTOUT_Msk) == SERCOM_I2CS_STATUS_SEXTTOUT_Msk) {
		status_clear |= SERCOM_I2CS_STATUS_SEXTTOUT(1);
	}

	i2c_regs->I2CS.SERCOM_STATUS = status_clear;
}

static void i2c_target_int_flag_clear(const struct device *dev, uint8_t target_intflag)
{
	uint8_t flag_clear = 0;
	sercom_registers_t *i2c_regs = ((const struct i2c_mchp_dev_config *)(dev)->config)->regs;

	if ((target_intflag & SERCOM_I2CS_INTFLAG_PREC_Msk) == SERCOM_I2CS_INTFLAG_PREC_Msk) {
		flag_clear |= SERCOM_I2CS_INTFLAG_PREC(1);
	}
	if ((target_intflag & SERCOM_I2CS_INTFLAG_AMATCH_Msk) == SERCOM_I2CS_INTFLAG_AMATCH_Msk) {
		flag_clear |= SERCOM_I2CS_INTFLAG_AMATCH(1);
	}
	if ((target_intflag & SERCOM_I2CS_INTFLAG_DRDY_Msk) == SERCOM_I2CS_INTFLAG_DRDY_Msk) {
		flag_clear |= SERCOM_I2CS_INTFLAG_DRDY(1);
	}
	if ((target_intflag & SERCOM_I2CS_INTFLAG_ERROR_Msk) == SERCOM_I2CS_INTFLAG_ERROR_Msk) {
		flag_clear |= SERCOM_I2CS_INTFLAG_ERROR(1);
	}

	i2c_regs->I2CS.SERCOM_INTFLAG = flag_clear;
}

static inline uint8_t i2c_target_get_lastbyte_ack_status(const struct device *dev)
{
	sercom_registers_t *i2c_regs = ((const struct i2c_mchp_dev_config *)(dev)->config)->regs;

	return ((i2c_regs->I2CS.SERCOM_STATUS & SERCOM_I2CS_STATUS_RXNACK_Msk) != 0U)
		       ? I2C_MCHP_TARGET_ACK_STATUS_RECEIVED_NACK
		       : I2C_MCHP_TARGET_ACK_STATUS_RECEIVED_ACK;
}

void i2c_target_set_command(const struct device *dev, enum i2c_mchp_target_cmd cmd)
{
	sercom_registers_t *i2c_regs = ((const struct i2c_mchp_dev_config *)(dev)->config)->regs;

	i2c_regs->I2CS.SERCOM_CTRLB &= ~SERCOM_I2CS_CTRLB_CMD_Msk;

	switch (cmd) {
	case I2C_MCHP_TARGET_COMMAND_SEND_ACK:
		i2c_regs->I2CS.SERCOM_CTRLB =
			(i2c_regs->I2CS.SERCOM_CTRLB & ~SERCOM_I2CS_CTRLB_ACKACT_Msk) |
			SERCOM_I2CS_CTRLB_CMD(0x03UL);
		break;
	case I2C_MCHP_TARGET_COMMAND_SEND_NACK:
		i2c_regs->I2CS.SERCOM_CTRLB =
			(i2c_regs->I2CS.SERCOM_CTRLB | SERCOM_I2CS_CTRLB_ACKACT_Msk) |
			SERCOM_I2CS_CTRLB_CMD(0x03UL);
		break;
	case I2C_MCHP_TARGET_COMMAND_RECEIVE_ACK_NAK:
		i2c_regs->I2CS.SERCOM_CTRLB |= SERCOM_I2CS_CTRLB_CMD(0x03UL);
		break;
	case I2C_MCHP_TARGET_COMMAND_WAIT_FOR_START:
		i2c_regs->I2CS.SERCOM_CTRLB =
			(i2c_regs->I2CS.SERCOM_CTRLB | SERCOM_I2CS_CTRLB_ACKACT_Msk) |
			SERCOM_I2CS_CTRLB_CMD(0x02UL);
		break;
	default:
		break;
	}
}

static void i2c_target_address_match(const struct device *dev, struct i2c_mchp_dev_data *data,
				     uint16_t target_status)
{
	uint16_t matched_addr = i2c_mchp_get_matched_addr(dev);
	struct i2c_target_config *cfg = i2c_mchp_find_target_cfg(data, matched_addr);
	const struct i2c_target_callbacks *target_cb = NULL;

	if (cfg == NULL) {
		LOG_ERR("No target configuration for address 0x%02x", matched_addr);
		i2c_target_set_command(dev, I2C_MCHP_TARGET_COMMAND_SEND_NACK);
		return;
	}

	data->active_target_cfg = cfg;
	target_cb = cfg->callbacks;

	if (target_cb == NULL) {
		LOG_ERR("Target callbacks not set");
		i2c_target_set_command(dev, I2C_MCHP_TARGET_COMMAND_SEND_NACK);
		return;
	}

	i2c_target_set_command(dev, I2C_MCHP_TARGET_COMMAND_SEND_ACK);
	data->firstReadAfterAddrMatch = true;

	if ((target_status & SERCOM_I2CS_STATUS_DIR_Msk) == SERCOM_I2CS_STATUS_DIR_Msk) {
		/* Host read (target transmits) */
		if (target_cb->read_requested) {
			target_cb->read_requested(cfg, &data->rx_tx_data);
		}
		i2c_byte_write(dev, data->rx_tx_data);
		i2c_target_set_command(dev, I2C_MCHP_TARGET_COMMAND_RECEIVE_ACK_NAK);
	} else {
		/* Host write (target receives) */
		if (target_cb->write_requested) {
			target_cb->write_requested(cfg);
		}
	}
}

static void i2c_target_data_ready(const struct device *dev, struct i2c_mchp_dev_data *data,
				  struct i2c_target_config *cfg, uint16_t target_status)
{
	const struct i2c_target_callbacks *target_cb =
		(cfg != NULL) ? cfg->callbacks : NULL;
	int retval = I2C_MCHP_SUCCESS;
	uint8_t last_ack_state = i2c_target_get_lastbyte_ack_status(dev);
	bool last_byte_acked = (last_ack_state == I2C_MCHP_TARGET_ACK_STATUS_RECEIVED_ACK);

	if ((cfg == NULL) || (target_cb == NULL)) {
		LOG_ERR("DRDY with no active target configuration");
		i2c_target_set_command(dev, I2C_MCHP_TARGET_COMMAND_SEND_NACK);
		return;
	}

	if (((target_status & SERCOM_I2CS_STATUS_DIR_Msk) == SERCOM_I2CS_STATUS_DIR_Msk)) {
		/* Host is reading */
		if ((data->firstReadAfterAddrMatch == true) || last_byte_acked) {

#ifdef CONFIG_I2C_TARGET_BUFFER_MODE
			if (data->tx_len == 0U) {
				/* Request a new buffer of data to send */
				if (target_cb->buf_read_requested) {
					retval = target_cb->buf_read_requested(
						cfg, &data->tx_buf_ptr, &data->tx_len);
				}
				data->tx_pos = 0;
				if ((retval < 0) || (data->tx_len == 0U) ||
				    (data->tx_buf_ptr == NULL)) {
					i2c_target_set_command(dev,
							       I2C_MCHP_TARGET_COMMAND_SEND_NACK);
					return;
				}
			}

			/* Send next byte from the buffer */
			i2c_byte_write(dev, data->tx_buf_ptr[data->tx_pos]);
			data->tx_len--;
			data->tx_pos++;

#else
			i2c_byte_write(dev, data->rx_tx_data);

			/* Load the next byte for host read*/
			if (target_cb->read_processed) {
				target_cb->read_processed(cfg, &data->rx_tx_data);
			}

#endif /* CONFIG_I2C_TARGET_BUFFER_MODE */

			/* first byte read after address match done*/
			data->firstReadAfterAddrMatch = false;
			i2c_target_set_command(dev, I2C_MCHP_TARGET_COMMAND_RECEIVE_ACK_NAK);

		} else {
			i2c_target_set_command(dev, I2C_MCHP_TARGET_COMMAND_WAIT_FOR_START);
		}
	} else {
		/* Host is writing */
		i2c_target_set_command(dev, I2C_MCHP_TARGET_COMMAND_SEND_ACK);

#ifdef CONFIG_I2C_TARGET_BUFFER_MODE

		/* Store to the internal buffer  */
		if (data->rx_len < CONFIG_I2C_MCHP_TARGET_BUFF_SIZE) {
			data->rx_buf_internal[data->rx_len] = i2c_byte_read(dev);
			data->rx_len++;
		}

#else
		data->rx_tx_data = i2c_byte_read(dev);
		if (target_cb->write_received) {
			retval = target_cb->write_received(cfg, data->rx_tx_data);
		}
		if (retval != I2C_MCHP_SUCCESS) {
			i2c_target_set_command(dev, I2C_MCHP_TARGET_COMMAND_SEND_NACK);
		}
#endif /* CONFIG_I2C_TARGET_BUFFER_MODE */
	}
}

static void i2c_target_handler(const struct device *dev)
{
	struct i2c_mchp_dev_data *data = dev->data;
	uint8_t int_status = i2c_target_int_flag_get(dev);
	uint16_t target_status = i2c_target_status_get(dev);

	/* Handle error conditions */
	if ((int_status & SERCOM_I2CS_INTFLAG_ERROR_Msk) == SERCOM_I2CS_INTFLAG_ERROR_Msk) {
		i2c_target_int_flag_clear(dev, SERCOM_I2CS_INTFLAG_ERROR_Msk);
		LOG_ERR("Interrupt Error generated");
		if (data->active_target_cfg && data->active_target_cfg->callbacks &&
		    data->active_target_cfg->callbacks->stop) {
			data->active_target_cfg->callbacks->stop(data->active_target_cfg);
		}
		data->active_target_cfg = NULL;
		data->firstReadAfterAddrMatch = false;
	} else {

		/* Handle address match */
		if ((int_status & SERCOM_I2CS_INTFLAG_AMATCH_Msk) ==
		    SERCOM_I2CS_INTFLAG_AMATCH_Msk) {
			i2c_target_address_match(dev, data, target_status);
			i2c_target_int_flag_clear(dev, SERCOM_I2CS_INTFLAG_AMATCH_Msk);
		}

		/* Handle data ready (Read/Write Operations) */
		if ((int_status & SERCOM_I2CS_INTFLAG_DRDY_Msk) == SERCOM_I2CS_INTFLAG_DRDY_Msk) {
			i2c_target_data_ready(dev, data, data->active_target_cfg, target_status);
		}
	}

	/* Handle stop condition interrupt */
	if ((int_status & SERCOM_I2CS_INTFLAG_PREC_Msk) == SERCOM_I2CS_INTFLAG_PREC_Msk) {
		i2c_target_int_flag_clear(dev, SERCOM_I2CS_INTFLAG_PREC_Msk);

#ifdef CONFIG_I2C_TARGET_BUFFER_MODE
		if (data->active_target_cfg && data->active_target_cfg->callbacks) {
			const struct i2c_target_callbacks *cb = data->active_target_cfg->callbacks;
			if ((data->rx_len > 0U) && (cb->buf_write_received != NULL)) {
				cb->buf_write_received(data->active_target_cfg,
						       data->rx_buf_internal, data->rx_len);
			}
		}
		data->rx_len = 0;
		data->tx_len = 0;
		data->tx_pos = 0;
#endif /*CONFIG_I2C_TARGET_BUFFER_MODE */

		/* Notify that a stop condition was received */
		if (data->active_target_cfg && data->active_target_cfg->callbacks &&
		    data->active_target_cfg->callbacks->stop) {
			data->active_target_cfg->callbacks->stop(data->active_target_cfg);
		}
		data->active_target_cfg = NULL;
		data->firstReadAfterAddrMatch = false;
	}

	i2c_target_status_clear(dev, target_status);
}
#endif /* CONFIG_I2C_TARGET */

static bool i2c_controller_check_continue_next(struct i2c_mchp_dev_data *data)
{
	bool continue_next = false;

	if ((data->current_msg.size == 1U) && (data->num_msgs > 1U) &&
	    ((data->msgs_array[data->msg_index].flags & I2C_MSG_RW_MASK) ==
	     (data->msgs_array[data->msg_index + 1U].flags & I2C_MSG_RW_MASK)) &&
	    ((data->msgs_array[data->msg_index + 1U].flags & I2C_MSG_RESTART) == 0U)) {
		continue_next = true;
	}

	return continue_next;
}

static void i2c_handle_controller_error(const struct device *dev)
{
	struct i2c_mchp_dev_data *data = dev->data;

	LOG_ERR("I2C controller error on %s: status=0x%08X", dev->name, data->current_msg.status);

	i2c_controller_transfer_stop(dev);
	i2c_controller_int_disable(dev, SERCOM_I2CM_INTENSET_Msk);
#ifdef CONFIG_I2C_CALLBACK
	if (data->i2c_async_callback != NULL) {
		data->i2c_async_callback(dev, (int)data->current_msg.status, data->user_data);
	}
#else
	k_sem_give(&data->i2c_sync_sem);
#endif /*CONFIG_I2C_CALLBACK*/
}

static void i2c_handle_controller_write_mode(const struct device *dev, bool continue_next)
{
	struct i2c_mchp_dev_data *data = dev->data;

	if (data->current_msg.size == 0U) {
		i2c_controller_transfer_stop(dev);
		i2c_controller_int_disable(dev, SERCOM_I2CM_INTFLAG_MB_Msk);

		if (data->num_msgs > 1U) {
			data->msg_index++;
			data->num_msgs--;
			data->current_msg.buffer = data->msgs_array[data->msg_index].buf;
			data->current_msg.size = data->msgs_array[data->msg_index].len;
			data->current_msg.status = 0U;
			i2c_restart(dev);
		} else {
#ifdef CONFIG_I2C_CALLBACK
			if (data->i2c_async_callback != NULL) {
				data->i2c_async_callback(dev, (int)data->current_msg.status,
							 data->user_data);
			}
#else
			k_sem_give(&data->i2c_sync_sem);
#endif /*CONFIG_I2C_CALLBACK*/
		}
	} else {
		i2c_byte_write(dev, *data->current_msg.buffer);
		data->current_msg.buffer++;
		data->current_msg.size--;
	}

	if (continue_next == true) {
		data->msg_index++;
		data->num_msgs--;
		data->current_msg.buffer = data->msgs_array[data->msg_index].buf;
		data->current_msg.size = data->msgs_array[data->msg_index].len;
		data->current_msg.status = 0U;
	}
}

static void i2c_handle_controller_read_mode(const struct device *dev, bool continue_next)
{
	struct i2c_mchp_dev_data *data = dev->data;

	if ((continue_next == false) && (data->current_msg.size == 1U)) {
		i2c_controller_transfer_stop(dev);
	}

#ifndef CONFIG_I2C_MCHP_DMA_DRIVEN
	*data->current_msg.buffer = i2c_byte_read(dev);
	data->current_msg.buffer++;
	data->current_msg.size--;
#endif /*!CONFIG_I2C_MCHP_DMA_DRIVEN*/

	if ((continue_next == false) && (data->current_msg.size == 0U)) {
		i2c_controller_int_disable(dev, SERCOM_I2CM_INTFLAG_SB_Msk);

		if (data->num_msgs > 1U) {
			data->msg_index++;
			data->num_msgs--;
			data->current_msg.buffer = data->msgs_array[data->msg_index].buf;
			data->current_msg.size = data->msgs_array[data->msg_index].len;
			data->current_msg.status = 0U;
			i2c_restart(dev);
		} else {
#ifdef CONFIG_I2C_CALLBACK
			if (data->i2c_async_callback != NULL) {
				data->i2c_async_callback(dev, (int)data->current_msg.status,
							 data->user_data);
			}
#else
			k_sem_give(&data->i2c_sync_sem);
#endif /*CONFIG_I2C_CALLBACK*/
		}
	}

	if (continue_next == true) {
		data->msg_index++;
		data->num_msgs--;
		data->current_msg.buffer = data->msgs_array[data->msg_index].buf;
		data->current_msg.size = data->msgs_array[data->msg_index].len;
		data->current_msg.status = 0U;
	}
}

static void i2c_mchp_isr(const struct device *dev)
{
	struct i2c_mchp_dev_data *data = dev->data;
	bool continue_next = false;

#ifdef CONFIG_I2C_TARGET
	if (data->target_mode == true) {
		i2c_target_handler(dev);
	} else {
#endif /*CONFIG_I2C_TARGET*/

		uint8_t int_status = i2c_controller_int_flag_get(dev);

		if (i2c_is_terminate_on_error(dev) == false) {

			/* Handle ERROR interrupt flag for controller mode tx and rx */
			if (int_status == SERCOM_I2CM_INTFLAG_ERROR_Msk) {
				i2c_handle_controller_error(dev);
			} else {
				continue_next = i2c_controller_check_continue_next(data);

				switch (int_status) {
				case SERCOM_I2CM_INTFLAG_MB_Msk:
					i2c_handle_controller_write_mode(dev, continue_next);
					break;
				case SERCOM_I2CM_INTFLAG_SB_Msk:
					i2c_handle_controller_read_mode(dev, continue_next);
					break;
				default:
					break;
				}
			}
		}
#ifdef CONFIG_I2C_TARGET
	}
#endif /*CONFIG_I2C_TARGET*/
}

#ifdef CONFIG_I2C_MCHP_TARGET
static void i2c_target_enable(const struct device *dev, bool enable)
{
	sercom_registers_t *i2c_regs = ((const struct i2c_mchp_dev_config *)(dev)->config)->regs;

	if (enable == true) {
		i2c_regs->I2CS.SERCOM_CTRLA |= SERCOM_I2CS_CTRLA_ENABLE(1);
	} else {
		i2c_regs->I2CS.SERCOM_CTRLA &= SERCOM_I2CS_CTRLA_ENABLE(0);
	}

	/* Wait for synchronization */
	if (WAIT_FOR(((i2c_regs->I2CS.SERCOM_SYNCBUSY & SERCOM_I2CS_SYNCBUSY_ENABLE_Msk) == 0),
		     TIMEOUT_VALUE_US, k_busy_wait(DELAY_US)) == false) {
		LOG_ERR("Timeout waiting for I2C SYNCBUSY ENABLE clear");
	}
}

static void i2c_target_runstandby_enable(const struct device *dev)
{
	const struct i2c_mchp_dev_config *const i2c_cfg = dev->config;
	sercom_registers_t *i2c_regs = i2c_cfg->regs;
	uint32_t reg32_val = i2c_regs->I2CS.SERCOM_CTRLA;

	reg32_val &= ~SERCOM_I2CS_CTRLA_RUNSTDBY_Msk;
	reg32_val |= SERCOM_I2CS_CTRLA_RUNSTDBY(i2c_cfg->run_in_standby);
	i2c_regs->I2CS.SERCOM_CTRLA = reg32_val;
}

static void i2c_set_target_mode(const struct device *dev)
{
	sercom_registers_t *i2c_regs = ((const struct i2c_mchp_dev_config *)(dev)->config)->regs;

	/* Enable i2c device smart mode features */
	i2c_regs->I2CS.SERCOM_CTRLB = ((i2c_regs->I2CS.SERCOM_CTRLB & ~SERCOM_I2CS_CTRLB_SMEN_Msk) |
				       SERCOM_I2CS_CTRLB_SMEN(1));
	i2c_regs->I2CS.SERCOM_CTRLA =
		(i2c_regs->I2CS.SERCOM_CTRLA & ~SERCOM_I2CS_CTRLA_MODE_Msk) |
		(SERCOM_I2CS_CTRLA_MODE(0x4) | SERCOM_I2CS_CTRLA_SDAHOLD(0x1) |
		 SERCOM_I2CS_CTRLA_SPEED(0x1));
}

static void i2c_reset_target_addr(const struct device *dev)
{
	sercom_registers_t *i2c_regs = ((const struct i2c_mchp_dev_config *)(dev)->config)->regs;

	i2c_regs->I2CS.SERCOM_ADDR = (i2c_regs->I2CS.SERCOM_ADDR & ~SERCOM_I2CS_ADDR_ADDR_Msk) |
				     SERCOM_I2CS_ADDR_ADDR(0);
}

static void i2c_target_int_enable(const struct device *dev, uint8_t target_int)
{
	uint8_t int_set = 0;
	sercom_registers_t *i2c_regs = ((const struct i2c_mchp_dev_config *)(dev)->config)->regs;

	if ((target_int & SERCOM_I2CS_INTENSET_PREC_Msk) == SERCOM_I2CS_INTENSET_PREC_Msk) {
		int_set |= SERCOM_I2CS_INTENSET_PREC(1);
	}
	if ((target_int & SERCOM_I2CS_INTENSET_AMATCH_Msk) == SERCOM_I2CS_INTENSET_AMATCH_Msk) {
		int_set |= SERCOM_I2CS_INTENSET_AMATCH(1);
	}
	if ((target_int & SERCOM_I2CS_INTENSET_DRDY_Msk) == SERCOM_I2CS_INTENSET_DRDY_Msk) {
		int_set |= SERCOM_I2CS_INTENSET_DRDY(1);
	}
	if ((target_int & SERCOM_I2CS_INTENSET_ERROR_Msk) == SERCOM_I2CS_INTENSET_ERROR_Msk) {
		int_set |= SERCOM_I2CS_INTENSET_ERROR(1);
	}

	i2c_regs->I2CS.SERCOM_INTENSET = int_set;
}

static void i2c_target_int_disable(const struct device *dev, uint8_t target_int)
{
	uint8_t int_clear = 0;
	sercom_registers_t *i2c_regs = ((const struct i2c_mchp_dev_config *)(dev)->config)->regs;

	if ((target_int & SERCOM_I2CS_INTENCLR_PREC_Msk) == SERCOM_I2CS_INTENCLR_PREC_Msk) {
		int_clear |= SERCOM_I2CS_INTENCLR_PREC(1);
	}
	if ((target_int & SERCOM_I2CS_INTENCLR_AMATCH_Msk) == SERCOM_I2CS_INTENCLR_AMATCH_Msk) {
		int_clear |= SERCOM_I2CS_INTENCLR_AMATCH(1);
	}
	if ((target_int & SERCOM_I2CS_INTENCLR_DRDY_Msk) == SERCOM_I2CS_INTENCLR_DRDY_Msk) {
		int_clear |= SERCOM_I2CS_INTENCLR_DRDY(1);
	}
	if ((target_int & SERCOM_I2CS_INTENCLR_ERROR_Msk) == SERCOM_I2CS_INTENCLR_ERROR_Msk) {
		int_clear |= SERCOM_I2CS_INTENCLR_ERROR(1);
	}

	i2c_regs->I2CS.SERCOM_INTENCLR = int_clear;
}

static void i2c_set_target_addr(const struct device *dev, uint32_t addr)
{
	sercom_registers_t *i2c_regs = ((const struct i2c_mchp_dev_config *)(dev)->config)->regs;

	i2c_regs->I2CS.SERCOM_ADDR = (i2c_regs->I2CS.SERCOM_ADDR & ~SERCOM_I2CS_ADDR_ADDR_Msk) |
				     SERCOM_I2CS_ADDR_ADDR(addr);
}

static bool i2c_mchp_target_matches_addr(const struct i2c_target_config *cfg, uint16_t addr)
{
	uint16_t normalized_addr = addr & 0x3FFU;

	if (cfg == NULL) {
		return false;
	}

	return (cfg->address & 0x3FFU) == normalized_addr;
}

static struct i2c_target_config *i2c_mchp_find_target_cfg(struct i2c_mchp_dev_data *data,
							  uint16_t addr)
{
	for (size_t i = 0U; i < ARRAY_SIZE(data->target_cfgs); i++) {
		struct i2c_target_config *cfg = data->target_cfgs[i];

		if (cfg == NULL) {
			continue;
		}

		if (i2c_mchp_target_matches_addr(cfg, addr)) {
			return cfg;
		}
	}

	return NULL;
}

static uint16_t i2c_mchp_get_matched_addr(const struct device *dev)
{
	sercom_registers_t *i2c_regs = ((const struct i2c_mchp_dev_config *)(dev)->config)->regs;
	uint8_t raw_data = (uint8_t)i2c_regs->I2CS.SERCOM_DATA;
	uint16_t inferred_addr = (uint16_t)((raw_data >> 1) & 0x3FFU);

	return inferred_addr;
}

static void i2c_mchp_apply_target_addrs(const struct device *dev)
{
	struct i2c_mchp_dev_data *data = dev->data;
	sercom_registers_t *i2c_regs = ((const struct i2c_mchp_dev_config *)(dev)->config)->regs;
	struct i2c_target_config *primary = data->target_cfgs[0];
	struct i2c_target_config *secondary_cfg = data->target_cfgs[1];
	uint32_t addr_reg = 0U;
	uint32_t amode_val = SERCOM_I2CS_CTRLB_AMODE_MASK_Val;

	if (primary == NULL) {
		i2c_regs->I2CS.SERCOM_ADDR &=
			~(SERCOM_I2CS_ADDR_ADDR_Msk | SERCOM_I2CS_ADDR_ADDRMASK_Msk |
			  SERCOM_I2CS_ADDR_TENBITEN_Msk);
		return;
	}

	addr_reg |= SERCOM_I2CS_ADDR_ADDR(primary->address & 0x3FFU);

	if ((primary->flags & I2C_TARGET_FLAGS_ADDR_10_BITS) != 0U) {
		addr_reg |= SERCOM_I2CS_ADDR_TENBITEN(1);
	}

	if (secondary_cfg != NULL) {
		addr_reg |= SERCOM_I2CS_ADDR_ADDRMASK(secondary_cfg->address & 0x3FFU);
		amode_val = SERCOM_I2CS_CTRLB_AMODE_2_ADDRESSES_Val;
	} else {
		addr_reg |= SERCOM_I2CS_ADDR_ADDRMASK(0U);
		amode_val = SERCOM_I2CS_CTRLB_AMODE_MASK_Val;
	}

	i2c_regs->I2CS.SERCOM_ADDR =
		(i2c_regs->I2CS.SERCOM_ADDR &
		 ~(SERCOM_I2CS_ADDR_ADDR_Msk | SERCOM_I2CS_ADDR_ADDRMASK_Msk |
		   SERCOM_I2CS_ADDR_TENBITEN_Msk)) |
		addr_reg;

	i2c_regs->I2CS.SERCOM_CTRLB =
		(i2c_regs->I2CS.SERCOM_CTRLB & ~SERCOM_I2CS_CTRLB_AMODE_Msk) |
		SERCOM_I2CS_CTRLB_AMODE(amode_val);
}

static int i2c_mchp_target_register(const struct device *dev, struct i2c_target_config *target_cfg)
{
	struct i2c_mchp_dev_data *data = dev->data;
	int slot = -1;
	int retval = 0;
	bool ten_bit;
	uint16_t addr_limit;

	if ((target_cfg == NULL) || (target_cfg->callbacks == NULL)) {
		return -EINVAL;
	}

	if (target_cfg->address == I2C_INVALID_ADDR) {
		LOG_ERR("device can't be registered in target mode with 0x00 address");
		return -EINVAL;
	}

	ten_bit = ((target_cfg->flags & I2C_TARGET_FLAGS_ADDR_10_BITS) != 0U);
	addr_limit = ten_bit ? 0x3FFU : 0x7FU;

	if (target_cfg->address > addr_limit) {
		LOG_ERR("target address 0x%x exceeds %s-bit range", target_cfg->address,
			ten_bit ? "10" : "7");
		return -EINVAL;
	}

	k_mutex_lock(&data->i2c_bus_mutex, K_FOREVER);

	if (data->target_cfg_count >= ARRAY_SIZE(data->target_cfgs)) {
		retval = -EBUSY;
		goto unlock;
	}

	for (size_t i = 0U; i < ARRAY_SIZE(data->target_cfgs); i++) {
		if (data->target_cfgs[i] == target_cfg) {
			retval = -EALREADY;
			goto unlock;
		}

		if ((slot < 0) && (data->target_cfgs[i] == NULL)) {
			slot = (int)i;
		}
	}

	if (slot < 0) {
		retval = -EBUSY;
		goto unlock;
	}

	/* Prefer slot 0 if both are empty */
	if ((slot == 1) && data->target_cfgs[0] == NULL) {
		slot = 0;
	}

	/* Secondary address restrictions: primary must exist and both must be 7-bit */
	if (slot == 1) {
		struct i2c_target_config *primary = data->target_cfgs[0];

		if ((primary == NULL) ||
		    ((primary->flags & I2C_TARGET_FLAGS_ADDR_10_BITS) != 0U)) {
			retval = -EINVAL;
			goto unlock;
		}

		if (ten_bit) {
			retval = -EINVAL;
			goto unlock;
		}
	}

	if (!data->target_mode) {
		i2c_controller_enable(dev, false);
		i2c_controller_int_disable(dev, SERCOM_I2CM_INTENSET_Msk);
		i2c_controller_int_flag_clear(dev, SERCOM_I2CM_INTFLAG_Msk);
		i2c_controller_status_clear(dev, SERCOM_I2CM_STATUS_Msk);

		i2c_target_enable(dev, false);
		i2c_swrst(dev);
		i2c_set_target_mode(dev);
		i2c_target_runstandby_enable(dev);
		i2c_target_int_disable(dev, SERCOM_I2CS_INTENSET_Msk);
		i2c_target_int_flag_clear(dev, SERCOM_I2CS_INTFLAG_Msk);
		i2c_target_status_clear(dev, SERCOM_I2CS_STATUS_Msk);
	} else {
		i2c_target_enable(dev, false);
	}

	data->target_cfgs[slot] = target_cfg;
	data->target_cfg_count++;
	data->target_mode = true;

	i2c_mchp_apply_target_addrs(dev);

	i2c_target_enable(dev, true);
	i2c_target_runstandby_enable(dev);
	i2c_target_int_enable(dev, SERCOM_I2CS_INTENSET_Msk);
	i2c_target_set_command(dev, I2C_MCHP_TARGET_COMMAND_WAIT_FOR_START);

unlock:
	k_mutex_unlock(&data->i2c_bus_mutex);

	return retval;
}

static int i2c_mchp_target_unregister(const struct device *dev,
				      struct i2c_target_config *target_cfg)
{
	struct i2c_mchp_dev_data *data = dev->data;
	int retval = 0;
	int slot = -1;

	if (target_cfg == NULL) {
		return -EINVAL;
	}

	k_mutex_lock(&data->i2c_bus_mutex, K_FOREVER);

	if (!data->target_mode || (data->target_cfg_count == 0U)) {
		retval = -EBUSY;
		goto unlock;
	}

	for (size_t i = 0U; i < ARRAY_SIZE(data->target_cfgs); i++) {
		if (data->target_cfgs[i] == target_cfg) {
			slot = (int)i;
			break;
		}
	}

	if (slot < 0) {
		retval = -EINVAL;
		goto unlock;
	}

	i2c_target_enable(dev, false);

	data->target_cfgs[slot] = NULL;
	data->target_cfg_count--;

	if (data->target_cfg_count == 0U) {
		/* No more targets, disable target mode */
		data->target_mode = false;
		i2c_target_int_disable(dev, SERCOM_I2CS_INTENSET_Msk);
		i2c_reset_target_addr(dev);
	} else {
		/* Compact: if slot 0 is now empty but slot 1 has a config, move it */
		if ((slot == 0) && (data->target_cfgs[1] != NULL)) {
			data->target_cfgs[0] = data->target_cfgs[1];
			data->target_cfgs[1] = NULL;
		}
		i2c_mchp_apply_target_addrs(dev);
	}

	i2c_target_enable(dev, true);

unlock:
	k_mutex_unlock(&data->i2c_bus_mutex);

	return retval;
}
#endif /*CONFIG_I2C_MCHP_TARGET*/

#if defined(CONFIG_I2C_MCHP_DMA_DRIVEN) && defined(CONFIG_I2C_TARGET) && \
	defined(CONFIG_I2C_TARGET_BUFFER_MODE)
/**
 * @brief Record target DMA transfer result.
 *
 * Stores the number of bytes transferred and increments sequence counter
 * for tracking DMA completion in target mode.
 */
static void i2c_target_dma_record_result(struct i2c_mchp_dev_data *data,
					 enum mchp_sercom_g1_dma_dir dir, uint32_t bytes)
{
	k_spinlock_key_t key = k_spin_lock(&data->tgt_dma_result_lock);
	struct i2c_mchp_dma_counter *ctr =
		(dir == MCHP_SERCOM_G1_DMA_DIR_RX) ? &data->tgt_rx_dma_result :
						     &data->tgt_tx_dma_result;

	ctr->bytes = bytes;
	ctr->sequence++;
	ctr->valid = true;

	k_spin_unlock(&data->tgt_dma_result_lock, key);
}

/**
 * @brief Get number of completed bytes from DMA status.
 */
static uint32_t i2c_target_dma_completed_bytes(const struct device *dev, uint8_t channel,
					       uint32_t programmed_len)
{
	const struct i2c_mchp_dev_config *const cfg = dev->config;
	struct dma_status st = {0};

	if ((programmed_len == 0U) ||
	    (dma_get_status(cfg->i2c_dma.dma_dev, channel, &st) != 0)) {
		return programmed_len;
	}

	if (st.pending_length <= programmed_len) {
		return programmed_len - st.pending_length;
	}

	return programmed_len;
}

/**
 * @brief Unmask DRDY interrupt after DMA completion.
 */
static void i2c_target_unmask_drdy_after_dma(const struct device *dev)
{
	struct i2c_mchp_dev_data *data = dev->data;

	if (data->tgt_drdy_masked && !data->tgt_tx_dma_active && !data->tgt_rx_dma_active) {
		i2c_target_int_enable(dev, SERCOM_I2CS_INTENSET_DRDY_Msk);
		data->tgt_drdy_masked = false;
	}
}

/**
 * @brief Mask DRDY interrupt for DMA operation.
 */
static void i2c_target_mask_drdy_for_dma(const struct device *dev)
{
	struct i2c_mchp_dev_data *data = dev->data;

	if (!data->tgt_drdy_masked) {
		i2c_target_int_disable(dev, SERCOM_I2CS_INTENSET_DRDY_Msk);
		data->tgt_drdy_masked = true;
	}
}

/**
 * @brief Target RX DMA completion callback.
 */
static void i2c_target_dma_rx_done(const struct device *dma_dev, void *arg,
				   uint32_t channel, int status)
{
	const struct device *dev = arg;
	struct i2c_mchp_dev_data *data = dev->data;
	const struct i2c_mchp_dev_config *const cfg = dev->config;
	struct i2c_target_config *cfg_active = data->dma_rx_target_cfg ?
		data->dma_rx_target_cfg : data->active_target_cfg;
	const struct i2c_target_callbacks *target_cb =
		(cfg_active != NULL) ? cfg_active->callbacks : NULL;

	ARG_UNUSED(dma_dev);
	ARG_UNUSED(channel);

	if (status < 0) {
		data->tgt_rx_dma_active = false;
		uint32_t delivered = i2c_target_dma_completed_bytes(
			dev, cfg->i2c_dma.rx_dma_channel, data->tgt_rx_block_size);
		i2c_target_dma_record_result(data, MCHP_SERCOM_G1_DMA_DIR_RX, delivered);
		(void)dma_stop(cfg->i2c_dma.dma_dev, cfg->i2c_dma.rx_dma_channel);
		i2c_target_unmask_drdy_after_dma(dev);
		return;
	}

	uint32_t delivered = i2c_target_dma_completed_bytes(
		dev, cfg->i2c_dma.rx_dma_channel, data->tgt_rx_block_size);

	i2c_target_dma_record_result(data, MCHP_SERCOM_G1_DMA_DIR_RX, delivered);

	if (target_cb && target_cb->buf_write_received) {
		target_cb->buf_write_received(cfg_active, data->tgt_rx_buf,
					      data->tgt_rx_block_size);
	}

	/* Re-arm for next block if still active */
	if (data->tgt_rx_dma_active) {
		struct dma_config dma_cfg = {0};
		struct dma_block_config dma_blk = {0};

		dma_cfg.channel_direction = PERIPHERAL_TO_MEMORY;
		dma_cfg.source_data_size = 1;
		dma_cfg.dest_data_size = 1;
		dma_cfg.user_data = (void *)dev;
		dma_cfg.dma_callback = i2c_target_dma_rx_done;
		dma_cfg.complete_callback_en = 1;
		dma_cfg.block_count = 1;
		dma_cfg.head_block = &dma_blk;
		dma_cfg.dma_slot = cfg->i2c_dma.rx_dma_request;

		dma_blk.block_size = data->tgt_rx_block_size;
		dma_blk.dest_address = (uint32_t)data->tgt_rx_buf;
		dma_blk.source_address = (uint32_t)i2c_get_dma_source_addr(dev);
		dma_blk.source_addr_adj = DMA_ADDR_ADJ_NO_CHANGE;

		if (dma_config(cfg->i2c_dma.dma_dev, cfg->i2c_dma.rx_dma_channel, &dma_cfg) == 0) {
			if (dma_start(cfg->i2c_dma.dma_dev, cfg->i2c_dma.rx_dma_channel) != 0) {
				data->tgt_rx_dma_active = false;
				i2c_target_unmask_drdy_after_dma(dev);
			}
		} else {
			data->tgt_rx_dma_active = false;
			i2c_target_unmask_drdy_after_dma(dev);
		}
	}
}

/**
 * @brief Target TX DMA completion callback.
 */
static void i2c_target_dma_tx_done(const struct device *dma_dev, void *arg,
				   uint32_t channel, int status)
{
	const struct device *dev = arg;
	struct i2c_mchp_dev_data *data = dev->data;

	ARG_UNUSED(dma_dev);
	ARG_UNUSED(channel);

	data->tgt_tx_dma_active = false;
	data->tgt_tx_buf_active = false;

	if (status < 0) {
		data->tgt_tx_dma_delivered_all = false;
		i2c_target_unmask_drdy_after_dma(dev);
		return;
	}

	data->tgt_tx_dma_delivered_all = true;
	i2c_target_unmask_drdy_after_dma(dev);
}

/**
 * @brief Start target RX DMA transfer.
 */
static int i2c_target_dma_rx_start(const struct device *dev)
{
	struct i2c_mchp_dev_data *data = dev->data;
	const struct i2c_mchp_dev_config *const cfg = dev->config;

	struct dma_config dma_cfg = {0};
	struct dma_block_config dma_blk = {0};

	dma_cfg.channel_direction = PERIPHERAL_TO_MEMORY;
	dma_cfg.source_data_size = 1;
	dma_cfg.dest_data_size = 1;
	dma_cfg.user_data = (void *)dev;
	dma_cfg.dma_callback = i2c_target_dma_rx_done;
	dma_cfg.complete_callback_en = 1;
	dma_cfg.block_count = 1;
	dma_cfg.head_block = &dma_blk;
	dma_cfg.dma_slot = cfg->i2c_dma.rx_dma_request;

	dma_blk.block_size = data->tgt_rx_block_size;
	dma_blk.dest_address = (uint32_t)data->tgt_rx_buf;
	dma_blk.source_address = (uint32_t)i2c_get_dma_source_addr(dev);
	dma_blk.source_addr_adj = DMA_ADDR_ADJ_NO_CHANGE;

	int ret = dma_config(cfg->i2c_dma.dma_dev, cfg->i2c_dma.rx_dma_channel, &dma_cfg);
	if (ret != 0) {
		return ret;
	}

	ret = dma_start(cfg->i2c_dma.dma_dev, cfg->i2c_dma.rx_dma_channel);
	if (ret == 0) {
		LOG_DBG("Target RX DMA armed for %u bytes", data->tgt_rx_block_size);
	}

	return ret;
}

/**
 * @brief Start target TX DMA transfer.
 */
static int i2c_target_dma_tx_start(const struct device *dev, uint8_t *ptr, uint32_t len)
{
	const struct i2c_mchp_dev_config *const cfg = dev->config;

	struct dma_config dma_cfg = {0};
	struct dma_block_config dma_blk = {0};

	dma_cfg.channel_direction = MEMORY_TO_PERIPHERAL;
	dma_cfg.source_data_size = 1;
	dma_cfg.dest_data_size = 1;
	dma_cfg.user_data = (void *)dev;
	dma_cfg.dma_callback = i2c_target_dma_tx_done;
	dma_cfg.complete_callback_en = 1;
	dma_cfg.block_count = 1;
	dma_cfg.head_block = &dma_blk;
	dma_cfg.dma_slot = cfg->i2c_dma.tx_dma_request;

	dma_blk.block_size = len;
	dma_blk.source_address = (uint32_t)ptr;
	dma_blk.dest_address = (uint32_t)i2c_get_dma_dest_addr(dev);
	dma_blk.dest_addr_adj = DMA_ADDR_ADJ_NO_CHANGE;

	int ret = dma_config(cfg->i2c_dma.dma_dev, cfg->i2c_dma.tx_dma_channel, &dma_cfg);
	if (ret != 0) {
		return ret;
	}

	ret = dma_start(cfg->i2c_dma.dma_dev, cfg->i2c_dma.tx_dma_channel);
	if (ret == 0) {
		LOG_DBG("Target TX DMA armed for %u bytes", len);
	}

	return ret;
}

/**
 * @brief Flush target RX DMA and deliver partial data.
 */
static uint32_t i2c_target_dma_rx_flush(const struct device *dev, struct dma_status *snapshot)
{
	struct i2c_mchp_dev_data *data = dev->data;
	const struct i2c_mchp_dev_config *const cfg = dev->config;
	uint32_t delivered = 0U;

	ARG_UNUSED(snapshot);

	if (!data->tgt_rx_dma_active) {
		return 0U;
	}

	struct dma_status st = {0};

	(void)dma_stop(cfg->i2c_dma.dma_dev, cfg->i2c_dma.rx_dma_channel);
	(void)dma_get_status(cfg->i2c_dma.dma_dev, cfg->i2c_dma.rx_dma_channel, &st);

	if (st.pending_length < data->tgt_rx_block_size) {
		delivered = data->tgt_rx_block_size - st.pending_length;
	}

	data->tgt_rx_dma_active = false;

	struct i2c_target_config *rx_cfg = data->dma_rx_target_cfg ?
		data->dma_rx_target_cfg : data->active_target_cfg;
	const struct i2c_target_callbacks *rx_cb =
		(rx_cfg != NULL) ? rx_cfg->callbacks : NULL;

	if ((delivered > 0U) && rx_cb && rx_cb->buf_write_received) {
		rx_cb->buf_write_received(rx_cfg, data->tgt_rx_buf, delivered);
	}

	i2c_target_dma_record_result(data, MCHP_SERCOM_G1_DMA_DIR_RX, delivered);

	return delivered;
}
#endif /* CONFIG_I2C_MCHP_DMA_DRIVEN && CONFIG_I2C_TARGET && CONFIG_I2C_TARGET_BUFFER_MODE */

#if defined(CONFIG_I2C_MCHP_SERCOM_G1_BUS_RECOVERY)
/**
 * @brief Set SCL line state for bit-bang bus recovery.
 */
static void i2c_mchp_bitbang_set_scl(void *io_context, int state)
{
	const struct i2c_mchp_dev_config *config = io_context;

	gpio_pin_set_dt(&config->scl, state);
}

/**
 * @brief Set SDA line state for bit-bang bus recovery.
 */
static void i2c_mchp_bitbang_set_sda(void *io_context, int state)
{
	const struct i2c_mchp_dev_config *config = io_context;

	gpio_pin_set_dt(&config->sda, state);
}

/**
 * @brief Get SDA line state for bit-bang bus recovery.
 */
static int i2c_mchp_bitbang_get_sda(void *io_context)
{
	const struct i2c_mchp_dev_config *config = io_context;

	return gpio_pin_get_dt(&config->sda) == 0 ? 0 : 1;
}
#endif /* CONFIG_I2C_MCHP_SERCOM_G1_BUS_RECOVERY */

#ifdef CONFIG_I2C_MCHP_DMA_DRIVEN
/**
 * @brief Clean up after I2C error and invoke callback.
 *
 * This function handles error cleanup for DMA-driven I2C transactions by:
 * - Stopping any in-flight DMA transfers
 * - Issuing a STOP condition on the bus
 * - Clearing status and interrupt flags
 * - Invoking the user callback with the error code
 *
 * @param dev Pointer to the I2C device structure.
 * @param error_code The error code to pass to the callback.
 */
static void i2c_error_cleanup_and_callback(const struct device *dev, int error_code)
{
	struct i2c_mchp_dev_data *data = dev->data;
	const struct i2c_mchp_dev_config *cfg = dev->config;
	sercom_registers_t *i2c_regs = cfg->regs;

#ifdef CONFIG_I2C_CALLBACK
	/*
	 * Check if error callback was already invoked for this transaction.
	 * This prevents double callbacks when both ISR and DMA callback try
	 * to handle the same error.
	 */
	if (data->error_callback_pending) {
		return;
	}
	data->error_callback_pending = true;
#endif

	/* Stop any in-flight DMA */
	if (cfg->i2c_dma.dma_dev != NULL) {
		(void)dma_stop(cfg->i2c_dma.dma_dev, cfg->i2c_dma.tx_dma_channel);
		(void)dma_stop(cfg->i2c_dma.dma_dev, cfg->i2c_dma.rx_dma_channel);
	}
	data->ctrl_dma_active = false;

	/* Wait for MB or SB flag to be set - hardware must be ready */
	uint32_t mb_wait = 10000;
	while (mb_wait-- > 0) {
		uint8_t intflags = i2c_regs->I2CM.SERCOM_INTFLAG;
		if ((intflags & (SERCOM_I2CM_INTFLAG_MB_Msk | SERCOM_I2CM_INTFLAG_SB_Msk)) != 0) {
			break;
		}
		k_busy_wait(1);
	}

	/* Issue STOP command */
	i2c_regs->I2CM.SERCOM_CTRLB =
		(i2c_regs->I2CM.SERCOM_CTRLB &
		 ~(SERCOM_I2CM_CTRLB_ACKACT_Msk | SERCOM_I2CM_CTRLB_CMD_Msk)) |
		(SERCOM_I2CM_CTRLB_ACKACT(1) | SERCOM_I2CM_CTRLB_CMD(0x3));

	/* Wait for STOP command to be synchronized */
	uint32_t sync_timeout = 10000;
	while ((i2c_regs->I2CM.SERCOM_SYNCBUSY & SERCOM_I2CM_SYNCBUSY_SYSOP_Msk) != 0 &&
	       sync_timeout-- > 0) {
		k_busy_wait(1);
	}

	/* Clear status and interrupt flags */
	i2c_controller_int_disable(dev, SERCOM_I2CM_INTENSET_Msk);
	i2c_controller_int_flag_clear(dev, SERCOM_I2CM_INTFLAG_Msk);
	i2c_controller_status_clear(dev, SERCOM_I2CM_STATUS_Msk);
	i2c_set_controller_bus_state_idle(dev);

#ifdef CONFIG_I2C_CALLBACK
	if (data->i2c_async_callback != NULL) {
		data->i2c_async_callback(dev, error_code, data->user_data);
	}
#endif
}

static void i2c_dma_write_done(const struct device *dma_dev, void *arg, uint32_t id, int error_code)
{
	struct i2c_mchp_dev_data *data = (struct i2c_mchp_dev_data *)arg;
	const struct device *dev = data->dev;
	const struct i2c_mchp_dev_config *cfg = dev->config;
	bool continue_next = false;

	ARG_UNUSED(dma_dev);
	ARG_UNUSED(id);

	unsigned int key = irq_lock();

	if (i2c_is_terminate_on_error(dev) == true) {
		irq_unlock(key);
		LOG_ERR("I2C termination due to previous error on %s: status=%d", dev->name,
			data->current_msg.status);

		if (data->i2c_async_callback != NULL) {
			data->i2c_async_callback(dev, (int)data->current_msg.status,
						 data->user_data);
		}

		return;
	}

	if (error_code < 0) {
		irq_unlock(key);
		LOG_ERR("DMA write error on %s: %d", dev->name, error_code);

		if (data->i2c_async_callback != NULL) {
			data->i2c_async_callback(dev, error_code, data->user_data);
		}

		return;
	}

	if (data->num_msgs > 1U) {
		uint8_t cur_flags = data->msgs_array[data->msg_index].flags;
		uint8_t next_flags = data->msgs_array[data->msg_index + 1U].flags;

		bool same_rw = ((cur_flags & I2C_MSG_RW_MASK) == (next_flags & I2C_MSG_RW_MASK));
		bool no_restart = ((next_flags & I2C_MSG_RESTART) == 0U);

		continue_next = same_rw && no_restart;
	}

	if (continue_next == true) {
		data->msg_index++;
		data->num_msgs--;

		data->current_msg.buffer = data->msgs_array[data->msg_index].buf;
		data->current_msg.size = data->msgs_array[data->msg_index].len;
		data->current_msg.status = 0U;

		irq_unlock(key);

		if (i2c_dma_write_config(dev) == 0) {
			int retval = dma_start(cfg->i2c_dma.dma_dev, cfg->i2c_dma.tx_dma_channel);

			if (retval != 0) {
				LOG_ERR("DMA write start failed on %s: %d", dev->name, retval);

				if (data->i2c_async_callback != NULL) {
					data->i2c_async_callback(dev, retval, data->user_data);
				}
			}
		} else {
			LOG_ERR("DMA write config failed on %s", dev->name);
			if (data->i2c_async_callback != NULL) {
				data->i2c_async_callback(dev, -EIO, data->user_data);
			}
		}

		return;
	}

	data->current_msg.size = 0U;
	irq_unlock(key);

	i2c_controller_int_enable(dev, SERCOM_I2CM_INTENSET_MB_Msk);
}

static void i2c_dma_read_done(const struct device *dma_dev, void *arg, uint32_t id, int error_code)
{
	struct i2c_mchp_dev_data *data = (struct i2c_mchp_dev_data *)arg;
	const struct device *dev = data->dev;
	const struct i2c_mchp_dev_config *cfg = dev->config;
	bool continue_next = false;

	ARG_UNUSED(dma_dev);
	ARG_UNUSED(id);

	unsigned int key = irq_lock();

	if (i2c_is_terminate_on_error(dev) == true) {
		irq_unlock(key);
		LOG_ERR("I2C termination due to previous error on %s: status=%d", dev->name,
			data->current_msg.status);

		if (data->i2c_async_callback != NULL) {
			data->i2c_async_callback(dev, (int)data->current_msg.status,
						 data->user_data);
		}

		return;
	}

	if (error_code < 0) {
		irq_unlock(key);
		LOG_ERR("DMA read error on %s: %d", dev->name, error_code);

		if (data->i2c_async_callback != NULL) {
			data->i2c_async_callback(dev, error_code, data->user_data);
		}

		return;
	}

	if (data->num_msgs > 1U) {
		uint8_t cur_flags = data->msgs_array[data->msg_index].flags;
		uint8_t next_flags = data->msgs_array[data->msg_index + 1U].flags;

		bool same_rw = ((cur_flags & I2C_MSG_RW_MASK) == (next_flags & I2C_MSG_RW_MASK));
		bool no_restart = ((next_flags & I2C_MSG_RESTART) == 0U);

		continue_next = same_rw && no_restart;
	}

	if (continue_next == true) {
		data->msg_index++;
		data->num_msgs--;

		data->current_msg.buffer = data->msgs_array[data->msg_index].buf;
		data->current_msg.size = data->msgs_array[data->msg_index].len;
		data->current_msg.status = 0U;

		irq_unlock(key);

		if (i2c_dma_read_config(dev) == I2C_MCHP_SUCCESS) {

			int retval = dma_start(cfg->i2c_dma.dma_dev, cfg->i2c_dma.rx_dma_channel);

			if (retval != I2C_MCHP_SUCCESS) {
				LOG_ERR("DMA read start failed on %s: %d", dev->name, retval);

				if (data->i2c_async_callback != NULL) {
					data->i2c_async_callback(dev, retval, data->user_data);
				}
			}

		} else {
			LOG_ERR("DMA read config failed on %s", dev->name);
			if (data->i2c_async_callback != NULL) {
				data->i2c_async_callback(dev, -EIO, data->user_data);
			}
		}

		return;
	}

	data->current_msg.size = 0U;
	irq_unlock(key);

	i2c_controller_int_enable(dev, SERCOM_I2CM_INTENSET_SB_Msk);
}

static int i2c_dma_write_config(const struct device *dev)
{
	struct i2c_mchp_dev_data *data = dev->data;
	const struct i2c_mchp_dev_config *const cfg = dev->config;
	struct dma_config dma_cfg = {0};
	struct dma_block_config dma_blk = {0};
	int retval = I2C_MCHP_SUCCESS;

	dma_cfg.channel_direction = MEMORY_TO_PERIPHERAL;
	dma_cfg.source_data_size = 1;
	dma_cfg.dest_data_size = 1;
	dma_cfg.user_data = data;
	dma_cfg.dma_callback = i2c_dma_write_done;
	dma_cfg.block_count = 1;
	dma_cfg.head_block = &dma_blk;
	dma_cfg.dma_slot = cfg->i2c_dma.tx_dma_request;

	dma_blk.block_size = data->current_msg.size;
	dma_blk.source_address = (uint32_t)data->current_msg.buffer;
	dma_blk.dest_address = (uint32_t)(&(cfg->regs->I2CM.SERCOM_DATA));
	dma_blk.dest_addr_adj = DMA_ADDR_ADJ_NO_CHANGE;

	retval = dma_config(cfg->i2c_dma.dma_dev, cfg->i2c_dma.tx_dma_channel, &dma_cfg);
	if (retval != I2C_MCHP_SUCCESS) {
		LOG_ERR("Write DMA configure on %s failed: %d", dev->name, retval);
		if (data->i2c_async_callback != NULL) {
			data->i2c_async_callback(dev, retval, data->user_data);
		}
	}

	return retval;
}

static int i2c_dma_read_config(const struct device *dev)
{
	struct i2c_mchp_dev_data *data = dev->data;
	const struct i2c_mchp_dev_config *const cfg = dev->config;
	struct dma_config dma_cfg = {0};
	struct dma_block_config dma_blk = {0};
	int retval = I2C_MCHP_SUCCESS;

	dma_cfg.channel_direction = PERIPHERAL_TO_MEMORY;
	dma_cfg.source_data_size = 1;
	dma_cfg.dest_data_size = 1;
	dma_cfg.user_data = data;
	dma_cfg.dma_callback = i2c_dma_read_done;
	dma_cfg.block_count = 1;
	dma_cfg.head_block = &dma_blk;
	dma_cfg.dma_slot = cfg->i2c_dma.rx_dma_request;

	dma_blk.block_size = data->current_msg.size;
	dma_blk.dest_address = (uint32_t)data->current_msg.buffer;
	dma_blk.source_address = (uint32_t)(&(cfg->regs->I2CM.SERCOM_DATA));
	dma_blk.source_addr_adj = DMA_ADDR_ADJ_NO_CHANGE;

	retval = dma_config(cfg->i2c_dma.dma_dev, cfg->i2c_dma.rx_dma_channel, &dma_cfg);
	if (retval != I2C_MCHP_SUCCESS) {
		LOG_ERR("Read DMA configure on %s failed: %d", dev->name, retval);
		if (data->i2c_async_callback != NULL) {
			data->i2c_async_callback(dev, retval, data->user_data);
		}
	}

	return retval;
}
#endif /*CONFIG_I2C_MCHP_DMA_DRIVEN*/

#ifdef CONFIG_I2C_CALLBACK
static int i2c_mchp_transfer_cb(const struct device *dev, struct i2c_msg *msgs, uint8_t num_msgs,
				uint16_t addr, i2c_callback_t i2c_async_callback, void *user_data)
{
	struct i2c_mchp_dev_data *data = dev->data;
	uint32_t addr_reg;

	if (num_msgs == 0) {
		LOG_ERR("Invalid number of messages (num_msgs = 0)");
		return -EINVAL;
	}
	if (data->target_mode == true) {
		LOG_ERR("Device currently running in target mode\n");
		return -EBUSY;
	}

	for (uint8_t i = 0U; i < num_msgs; i++) {
		if ((msgs[i].len == 0U) || (msgs[i].buf == NULL)) {
			LOG_ERR("Invalid I2C message");
			return -EINVAL;
		}
	}

	k_mutex_lock(&data->i2c_bus_mutex, K_FOREVER);
	data->num_msgs = num_msgs;
	data->msgs_array = msgs;
	data->i2c_async_callback = i2c_async_callback;
	data->user_data = user_data;
	data->target_addr = addr;
	data->msg_index = 0;

	i2c_controller_int_disable(dev, SERCOM_I2CM_INTENSET_Msk);
	i2c_controller_int_flag_clear(dev, SERCOM_I2CM_INTFLAG_Msk);
	i2c_controller_status_clear(dev, SERCOM_I2CM_STATUS_Msk);

	data->current_msg.buffer = data->msgs_array[data->msg_index].buf;
	data->current_msg.size = data->msgs_array[data->msg_index].len;
	data->current_msg.status = 0;

	addr_reg = addr << 1U;
	bool is_read = ((data->msgs_array->flags & I2C_MSG_RW_MASK) == I2C_MSG_READ);

	if (is_read == true) {
		addr_reg |= I2C_MESSAGE_DIR_READ;
	}

#ifdef CONFIG_I2C_MCHP_DMA_DRIVEN
	int retval = i2c_configure_dma(dev, is_read);

	if (retval == I2C_MCHP_SUCCESS) {
		i2c_controller_addr_write(dev, addr_reg);
		retval = i2c_start_dma(dev, is_read);
	}

	if (retval != I2C_MCHP_SUCCESS) {
		LOG_ERR("I2C DMA start failed on %s: error=%d", dev->name, retval);

		if (data->i2c_async_callback != NULL) {
			data->i2c_async_callback(dev, retval, user_data);
		}
	}
#else
	i2c_controller_addr_write(dev, addr_reg);
	i2c_controller_int_enable(dev, SERCOM_I2CM_INTENSET_Msk);
#endif /*CONFIG_I2C_MCHP_DMA_DRIVEN*/

	k_mutex_unlock(&data->i2c_bus_mutex);

	return I2C_MCHP_SUCCESS;
}
#endif /*CONFIG_I2C_CALLBACK*/

#ifndef CONFIG_I2C_MCHP_INTERRUPT_DRIVEN
static bool i2c_is_nack(const struct device *dev)
{
	bool retval;
	sercom_registers_t *i2c_regs = ((const struct i2c_mchp_dev_config *)(dev)->config)->regs;

	if ((i2c_regs->I2CM.SERCOM_CTRLA & SERCOM_I2CM_CTRLA_MODE_I2C_MASTER) ==
	    SERCOM_I2CM_CTRLA_MODE_I2C_MASTER) {
		retval = ((i2c_regs->I2CM.SERCOM_STATUS & SERCOM_I2CM_STATUS_RXNACK_Msk) != 0);
	} else {
		retval = ((i2c_regs->I2CS.SERCOM_STATUS & SERCOM_I2CS_STATUS_RXNACK_Msk) != 0);
	}

	return retval;
}

static int i2c_poll_in(const struct device *dev)
{
	struct i2c_mchp_dev_data *data = dev->data;

	if (i2c_is_nack(dev) == true) {
		i2c_controller_transfer_stop(dev);
		LOG_ERR("NACK received during I2C read operation");
		return -EIO;
	}

	for (uint32_t i = 0; i < data->current_msg.size; i++) {
		if (WAIT_FOR(((i2c_controller_int_flag_get(dev) & SERCOM_I2CM_INTFLAG_SB_Msk) != 0),
			     TIMEOUT_VALUE_US, k_busy_wait(DELAY_US)) == false) {
			LOG_ERR("Timeout waiting for SB flag");
			return -ETIMEDOUT;
		}

		/* Stop the I2C transfer when reading the last byte. */
		if (i == data->current_msg.size - 1) {
			i2c_controller_transfer_stop(dev);
		}
		data->current_msg.buffer[i] = i2c_byte_read(dev);
	}

	return I2C_MCHP_SUCCESS;
}

static int i2c_poll_out(const struct device *dev)
{
	struct i2c_mchp_dev_data *data = dev->data;

	if (i2c_is_nack(dev) == true) {
		i2c_controller_transfer_stop(dev);
		LOG_ERR("NACK received during I2C write operation");
		return -EIO;
	}

	for (uint32_t i = 0; i < data->current_msg.size; i++) {
		if (WAIT_FOR(((i2c_controller_int_flag_get(dev) & SERCOM_I2CM_INTFLAG_MB_Msk) != 0),
			     TIMEOUT_VALUE_US, k_busy_wait(DELAY_US)) == false) {
			LOG_ERR("Timeout waiting for MB flag");
			return -ETIMEDOUT;
		}

		i2c_byte_write(dev, data->current_msg.buffer[i]);

		/* Check for a NACK condition after writing each byte. */
		if (i2c_is_nack(dev) == true) {
			i2c_controller_transfer_stop(dev);
			LOG_ERR("NACK received during byte write operation");
			return -EIO;
		}
	}

	i2c_controller_transfer_stop(dev);

	return I2C_MCHP_SUCCESS;
}
#endif /*!CONFIG_I2C_MCHP_INTERRUPT_DRIVEN*/

static int i2c_validate_transfer_params(const struct i2c_mchp_dev_data *data, struct i2c_msg *msgs,
					uint8_t num_msgs)
{
	if (num_msgs == 0) {
		LOG_ERR("Invalid number of messages (num_msgs = 0)");
		return -EINVAL;
	}

	if (data->target_mode == true) {
		LOG_ERR("Device currently configured in target mode\n");
		return -EBUSY;
	}

	/* Check for empty messages (invalid read/write). */
	for (uint8_t i = 0; i < num_msgs; i++) {
		if (msgs[i].len == 0 || msgs[i].buf == NULL) {
			LOG_ERR("Invalid transfer: message[%u] has null buffer or zero length", i);
			return -EINVAL;
		}
	}

	return I2C_MCHP_SUCCESS;
}

#ifdef CONFIG_I2C_MCHP_INTERRUPT_DRIVEN
static int i2c_check_interrupt_flag_errors(const struct device *dev, struct i2c_mchp_dev_data *data)
{
	if (data->current_msg.status == 0) {
		return I2C_MCHP_SUCCESS;
	}
	if ((data->current_msg.status & SERCOM_I2CM_STATUS_ARBLOST_Msk) ==
	    SERCOM_I2CM_STATUS_ARBLOST_Msk) {
		LOG_ERR("Arbitration lost on %s", dev->name);
		return -EAGAIN;
	}

	LOG_ERR("Transaction error on %s: %08X", dev->name, data->current_msg.status);

	return -EIO;
}
#endif /*CONFIG_I2C_MCHP_INTERRUPT_DRIVEN*/

static int i2c_mchp_transfer(const struct device *dev, struct i2c_msg *msgs, uint8_t num_msgs,
			     uint16_t addr)
{
	struct i2c_mchp_dev_data *data = dev->data;
	uint32_t addr_reg;
	int retval;

	retval = i2c_validate_transfer_params(data, msgs, num_msgs);
	if (retval != I2C_MCHP_SUCCESS) {
		LOG_ERR("Invalid transfer parameters");
		return retval;
	}

	k_mutex_lock(&data->i2c_bus_mutex, K_FOREVER);

	i2c_controller_int_disable(dev, SERCOM_I2CM_INTENSET_Msk);
	i2c_controller_int_flag_clear(dev, SERCOM_I2CM_INTFLAG_Msk);
	i2c_controller_status_clear(dev, SERCOM_I2CM_STATUS_Msk);

	data->num_msgs = num_msgs;
	data->msgs_array = msgs;
	data->msg_index = 0;
	data->target_addr = addr;

	while (data->num_msgs > 0) {

		data->current_msg.buffer = data->msgs_array[data->msg_index].buf;
		data->current_msg.size = data->msgs_array[data->msg_index].len;
		data->current_msg.status = 0;

		addr_reg = addr << 1U;
		if ((data->msgs_array[data->msg_index].flags & I2C_MSG_RW_MASK) == I2C_MSG_READ) {
			addr_reg |= I2C_MESSAGE_DIR_READ;
		}
		i2c_controller_addr_write(dev, addr_reg);

#ifdef CONFIG_I2C_MCHP_INTERRUPT_DRIVEN
		i2c_controller_int_enable(dev, SERCOM_I2CM_INTENSET_Msk);

		/* Wait for transfer completion */
		retval = k_sem_take(&data->i2c_sync_sem, I2C_TRANSFER_TIMEOUT_MSEC);
		if (retval != 0) {
			LOG_ERR("Transfer timeout on %s", dev->name);
			i2c_controller_transfer_stop(dev);
			break;
		}

		retval = i2c_check_interrupt_flag_errors(dev, data);
		if (retval != I2C_MCHP_SUCCESS) {
			LOG_ERR("I2C interrupt flag error: %d", retval);
			break;
		}
#else
		if ((data->msgs_array[data->msg_index].flags & I2C_MSG_RW_MASK) == I2C_MSG_READ) {
			retval = i2c_poll_in(dev);
		} else {
			retval = i2c_poll_out(dev);
		}
		if (retval != I2C_MCHP_SUCCESS) {
			LOG_ERR("I2C polling transfer failed: %d", retval);
			break;
		}
#endif /*CONFIG_I2C_MCHP_INTERRUPT_DRIVEN*/

		data->num_msgs--;
		data->msg_index++;
	}
	k_mutex_unlock(&data->i2c_bus_mutex);

	return retval;
}

static int i2c_mchp_recover_bus(const struct device *dev)
{
	struct i2c_mchp_dev_data *data = dev->data;
	const struct i2c_mchp_dev_config *const cfg = dev->config;
	int retval = I2C_MCHP_SUCCESS;

	k_mutex_lock(&data->i2c_bus_mutex, K_FOREVER);

#if defined(CONFIG_I2C_MCHP_SERCOM_G1_BUS_RECOVERY)
	struct i2c_bitbang bitbang_ctx;
	struct i2c_bitbang_io bitbang_io = {
		.set_scl = i2c_mchp_bitbang_set_scl,
		.set_sda = i2c_mchp_bitbang_set_sda,
		.get_sda = i2c_mchp_bitbang_get_sda,
	};
	uint32_t bitrate_cfg = I2C_MODE_CONTROLLER | i2c_map_dt_bitrate(cfg->bitrate);

	/* Disable peripheral and interrupts so we can safely drive pins as GPIO */
	i2c_controller_enable(dev, false);
	i2c_controller_int_disable(dev, SERCOM_I2CM_INTENSET_Msk);

	if (!gpio_is_ready_dt(&cfg->scl) || !gpio_is_ready_dt(&cfg->sda)) {
		LOG_ERR("SCL/SDA GPIO not ready for recovery");
		retval = -EIO;
		goto out_unlock;
	}

	retval = gpio_pin_configure_dt(&cfg->scl, GPIO_OUTPUT_HIGH);
	if (retval != 0) {
		LOG_ERR("Failed to configure SCL for recovery: %d", retval);
		goto out_unlock;
	}

	retval = gpio_pin_configure_dt(&cfg->sda, GPIO_OUTPUT_HIGH);
	if (retval != 0) {
		LOG_ERR("Failed to configure SDA for recovery: %d", retval);
		goto out_unlock;
	}

	i2c_bitbang_init(&bitbang_ctx, &bitbang_io, (void *)cfg);
	retval = i2c_bitbang_configure(&bitbang_ctx, bitrate_cfg);
	if (retval != 0) {
		LOG_ERR("Bitbang configure failed: %d", retval);
		goto restore_pins;
	}

	retval = i2c_bitbang_recover_bus(&bitbang_ctx);

	/* Sample SDA after recovery attempt */
	(void)gpio_pin_configure_dt(&cfg->sda, GPIO_INPUT);
	k_busy_wait(50);

	int sda_state = gpio_pin_get_dt(&cfg->sda);

	if (sda_state >= 0 && sda_state > 0) {
		if (retval != 0) {
			LOG_INF("Bitbang recovery reported %d but SDA is high; treating as success",
				retval);
		}
		retval = 0;
	} else if (retval != 0) {
		LOG_ERR("Bitbang bus recovery failed: %d", retval);
	}

restore_pins:
	/* Restore pinmux to peripheral function */
	(void)pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);

	/* Re-enable controller and drive bus idle */
	i2c_controller_enable(dev, true);
	i2c_set_controller_bus_state_idle(dev);

out_unlock:
#else
	/* Basic recovery: just reset pins and peripheral */
	i2c_controller_enable(dev, false);
	i2c_controller_int_disable(dev, SERCOM_I2CM_INTENSET_Msk);

	retval = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
	if (retval != I2C_MCHP_SUCCESS) {
		LOG_ERR("Failed to apply default pin state: %d", retval);
		k_mutex_unlock(&data->i2c_bus_mutex);
		return retval;
	}

	i2c_controller_enable(dev, true);
	i2c_set_controller_bus_state_idle(dev);
#endif /* CONFIG_I2C_MCHP_SERCOM_G1_BUS_RECOVERY */

	k_mutex_unlock(&data->i2c_bus_mutex);

	return retval;
}

static int i2c_mchp_get_config(const struct device *dev, uint32_t *dev_config)
{
	struct i2c_mchp_dev_data *data = dev->data;

	if (data->dev_config == 0U) {
		LOG_ERR("Device configuration not initialized");
		return -EINVAL;
	}

	if (dev_config == NULL) {
		LOG_ERR("dev_config pointer is NULL");
		return -EINVAL;
	}

	*dev_config = data->dev_config;
	LOG_DBG("Retrieved I2C device configuration: 0x%08X", *dev_config);

	return I2C_MCHP_SUCCESS;
}

static int i2c_set_apply_bitrate(const struct device *dev, uint32_t config)
{
	uint32_t sys_clock_rate = 0;
	uint32_t bitrate;
	const struct i2c_mchp_dev_config *const cfg = dev->config;

	switch (I2C_SPEED_GET(config)) {
	case I2C_SPEED_STANDARD:
		bitrate = KHZ(100);
		break;
	case I2C_SPEED_FAST:
		bitrate = KHZ(400);
		break;
	case I2C_SPEED_FAST_PLUS:
		bitrate = MHZ(1);
		break;
	case I2C_SPEED_HIGH:
		bitrate = MHZ(3.4);
		break;
	default:
		LOG_ERR("Unsupported speed code: %d", I2C_SPEED_GET(config));
		return -ENOTSUP;
	}

	clock_control_get_rate(cfg->i2c_clock.clock_dev, cfg->i2c_clock.gclk_sys, &sys_clock_rate);
	if (sys_clock_rate == 0) {
		LOG_ERR("Failed to retrieve system clock rate.");
		return -EIO;
	}
	if (i2c_set_baudrate(dev, bitrate, sys_clock_rate) != true) {
		LOG_ERR("Failed to set I2C baud rate to %u Hz.", bitrate);
		return -EIO;
	}

	return I2C_MCHP_SUCCESS;
}

static int i2c_mchp_configure(const struct device *dev, uint32_t config)
{
	struct i2c_mchp_dev_data *data = dev->data;
	int retval;

	if (data->target_mode == true) {
		LOG_ERR("Cannot reconfigure while device is in target mode.");
		return -EBUSY;
	}

	k_mutex_lock(&data->i2c_bus_mutex, K_FOREVER);
	i2c_controller_enable(dev, false);

	if ((config & I2C_MODE_CONTROLLER) == I2C_MODE_CONTROLLER) {

		i2c_set_controller_mode(dev);
	}
	if (I2C_SPEED_GET(config) != I2C_MCHP_SUCCESS) {

		retval = i2c_set_apply_bitrate(dev, config);
		if (retval != I2C_MCHP_SUCCESS) {
			LOG_ERR("Failed to set bitrate: %d", retval);
			k_mutex_unlock(&data->i2c_bus_mutex);
			return retval;
		}
	}

	data->dev_config = I2C_SPEED_GET(config);
	i2c_controller_enable(dev, true);
	i2c_set_controller_bus_state_idle(dev);
	k_mutex_unlock(&data->i2c_bus_mutex);

	return retval;
}

static int i2c_mchp_init(const struct device *dev)
{
	struct i2c_mchp_dev_data *data = dev->data;
	const struct i2c_mchp_dev_config *const cfg = dev->config;
	int retval;

	retval = clock_control_on(cfg->i2c_clock.clock_dev, cfg->i2c_clock.gclk_sys);
	if (retval != I2C_MCHP_SUCCESS) {
		LOG_ERR("Failed to enable GCLK_SYS clock: %d", retval);
		return retval;
	}

	retval = clock_control_on(cfg->i2c_clock.clock_dev, cfg->i2c_clock.mclk_sys);
	if (retval != I2C_MCHP_SUCCESS) {
		LOG_ERR("Failed to enable main clock: %d", retval);
		return retval;
	}

	i2c_swrst(dev);
	k_mutex_init(&data->i2c_bus_mutex);
	k_sem_init(&data->i2c_sync_sem, 0, 1);
	data->target_mode = false;

	retval = pinctrl_apply_state(cfg->pcfg, PINCTRL_STATE_DEFAULT);
	if (retval != I2C_MCHP_SUCCESS) {
		LOG_ERR("Failed to apply pinctrl state: %d", retval);
		return retval;
	}

	retval = i2c_configure(dev, (I2C_MODE_CONTROLLER | i2c_map_dt_bitrate(cfg->bitrate)));
	if (retval != I2C_MCHP_SUCCESS) {
		LOG_ERR("Failed to apply pinctrl state. Error: %d", retval);
		return retval;
	}

#ifdef CONFIG_I2C_MCHP_DMA_DRIVEN
	data->dev = dev;
	data->cfg = cfg;

	if ((cfg->i2c_dma.tx_dma_channel == 0xFFU) || (cfg->i2c_dma.rx_dma_channel == 0xFFU)) {
		LOG_ERR("Invalid DMA configuration: TX or RX DMA channel is disabled (0xFF)");
		return -EINVAL;
	}

	if (device_is_ready(cfg->i2c_dma.dma_dev) == false) {
		LOG_ERR("DMA device not ready");
		return -ENODEV;
	}

	int dma_ch = cfg->i2c_dma.tx_dma_channel;
	int dma_ch_request = dma_request_channel(cfg->i2c_dma.dma_dev, &dma_ch);

	/* No valid channel available. */
	if (dma_ch_request != cfg->i2c_dma.tx_dma_channel) {
		LOG_ERR("TX DMA channel %d unavailable", cfg->i2c_dma.tx_dma_channel);
		return -EBUSY;
	}

	dma_ch = cfg->i2c_dma.rx_dma_channel;
	dma_ch_request = dma_request_channel(cfg->i2c_dma.dma_dev, &dma_ch);

	/* No valid channel available. */
	if (dma_ch_request != cfg->i2c_dma.rx_dma_channel) {
		LOG_ERR("RX DMA channel %d unavailable", cfg->i2c_dma.rx_dma_channel);
		return -EBUSY;
	}

#endif /*CONFIG_I2C_MCHP_DMA_DRIVEN*/

	i2c_controller_enable(dev, false);
	cfg->irq_config_func(dev);
	i2c_controller_runstandby_enable(dev);
	i2c_controller_enable(dev, true);
	i2c_set_controller_bus_state_idle(dev);

	return I2C_MCHP_SUCCESS;
}

static DEVICE_API(i2c, i2c_mchp_api) = {
	.configure = i2c_mchp_configure,
	.get_config = i2c_mchp_get_config,
	.transfer = i2c_mchp_transfer,
#ifdef CONFIG_I2C_MCHP_TARGET
	.target_register = i2c_mchp_target_register,
	.target_unregister = i2c_mchp_target_unregister,
#endif /*CONFIG_I2C_MCHP_TARGET*/
#ifdef CONFIG_I2C_CALLBACK
	.transfer_cb = i2c_mchp_transfer_cb,
#endif /*CONFIG_I2C_CALLBACK*/
	.recover_bus = i2c_mchp_recover_bus,
};

#define I2C_MCHP_REG_DEFN(n) .regs = (sercom_registers_t *)DT_INST_REG_ADDR(n),

#if DT_INST_IRQ_HAS_IDX(0, 3)
#define I2C_MCHP_IRQ_HANDLER(n)                                                                    \
	static void i2c_mchp_irq_config_##n(const struct device *dev)                              \
	{                                                                                          \
		I2C_MCHP_IRQ_CONNECT(n, 0);                                                        \
		I2C_MCHP_IRQ_CONNECT(n, 1);                                                        \
		I2C_MCHP_IRQ_CONNECT(n, 2);                                                        \
		I2C_MCHP_IRQ_CONNECT(n, 3);                                                        \
	}
#else
#define I2C_MCHP_IRQ_HANDLER(n)                                                                    \
	static void i2c_mchp_irq_config_##n(const struct device *dev)                              \
	{                                                                                          \
		I2C_MCHP_IRQ_CONNECT(n, 0);                                                        \
	}
#endif /*DT_INST_IRQ_HAS_IDX(0, 3)*/

#define I2C_MCHP_CLOCK_DEFN(n)                                                                     \
	.i2c_clock.clock_dev = DEVICE_DT_GET(DT_NODELABEL(clock)),                                 \
	.i2c_clock.mclk_sys = (void *)(DT_INST_CLOCKS_CELL_BY_NAME(n, mclk, subsystem)),           \
	.i2c_clock.gclk_sys = (void *)(DT_INST_CLOCKS_CELL_BY_NAME(n, gclk, subsystem)),

#if CONFIG_I2C_MCHP_DMA_DRIVEN
#define I2C_MCHP_DMA_CHECK(n)                                                                      \
	BUILD_ASSERT(DT_INST_NODE_HAS_PROP(n, dmas),                                               \
		     "DMA is enabled for I2C instance " #n                                         \
		     " but 'dmas' property is missing in the devicetree.")
#define I2C_MCHP_DMA_CHANNELS(n)                                                                   \
	.i2c_dma.dma_dev = DEVICE_DT_GET(MCHP_DT_INST_DMA_CTLR(n, tx)),                            \
	.i2c_dma.tx_dma_request = MCHP_DT_INST_DMA_TRIGSRC(n, tx),                                 \
	.i2c_dma.tx_dma_channel = MCHP_DT_INST_DMA_CHANNEL(n, tx),                                 \
	.i2c_dma.rx_dma_request = MCHP_DT_INST_DMA_TRIGSRC(n, rx),                                 \
	.i2c_dma.rx_dma_channel = MCHP_DT_INST_DMA_CHANNEL(n, rx),
#else
#define I2C_MCHP_DMA_CHECK(n)
#define I2C_MCHP_DMA_CHANNELS(n)
#endif /*CONFIG_I2C_MCHP_DMA_DRIVEN*/

#define I2C_MCHP_IRQ_CONNECT(n, m)                                                                 \
	do {                                                                                       \
		IRQ_CONNECT(DT_INST_IRQ_BY_IDX(n, m, irq), DT_INST_IRQ_BY_IDX(n, m, priority),     \
			    i2c_mchp_isr, DEVICE_DT_INST_GET(n), 0);                               \
		irq_enable(DT_INST_IRQ_BY_IDX(n, m, irq));                                         \
	} while (false)

#if defined(CONFIG_I2C_MCHP_SERCOM_G1_BUS_RECOVERY)
#define I2C_MCHP_RECOVERY_PINS(n)                                                                  \
	.scl = GPIO_DT_SPEC_INST_GET(n, scl_gpios),                                                \
	.sda = GPIO_DT_SPEC_INST_GET(n, sda_gpios),
#else
#define I2C_MCHP_RECOVERY_PINS(n)
#endif

#define I2C_MCHP_CONFIG_DEFN(n)                                                                    \
	static const struct i2c_mchp_dev_config i2c_mchp_dev_config_##n = {                        \
		.pcfg = PINCTRL_DT_INST_DEV_CONFIG_GET(n),                                         \
		I2C_MCHP_RECOVERY_PINS(n)                                                          \
		.bitrate = DT_INST_PROP(n, clock_frequency),                                       \
		.irq_config_func = &i2c_mchp_irq_config_##n,                                       \
		.run_in_standby = DT_INST_PROP(n, run_in_standby_en),                              \
		I2C_MCHP_REG_DEFN(n) I2C_MCHP_CLOCK_DEFN(n) I2C_MCHP_DMA_CHANNELS(n)}

#define I2C_MCHP_DEVICE_INIT(n)                                                                    \
	I2C_MCHP_DMA_CHECK(n);                                                                     \
	PINCTRL_DT_INST_DEFINE(n);                                                                 \
	static void i2c_mchp_irq_config_##n(const struct device *dev);                             \
	I2C_MCHP_CONFIG_DEFN(n);                                                                   \
	static struct i2c_mchp_dev_data i2c_mchp_dev_data_##n;                                     \
	I2C_DEVICE_DT_INST_DEFINE(n, i2c_mchp_init, NULL, &i2c_mchp_dev_data_##n,                  \
				  &i2c_mchp_dev_config_##n, POST_KERNEL, CONFIG_I2C_INIT_PRIORITY, \
				  &i2c_mchp_api);                                                  \
	I2C_MCHP_IRQ_HANDLER(n)

DT_INST_FOREACH_STATUS_OKAY(I2C_MCHP_DEVICE_INIT)
