# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+half_adder half_adder structural
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... skipped, nothing to simulate in SLP mode : 0.0 [s]
# SLP: Finished : 0.0 [s]
# ELAB2: Elaboration final pass complete - time: 0.1 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 6421 kB (elbread=427 elab2=5855 kernel=139 sdf=0)
# KERNEL: ASDB file was created in location C:\Users\emily\Git\ece443_project1\ALU\src\wave.asdb
#  12:11 PM, Wednesday, October 18, 2023
#  Simulation has been initialized
acom -O3 -e 100 -work alu -2002  "$dsn/src/Full Adder.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/emily/Git/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# Error: COMP96_0078: Full Adder.vhd : (57, 14): Unknown identifier "Sum1".
# Error: COMP96_0078: Full Adder.vhd : (58, 16): Unknown identifier "Carry1".
# Error: COMP96_0078: Full Adder.vhd : (63, 12): Unknown identifier "Sum1".
# Error: COMP96_0078: Full Adder.vhd : (66, 16): Unknown identifier "Carry2".
# Error: COMP96_0078: Full Adder.vhd : (70, 11): Unknown identifier "Carry1".
# Error: COMP96_0078: Full Adder.vhd : (70, 21): Unknown identifier "Carry2".
# Error: COMP96_0133: Full Adder.vhd : (70, 21): Cannot find object declaration.
# Error: COMP96_0133: Full Adder.vhd : (70, 11): Cannot find object declaration.
# Error: COMP96_0077: Full Adder.vhd : (70, 11): Undefined type of expression. Expected type 'STD_ULOGIC'.
# Compile failure 9 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Full Adder.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/emily/Git/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# Error: COMP96_0078: Full Adder.vhd : (58, 7): Unknown identifier "Carry".
# Error: COMP96_0133: Full Adder.vhd : (58, 7): Cannot find object declaration.
# Error: COMP96_0112: Full Adder.vhd : (58, 7): "Carry" does not match the formal name.
# Error: COMP96_0078: Full Adder.vhd : (66, 7): Unknown identifier "Carry".
# Error: COMP96_0133: Full Adder.vhd : (66, 7): Cannot find object declaration.
# Error: COMP96_0112: Full Adder.vhd : (66, 7): "Carry" does not match the formal name.
# Compile failure 6 Errors 0 Warnings  Analysis time :  16.0 [ms]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Full Adder.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/emily/Git/ece443_project1/ALU/src/Full Adder.vhd
# Compile Entity "Full_Adder"
# Compile Architecture "structural" of Entity "Full_Adder"
# Compile success 0 Errors 0 Warnings  Analysis time :  47.0 [ms]
acom -O3 -e 100 -work alu -2002  "$dsn/src/Half Adder.vhd"
# Warning: DAGGEN_0523: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# File: C:/Users/emily/Git/ece443_project1/ALU/src/Half Adder.vhd
# Compile Entity "and_gate"
# Compile Architecture "structural" of Entity "and_gate"
# Compile Entity "xor_gate"
# Compile Architecture "structural" of Entity "xor_gate"
# Compile Entity "half_