[N
34
13
5 i_D11
12
5 i_D12
14
5 i_D13
15
5 i_D14
16
5 i_D15
29
8 iInstExt
17
7 mux16t1
5
10 ADDR_WIDTH
9
8 mux2t1_n
6
5 reg_n
8
1 N
32
5 mixed
3
3 rtl
11
8 dataflow
28
9 structure
27
14 mips_processor
34
12 OUTPUT_TRACE
31
2 tb
10
13 mux16t1_32bit
4
10 DATA_WIDTH
7
10 structural
2
3 mem
33
9 gCLK_HPER
1
80 /home/scurlock/CprE381/Proj2/HW/cpre381-toolflow/containers/sim_container_0/work
30
9 iInstAddr
19
4 i_D1
18
4 i_D3
20
4 i_D4
21
4 i_D5
22
4 i_D6
23
4 i_D7
24
4 i_D8
25
4 i_D9
26
5 i_D10
]
[G
1
9
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
9
7
2
8
1
0
5
0
0 0
0
0
]
[G
1
6
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
6
7
2
8
1
0
64
0
0 0
0
0
]
[G
1
6
7
3
8
1
0
162
0
0 0
0
0
]
[G
1
6
7
4
8
1
0
119
0
0 0
0
0
]
[G
1
6
7
5
8
1
0
112
0
0 0
0
0
]
[G
1
31
32
1
34
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
2
3
1
5
1
0
10
0
0 0
0
0
]
[G
1
31
32
1
33
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
31
32
1
8
1
0
32
0
0 0
0
0
]
[G
1
27
28
1
8
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[P
1
17
11
18
19
1
0
0
]
[P
1
17
11
20
19
1
0
0
]
[P
1
17
11
21
19
1
0
0
]
[P
1
17
11
22
19
1
0
0
]
[P
1
17
11
23
19
1
0
0
]
[P
1
17
11
24
19
1
0
0
]
[P
1
17
11
25
19
1
0
0
]
[P
1
10
11
12
13
1
0
0
]
[P
1
10
11
14
13
1
0
0
]
[P
1
10
11
15
13
1
0
0
]
[P
1
10
11
16
13
1
0
0
]
[P
1
27
28
29
30
1
0
0
]
[P
1
17
11
26
19
1
0
0
]
[P
1
17
11
13
19
1
0
0
]
[P
1
17
11
12
19
1
0
0
]
[P
1
17
11
14
19
1
0
0
]
[P
1
17
11
15
19
1
0
0
]
[P
1
17
11
16
19
1
0
0
]
