
PW-2_firm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000050c8  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000054  08005250  08005250  00015250  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080052a4  080052a4  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  080052a4  080052a4  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  080052a4  080052a4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080052a4  080052a4  000152a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080052a8  080052a8  000152a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  080052ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
 10 .bss          00000164  20000070  20000070  00020070  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200001d4  200001d4  00020070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 13 .debug_info   00011410  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002396  00000000  00000000  000314b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000df0  00000000  00000000  00033848  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000d28  00000000  00000000  00034638  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001cdc7  00000000  00000000  00035360  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00010ca5  00000000  00000000  00052127  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000a3f6a  00000000  00000000  00062dcc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00106d36  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003ca4  00000000  00000000  00106d88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000070 	.word	0x20000070
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08005238 	.word	0x08005238

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000074 	.word	0x20000074
 80001c4:	08005238 	.word	0x08005238

080001c8 <_ZN7stm_CAN9CAN_303x84sendEmNS_7ID_typeENS_10Frame_typeEPhm>:

#include "CAN303x8.h"

namespace stm_CAN {

HAL_StatusTypeDef CAN_303x8::send(uint32_t ID, ID_type ide, Frame_type rtr, uint8_t *data, uint32_t data_len) {
 80001c8:	b580      	push	{r7, lr}
 80001ca:	b08c      	sub	sp, #48	; 0x30
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	60f8      	str	r0, [r7, #12]
 80001d0:	60b9      	str	r1, [r7, #8]
 80001d2:	4611      	mov	r1, r2
 80001d4:	461a      	mov	r2, r3
 80001d6:	460b      	mov	r3, r1
 80001d8:	71fb      	strb	r3, [r7, #7]
 80001da:	4613      	mov	r3, r2
 80001dc:	71bb      	strb	r3, [r7, #6]
	if(data_len > 8)
 80001de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80001e0:	2b08      	cmp	r3, #8
 80001e2:	d901      	bls.n	80001e8 <_ZN7stm_CAN9CAN_303x84sendEmNS_7ID_typeENS_10Frame_typeEPhm+0x20>
		return HAL_ERROR;
 80001e4:	2301      	movs	r3, #1
 80001e6:	e017      	b.n	8000218 <_ZN7stm_CAN9CAN_303x84sendEmNS_7ID_typeENS_10Frame_typeEPhm+0x50>
	CAN_TxHeaderTypeDef TxHeader;
	uint32_t TxMailbox;
	TxHeader.StdId = ID;
 80001e8:	68bb      	ldr	r3, [r7, #8]
 80001ea:	61bb      	str	r3, [r7, #24]
	TxHeader.ExtId = ID;
 80001ec:	68bb      	ldr	r3, [r7, #8]
 80001ee:	61fb      	str	r3, [r7, #28]
	TxHeader.IDE = ide;
 80001f0:	79fb      	ldrb	r3, [r7, #7]
 80001f2:	623b      	str	r3, [r7, #32]
	TxHeader.RTR = rtr;
 80001f4:	79bb      	ldrb	r3, [r7, #6]
 80001f6:	627b      	str	r3, [r7, #36]	; 0x24
	TxHeader.DLC = data_len;
 80001f8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80001fa:	62bb      	str	r3, [r7, #40]	; 0x28
	TxHeader.TransmitGlobalTime = DISABLE;
 80001fc:	2300      	movs	r3, #0
 80001fe:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
	return HAL_CAN_AddTxMessage(hcan, &TxHeader, data, &TxMailbox);
 8000202:	68fb      	ldr	r3, [r7, #12]
 8000204:	6858      	ldr	r0, [r3, #4]
 8000206:	f107 0314 	add.w	r3, r7, #20
 800020a:	f107 0118 	add.w	r1, r7, #24
 800020e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000210:	f001 fa1a 	bl	8001648 <HAL_CAN_AddTxMessage>
 8000214:	4603      	mov	r3, r0
 8000216:	bf00      	nop
}
 8000218:	4618      	mov	r0, r3
 800021a:	3730      	adds	r7, #48	; 0x30
 800021c:	46bd      	mov	sp, r7
 800021e:	bd80      	pop	{r7, pc}

08000220 <_ZN7stm_CAN9CAN_303x817subscribe_messageEmNS_7ID_typeENS_10Frame_typeENS_4FIFOE>:

HAL_StatusTypeDef CAN_303x8::subscribe_message(uint32_t ID, ID_type ide, Frame_type rtr, FIFO fifo) {
 8000220:	b580      	push	{r7, lr}
 8000222:	b092      	sub	sp, #72	; 0x48
 8000224:	af00      	add	r7, sp, #0
 8000226:	60f8      	str	r0, [r7, #12]
 8000228:	60b9      	str	r1, [r7, #8]
 800022a:	4611      	mov	r1, r2
 800022c:	461a      	mov	r2, r3
 800022e:	460b      	mov	r3, r1
 8000230:	71fb      	strb	r3, [r7, #7]
 8000232:	4613      	mov	r3, r2
 8000234:	71bb      	strb	r3, [r7, #6]
	uint32_t id_for_filter = (ID << ((ide == ID_type::std)?21:3)) | ide | rtr;
 8000236:	79fb      	ldrb	r3, [r7, #7]
 8000238:	2b00      	cmp	r3, #0
 800023a:	d101      	bne.n	8000240 <_ZN7stm_CAN9CAN_303x817subscribe_messageEmNS_7ID_typeENS_10Frame_typeENS_4FIFOE+0x20>
 800023c:	2315      	movs	r3, #21
 800023e:	e000      	b.n	8000242 <_ZN7stm_CAN9CAN_303x817subscribe_messageEmNS_7ID_typeENS_10Frame_typeENS_4FIFOE+0x22>
 8000240:	2303      	movs	r3, #3
 8000242:	68ba      	ldr	r2, [r7, #8]
 8000244:	409a      	lsls	r2, r3
 8000246:	79fb      	ldrb	r3, [r7, #7]
 8000248:	431a      	orrs	r2, r3
 800024a:	79bb      	ldrb	r3, [r7, #6]
 800024c:	4313      	orrs	r3, r2
 800024e:	63fb      	str	r3, [r7, #60]	; 0x3c
	int filter_buffer_index = -1;
 8000250:	f04f 33ff 	mov.w	r3, #4294967295
 8000254:	647b      	str	r3, [r7, #68]	; 0x44
	for(int i = 0; i < 14; i++){
 8000256:	2300      	movs	r3, #0
 8000258:	643b      	str	r3, [r7, #64]	; 0x40
 800025a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800025c:	2b0d      	cmp	r3, #13
 800025e:	dc50      	bgt.n	8000302 <_ZN7stm_CAN9CAN_303x817subscribe_messageEmNS_7ID_typeENS_10Frame_typeENS_4FIFOE+0xe2>
		switch(this->filter_buffer[i].list){
 8000260:	68fb      	ldr	r3, [r7, #12]
 8000262:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8000264:	323c      	adds	r2, #60	; 0x3c
 8000266:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
 800026a:	2b02      	cmp	r3, #2
 800026c:	d021      	beq.n	80002b2 <_ZN7stm_CAN9CAN_303x817subscribe_messageEmNS_7ID_typeENS_10Frame_typeENS_4FIFOE+0x92>
 800026e:	2b02      	cmp	r3, #2
 8000270:	dc43      	bgt.n	80002fa <_ZN7stm_CAN9CAN_303x817subscribe_messageEmNS_7ID_typeENS_10Frame_typeENS_4FIFOE+0xda>
 8000272:	2b00      	cmp	r3, #0
 8000274:	d002      	beq.n	800027c <_ZN7stm_CAN9CAN_303x817subscribe_messageEmNS_7ID_typeENS_10Frame_typeENS_4FIFOE+0x5c>
 8000276:	2b01      	cmp	r3, #1
 8000278:	d003      	beq.n	8000282 <_ZN7stm_CAN9CAN_303x817subscribe_messageEmNS_7ID_typeENS_10Frame_typeENS_4FIFOE+0x62>
 800027a:	e03e      	b.n	80002fa <_ZN7stm_CAN9CAN_303x817subscribe_messageEmNS_7ID_typeENS_10Frame_typeENS_4FIFOE+0xda>
		case filter_buffer_status::list::empty:
			filter_buffer_index = i;
 800027c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800027e:	647b      	str	r3, [r7, #68]	; 0x44
			break;
 8000280:	e03b      	b.n	80002fa <_ZN7stm_CAN9CAN_303x817subscribe_messageEmNS_7ID_typeENS_10Frame_typeENS_4FIFOE+0xda>
		case filter_buffer_status::list::filled_harf:
			if(this->filter_buffer[i].fifo == fifo){
 8000282:	68fa      	ldr	r2, [r7, #12]
 8000284:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000286:	333c      	adds	r3, #60	; 0x3c
 8000288:	005b      	lsls	r3, r3, #1
 800028a:	4413      	add	r3, r2
 800028c:	785b      	ldrb	r3, [r3, #1]
 800028e:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 8000292:	429a      	cmp	r2, r3
 8000294:	d12c      	bne.n	80002f0 <_ZN7stm_CAN9CAN_303x817subscribe_messageEmNS_7ID_typeENS_10Frame_typeENS_4FIFOE+0xd0>
				if(this->subscribed_id[i*2] == id_for_filter)
 8000296:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000298:	005a      	lsls	r2, r3, #1
 800029a:	68fb      	ldr	r3, [r7, #12]
 800029c:	3202      	adds	r2, #2
 800029e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80002a2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80002a4:	429a      	cmp	r2, r3
 80002a6:	d101      	bne.n	80002ac <_ZN7stm_CAN9CAN_303x817subscribe_messageEmNS_7ID_typeENS_10Frame_typeENS_4FIFOE+0x8c>
					return HAL_OK;
 80002a8:	2300      	movs	r3, #0
 80002aa:	e09f      	b.n	80003ec <_ZN7stm_CAN9CAN_303x817subscribe_messageEmNS_7ID_typeENS_10Frame_typeENS_4FIFOE+0x1cc>
				else{
					filter_buffer_index = i;
 80002ac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80002ae:	647b      	str	r3, [r7, #68]	; 0x44
					break;
 80002b0:	e023      	b.n	80002fa <_ZN7stm_CAN9CAN_303x817subscribe_messageEmNS_7ID_typeENS_10Frame_typeENS_4FIFOE+0xda>
				}
			}else{
				continue;
			}
		case filter_buffer_status::list::filled:
			if(this->filter_buffer[i].fifo == fifo){
 80002b2:	68fa      	ldr	r2, [r7, #12]
 80002b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80002b6:	333c      	adds	r3, #60	; 0x3c
 80002b8:	005b      	lsls	r3, r3, #1
 80002ba:	4413      	add	r3, r2
 80002bc:	785b      	ldrb	r3, [r3, #1]
 80002be:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 80002c2:	429a      	cmp	r2, r3
 80002c4:	d116      	bne.n	80002f4 <_ZN7stm_CAN9CAN_303x817subscribe_messageEmNS_7ID_typeENS_10Frame_typeENS_4FIFOE+0xd4>
				if(this->subscribed_id[i*2] == id_for_filter || this->subscribed_id[i*2+1] == id_for_filter)
 80002c6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80002c8:	005a      	lsls	r2, r3, #1
 80002ca:	68fb      	ldr	r3, [r7, #12]
 80002cc:	3202      	adds	r2, #2
 80002ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80002d2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80002d4:	429a      	cmp	r2, r3
 80002d6:	d009      	beq.n	80002ec <_ZN7stm_CAN9CAN_303x817subscribe_messageEmNS_7ID_typeENS_10Frame_typeENS_4FIFOE+0xcc>
 80002d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80002da:	005b      	lsls	r3, r3, #1
 80002dc:	1c5a      	adds	r2, r3, #1
 80002de:	68fb      	ldr	r3, [r7, #12]
 80002e0:	3202      	adds	r2, #2
 80002e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80002e6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80002e8:	429a      	cmp	r2, r3
 80002ea:	d105      	bne.n	80002f8 <_ZN7stm_CAN9CAN_303x817subscribe_messageEmNS_7ID_typeENS_10Frame_typeENS_4FIFOE+0xd8>
					return HAL_OK;
 80002ec:	2300      	movs	r3, #0
 80002ee:	e07d      	b.n	80003ec <_ZN7stm_CAN9CAN_303x817subscribe_messageEmNS_7ID_typeENS_10Frame_typeENS_4FIFOE+0x1cc>
				continue;
 80002f0:	bf00      	nop
 80002f2:	e002      	b.n	80002fa <_ZN7stm_CAN9CAN_303x817subscribe_messageEmNS_7ID_typeENS_10Frame_typeENS_4FIFOE+0xda>
				else{
					continue;
				}
			}else{
				continue;
 80002f4:	bf00      	nop
 80002f6:	e000      	b.n	80002fa <_ZN7stm_CAN9CAN_303x817subscribe_messageEmNS_7ID_typeENS_10Frame_typeENS_4FIFOE+0xda>
					continue;
 80002f8:	bf00      	nop
	for(int i = 0; i < 14; i++){
 80002fa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80002fc:	3301      	adds	r3, #1
 80002fe:	643b      	str	r3, [r7, #64]	; 0x40
 8000300:	e7ab      	b.n	800025a <_ZN7stm_CAN9CAN_303x817subscribe_messageEmNS_7ID_typeENS_10Frame_typeENS_4FIFOE+0x3a>
			}
		}
	}
	if(filter_buffer_index == -1)
 8000302:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000304:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000308:	d101      	bne.n	800030e <_ZN7stm_CAN9CAN_303x817subscribe_messageEmNS_7ID_typeENS_10Frame_typeENS_4FIFOE+0xee>
		return HAL_ERROR;
 800030a:	2301      	movs	r3, #1
 800030c:	e06e      	b.n	80003ec <_ZN7stm_CAN9CAN_303x817subscribe_messageEmNS_7ID_typeENS_10Frame_typeENS_4FIFOE+0x1cc>
	uint32_t id_for_filter_first = (this->filter_buffer[filter_buffer_index].list == filter_buffer_status::list::empty)?id_for_filter:this->subscribed_id[filter_buffer_index*2];
 800030e:	68fb      	ldr	r3, [r7, #12]
 8000310:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8000312:	323c      	adds	r2, #60	; 0x3c
 8000314:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
 8000318:	2b00      	cmp	r3, #0
 800031a:	d006      	beq.n	800032a <_ZN7stm_CAN9CAN_303x817subscribe_messageEmNS_7ID_typeENS_10Frame_typeENS_4FIFOE+0x10a>
 800031c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800031e:	005a      	lsls	r2, r3, #1
 8000320:	68fb      	ldr	r3, [r7, #12]
 8000322:	3202      	adds	r2, #2
 8000324:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000328:	e000      	b.n	800032c <_ZN7stm_CAN9CAN_303x817subscribe_messageEmNS_7ID_typeENS_10Frame_typeENS_4FIFOE+0x10c>
 800032a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800032c:	63bb      	str	r3, [r7, #56]	; 0x38
	CAN_FilterTypeDef filter;
	filter.FilterIdHigh = id_for_filter_first >> 16;
 800032e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000330:	0c1b      	lsrs	r3, r3, #16
 8000332:	613b      	str	r3, [r7, #16]
	filter.FilterIdLow = id_for_filter_first & 0xffff;
 8000334:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8000336:	b29b      	uxth	r3, r3
 8000338:	617b      	str	r3, [r7, #20]
	filter.FilterMaskIdHigh = id_for_filter >> 16; 
 800033a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800033c:	0c1b      	lsrs	r3, r3, #16
 800033e:	61bb      	str	r3, [r7, #24]
	filter.FilterMaskIdLow = id_for_filter & 0xffff;
 8000340:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000342:	b29b      	uxth	r3, r3
 8000344:	61fb      	str	r3, [r7, #28]
	filter.FilterScale = Filter_scale::_32;
 8000346:	2301      	movs	r3, #1
 8000348:	62fb      	str	r3, [r7, #44]	; 0x2c
	filter.FilterMode = Filter_mode::list;
 800034a:	2301      	movs	r3, #1
 800034c:	62bb      	str	r3, [r7, #40]	; 0x28
	filter.FilterFIFOAssignment = fifo;
 800034e:	f897 3050 	ldrb.w	r3, [r7, #80]	; 0x50
 8000352:	623b      	str	r3, [r7, #32]
	filter.FilterActivation = Filter_activation::enable;
 8000354:	2301      	movs	r3, #1
 8000356:	633b      	str	r3, [r7, #48]	; 0x30
	filter.FilterBank = filter_buffer_index;
 8000358:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800035a:	627b      	str	r3, [r7, #36]	; 0x24
	if(HAL_CAN_ConfigFilter(this->hcan, &filter) != HAL_OK)
 800035c:	68fb      	ldr	r3, [r7, #12]
 800035e:	685b      	ldr	r3, [r3, #4]
 8000360:	f107 0210 	add.w	r2, r7, #16
 8000364:	4611      	mov	r1, r2
 8000366:	4618      	mov	r0, r3
 8000368:	f001 f817 	bl	800139a <HAL_CAN_ConfigFilter>
 800036c:	4603      	mov	r3, r0
 800036e:	2b00      	cmp	r3, #0
 8000370:	bf14      	ite	ne
 8000372:	2301      	movne	r3, #1
 8000374:	2300      	moveq	r3, #0
 8000376:	b2db      	uxtb	r3, r3
 8000378:	2b00      	cmp	r3, #0
 800037a:	d001      	beq.n	8000380 <_ZN7stm_CAN9CAN_303x817subscribe_messageEmNS_7ID_typeENS_10Frame_typeENS_4FIFOE+0x160>
		return HAL_ERROR;
 800037c:	2301      	movs	r3, #1
 800037e:	e035      	b.n	80003ec <_ZN7stm_CAN9CAN_303x817subscribe_messageEmNS_7ID_typeENS_10Frame_typeENS_4FIFOE+0x1cc>
	this->filter_buffer[filter_buffer_index].fifo = fifo;
 8000380:	68fa      	ldr	r2, [r7, #12]
 8000382:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000384:	333c      	adds	r3, #60	; 0x3c
 8000386:	005b      	lsls	r3, r3, #1
 8000388:	4413      	add	r3, r2
 800038a:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800038e:	705a      	strb	r2, [r3, #1]
	if(this->filter_buffer[filter_buffer_index].list == filter_buffer_status::list::empty){
 8000390:	68fb      	ldr	r3, [r7, #12]
 8000392:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8000394:	323c      	adds	r2, #60	; 0x3c
 8000396:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
 800039a:	2b00      	cmp	r3, #0
 800039c:	d10e      	bne.n	80003bc <_ZN7stm_CAN9CAN_303x817subscribe_messageEmNS_7ID_typeENS_10Frame_typeENS_4FIFOE+0x19c>
		this->filter_buffer[filter_buffer_index].list = filter_buffer_status::list::filled_harf;
 800039e:	68fb      	ldr	r3, [r7, #12]
 80003a0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80003a2:	323c      	adds	r2, #60	; 0x3c
 80003a4:	2101      	movs	r1, #1
 80003a6:	f803 1012 	strb.w	r1, [r3, r2, lsl #1]
		this->subscribed_id[filter_buffer_index*2] = id_for_filter;
 80003aa:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80003ac:	005a      	lsls	r2, r3, #1
 80003ae:	68fb      	ldr	r3, [r7, #12]
 80003b0:	3202      	adds	r2, #2
 80003b2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80003b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		return HAL_OK;
 80003b8:	2300      	movs	r3, #0
 80003ba:	e017      	b.n	80003ec <_ZN7stm_CAN9CAN_303x817subscribe_messageEmNS_7ID_typeENS_10Frame_typeENS_4FIFOE+0x1cc>
	}else if(this->filter_buffer[filter_buffer_index].list == filter_buffer_status::list::filled_harf){
 80003bc:	68fb      	ldr	r3, [r7, #12]
 80003be:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80003c0:	323c      	adds	r2, #60	; 0x3c
 80003c2:	f813 3012 	ldrb.w	r3, [r3, r2, lsl #1]
 80003c6:	2b01      	cmp	r3, #1
 80003c8:	d10f      	bne.n	80003ea <_ZN7stm_CAN9CAN_303x817subscribe_messageEmNS_7ID_typeENS_10Frame_typeENS_4FIFOE+0x1ca>
		this->filter_buffer[filter_buffer_index].list = filter_buffer_status::list::filled;
 80003ca:	68fb      	ldr	r3, [r7, #12]
 80003cc:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80003ce:	323c      	adds	r2, #60	; 0x3c
 80003d0:	2102      	movs	r1, #2
 80003d2:	f803 1012 	strb.w	r1, [r3, r2, lsl #1]
		this->subscribed_id[filter_buffer_index*2+1] = id_for_filter;
 80003d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80003d8:	005b      	lsls	r3, r3, #1
 80003da:	1c5a      	adds	r2, r3, #1
 80003dc:	68fb      	ldr	r3, [r7, #12]
 80003de:	3202      	adds	r2, #2
 80003e0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 80003e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		return HAL_OK;
 80003e6:	2300      	movs	r3, #0
 80003e8:	e000      	b.n	80003ec <_ZN7stm_CAN9CAN_303x817subscribe_messageEmNS_7ID_typeENS_10Frame_typeENS_4FIFOE+0x1cc>
	}else{
		return HAL_ERROR;
 80003ea:	2301      	movs	r3, #1
	}
}
 80003ec:	4618      	mov	r0, r3
 80003ee:	3748      	adds	r7, #72	; 0x48
 80003f0:	46bd      	mov	sp, r7
 80003f2:	bd80      	pop	{r7, pc}

080003f4 <_ZN7stm_CAN9CAN_303x84readENS_4FIFOEPh>:
	}else{
		return HAL_ERROR;
	}
}

read_retval CAN_303x8::read(FIFO fifo, uint8_t *data){
 80003f4:	b580      	push	{r7, lr}
 80003f6:	b08c      	sub	sp, #48	; 0x30
 80003f8:	af00      	add	r7, sp, #0
 80003fa:	60f8      	str	r0, [r7, #12]
 80003fc:	460b      	mov	r3, r1
 80003fe:	607a      	str	r2, [r7, #4]
 8000400:	72fb      	strb	r3, [r7, #11]
	uint32_t fifofilllevel = HAL_CAN_GetRxFifoFillLevel(this->hcan, fifo);
 8000402:	68fb      	ldr	r3, [r7, #12]
 8000404:	685b      	ldr	r3, [r3, #4]
 8000406:	7afa      	ldrb	r2, [r7, #11]
 8000408:	4611      	mov	r1, r2
 800040a:	4618      	mov	r0, r3
 800040c:	f001 fb09 	bl	8001a22 <HAL_CAN_GetRxFifoFillLevel>
 8000410:	62f8      	str	r0, [r7, #44]	; 0x2c
	if(fifofilllevel == 0)
 8000412:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000414:	2b00      	cmp	r3, #0
 8000416:	d101      	bne.n	800041c <_ZN7stm_CAN9CAN_303x84readENS_4FIFOEPh+0x28>
		return read_retval::no_message;
 8000418:	2300      	movs	r3, #0
 800041a:	e017      	b.n	800044c <_ZN7stm_CAN9CAN_303x84readENS_4FIFOEPh+0x58>
	CAN_RxHeaderTypeDef RxHeader;
	if(HAL_CAN_GetRxMessage(this->hcan, fifo, &RxHeader, data) != HAL_OK)
 800041c:	68fb      	ldr	r3, [r7, #12]
 800041e:	6858      	ldr	r0, [r3, #4]
 8000420:	7af9      	ldrb	r1, [r7, #11]
 8000422:	f107 0210 	add.w	r2, r7, #16
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	f001 f9e9 	bl	80017fe <HAL_CAN_GetRxMessage>
 800042c:	4603      	mov	r3, r0
 800042e:	2b00      	cmp	r3, #0
 8000430:	bf14      	ite	ne
 8000432:	2301      	movne	r3, #1
 8000434:	2300      	moveq	r3, #0
 8000436:	b2db      	uxtb	r3, r3
 8000438:	2b00      	cmp	r3, #0
 800043a:	d001      	beq.n	8000440 <_ZN7stm_CAN9CAN_303x84readENS_4FIFOEPh+0x4c>
		return read_retval::error;
 800043c:	2303      	movs	r3, #3
 800043e:	e005      	b.n	800044c <_ZN7stm_CAN9CAN_303x84readENS_4FIFOEPh+0x58>
	if(fifofilllevel == 1){
 8000440:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000442:	2b01      	cmp	r3, #1
 8000444:	d101      	bne.n	800044a <_ZN7stm_CAN9CAN_303x84readENS_4FIFOEPh+0x56>
		return read_retval::message_received;
 8000446:	2301      	movs	r3, #1
 8000448:	e000      	b.n	800044c <_ZN7stm_CAN9CAN_303x84readENS_4FIFOEPh+0x58>
	}else{
		return read_retval::more_message_received;
 800044a:	2302      	movs	r3, #2
	}
}
 800044c:	4618      	mov	r0, r3
 800044e:	3730      	adds	r7, #48	; 0x30
 8000450:	46bd      	mov	sp, r7
 8000452:	bd80      	pop	{r7, pc}

08000454 <_ZN7stm_CAN9CAN_303x8C1EP19__CAN_HandleTypeDef>:
	}else{
		return read_retval::more_message_received;
	}
}

CAN_303x8::CAN_303x8(CAN_HandleTypeDef *hcan) {
 8000454:	b580      	push	{r7, lr}
 8000456:	b082      	sub	sp, #8
 8000458:	af00      	add	r7, sp, #0
 800045a:	6078      	str	r0, [r7, #4]
 800045c:	6039      	str	r1, [r7, #0]
 800045e:	4a08      	ldr	r2, [pc, #32]	; (8000480 <_ZN7stm_CAN9CAN_303x8C1EP19__CAN_HandleTypeDef+0x2c>)
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated constructor stub
	this->hcan = hcan;
 8000464:	687b      	ldr	r3, [r7, #4]
 8000466:	683a      	ldr	r2, [r7, #0]
 8000468:	605a      	str	r2, [r3, #4]
	HAL_CAN_Start(this->hcan);
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	685b      	ldr	r3, [r3, #4]
 800046e:	4618      	mov	r0, r3
 8000470:	f001 f85d 	bl	800152e <HAL_CAN_Start>
}
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	4618      	mov	r0, r3
 8000478:	3708      	adds	r7, #8
 800047a:	46bd      	mov	sp, r7
 800047c:	bd80      	pop	{r7, pc}
 800047e:	bf00      	nop
 8000480:	08005264 	.word	0x08005264

08000484 <_ZN7stm_CAN9CAN_303x8D1Ev>:

CAN_303x8::~CAN_303x8() {
 8000484:	b580      	push	{r7, lr}
 8000486:	b082      	sub	sp, #8
 8000488:	af00      	add	r7, sp, #0
 800048a:	6078      	str	r0, [r7, #4]
 800048c:	4a06      	ldr	r2, [pc, #24]	; (80004a8 <_ZN7stm_CAN9CAN_303x8D1Ev+0x24>)
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
	HAL_CAN_Stop(this->hcan);
 8000492:	687b      	ldr	r3, [r7, #4]
 8000494:	685b      	ldr	r3, [r3, #4]
 8000496:	4618      	mov	r0, r3
 8000498:	f001 f88d 	bl	80015b6 <HAL_CAN_Stop>
}
 800049c:	687b      	ldr	r3, [r7, #4]
 800049e:	4618      	mov	r0, r3
 80004a0:	3708      	adds	r7, #8
 80004a2:	46bd      	mov	sp, r7
 80004a4:	bd80      	pop	{r7, pc}
 80004a6:	bf00      	nop
 80004a8:	08005264 	.word	0x08005264

080004ac <_ZN7stm_CAN9CAN_303x8D0Ev>:
CAN_303x8::~CAN_303x8() {
 80004ac:	b580      	push	{r7, lr}
 80004ae:	b082      	sub	sp, #8
 80004b0:	af00      	add	r7, sp, #0
 80004b2:	6078      	str	r0, [r7, #4]
}
 80004b4:	6878      	ldr	r0, [r7, #4]
 80004b6:	f7ff ffe5 	bl	8000484 <_ZN7stm_CAN9CAN_303x8D1Ev>
 80004ba:	2194      	movs	r1, #148	; 0x94
 80004bc:	6878      	ldr	r0, [r7, #4]
 80004be:	f004 fe28 	bl	8005112 <_ZdlPvj>
 80004c2:	687b      	ldr	r3, [r7, #4]
 80004c4:	4618      	mov	r0, r3
 80004c6:	3708      	adds	r7, #8
 80004c8:	46bd      	mov	sp, r7
 80004ca:	bd80      	pop	{r7, pc}

080004cc <_ZN6ws28128NeoPixel19update_write_bufferEv>:

#include "NeoPixel.h"

namespace ws2812 {

void NeoPixel::update_write_buffer(){
 80004cc:	b480      	push	{r7}
 80004ce:	b085      	sub	sp, #20
 80004d0:	af00      	add	r7, sp, #0
 80004d2:	6078      	str	r0, [r7, #4]
	for(uint8_t i = 0; i < pixel_num; i++){
 80004d4:	2300      	movs	r3, #0
 80004d6:	73fb      	strb	r3, [r7, #15]
 80004d8:	7bfb      	ldrb	r3, [r7, #15]
 80004da:	2b03      	cmp	r3, #3
 80004dc:	d854      	bhi.n	8000588 <_ZN6ws28128NeoPixel19update_write_bufferEv+0xbc>
		for(uint8_t j = 0; j < color_num; j++){
 80004de:	2300      	movs	r3, #0
 80004e0:	73bb      	strb	r3, [r7, #14]
 80004e2:	7bbb      	ldrb	r3, [r7, #14]
 80004e4:	2b02      	cmp	r3, #2
 80004e6:	d84b      	bhi.n	8000580 <_ZN6ws28128NeoPixel19update_write_bufferEv+0xb4>
			uint8_t color = 	(j == 0) ? NeoPixel::colors[i].green
 80004e8:	7bbb      	ldrb	r3, [r7, #14]
 80004ea:	2b00      	cmp	r3, #0
 80004ec:	d108      	bne.n	8000500 <_ZN6ws28128NeoPixel19update_write_bufferEv+0x34>
 80004ee:	7bfa      	ldrb	r2, [r7, #15]
 80004f0:	6879      	ldr	r1, [r7, #4]
 80004f2:	4613      	mov	r3, r2
 80004f4:	005b      	lsls	r3, r3, #1
 80004f6:	4413      	add	r3, r2
 80004f8:	440b      	add	r3, r1
 80004fa:	3370      	adds	r3, #112	; 0x70
 80004fc:	781b      	ldrb	r3, [r3, #0]
 80004fe:	e018      	b.n	8000532 <_ZN6ws28128NeoPixel19update_write_bufferEv+0x66>
 8000500:	7bbb      	ldrb	r3, [r7, #14]
 8000502:	2b01      	cmp	r3, #1
 8000504:	d108      	bne.n	8000518 <_ZN6ws28128NeoPixel19update_write_bufferEv+0x4c>
							: 	(j == 1) ? NeoPixel::colors[i].red
 8000506:	7bfa      	ldrb	r2, [r7, #15]
			uint8_t color = 	(j == 0) ? NeoPixel::colors[i].green
 8000508:	6879      	ldr	r1, [r7, #4]
 800050a:	4613      	mov	r3, r2
 800050c:	005b      	lsls	r3, r3, #1
 800050e:	4413      	add	r3, r2
 8000510:	440b      	add	r3, r1
 8000512:	336f      	adds	r3, #111	; 0x6f
 8000514:	781b      	ldrb	r3, [r3, #0]
 8000516:	e00c      	b.n	8000532 <_ZN6ws28128NeoPixel19update_write_bufferEv+0x66>
 8000518:	7bbb      	ldrb	r3, [r7, #14]
 800051a:	2b02      	cmp	r3, #2
 800051c:	d108      	bne.n	8000530 <_ZN6ws28128NeoPixel19update_write_bufferEv+0x64>
							: 	(j == 2) ? NeoPixel::colors[i].blue : 0;
 800051e:	7bfa      	ldrb	r2, [r7, #15]
			uint8_t color = 	(j == 0) ? NeoPixel::colors[i].green
 8000520:	6879      	ldr	r1, [r7, #4]
 8000522:	4613      	mov	r3, r2
 8000524:	005b      	lsls	r3, r3, #1
 8000526:	4413      	add	r3, r2
 8000528:	440b      	add	r3, r1
 800052a:	3371      	adds	r3, #113	; 0x71
 800052c:	781b      	ldrb	r3, [r3, #0]
 800052e:	e000      	b.n	8000532 <_ZN6ws28128NeoPixel19update_write_bufferEv+0x66>
 8000530:	2300      	movs	r3, #0
 8000532:	733b      	strb	r3, [r7, #12]
			for(uint8_t k = 0; k < byte; k++){
 8000534:	2300      	movs	r3, #0
 8000536:	737b      	strb	r3, [r7, #13]
 8000538:	7b7b      	ldrb	r3, [r7, #13]
 800053a:	2b07      	cmp	r3, #7
 800053c:	d81c      	bhi.n	8000578 <_ZN6ws28128NeoPixel19update_write_bufferEv+0xac>
				NeoPixel::write_buffer[(i * color_num + j) * byte + k] = ((color & (0x80 >> k)) > 0) ? NeoPixel::high : NeoPixel::low;
 800053e:	7b3a      	ldrb	r2, [r7, #12]
 8000540:	7b7b      	ldrb	r3, [r7, #13]
 8000542:	2180      	movs	r1, #128	; 0x80
 8000544:	fa41 f303 	asr.w	r3, r1, r3
 8000548:	4013      	ands	r3, r2
 800054a:	2b00      	cmp	r3, #0
 800054c:	dd02      	ble.n	8000554 <_ZN6ws28128NeoPixel19update_write_bufferEv+0x88>
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	7b1a      	ldrb	r2, [r3, #12]
 8000552:	e001      	b.n	8000558 <_ZN6ws28128NeoPixel19update_write_bufferEv+0x8c>
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	7b5a      	ldrb	r2, [r3, #13]
 8000558:	7bf9      	ldrb	r1, [r7, #15]
 800055a:	460b      	mov	r3, r1
 800055c:	005b      	lsls	r3, r3, #1
 800055e:	4419      	add	r1, r3
 8000560:	7bbb      	ldrb	r3, [r7, #14]
 8000562:	440b      	add	r3, r1
 8000564:	00d9      	lsls	r1, r3, #3
 8000566:	7b7b      	ldrb	r3, [r7, #13]
 8000568:	440b      	add	r3, r1
 800056a:	6879      	ldr	r1, [r7, #4]
 800056c:	440b      	add	r3, r1
 800056e:	739a      	strb	r2, [r3, #14]
			for(uint8_t k = 0; k < byte; k++){
 8000570:	7b7b      	ldrb	r3, [r7, #13]
 8000572:	3301      	adds	r3, #1
 8000574:	737b      	strb	r3, [r7, #13]
 8000576:	e7df      	b.n	8000538 <_ZN6ws28128NeoPixel19update_write_bufferEv+0x6c>
		for(uint8_t j = 0; j < color_num; j++){
 8000578:	7bbb      	ldrb	r3, [r7, #14]
 800057a:	3301      	adds	r3, #1
 800057c:	73bb      	strb	r3, [r7, #14]
 800057e:	e7b0      	b.n	80004e2 <_ZN6ws28128NeoPixel19update_write_bufferEv+0x16>
	for(uint8_t i = 0; i < pixel_num; i++){
 8000580:	7bfb      	ldrb	r3, [r7, #15]
 8000582:	3301      	adds	r3, #1
 8000584:	73fb      	strb	r3, [r7, #15]
 8000586:	e7a7      	b.n	80004d8 <_ZN6ws28128NeoPixel19update_write_bufferEv+0xc>
			}
		}
	}
	NeoPixel::write_buffer[data_len] = 0;
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	2200      	movs	r2, #0
 800058c:	f883 206e 	strb.w	r2, [r3, #110]	; 0x6e
}
 8000590:	bf00      	nop
 8000592:	3714      	adds	r7, #20
 8000594:	46bd      	mov	sp, r7
 8000596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059a:	4770      	bx	lr

0800059c <_ZN6ws28128NeoPixel4rendEv>:

void NeoPixel::rend(){
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
	update_write_buffer();
 80005a4:	6878      	ldr	r0, [r7, #4]
 80005a6:	f7ff ff91 	bl	80004cc <_ZN6ws28128NeoPixel19update_write_bufferEv>
	if(NeoPixel::hdma->State != HAL_DMA_STATE_READY) {
 80005aa:	687b      	ldr	r3, [r7, #4]
 80005ac:	689b      	ldr	r3, [r3, #8]
 80005ae:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80005b2:	2b01      	cmp	r3, #1
 80005b4:	d007      	beq.n	80005c6 <_ZN6ws28128NeoPixel4rendEv+0x2a>
    	HAL_TIM_PWM_Stop_DMA(NeoPixel::htim, NeoPixel::Channel);
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	681a      	ldr	r2, [r3, #0]
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	685b      	ldr	r3, [r3, #4]
 80005be:	4619      	mov	r1, r3
 80005c0:	4610      	mov	r0, r2
 80005c2:	f003 fbcd 	bl	8003d60 <HAL_TIM_PWM_Stop_DMA>
//		 return;
  	}
	HAL_TIM_PWM_Start_DMA(NeoPixel::htim, NeoPixel::Channel, (uint32_t*)NeoPixel::write_buffer, data_len + reset_bit);
 80005c6:	687b      	ldr	r3, [r7, #4]
 80005c8:	6818      	ldr	r0, [r3, #0]
 80005ca:	687b      	ldr	r3, [r7, #4]
 80005cc:	6859      	ldr	r1, [r3, #4]
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	f103 020e 	add.w	r2, r3, #14
 80005d4:	2361      	movs	r3, #97	; 0x61
 80005d6:	f003 f9bd 	bl	8003954 <HAL_TIM_PWM_Start_DMA>
}
 80005da:	bf00      	nop
 80005dc:	3708      	adds	r7, #8
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}

080005e2 <_ZN6ws28128NeoPixelC1EP17TIM_HandleTypeDefmP19__DMA_HandleTypeDefhh>:

NeoPixel::NeoPixel(TIM_HandleTypeDef *htim, uint32_t Channel, DMA_HandleTypeDef *hdma, uint8_t high_level_pulse_len, uint8_t low_level_pulse_len) {
 80005e2:	b480      	push	{r7}
 80005e4:	b085      	sub	sp, #20
 80005e6:	af00      	add	r7, sp, #0
 80005e8:	60f8      	str	r0, [r7, #12]
 80005ea:	60b9      	str	r1, [r7, #8]
 80005ec:	607a      	str	r2, [r7, #4]
 80005ee:	603b      	str	r3, [r7, #0]
	// TODO Auto-generated constructor stub
	NeoPixel::htim = htim;
 80005f0:	68fb      	ldr	r3, [r7, #12]
 80005f2:	68ba      	ldr	r2, [r7, #8]
 80005f4:	601a      	str	r2, [r3, #0]
	NeoPixel::Channel = Channel;
 80005f6:	68fb      	ldr	r3, [r7, #12]
 80005f8:	687a      	ldr	r2, [r7, #4]
 80005fa:	605a      	str	r2, [r3, #4]
	NeoPixel::hdma = hdma;
 80005fc:	68fb      	ldr	r3, [r7, #12]
 80005fe:	683a      	ldr	r2, [r7, #0]
 8000600:	609a      	str	r2, [r3, #8]
	NeoPixel::high = high_level_pulse_len;
 8000602:	68fb      	ldr	r3, [r7, #12]
 8000604:	7e3a      	ldrb	r2, [r7, #24]
 8000606:	731a      	strb	r2, [r3, #12]
	NeoPixel::low = low_level_pulse_len;
 8000608:	68fb      	ldr	r3, [r7, #12]
 800060a:	7f3a      	ldrb	r2, [r7, #28]
 800060c:	735a      	strb	r2, [r3, #13]
}
 800060e:	68fb      	ldr	r3, [r7, #12]
 8000610:	4618      	mov	r0, r3
 8000612:	3714      	adds	r7, #20
 8000614:	46bd      	mov	sp, r7
 8000616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800061a:	4770      	bx	lr

0800061c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800061c:	b590      	push	{r4, r7, lr}
 800061e:	b0d3      	sub	sp, #332	; 0x14c
 8000620:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000622:	f000 fd35 	bl	8001090 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000626:	f000 f9c1 	bl	80009ac <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800062a:	f000 fb05 	bl	8000c38 <_ZL12MX_GPIO_Initv>
  MX_DMA_Init();
 800062e:	f000 fae5 	bl	8000bfc <_ZL11MX_DMA_Initv>
  MX_CAN_Init();
 8000632:	f000 fa0b 	bl	8000a4c <_ZL11MX_CAN_Initv>
  MX_TIM3_Init();
 8000636:	f000 fa45 	bl	8000ac4 <_ZL12MX_TIM3_Initv>
  MX_USART2_UART_Init();
 800063a:	f000 faab 	bl	8000b94 <_ZL19MX_USART2_UART_Initv>
  /* USER CODE BEGIN 2 */
  stm_CAN::CAN_303x8 can(&hcan);
 800063e:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000642:	49ce      	ldr	r1, [pc, #824]	; (800097c <main+0x360>)
 8000644:	4618      	mov	r0, r3
 8000646:	f7ff ff05 	bl	8000454 <_ZN7stm_CAN9CAN_303x8C1EP19__CAN_HandleTypeDef>
  ws2812::NeoPixel pixels(&htim3, TIM_CHANNEL_4, &hdma_tim3_ch4_up, 45, 22);
 800064a:	f107 001c 	add.w	r0, r7, #28
 800064e:	2316      	movs	r3, #22
 8000650:	9301      	str	r3, [sp, #4]
 8000652:	232d      	movs	r3, #45	; 0x2d
 8000654:	9300      	str	r3, [sp, #0]
 8000656:	4bca      	ldr	r3, [pc, #808]	; (8000980 <main+0x364>)
 8000658:	220c      	movs	r2, #12
 800065a:	49ca      	ldr	r1, [pc, #808]	; (8000984 <main+0x368>)
 800065c:	f7ff ffc1 	bl	80005e2 <_ZN6ws28128NeoPixelC1EP17TIM_HandleTypeDefmP19__DMA_HandleTypeDefhh>

  constexpr ws2812::color _orenge = {48, 24, 0};
 8000660:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8000664:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8000668:	4ac7      	ldr	r2, [pc, #796]	; (8000988 <main+0x36c>)
 800066a:	6812      	ldr	r2, [r2, #0]
 800066c:	4611      	mov	r1, r2
 800066e:	8019      	strh	r1, [r3, #0]
 8000670:	3302      	adds	r3, #2
 8000672:	0c12      	lsrs	r2, r2, #16
 8000674:	701a      	strb	r2, [r3, #0]
  constexpr ws2812::color _blue = {0, 48, 128};
 8000676:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800067a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800067e:	4ac3      	ldr	r2, [pc, #780]	; (800098c <main+0x370>)
 8000680:	6812      	ldr	r2, [r2, #0]
 8000682:	4611      	mov	r1, r2
 8000684:	8019      	strh	r1, [r3, #0]
 8000686:	3302      	adds	r3, #2
 8000688:	0c12      	lsrs	r2, r2, #16
 800068a:	701a      	strb	r2, [r3, #0]
  constexpr ws2812::color _green = {0, 48, 0};
 800068c:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8000690:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8000694:	2200      	movs	r2, #0
 8000696:	701a      	strb	r2, [r3, #0]
 8000698:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800069c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80006a0:	2230      	movs	r2, #48	; 0x30
 80006a2:	705a      	strb	r2, [r3, #1]
 80006a4:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80006a8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80006ac:	2200      	movs	r2, #0
 80006ae:	709a      	strb	r2, [r3, #2]
  constexpr ws2812::color _purple = {24, 0, 72};
  constexpr ws2812::color _white = {12, 16, 32};
 80006b0:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80006b4:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 80006b8:	4ab5      	ldr	r2, [pc, #724]	; (8000990 <main+0x374>)
 80006ba:	6812      	ldr	r2, [r2, #0]
 80006bc:	4611      	mov	r1, r2
 80006be:	8019      	strh	r1, [r3, #0]
 80006c0:	3302      	adds	r3, #2
 80006c2:	0c12      	lsrs	r2, r2, #16
 80006c4:	701a      	strb	r2, [r3, #0]
  constexpr ws2812::color _full = {255, 255, 255};

  //original ID 0x003000 ~ 0x003FFF << 1 | 0
  constexpr uint32_t original_id = 0x003000;
 80006c6:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80006ca:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  can.subscribe_message(0x00, stm_CAN::ID_type::std, stm_CAN::Frame_type::data, stm_CAN::FIFO::_0);
 80006ce:	f107 0098 	add.w	r0, r7, #152	; 0x98
 80006d2:	2300      	movs	r3, #0
 80006d4:	9300      	str	r3, [sp, #0]
 80006d6:	2300      	movs	r3, #0
 80006d8:	2200      	movs	r2, #0
 80006da:	2100      	movs	r1, #0
 80006dc:	f7ff fda0 	bl	8000220 <_ZN7stm_CAN9CAN_303x817subscribe_messageEmNS_7ID_typeENS_10Frame_typeENS_4FIFOE>
  can.subscribe_message(original_id << 1 | 0, stm_CAN::ID_type::ext, stm_CAN::Frame_type::data, stm_CAN::FIFO::_0);
 80006e0:	f107 0098 	add.w	r0, r7, #152	; 0x98
 80006e4:	2300      	movs	r3, #0
 80006e6:	9300      	str	r3, [sp, #0]
 80006e8:	2300      	movs	r3, #0
 80006ea:	2204      	movs	r2, #4
 80006ec:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 80006f0:	f7ff fd96 	bl	8000220 <_ZN7stm_CAN9CAN_303x817subscribe_messageEmNS_7ID_typeENS_10Frame_typeENS_4FIFOE>

  HAL_GPIO_WritePin(IM920_RESET_GPIO_Port, IM920_RESET_Pin, GPIO_PIN_RESET);
 80006f4:	2200      	movs	r2, #0
 80006f6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80006fe:	f001 fe43 	bl	8002388 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(IM920_IO10_GPIO_Port, IM920_IO10_Pin, GPIO_PIN_SET);
 8000702:	2201      	movs	r2, #1
 8000704:	2180      	movs	r1, #128	; 0x80
 8000706:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800070a:	f001 fe3d 	bl	8002388 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 800070e:	200a      	movs	r0, #10
 8000710:	f000 fd24 	bl	800115c <HAL_Delay>
  HAL_GPIO_WritePin(IM920_RESET_GPIO_Port, IM920_RESET_Pin, GPIO_PIN_SET);
 8000714:	2201      	movs	r2, #1
 8000716:	f44f 7180 	mov.w	r1, #256	; 0x100
 800071a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800071e:	f001 fe33 	bl	8002388 <HAL_GPIO_WritePin>

  uint8_t pw_switch_prev = HAL_GPIO_ReadPin(sw1_GPIO_Port, sw1_Pin);
 8000722:	2110      	movs	r1, #16
 8000724:	489b      	ldr	r0, [pc, #620]	; (8000994 <main+0x378>)
 8000726:	f001 fe17 	bl	8002358 <HAL_GPIO_ReadPin>
 800072a:	4603      	mov	r3, r0
 800072c:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
  enum {OFF, ON} power = OFF;
 8000730:	2300      	movs	r3, #0
 8000732:	f887 313e 	strb.w	r3, [r7, #318]	; 0x13e
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    //read switchs
    uint8_t em_switches =
      (HAL_GPIO_ReadPin(sw4_GPIO_Port, sw4_Pin) << 0) |
 8000736:	2180      	movs	r1, #128	; 0x80
 8000738:	4896      	ldr	r0, [pc, #600]	; (8000994 <main+0x378>)
 800073a:	f001 fe0d 	bl	8002358 <HAL_GPIO_ReadPin>
 800073e:	4603      	mov	r3, r0
 8000740:	b25c      	sxtb	r4, r3
      (HAL_GPIO_ReadPin(sw3_GPIO_Port, sw3_Pin) << 1) |
 8000742:	2140      	movs	r1, #64	; 0x40
 8000744:	4893      	ldr	r0, [pc, #588]	; (8000994 <main+0x378>)
 8000746:	f001 fe07 	bl	8002358 <HAL_GPIO_ReadPin>
 800074a:	4603      	mov	r3, r0
 800074c:	005b      	lsls	r3, r3, #1
      (HAL_GPIO_ReadPin(sw4_GPIO_Port, sw4_Pin) << 0) |
 800074e:	b25b      	sxtb	r3, r3
 8000750:	4323      	orrs	r3, r4
 8000752:	b25c      	sxtb	r4, r3
      (HAL_GPIO_ReadPin(IM920_IO1_GPIO_Port, IM920_IO1_Pin) << 2);
 8000754:	2101      	movs	r1, #1
 8000756:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800075a:	f001 fdfd 	bl	8002358 <HAL_GPIO_ReadPin>
 800075e:	4603      	mov	r3, r0
 8000760:	009b      	lsls	r3, r3, #2
      (HAL_GPIO_ReadPin(sw3_GPIO_Port, sw3_Pin) << 1) |
 8000762:	b25b      	sxtb	r3, r3
 8000764:	4323      	orrs	r3, r4
 8000766:	b25b      	sxtb	r3, r3
      (HAL_GPIO_ReadPin(IM920_IO1_GPIO_Port, IM920_IO1_Pin) << 2);
 8000768:	f887 312f 	strb.w	r3, [r7, #303]	; 0x12f

    uint8_t pw_switch = HAL_GPIO_ReadPin(sw1_GPIO_Port, sw1_Pin);
 800076c:	2110      	movs	r1, #16
 800076e:	4889      	ldr	r0, [pc, #548]	; (8000994 <main+0x378>)
 8000770:	f001 fdf2 	bl	8002358 <HAL_GPIO_ReadPin>
 8000774:	4603      	mov	r3, r0
 8000776:	f887 312e 	strb.w	r3, [r7, #302]	; 0x12e

    enum {
      none,
      stop,
      run
    } pw_trig_CAN = none;
 800077a:	2300      	movs	r3, #0
 800077c:	f887 313d 	strb.w	r3, [r7, #317]	; 0x13d

    uint8_t CAN_msg[8];
    if(can.read(stm_CAN::FIFO::_0, CAN_msg)){
 8000780:	1d3a      	adds	r2, r7, #4
 8000782:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8000786:	2100      	movs	r1, #0
 8000788:	4618      	mov	r0, r3
 800078a:	f7ff fe33 	bl	80003f4 <_ZN7stm_CAN9CAN_303x84readENS_4FIFOEPh>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	bf14      	ite	ne
 8000794:	2301      	movne	r3, #1
 8000796:	2300      	moveq	r3, #0
 8000798:	b2db      	uxtb	r3, r3
 800079a:	2b00      	cmp	r3, #0
 800079c:	d036      	beq.n	800080c <main+0x1f0>
      switch (CAN_msg[0])
 800079e:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80007a2:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80007a6:	781b      	ldrb	r3, [r3, #0]
 80007a8:	2b02      	cmp	r3, #2
 80007aa:	d016      	beq.n	80007da <main+0x1be>
 80007ac:	2b02      	cmp	r3, #2
 80007ae:	dc2a      	bgt.n	8000806 <main+0x1ea>
 80007b0:	2b00      	cmp	r3, #0
 80007b2:	d002      	beq.n	80007ba <main+0x19e>
 80007b4:	2b01      	cmp	r3, #1
 80007b6:	d00d      	beq.n	80007d4 <main+0x1b8>
        }else if(CAN_msg[1] == 0x01){
          pw_trig_CAN = run;
        }
        break;
      default:
        break;
 80007b8:	e025      	b.n	8000806 <main+0x1ea>
        can.send(original_id << 1 | 1, stm_CAN::ID_type::ext, stm_CAN::Frame_type::data, nullptr, 0);
 80007ba:	f107 0098 	add.w	r0, r7, #152	; 0x98
 80007be:	2300      	movs	r3, #0
 80007c0:	9301      	str	r3, [sp, #4]
 80007c2:	2300      	movs	r3, #0
 80007c4:	9300      	str	r3, [sp, #0]
 80007c6:	2300      	movs	r3, #0
 80007c8:	2204      	movs	r2, #4
 80007ca:	f246 0101 	movw	r1, #24577	; 0x6001
 80007ce:	f7ff fcfb 	bl	80001c8 <_ZN7stm_CAN9CAN_303x84sendEmNS_7ID_typeENS_10Frame_typeEPhm>
        break;
 80007d2:	e01b      	b.n	800080c <main+0x1f0>
        HAL_NVIC_SystemReset();
 80007d4:	f001 fa69 	bl	8001caa <HAL_NVIC_SystemReset>
        break;
 80007d8:	e018      	b.n	800080c <main+0x1f0>
        if(CAN_msg[1] == 0x00){
 80007da:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80007de:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80007e2:	785b      	ldrb	r3, [r3, #1]
 80007e4:	2b00      	cmp	r3, #0
 80007e6:	d103      	bne.n	80007f0 <main+0x1d4>
          pw_trig_CAN = stop;
 80007e8:	2301      	movs	r3, #1
 80007ea:	f887 313d 	strb.w	r3, [r7, #317]	; 0x13d
        break;
 80007ee:	e00c      	b.n	800080a <main+0x1ee>
        }else if(CAN_msg[1] == 0x01){
 80007f0:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80007f4:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 80007f8:	785b      	ldrb	r3, [r3, #1]
 80007fa:	2b01      	cmp	r3, #1
 80007fc:	d105      	bne.n	800080a <main+0x1ee>
          pw_trig_CAN = run;
 80007fe:	2302      	movs	r3, #2
 8000800:	f887 313d 	strb.w	r3, [r7, #317]	; 0x13d
        break;
 8000804:	e001      	b.n	800080a <main+0x1ee>
        break;
 8000806:	bf00      	nop
 8000808:	e000      	b.n	800080c <main+0x1f0>
        break;
 800080a:	bf00      	nop
      }
    }

    //trigger breaker
    if (!em_switches){
 800080c:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8000810:	2b00      	cmp	r3, #0
 8000812:	d122      	bne.n	800085a <main+0x23e>
      if (pw_switch == GPIO_PIN_SET){
 8000814:	f897 312e 	ldrb.w	r3, [r7, #302]	; 0x12e
 8000818:	2b01      	cmp	r3, #1
 800081a:	d103      	bne.n	8000824 <main+0x208>
        power = OFF;
 800081c:	2300      	movs	r3, #0
 800081e:	f887 313e 	strb.w	r3, [r7, #318]	; 0x13e
 8000822:	e01d      	b.n	8000860 <main+0x244>
      } else if (pw_switch == GPIO_PIN_RESET){
 8000824:	f897 312e 	ldrb.w	r3, [r7, #302]	; 0x12e
 8000828:	2b00      	cmp	r3, #0
 800082a:	d119      	bne.n	8000860 <main+0x244>
        if (pw_switch_prev == GPIO_PIN_SET){
 800082c:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 8000830:	2b01      	cmp	r3, #1
 8000832:	d102      	bne.n	800083a <main+0x21e>
          power = ON;
 8000834:	2301      	movs	r3, #1
 8000836:	f887 313e 	strb.w	r3, [r7, #318]	; 0x13e
        }
        if(pw_trig_CAN == stop){
 800083a:	f897 313d 	ldrb.w	r3, [r7, #317]	; 0x13d
 800083e:	2b01      	cmp	r3, #1
 8000840:	d103      	bne.n	800084a <main+0x22e>
          power = OFF;
 8000842:	2300      	movs	r3, #0
 8000844:	f887 313e 	strb.w	r3, [r7, #318]	; 0x13e
 8000848:	e00a      	b.n	8000860 <main+0x244>
        }else if(pw_trig_CAN == run){
 800084a:	f897 313d 	ldrb.w	r3, [r7, #317]	; 0x13d
 800084e:	2b02      	cmp	r3, #2
 8000850:	d106      	bne.n	8000860 <main+0x244>
          power = ON;
 8000852:	2301      	movs	r3, #1
 8000854:	f887 313e 	strb.w	r3, [r7, #318]	; 0x13e
 8000858:	e002      	b.n	8000860 <main+0x244>
        }
      }
    } else {
      power = OFF;
 800085a:	2300      	movs	r3, #0
 800085c:	f887 313e 	strb.w	r3, [r7, #318]	; 0x13e
    }
    pw_switch_prev = pw_switch;
 8000860:	f897 312e 	ldrb.w	r3, [r7, #302]	; 0x12e
 8000864:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

    //output to breaker
    HAL_GPIO_WritePin(breaker_GPIO_Port, breaker_Pin, power == ON ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000868:	f897 313e 	ldrb.w	r3, [r7, #318]	; 0x13e
 800086c:	2b01      	cmp	r3, #1
 800086e:	d101      	bne.n	8000874 <main+0x258>
 8000870:	2301      	movs	r3, #1
 8000872:	e000      	b.n	8000876 <main+0x25a>
 8000874:	2300      	movs	r3, #0
 8000876:	461a      	mov	r2, r3
 8000878:	2101      	movs	r1, #1
 800087a:	4846      	ldr	r0, [pc, #280]	; (8000994 <main+0x378>)
 800087c:	f001 fd84 	bl	8002388 <HAL_GPIO_WritePin>

    //output stop state to GPIO
    HAL_GPIO_WritePin(out_emkl_sw2_GPIO_Port, out_emkl_sw2_Pin, em_switches ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000880:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 8000884:	2b00      	cmp	r3, #0
 8000886:	d001      	beq.n	800088c <main+0x270>
 8000888:	2301      	movs	r3, #1
 800088a:	e000      	b.n	800088e <main+0x272>
 800088c:	2300      	movs	r3, #0
 800088e:	461a      	mov	r2, r3
 8000890:	2120      	movs	r1, #32
 8000892:	4840      	ldr	r0, [pc, #256]	; (8000994 <main+0x378>)
 8000894:	f001 fd78 	bl	8002388 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(out_stop_dsrk_GPIO_Port, out_stop_dsrk_Pin, !power ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000898:	f897 313e 	ldrb.w	r3, [r7, #318]	; 0x13e
 800089c:	2b00      	cmp	r3, #0
 800089e:	d101      	bne.n	80008a4 <main+0x288>
 80008a0:	2301      	movs	r3, #1
 80008a2:	e000      	b.n	80008a6 <main+0x28a>
 80008a4:	2300      	movs	r3, #0
 80008a6:	461a      	mov	r2, r3
 80008a8:	2108      	movs	r1, #8
 80008aa:	483a      	ldr	r0, [pc, #232]	; (8000994 <main+0x378>)
 80008ac:	f001 fd6c 	bl	8002388 <HAL_GPIO_WritePin>

    if(power == ON){
 80008b0:	f897 313e 	ldrb.w	r3, [r7, #318]	; 0x13e
 80008b4:	2b01      	cmp	r3, #1
 80008b6:	d120      	bne.n	80008fa <main+0x2de>
      for(int i = 0; i < 4; i++){
 80008b8:	2300      	movs	r3, #0
 80008ba:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 80008be:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80008c2:	2b03      	cmp	r3, #3
 80008c4:	dc68      	bgt.n	8000998 <main+0x37c>
        pixels.colors[i] = _blue;
 80008c6:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80008ca:	f5a3 7192 	sub.w	r1, r3, #292	; 0x124
 80008ce:	f8d7 2138 	ldr.w	r2, [r7, #312]	; 0x138
 80008d2:	4613      	mov	r3, r2
 80008d4:	005b      	lsls	r3, r3, #1
 80008d6:	4413      	add	r3, r2
 80008d8:	440b      	add	r3, r1
 80008da:	3368      	adds	r3, #104	; 0x68
 80008dc:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 80008e0:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 80008e4:	3307      	adds	r3, #7
 80008e6:	8811      	ldrh	r1, [r2, #0]
 80008e8:	7892      	ldrb	r2, [r2, #2]
 80008ea:	8019      	strh	r1, [r3, #0]
 80008ec:	709a      	strb	r2, [r3, #2]
      for(int i = 0; i < 4; i++){
 80008ee:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80008f2:	3301      	adds	r3, #1
 80008f4:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 80008f8:	e7e1      	b.n	80008be <main+0x2a2>
      }
    }else{
      for(int i = 0; i < 4; i++){
 80008fa:	2300      	movs	r3, #0
 80008fc:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 8000900:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8000904:	2b03      	cmp	r3, #3
 8000906:	dc47      	bgt.n	8000998 <main+0x37c>
        if(em_switches & (1 << i)){
 8000908:	f897 212f 	ldrb.w	r2, [r7, #303]	; 0x12f
 800090c:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8000910:	fa42 f303 	asr.w	r3, r2, r3
 8000914:	f003 0301 	and.w	r3, r3, #1
 8000918:	2b00      	cmp	r3, #0
 800091a:	d014      	beq.n	8000946 <main+0x32a>
          pixels.colors[i] = _orenge;
 800091c:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8000920:	f5a3 7192 	sub.w	r1, r3, #292	; 0x124
 8000924:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 8000928:	4613      	mov	r3, r2
 800092a:	005b      	lsls	r3, r3, #1
 800092c:	4413      	add	r3, r2
 800092e:	440b      	add	r3, r1
 8000930:	3368      	adds	r3, #104	; 0x68
 8000932:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 8000936:	f5a2 7294 	sub.w	r2, r2, #296	; 0x128
 800093a:	3307      	adds	r3, #7
 800093c:	8811      	ldrh	r1, [r2, #0]
 800093e:	7892      	ldrb	r2, [r2, #2]
 8000940:	8019      	strh	r1, [r3, #0]
 8000942:	709a      	strb	r2, [r3, #2]
 8000944:	e013      	b.n	800096e <main+0x352>
        }else{
          pixels.colors[i] = _white;
 8000946:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800094a:	f5a3 7192 	sub.w	r1, r3, #292	; 0x124
 800094e:	f8d7 2134 	ldr.w	r2, [r7, #308]	; 0x134
 8000952:	4613      	mov	r3, r2
 8000954:	005b      	lsls	r3, r3, #1
 8000956:	4413      	add	r3, r2
 8000958:	440b      	add	r3, r1
 800095a:	3368      	adds	r3, #104	; 0x68
 800095c:	f507 72a0 	add.w	r2, r7, #320	; 0x140
 8000960:	f5a2 729a 	sub.w	r2, r2, #308	; 0x134
 8000964:	3307      	adds	r3, #7
 8000966:	8811      	ldrh	r1, [r2, #0]
 8000968:	7892      	ldrb	r2, [r2, #2]
 800096a:	8019      	strh	r1, [r3, #0]
 800096c:	709a      	strb	r2, [r3, #2]
      for(int i = 0; i < 4; i++){
 800096e:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 8000972:	3301      	adds	r3, #1
 8000974:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 8000978:	e7c2      	b.n	8000900 <main+0x2e4>
 800097a:	bf00      	nop
 800097c:	2000008c 	.word	0x2000008c
 8000980:	20000100 	.word	0x20000100
 8000984:	200000b4 	.word	0x200000b4
 8000988:	08005250 	.word	0x08005250
 800098c:	08005254 	.word	0x08005254
 8000990:	08005258 	.word	0x08005258
 8000994:	48000400 	.word	0x48000400
        }
      }
    }
    pixels.rend();
 8000998:	f107 031c 	add.w	r3, r7, #28
 800099c:	4618      	mov	r0, r3
 800099e:	f7ff fdfd 	bl	800059c <_ZN6ws28128NeoPixel4rendEv>

    HAL_Delay(1);
 80009a2:	2001      	movs	r0, #1
 80009a4:	f000 fbda 	bl	800115c <HAL_Delay>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
 80009a8:	e6c5      	b.n	8000736 <main+0x11a>
 80009aa:	bf00      	nop

080009ac <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b090      	sub	sp, #64	; 0x40
 80009b0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80009b2:	f107 0318 	add.w	r3, r7, #24
 80009b6:	2228      	movs	r2, #40	; 0x28
 80009b8:	2100      	movs	r1, #0
 80009ba:	4618      	mov	r0, r3
 80009bc:	f004 fbda 	bl	8005174 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80009c0:	1d3b      	adds	r3, r7, #4
 80009c2:	2200      	movs	r2, #0
 80009c4:	601a      	str	r2, [r3, #0]
 80009c6:	605a      	str	r2, [r3, #4]
 80009c8:	609a      	str	r2, [r3, #8]
 80009ca:	60da      	str	r2, [r3, #12]
 80009cc:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009ce:	2301      	movs	r3, #1
 80009d0:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009d2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80009d6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 80009d8:	2301      	movs	r3, #1
 80009da:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009dc:	2301      	movs	r3, #1
 80009de:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009e0:	2302      	movs	r3, #2
 80009e2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009e4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80009e8:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80009ea:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80009ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009f0:	f107 0318 	add.w	r3, r7, #24
 80009f4:	4618      	mov	r0, r3
 80009f6:	f001 fcdf 	bl	80023b8 <HAL_RCC_OscConfig>
 80009fa:	4603      	mov	r3, r0
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	bf14      	ite	ne
 8000a00:	2301      	movne	r3, #1
 8000a02:	2300      	moveq	r3, #0
 8000a04:	b2db      	uxtb	r3, r3
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d001      	beq.n	8000a0e <_Z18SystemClock_Configv+0x62>
  {
    Error_Handler();
 8000a0a:	f000 f997 	bl	8000d3c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a0e:	230f      	movs	r3, #15
 8000a10:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a12:	2302      	movs	r3, #2
 8000a14:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a16:	2300      	movs	r3, #0
 8000a18:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000a1e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a20:	2300      	movs	r3, #0
 8000a22:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000a24:	1d3b      	adds	r3, r7, #4
 8000a26:	2102      	movs	r1, #2
 8000a28:	4618      	mov	r0, r3
 8000a2a:	f002 fd03 	bl	8003434 <HAL_RCC_ClockConfig>
 8000a2e:	4603      	mov	r3, r0
 8000a30:	2b00      	cmp	r3, #0
 8000a32:	bf14      	ite	ne
 8000a34:	2301      	movne	r3, #1
 8000a36:	2300      	moveq	r3, #0
 8000a38:	b2db      	uxtb	r3, r3
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d001      	beq.n	8000a42 <_Z18SystemClock_Configv+0x96>
  {
    Error_Handler();
 8000a3e:	f000 f97d 	bl	8000d3c <Error_Handler>
  }
}
 8000a42:	bf00      	nop
 8000a44:	3740      	adds	r7, #64	; 0x40
 8000a46:	46bd      	mov	sp, r7
 8000a48:	bd80      	pop	{r7, pc}
	...

08000a4c <_ZL11MX_CAN_Initv>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8000a50:	4b1a      	ldr	r3, [pc, #104]	; (8000abc <_ZL11MX_CAN_Initv+0x70>)
 8000a52:	4a1b      	ldr	r2, [pc, #108]	; (8000ac0 <_ZL11MX_CAN_Initv+0x74>)
 8000a54:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 2;
 8000a56:	4b19      	ldr	r3, [pc, #100]	; (8000abc <_ZL11MX_CAN_Initv+0x70>)
 8000a58:	2202      	movs	r2, #2
 8000a5a:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000a5c:	4b17      	ldr	r3, [pc, #92]	; (8000abc <_ZL11MX_CAN_Initv+0x70>)
 8000a5e:	2200      	movs	r2, #0
 8000a60:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000a62:	4b16      	ldr	r3, [pc, #88]	; (8000abc <_ZL11MX_CAN_Initv+0x70>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_14TQ;
 8000a68:	4b14      	ldr	r3, [pc, #80]	; (8000abc <_ZL11MX_CAN_Initv+0x70>)
 8000a6a:	f44f 2250 	mov.w	r2, #851968	; 0xd0000
 8000a6e:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_3TQ;
 8000a70:	4b12      	ldr	r3, [pc, #72]	; (8000abc <_ZL11MX_CAN_Initv+0x70>)
 8000a72:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8000a76:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000a78:	4b10      	ldr	r3, [pc, #64]	; (8000abc <_ZL11MX_CAN_Initv+0x70>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000a7e:	4b0f      	ldr	r3, [pc, #60]	; (8000abc <_ZL11MX_CAN_Initv+0x70>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000a84:	4b0d      	ldr	r3, [pc, #52]	; (8000abc <_ZL11MX_CAN_Initv+0x70>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000a8a:	4b0c      	ldr	r3, [pc, #48]	; (8000abc <_ZL11MX_CAN_Initv+0x70>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8000a90:	4b0a      	ldr	r3, [pc, #40]	; (8000abc <_ZL11MX_CAN_Initv+0x70>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000a96:	4b09      	ldr	r3, [pc, #36]	; (8000abc <_ZL11MX_CAN_Initv+0x70>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000a9c:	4807      	ldr	r0, [pc, #28]	; (8000abc <_ZL11MX_CAN_Initv+0x70>)
 8000a9e:	f000 fb81 	bl	80011a4 <HAL_CAN_Init>
 8000aa2:	4603      	mov	r3, r0
 8000aa4:	2b00      	cmp	r3, #0
 8000aa6:	bf14      	ite	ne
 8000aa8:	2301      	movne	r3, #1
 8000aaa:	2300      	moveq	r3, #0
 8000aac:	b2db      	uxtb	r3, r3
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <_ZL11MX_CAN_Initv+0x6a>
  {
    Error_Handler();
 8000ab2:	f000 f943 	bl	8000d3c <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000ab6:	bf00      	nop
 8000ab8:	bd80      	pop	{r7, pc}
 8000aba:	bf00      	nop
 8000abc:	2000008c 	.word	0x2000008c
 8000ac0:	40006400 	.word	0x40006400

08000ac4 <_ZL12MX_TIM3_Initv>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b08a      	sub	sp, #40	; 0x28
 8000ac8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000aca:	f107 031c 	add.w	r3, r7, #28
 8000ace:	2200      	movs	r2, #0
 8000ad0:	601a      	str	r2, [r3, #0]
 8000ad2:	605a      	str	r2, [r3, #4]
 8000ad4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000ad6:	463b      	mov	r3, r7
 8000ad8:	2200      	movs	r2, #0
 8000ada:	601a      	str	r2, [r3, #0]
 8000adc:	605a      	str	r2, [r3, #4]
 8000ade:	609a      	str	r2, [r3, #8]
 8000ae0:	60da      	str	r2, [r3, #12]
 8000ae2:	611a      	str	r2, [r3, #16]
 8000ae4:	615a      	str	r2, [r3, #20]
 8000ae6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000ae8:	4b28      	ldr	r3, [pc, #160]	; (8000b8c <_ZL12MX_TIM3_Initv+0xc8>)
 8000aea:	4a29      	ldr	r2, [pc, #164]	; (8000b90 <_ZL12MX_TIM3_Initv+0xcc>)
 8000aec:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000aee:	4b27      	ldr	r3, [pc, #156]	; (8000b8c <_ZL12MX_TIM3_Initv+0xc8>)
 8000af0:	2200      	movs	r2, #0
 8000af2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000af4:	4b25      	ldr	r3, [pc, #148]	; (8000b8c <_ZL12MX_TIM3_Initv+0xc8>)
 8000af6:	2200      	movs	r2, #0
 8000af8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 89;
 8000afa:	4b24      	ldr	r3, [pc, #144]	; (8000b8c <_ZL12MX_TIM3_Initv+0xc8>)
 8000afc:	2259      	movs	r2, #89	; 0x59
 8000afe:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000b00:	4b22      	ldr	r3, [pc, #136]	; (8000b8c <_ZL12MX_TIM3_Initv+0xc8>)
 8000b02:	2200      	movs	r2, #0
 8000b04:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b06:	4b21      	ldr	r3, [pc, #132]	; (8000b8c <_ZL12MX_TIM3_Initv+0xc8>)
 8000b08:	2200      	movs	r2, #0
 8000b0a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000b0c:	481f      	ldr	r0, [pc, #124]	; (8000b8c <_ZL12MX_TIM3_Initv+0xc8>)
 8000b0e:	f002 fec9 	bl	80038a4 <HAL_TIM_PWM_Init>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	bf14      	ite	ne
 8000b18:	2301      	movne	r3, #1
 8000b1a:	2300      	moveq	r3, #0
 8000b1c:	b2db      	uxtb	r3, r3
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d001      	beq.n	8000b26 <_ZL12MX_TIM3_Initv+0x62>
  {
    Error_Handler();
 8000b22:	f000 f90b 	bl	8000d3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000b26:	2300      	movs	r3, #0
 8000b28:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000b2e:	f107 031c 	add.w	r3, r7, #28
 8000b32:	4619      	mov	r1, r3
 8000b34:	4815      	ldr	r0, [pc, #84]	; (8000b8c <_ZL12MX_TIM3_Initv+0xc8>)
 8000b36:	f003 ff4b 	bl	80049d0 <HAL_TIMEx_MasterConfigSynchronization>
 8000b3a:	4603      	mov	r3, r0
 8000b3c:	2b00      	cmp	r3, #0
 8000b3e:	bf14      	ite	ne
 8000b40:	2301      	movne	r3, #1
 8000b42:	2300      	moveq	r3, #0
 8000b44:	b2db      	uxtb	r3, r3
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d001      	beq.n	8000b4e <_ZL12MX_TIM3_Initv+0x8a>
  {
    Error_Handler();
 8000b4a:	f000 f8f7 	bl	8000d3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000b4e:	2360      	movs	r3, #96	; 0x60
 8000b50:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000b52:	2300      	movs	r3, #0
 8000b54:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000b56:	2300      	movs	r3, #0
 8000b58:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000b5e:	463b      	mov	r3, r7
 8000b60:	220c      	movs	r2, #12
 8000b62:	4619      	mov	r1, r3
 8000b64:	4809      	ldr	r0, [pc, #36]	; (8000b8c <_ZL12MX_TIM3_Initv+0xc8>)
 8000b66:	f003 f9eb 	bl	8003f40 <HAL_TIM_PWM_ConfigChannel>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	2b00      	cmp	r3, #0
 8000b6e:	bf14      	ite	ne
 8000b70:	2301      	movne	r3, #1
 8000b72:	2300      	moveq	r3, #0
 8000b74:	b2db      	uxtb	r3, r3
 8000b76:	2b00      	cmp	r3, #0
 8000b78:	d001      	beq.n	8000b7e <_ZL12MX_TIM3_Initv+0xba>
  {
    Error_Handler();
 8000b7a:	f000 f8df 	bl	8000d3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000b7e:	4803      	ldr	r0, [pc, #12]	; (8000b8c <_ZL12MX_TIM3_Initv+0xc8>)
 8000b80:	f000 f99a 	bl	8000eb8 <HAL_TIM_MspPostInit>

}
 8000b84:	bf00      	nop
 8000b86:	3728      	adds	r7, #40	; 0x28
 8000b88:	46bd      	mov	sp, r7
 8000b8a:	bd80      	pop	{r7, pc}
 8000b8c:	200000b4 	.word	0x200000b4
 8000b90:	40000400 	.word	0x40000400

08000b94 <_ZL19MX_USART2_UART_Initv>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000b94:	b580      	push	{r7, lr}
 8000b96:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000b98:	4b16      	ldr	r3, [pc, #88]	; (8000bf4 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000b9a:	4a17      	ldr	r2, [pc, #92]	; (8000bf8 <_ZL19MX_USART2_UART_Initv+0x64>)
 8000b9c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 8000b9e:	4b15      	ldr	r3, [pc, #84]	; (8000bf4 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000ba0:	f44f 4216 	mov.w	r2, #38400	; 0x9600
 8000ba4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000ba6:	4b13      	ldr	r3, [pc, #76]	; (8000bf4 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000ba8:	2200      	movs	r2, #0
 8000baa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000bac:	4b11      	ldr	r3, [pc, #68]	; (8000bf4 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000bae:	2200      	movs	r2, #0
 8000bb0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000bb2:	4b10      	ldr	r3, [pc, #64]	; (8000bf4 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000bb8:	4b0e      	ldr	r3, [pc, #56]	; (8000bf4 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000bba:	220c      	movs	r2, #12
 8000bbc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000bbe:	4b0d      	ldr	r3, [pc, #52]	; (8000bf4 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000bc4:	4b0b      	ldr	r3, [pc, #44]	; (8000bf4 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000bca:	4b0a      	ldr	r3, [pc, #40]	; (8000bf4 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000bcc:	2200      	movs	r2, #0
 8000bce:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000bd0:	4b08      	ldr	r3, [pc, #32]	; (8000bf4 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000bd2:	2200      	movs	r2, #0
 8000bd4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000bd6:	4807      	ldr	r0, [pc, #28]	; (8000bf4 <_ZL19MX_USART2_UART_Initv+0x60>)
 8000bd8:	f003 ff68 	bl	8004aac <HAL_UART_Init>
 8000bdc:	4603      	mov	r3, r0
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	bf14      	ite	ne
 8000be2:	2301      	movne	r3, #1
 8000be4:	2300      	moveq	r3, #0
 8000be6:	b2db      	uxtb	r3, r3
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	d001      	beq.n	8000bf0 <_ZL19MX_USART2_UART_Initv+0x5c>
  {
    Error_Handler();
 8000bec:	f000 f8a6 	bl	8000d3c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000bf0:	bf00      	nop
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	20000144 	.word	0x20000144
 8000bf8:	40004400 	.word	0x40004400

08000bfc <_ZL11MX_DMA_Initv>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b082      	sub	sp, #8
 8000c00:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000c02:	4b0c      	ldr	r3, [pc, #48]	; (8000c34 <_ZL11MX_DMA_Initv+0x38>)
 8000c04:	695b      	ldr	r3, [r3, #20]
 8000c06:	4a0b      	ldr	r2, [pc, #44]	; (8000c34 <_ZL11MX_DMA_Initv+0x38>)
 8000c08:	f043 0301 	orr.w	r3, r3, #1
 8000c0c:	6153      	str	r3, [r2, #20]
 8000c0e:	4b09      	ldr	r3, [pc, #36]	; (8000c34 <_ZL11MX_DMA_Initv+0x38>)
 8000c10:	695b      	ldr	r3, [r3, #20]
 8000c12:	f003 0301 	and.w	r3, r3, #1
 8000c16:	607b      	str	r3, [r7, #4]
 8000c18:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	2100      	movs	r1, #0
 8000c1e:	200d      	movs	r0, #13
 8000c20:	f001 f819 	bl	8001c56 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000c24:	200d      	movs	r0, #13
 8000c26:	f001 f832 	bl	8001c8e <HAL_NVIC_EnableIRQ>

}
 8000c2a:	bf00      	nop
 8000c2c:	3708      	adds	r7, #8
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	40021000 	.word	0x40021000

08000c38 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b088      	sub	sp, #32
 8000c3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c3e:	f107 030c 	add.w	r3, r7, #12
 8000c42:	2200      	movs	r2, #0
 8000c44:	601a      	str	r2, [r3, #0]
 8000c46:	605a      	str	r2, [r3, #4]
 8000c48:	609a      	str	r2, [r3, #8]
 8000c4a:	60da      	str	r2, [r3, #12]
 8000c4c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000c4e:	4b39      	ldr	r3, [pc, #228]	; (8000d34 <_ZL12MX_GPIO_Initv+0xfc>)
 8000c50:	695b      	ldr	r3, [r3, #20]
 8000c52:	4a38      	ldr	r2, [pc, #224]	; (8000d34 <_ZL12MX_GPIO_Initv+0xfc>)
 8000c54:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000c58:	6153      	str	r3, [r2, #20]
 8000c5a:	4b36      	ldr	r3, [pc, #216]	; (8000d34 <_ZL12MX_GPIO_Initv+0xfc>)
 8000c5c:	695b      	ldr	r3, [r3, #20]
 8000c5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000c62:	60bb      	str	r3, [r7, #8]
 8000c64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c66:	4b33      	ldr	r3, [pc, #204]	; (8000d34 <_ZL12MX_GPIO_Initv+0xfc>)
 8000c68:	695b      	ldr	r3, [r3, #20]
 8000c6a:	4a32      	ldr	r2, [pc, #200]	; (8000d34 <_ZL12MX_GPIO_Initv+0xfc>)
 8000c6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c70:	6153      	str	r3, [r2, #20]
 8000c72:	4b30      	ldr	r3, [pc, #192]	; (8000d34 <_ZL12MX_GPIO_Initv+0xfc>)
 8000c74:	695b      	ldr	r3, [r3, #20]
 8000c76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c7a:	607b      	str	r3, [r7, #4]
 8000c7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c7e:	4b2d      	ldr	r3, [pc, #180]	; (8000d34 <_ZL12MX_GPIO_Initv+0xfc>)
 8000c80:	695b      	ldr	r3, [r3, #20]
 8000c82:	4a2c      	ldr	r2, [pc, #176]	; (8000d34 <_ZL12MX_GPIO_Initv+0xfc>)
 8000c84:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c88:	6153      	str	r3, [r2, #20]
 8000c8a:	4b2a      	ldr	r3, [pc, #168]	; (8000d34 <_ZL12MX_GPIO_Initv+0xfc>)
 8000c8c:	695b      	ldr	r3, [r3, #20]
 8000c8e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000c92:	603b      	str	r3, [r7, #0]
 8000c94:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IM920_IO10_GPIO_Port, IM920_IO10_Pin, GPIO_PIN_SET);
 8000c96:	2201      	movs	r2, #1
 8000c98:	2180      	movs	r1, #128	; 0x80
 8000c9a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000c9e:	f001 fb73 	bl	8002388 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, breaker_Pin|out_stop_dsrk_Pin|out_emkl_sw2_Pin, GPIO_PIN_RESET);
 8000ca2:	2200      	movs	r2, #0
 8000ca4:	2129      	movs	r1, #41	; 0x29
 8000ca6:	4824      	ldr	r0, [pc, #144]	; (8000d38 <_ZL12MX_GPIO_Initv+0x100>)
 8000ca8:	f001 fb6e 	bl	8002388 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(IM920_RESET_GPIO_Port, IM920_RESET_Pin, GPIO_PIN_RESET);
 8000cac:	2200      	movs	r2, #0
 8000cae:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000cb2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cb6:	f001 fb67 	bl	8002388 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : IM920_IO1_Pin IM920_IO2_Pin IM920_IO3_Pin IM920_IO4_Pin
                           IM920_IO5_Pin IM920_IO8_Pin IM920_IO6_Pin IM920_IO7_Pin */
  GPIO_InitStruct.Pin = IM920_IO1_Pin|IM920_IO2_Pin|IM920_IO3_Pin|IM920_IO4_Pin
 8000cba:	f240 637b 	movw	r3, #1659	; 0x67b
 8000cbe:	60fb      	str	r3, [r7, #12]
                          |IM920_IO5_Pin|IM920_IO8_Pin|IM920_IO6_Pin|IM920_IO7_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cc8:	f107 030c 	add.w	r3, r7, #12
 8000ccc:	4619      	mov	r1, r3
 8000cce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cd2:	f001 f9cf 	bl	8002074 <HAL_GPIO_Init>

  /*Configure GPIO pins : IM920_IO10_Pin IM920_RESET_Pin */
  GPIO_InitStruct.Pin = IM920_IO10_Pin|IM920_RESET_Pin;
 8000cd6:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000cda:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cdc:	2301      	movs	r3, #1
 8000cde:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ce8:	f107 030c 	add.w	r3, r7, #12
 8000cec:	4619      	mov	r1, r3
 8000cee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000cf2:	f001 f9bf 	bl	8002074 <HAL_GPIO_Init>

  /*Configure GPIO pins : breaker_Pin out_stop_dsrk_Pin out_emkl_sw2_Pin */
  GPIO_InitStruct.Pin = breaker_Pin|out_stop_dsrk_Pin|out_emkl_sw2_Pin;
 8000cf6:	2329      	movs	r3, #41	; 0x29
 8000cf8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cfe:	2300      	movs	r3, #0
 8000d00:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000d02:	2300      	movs	r3, #0
 8000d04:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d06:	f107 030c 	add.w	r3, r7, #12
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	480a      	ldr	r0, [pc, #40]	; (8000d38 <_ZL12MX_GPIO_Initv+0x100>)
 8000d0e:	f001 f9b1 	bl	8002074 <HAL_GPIO_Init>

  /*Configure GPIO pins : sw1_Pin sw3_Pin sw4_Pin */
  GPIO_InitStruct.Pin = sw1_Pin|sw3_Pin|sw4_Pin;
 8000d12:	23d0      	movs	r3, #208	; 0xd0
 8000d14:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000d16:	2300      	movs	r3, #0
 8000d18:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d1a:	2301      	movs	r3, #1
 8000d1c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000d1e:	f107 030c 	add.w	r3, r7, #12
 8000d22:	4619      	mov	r1, r3
 8000d24:	4804      	ldr	r0, [pc, #16]	; (8000d38 <_ZL12MX_GPIO_Initv+0x100>)
 8000d26:	f001 f9a5 	bl	8002074 <HAL_GPIO_Init>

}
 8000d2a:	bf00      	nop
 8000d2c:	3720      	adds	r7, #32
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	40021000 	.word	0x40021000
 8000d38:	48000400 	.word	0x48000400

08000d3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d3c:	b480      	push	{r7}
 8000d3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d40:	b672      	cpsid	i
}
 8000d42:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d44:	e7fe      	b.n	8000d44 <Error_Handler+0x8>
	...

08000d48 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	b083      	sub	sp, #12
 8000d4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d4e:	4b0f      	ldr	r3, [pc, #60]	; (8000d8c <HAL_MspInit+0x44>)
 8000d50:	699b      	ldr	r3, [r3, #24]
 8000d52:	4a0e      	ldr	r2, [pc, #56]	; (8000d8c <HAL_MspInit+0x44>)
 8000d54:	f043 0301 	orr.w	r3, r3, #1
 8000d58:	6193      	str	r3, [r2, #24]
 8000d5a:	4b0c      	ldr	r3, [pc, #48]	; (8000d8c <HAL_MspInit+0x44>)
 8000d5c:	699b      	ldr	r3, [r3, #24]
 8000d5e:	f003 0301 	and.w	r3, r3, #1
 8000d62:	607b      	str	r3, [r7, #4]
 8000d64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000d66:	4b09      	ldr	r3, [pc, #36]	; (8000d8c <HAL_MspInit+0x44>)
 8000d68:	69db      	ldr	r3, [r3, #28]
 8000d6a:	4a08      	ldr	r2, [pc, #32]	; (8000d8c <HAL_MspInit+0x44>)
 8000d6c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000d70:	61d3      	str	r3, [r2, #28]
 8000d72:	4b06      	ldr	r3, [pc, #24]	; (8000d8c <HAL_MspInit+0x44>)
 8000d74:	69db      	ldr	r3, [r3, #28]
 8000d76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000d7a:	603b      	str	r3, [r7, #0]
 8000d7c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d7e:	bf00      	nop
 8000d80:	370c      	adds	r7, #12
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr
 8000d8a:	bf00      	nop
 8000d8c:	40021000 	.word	0x40021000

08000d90 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000d90:	b580      	push	{r7, lr}
 8000d92:	b08a      	sub	sp, #40	; 0x28
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d98:	f107 0314 	add.w	r3, r7, #20
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	601a      	str	r2, [r3, #0]
 8000da0:	605a      	str	r2, [r3, #4]
 8000da2:	609a      	str	r2, [r3, #8]
 8000da4:	60da      	str	r2, [r3, #12]
 8000da6:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN)
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	681b      	ldr	r3, [r3, #0]
 8000dac:	4a18      	ldr	r2, [pc, #96]	; (8000e10 <HAL_CAN_MspInit+0x80>)
 8000dae:	4293      	cmp	r3, r2
 8000db0:	d129      	bne.n	8000e06 <HAL_CAN_MspInit+0x76>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000db2:	4b18      	ldr	r3, [pc, #96]	; (8000e14 <HAL_CAN_MspInit+0x84>)
 8000db4:	69db      	ldr	r3, [r3, #28]
 8000db6:	4a17      	ldr	r2, [pc, #92]	; (8000e14 <HAL_CAN_MspInit+0x84>)
 8000db8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000dbc:	61d3      	str	r3, [r2, #28]
 8000dbe:	4b15      	ldr	r3, [pc, #84]	; (8000e14 <HAL_CAN_MspInit+0x84>)
 8000dc0:	69db      	ldr	r3, [r3, #28]
 8000dc2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000dc6:	613b      	str	r3, [r7, #16]
 8000dc8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dca:	4b12      	ldr	r3, [pc, #72]	; (8000e14 <HAL_CAN_MspInit+0x84>)
 8000dcc:	695b      	ldr	r3, [r3, #20]
 8000dce:	4a11      	ldr	r2, [pc, #68]	; (8000e14 <HAL_CAN_MspInit+0x84>)
 8000dd0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000dd4:	6153      	str	r3, [r2, #20]
 8000dd6:	4b0f      	ldr	r3, [pc, #60]	; (8000e14 <HAL_CAN_MspInit+0x84>)
 8000dd8:	695b      	ldr	r3, [r3, #20]
 8000dda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dde:	60fb      	str	r3, [r7, #12]
 8000de0:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000de2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 8000de6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000de8:	2302      	movs	r3, #2
 8000dea:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000dec:	2300      	movs	r3, #0
 8000dee:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000df0:	2303      	movs	r3, #3
 8000df2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN;
 8000df4:	2309      	movs	r3, #9
 8000df6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000df8:	f107 0314 	add.w	r3, r7, #20
 8000dfc:	4619      	mov	r1, r3
 8000dfe:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e02:	f001 f937 	bl	8002074 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 8000e06:	bf00      	nop
 8000e08:	3728      	adds	r7, #40	; 0x28
 8000e0a:	46bd      	mov	sp, r7
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	40006400 	.word	0x40006400
 8000e14:	40021000 	.word	0x40021000

08000e18 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b084      	sub	sp, #16
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4a20      	ldr	r2, [pc, #128]	; (8000ea8 <HAL_TIM_PWM_MspInit+0x90>)
 8000e26:	4293      	cmp	r3, r2
 8000e28:	d139      	bne.n	8000e9e <HAL_TIM_PWM_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000e2a:	4b20      	ldr	r3, [pc, #128]	; (8000eac <HAL_TIM_PWM_MspInit+0x94>)
 8000e2c:	69db      	ldr	r3, [r3, #28]
 8000e2e:	4a1f      	ldr	r2, [pc, #124]	; (8000eac <HAL_TIM_PWM_MspInit+0x94>)
 8000e30:	f043 0302 	orr.w	r3, r3, #2
 8000e34:	61d3      	str	r3, [r2, #28]
 8000e36:	4b1d      	ldr	r3, [pc, #116]	; (8000eac <HAL_TIM_PWM_MspInit+0x94>)
 8000e38:	69db      	ldr	r3, [r3, #28]
 8000e3a:	f003 0302 	and.w	r3, r3, #2
 8000e3e:	60fb      	str	r3, [r7, #12]
 8000e40:	68fb      	ldr	r3, [r7, #12]

    /* TIM3 DMA Init */
    /* TIM3_CH4_UP Init */
    hdma_tim3_ch4_up.Instance = DMA1_Channel3;
 8000e42:	4b1b      	ldr	r3, [pc, #108]	; (8000eb0 <HAL_TIM_PWM_MspInit+0x98>)
 8000e44:	4a1b      	ldr	r2, [pc, #108]	; (8000eb4 <HAL_TIM_PWM_MspInit+0x9c>)
 8000e46:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch4_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000e48:	4b19      	ldr	r3, [pc, #100]	; (8000eb0 <HAL_TIM_PWM_MspInit+0x98>)
 8000e4a:	2210      	movs	r2, #16
 8000e4c:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch4_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8000e4e:	4b18      	ldr	r3, [pc, #96]	; (8000eb0 <HAL_TIM_PWM_MspInit+0x98>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch4_up.Init.MemInc = DMA_MINC_ENABLE;
 8000e54:	4b16      	ldr	r3, [pc, #88]	; (8000eb0 <HAL_TIM_PWM_MspInit+0x98>)
 8000e56:	2280      	movs	r2, #128	; 0x80
 8000e58:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch4_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000e5a:	4b15      	ldr	r3, [pc, #84]	; (8000eb0 <HAL_TIM_PWM_MspInit+0x98>)
 8000e5c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000e60:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch4_up.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000e62:	4b13      	ldr	r3, [pc, #76]	; (8000eb0 <HAL_TIM_PWM_MspInit+0x98>)
 8000e64:	2200      	movs	r2, #0
 8000e66:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch4_up.Init.Mode = DMA_NORMAL;
 8000e68:	4b11      	ldr	r3, [pc, #68]	; (8000eb0 <HAL_TIM_PWM_MspInit+0x98>)
 8000e6a:	2200      	movs	r2, #0
 8000e6c:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch4_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000e6e:	4b10      	ldr	r3, [pc, #64]	; (8000eb0 <HAL_TIM_PWM_MspInit+0x98>)
 8000e70:	f44f 5240 	mov.w	r2, #12288	; 0x3000
 8000e74:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_tim3_ch4_up) != HAL_OK)
 8000e76:	480e      	ldr	r0, [pc, #56]	; (8000eb0 <HAL_TIM_PWM_MspInit+0x98>)
 8000e78:	f000 ff27 	bl	8001cca <HAL_DMA_Init>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d001      	beq.n	8000e86 <HAL_TIM_PWM_MspInit+0x6e>
    {
      Error_Handler();
 8000e82:	f7ff ff5b 	bl	8000d3c <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_CC4],hdma_tim3_ch4_up);
 8000e86:	687b      	ldr	r3, [r7, #4]
 8000e88:	4a09      	ldr	r2, [pc, #36]	; (8000eb0 <HAL_TIM_PWM_MspInit+0x98>)
 8000e8a:	631a      	str	r2, [r3, #48]	; 0x30
 8000e8c:	4a08      	ldr	r2, [pc, #32]	; (8000eb0 <HAL_TIM_PWM_MspInit+0x98>)
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	6253      	str	r3, [r2, #36]	; 0x24
    __HAL_LINKDMA(htim_pwm,hdma[TIM_DMA_ID_UPDATE],hdma_tim3_ch4_up);
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	4a06      	ldr	r2, [pc, #24]	; (8000eb0 <HAL_TIM_PWM_MspInit+0x98>)
 8000e96:	621a      	str	r2, [r3, #32]
 8000e98:	4a05      	ldr	r2, [pc, #20]	; (8000eb0 <HAL_TIM_PWM_MspInit+0x98>)
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8000e9e:	bf00      	nop
 8000ea0:	3710      	adds	r7, #16
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	40000400 	.word	0x40000400
 8000eac:	40021000 	.word	0x40021000
 8000eb0:	20000100 	.word	0x20000100
 8000eb4:	40020030 	.word	0x40020030

08000eb8 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b088      	sub	sp, #32
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ec0:	f107 030c 	add.w	r3, r7, #12
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	601a      	str	r2, [r3, #0]
 8000ec8:	605a      	str	r2, [r3, #4]
 8000eca:	609a      	str	r2, [r3, #8]
 8000ecc:	60da      	str	r2, [r3, #12]
 8000ece:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4a11      	ldr	r2, [pc, #68]	; (8000f1c <HAL_TIM_MspPostInit+0x64>)
 8000ed6:	4293      	cmp	r3, r2
 8000ed8:	d11b      	bne.n	8000f12 <HAL_TIM_MspPostInit+0x5a>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eda:	4b11      	ldr	r3, [pc, #68]	; (8000f20 <HAL_TIM_MspPostInit+0x68>)
 8000edc:	695b      	ldr	r3, [r3, #20]
 8000ede:	4a10      	ldr	r2, [pc, #64]	; (8000f20 <HAL_TIM_MspPostInit+0x68>)
 8000ee0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000ee4:	6153      	str	r3, [r2, #20]
 8000ee6:	4b0e      	ldr	r3, [pc, #56]	; (8000f20 <HAL_TIM_MspPostInit+0x68>)
 8000ee8:	695b      	ldr	r3, [r3, #20]
 8000eea:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000eee:	60bb      	str	r3, [r7, #8]
 8000ef0:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000ef2:	2302      	movs	r3, #2
 8000ef4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ef6:	2302      	movs	r3, #2
 8000ef8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efa:	2300      	movs	r3, #0
 8000efc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000efe:	2300      	movs	r3, #0
 8000f00:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000f02:	2302      	movs	r3, #2
 8000f04:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f06:	f107 030c 	add.w	r3, r7, #12
 8000f0a:	4619      	mov	r1, r3
 8000f0c:	4805      	ldr	r0, [pc, #20]	; (8000f24 <HAL_TIM_MspPostInit+0x6c>)
 8000f0e:	f001 f8b1 	bl	8002074 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8000f12:	bf00      	nop
 8000f14:	3720      	adds	r7, #32
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}
 8000f1a:	bf00      	nop
 8000f1c:	40000400 	.word	0x40000400
 8000f20:	40021000 	.word	0x40021000
 8000f24:	48000400 	.word	0x48000400

08000f28 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b08a      	sub	sp, #40	; 0x28
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f30:	f107 0314 	add.w	r3, r7, #20
 8000f34:	2200      	movs	r2, #0
 8000f36:	601a      	str	r2, [r3, #0]
 8000f38:	605a      	str	r2, [r3, #4]
 8000f3a:	609a      	str	r2, [r3, #8]
 8000f3c:	60da      	str	r2, [r3, #12]
 8000f3e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	4a18      	ldr	r2, [pc, #96]	; (8000fa8 <HAL_UART_MspInit+0x80>)
 8000f46:	4293      	cmp	r3, r2
 8000f48:	d129      	bne.n	8000f9e <HAL_UART_MspInit+0x76>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f4a:	4b18      	ldr	r3, [pc, #96]	; (8000fac <HAL_UART_MspInit+0x84>)
 8000f4c:	69db      	ldr	r3, [r3, #28]
 8000f4e:	4a17      	ldr	r2, [pc, #92]	; (8000fac <HAL_UART_MspInit+0x84>)
 8000f50:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f54:	61d3      	str	r3, [r2, #28]
 8000f56:	4b15      	ldr	r3, [pc, #84]	; (8000fac <HAL_UART_MspInit+0x84>)
 8000f58:	69db      	ldr	r3, [r3, #28]
 8000f5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f5e:	613b      	str	r3, [r7, #16]
 8000f60:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f62:	4b12      	ldr	r3, [pc, #72]	; (8000fac <HAL_UART_MspInit+0x84>)
 8000f64:	695b      	ldr	r3, [r3, #20]
 8000f66:	4a11      	ldr	r2, [pc, #68]	; (8000fac <HAL_UART_MspInit+0x84>)
 8000f68:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000f6c:	6153      	str	r3, [r2, #20]
 8000f6e:	4b0f      	ldr	r3, [pc, #60]	; (8000fac <HAL_UART_MspInit+0x84>)
 8000f70:	695b      	ldr	r3, [r3, #20]
 8000f72:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000f76:	60fb      	str	r3, [r7, #12]
 8000f78:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_15;
 8000f7a:	f248 0304 	movw	r3, #32772	; 0x8004
 8000f7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f80:	2302      	movs	r3, #2
 8000f82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f84:	2300      	movs	r3, #0
 8000f86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000f88:	2303      	movs	r3, #3
 8000f8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000f8c:	2307      	movs	r3, #7
 8000f8e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000f90:	f107 0314 	add.w	r3, r7, #20
 8000f94:	4619      	mov	r1, r3
 8000f96:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f9a:	f001 f86b 	bl	8002074 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000f9e:	bf00      	nop
 8000fa0:	3728      	adds	r7, #40	; 0x28
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	40004400 	.word	0x40004400
 8000fac:	40021000 	.word	0x40021000

08000fb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000fb4:	e7fe      	b.n	8000fb4 <NMI_Handler+0x4>

08000fb6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fb6:	b480      	push	{r7}
 8000fb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fba:	e7fe      	b.n	8000fba <HardFault_Handler+0x4>

08000fbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fc0:	e7fe      	b.n	8000fc0 <MemManage_Handler+0x4>

08000fc2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fc2:	b480      	push	{r7}
 8000fc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fc6:	e7fe      	b.n	8000fc6 <BusFault_Handler+0x4>

08000fc8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fcc:	e7fe      	b.n	8000fcc <UsageFault_Handler+0x4>

08000fce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fce:	b480      	push	{r7}
 8000fd0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fd2:	bf00      	nop
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fda:	4770      	bx	lr

08000fdc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fe0:	bf00      	nop
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe8:	4770      	bx	lr

08000fea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fea:	b480      	push	{r7}
 8000fec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fee:	bf00      	nop
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff6:	4770      	bx	lr

08000ff8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ffc:	f000 f88e 	bl	800111c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001000:	bf00      	nop
 8001002:	bd80      	pop	{r7, pc}

08001004 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch4_up);
 8001008:	4802      	ldr	r0, [pc, #8]	; (8001014 <DMA1_Channel3_IRQHandler+0x10>)
 800100a:	f000 ff42 	bl	8001e92 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 800100e:	bf00      	nop
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	20000100 	.word	0x20000100

08001018 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800101c:	4b06      	ldr	r3, [pc, #24]	; (8001038 <SystemInit+0x20>)
 800101e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001022:	4a05      	ldr	r2, [pc, #20]	; (8001038 <SystemInit+0x20>)
 8001024:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001028:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800102c:	bf00      	nop
 800102e:	46bd      	mov	sp, r7
 8001030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001034:	4770      	bx	lr
 8001036:	bf00      	nop
 8001038:	e000ed00 	.word	0xe000ed00

0800103c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800103c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001074 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001040:	480d      	ldr	r0, [pc, #52]	; (8001078 <LoopForever+0x6>)
  ldr r1, =_edata
 8001042:	490e      	ldr	r1, [pc, #56]	; (800107c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001044:	4a0e      	ldr	r2, [pc, #56]	; (8001080 <LoopForever+0xe>)
  movs r3, #0
 8001046:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001048:	e002      	b.n	8001050 <LoopCopyDataInit>

0800104a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800104a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800104c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800104e:	3304      	adds	r3, #4

08001050 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001050:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001052:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001054:	d3f9      	bcc.n	800104a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001056:	4a0b      	ldr	r2, [pc, #44]	; (8001084 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001058:	4c0b      	ldr	r4, [pc, #44]	; (8001088 <LoopForever+0x16>)
  movs r3, #0
 800105a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800105c:	e001      	b.n	8001062 <LoopFillZerobss>

0800105e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800105e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001060:	3204      	adds	r2, #4

08001062 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001062:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001064:	d3fb      	bcc.n	800105e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001066:	f7ff ffd7 	bl	8001018 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800106a:	f004 f857 	bl	800511c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800106e:	f7ff fad5 	bl	800061c <main>

08001072 <LoopForever>:

LoopForever:
    b LoopForever
 8001072:	e7fe      	b.n	8001072 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001074:	20003000 	.word	0x20003000
  ldr r0, =_sdata
 8001078:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800107c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001080:	080052ac 	.word	0x080052ac
  ldr r2, =_sbss
 8001084:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001088:	200001d4 	.word	0x200001d4

0800108c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800108c:	e7fe      	b.n	800108c <ADC1_2_IRQHandler>
	...

08001090 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001094:	4b08      	ldr	r3, [pc, #32]	; (80010b8 <HAL_Init+0x28>)
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	4a07      	ldr	r2, [pc, #28]	; (80010b8 <HAL_Init+0x28>)
 800109a:	f043 0310 	orr.w	r3, r3, #16
 800109e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80010a0:	2003      	movs	r0, #3
 80010a2:	f000 fdcd 	bl	8001c40 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80010a6:	200f      	movs	r0, #15
 80010a8:	f000 f808 	bl	80010bc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80010ac:	f7ff fe4c 	bl	8000d48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010b0:	2300      	movs	r3, #0
}
 80010b2:	4618      	mov	r0, r3
 80010b4:	bd80      	pop	{r7, pc}
 80010b6:	bf00      	nop
 80010b8:	40022000 	.word	0x40022000

080010bc <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80010bc:	b580      	push	{r7, lr}
 80010be:	b082      	sub	sp, #8
 80010c0:	af00      	add	r7, sp, #0
 80010c2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80010c4:	4b12      	ldr	r3, [pc, #72]	; (8001110 <HAL_InitTick+0x54>)
 80010c6:	681a      	ldr	r2, [r3, #0]
 80010c8:	4b12      	ldr	r3, [pc, #72]	; (8001114 <HAL_InitTick+0x58>)
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	4619      	mov	r1, r3
 80010ce:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010d2:	fbb3 f3f1 	udiv	r3, r3, r1
 80010d6:	fbb2 f3f3 	udiv	r3, r2, r3
 80010da:	4618      	mov	r0, r3
 80010dc:	f000 fde9 	bl	8001cb2 <HAL_SYSTICK_Config>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010e6:	2301      	movs	r3, #1
 80010e8:	e00e      	b.n	8001108 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	2b0f      	cmp	r3, #15
 80010ee:	d80a      	bhi.n	8001106 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010f0:	2200      	movs	r2, #0
 80010f2:	6879      	ldr	r1, [r7, #4]
 80010f4:	f04f 30ff 	mov.w	r0, #4294967295
 80010f8:	f000 fdad 	bl	8001c56 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010fc:	4a06      	ldr	r2, [pc, #24]	; (8001118 <HAL_InitTick+0x5c>)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8001102:	2300      	movs	r3, #0
 8001104:	e000      	b.n	8001108 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001106:	2301      	movs	r3, #1
}
 8001108:	4618      	mov	r0, r3
 800110a:	3708      	adds	r7, #8
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}
 8001110:	20000000 	.word	0x20000000
 8001114:	20000008 	.word	0x20000008
 8001118:	20000004 	.word	0x20000004

0800111c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800111c:	b480      	push	{r7}
 800111e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001120:	4b06      	ldr	r3, [pc, #24]	; (800113c <HAL_IncTick+0x20>)
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	461a      	mov	r2, r3
 8001126:	4b06      	ldr	r3, [pc, #24]	; (8001140 <HAL_IncTick+0x24>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	4413      	add	r3, r2
 800112c:	4a04      	ldr	r2, [pc, #16]	; (8001140 <HAL_IncTick+0x24>)
 800112e:	6013      	str	r3, [r2, #0]
}
 8001130:	bf00      	nop
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr
 800113a:	bf00      	nop
 800113c:	20000008 	.word	0x20000008
 8001140:	200001c8 	.word	0x200001c8

08001144 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001144:	b480      	push	{r7}
 8001146:	af00      	add	r7, sp, #0
  return uwTick;  
 8001148:	4b03      	ldr	r3, [pc, #12]	; (8001158 <HAL_GetTick+0x14>)
 800114a:	681b      	ldr	r3, [r3, #0]
}
 800114c:	4618      	mov	r0, r3
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr
 8001156:	bf00      	nop
 8001158:	200001c8 	.word	0x200001c8

0800115c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b084      	sub	sp, #16
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001164:	f7ff ffee 	bl	8001144 <HAL_GetTick>
 8001168:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800116e:	68fb      	ldr	r3, [r7, #12]
 8001170:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001174:	d005      	beq.n	8001182 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001176:	4b0a      	ldr	r3, [pc, #40]	; (80011a0 <HAL_Delay+0x44>)
 8001178:	781b      	ldrb	r3, [r3, #0]
 800117a:	461a      	mov	r2, r3
 800117c:	68fb      	ldr	r3, [r7, #12]
 800117e:	4413      	add	r3, r2
 8001180:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001182:	bf00      	nop
 8001184:	f7ff ffde 	bl	8001144 <HAL_GetTick>
 8001188:	4602      	mov	r2, r0
 800118a:	68bb      	ldr	r3, [r7, #8]
 800118c:	1ad3      	subs	r3, r2, r3
 800118e:	68fa      	ldr	r2, [r7, #12]
 8001190:	429a      	cmp	r2, r3
 8001192:	d8f7      	bhi.n	8001184 <HAL_Delay+0x28>
  {
  }
}
 8001194:	bf00      	nop
 8001196:	bf00      	nop
 8001198:	3710      	adds	r7, #16
 800119a:	46bd      	mov	sp, r7
 800119c:	bd80      	pop	{r7, pc}
 800119e:	bf00      	nop
 80011a0:	20000008 	.word	0x20000008

080011a4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b084      	sub	sp, #16
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d101      	bne.n	80011b6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80011b2:	2301      	movs	r3, #1
 80011b4:	e0ed      	b.n	8001392 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80011bc:	b2db      	uxtb	r3, r3
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d102      	bne.n	80011c8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80011c2:	6878      	ldr	r0, [r7, #4]
 80011c4:	f7ff fde4 	bl	8000d90 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	681a      	ldr	r2, [r3, #0]
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f042 0201 	orr.w	r2, r2, #1
 80011d6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80011d8:	f7ff ffb4 	bl	8001144 <HAL_GetTick>
 80011dc:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80011de:	e012      	b.n	8001206 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80011e0:	f7ff ffb0 	bl	8001144 <HAL_GetTick>
 80011e4:	4602      	mov	r2, r0
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	1ad3      	subs	r3, r2, r3
 80011ea:	2b0a      	cmp	r3, #10
 80011ec:	d90b      	bls.n	8001206 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011f2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	2205      	movs	r2, #5
 80011fe:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8001202:	2301      	movs	r3, #1
 8001204:	e0c5      	b.n	8001392 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	f003 0301 	and.w	r3, r3, #1
 8001210:	2b00      	cmp	r3, #0
 8001212:	d0e5      	beq.n	80011e0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	681a      	ldr	r2, [r3, #0]
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f022 0202 	bic.w	r2, r2, #2
 8001222:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001224:	f7ff ff8e 	bl	8001144 <HAL_GetTick>
 8001228:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800122a:	e012      	b.n	8001252 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800122c:	f7ff ff8a 	bl	8001144 <HAL_GetTick>
 8001230:	4602      	mov	r2, r0
 8001232:	68fb      	ldr	r3, [r7, #12]
 8001234:	1ad3      	subs	r3, r2, r3
 8001236:	2b0a      	cmp	r3, #10
 8001238:	d90b      	bls.n	8001252 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800123e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001246:	687b      	ldr	r3, [r7, #4]
 8001248:	2205      	movs	r2, #5
 800124a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800124e:	2301      	movs	r3, #1
 8001250:	e09f      	b.n	8001392 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	681b      	ldr	r3, [r3, #0]
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	f003 0302 	and.w	r3, r3, #2
 800125c:	2b00      	cmp	r3, #0
 800125e:	d1e5      	bne.n	800122c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001260:	687b      	ldr	r3, [r7, #4]
 8001262:	7e1b      	ldrb	r3, [r3, #24]
 8001264:	2b01      	cmp	r3, #1
 8001266:	d108      	bne.n	800127a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	681a      	ldr	r2, [r3, #0]
 800126e:	687b      	ldr	r3, [r7, #4]
 8001270:	681b      	ldr	r3, [r3, #0]
 8001272:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001276:	601a      	str	r2, [r3, #0]
 8001278:	e007      	b.n	800128a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	681a      	ldr	r2, [r3, #0]
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001288:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	7e5b      	ldrb	r3, [r3, #25]
 800128e:	2b01      	cmp	r3, #1
 8001290:	d108      	bne.n	80012a4 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	681a      	ldr	r2, [r3, #0]
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80012a0:	601a      	str	r2, [r3, #0]
 80012a2:	e007      	b.n	80012b4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80012a4:	687b      	ldr	r3, [r7, #4]
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	681a      	ldr	r2, [r3, #0]
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80012b2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80012b4:	687b      	ldr	r3, [r7, #4]
 80012b6:	7e9b      	ldrb	r3, [r3, #26]
 80012b8:	2b01      	cmp	r3, #1
 80012ba:	d108      	bne.n	80012ce <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	681a      	ldr	r2, [r3, #0]
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	f042 0220 	orr.w	r2, r2, #32
 80012ca:	601a      	str	r2, [r3, #0]
 80012cc:	e007      	b.n	80012de <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80012ce:	687b      	ldr	r3, [r7, #4]
 80012d0:	681b      	ldr	r3, [r3, #0]
 80012d2:	681a      	ldr	r2, [r3, #0]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	f022 0220 	bic.w	r2, r2, #32
 80012dc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	7edb      	ldrb	r3, [r3, #27]
 80012e2:	2b01      	cmp	r3, #1
 80012e4:	d108      	bne.n	80012f8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	681a      	ldr	r2, [r3, #0]
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f022 0210 	bic.w	r2, r2, #16
 80012f4:	601a      	str	r2, [r3, #0]
 80012f6:	e007      	b.n	8001308 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	681a      	ldr	r2, [r3, #0]
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f042 0210 	orr.w	r2, r2, #16
 8001306:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	7f1b      	ldrb	r3, [r3, #28]
 800130c:	2b01      	cmp	r3, #1
 800130e:	d108      	bne.n	8001322 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	681a      	ldr	r2, [r3, #0]
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	f042 0208 	orr.w	r2, r2, #8
 800131e:	601a      	str	r2, [r3, #0]
 8001320:	e007      	b.n	8001332 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001322:	687b      	ldr	r3, [r7, #4]
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	681a      	ldr	r2, [r3, #0]
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f022 0208 	bic.w	r2, r2, #8
 8001330:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001332:	687b      	ldr	r3, [r7, #4]
 8001334:	7f5b      	ldrb	r3, [r3, #29]
 8001336:	2b01      	cmp	r3, #1
 8001338:	d108      	bne.n	800134c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800133a:	687b      	ldr	r3, [r7, #4]
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	681a      	ldr	r2, [r3, #0]
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	681b      	ldr	r3, [r3, #0]
 8001344:	f042 0204 	orr.w	r2, r2, #4
 8001348:	601a      	str	r2, [r3, #0]
 800134a:	e007      	b.n	800135c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	681a      	ldr	r2, [r3, #0]
 8001352:	687b      	ldr	r3, [r7, #4]
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	f022 0204 	bic.w	r2, r2, #4
 800135a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	689a      	ldr	r2, [r3, #8]
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	68db      	ldr	r3, [r3, #12]
 8001364:	431a      	orrs	r2, r3
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	691b      	ldr	r3, [r3, #16]
 800136a:	431a      	orrs	r2, r3
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	695b      	ldr	r3, [r3, #20]
 8001370:	ea42 0103 	orr.w	r1, r2, r3
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	685b      	ldr	r3, [r3, #4]
 8001378:	1e5a      	subs	r2, r3, #1
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	430a      	orrs	r2, r1
 8001380:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001382:	687b      	ldr	r3, [r7, #4]
 8001384:	2200      	movs	r2, #0
 8001386:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	2201      	movs	r2, #1
 800138c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001390:	2300      	movs	r3, #0
}
 8001392:	4618      	mov	r0, r3
 8001394:	3710      	adds	r7, #16
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}

0800139a <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 800139a:	b480      	push	{r7}
 800139c:	b087      	sub	sp, #28
 800139e:	af00      	add	r7, sp, #0
 80013a0:	6078      	str	r0, [r7, #4]
 80013a2:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	f893 3020 	ldrb.w	r3, [r3, #32]
 80013b0:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80013b2:	7cfb      	ldrb	r3, [r7, #19]
 80013b4:	2b01      	cmp	r3, #1
 80013b6:	d003      	beq.n	80013c0 <HAL_CAN_ConfigFilter+0x26>
 80013b8:	7cfb      	ldrb	r3, [r7, #19]
 80013ba:	2b02      	cmp	r3, #2
 80013bc:	f040 80aa 	bne.w	8001514 <HAL_CAN_ConfigFilter+0x17a>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80013c0:	697b      	ldr	r3, [r7, #20]
 80013c2:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80013c6:	f043 0201 	orr.w	r2, r3, #1
 80013ca:	697b      	ldr	r3, [r7, #20]
 80013cc:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80013d0:	683b      	ldr	r3, [r7, #0]
 80013d2:	695b      	ldr	r3, [r3, #20]
 80013d4:	f003 031f 	and.w	r3, r3, #31
 80013d8:	2201      	movs	r2, #1
 80013da:	fa02 f303 	lsl.w	r3, r2, r3
 80013de:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80013e0:	697b      	ldr	r3, [r7, #20]
 80013e2:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80013e6:	68fb      	ldr	r3, [r7, #12]
 80013e8:	43db      	mvns	r3, r3
 80013ea:	401a      	ands	r2, r3
 80013ec:	697b      	ldr	r3, [r7, #20]
 80013ee:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80013f2:	683b      	ldr	r3, [r7, #0]
 80013f4:	69db      	ldr	r3, [r3, #28]
 80013f6:	2b00      	cmp	r3, #0
 80013f8:	d123      	bne.n	8001442 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80013fa:	697b      	ldr	r3, [r7, #20]
 80013fc:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	43db      	mvns	r3, r3
 8001404:	401a      	ands	r2, r3
 8001406:	697b      	ldr	r3, [r7, #20]
 8001408:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	68db      	ldr	r3, [r3, #12]
 8001410:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001412:	683b      	ldr	r3, [r7, #0]
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001418:	683a      	ldr	r2, [r7, #0]
 800141a:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800141c:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800141e:	697b      	ldr	r3, [r7, #20]
 8001420:	3248      	adds	r2, #72	; 0x48
 8001422:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001426:	683b      	ldr	r3, [r7, #0]
 8001428:	689b      	ldr	r3, [r3, #8]
 800142a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800142c:	683b      	ldr	r3, [r7, #0]
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001436:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001438:	6979      	ldr	r1, [r7, #20]
 800143a:	3348      	adds	r3, #72	; 0x48
 800143c:	00db      	lsls	r3, r3, #3
 800143e:	440b      	add	r3, r1
 8001440:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8001442:	683b      	ldr	r3, [r7, #0]
 8001444:	69db      	ldr	r3, [r3, #28]
 8001446:	2b01      	cmp	r3, #1
 8001448:	d122      	bne.n	8001490 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	431a      	orrs	r2, r3
 8001454:	697b      	ldr	r3, [r7, #20]
 8001456:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001466:	683a      	ldr	r2, [r7, #0]
 8001468:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800146a:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	3248      	adds	r2, #72	; 0x48
 8001470:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001474:	683b      	ldr	r3, [r7, #0]
 8001476:	689b      	ldr	r3, [r3, #8]
 8001478:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	68db      	ldr	r3, [r3, #12]
 800147e:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001480:	683b      	ldr	r3, [r7, #0]
 8001482:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8001484:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001486:	6979      	ldr	r1, [r7, #20]
 8001488:	3348      	adds	r3, #72	; 0x48
 800148a:	00db      	lsls	r3, r3, #3
 800148c:	440b      	add	r3, r1
 800148e:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8001490:	683b      	ldr	r3, [r7, #0]
 8001492:	699b      	ldr	r3, [r3, #24]
 8001494:	2b00      	cmp	r3, #0
 8001496:	d109      	bne.n	80014ac <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8001498:	697b      	ldr	r3, [r7, #20]
 800149a:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	43db      	mvns	r3, r3
 80014a2:	401a      	ands	r2, r3
 80014a4:	697b      	ldr	r3, [r7, #20]
 80014a6:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 80014aa:	e007      	b.n	80014bc <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80014ac:	697b      	ldr	r3, [r7, #20]
 80014ae:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	431a      	orrs	r2, r3
 80014b6:	697b      	ldr	r3, [r7, #20]
 80014b8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	691b      	ldr	r3, [r3, #16]
 80014c0:	2b00      	cmp	r3, #0
 80014c2:	d109      	bne.n	80014d8 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80014c4:	697b      	ldr	r3, [r7, #20]
 80014c6:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	43db      	mvns	r3, r3
 80014ce:	401a      	ands	r2, r3
 80014d0:	697b      	ldr	r3, [r7, #20]
 80014d2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80014d6:	e007      	b.n	80014e8 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	431a      	orrs	r2, r3
 80014e2:	697b      	ldr	r3, [r7, #20]
 80014e4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80014e8:	683b      	ldr	r3, [r7, #0]
 80014ea:	6a1b      	ldr	r3, [r3, #32]
 80014ec:	2b01      	cmp	r3, #1
 80014ee:	d107      	bne.n	8001500 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80014f0:	697b      	ldr	r3, [r7, #20]
 80014f2:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	431a      	orrs	r2, r3
 80014fa:	697b      	ldr	r3, [r7, #20]
 80014fc:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001500:	697b      	ldr	r3, [r7, #20]
 8001502:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8001506:	f023 0201 	bic.w	r2, r3, #1
 800150a:	697b      	ldr	r3, [r7, #20]
 800150c:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8001510:	2300      	movs	r3, #0
 8001512:	e006      	b.n	8001522 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001518:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001520:	2301      	movs	r3, #1
  }
}
 8001522:	4618      	mov	r0, r3
 8001524:	371c      	adds	r7, #28
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr

0800152e <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 800152e:	b580      	push	{r7, lr}
 8001530:	b084      	sub	sp, #16
 8001532:	af00      	add	r7, sp, #0
 8001534:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	f893 3020 	ldrb.w	r3, [r3, #32]
 800153c:	b2db      	uxtb	r3, r3
 800153e:	2b01      	cmp	r3, #1
 8001540:	d12e      	bne.n	80015a0 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	2202      	movs	r2, #2
 8001546:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	681a      	ldr	r2, [r3, #0]
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f022 0201 	bic.w	r2, r2, #1
 8001558:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800155a:	f7ff fdf3 	bl	8001144 <HAL_GetTick>
 800155e:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001560:	e012      	b.n	8001588 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001562:	f7ff fdef 	bl	8001144 <HAL_GetTick>
 8001566:	4602      	mov	r2, r0
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	1ad3      	subs	r3, r2, r3
 800156c:	2b0a      	cmp	r3, #10
 800156e:	d90b      	bls.n	8001588 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001574:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	2205      	movs	r2, #5
 8001580:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001584:	2301      	movs	r3, #1
 8001586:	e012      	b.n	80015ae <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	685b      	ldr	r3, [r3, #4]
 800158e:	f003 0301 	and.w	r3, r3, #1
 8001592:	2b00      	cmp	r3, #0
 8001594:	d1e5      	bne.n	8001562 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	2200      	movs	r2, #0
 800159a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 800159c:	2300      	movs	r3, #0
 800159e:	e006      	b.n	80015ae <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015a4:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80015ac:	2301      	movs	r3, #1
  }
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	3710      	adds	r7, #16
 80015b2:	46bd      	mov	sp, r7
 80015b4:	bd80      	pop	{r7, pc}

080015b6 <HAL_CAN_Stop>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Stop(CAN_HandleTypeDef *hcan)
{
 80015b6:	b580      	push	{r7, lr}
 80015b8:	b084      	sub	sp, #16
 80015ba:	af00      	add	r7, sp, #0
 80015bc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_LISTENING)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80015c4:	b2db      	uxtb	r3, r3
 80015c6:	2b02      	cmp	r3, #2
 80015c8:	d133      	bne.n	8001632 <HAL_CAN_Stop+0x7c>
  {
    /* Request initialisation */
    SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	681a      	ldr	r2, [r3, #0]
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681b      	ldr	r3, [r3, #0]
 80015d4:	f042 0201 	orr.w	r2, r2, #1
 80015d8:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80015da:	f7ff fdb3 	bl	8001144 <HAL_GetTick>
 80015de:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80015e0:	e012      	b.n	8001608 <HAL_CAN_Stop+0x52>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80015e2:	f7ff fdaf 	bl	8001144 <HAL_GetTick>
 80015e6:	4602      	mov	r2, r0
 80015e8:	68fb      	ldr	r3, [r7, #12]
 80015ea:	1ad3      	subs	r3, r2, r3
 80015ec:	2b0a      	cmp	r3, #10
 80015ee:	d90b      	bls.n	8001608 <HAL_CAN_Stop+0x52>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015f4:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	2205      	movs	r2, #5
 8001600:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001604:	2301      	movs	r3, #1
 8001606:	e01b      	b.n	8001640 <HAL_CAN_Stop+0x8a>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	685b      	ldr	r3, [r3, #4]
 800160e:	f003 0301 	and.w	r3, r3, #1
 8001612:	2b00      	cmp	r3, #0
 8001614:	d0e5      	beq.n	80015e2 <HAL_CAN_Stop+0x2c>
      }
    }

    /* Exit from sleep mode */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	681a      	ldr	r2, [r3, #0]
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f022 0202 	bic.w	r2, r2, #2
 8001624:	601a      	str	r2, [r3, #0]

    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_READY;
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	2201      	movs	r2, #1
 800162a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Return function status */
    return HAL_OK;
 800162e:	2300      	movs	r3, #0
 8001630:	e006      	b.n	8001640 <HAL_CAN_Stop+0x8a>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_STARTED;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001636:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800163e:	2301      	movs	r3, #1
  }
}
 8001640:	4618      	mov	r0, r3
 8001642:	3710      	adds	r7, #16
 8001644:	46bd      	mov	sp, r7
 8001646:	bd80      	pop	{r7, pc}

08001648 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8001648:	b480      	push	{r7}
 800164a:	b089      	sub	sp, #36	; 0x24
 800164c:	af00      	add	r7, sp, #0
 800164e:	60f8      	str	r0, [r7, #12]
 8001650:	60b9      	str	r1, [r7, #8]
 8001652:	607a      	str	r2, [r7, #4]
 8001654:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	f893 3020 	ldrb.w	r3, [r3, #32]
 800165c:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800165e:	68fb      	ldr	r3, [r7, #12]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	689b      	ldr	r3, [r3, #8]
 8001664:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001666:	7ffb      	ldrb	r3, [r7, #31]
 8001668:	2b01      	cmp	r3, #1
 800166a:	d003      	beq.n	8001674 <HAL_CAN_AddTxMessage+0x2c>
 800166c:	7ffb      	ldrb	r3, [r7, #31]
 800166e:	2b02      	cmp	r3, #2
 8001670:	f040 80b8 	bne.w	80017e4 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001674:	69bb      	ldr	r3, [r7, #24]
 8001676:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800167a:	2b00      	cmp	r3, #0
 800167c:	d10a      	bne.n	8001694 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800167e:	69bb      	ldr	r3, [r7, #24]
 8001680:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001684:	2b00      	cmp	r3, #0
 8001686:	d105      	bne.n	8001694 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001688:	69bb      	ldr	r3, [r7, #24]
 800168a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800168e:	2b00      	cmp	r3, #0
 8001690:	f000 80a0 	beq.w	80017d4 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001694:	69bb      	ldr	r3, [r7, #24]
 8001696:	0e1b      	lsrs	r3, r3, #24
 8001698:	f003 0303 	and.w	r3, r3, #3
 800169c:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800169e:	697b      	ldr	r3, [r7, #20]
 80016a0:	2b02      	cmp	r3, #2
 80016a2:	d907      	bls.n	80016b4 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016a8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80016b0:	2301      	movs	r3, #1
 80016b2:	e09e      	b.n	80017f2 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80016b4:	2201      	movs	r2, #1
 80016b6:	697b      	ldr	r3, [r7, #20]
 80016b8:	409a      	lsls	r2, r3
 80016ba:	683b      	ldr	r3, [r7, #0]
 80016bc:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80016be:	68bb      	ldr	r3, [r7, #8]
 80016c0:	689b      	ldr	r3, [r3, #8]
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d10d      	bne.n	80016e2 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80016c6:	68bb      	ldr	r3, [r7, #8]
 80016c8:	681b      	ldr	r3, [r3, #0]
 80016ca:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 80016cc:	68bb      	ldr	r3, [r7, #8]
 80016ce:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80016d0:	68f9      	ldr	r1, [r7, #12]
 80016d2:	6809      	ldr	r1, [r1, #0]
 80016d4:	431a      	orrs	r2, r3
 80016d6:	697b      	ldr	r3, [r7, #20]
 80016d8:	3318      	adds	r3, #24
 80016da:	011b      	lsls	r3, r3, #4
 80016dc:	440b      	add	r3, r1
 80016de:	601a      	str	r2, [r3, #0]
 80016e0:	e00f      	b.n	8001702 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80016e2:	68bb      	ldr	r3, [r7, #8]
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80016e8:	68bb      	ldr	r3, [r7, #8]
 80016ea:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80016ec:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 80016ee:	68bb      	ldr	r3, [r7, #8]
 80016f0:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80016f2:	68f9      	ldr	r1, [r7, #12]
 80016f4:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 80016f6:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80016f8:	697b      	ldr	r3, [r7, #20]
 80016fa:	3318      	adds	r3, #24
 80016fc:	011b      	lsls	r3, r3, #4
 80016fe:	440b      	add	r3, r1
 8001700:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	6819      	ldr	r1, [r3, #0]
 8001706:	68bb      	ldr	r3, [r7, #8]
 8001708:	691a      	ldr	r2, [r3, #16]
 800170a:	697b      	ldr	r3, [r7, #20]
 800170c:	3318      	adds	r3, #24
 800170e:	011b      	lsls	r3, r3, #4
 8001710:	440b      	add	r3, r1
 8001712:	3304      	adds	r3, #4
 8001714:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001716:	68bb      	ldr	r3, [r7, #8]
 8001718:	7d1b      	ldrb	r3, [r3, #20]
 800171a:	2b01      	cmp	r3, #1
 800171c:	d111      	bne.n	8001742 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	681a      	ldr	r2, [r3, #0]
 8001722:	697b      	ldr	r3, [r7, #20]
 8001724:	3318      	adds	r3, #24
 8001726:	011b      	lsls	r3, r3, #4
 8001728:	4413      	add	r3, r2
 800172a:	3304      	adds	r3, #4
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	68fa      	ldr	r2, [r7, #12]
 8001730:	6811      	ldr	r1, [r2, #0]
 8001732:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001736:	697b      	ldr	r3, [r7, #20]
 8001738:	3318      	adds	r3, #24
 800173a:	011b      	lsls	r3, r3, #4
 800173c:	440b      	add	r3, r1
 800173e:	3304      	adds	r3, #4
 8001740:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	3307      	adds	r3, #7
 8001746:	781b      	ldrb	r3, [r3, #0]
 8001748:	061a      	lsls	r2, r3, #24
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	3306      	adds	r3, #6
 800174e:	781b      	ldrb	r3, [r3, #0]
 8001750:	041b      	lsls	r3, r3, #16
 8001752:	431a      	orrs	r2, r3
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	3305      	adds	r3, #5
 8001758:	781b      	ldrb	r3, [r3, #0]
 800175a:	021b      	lsls	r3, r3, #8
 800175c:	4313      	orrs	r3, r2
 800175e:	687a      	ldr	r2, [r7, #4]
 8001760:	3204      	adds	r2, #4
 8001762:	7812      	ldrb	r2, [r2, #0]
 8001764:	4610      	mov	r0, r2
 8001766:	68fa      	ldr	r2, [r7, #12]
 8001768:	6811      	ldr	r1, [r2, #0]
 800176a:	ea43 0200 	orr.w	r2, r3, r0
 800176e:	697b      	ldr	r3, [r7, #20]
 8001770:	011b      	lsls	r3, r3, #4
 8001772:	440b      	add	r3, r1
 8001774:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8001778:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	3303      	adds	r3, #3
 800177e:	781b      	ldrb	r3, [r3, #0]
 8001780:	061a      	lsls	r2, r3, #24
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	3302      	adds	r3, #2
 8001786:	781b      	ldrb	r3, [r3, #0]
 8001788:	041b      	lsls	r3, r3, #16
 800178a:	431a      	orrs	r2, r3
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	3301      	adds	r3, #1
 8001790:	781b      	ldrb	r3, [r3, #0]
 8001792:	021b      	lsls	r3, r3, #8
 8001794:	4313      	orrs	r3, r2
 8001796:	687a      	ldr	r2, [r7, #4]
 8001798:	7812      	ldrb	r2, [r2, #0]
 800179a:	4610      	mov	r0, r2
 800179c:	68fa      	ldr	r2, [r7, #12]
 800179e:	6811      	ldr	r1, [r2, #0]
 80017a0:	ea43 0200 	orr.w	r2, r3, r0
 80017a4:	697b      	ldr	r3, [r7, #20]
 80017a6:	011b      	lsls	r3, r3, #4
 80017a8:	440b      	add	r3, r1
 80017aa:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 80017ae:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	681a      	ldr	r2, [r3, #0]
 80017b4:	697b      	ldr	r3, [r7, #20]
 80017b6:	3318      	adds	r3, #24
 80017b8:	011b      	lsls	r3, r3, #4
 80017ba:	4413      	add	r3, r2
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	68fa      	ldr	r2, [r7, #12]
 80017c0:	6811      	ldr	r1, [r2, #0]
 80017c2:	f043 0201 	orr.w	r2, r3, #1
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	3318      	adds	r3, #24
 80017ca:	011b      	lsls	r3, r3, #4
 80017cc:	440b      	add	r3, r1
 80017ce:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 80017d0:	2300      	movs	r3, #0
 80017d2:	e00e      	b.n	80017f2 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017d8:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80017dc:	68fb      	ldr	r3, [r7, #12]
 80017de:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80017e0:	2301      	movs	r3, #1
 80017e2:	e006      	b.n	80017f2 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017e8:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80017ec:	68fb      	ldr	r3, [r7, #12]
 80017ee:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80017f0:	2301      	movs	r3, #1
  }
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	3724      	adds	r7, #36	; 0x24
 80017f6:	46bd      	mov	sp, r7
 80017f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017fc:	4770      	bx	lr

080017fe <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80017fe:	b480      	push	{r7}
 8001800:	b087      	sub	sp, #28
 8001802:	af00      	add	r7, sp, #0
 8001804:	60f8      	str	r0, [r7, #12]
 8001806:	60b9      	str	r1, [r7, #8]
 8001808:	607a      	str	r2, [r7, #4]
 800180a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800180c:	68fb      	ldr	r3, [r7, #12]
 800180e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001812:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001814:	7dfb      	ldrb	r3, [r7, #23]
 8001816:	2b01      	cmp	r3, #1
 8001818:	d003      	beq.n	8001822 <HAL_CAN_GetRxMessage+0x24>
 800181a:	7dfb      	ldrb	r3, [r7, #23]
 800181c:	2b02      	cmp	r3, #2
 800181e:	f040 80f3 	bne.w	8001a08 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8001822:	68bb      	ldr	r3, [r7, #8]
 8001824:	2b00      	cmp	r3, #0
 8001826:	d10e      	bne.n	8001846 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	68db      	ldr	r3, [r3, #12]
 800182e:	f003 0303 	and.w	r3, r3, #3
 8001832:	2b00      	cmp	r3, #0
 8001834:	d116      	bne.n	8001864 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800183a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800183e:	68fb      	ldr	r3, [r7, #12]
 8001840:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001842:	2301      	movs	r3, #1
 8001844:	e0e7      	b.n	8001a16 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8001846:	68fb      	ldr	r3, [r7, #12]
 8001848:	681b      	ldr	r3, [r3, #0]
 800184a:	691b      	ldr	r3, [r3, #16]
 800184c:	f003 0303 	and.w	r3, r3, #3
 8001850:	2b00      	cmp	r3, #0
 8001852:	d107      	bne.n	8001864 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001858:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800185c:	68fb      	ldr	r3, [r7, #12]
 800185e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001860:	2301      	movs	r3, #1
 8001862:	e0d8      	b.n	8001a16 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8001864:	68fb      	ldr	r3, [r7, #12]
 8001866:	681a      	ldr	r2, [r3, #0]
 8001868:	68bb      	ldr	r3, [r7, #8]
 800186a:	331b      	adds	r3, #27
 800186c:	011b      	lsls	r3, r3, #4
 800186e:	4413      	add	r3, r2
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	f003 0204 	and.w	r2, r3, #4
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d10c      	bne.n	800189c <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	68bb      	ldr	r3, [r7, #8]
 8001888:	331b      	adds	r3, #27
 800188a:	011b      	lsls	r3, r3, #4
 800188c:	4413      	add	r3, r2
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	0d5b      	lsrs	r3, r3, #21
 8001892:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	601a      	str	r2, [r3, #0]
 800189a:	e00b      	b.n	80018b4 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 800189c:	68fb      	ldr	r3, [r7, #12]
 800189e:	681a      	ldr	r2, [r3, #0]
 80018a0:	68bb      	ldr	r3, [r7, #8]
 80018a2:	331b      	adds	r3, #27
 80018a4:	011b      	lsls	r3, r3, #4
 80018a6:	4413      	add	r3, r2
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	08db      	lsrs	r3, r3, #3
 80018ac:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80018b4:	68fb      	ldr	r3, [r7, #12]
 80018b6:	681a      	ldr	r2, [r3, #0]
 80018b8:	68bb      	ldr	r3, [r7, #8]
 80018ba:	331b      	adds	r3, #27
 80018bc:	011b      	lsls	r3, r3, #4
 80018be:	4413      	add	r3, r2
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f003 0202 	and.w	r2, r3, #2
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80018ca:	68fb      	ldr	r3, [r7, #12]
 80018cc:	681a      	ldr	r2, [r3, #0]
 80018ce:	68bb      	ldr	r3, [r7, #8]
 80018d0:	331b      	adds	r3, #27
 80018d2:	011b      	lsls	r3, r3, #4
 80018d4:	4413      	add	r3, r2
 80018d6:	3304      	adds	r3, #4
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	f003 020f 	and.w	r2, r3, #15
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80018e2:	68fb      	ldr	r3, [r7, #12]
 80018e4:	681a      	ldr	r2, [r3, #0]
 80018e6:	68bb      	ldr	r3, [r7, #8]
 80018e8:	331b      	adds	r3, #27
 80018ea:	011b      	lsls	r3, r3, #4
 80018ec:	4413      	add	r3, r2
 80018ee:	3304      	adds	r3, #4
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	0a1b      	lsrs	r3, r3, #8
 80018f4:	b2da      	uxtb	r2, r3
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	681a      	ldr	r2, [r3, #0]
 80018fe:	68bb      	ldr	r3, [r7, #8]
 8001900:	331b      	adds	r3, #27
 8001902:	011b      	lsls	r3, r3, #4
 8001904:	4413      	add	r3, r2
 8001906:	3304      	adds	r3, #4
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	0c1b      	lsrs	r3, r3, #16
 800190c:	b29a      	uxth	r2, r3
 800190e:	687b      	ldr	r3, [r7, #4]
 8001910:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	681a      	ldr	r2, [r3, #0]
 8001916:	68bb      	ldr	r3, [r7, #8]
 8001918:	011b      	lsls	r3, r3, #4
 800191a:	4413      	add	r3, r2
 800191c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	b2da      	uxtb	r2, r3
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8001928:	68fb      	ldr	r3, [r7, #12]
 800192a:	681a      	ldr	r2, [r3, #0]
 800192c:	68bb      	ldr	r3, [r7, #8]
 800192e:	011b      	lsls	r3, r3, #4
 8001930:	4413      	add	r3, r2
 8001932:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	0a1a      	lsrs	r2, r3, #8
 800193a:	683b      	ldr	r3, [r7, #0]
 800193c:	3301      	adds	r3, #1
 800193e:	b2d2      	uxtb	r2, r2
 8001940:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8001942:	68fb      	ldr	r3, [r7, #12]
 8001944:	681a      	ldr	r2, [r3, #0]
 8001946:	68bb      	ldr	r3, [r7, #8]
 8001948:	011b      	lsls	r3, r3, #4
 800194a:	4413      	add	r3, r2
 800194c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	0c1a      	lsrs	r2, r3, #16
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	3302      	adds	r3, #2
 8001958:	b2d2      	uxtb	r2, r2
 800195a:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	681a      	ldr	r2, [r3, #0]
 8001960:	68bb      	ldr	r3, [r7, #8]
 8001962:	011b      	lsls	r3, r3, #4
 8001964:	4413      	add	r3, r2
 8001966:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	0e1a      	lsrs	r2, r3, #24
 800196e:	683b      	ldr	r3, [r7, #0]
 8001970:	3303      	adds	r3, #3
 8001972:	b2d2      	uxtb	r2, r2
 8001974:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	681a      	ldr	r2, [r3, #0]
 800197a:	68bb      	ldr	r3, [r7, #8]
 800197c:	011b      	lsls	r3, r3, #4
 800197e:	4413      	add	r3, r2
 8001980:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8001984:	681a      	ldr	r2, [r3, #0]
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	3304      	adds	r3, #4
 800198a:	b2d2      	uxtb	r2, r2
 800198c:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	681a      	ldr	r2, [r3, #0]
 8001992:	68bb      	ldr	r3, [r7, #8]
 8001994:	011b      	lsls	r3, r3, #4
 8001996:	4413      	add	r3, r2
 8001998:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	0a1a      	lsrs	r2, r3, #8
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	3305      	adds	r3, #5
 80019a4:	b2d2      	uxtb	r2, r2
 80019a6:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	681a      	ldr	r2, [r3, #0]
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	011b      	lsls	r3, r3, #4
 80019b0:	4413      	add	r3, r2
 80019b2:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	0c1a      	lsrs	r2, r3, #16
 80019ba:	683b      	ldr	r3, [r7, #0]
 80019bc:	3306      	adds	r3, #6
 80019be:	b2d2      	uxtb	r2, r2
 80019c0:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80019c2:	68fb      	ldr	r3, [r7, #12]
 80019c4:	681a      	ldr	r2, [r3, #0]
 80019c6:	68bb      	ldr	r3, [r7, #8]
 80019c8:	011b      	lsls	r3, r3, #4
 80019ca:	4413      	add	r3, r2
 80019cc:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	0e1a      	lsrs	r2, r3, #24
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	3307      	adds	r3, #7
 80019d8:	b2d2      	uxtb	r2, r2
 80019da:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80019dc:	68bb      	ldr	r3, [r7, #8]
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d108      	bne.n	80019f4 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	68da      	ldr	r2, [r3, #12]
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	f042 0220 	orr.w	r2, r2, #32
 80019f0:	60da      	str	r2, [r3, #12]
 80019f2:	e007      	b.n	8001a04 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 80019f4:	68fb      	ldr	r3, [r7, #12]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	691a      	ldr	r2, [r3, #16]
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f042 0220 	orr.w	r2, r2, #32
 8001a02:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001a04:	2300      	movs	r3, #0
 8001a06:	e006      	b.n	8001a16 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001a08:	68fb      	ldr	r3, [r7, #12]
 8001a0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a0c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001a14:	2301      	movs	r3, #1
  }
}
 8001a16:	4618      	mov	r0, r3
 8001a18:	371c      	adds	r7, #28
 8001a1a:	46bd      	mov	sp, r7
 8001a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a20:	4770      	bx	lr

08001a22 <HAL_CAN_GetRxFifoFillLevel>:
  * @param  RxFifo Rx FIFO.
  *         This parameter can be a value of @arg CAN_receive_FIFO_number.
  * @retval Number of messages available in Rx FIFO.
  */
uint32_t HAL_CAN_GetRxFifoFillLevel(CAN_HandleTypeDef *hcan, uint32_t RxFifo)
{
 8001a22:	b480      	push	{r7}
 8001a24:	b085      	sub	sp, #20
 8001a26:	af00      	add	r7, sp, #0
 8001a28:	6078      	str	r0, [r7, #4]
 8001a2a:	6039      	str	r1, [r7, #0]
  uint32_t filllevel = 0U;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a36:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001a38:	7afb      	ldrb	r3, [r7, #11]
 8001a3a:	2b01      	cmp	r3, #1
 8001a3c:	d002      	beq.n	8001a44 <HAL_CAN_GetRxFifoFillLevel+0x22>
 8001a3e:	7afb      	ldrb	r3, [r7, #11]
 8001a40:	2b02      	cmp	r3, #2
 8001a42:	d10f      	bne.n	8001a64 <HAL_CAN_GetRxFifoFillLevel+0x42>
      (state == HAL_CAN_STATE_LISTENING))
  {
    if (RxFifo == CAN_RX_FIFO0)
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d106      	bne.n	8001a58 <HAL_CAN_GetRxFifoFillLevel+0x36>
    {
      filllevel = hcan->Instance->RF0R & CAN_RF0R_FMP0;
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	68db      	ldr	r3, [r3, #12]
 8001a50:	f003 0303 	and.w	r3, r3, #3
 8001a54:	60fb      	str	r3, [r7, #12]
 8001a56:	e005      	b.n	8001a64 <HAL_CAN_GetRxFifoFillLevel+0x42>
    }
    else /* RxFifo == CAN_RX_FIFO1 */
    {
      filllevel = hcan->Instance->RF1R & CAN_RF1R_FMP1;
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	681b      	ldr	r3, [r3, #0]
 8001a5c:	691b      	ldr	r3, [r3, #16]
 8001a5e:	f003 0303 	and.w	r3, r3, #3
 8001a62:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return Rx FIFO fill level */
  return filllevel;
 8001a64:	68fb      	ldr	r3, [r7, #12]
}
 8001a66:	4618      	mov	r0, r3
 8001a68:	3714      	adds	r7, #20
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a70:	4770      	bx	lr
	...

08001a74 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001a74:	b480      	push	{r7}
 8001a76:	b085      	sub	sp, #20
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	f003 0307 	and.w	r3, r3, #7
 8001a82:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a84:	4b0c      	ldr	r3, [pc, #48]	; (8001ab8 <__NVIC_SetPriorityGrouping+0x44>)
 8001a86:	68db      	ldr	r3, [r3, #12]
 8001a88:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a8a:	68ba      	ldr	r2, [r7, #8]
 8001a8c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001a90:	4013      	ands	r3, r2
 8001a92:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a98:	68bb      	ldr	r3, [r7, #8]
 8001a9a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a9c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001aa0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001aa4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001aa6:	4a04      	ldr	r2, [pc, #16]	; (8001ab8 <__NVIC_SetPriorityGrouping+0x44>)
 8001aa8:	68bb      	ldr	r3, [r7, #8]
 8001aaa:	60d3      	str	r3, [r2, #12]
}
 8001aac:	bf00      	nop
 8001aae:	3714      	adds	r7, #20
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab6:	4770      	bx	lr
 8001ab8:	e000ed00 	.word	0xe000ed00

08001abc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001ac0:	4b04      	ldr	r3, [pc, #16]	; (8001ad4 <__NVIC_GetPriorityGrouping+0x18>)
 8001ac2:	68db      	ldr	r3, [r3, #12]
 8001ac4:	0a1b      	lsrs	r3, r3, #8
 8001ac6:	f003 0307 	and.w	r3, r3, #7
}
 8001aca:	4618      	mov	r0, r3
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr
 8001ad4:	e000ed00 	.word	0xe000ed00

08001ad8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	4603      	mov	r3, r0
 8001ae0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ae2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	db0b      	blt.n	8001b02 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001aea:	79fb      	ldrb	r3, [r7, #7]
 8001aec:	f003 021f 	and.w	r2, r3, #31
 8001af0:	4907      	ldr	r1, [pc, #28]	; (8001b10 <__NVIC_EnableIRQ+0x38>)
 8001af2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001af6:	095b      	lsrs	r3, r3, #5
 8001af8:	2001      	movs	r0, #1
 8001afa:	fa00 f202 	lsl.w	r2, r0, r2
 8001afe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001b02:	bf00      	nop
 8001b04:	370c      	adds	r7, #12
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop
 8001b10:	e000e100 	.word	0xe000e100

08001b14 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b14:	b480      	push	{r7}
 8001b16:	b083      	sub	sp, #12
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	6039      	str	r1, [r7, #0]
 8001b1e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	db0a      	blt.n	8001b3e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	b2da      	uxtb	r2, r3
 8001b2c:	490c      	ldr	r1, [pc, #48]	; (8001b60 <__NVIC_SetPriority+0x4c>)
 8001b2e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b32:	0112      	lsls	r2, r2, #4
 8001b34:	b2d2      	uxtb	r2, r2
 8001b36:	440b      	add	r3, r1
 8001b38:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b3c:	e00a      	b.n	8001b54 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	b2da      	uxtb	r2, r3
 8001b42:	4908      	ldr	r1, [pc, #32]	; (8001b64 <__NVIC_SetPriority+0x50>)
 8001b44:	79fb      	ldrb	r3, [r7, #7]
 8001b46:	f003 030f 	and.w	r3, r3, #15
 8001b4a:	3b04      	subs	r3, #4
 8001b4c:	0112      	lsls	r2, r2, #4
 8001b4e:	b2d2      	uxtb	r2, r2
 8001b50:	440b      	add	r3, r1
 8001b52:	761a      	strb	r2, [r3, #24]
}
 8001b54:	bf00      	nop
 8001b56:	370c      	adds	r7, #12
 8001b58:	46bd      	mov	sp, r7
 8001b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b5e:	4770      	bx	lr
 8001b60:	e000e100 	.word	0xe000e100
 8001b64:	e000ed00 	.word	0xe000ed00

08001b68 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b68:	b480      	push	{r7}
 8001b6a:	b089      	sub	sp, #36	; 0x24
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	60f8      	str	r0, [r7, #12]
 8001b70:	60b9      	str	r1, [r7, #8]
 8001b72:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	f003 0307 	and.w	r3, r3, #7
 8001b7a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b7c:	69fb      	ldr	r3, [r7, #28]
 8001b7e:	f1c3 0307 	rsb	r3, r3, #7
 8001b82:	2b04      	cmp	r3, #4
 8001b84:	bf28      	it	cs
 8001b86:	2304      	movcs	r3, #4
 8001b88:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	3304      	adds	r3, #4
 8001b8e:	2b06      	cmp	r3, #6
 8001b90:	d902      	bls.n	8001b98 <NVIC_EncodePriority+0x30>
 8001b92:	69fb      	ldr	r3, [r7, #28]
 8001b94:	3b03      	subs	r3, #3
 8001b96:	e000      	b.n	8001b9a <NVIC_EncodePriority+0x32>
 8001b98:	2300      	movs	r3, #0
 8001b9a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b9c:	f04f 32ff 	mov.w	r2, #4294967295
 8001ba0:	69bb      	ldr	r3, [r7, #24]
 8001ba2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ba6:	43da      	mvns	r2, r3
 8001ba8:	68bb      	ldr	r3, [r7, #8]
 8001baa:	401a      	ands	r2, r3
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001bb0:	f04f 31ff 	mov.w	r1, #4294967295
 8001bb4:	697b      	ldr	r3, [r7, #20]
 8001bb6:	fa01 f303 	lsl.w	r3, r1, r3
 8001bba:	43d9      	mvns	r1, r3
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bc0:	4313      	orrs	r3, r2
         );
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3724      	adds	r7, #36	; 0x24
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr
	...

08001bd0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001bd0:	b480      	push	{r7}
 8001bd2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001bd4:	f3bf 8f4f 	dsb	sy
}
 8001bd8:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001bda:	4b06      	ldr	r3, [pc, #24]	; (8001bf4 <__NVIC_SystemReset+0x24>)
 8001bdc:	68db      	ldr	r3, [r3, #12]
 8001bde:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001be2:	4904      	ldr	r1, [pc, #16]	; (8001bf4 <__NVIC_SystemReset+0x24>)
 8001be4:	4b04      	ldr	r3, [pc, #16]	; (8001bf8 <__NVIC_SystemReset+0x28>)
 8001be6:	4313      	orrs	r3, r2
 8001be8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001bea:	f3bf 8f4f 	dsb	sy
}
 8001bee:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001bf0:	bf00      	nop
 8001bf2:	e7fd      	b.n	8001bf0 <__NVIC_SystemReset+0x20>
 8001bf4:	e000ed00 	.word	0xe000ed00
 8001bf8:	05fa0004 	.word	0x05fa0004

08001bfc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b082      	sub	sp, #8
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	3b01      	subs	r3, #1
 8001c08:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001c0c:	d301      	bcc.n	8001c12 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c0e:	2301      	movs	r3, #1
 8001c10:	e00f      	b.n	8001c32 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c12:	4a0a      	ldr	r2, [pc, #40]	; (8001c3c <SysTick_Config+0x40>)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	3b01      	subs	r3, #1
 8001c18:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c1a:	210f      	movs	r1, #15
 8001c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c20:	f7ff ff78 	bl	8001b14 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c24:	4b05      	ldr	r3, [pc, #20]	; (8001c3c <SysTick_Config+0x40>)
 8001c26:	2200      	movs	r2, #0
 8001c28:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c2a:	4b04      	ldr	r3, [pc, #16]	; (8001c3c <SysTick_Config+0x40>)
 8001c2c:	2207      	movs	r2, #7
 8001c2e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c30:	2300      	movs	r3, #0
}
 8001c32:	4618      	mov	r0, r3
 8001c34:	3708      	adds	r7, #8
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	e000e010 	.word	0xe000e010

08001c40 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b082      	sub	sp, #8
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c48:	6878      	ldr	r0, [r7, #4]
 8001c4a:	f7ff ff13 	bl	8001a74 <__NVIC_SetPriorityGrouping>
}
 8001c4e:	bf00      	nop
 8001c50:	3708      	adds	r7, #8
 8001c52:	46bd      	mov	sp, r7
 8001c54:	bd80      	pop	{r7, pc}

08001c56 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c56:	b580      	push	{r7, lr}
 8001c58:	b086      	sub	sp, #24
 8001c5a:	af00      	add	r7, sp, #0
 8001c5c:	4603      	mov	r3, r0
 8001c5e:	60b9      	str	r1, [r7, #8]
 8001c60:	607a      	str	r2, [r7, #4]
 8001c62:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001c64:	2300      	movs	r3, #0
 8001c66:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c68:	f7ff ff28 	bl	8001abc <__NVIC_GetPriorityGrouping>
 8001c6c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c6e:	687a      	ldr	r2, [r7, #4]
 8001c70:	68b9      	ldr	r1, [r7, #8]
 8001c72:	6978      	ldr	r0, [r7, #20]
 8001c74:	f7ff ff78 	bl	8001b68 <NVIC_EncodePriority>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c7e:	4611      	mov	r1, r2
 8001c80:	4618      	mov	r0, r3
 8001c82:	f7ff ff47 	bl	8001b14 <__NVIC_SetPriority>
}
 8001c86:	bf00      	nop
 8001c88:	3718      	adds	r7, #24
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}

08001c8e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c8e:	b580      	push	{r7, lr}
 8001c90:	b082      	sub	sp, #8
 8001c92:	af00      	add	r7, sp, #0
 8001c94:	4603      	mov	r3, r0
 8001c96:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c9c:	4618      	mov	r0, r3
 8001c9e:	f7ff ff1b 	bl	8001ad8 <__NVIC_EnableIRQ>
}
 8001ca2:	bf00      	nop
 8001ca4:	3708      	adds	r7, #8
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}

08001caa <HAL_NVIC_SystemReset>:
/**
  * @brief  Initiates a system reset request to reset the MCU.
  * @retval None
  */
void HAL_NVIC_SystemReset(void)
{
 8001caa:	b580      	push	{r7, lr}
 8001cac:	af00      	add	r7, sp, #0
  /* System Reset */
  NVIC_SystemReset();
 8001cae:	f7ff ff8f 	bl	8001bd0 <__NVIC_SystemReset>

08001cb2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cb2:	b580      	push	{r7, lr}
 8001cb4:	b082      	sub	sp, #8
 8001cb6:	af00      	add	r7, sp, #0
 8001cb8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001cba:	6878      	ldr	r0, [r7, #4]
 8001cbc:	f7ff ff9e 	bl	8001bfc <SysTick_Config>
 8001cc0:	4603      	mov	r3, r0
}
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	3708      	adds	r7, #8
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	bd80      	pop	{r7, pc}

08001cca <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8001cca:	b580      	push	{r7, lr}
 8001ccc:	b084      	sub	sp, #16
 8001cce:	af00      	add	r7, sp, #0
 8001cd0:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001cd2:	2300      	movs	r3, #0
 8001cd4:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d101      	bne.n	8001ce0 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	e037      	b.n	8001d50 <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2202      	movs	r2, #2
 8001ce4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001cf6:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8001cfa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8001d04:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	68db      	ldr	r3, [r3, #12]
 8001d0a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001d10:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	695b      	ldr	r3, [r3, #20]
 8001d16:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001d1c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	69db      	ldr	r3, [r3, #28]
 8001d22:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001d24:	68fa      	ldr	r2, [r7, #12]
 8001d26:	4313      	orrs	r3, r2
 8001d28:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	68fa      	ldr	r2, [r7, #12]
 8001d30:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 8001d32:	6878      	ldr	r0, [r7, #4]
 8001d34:	f000 f97e 	bl	8002034 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2201      	movs	r2, #1
 8001d42:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	2200      	movs	r2, #0
 8001d4a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 8001d4e:	2300      	movs	r3, #0
}  
 8001d50:	4618      	mov	r0, r3
 8001d52:	3710      	adds	r7, #16
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}

08001d58 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b086      	sub	sp, #24
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	60f8      	str	r0, [r7, #12]
 8001d60:	60b9      	str	r1, [r7, #8]
 8001d62:	607a      	str	r2, [r7, #4]
 8001d64:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 8001d66:	2300      	movs	r3, #0
 8001d68:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 8001d6a:	68fb      	ldr	r3, [r7, #12]
 8001d6c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d70:	2b01      	cmp	r3, #1
 8001d72:	d101      	bne.n	8001d78 <HAL_DMA_Start_IT+0x20>
 8001d74:	2302      	movs	r3, #2
 8001d76:	e04a      	b.n	8001e0e <HAL_DMA_Start_IT+0xb6>
 8001d78:	68fb      	ldr	r3, [r7, #12]
 8001d7a:	2201      	movs	r2, #1
 8001d7c:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001d86:	2b01      	cmp	r3, #1
 8001d88:	d13a      	bne.n	8001e00 <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 8001d8a:	68fb      	ldr	r3, [r7, #12]
 8001d8c:	2202      	movs	r2, #2
 8001d8e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001d92:	68fb      	ldr	r3, [r7, #12]
 8001d94:	2200      	movs	r2, #0
 8001d96:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	681a      	ldr	r2, [r3, #0]
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f022 0201 	bic.w	r2, r2, #1
 8001da6:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	687a      	ldr	r2, [r7, #4]
 8001dac:	68b9      	ldr	r1, [r7, #8]
 8001dae:	68f8      	ldr	r0, [r7, #12]
 8001db0:	f000 f912 	bl	8001fd8 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d008      	beq.n	8001dce <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	681a      	ldr	r2, [r3, #0]
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f042 020e 	orr.w	r2, r2, #14
 8001dca:	601a      	str	r2, [r3, #0]
 8001dcc:	e00f      	b.n	8001dee <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	681a      	ldr	r2, [r3, #0]
 8001dd4:	68fb      	ldr	r3, [r7, #12]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f042 020a 	orr.w	r2, r2, #10
 8001ddc:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	681a      	ldr	r2, [r3, #0]
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f022 0204 	bic.w	r2, r2, #4
 8001dec:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	681a      	ldr	r2, [r3, #0]
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f042 0201 	orr.w	r2, r2, #1
 8001dfc:	601a      	str	r2, [r3, #0]
 8001dfe:	e005      	b.n	8001e0c <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	2200      	movs	r2, #0
 8001e04:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8001e08:	2302      	movs	r3, #2
 8001e0a:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8001e0c:	7dfb      	ldrb	r3, [r7, #23]
} 
 8001e0e:	4618      	mov	r0, r3
 8001e10:	3718      	adds	r7, #24
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}

08001e16 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8001e16:	b580      	push	{r7, lr}
 8001e18:	b084      	sub	sp, #16
 8001e1a:	af00      	add	r7, sp, #0
 8001e1c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8001e28:	2b02      	cmp	r3, #2
 8001e2a:	d005      	beq.n	8001e38 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2204      	movs	r2, #4
 8001e30:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8001e32:	2301      	movs	r3, #1
 8001e34:	73fb      	strb	r3, [r7, #15]
 8001e36:	e027      	b.n	8001e88 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	681a      	ldr	r2, [r3, #0]
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f022 020e 	bic.w	r2, r2, #14
 8001e46:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	681a      	ldr	r2, [r3, #0]
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f022 0201 	bic.w	r2, r2, #1
 8001e56:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e60:	2101      	movs	r1, #1
 8001e62:	fa01 f202 	lsl.w	r2, r1, r2
 8001e66:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2200      	movs	r2, #0
 8001e74:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e7c:	2b00      	cmp	r3, #0
 8001e7e:	d003      	beq.n	8001e88 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e84:	6878      	ldr	r0, [r7, #4]
 8001e86:	4798      	blx	r3
    } 
  }
  return status;
 8001e88:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	3710      	adds	r7, #16
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bd80      	pop	{r7, pc}

08001e92 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001e92:	b580      	push	{r7, lr}
 8001e94:	b084      	sub	sp, #16
 8001e96:	af00      	add	r7, sp, #0
 8001e98:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001eae:	2204      	movs	r2, #4
 8001eb0:	409a      	lsls	r2, r3
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	4013      	ands	r3, r2
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d024      	beq.n	8001f04 <HAL_DMA_IRQHandler+0x72>
 8001eba:	68bb      	ldr	r3, [r7, #8]
 8001ebc:	f003 0304 	and.w	r3, r3, #4
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d01f      	beq.n	8001f04 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f003 0320 	and.w	r3, r3, #32
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d107      	bne.n	8001ee2 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	681a      	ldr	r2, [r3, #0]
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f022 0204 	bic.w	r2, r2, #4
 8001ee0:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001eea:	2104      	movs	r1, #4
 8001eec:	fa01 f202 	lsl.w	r2, r1, r2
 8001ef0:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d06a      	beq.n	8001fd0 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001efe:	6878      	ldr	r0, [r7, #4]
 8001f00:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8001f02:	e065      	b.n	8001fd0 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f08:	2202      	movs	r2, #2
 8001f0a:	409a      	lsls	r2, r3
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	4013      	ands	r3, r2
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d02c      	beq.n	8001f6e <HAL_DMA_IRQHandler+0xdc>
 8001f14:	68bb      	ldr	r3, [r7, #8]
 8001f16:	f003 0302 	and.w	r3, r3, #2
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d027      	beq.n	8001f6e <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	f003 0320 	and.w	r3, r3, #32
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d10b      	bne.n	8001f44 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	681b      	ldr	r3, [r3, #0]
 8001f30:	681a      	ldr	r2, [r3, #0]
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f022 020a 	bic.w	r2, r2, #10
 8001f3a:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	2201      	movs	r2, #1
 8001f40:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001f4c:	2102      	movs	r1, #2
 8001f4e:	fa01 f202 	lsl.w	r2, r1, r2
 8001f52:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2200      	movs	r2, #0
 8001f58:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f60:	2b00      	cmp	r3, #0
 8001f62:	d035      	beq.n	8001fd0 <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f68:	6878      	ldr	r0, [r7, #4]
 8001f6a:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8001f6c:	e030      	b.n	8001fd0 <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f72:	2208      	movs	r2, #8
 8001f74:	409a      	lsls	r2, r3
 8001f76:	68fb      	ldr	r3, [r7, #12]
 8001f78:	4013      	ands	r3, r2
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d028      	beq.n	8001fd0 <HAL_DMA_IRQHandler+0x13e>
 8001f7e:	68bb      	ldr	r3, [r7, #8]
 8001f80:	f003 0308 	and.w	r3, r3, #8
 8001f84:	2b00      	cmp	r3, #0
 8001f86:	d023      	beq.n	8001fd0 <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	681a      	ldr	r2, [r3, #0]
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f022 020e 	bic.w	r2, r2, #14
 8001f96:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fa0:	2101      	movs	r1, #1
 8001fa2:	fa01 f202 	lsl.w	r2, r1, r2
 8001fa6:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	2201      	movs	r2, #1
 8001fac:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	2201      	movs	r2, #1
 8001fb2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	2200      	movs	r2, #0
 8001fba:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d004      	beq.n	8001fd0 <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fca:	6878      	ldr	r0, [r7, #4]
 8001fcc:	4798      	blx	r3
    }
  }
}  
 8001fce:	e7ff      	b.n	8001fd0 <HAL_DMA_IRQHandler+0x13e>
 8001fd0:	bf00      	nop
 8001fd2:	3710      	adds	r7, #16
 8001fd4:	46bd      	mov	sp, r7
 8001fd6:	bd80      	pop	{r7, pc}

08001fd8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001fd8:	b480      	push	{r7}
 8001fda:	b085      	sub	sp, #20
 8001fdc:	af00      	add	r7, sp, #0
 8001fde:	60f8      	str	r0, [r7, #12]
 8001fe0:	60b9      	str	r1, [r7, #8]
 8001fe2:	607a      	str	r2, [r7, #4]
 8001fe4:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001fee:	2101      	movs	r1, #1
 8001ff0:	fa01 f202 	lsl.w	r2, r1, r2
 8001ff4:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	683a      	ldr	r2, [r7, #0]
 8001ffc:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	2b10      	cmp	r3, #16
 8002004:	d108      	bne.n	8002018 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	687a      	ldr	r2, [r7, #4]
 800200c:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800200e:	68fb      	ldr	r3, [r7, #12]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	68ba      	ldr	r2, [r7, #8]
 8002014:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002016:	e007      	b.n	8002028 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	68ba      	ldr	r2, [r7, #8]
 800201e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	687a      	ldr	r2, [r7, #4]
 8002026:	60da      	str	r2, [r3, #12]
}
 8002028:	bf00      	nop
 800202a:	3714      	adds	r7, #20
 800202c:	46bd      	mov	sp, r7
 800202e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002032:	4770      	bx	lr

08002034 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002034:	b480      	push	{r7}
 8002036:	b083      	sub	sp, #12
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	461a      	mov	r2, r3
 8002042:	4b09      	ldr	r3, [pc, #36]	; (8002068 <DMA_CalcBaseAndBitshift+0x34>)
 8002044:	4413      	add	r3, r2
 8002046:	4a09      	ldr	r2, [pc, #36]	; (800206c <DMA_CalcBaseAndBitshift+0x38>)
 8002048:	fba2 2303 	umull	r2, r3, r2, r3
 800204c:	091b      	lsrs	r3, r3, #4
 800204e:	009a      	lsls	r2, r3, #2
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	4a06      	ldr	r2, [pc, #24]	; (8002070 <DMA_CalcBaseAndBitshift+0x3c>)
 8002058:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
}
 800205a:	bf00      	nop
 800205c:	370c      	adds	r7, #12
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
 8002066:	bf00      	nop
 8002068:	bffdfff8 	.word	0xbffdfff8
 800206c:	cccccccd 	.word	0xcccccccd
 8002070:	40020000 	.word	0x40020000

08002074 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002074:	b480      	push	{r7}
 8002076:	b087      	sub	sp, #28
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
 800207c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800207e:	2300      	movs	r3, #0
 8002080:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002082:	e14e      	b.n	8002322 <HAL_GPIO_Init+0x2ae>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002084:	683b      	ldr	r3, [r7, #0]
 8002086:	681a      	ldr	r2, [r3, #0]
 8002088:	2101      	movs	r1, #1
 800208a:	697b      	ldr	r3, [r7, #20]
 800208c:	fa01 f303 	lsl.w	r3, r1, r3
 8002090:	4013      	ands	r3, r2
 8002092:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	2b00      	cmp	r3, #0
 8002098:	f000 8140 	beq.w	800231c <HAL_GPIO_Init+0x2a8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800209c:	683b      	ldr	r3, [r7, #0]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	f003 0303 	and.w	r3, r3, #3
 80020a4:	2b01      	cmp	r3, #1
 80020a6:	d005      	beq.n	80020b4 <HAL_GPIO_Init+0x40>
 80020a8:	683b      	ldr	r3, [r7, #0]
 80020aa:	685b      	ldr	r3, [r3, #4]
 80020ac:	f003 0303 	and.w	r3, r3, #3
 80020b0:	2b02      	cmp	r3, #2
 80020b2:	d130      	bne.n	8002116 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	689b      	ldr	r3, [r3, #8]
 80020b8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 80020ba:	697b      	ldr	r3, [r7, #20]
 80020bc:	005b      	lsls	r3, r3, #1
 80020be:	2203      	movs	r2, #3
 80020c0:	fa02 f303 	lsl.w	r3, r2, r3
 80020c4:	43db      	mvns	r3, r3
 80020c6:	693a      	ldr	r2, [r7, #16]
 80020c8:	4013      	ands	r3, r2
 80020ca:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80020cc:	683b      	ldr	r3, [r7, #0]
 80020ce:	68da      	ldr	r2, [r3, #12]
 80020d0:	697b      	ldr	r3, [r7, #20]
 80020d2:	005b      	lsls	r3, r3, #1
 80020d4:	fa02 f303 	lsl.w	r3, r2, r3
 80020d8:	693a      	ldr	r2, [r7, #16]
 80020da:	4313      	orrs	r3, r2
 80020dc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	693a      	ldr	r2, [r7, #16]
 80020e2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	685b      	ldr	r3, [r3, #4]
 80020e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80020ea:	2201      	movs	r2, #1
 80020ec:	697b      	ldr	r3, [r7, #20]
 80020ee:	fa02 f303 	lsl.w	r3, r2, r3
 80020f2:	43db      	mvns	r3, r3
 80020f4:	693a      	ldr	r2, [r7, #16]
 80020f6:	4013      	ands	r3, r2
 80020f8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80020fa:	683b      	ldr	r3, [r7, #0]
 80020fc:	685b      	ldr	r3, [r3, #4]
 80020fe:	091b      	lsrs	r3, r3, #4
 8002100:	f003 0201 	and.w	r2, r3, #1
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	fa02 f303 	lsl.w	r3, r2, r3
 800210a:	693a      	ldr	r2, [r7, #16]
 800210c:	4313      	orrs	r3, r2
 800210e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	693a      	ldr	r2, [r7, #16]
 8002114:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002116:	683b      	ldr	r3, [r7, #0]
 8002118:	685b      	ldr	r3, [r3, #4]
 800211a:	f003 0303 	and.w	r3, r3, #3
 800211e:	2b03      	cmp	r3, #3
 8002120:	d017      	beq.n	8002152 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	68db      	ldr	r3, [r3, #12]
 8002126:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002128:	697b      	ldr	r3, [r7, #20]
 800212a:	005b      	lsls	r3, r3, #1
 800212c:	2203      	movs	r2, #3
 800212e:	fa02 f303 	lsl.w	r3, r2, r3
 8002132:	43db      	mvns	r3, r3
 8002134:	693a      	ldr	r2, [r7, #16]
 8002136:	4013      	ands	r3, r2
 8002138:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800213a:	683b      	ldr	r3, [r7, #0]
 800213c:	689a      	ldr	r2, [r3, #8]
 800213e:	697b      	ldr	r3, [r7, #20]
 8002140:	005b      	lsls	r3, r3, #1
 8002142:	fa02 f303 	lsl.w	r3, r2, r3
 8002146:	693a      	ldr	r2, [r7, #16]
 8002148:	4313      	orrs	r3, r2
 800214a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	693a      	ldr	r2, [r7, #16]
 8002150:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002152:	683b      	ldr	r3, [r7, #0]
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	f003 0303 	and.w	r3, r3, #3
 800215a:	2b02      	cmp	r3, #2
 800215c:	d123      	bne.n	80021a6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800215e:	697b      	ldr	r3, [r7, #20]
 8002160:	08da      	lsrs	r2, r3, #3
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	3208      	adds	r2, #8
 8002166:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800216a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800216c:	697b      	ldr	r3, [r7, #20]
 800216e:	f003 0307 	and.w	r3, r3, #7
 8002172:	009b      	lsls	r3, r3, #2
 8002174:	220f      	movs	r2, #15
 8002176:	fa02 f303 	lsl.w	r3, r2, r3
 800217a:	43db      	mvns	r3, r3
 800217c:	693a      	ldr	r2, [r7, #16]
 800217e:	4013      	ands	r3, r2
 8002180:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002182:	683b      	ldr	r3, [r7, #0]
 8002184:	691a      	ldr	r2, [r3, #16]
 8002186:	697b      	ldr	r3, [r7, #20]
 8002188:	f003 0307 	and.w	r3, r3, #7
 800218c:	009b      	lsls	r3, r3, #2
 800218e:	fa02 f303 	lsl.w	r3, r2, r3
 8002192:	693a      	ldr	r2, [r7, #16]
 8002194:	4313      	orrs	r3, r2
 8002196:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002198:	697b      	ldr	r3, [r7, #20]
 800219a:	08da      	lsrs	r2, r3, #3
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	3208      	adds	r2, #8
 80021a0:	6939      	ldr	r1, [r7, #16]
 80021a2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	005b      	lsls	r3, r3, #1
 80021b0:	2203      	movs	r2, #3
 80021b2:	fa02 f303 	lsl.w	r3, r2, r3
 80021b6:	43db      	mvns	r3, r3
 80021b8:	693a      	ldr	r2, [r7, #16]
 80021ba:	4013      	ands	r3, r2
 80021bc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80021be:	683b      	ldr	r3, [r7, #0]
 80021c0:	685b      	ldr	r3, [r3, #4]
 80021c2:	f003 0203 	and.w	r2, r3, #3
 80021c6:	697b      	ldr	r3, [r7, #20]
 80021c8:	005b      	lsls	r3, r3, #1
 80021ca:	fa02 f303 	lsl.w	r3, r2, r3
 80021ce:	693a      	ldr	r2, [r7, #16]
 80021d0:	4313      	orrs	r3, r2
 80021d2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	693a      	ldr	r2, [r7, #16]
 80021d8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80021da:	683b      	ldr	r3, [r7, #0]
 80021dc:	685b      	ldr	r3, [r3, #4]
 80021de:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	f000 809a 	beq.w	800231c <HAL_GPIO_Init+0x2a8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80021e8:	4b55      	ldr	r3, [pc, #340]	; (8002340 <HAL_GPIO_Init+0x2cc>)
 80021ea:	699b      	ldr	r3, [r3, #24]
 80021ec:	4a54      	ldr	r2, [pc, #336]	; (8002340 <HAL_GPIO_Init+0x2cc>)
 80021ee:	f043 0301 	orr.w	r3, r3, #1
 80021f2:	6193      	str	r3, [r2, #24]
 80021f4:	4b52      	ldr	r3, [pc, #328]	; (8002340 <HAL_GPIO_Init+0x2cc>)
 80021f6:	699b      	ldr	r3, [r3, #24]
 80021f8:	f003 0301 	and.w	r3, r3, #1
 80021fc:	60bb      	str	r3, [r7, #8]
 80021fe:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002200:	4a50      	ldr	r2, [pc, #320]	; (8002344 <HAL_GPIO_Init+0x2d0>)
 8002202:	697b      	ldr	r3, [r7, #20]
 8002204:	089b      	lsrs	r3, r3, #2
 8002206:	3302      	adds	r3, #2
 8002208:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800220c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800220e:	697b      	ldr	r3, [r7, #20]
 8002210:	f003 0303 	and.w	r3, r3, #3
 8002214:	009b      	lsls	r3, r3, #2
 8002216:	220f      	movs	r2, #15
 8002218:	fa02 f303 	lsl.w	r3, r2, r3
 800221c:	43db      	mvns	r3, r3
 800221e:	693a      	ldr	r2, [r7, #16]
 8002220:	4013      	ands	r3, r2
 8002222:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800222a:	d013      	beq.n	8002254 <HAL_GPIO_Init+0x1e0>
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	4a46      	ldr	r2, [pc, #280]	; (8002348 <HAL_GPIO_Init+0x2d4>)
 8002230:	4293      	cmp	r3, r2
 8002232:	d00d      	beq.n	8002250 <HAL_GPIO_Init+0x1dc>
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	4a45      	ldr	r2, [pc, #276]	; (800234c <HAL_GPIO_Init+0x2d8>)
 8002238:	4293      	cmp	r3, r2
 800223a:	d007      	beq.n	800224c <HAL_GPIO_Init+0x1d8>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	4a44      	ldr	r2, [pc, #272]	; (8002350 <HAL_GPIO_Init+0x2dc>)
 8002240:	4293      	cmp	r3, r2
 8002242:	d101      	bne.n	8002248 <HAL_GPIO_Init+0x1d4>
 8002244:	2303      	movs	r3, #3
 8002246:	e006      	b.n	8002256 <HAL_GPIO_Init+0x1e2>
 8002248:	2305      	movs	r3, #5
 800224a:	e004      	b.n	8002256 <HAL_GPIO_Init+0x1e2>
 800224c:	2302      	movs	r3, #2
 800224e:	e002      	b.n	8002256 <HAL_GPIO_Init+0x1e2>
 8002250:	2301      	movs	r3, #1
 8002252:	e000      	b.n	8002256 <HAL_GPIO_Init+0x1e2>
 8002254:	2300      	movs	r3, #0
 8002256:	697a      	ldr	r2, [r7, #20]
 8002258:	f002 0203 	and.w	r2, r2, #3
 800225c:	0092      	lsls	r2, r2, #2
 800225e:	4093      	lsls	r3, r2
 8002260:	693a      	ldr	r2, [r7, #16]
 8002262:	4313      	orrs	r3, r2
 8002264:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002266:	4937      	ldr	r1, [pc, #220]	; (8002344 <HAL_GPIO_Init+0x2d0>)
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	089b      	lsrs	r3, r3, #2
 800226c:	3302      	adds	r3, #2
 800226e:	693a      	ldr	r2, [r7, #16]
 8002270:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002274:	4b37      	ldr	r3, [pc, #220]	; (8002354 <HAL_GPIO_Init+0x2e0>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	43db      	mvns	r3, r3
 800227e:	693a      	ldr	r2, [r7, #16]
 8002280:	4013      	ands	r3, r2
 8002282:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	685b      	ldr	r3, [r3, #4]
 8002288:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800228c:	2b00      	cmp	r3, #0
 800228e:	d003      	beq.n	8002298 <HAL_GPIO_Init+0x224>
        {
          temp |= iocurrent;
 8002290:	693a      	ldr	r2, [r7, #16]
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	4313      	orrs	r3, r2
 8002296:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002298:	4a2e      	ldr	r2, [pc, #184]	; (8002354 <HAL_GPIO_Init+0x2e0>)
 800229a:	693b      	ldr	r3, [r7, #16]
 800229c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800229e:	4b2d      	ldr	r3, [pc, #180]	; (8002354 <HAL_GPIO_Init+0x2e0>)
 80022a0:	685b      	ldr	r3, [r3, #4]
 80022a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	43db      	mvns	r3, r3
 80022a8:	693a      	ldr	r2, [r7, #16]
 80022aa:	4013      	ands	r3, r2
 80022ac:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d003      	beq.n	80022c2 <HAL_GPIO_Init+0x24e>
        {
          temp |= iocurrent;
 80022ba:	693a      	ldr	r2, [r7, #16]
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	4313      	orrs	r3, r2
 80022c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80022c2:	4a24      	ldr	r2, [pc, #144]	; (8002354 <HAL_GPIO_Init+0x2e0>)
 80022c4:	693b      	ldr	r3, [r7, #16]
 80022c6:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80022c8:	4b22      	ldr	r3, [pc, #136]	; (8002354 <HAL_GPIO_Init+0x2e0>)
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	43db      	mvns	r3, r3
 80022d2:	693a      	ldr	r2, [r7, #16]
 80022d4:	4013      	ands	r3, r2
 80022d6:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d003      	beq.n	80022ec <HAL_GPIO_Init+0x278>
        {
          temp |= iocurrent;
 80022e4:	693a      	ldr	r2, [r7, #16]
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	4313      	orrs	r3, r2
 80022ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80022ec:	4a19      	ldr	r2, [pc, #100]	; (8002354 <HAL_GPIO_Init+0x2e0>)
 80022ee:	693b      	ldr	r3, [r7, #16]
 80022f0:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80022f2:	4b18      	ldr	r3, [pc, #96]	; (8002354 <HAL_GPIO_Init+0x2e0>)
 80022f4:	68db      	ldr	r3, [r3, #12]
 80022f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	43db      	mvns	r3, r3
 80022fc:	693a      	ldr	r2, [r7, #16]
 80022fe:	4013      	ands	r3, r2
 8002300:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800230a:	2b00      	cmp	r3, #0
 800230c:	d003      	beq.n	8002316 <HAL_GPIO_Init+0x2a2>
        {
          temp |= iocurrent;
 800230e:	693a      	ldr	r2, [r7, #16]
 8002310:	68fb      	ldr	r3, [r7, #12]
 8002312:	4313      	orrs	r3, r2
 8002314:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002316:	4a0f      	ldr	r2, [pc, #60]	; (8002354 <HAL_GPIO_Init+0x2e0>)
 8002318:	693b      	ldr	r3, [r7, #16]
 800231a:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800231c:	697b      	ldr	r3, [r7, #20]
 800231e:	3301      	adds	r3, #1
 8002320:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	681a      	ldr	r2, [r3, #0]
 8002326:	697b      	ldr	r3, [r7, #20]
 8002328:	fa22 f303 	lsr.w	r3, r2, r3
 800232c:	2b00      	cmp	r3, #0
 800232e:	f47f aea9 	bne.w	8002084 <HAL_GPIO_Init+0x10>
  }
}
 8002332:	bf00      	nop
 8002334:	bf00      	nop
 8002336:	371c      	adds	r7, #28
 8002338:	46bd      	mov	sp, r7
 800233a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800233e:	4770      	bx	lr
 8002340:	40021000 	.word	0x40021000
 8002344:	40010000 	.word	0x40010000
 8002348:	48000400 	.word	0x48000400
 800234c:	48000800 	.word	0x48000800
 8002350:	48000c00 	.word	0x48000c00
 8002354:	40010400 	.word	0x40010400

08002358 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002358:	b480      	push	{r7}
 800235a:	b085      	sub	sp, #20
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
 8002360:	460b      	mov	r3, r1
 8002362:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	691a      	ldr	r2, [r3, #16]
 8002368:	887b      	ldrh	r3, [r7, #2]
 800236a:	4013      	ands	r3, r2
 800236c:	2b00      	cmp	r3, #0
 800236e:	d002      	beq.n	8002376 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002370:	2301      	movs	r3, #1
 8002372:	73fb      	strb	r3, [r7, #15]
 8002374:	e001      	b.n	800237a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002376:	2300      	movs	r3, #0
 8002378:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800237a:	7bfb      	ldrb	r3, [r7, #15]
}
 800237c:	4618      	mov	r0, r3
 800237e:	3714      	adds	r7, #20
 8002380:	46bd      	mov	sp, r7
 8002382:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002386:	4770      	bx	lr

08002388 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002388:	b480      	push	{r7}
 800238a:	b083      	sub	sp, #12
 800238c:	af00      	add	r7, sp, #0
 800238e:	6078      	str	r0, [r7, #4]
 8002390:	460b      	mov	r3, r1
 8002392:	807b      	strh	r3, [r7, #2]
 8002394:	4613      	mov	r3, r2
 8002396:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002398:	787b      	ldrb	r3, [r7, #1]
 800239a:	2b00      	cmp	r3, #0
 800239c:	d003      	beq.n	80023a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800239e:	887a      	ldrh	r2, [r7, #2]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80023a4:	e002      	b.n	80023ac <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80023a6:	887a      	ldrh	r2, [r7, #2]
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	629a      	str	r2, [r3, #40]	; 0x28
}
 80023ac:	bf00      	nop
 80023ae:	370c      	adds	r7, #12
 80023b0:	46bd      	mov	sp, r7
 80023b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023b6:	4770      	bx	lr

080023b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80023b8:	b580      	push	{r7, lr}
 80023ba:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
 80023be:	af00      	add	r7, sp, #0
 80023c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023c4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80023c8:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80023ca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023ce:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d102      	bne.n	80023de <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 80023d8:	2301      	movs	r3, #1
 80023da:	f001 b823 	b.w	8003424 <HAL_RCC_OscConfig+0x106c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023de:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80023e2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f003 0301 	and.w	r3, r3, #1
 80023ee:	2b00      	cmp	r3, #0
 80023f0:	f000 817d 	beq.w	80026ee <HAL_RCC_OscConfig+0x336>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80023f4:	4bbc      	ldr	r3, [pc, #752]	; (80026e8 <HAL_RCC_OscConfig+0x330>)
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	f003 030c 	and.w	r3, r3, #12
 80023fc:	2b04      	cmp	r3, #4
 80023fe:	d00c      	beq.n	800241a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002400:	4bb9      	ldr	r3, [pc, #740]	; (80026e8 <HAL_RCC_OscConfig+0x330>)
 8002402:	685b      	ldr	r3, [r3, #4]
 8002404:	f003 030c 	and.w	r3, r3, #12
 8002408:	2b08      	cmp	r3, #8
 800240a:	d15c      	bne.n	80024c6 <HAL_RCC_OscConfig+0x10e>
 800240c:	4bb6      	ldr	r3, [pc, #728]	; (80026e8 <HAL_RCC_OscConfig+0x330>)
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002414:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002418:	d155      	bne.n	80024c6 <HAL_RCC_OscConfig+0x10e>
 800241a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800241e:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002422:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
 8002426:	fa93 f3a3 	rbit	r3, r3
 800242a:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800242e:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002432:	fab3 f383 	clz	r3, r3
 8002436:	b2db      	uxtb	r3, r3
 8002438:	095b      	lsrs	r3, r3, #5
 800243a:	b2db      	uxtb	r3, r3
 800243c:	f043 0301 	orr.w	r3, r3, #1
 8002440:	b2db      	uxtb	r3, r3
 8002442:	2b01      	cmp	r3, #1
 8002444:	d102      	bne.n	800244c <HAL_RCC_OscConfig+0x94>
 8002446:	4ba8      	ldr	r3, [pc, #672]	; (80026e8 <HAL_RCC_OscConfig+0x330>)
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	e015      	b.n	8002478 <HAL_RCC_OscConfig+0xc0>
 800244c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002450:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002454:	f8d7 31e8 	ldr.w	r3, [r7, #488]	; 0x1e8
 8002458:	fa93 f3a3 	rbit	r3, r3
 800245c:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8002460:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002464:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8002468:	f8d7 31e0 	ldr.w	r3, [r7, #480]	; 0x1e0
 800246c:	fa93 f3a3 	rbit	r3, r3
 8002470:	f8c7 31dc 	str.w	r3, [r7, #476]	; 0x1dc
 8002474:	4b9c      	ldr	r3, [pc, #624]	; (80026e8 <HAL_RCC_OscConfig+0x330>)
 8002476:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002478:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800247c:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
 8002480:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8002484:	fa92 f2a2 	rbit	r2, r2
 8002488:	f8c7 21d4 	str.w	r2, [r7, #468]	; 0x1d4
  return result;
 800248c:	f8d7 21d4 	ldr.w	r2, [r7, #468]	; 0x1d4
 8002490:	fab2 f282 	clz	r2, r2
 8002494:	b2d2      	uxtb	r2, r2
 8002496:	f042 0220 	orr.w	r2, r2, #32
 800249a:	b2d2      	uxtb	r2, r2
 800249c:	f002 021f 	and.w	r2, r2, #31
 80024a0:	2101      	movs	r1, #1
 80024a2:	fa01 f202 	lsl.w	r2, r1, r2
 80024a6:	4013      	ands	r3, r2
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	f000 811f 	beq.w	80026ec <HAL_RCC_OscConfig+0x334>
 80024ae:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024b2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	685b      	ldr	r3, [r3, #4]
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	f040 8116 	bne.w	80026ec <HAL_RCC_OscConfig+0x334>
      {
        return HAL_ERROR;
 80024c0:	2301      	movs	r3, #1
 80024c2:	f000 bfaf 	b.w	8003424 <HAL_RCC_OscConfig+0x106c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024c6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024ca:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	685b      	ldr	r3, [r3, #4]
 80024d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80024d6:	d106      	bne.n	80024e6 <HAL_RCC_OscConfig+0x12e>
 80024d8:	4b83      	ldr	r3, [pc, #524]	; (80026e8 <HAL_RCC_OscConfig+0x330>)
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a82      	ldr	r2, [pc, #520]	; (80026e8 <HAL_RCC_OscConfig+0x330>)
 80024de:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024e2:	6013      	str	r3, [r2, #0]
 80024e4:	e036      	b.n	8002554 <HAL_RCC_OscConfig+0x19c>
 80024e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80024ea:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	685b      	ldr	r3, [r3, #4]
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d10c      	bne.n	8002510 <HAL_RCC_OscConfig+0x158>
 80024f6:	4b7c      	ldr	r3, [pc, #496]	; (80026e8 <HAL_RCC_OscConfig+0x330>)
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	4a7b      	ldr	r2, [pc, #492]	; (80026e8 <HAL_RCC_OscConfig+0x330>)
 80024fc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002500:	6013      	str	r3, [r2, #0]
 8002502:	4b79      	ldr	r3, [pc, #484]	; (80026e8 <HAL_RCC_OscConfig+0x330>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4a78      	ldr	r2, [pc, #480]	; (80026e8 <HAL_RCC_OscConfig+0x330>)
 8002508:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800250c:	6013      	str	r3, [r2, #0]
 800250e:	e021      	b.n	8002554 <HAL_RCC_OscConfig+0x19c>
 8002510:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002514:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	685b      	ldr	r3, [r3, #4]
 800251c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002520:	d10c      	bne.n	800253c <HAL_RCC_OscConfig+0x184>
 8002522:	4b71      	ldr	r3, [pc, #452]	; (80026e8 <HAL_RCC_OscConfig+0x330>)
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a70      	ldr	r2, [pc, #448]	; (80026e8 <HAL_RCC_OscConfig+0x330>)
 8002528:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800252c:	6013      	str	r3, [r2, #0]
 800252e:	4b6e      	ldr	r3, [pc, #440]	; (80026e8 <HAL_RCC_OscConfig+0x330>)
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	4a6d      	ldr	r2, [pc, #436]	; (80026e8 <HAL_RCC_OscConfig+0x330>)
 8002534:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002538:	6013      	str	r3, [r2, #0]
 800253a:	e00b      	b.n	8002554 <HAL_RCC_OscConfig+0x19c>
 800253c:	4b6a      	ldr	r3, [pc, #424]	; (80026e8 <HAL_RCC_OscConfig+0x330>)
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	4a69      	ldr	r2, [pc, #420]	; (80026e8 <HAL_RCC_OscConfig+0x330>)
 8002542:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002546:	6013      	str	r3, [r2, #0]
 8002548:	4b67      	ldr	r3, [pc, #412]	; (80026e8 <HAL_RCC_OscConfig+0x330>)
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a66      	ldr	r2, [pc, #408]	; (80026e8 <HAL_RCC_OscConfig+0x330>)
 800254e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002552:	6013      	str	r3, [r2, #0]
      
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002554:	4b64      	ldr	r3, [pc, #400]	; (80026e8 <HAL_RCC_OscConfig+0x330>)
 8002556:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002558:	f023 020f 	bic.w	r2, r3, #15
 800255c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002560:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	689b      	ldr	r3, [r3, #8]
 8002568:	495f      	ldr	r1, [pc, #380]	; (80026e8 <HAL_RCC_OscConfig+0x330>)
 800256a:	4313      	orrs	r3, r2
 800256c:	62cb      	str	r3, [r1, #44]	; 0x2c
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800256e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002572:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	685b      	ldr	r3, [r3, #4]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d059      	beq.n	8002632 <HAL_RCC_OscConfig+0x27a>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800257e:	f7fe fde1 	bl	8001144 <HAL_GetTick>
 8002582:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002586:	e00a      	b.n	800259e <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002588:	f7fe fddc 	bl	8001144 <HAL_GetTick>
 800258c:	4602      	mov	r2, r0
 800258e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002592:	1ad3      	subs	r3, r2, r3
 8002594:	2b64      	cmp	r3, #100	; 0x64
 8002596:	d902      	bls.n	800259e <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8002598:	2303      	movs	r3, #3
 800259a:	f000 bf43 	b.w	8003424 <HAL_RCC_OscConfig+0x106c>
 800259e:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80025a2:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025a6:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
 80025aa:	fa93 f3a3 	rbit	r3, r3
 80025ae:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
  return result;
 80025b2:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80025b6:	fab3 f383 	clz	r3, r3
 80025ba:	b2db      	uxtb	r3, r3
 80025bc:	095b      	lsrs	r3, r3, #5
 80025be:	b2db      	uxtb	r3, r3
 80025c0:	f043 0301 	orr.w	r3, r3, #1
 80025c4:	b2db      	uxtb	r3, r3
 80025c6:	2b01      	cmp	r3, #1
 80025c8:	d102      	bne.n	80025d0 <HAL_RCC_OscConfig+0x218>
 80025ca:	4b47      	ldr	r3, [pc, #284]	; (80026e8 <HAL_RCC_OscConfig+0x330>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	e015      	b.n	80025fc <HAL_RCC_OscConfig+0x244>
 80025d0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80025d4:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025d8:	f8d7 31c8 	ldr.w	r3, [r7, #456]	; 0x1c8
 80025dc:	fa93 f3a3 	rbit	r3, r3
 80025e0:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 80025e4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80025e8:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 80025ec:	f8d7 31c0 	ldr.w	r3, [r7, #448]	; 0x1c0
 80025f0:	fa93 f3a3 	rbit	r3, r3
 80025f4:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 80025f8:	4b3b      	ldr	r3, [pc, #236]	; (80026e8 <HAL_RCC_OscConfig+0x330>)
 80025fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025fc:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8002600:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
 8002604:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8002608:	fa92 f2a2 	rbit	r2, r2
 800260c:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
  return result;
 8002610:	f8d7 21b4 	ldr.w	r2, [r7, #436]	; 0x1b4
 8002614:	fab2 f282 	clz	r2, r2
 8002618:	b2d2      	uxtb	r2, r2
 800261a:	f042 0220 	orr.w	r2, r2, #32
 800261e:	b2d2      	uxtb	r2, r2
 8002620:	f002 021f 	and.w	r2, r2, #31
 8002624:	2101      	movs	r1, #1
 8002626:	fa01 f202 	lsl.w	r2, r1, r2
 800262a:	4013      	ands	r3, r2
 800262c:	2b00      	cmp	r3, #0
 800262e:	d0ab      	beq.n	8002588 <HAL_RCC_OscConfig+0x1d0>
 8002630:	e05d      	b.n	80026ee <HAL_RCC_OscConfig+0x336>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002632:	f7fe fd87 	bl	8001144 <HAL_GetTick>
 8002636:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800263a:	e00a      	b.n	8002652 <HAL_RCC_OscConfig+0x29a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800263c:	f7fe fd82 	bl	8001144 <HAL_GetTick>
 8002640:	4602      	mov	r2, r0
 8002642:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002646:	1ad3      	subs	r3, r2, r3
 8002648:	2b64      	cmp	r3, #100	; 0x64
 800264a:	d902      	bls.n	8002652 <HAL_RCC_OscConfig+0x29a>
          {
            return HAL_TIMEOUT;
 800264c:	2303      	movs	r3, #3
 800264e:	f000 bee9 	b.w	8003424 <HAL_RCC_OscConfig+0x106c>
 8002652:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002656:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800265a:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
 800265e:	fa93 f3a3 	rbit	r3, r3
 8002662:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
  return result;
 8002666:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800266a:	fab3 f383 	clz	r3, r3
 800266e:	b2db      	uxtb	r3, r3
 8002670:	095b      	lsrs	r3, r3, #5
 8002672:	b2db      	uxtb	r3, r3
 8002674:	f043 0301 	orr.w	r3, r3, #1
 8002678:	b2db      	uxtb	r3, r3
 800267a:	2b01      	cmp	r3, #1
 800267c:	d102      	bne.n	8002684 <HAL_RCC_OscConfig+0x2cc>
 800267e:	4b1a      	ldr	r3, [pc, #104]	; (80026e8 <HAL_RCC_OscConfig+0x330>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	e015      	b.n	80026b0 <HAL_RCC_OscConfig+0x2f8>
 8002684:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002688:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800268c:	f8d7 31a8 	ldr.w	r3, [r7, #424]	; 0x1a8
 8002690:	fa93 f3a3 	rbit	r3, r3
 8002694:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8002698:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800269c:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80026a0:	f8d7 31a0 	ldr.w	r3, [r7, #416]	; 0x1a0
 80026a4:	fa93 f3a3 	rbit	r3, r3
 80026a8:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 80026ac:	4b0e      	ldr	r3, [pc, #56]	; (80026e8 <HAL_RCC_OscConfig+0x330>)
 80026ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026b0:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80026b4:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
 80026b8:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 80026bc:	fa92 f2a2 	rbit	r2, r2
 80026c0:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
  return result;
 80026c4:	f8d7 2194 	ldr.w	r2, [r7, #404]	; 0x194
 80026c8:	fab2 f282 	clz	r2, r2
 80026cc:	b2d2      	uxtb	r2, r2
 80026ce:	f042 0220 	orr.w	r2, r2, #32
 80026d2:	b2d2      	uxtb	r2, r2
 80026d4:	f002 021f 	and.w	r2, r2, #31
 80026d8:	2101      	movs	r1, #1
 80026da:	fa01 f202 	lsl.w	r2, r1, r2
 80026de:	4013      	ands	r3, r2
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d1ab      	bne.n	800263c <HAL_RCC_OscConfig+0x284>
 80026e4:	e003      	b.n	80026ee <HAL_RCC_OscConfig+0x336>
 80026e6:	bf00      	nop
 80026e8:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80026ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80026ee:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80026f2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f003 0302 	and.w	r3, r3, #2
 80026fe:	2b00      	cmp	r3, #0
 8002700:	f000 817d 	beq.w	80029fe <HAL_RCC_OscConfig+0x646>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8002704:	4ba6      	ldr	r3, [pc, #664]	; (80029a0 <HAL_RCC_OscConfig+0x5e8>)
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	f003 030c 	and.w	r3, r3, #12
 800270c:	2b00      	cmp	r3, #0
 800270e:	d00b      	beq.n	8002728 <HAL_RCC_OscConfig+0x370>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8002710:	4ba3      	ldr	r3, [pc, #652]	; (80029a0 <HAL_RCC_OscConfig+0x5e8>)
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	f003 030c 	and.w	r3, r3, #12
 8002718:	2b08      	cmp	r3, #8
 800271a:	d172      	bne.n	8002802 <HAL_RCC_OscConfig+0x44a>
 800271c:	4ba0      	ldr	r3, [pc, #640]	; (80029a0 <HAL_RCC_OscConfig+0x5e8>)
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002724:	2b00      	cmp	r3, #0
 8002726:	d16c      	bne.n	8002802 <HAL_RCC_OscConfig+0x44a>
 8002728:	2302      	movs	r3, #2
 800272a:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800272e:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
 8002732:	fa93 f3a3 	rbit	r3, r3
 8002736:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  return result;
 800273a:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800273e:	fab3 f383 	clz	r3, r3
 8002742:	b2db      	uxtb	r3, r3
 8002744:	095b      	lsrs	r3, r3, #5
 8002746:	b2db      	uxtb	r3, r3
 8002748:	f043 0301 	orr.w	r3, r3, #1
 800274c:	b2db      	uxtb	r3, r3
 800274e:	2b01      	cmp	r3, #1
 8002750:	d102      	bne.n	8002758 <HAL_RCC_OscConfig+0x3a0>
 8002752:	4b93      	ldr	r3, [pc, #588]	; (80029a0 <HAL_RCC_OscConfig+0x5e8>)
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	e013      	b.n	8002780 <HAL_RCC_OscConfig+0x3c8>
 8002758:	2302      	movs	r3, #2
 800275a:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800275e:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8002762:	fa93 f3a3 	rbit	r3, r3
 8002766:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 800276a:	2302      	movs	r3, #2
 800276c:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8002770:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8002774:	fa93 f3a3 	rbit	r3, r3
 8002778:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 800277c:	4b88      	ldr	r3, [pc, #544]	; (80029a0 <HAL_RCC_OscConfig+0x5e8>)
 800277e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002780:	2202      	movs	r2, #2
 8002782:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8002786:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 800278a:	fa92 f2a2 	rbit	r2, r2
 800278e:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return result;
 8002792:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8002796:	fab2 f282 	clz	r2, r2
 800279a:	b2d2      	uxtb	r2, r2
 800279c:	f042 0220 	orr.w	r2, r2, #32
 80027a0:	b2d2      	uxtb	r2, r2
 80027a2:	f002 021f 	and.w	r2, r2, #31
 80027a6:	2101      	movs	r1, #1
 80027a8:	fa01 f202 	lsl.w	r2, r1, r2
 80027ac:	4013      	ands	r3, r2
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d00a      	beq.n	80027c8 <HAL_RCC_OscConfig+0x410>
 80027b2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027b6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	691b      	ldr	r3, [r3, #16]
 80027be:	2b01      	cmp	r3, #1
 80027c0:	d002      	beq.n	80027c8 <HAL_RCC_OscConfig+0x410>
      {
        return HAL_ERROR;
 80027c2:	2301      	movs	r3, #1
 80027c4:	f000 be2e 	b.w	8003424 <HAL_RCC_OscConfig+0x106c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80027c8:	4b75      	ldr	r3, [pc, #468]	; (80029a0 <HAL_RCC_OscConfig+0x5e8>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80027d0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80027d4:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	695b      	ldr	r3, [r3, #20]
 80027dc:	21f8      	movs	r1, #248	; 0xf8
 80027de:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027e2:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 80027e6:	fa91 f1a1 	rbit	r1, r1
 80027ea:	f8c7 116c 	str.w	r1, [r7, #364]	; 0x16c
  return result;
 80027ee:	f8d7 116c 	ldr.w	r1, [r7, #364]	; 0x16c
 80027f2:	fab1 f181 	clz	r1, r1
 80027f6:	b2c9      	uxtb	r1, r1
 80027f8:	408b      	lsls	r3, r1
 80027fa:	4969      	ldr	r1, [pc, #420]	; (80029a0 <HAL_RCC_OscConfig+0x5e8>)
 80027fc:	4313      	orrs	r3, r2
 80027fe:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002800:	e0fd      	b.n	80029fe <HAL_RCC_OscConfig+0x646>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002802:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002806:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	691b      	ldr	r3, [r3, #16]
 800280e:	2b00      	cmp	r3, #0
 8002810:	f000 8088 	beq.w	8002924 <HAL_RCC_OscConfig+0x56c>
 8002814:	2301      	movs	r3, #1
 8002816:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800281a:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 800281e:	fa93 f3a3 	rbit	r3, r3
 8002822:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
  return result;
 8002826:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800282a:	fab3 f383 	clz	r3, r3
 800282e:	b2db      	uxtb	r3, r3
 8002830:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002834:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002838:	009b      	lsls	r3, r3, #2
 800283a:	461a      	mov	r2, r3
 800283c:	2301      	movs	r3, #1
 800283e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002840:	f7fe fc80 	bl	8001144 <HAL_GetTick>
 8002844:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002848:	e00a      	b.n	8002860 <HAL_RCC_OscConfig+0x4a8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800284a:	f7fe fc7b 	bl	8001144 <HAL_GetTick>
 800284e:	4602      	mov	r2, r0
 8002850:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002854:	1ad3      	subs	r3, r2, r3
 8002856:	2b02      	cmp	r3, #2
 8002858:	d902      	bls.n	8002860 <HAL_RCC_OscConfig+0x4a8>
          {
            return HAL_TIMEOUT;
 800285a:	2303      	movs	r3, #3
 800285c:	f000 bde2 	b.w	8003424 <HAL_RCC_OscConfig+0x106c>
 8002860:	2302      	movs	r3, #2
 8002862:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002866:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
 800286a:	fa93 f3a3 	rbit	r3, r3
 800286e:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
  return result;
 8002872:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002876:	fab3 f383 	clz	r3, r3
 800287a:	b2db      	uxtb	r3, r3
 800287c:	095b      	lsrs	r3, r3, #5
 800287e:	b2db      	uxtb	r3, r3
 8002880:	f043 0301 	orr.w	r3, r3, #1
 8002884:	b2db      	uxtb	r3, r3
 8002886:	2b01      	cmp	r3, #1
 8002888:	d102      	bne.n	8002890 <HAL_RCC_OscConfig+0x4d8>
 800288a:	4b45      	ldr	r3, [pc, #276]	; (80029a0 <HAL_RCC_OscConfig+0x5e8>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	e013      	b.n	80028b8 <HAL_RCC_OscConfig+0x500>
 8002890:	2302      	movs	r3, #2
 8002892:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002896:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 800289a:	fa93 f3a3 	rbit	r3, r3
 800289e:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80028a2:	2302      	movs	r3, #2
 80028a4:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80028a8:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 80028ac:	fa93 f3a3 	rbit	r3, r3
 80028b0:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 80028b4:	4b3a      	ldr	r3, [pc, #232]	; (80029a0 <HAL_RCC_OscConfig+0x5e8>)
 80028b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028b8:	2202      	movs	r2, #2
 80028ba:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 80028be:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80028c2:	fa92 f2a2 	rbit	r2, r2
 80028c6:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return result;
 80028ca:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 80028ce:	fab2 f282 	clz	r2, r2
 80028d2:	b2d2      	uxtb	r2, r2
 80028d4:	f042 0220 	orr.w	r2, r2, #32
 80028d8:	b2d2      	uxtb	r2, r2
 80028da:	f002 021f 	and.w	r2, r2, #31
 80028de:	2101      	movs	r1, #1
 80028e0:	fa01 f202 	lsl.w	r2, r1, r2
 80028e4:	4013      	ands	r3, r2
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d0af      	beq.n	800284a <HAL_RCC_OscConfig+0x492>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80028ea:	4b2d      	ldr	r3, [pc, #180]	; (80029a0 <HAL_RCC_OscConfig+0x5e8>)
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80028f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80028f6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	695b      	ldr	r3, [r3, #20]
 80028fe:	21f8      	movs	r1, #248	; 0xf8
 8002900:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002904:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8002908:	fa91 f1a1 	rbit	r1, r1
 800290c:	f8c7 113c 	str.w	r1, [r7, #316]	; 0x13c
  return result;
 8002910:	f8d7 113c 	ldr.w	r1, [r7, #316]	; 0x13c
 8002914:	fab1 f181 	clz	r1, r1
 8002918:	b2c9      	uxtb	r1, r1
 800291a:	408b      	lsls	r3, r1
 800291c:	4920      	ldr	r1, [pc, #128]	; (80029a0 <HAL_RCC_OscConfig+0x5e8>)
 800291e:	4313      	orrs	r3, r2
 8002920:	600b      	str	r3, [r1, #0]
 8002922:	e06c      	b.n	80029fe <HAL_RCC_OscConfig+0x646>
 8002924:	2301      	movs	r3, #1
 8002926:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800292a:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 800292e:	fa93 f3a3 	rbit	r3, r3
 8002932:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
  return result;
 8002936:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800293a:	fab3 f383 	clz	r3, r3
 800293e:	b2db      	uxtb	r3, r3
 8002940:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002944:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002948:	009b      	lsls	r3, r3, #2
 800294a:	461a      	mov	r2, r3
 800294c:	2300      	movs	r3, #0
 800294e:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002950:	f7fe fbf8 	bl	8001144 <HAL_GetTick>
 8002954:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002958:	e00a      	b.n	8002970 <HAL_RCC_OscConfig+0x5b8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800295a:	f7fe fbf3 	bl	8001144 <HAL_GetTick>
 800295e:	4602      	mov	r2, r0
 8002960:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002964:	1ad3      	subs	r3, r2, r3
 8002966:	2b02      	cmp	r3, #2
 8002968:	d902      	bls.n	8002970 <HAL_RCC_OscConfig+0x5b8>
          {
            return HAL_TIMEOUT;
 800296a:	2303      	movs	r3, #3
 800296c:	f000 bd5a 	b.w	8003424 <HAL_RCC_OscConfig+0x106c>
 8002970:	2302      	movs	r3, #2
 8002972:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002976:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
 800297a:	fa93 f3a3 	rbit	r3, r3
 800297e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
  return result;
 8002982:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002986:	fab3 f383 	clz	r3, r3
 800298a:	b2db      	uxtb	r3, r3
 800298c:	095b      	lsrs	r3, r3, #5
 800298e:	b2db      	uxtb	r3, r3
 8002990:	f043 0301 	orr.w	r3, r3, #1
 8002994:	b2db      	uxtb	r3, r3
 8002996:	2b01      	cmp	r3, #1
 8002998:	d104      	bne.n	80029a4 <HAL_RCC_OscConfig+0x5ec>
 800299a:	4b01      	ldr	r3, [pc, #4]	; (80029a0 <HAL_RCC_OscConfig+0x5e8>)
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	e015      	b.n	80029cc <HAL_RCC_OscConfig+0x614>
 80029a0:	40021000 	.word	0x40021000
 80029a4:	2302      	movs	r3, #2
 80029a6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80029aa:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80029ae:	fa93 f3a3 	rbit	r3, r3
 80029b2:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80029b6:	2302      	movs	r3, #2
 80029b8:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80029bc:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80029c0:	fa93 f3a3 	rbit	r3, r3
 80029c4:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 80029c8:	4bc8      	ldr	r3, [pc, #800]	; (8002cec <HAL_RCC_OscConfig+0x934>)
 80029ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029cc:	2202      	movs	r2, #2
 80029ce:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
 80029d2:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 80029d6:	fa92 f2a2 	rbit	r2, r2
 80029da:	f8c7 2114 	str.w	r2, [r7, #276]	; 0x114
  return result;
 80029de:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 80029e2:	fab2 f282 	clz	r2, r2
 80029e6:	b2d2      	uxtb	r2, r2
 80029e8:	f042 0220 	orr.w	r2, r2, #32
 80029ec:	b2d2      	uxtb	r2, r2
 80029ee:	f002 021f 	and.w	r2, r2, #31
 80029f2:	2101      	movs	r1, #1
 80029f4:	fa01 f202 	lsl.w	r2, r1, r2
 80029f8:	4013      	ands	r3, r2
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d1ad      	bne.n	800295a <HAL_RCC_OscConfig+0x5a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80029fe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a02:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	f003 0308 	and.w	r3, r3, #8
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	f000 8110 	beq.w	8002c34 <HAL_RCC_OscConfig+0x87c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002a14:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a18:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	699b      	ldr	r3, [r3, #24]
 8002a20:	2b00      	cmp	r3, #0
 8002a22:	d079      	beq.n	8002b18 <HAL_RCC_OscConfig+0x760>
 8002a24:	2301      	movs	r3, #1
 8002a26:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a2a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8002a2e:	fa93 f3a3 	rbit	r3, r3
 8002a32:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
  return result;
 8002a36:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002a3a:	fab3 f383 	clz	r3, r3
 8002a3e:	b2db      	uxtb	r3, r3
 8002a40:	461a      	mov	r2, r3
 8002a42:	4bab      	ldr	r3, [pc, #684]	; (8002cf0 <HAL_RCC_OscConfig+0x938>)
 8002a44:	4413      	add	r3, r2
 8002a46:	009b      	lsls	r3, r3, #2
 8002a48:	461a      	mov	r2, r3
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002a4e:	f7fe fb79 	bl	8001144 <HAL_GetTick>
 8002a52:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002a56:	e00a      	b.n	8002a6e <HAL_RCC_OscConfig+0x6b6>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002a58:	f7fe fb74 	bl	8001144 <HAL_GetTick>
 8002a5c:	4602      	mov	r2, r0
 8002a5e:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002a62:	1ad3      	subs	r3, r2, r3
 8002a64:	2b02      	cmp	r3, #2
 8002a66:	d902      	bls.n	8002a6e <HAL_RCC_OscConfig+0x6b6>
        {
          return HAL_TIMEOUT;
 8002a68:	2303      	movs	r3, #3
 8002a6a:	f000 bcdb 	b.w	8003424 <HAL_RCC_OscConfig+0x106c>
 8002a6e:	2302      	movs	r3, #2
 8002a70:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002a74:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002a78:	fa93 f3a3 	rbit	r3, r3
 8002a7c:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002a80:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a84:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002a88:	2202      	movs	r2, #2
 8002a8a:	601a      	str	r2, [r3, #0]
 8002a8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a90:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	fa93 f2a3 	rbit	r2, r3
 8002a9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002a9e:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8002aa2:	601a      	str	r2, [r3, #0]
 8002aa4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002aa8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002aac:	2202      	movs	r2, #2
 8002aae:	601a      	str	r2, [r3, #0]
 8002ab0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ab4:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	fa93 f2a3 	rbit	r2, r3
 8002abe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ac2:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8002ac6:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ac8:	4b88      	ldr	r3, [pc, #544]	; (8002cec <HAL_RCC_OscConfig+0x934>)
 8002aca:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002acc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ad0:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002ad4:	2102      	movs	r1, #2
 8002ad6:	6019      	str	r1, [r3, #0]
 8002ad8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002adc:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	fa93 f1a3 	rbit	r1, r3
 8002ae6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002aea:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002aee:	6019      	str	r1, [r3, #0]
  return result;
 8002af0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002af4:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	fab3 f383 	clz	r3, r3
 8002afe:	b2db      	uxtb	r3, r3
 8002b00:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002b04:	b2db      	uxtb	r3, r3
 8002b06:	f003 031f 	and.w	r3, r3, #31
 8002b0a:	2101      	movs	r1, #1
 8002b0c:	fa01 f303 	lsl.w	r3, r1, r3
 8002b10:	4013      	ands	r3, r2
 8002b12:	2b00      	cmp	r3, #0
 8002b14:	d0a0      	beq.n	8002a58 <HAL_RCC_OscConfig+0x6a0>
 8002b16:	e08d      	b.n	8002c34 <HAL_RCC_OscConfig+0x87c>
 8002b18:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b1c:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002b20:	2201      	movs	r2, #1
 8002b22:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b24:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b28:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	fa93 f2a3 	rbit	r2, r3
 8002b32:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b36:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002b3a:	601a      	str	r2, [r3, #0]
  return result;
 8002b3c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b40:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8002b44:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b46:	fab3 f383 	clz	r3, r3
 8002b4a:	b2db      	uxtb	r3, r3
 8002b4c:	461a      	mov	r2, r3
 8002b4e:	4b68      	ldr	r3, [pc, #416]	; (8002cf0 <HAL_RCC_OscConfig+0x938>)
 8002b50:	4413      	add	r3, r2
 8002b52:	009b      	lsls	r3, r3, #2
 8002b54:	461a      	mov	r2, r3
 8002b56:	2300      	movs	r3, #0
 8002b58:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b5a:	f7fe faf3 	bl	8001144 <HAL_GetTick>
 8002b5e:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002b62:	e00a      	b.n	8002b7a <HAL_RCC_OscConfig+0x7c2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002b64:	f7fe faee 	bl	8001144 <HAL_GetTick>
 8002b68:	4602      	mov	r2, r0
 8002b6a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002b6e:	1ad3      	subs	r3, r2, r3
 8002b70:	2b02      	cmp	r3, #2
 8002b72:	d902      	bls.n	8002b7a <HAL_RCC_OscConfig+0x7c2>
        {
          return HAL_TIMEOUT;
 8002b74:	2303      	movs	r3, #3
 8002b76:	f000 bc55 	b.w	8003424 <HAL_RCC_OscConfig+0x106c>
 8002b7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b7e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002b82:	2202      	movs	r2, #2
 8002b84:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002b86:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b8a:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	fa93 f2a3 	rbit	r2, r3
 8002b94:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002b98:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 8002b9c:	601a      	str	r2, [r3, #0]
 8002b9e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ba2:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002ba6:	2202      	movs	r2, #2
 8002ba8:	601a      	str	r2, [r3, #0]
 8002baa:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bae:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	fa93 f2a3 	rbit	r2, r3
 8002bb8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bbc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8002bc0:	601a      	str	r2, [r3, #0]
 8002bc2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bc6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002bca:	2202      	movs	r2, #2
 8002bcc:	601a      	str	r2, [r3, #0]
 8002bce:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bd2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	fa93 f2a3 	rbit	r2, r3
 8002bdc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002be0:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8002be4:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002be6:	4b41      	ldr	r3, [pc, #260]	; (8002cec <HAL_RCC_OscConfig+0x934>)
 8002be8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002bea:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bee:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002bf2:	2102      	movs	r1, #2
 8002bf4:	6019      	str	r1, [r3, #0]
 8002bf6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002bfa:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	fa93 f1a3 	rbit	r1, r3
 8002c04:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c08:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002c0c:	6019      	str	r1, [r3, #0]
  return result;
 8002c0e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c12:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	fab3 f383 	clz	r3, r3
 8002c1c:	b2db      	uxtb	r3, r3
 8002c1e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8002c22:	b2db      	uxtb	r3, r3
 8002c24:	f003 031f 	and.w	r3, r3, #31
 8002c28:	2101      	movs	r1, #1
 8002c2a:	fa01 f303 	lsl.w	r3, r1, r3
 8002c2e:	4013      	ands	r3, r2
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d197      	bne.n	8002b64 <HAL_RCC_OscConfig+0x7ac>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c34:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c38:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002c3c:	681b      	ldr	r3, [r3, #0]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f003 0304 	and.w	r3, r3, #4
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	f000 81a1 	beq.w	8002f8c <HAL_RCC_OscConfig+0xbd4>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002c4a:	2300      	movs	r3, #0
 8002c4c:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c50:	4b26      	ldr	r3, [pc, #152]	; (8002cec <HAL_RCC_OscConfig+0x934>)
 8002c52:	69db      	ldr	r3, [r3, #28]
 8002c54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d116      	bne.n	8002c8a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c5c:	4b23      	ldr	r3, [pc, #140]	; (8002cec <HAL_RCC_OscConfig+0x934>)
 8002c5e:	69db      	ldr	r3, [r3, #28]
 8002c60:	4a22      	ldr	r2, [pc, #136]	; (8002cec <HAL_RCC_OscConfig+0x934>)
 8002c62:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002c66:	61d3      	str	r3, [r2, #28]
 8002c68:	4b20      	ldr	r3, [pc, #128]	; (8002cec <HAL_RCC_OscConfig+0x934>)
 8002c6a:	69db      	ldr	r3, [r3, #28]
 8002c6c:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8002c70:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c74:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8002c78:	601a      	str	r2, [r3, #0]
 8002c7a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002c7e:	f5a3 73fc 	sub.w	r3, r3, #504	; 0x1f8
 8002c82:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8002c84:	2301      	movs	r3, #1
 8002c86:	f887 31ff 	strb.w	r3, [r7, #511]	; 0x1ff
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c8a:	4b1a      	ldr	r3, [pc, #104]	; (8002cf4 <HAL_RCC_OscConfig+0x93c>)
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d11a      	bne.n	8002ccc <HAL_RCC_OscConfig+0x914>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c96:	4b17      	ldr	r3, [pc, #92]	; (8002cf4 <HAL_RCC_OscConfig+0x93c>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a16      	ldr	r2, [pc, #88]	; (8002cf4 <HAL_RCC_OscConfig+0x93c>)
 8002c9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ca0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ca2:	f7fe fa4f 	bl	8001144 <HAL_GetTick>
 8002ca6:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002caa:	e009      	b.n	8002cc0 <HAL_RCC_OscConfig+0x908>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cac:	f7fe fa4a 	bl	8001144 <HAL_GetTick>
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002cb6:	1ad3      	subs	r3, r2, r3
 8002cb8:	2b64      	cmp	r3, #100	; 0x64
 8002cba:	d901      	bls.n	8002cc0 <HAL_RCC_OscConfig+0x908>
        {
          return HAL_TIMEOUT;
 8002cbc:	2303      	movs	r3, #3
 8002cbe:	e3b1      	b.n	8003424 <HAL_RCC_OscConfig+0x106c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002cc0:	4b0c      	ldr	r3, [pc, #48]	; (8002cf4 <HAL_RCC_OscConfig+0x93c>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d0ef      	beq.n	8002cac <HAL_RCC_OscConfig+0x8f4>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002ccc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cd0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	68db      	ldr	r3, [r3, #12]
 8002cd8:	2b01      	cmp	r3, #1
 8002cda:	d10d      	bne.n	8002cf8 <HAL_RCC_OscConfig+0x940>
 8002cdc:	4b03      	ldr	r3, [pc, #12]	; (8002cec <HAL_RCC_OscConfig+0x934>)
 8002cde:	6a1b      	ldr	r3, [r3, #32]
 8002ce0:	4a02      	ldr	r2, [pc, #8]	; (8002cec <HAL_RCC_OscConfig+0x934>)
 8002ce2:	f043 0301 	orr.w	r3, r3, #1
 8002ce6:	6213      	str	r3, [r2, #32]
 8002ce8:	e03c      	b.n	8002d64 <HAL_RCC_OscConfig+0x9ac>
 8002cea:	bf00      	nop
 8002cec:	40021000 	.word	0x40021000
 8002cf0:	10908120 	.word	0x10908120
 8002cf4:	40007000 	.word	0x40007000
 8002cf8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002cfc:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	68db      	ldr	r3, [r3, #12]
 8002d04:	2b00      	cmp	r3, #0
 8002d06:	d10c      	bne.n	8002d22 <HAL_RCC_OscConfig+0x96a>
 8002d08:	4bc1      	ldr	r3, [pc, #772]	; (8003010 <HAL_RCC_OscConfig+0xc58>)
 8002d0a:	6a1b      	ldr	r3, [r3, #32]
 8002d0c:	4ac0      	ldr	r2, [pc, #768]	; (8003010 <HAL_RCC_OscConfig+0xc58>)
 8002d0e:	f023 0301 	bic.w	r3, r3, #1
 8002d12:	6213      	str	r3, [r2, #32]
 8002d14:	4bbe      	ldr	r3, [pc, #760]	; (8003010 <HAL_RCC_OscConfig+0xc58>)
 8002d16:	6a1b      	ldr	r3, [r3, #32]
 8002d18:	4abd      	ldr	r2, [pc, #756]	; (8003010 <HAL_RCC_OscConfig+0xc58>)
 8002d1a:	f023 0304 	bic.w	r3, r3, #4
 8002d1e:	6213      	str	r3, [r2, #32]
 8002d20:	e020      	b.n	8002d64 <HAL_RCC_OscConfig+0x9ac>
 8002d22:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d26:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002d2a:	681b      	ldr	r3, [r3, #0]
 8002d2c:	68db      	ldr	r3, [r3, #12]
 8002d2e:	2b05      	cmp	r3, #5
 8002d30:	d10c      	bne.n	8002d4c <HAL_RCC_OscConfig+0x994>
 8002d32:	4bb7      	ldr	r3, [pc, #732]	; (8003010 <HAL_RCC_OscConfig+0xc58>)
 8002d34:	6a1b      	ldr	r3, [r3, #32]
 8002d36:	4ab6      	ldr	r2, [pc, #728]	; (8003010 <HAL_RCC_OscConfig+0xc58>)
 8002d38:	f043 0304 	orr.w	r3, r3, #4
 8002d3c:	6213      	str	r3, [r2, #32]
 8002d3e:	4bb4      	ldr	r3, [pc, #720]	; (8003010 <HAL_RCC_OscConfig+0xc58>)
 8002d40:	6a1b      	ldr	r3, [r3, #32]
 8002d42:	4ab3      	ldr	r2, [pc, #716]	; (8003010 <HAL_RCC_OscConfig+0xc58>)
 8002d44:	f043 0301 	orr.w	r3, r3, #1
 8002d48:	6213      	str	r3, [r2, #32]
 8002d4a:	e00b      	b.n	8002d64 <HAL_RCC_OscConfig+0x9ac>
 8002d4c:	4bb0      	ldr	r3, [pc, #704]	; (8003010 <HAL_RCC_OscConfig+0xc58>)
 8002d4e:	6a1b      	ldr	r3, [r3, #32]
 8002d50:	4aaf      	ldr	r2, [pc, #700]	; (8003010 <HAL_RCC_OscConfig+0xc58>)
 8002d52:	f023 0301 	bic.w	r3, r3, #1
 8002d56:	6213      	str	r3, [r2, #32]
 8002d58:	4bad      	ldr	r3, [pc, #692]	; (8003010 <HAL_RCC_OscConfig+0xc58>)
 8002d5a:	6a1b      	ldr	r3, [r3, #32]
 8002d5c:	4aac      	ldr	r2, [pc, #688]	; (8003010 <HAL_RCC_OscConfig+0xc58>)
 8002d5e:	f023 0304 	bic.w	r3, r3, #4
 8002d62:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d64:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d68:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	68db      	ldr	r3, [r3, #12]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	f000 8081 	beq.w	8002e78 <HAL_RCC_OscConfig+0xac0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d76:	f7fe f9e5 	bl	8001144 <HAL_GetTick>
 8002d7a:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002d7e:	e00b      	b.n	8002d98 <HAL_RCC_OscConfig+0x9e0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002d80:	f7fe f9e0 	bl	8001144 <HAL_GetTick>
 8002d84:	4602      	mov	r2, r0
 8002d86:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002d8a:	1ad3      	subs	r3, r2, r3
 8002d8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d90:	4293      	cmp	r3, r2
 8002d92:	d901      	bls.n	8002d98 <HAL_RCC_OscConfig+0x9e0>
        {
          return HAL_TIMEOUT;
 8002d94:	2303      	movs	r3, #3
 8002d96:	e345      	b.n	8003424 <HAL_RCC_OscConfig+0x106c>
 8002d98:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002d9c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002da0:	2202      	movs	r2, #2
 8002da2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002da4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002da8:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	fa93 f2a3 	rbit	r2, r3
 8002db2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002db6:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8002dba:	601a      	str	r2, [r3, #0]
 8002dbc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002dc0:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002dc4:	2202      	movs	r2, #2
 8002dc6:	601a      	str	r2, [r3, #0]
 8002dc8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002dcc:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	fa93 f2a3 	rbit	r2, r3
 8002dd6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002dda:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002dde:	601a      	str	r2, [r3, #0]
  return result;
 8002de0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002de4:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8002de8:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002dea:	fab3 f383 	clz	r3, r3
 8002dee:	b2db      	uxtb	r3, r3
 8002df0:	095b      	lsrs	r3, r3, #5
 8002df2:	b2db      	uxtb	r3, r3
 8002df4:	f043 0302 	orr.w	r3, r3, #2
 8002df8:	b2db      	uxtb	r3, r3
 8002dfa:	2b02      	cmp	r3, #2
 8002dfc:	d102      	bne.n	8002e04 <HAL_RCC_OscConfig+0xa4c>
 8002dfe:	4b84      	ldr	r3, [pc, #528]	; (8003010 <HAL_RCC_OscConfig+0xc58>)
 8002e00:	6a1b      	ldr	r3, [r3, #32]
 8002e02:	e013      	b.n	8002e2c <HAL_RCC_OscConfig+0xa74>
 8002e04:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e08:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002e0c:	2202      	movs	r2, #2
 8002e0e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e10:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e14:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	fa93 f2a3 	rbit	r2, r3
 8002e1e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e22:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8002e26:	601a      	str	r2, [r3, #0]
 8002e28:	4b79      	ldr	r3, [pc, #484]	; (8003010 <HAL_RCC_OscConfig+0xc58>)
 8002e2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e2c:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002e30:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8002e34:	2102      	movs	r1, #2
 8002e36:	6011      	str	r1, [r2, #0]
 8002e38:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002e3c:	f5a2 72ac 	sub.w	r2, r2, #344	; 0x158
 8002e40:	6812      	ldr	r2, [r2, #0]
 8002e42:	fa92 f1a2 	rbit	r1, r2
 8002e46:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002e4a:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002e4e:	6011      	str	r1, [r2, #0]
  return result;
 8002e50:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002e54:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8002e58:	6812      	ldr	r2, [r2, #0]
 8002e5a:	fab2 f282 	clz	r2, r2
 8002e5e:	b2d2      	uxtb	r2, r2
 8002e60:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002e64:	b2d2      	uxtb	r2, r2
 8002e66:	f002 021f 	and.w	r2, r2, #31
 8002e6a:	2101      	movs	r1, #1
 8002e6c:	fa01 f202 	lsl.w	r2, r1, r2
 8002e70:	4013      	ands	r3, r2
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d084      	beq.n	8002d80 <HAL_RCC_OscConfig+0x9c8>
 8002e76:	e07f      	b.n	8002f78 <HAL_RCC_OscConfig+0xbc0>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e78:	f7fe f964 	bl	8001144 <HAL_GetTick>
 8002e7c:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e80:	e00b      	b.n	8002e9a <HAL_RCC_OscConfig+0xae2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002e82:	f7fe f95f 	bl	8001144 <HAL_GetTick>
 8002e86:	4602      	mov	r2, r0
 8002e88:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8002e8c:	1ad3      	subs	r3, r2, r3
 8002e8e:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e92:	4293      	cmp	r3, r2
 8002e94:	d901      	bls.n	8002e9a <HAL_RCC_OscConfig+0xae2>
        {
          return HAL_TIMEOUT;
 8002e96:	2303      	movs	r3, #3
 8002e98:	e2c4      	b.n	8003424 <HAL_RCC_OscConfig+0x106c>
 8002e9a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002e9e:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8002ea2:	2202      	movs	r2, #2
 8002ea4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ea6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002eaa:	f5a3 73b0 	sub.w	r3, r3, #352	; 0x160
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	fa93 f2a3 	rbit	r2, r3
 8002eb4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002eb8:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8002ebc:	601a      	str	r2, [r3, #0]
 8002ebe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ec2:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8002ec6:	2202      	movs	r2, #2
 8002ec8:	601a      	str	r2, [r3, #0]
 8002eca:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ece:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	fa93 f2a3 	rbit	r2, r3
 8002ed8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002edc:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002ee0:	601a      	str	r2, [r3, #0]
  return result;
 8002ee2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002ee6:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8002eea:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002eec:	fab3 f383 	clz	r3, r3
 8002ef0:	b2db      	uxtb	r3, r3
 8002ef2:	095b      	lsrs	r3, r3, #5
 8002ef4:	b2db      	uxtb	r3, r3
 8002ef6:	f043 0302 	orr.w	r3, r3, #2
 8002efa:	b2db      	uxtb	r3, r3
 8002efc:	2b02      	cmp	r3, #2
 8002efe:	d102      	bne.n	8002f06 <HAL_RCC_OscConfig+0xb4e>
 8002f00:	4b43      	ldr	r3, [pc, #268]	; (8003010 <HAL_RCC_OscConfig+0xc58>)
 8002f02:	6a1b      	ldr	r3, [r3, #32]
 8002f04:	e013      	b.n	8002f2e <HAL_RCC_OscConfig+0xb76>
 8002f06:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f0a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8002f0e:	2202      	movs	r2, #2
 8002f10:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f12:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f16:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	fa93 f2a3 	rbit	r2, r3
 8002f20:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f24:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8002f28:	601a      	str	r2, [r3, #0]
 8002f2a:	4b39      	ldr	r3, [pc, #228]	; (8003010 <HAL_RCC_OscConfig+0xc58>)
 8002f2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f2e:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002f32:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8002f36:	2102      	movs	r1, #2
 8002f38:	6011      	str	r1, [r2, #0]
 8002f3a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002f3e:	f5a2 72bc 	sub.w	r2, r2, #376	; 0x178
 8002f42:	6812      	ldr	r2, [r2, #0]
 8002f44:	fa92 f1a2 	rbit	r1, r2
 8002f48:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002f4c:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8002f50:	6011      	str	r1, [r2, #0]
  return result;
 8002f52:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8002f56:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8002f5a:	6812      	ldr	r2, [r2, #0]
 8002f5c:	fab2 f282 	clz	r2, r2
 8002f60:	b2d2      	uxtb	r2, r2
 8002f62:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002f66:	b2d2      	uxtb	r2, r2
 8002f68:	f002 021f 	and.w	r2, r2, #31
 8002f6c:	2101      	movs	r1, #1
 8002f6e:	fa01 f202 	lsl.w	r2, r1, r2
 8002f72:	4013      	ands	r3, r2
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d184      	bne.n	8002e82 <HAL_RCC_OscConfig+0xaca>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002f78:	f897 31ff 	ldrb.w	r3, [r7, #511]	; 0x1ff
 8002f7c:	2b01      	cmp	r3, #1
 8002f7e:	d105      	bne.n	8002f8c <HAL_RCC_OscConfig+0xbd4>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002f80:	4b23      	ldr	r3, [pc, #140]	; (8003010 <HAL_RCC_OscConfig+0xc58>)
 8002f82:	69db      	ldr	r3, [r3, #28]
 8002f84:	4a22      	ldr	r2, [pc, #136]	; (8003010 <HAL_RCC_OscConfig+0xc58>)
 8002f86:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002f8a:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002f8c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002f90:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	69db      	ldr	r3, [r3, #28]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	f000 8242 	beq.w	8003422 <HAL_RCC_OscConfig+0x106a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002f9e:	4b1c      	ldr	r3, [pc, #112]	; (8003010 <HAL_RCC_OscConfig+0xc58>)
 8002fa0:	685b      	ldr	r3, [r3, #4]
 8002fa2:	f003 030c 	and.w	r3, r3, #12
 8002fa6:	2b08      	cmp	r3, #8
 8002fa8:	f000 8213 	beq.w	80033d2 <HAL_RCC_OscConfig+0x101a>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002fac:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fb0:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	69db      	ldr	r3, [r3, #28]
 8002fb8:	2b02      	cmp	r3, #2
 8002fba:	f040 8162 	bne.w	8003282 <HAL_RCC_OscConfig+0xeca>
 8002fbe:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fc2:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8002fc6:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002fca:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fcc:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fd0:	f5a3 73c0 	sub.w	r3, r3, #384	; 0x180
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	fa93 f2a3 	rbit	r2, r3
 8002fda:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fde:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8002fe2:	601a      	str	r2, [r3, #0]
  return result;
 8002fe4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8002fe8:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8002fec:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fee:	fab3 f383 	clz	r3, r3
 8002ff2:	b2db      	uxtb	r3, r3
 8002ff4:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8002ff8:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8002ffc:	009b      	lsls	r3, r3, #2
 8002ffe:	461a      	mov	r2, r3
 8003000:	2300      	movs	r3, #0
 8003002:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003004:	f7fe f89e 	bl	8001144 <HAL_GetTick>
 8003008:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800300c:	e00c      	b.n	8003028 <HAL_RCC_OscConfig+0xc70>
 800300e:	bf00      	nop
 8003010:	40021000 	.word	0x40021000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003014:	f7fe f896 	bl	8001144 <HAL_GetTick>
 8003018:	4602      	mov	r2, r0
 800301a:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 800301e:	1ad3      	subs	r3, r2, r3
 8003020:	2b02      	cmp	r3, #2
 8003022:	d901      	bls.n	8003028 <HAL_RCC_OscConfig+0xc70>
          {
            return HAL_TIMEOUT;
 8003024:	2303      	movs	r3, #3
 8003026:	e1fd      	b.n	8003424 <HAL_RCC_OscConfig+0x106c>
 8003028:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800302c:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003030:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003034:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003036:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800303a:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	fa93 f2a3 	rbit	r2, r3
 8003044:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003048:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 800304c:	601a      	str	r2, [r3, #0]
  return result;
 800304e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003052:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003056:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003058:	fab3 f383 	clz	r3, r3
 800305c:	b2db      	uxtb	r3, r3
 800305e:	095b      	lsrs	r3, r3, #5
 8003060:	b2db      	uxtb	r3, r3
 8003062:	f043 0301 	orr.w	r3, r3, #1
 8003066:	b2db      	uxtb	r3, r3
 8003068:	2b01      	cmp	r3, #1
 800306a:	d102      	bne.n	8003072 <HAL_RCC_OscConfig+0xcba>
 800306c:	4bb0      	ldr	r3, [pc, #704]	; (8003330 <HAL_RCC_OscConfig+0xf78>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	e027      	b.n	80030c2 <HAL_RCC_OscConfig+0xd0a>
 8003072:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003076:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 800307a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800307e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003080:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003084:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003088:	681b      	ldr	r3, [r3, #0]
 800308a:	fa93 f2a3 	rbit	r2, r3
 800308e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003092:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8003096:	601a      	str	r2, [r3, #0]
 8003098:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800309c:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80030a0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80030a4:	601a      	str	r2, [r3, #0]
 80030a6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030aa:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	fa93 f2a3 	rbit	r2, r3
 80030b4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80030b8:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 80030bc:	601a      	str	r2, [r3, #0]
 80030be:	4b9c      	ldr	r3, [pc, #624]	; (8003330 <HAL_RCC_OscConfig+0xf78>)
 80030c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030c2:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80030c6:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80030ca:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80030ce:	6011      	str	r1, [r2, #0]
 80030d0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80030d4:	f5a2 72d0 	sub.w	r2, r2, #416	; 0x1a0
 80030d8:	6812      	ldr	r2, [r2, #0]
 80030da:	fa92 f1a2 	rbit	r1, r2
 80030de:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80030e2:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80030e6:	6011      	str	r1, [r2, #0]
  return result;
 80030e8:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80030ec:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 80030f0:	6812      	ldr	r2, [r2, #0]
 80030f2:	fab2 f282 	clz	r2, r2
 80030f6:	b2d2      	uxtb	r2, r2
 80030f8:	f042 0220 	orr.w	r2, r2, #32
 80030fc:	b2d2      	uxtb	r2, r2
 80030fe:	f002 021f 	and.w	r2, r2, #31
 8003102:	2101      	movs	r1, #1
 8003104:	fa01 f202 	lsl.w	r2, r1, r2
 8003108:	4013      	ands	r3, r2
 800310a:	2b00      	cmp	r3, #0
 800310c:	d182      	bne.n	8003014 <HAL_RCC_OscConfig+0xc5c>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
#else
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800310e:	4b88      	ldr	r3, [pc, #544]	; (8003330 <HAL_RCC_OscConfig+0xf78>)
 8003110:	685b      	ldr	r3, [r3, #4]
 8003112:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003116:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800311a:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8003122:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003126:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	6a1b      	ldr	r3, [r3, #32]
 800312e:	430b      	orrs	r3, r1
 8003130:	497f      	ldr	r1, [pc, #508]	; (8003330 <HAL_RCC_OscConfig+0xf78>)
 8003132:	4313      	orrs	r3, r2
 8003134:	604b      	str	r3, [r1, #4]
 8003136:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800313a:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800313e:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003142:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003144:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003148:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	fa93 f2a3 	rbit	r2, r3
 8003152:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003156:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 800315a:	601a      	str	r2, [r3, #0]
  return result;
 800315c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003160:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003164:	681b      	ldr	r3, [r3, #0]
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003166:	fab3 f383 	clz	r3, r3
 800316a:	b2db      	uxtb	r3, r3
 800316c:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003170:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003174:	009b      	lsls	r3, r3, #2
 8003176:	461a      	mov	r2, r3
 8003178:	2301      	movs	r3, #1
 800317a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800317c:	f7fd ffe2 	bl	8001144 <HAL_GetTick>
 8003180:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003184:	e009      	b.n	800319a <HAL_RCC_OscConfig+0xde2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003186:	f7fd ffdd 	bl	8001144 <HAL_GetTick>
 800318a:	4602      	mov	r2, r0
 800318c:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8003190:	1ad3      	subs	r3, r2, r3
 8003192:	2b02      	cmp	r3, #2
 8003194:	d901      	bls.n	800319a <HAL_RCC_OscConfig+0xde2>
          {
            return HAL_TIMEOUT;
 8003196:	2303      	movs	r3, #3
 8003198:	e144      	b.n	8003424 <HAL_RCC_OscConfig+0x106c>
 800319a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800319e:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80031a2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80031a6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031ac:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	fa93 f2a3 	rbit	r2, r3
 80031b6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031ba:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80031be:	601a      	str	r2, [r3, #0]
  return result;
 80031c0:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031c4:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 80031c8:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80031ca:	fab3 f383 	clz	r3, r3
 80031ce:	b2db      	uxtb	r3, r3
 80031d0:	095b      	lsrs	r3, r3, #5
 80031d2:	b2db      	uxtb	r3, r3
 80031d4:	f043 0301 	orr.w	r3, r3, #1
 80031d8:	b2db      	uxtb	r3, r3
 80031da:	2b01      	cmp	r3, #1
 80031dc:	d102      	bne.n	80031e4 <HAL_RCC_OscConfig+0xe2c>
 80031de:	4b54      	ldr	r3, [pc, #336]	; (8003330 <HAL_RCC_OscConfig+0xf78>)
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	e027      	b.n	8003234 <HAL_RCC_OscConfig+0xe7c>
 80031e4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031e8:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80031ec:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80031f0:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031f2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80031f6:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	fa93 f2a3 	rbit	r2, r3
 8003200:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003204:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8003208:	601a      	str	r2, [r3, #0]
 800320a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800320e:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003212:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003216:	601a      	str	r2, [r3, #0]
 8003218:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800321c:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	fa93 f2a3 	rbit	r2, r3
 8003226:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800322a:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 800322e:	601a      	str	r2, [r3, #0]
 8003230:	4b3f      	ldr	r3, [pc, #252]	; (8003330 <HAL_RCC_OscConfig+0xf78>)
 8003232:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003234:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003238:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 800323c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003240:	6011      	str	r1, [r2, #0]
 8003242:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003246:	f5a2 72e4 	sub.w	r2, r2, #456	; 0x1c8
 800324a:	6812      	ldr	r2, [r2, #0]
 800324c:	fa92 f1a2 	rbit	r1, r2
 8003250:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003254:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003258:	6011      	str	r1, [r2, #0]
  return result;
 800325a:	f507 7200 	add.w	r2, r7, #512	; 0x200
 800325e:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003262:	6812      	ldr	r2, [r2, #0]
 8003264:	fab2 f282 	clz	r2, r2
 8003268:	b2d2      	uxtb	r2, r2
 800326a:	f042 0220 	orr.w	r2, r2, #32
 800326e:	b2d2      	uxtb	r2, r2
 8003270:	f002 021f 	and.w	r2, r2, #31
 8003274:	2101      	movs	r1, #1
 8003276:	fa01 f202 	lsl.w	r2, r1, r2
 800327a:	4013      	ands	r3, r2
 800327c:	2b00      	cmp	r3, #0
 800327e:	d082      	beq.n	8003186 <HAL_RCC_OscConfig+0xdce>
 8003280:	e0cf      	b.n	8003422 <HAL_RCC_OscConfig+0x106a>
 8003282:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003286:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 800328a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800328e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003290:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003294:	f5a3 73e8 	sub.w	r3, r3, #464	; 0x1d0
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	fa93 f2a3 	rbit	r2, r3
 800329e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032a2:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80032a6:	601a      	str	r2, [r3, #0]
  return result;
 80032a8:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032ac:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 80032b0:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032b2:	fab3 f383 	clz	r3, r3
 80032b6:	b2db      	uxtb	r3, r3
 80032b8:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80032bc:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80032c0:	009b      	lsls	r3, r3, #2
 80032c2:	461a      	mov	r2, r3
 80032c4:	2300      	movs	r3, #0
 80032c6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032c8:	f7fd ff3c 	bl	8001144 <HAL_GetTick>
 80032cc:	f8c7 01f8 	str.w	r0, [r7, #504]	; 0x1f8
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032d0:	e009      	b.n	80032e6 <HAL_RCC_OscConfig+0xf2e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032d2:	f7fd ff37 	bl	8001144 <HAL_GetTick>
 80032d6:	4602      	mov	r2, r0
 80032d8:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80032dc:	1ad3      	subs	r3, r2, r3
 80032de:	2b02      	cmp	r3, #2
 80032e0:	d901      	bls.n	80032e6 <HAL_RCC_OscConfig+0xf2e>
          {
            return HAL_TIMEOUT;
 80032e2:	2303      	movs	r3, #3
 80032e4:	e09e      	b.n	8003424 <HAL_RCC_OscConfig+0x106c>
 80032e6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032ea:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80032ee:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80032f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032f4:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80032f8:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	fa93 f2a3 	rbit	r2, r3
 8003302:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003306:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 800330a:	601a      	str	r2, [r3, #0]
  return result;
 800330c:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003310:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003314:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003316:	fab3 f383 	clz	r3, r3
 800331a:	b2db      	uxtb	r3, r3
 800331c:	095b      	lsrs	r3, r3, #5
 800331e:	b2db      	uxtb	r3, r3
 8003320:	f043 0301 	orr.w	r3, r3, #1
 8003324:	b2db      	uxtb	r3, r3
 8003326:	2b01      	cmp	r3, #1
 8003328:	d104      	bne.n	8003334 <HAL_RCC_OscConfig+0xf7c>
 800332a:	4b01      	ldr	r3, [pc, #4]	; (8003330 <HAL_RCC_OscConfig+0xf78>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	e029      	b.n	8003384 <HAL_RCC_OscConfig+0xfcc>
 8003330:	40021000 	.word	0x40021000
 8003334:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003338:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800333c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003340:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003342:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003346:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	fa93 f2a3 	rbit	r2, r3
 8003350:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003354:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8003358:	601a      	str	r2, [r3, #0]
 800335a:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800335e:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8003362:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003366:	601a      	str	r2, [r3, #0]
 8003368:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800336c:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	fa93 f2a3 	rbit	r2, r3
 8003376:	f507 7300 	add.w	r3, r7, #512	; 0x200
 800337a:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 800337e:	601a      	str	r2, [r3, #0]
 8003380:	4b2b      	ldr	r3, [pc, #172]	; (8003430 <HAL_RCC_OscConfig+0x1078>)
 8003382:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003384:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003388:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 800338c:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003390:	6011      	str	r1, [r2, #0]
 8003392:	f507 7200 	add.w	r2, r7, #512	; 0x200
 8003396:	f5a2 72f8 	sub.w	r2, r2, #496	; 0x1f0
 800339a:	6812      	ldr	r2, [r2, #0]
 800339c:	fa92 f1a2 	rbit	r1, r2
 80033a0:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80033a4:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80033a8:	6011      	str	r1, [r2, #0]
  return result;
 80033aa:	f507 7200 	add.w	r2, r7, #512	; 0x200
 80033ae:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 80033b2:	6812      	ldr	r2, [r2, #0]
 80033b4:	fab2 f282 	clz	r2, r2
 80033b8:	b2d2      	uxtb	r2, r2
 80033ba:	f042 0220 	orr.w	r2, r2, #32
 80033be:	b2d2      	uxtb	r2, r2
 80033c0:	f002 021f 	and.w	r2, r2, #31
 80033c4:	2101      	movs	r1, #1
 80033c6:	fa01 f202 	lsl.w	r2, r1, r2
 80033ca:	4013      	ands	r3, r2
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d180      	bne.n	80032d2 <HAL_RCC_OscConfig+0xf1a>
 80033d0:	e027      	b.n	8003422 <HAL_RCC_OscConfig+0x106a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033d2:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033d6:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	69db      	ldr	r3, [r3, #28]
 80033de:	2b01      	cmp	r3, #1
 80033e0:	d101      	bne.n	80033e6 <HAL_RCC_OscConfig+0x102e>
      {
        return HAL_ERROR;
 80033e2:	2301      	movs	r3, #1
 80033e4:	e01e      	b.n	8003424 <HAL_RCC_OscConfig+0x106c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80033e6:	4b12      	ldr	r3, [pc, #72]	; (8003430 <HAL_RCC_OscConfig+0x1078>)
 80033e8:	685b      	ldr	r3, [r3, #4]
 80033ea:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
        pll_config2 = RCC->CFGR2;
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80033ee:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80033f2:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80033f6:	f507 7300 	add.w	r3, r7, #512	; 0x200
 80033fa:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80033fe:	681b      	ldr	r3, [r3, #0]
 8003400:	6a1b      	ldr	r3, [r3, #32]
 8003402:	429a      	cmp	r2, r3
 8003404:	d10b      	bne.n	800341e <HAL_RCC_OscConfig+0x1066>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
 8003406:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 800340a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800340e:	f507 7300 	add.w	r3, r7, #512	; 0x200
 8003412:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 800341a:	429a      	cmp	r2, r3
 800341c:	d001      	beq.n	8003422 <HAL_RCC_OscConfig+0x106a>
#endif
        {
          return HAL_ERROR;
 800341e:	2301      	movs	r3, #1
 8003420:	e000      	b.n	8003424 <HAL_RCC_OscConfig+0x106c>
        }
      }
    }
  }

  return HAL_OK;
 8003422:	2300      	movs	r3, #0
}
 8003424:	4618      	mov	r0, r3
 8003426:	f507 7700 	add.w	r7, r7, #512	; 0x200
 800342a:	46bd      	mov	sp, r7
 800342c:	bd80      	pop	{r7, pc}
 800342e:	bf00      	nop
 8003430:	40021000 	.word	0x40021000

08003434 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b09e      	sub	sp, #120	; 0x78
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
 800343c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 800343e:	2300      	movs	r3, #0
 8003440:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2b00      	cmp	r3, #0
 8003446:	d101      	bne.n	800344c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003448:	2301      	movs	r3, #1
 800344a:	e162      	b.n	8003712 <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800344c:	4b90      	ldr	r3, [pc, #576]	; (8003690 <HAL_RCC_ClockConfig+0x25c>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f003 0307 	and.w	r3, r3, #7
 8003454:	683a      	ldr	r2, [r7, #0]
 8003456:	429a      	cmp	r2, r3
 8003458:	d910      	bls.n	800347c <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800345a:	4b8d      	ldr	r3, [pc, #564]	; (8003690 <HAL_RCC_ClockConfig+0x25c>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f023 0207 	bic.w	r2, r3, #7
 8003462:	498b      	ldr	r1, [pc, #556]	; (8003690 <HAL_RCC_ClockConfig+0x25c>)
 8003464:	683b      	ldr	r3, [r7, #0]
 8003466:	4313      	orrs	r3, r2
 8003468:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800346a:	4b89      	ldr	r3, [pc, #548]	; (8003690 <HAL_RCC_ClockConfig+0x25c>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 0307 	and.w	r3, r3, #7
 8003472:	683a      	ldr	r2, [r7, #0]
 8003474:	429a      	cmp	r2, r3
 8003476:	d001      	beq.n	800347c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003478:	2301      	movs	r3, #1
 800347a:	e14a      	b.n	8003712 <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	f003 0302 	and.w	r3, r3, #2
 8003484:	2b00      	cmp	r3, #0
 8003486:	d008      	beq.n	800349a <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003488:	4b82      	ldr	r3, [pc, #520]	; (8003694 <HAL_RCC_ClockConfig+0x260>)
 800348a:	685b      	ldr	r3, [r3, #4]
 800348c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	689b      	ldr	r3, [r3, #8]
 8003494:	497f      	ldr	r1, [pc, #508]	; (8003694 <HAL_RCC_ClockConfig+0x260>)
 8003496:	4313      	orrs	r3, r2
 8003498:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f003 0301 	and.w	r3, r3, #1
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	f000 80dc 	beq.w	8003660 <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	685b      	ldr	r3, [r3, #4]
 80034ac:	2b01      	cmp	r3, #1
 80034ae:	d13c      	bne.n	800352a <HAL_RCC_ClockConfig+0xf6>
 80034b0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80034b4:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034b6:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80034b8:	fa93 f3a3 	rbit	r3, r3
 80034bc:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80034be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034c0:	fab3 f383 	clz	r3, r3
 80034c4:	b2db      	uxtb	r3, r3
 80034c6:	095b      	lsrs	r3, r3, #5
 80034c8:	b2db      	uxtb	r3, r3
 80034ca:	f043 0301 	orr.w	r3, r3, #1
 80034ce:	b2db      	uxtb	r3, r3
 80034d0:	2b01      	cmp	r3, #1
 80034d2:	d102      	bne.n	80034da <HAL_RCC_ClockConfig+0xa6>
 80034d4:	4b6f      	ldr	r3, [pc, #444]	; (8003694 <HAL_RCC_ClockConfig+0x260>)
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	e00f      	b.n	80034fa <HAL_RCC_ClockConfig+0xc6>
 80034da:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80034de:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034e0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80034e2:	fa93 f3a3 	rbit	r3, r3
 80034e6:	667b      	str	r3, [r7, #100]	; 0x64
 80034e8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80034ec:	663b      	str	r3, [r7, #96]	; 0x60
 80034ee:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80034f0:	fa93 f3a3 	rbit	r3, r3
 80034f4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80034f6:	4b67      	ldr	r3, [pc, #412]	; (8003694 <HAL_RCC_ClockConfig+0x260>)
 80034f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034fa:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80034fe:	65ba      	str	r2, [r7, #88]	; 0x58
 8003500:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8003502:	fa92 f2a2 	rbit	r2, r2
 8003506:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8003508:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800350a:	fab2 f282 	clz	r2, r2
 800350e:	b2d2      	uxtb	r2, r2
 8003510:	f042 0220 	orr.w	r2, r2, #32
 8003514:	b2d2      	uxtb	r2, r2
 8003516:	f002 021f 	and.w	r2, r2, #31
 800351a:	2101      	movs	r1, #1
 800351c:	fa01 f202 	lsl.w	r2, r1, r2
 8003520:	4013      	ands	r3, r2
 8003522:	2b00      	cmp	r3, #0
 8003524:	d17b      	bne.n	800361e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8003526:	2301      	movs	r3, #1
 8003528:	e0f3      	b.n	8003712 <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	685b      	ldr	r3, [r3, #4]
 800352e:	2b02      	cmp	r3, #2
 8003530:	d13c      	bne.n	80035ac <HAL_RCC_ClockConfig+0x178>
 8003532:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003536:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003538:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800353a:	fa93 f3a3 	rbit	r3, r3
 800353e:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003540:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003542:	fab3 f383 	clz	r3, r3
 8003546:	b2db      	uxtb	r3, r3
 8003548:	095b      	lsrs	r3, r3, #5
 800354a:	b2db      	uxtb	r3, r3
 800354c:	f043 0301 	orr.w	r3, r3, #1
 8003550:	b2db      	uxtb	r3, r3
 8003552:	2b01      	cmp	r3, #1
 8003554:	d102      	bne.n	800355c <HAL_RCC_ClockConfig+0x128>
 8003556:	4b4f      	ldr	r3, [pc, #316]	; (8003694 <HAL_RCC_ClockConfig+0x260>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	e00f      	b.n	800357c <HAL_RCC_ClockConfig+0x148>
 800355c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8003560:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003562:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003564:	fa93 f3a3 	rbit	r3, r3
 8003568:	647b      	str	r3, [r7, #68]	; 0x44
 800356a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800356e:	643b      	str	r3, [r7, #64]	; 0x40
 8003570:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003572:	fa93 f3a3 	rbit	r3, r3
 8003576:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003578:	4b46      	ldr	r3, [pc, #280]	; (8003694 <HAL_RCC_ClockConfig+0x260>)
 800357a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800357c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003580:	63ba      	str	r2, [r7, #56]	; 0x38
 8003582:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003584:	fa92 f2a2 	rbit	r2, r2
 8003588:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 800358a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800358c:	fab2 f282 	clz	r2, r2
 8003590:	b2d2      	uxtb	r2, r2
 8003592:	f042 0220 	orr.w	r2, r2, #32
 8003596:	b2d2      	uxtb	r2, r2
 8003598:	f002 021f 	and.w	r2, r2, #31
 800359c:	2101      	movs	r1, #1
 800359e:	fa01 f202 	lsl.w	r2, r1, r2
 80035a2:	4013      	ands	r3, r2
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d13a      	bne.n	800361e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80035a8:	2301      	movs	r3, #1
 80035aa:	e0b2      	b.n	8003712 <HAL_RCC_ClockConfig+0x2de>
 80035ac:	2302      	movs	r3, #2
 80035ae:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035b2:	fa93 f3a3 	rbit	r3, r3
 80035b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80035b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80035ba:	fab3 f383 	clz	r3, r3
 80035be:	b2db      	uxtb	r3, r3
 80035c0:	095b      	lsrs	r3, r3, #5
 80035c2:	b2db      	uxtb	r3, r3
 80035c4:	f043 0301 	orr.w	r3, r3, #1
 80035c8:	b2db      	uxtb	r3, r3
 80035ca:	2b01      	cmp	r3, #1
 80035cc:	d102      	bne.n	80035d4 <HAL_RCC_ClockConfig+0x1a0>
 80035ce:	4b31      	ldr	r3, [pc, #196]	; (8003694 <HAL_RCC_ClockConfig+0x260>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	e00d      	b.n	80035f0 <HAL_RCC_ClockConfig+0x1bc>
 80035d4:	2302      	movs	r3, #2
 80035d6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80035da:	fa93 f3a3 	rbit	r3, r3
 80035de:	627b      	str	r3, [r7, #36]	; 0x24
 80035e0:	2302      	movs	r3, #2
 80035e2:	623b      	str	r3, [r7, #32]
 80035e4:	6a3b      	ldr	r3, [r7, #32]
 80035e6:	fa93 f3a3 	rbit	r3, r3
 80035ea:	61fb      	str	r3, [r7, #28]
 80035ec:	4b29      	ldr	r3, [pc, #164]	; (8003694 <HAL_RCC_ClockConfig+0x260>)
 80035ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035f0:	2202      	movs	r2, #2
 80035f2:	61ba      	str	r2, [r7, #24]
 80035f4:	69ba      	ldr	r2, [r7, #24]
 80035f6:	fa92 f2a2 	rbit	r2, r2
 80035fa:	617a      	str	r2, [r7, #20]
  return result;
 80035fc:	697a      	ldr	r2, [r7, #20]
 80035fe:	fab2 f282 	clz	r2, r2
 8003602:	b2d2      	uxtb	r2, r2
 8003604:	f042 0220 	orr.w	r2, r2, #32
 8003608:	b2d2      	uxtb	r2, r2
 800360a:	f002 021f 	and.w	r2, r2, #31
 800360e:	2101      	movs	r1, #1
 8003610:	fa01 f202 	lsl.w	r2, r1, r2
 8003614:	4013      	ands	r3, r2
 8003616:	2b00      	cmp	r3, #0
 8003618:	d101      	bne.n	800361e <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	e079      	b.n	8003712 <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800361e:	4b1d      	ldr	r3, [pc, #116]	; (8003694 <HAL_RCC_ClockConfig+0x260>)
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	f023 0203 	bic.w	r2, r3, #3
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	491a      	ldr	r1, [pc, #104]	; (8003694 <HAL_RCC_ClockConfig+0x260>)
 800362c:	4313      	orrs	r3, r2
 800362e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003630:	f7fd fd88 	bl	8001144 <HAL_GetTick>
 8003634:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003636:	e00a      	b.n	800364e <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003638:	f7fd fd84 	bl	8001144 <HAL_GetTick>
 800363c:	4602      	mov	r2, r0
 800363e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003640:	1ad3      	subs	r3, r2, r3
 8003642:	f241 3288 	movw	r2, #5000	; 0x1388
 8003646:	4293      	cmp	r3, r2
 8003648:	d901      	bls.n	800364e <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 800364a:	2303      	movs	r3, #3
 800364c:	e061      	b.n	8003712 <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800364e:	4b11      	ldr	r3, [pc, #68]	; (8003694 <HAL_RCC_ClockConfig+0x260>)
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	f003 020c 	and.w	r2, r3, #12
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	685b      	ldr	r3, [r3, #4]
 800365a:	009b      	lsls	r3, r3, #2
 800365c:	429a      	cmp	r2, r3
 800365e:	d1eb      	bne.n	8003638 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003660:	4b0b      	ldr	r3, [pc, #44]	; (8003690 <HAL_RCC_ClockConfig+0x25c>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f003 0307 	and.w	r3, r3, #7
 8003668:	683a      	ldr	r2, [r7, #0]
 800366a:	429a      	cmp	r2, r3
 800366c:	d214      	bcs.n	8003698 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800366e:	4b08      	ldr	r3, [pc, #32]	; (8003690 <HAL_RCC_ClockConfig+0x25c>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f023 0207 	bic.w	r2, r3, #7
 8003676:	4906      	ldr	r1, [pc, #24]	; (8003690 <HAL_RCC_ClockConfig+0x25c>)
 8003678:	683b      	ldr	r3, [r7, #0]
 800367a:	4313      	orrs	r3, r2
 800367c:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800367e:	4b04      	ldr	r3, [pc, #16]	; (8003690 <HAL_RCC_ClockConfig+0x25c>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f003 0307 	and.w	r3, r3, #7
 8003686:	683a      	ldr	r2, [r7, #0]
 8003688:	429a      	cmp	r2, r3
 800368a:	d005      	beq.n	8003698 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 800368c:	2301      	movs	r3, #1
 800368e:	e040      	b.n	8003712 <HAL_RCC_ClockConfig+0x2de>
 8003690:	40022000 	.word	0x40022000
 8003694:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f003 0304 	and.w	r3, r3, #4
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d008      	beq.n	80036b6 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036a4:	4b1d      	ldr	r3, [pc, #116]	; (800371c <HAL_RCC_ClockConfig+0x2e8>)
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	68db      	ldr	r3, [r3, #12]
 80036b0:	491a      	ldr	r1, [pc, #104]	; (800371c <HAL_RCC_ClockConfig+0x2e8>)
 80036b2:	4313      	orrs	r3, r2
 80036b4:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	f003 0308 	and.w	r3, r3, #8
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d009      	beq.n	80036d6 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80036c2:	4b16      	ldr	r3, [pc, #88]	; (800371c <HAL_RCC_ClockConfig+0x2e8>)
 80036c4:	685b      	ldr	r3, [r3, #4]
 80036c6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	691b      	ldr	r3, [r3, #16]
 80036ce:	00db      	lsls	r3, r3, #3
 80036d0:	4912      	ldr	r1, [pc, #72]	; (800371c <HAL_RCC_ClockConfig+0x2e8>)
 80036d2:	4313      	orrs	r3, r2
 80036d4:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 80036d6:	f000 f829 	bl	800372c <HAL_RCC_GetSysClockFreq>
 80036da:	4601      	mov	r1, r0
 80036dc:	4b0f      	ldr	r3, [pc, #60]	; (800371c <HAL_RCC_ClockConfig+0x2e8>)
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80036e4:	22f0      	movs	r2, #240	; 0xf0
 80036e6:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036e8:	693a      	ldr	r2, [r7, #16]
 80036ea:	fa92 f2a2 	rbit	r2, r2
 80036ee:	60fa      	str	r2, [r7, #12]
  return result;
 80036f0:	68fa      	ldr	r2, [r7, #12]
 80036f2:	fab2 f282 	clz	r2, r2
 80036f6:	b2d2      	uxtb	r2, r2
 80036f8:	40d3      	lsrs	r3, r2
 80036fa:	4a09      	ldr	r2, [pc, #36]	; (8003720 <HAL_RCC_ClockConfig+0x2ec>)
 80036fc:	5cd3      	ldrb	r3, [r2, r3]
 80036fe:	fa21 f303 	lsr.w	r3, r1, r3
 8003702:	4a08      	ldr	r2, [pc, #32]	; (8003724 <HAL_RCC_ClockConfig+0x2f0>)
 8003704:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8003706:	4b08      	ldr	r3, [pc, #32]	; (8003728 <HAL_RCC_ClockConfig+0x2f4>)
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	4618      	mov	r0, r3
 800370c:	f7fd fcd6 	bl	80010bc <HAL_InitTick>
  
  return HAL_OK;
 8003710:	2300      	movs	r3, #0
}
 8003712:	4618      	mov	r0, r3
 8003714:	3778      	adds	r7, #120	; 0x78
 8003716:	46bd      	mov	sp, r7
 8003718:	bd80      	pop	{r7, pc}
 800371a:	bf00      	nop
 800371c:	40021000 	.word	0x40021000
 8003720:	0800526c 	.word	0x0800526c
 8003724:	20000000 	.word	0x20000000
 8003728:	20000004 	.word	0x20000004

0800372c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800372c:	b480      	push	{r7}
 800372e:	b08b      	sub	sp, #44	; 0x2c
 8003730:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003732:	2300      	movs	r3, #0
 8003734:	61fb      	str	r3, [r7, #28]
 8003736:	2300      	movs	r3, #0
 8003738:	61bb      	str	r3, [r7, #24]
 800373a:	2300      	movs	r3, #0
 800373c:	627b      	str	r3, [r7, #36]	; 0x24
 800373e:	2300      	movs	r3, #0
 8003740:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003742:	2300      	movs	r3, #0
 8003744:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8003746:	4b29      	ldr	r3, [pc, #164]	; (80037ec <HAL_RCC_GetSysClockFreq+0xc0>)
 8003748:	685b      	ldr	r3, [r3, #4]
 800374a:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800374c:	69fb      	ldr	r3, [r7, #28]
 800374e:	f003 030c 	and.w	r3, r3, #12
 8003752:	2b04      	cmp	r3, #4
 8003754:	d002      	beq.n	800375c <HAL_RCC_GetSysClockFreq+0x30>
 8003756:	2b08      	cmp	r3, #8
 8003758:	d003      	beq.n	8003762 <HAL_RCC_GetSysClockFreq+0x36>
 800375a:	e03c      	b.n	80037d6 <HAL_RCC_GetSysClockFreq+0xaa>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800375c:	4b24      	ldr	r3, [pc, #144]	; (80037f0 <HAL_RCC_GetSysClockFreq+0xc4>)
 800375e:	623b      	str	r3, [r7, #32]
      break;
 8003760:	e03c      	b.n	80037dc <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8003762:	69fb      	ldr	r3, [r7, #28]
 8003764:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8003768:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 800376c:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800376e:	68ba      	ldr	r2, [r7, #8]
 8003770:	fa92 f2a2 	rbit	r2, r2
 8003774:	607a      	str	r2, [r7, #4]
  return result;
 8003776:	687a      	ldr	r2, [r7, #4]
 8003778:	fab2 f282 	clz	r2, r2
 800377c:	b2d2      	uxtb	r2, r2
 800377e:	40d3      	lsrs	r3, r2
 8003780:	4a1c      	ldr	r2, [pc, #112]	; (80037f4 <HAL_RCC_GetSysClockFreq+0xc8>)
 8003782:	5cd3      	ldrb	r3, [r2, r3]
 8003784:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8003786:	4b19      	ldr	r3, [pc, #100]	; (80037ec <HAL_RCC_GetSysClockFreq+0xc0>)
 8003788:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800378a:	f003 030f 	and.w	r3, r3, #15
 800378e:	220f      	movs	r2, #15
 8003790:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003792:	693a      	ldr	r2, [r7, #16]
 8003794:	fa92 f2a2 	rbit	r2, r2
 8003798:	60fa      	str	r2, [r7, #12]
  return result;
 800379a:	68fa      	ldr	r2, [r7, #12]
 800379c:	fab2 f282 	clz	r2, r2
 80037a0:	b2d2      	uxtb	r2, r2
 80037a2:	40d3      	lsrs	r3, r2
 80037a4:	4a14      	ldr	r2, [pc, #80]	; (80037f8 <HAL_RCC_GetSysClockFreq+0xcc>)
 80037a6:	5cd3      	ldrb	r3, [r2, r3]
 80037a8:	61bb      	str	r3, [r7, #24]
#if defined(RCC_CFGR_PLLSRC_HSI_DIV2)
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI)
 80037aa:	69fb      	ldr	r3, [r7, #28]
 80037ac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d008      	beq.n	80037c6 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80037b4:	4a0e      	ldr	r2, [pc, #56]	; (80037f0 <HAL_RCC_GetSysClockFreq+0xc4>)
 80037b6:	69bb      	ldr	r3, [r7, #24]
 80037b8:	fbb2 f2f3 	udiv	r2, r2, r3
 80037bc:	697b      	ldr	r3, [r7, #20]
 80037be:	fb02 f303 	mul.w	r3, r2, r3
 80037c2:	627b      	str	r3, [r7, #36]	; 0x24
 80037c4:	e004      	b.n	80037d0 <HAL_RCC_GetSysClockFreq+0xa4>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	4a0c      	ldr	r2, [pc, #48]	; (80037fc <HAL_RCC_GetSysClockFreq+0xd0>)
 80037ca:	fb02 f303 	mul.w	r3, r2, r3
 80037ce:	627b      	str	r3, [r7, #36]	; 0x24
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 80037d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d2:	623b      	str	r3, [r7, #32]
      break;
 80037d4:	e002      	b.n	80037dc <HAL_RCC_GetSysClockFreq+0xb0>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80037d6:	4b0a      	ldr	r3, [pc, #40]	; (8003800 <HAL_RCC_GetSysClockFreq+0xd4>)
 80037d8:	623b      	str	r3, [r7, #32]
      break;
 80037da:	bf00      	nop
    }
  }
  return sysclockfreq;
 80037dc:	6a3b      	ldr	r3, [r7, #32]
}
 80037de:	4618      	mov	r0, r3
 80037e0:	372c      	adds	r7, #44	; 0x2c
 80037e2:	46bd      	mov	sp, r7
 80037e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e8:	4770      	bx	lr
 80037ea:	bf00      	nop
 80037ec:	40021000 	.word	0x40021000
 80037f0:	00f42400 	.word	0x00f42400
 80037f4:	08005284 	.word	0x08005284
 80037f8:	08005294 	.word	0x08005294
 80037fc:	003d0900 	.word	0x003d0900
 8003800:	007a1200 	.word	0x007a1200

08003804 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003804:	b480      	push	{r7}
 8003806:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003808:	4b03      	ldr	r3, [pc, #12]	; (8003818 <HAL_RCC_GetHCLKFreq+0x14>)
 800380a:	681b      	ldr	r3, [r3, #0]
}
 800380c:	4618      	mov	r0, r3
 800380e:	46bd      	mov	sp, r7
 8003810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003814:	4770      	bx	lr
 8003816:	bf00      	nop
 8003818:	20000000 	.word	0x20000000

0800381c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	b082      	sub	sp, #8
 8003820:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8003822:	f7ff ffef 	bl	8003804 <HAL_RCC_GetHCLKFreq>
 8003826:	4601      	mov	r1, r0
 8003828:	4b0b      	ldr	r3, [pc, #44]	; (8003858 <HAL_RCC_GetPCLK1Freq+0x3c>)
 800382a:	685b      	ldr	r3, [r3, #4]
 800382c:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003830:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8003834:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003836:	687a      	ldr	r2, [r7, #4]
 8003838:	fa92 f2a2 	rbit	r2, r2
 800383c:	603a      	str	r2, [r7, #0]
  return result;
 800383e:	683a      	ldr	r2, [r7, #0]
 8003840:	fab2 f282 	clz	r2, r2
 8003844:	b2d2      	uxtb	r2, r2
 8003846:	40d3      	lsrs	r3, r2
 8003848:	4a04      	ldr	r2, [pc, #16]	; (800385c <HAL_RCC_GetPCLK1Freq+0x40>)
 800384a:	5cd3      	ldrb	r3, [r2, r3]
 800384c:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8003850:	4618      	mov	r0, r3
 8003852:	3708      	adds	r7, #8
 8003854:	46bd      	mov	sp, r7
 8003856:	bd80      	pop	{r7, pc}
 8003858:	40021000 	.word	0x40021000
 800385c:	0800527c 	.word	0x0800527c

08003860 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b082      	sub	sp, #8
 8003864:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8003866:	f7ff ffcd 	bl	8003804 <HAL_RCC_GetHCLKFreq>
 800386a:	4601      	mov	r1, r0
 800386c:	4b0b      	ldr	r3, [pc, #44]	; (800389c <HAL_RCC_GetPCLK2Freq+0x3c>)
 800386e:	685b      	ldr	r3, [r3, #4]
 8003870:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8003874:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8003878:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800387a:	687a      	ldr	r2, [r7, #4]
 800387c:	fa92 f2a2 	rbit	r2, r2
 8003880:	603a      	str	r2, [r7, #0]
  return result;
 8003882:	683a      	ldr	r2, [r7, #0]
 8003884:	fab2 f282 	clz	r2, r2
 8003888:	b2d2      	uxtb	r2, r2
 800388a:	40d3      	lsrs	r3, r2
 800388c:	4a04      	ldr	r2, [pc, #16]	; (80038a0 <HAL_RCC_GetPCLK2Freq+0x40>)
 800388e:	5cd3      	ldrb	r3, [r2, r3]
 8003890:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8003894:	4618      	mov	r0, r3
 8003896:	3708      	adds	r7, #8
 8003898:	46bd      	mov	sp, r7
 800389a:	bd80      	pop	{r7, pc}
 800389c:	40021000 	.word	0x40021000
 80038a0:	0800527c 	.word	0x0800527c

080038a4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b082      	sub	sp, #8
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d101      	bne.n	80038b6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	e049      	b.n	800394a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038bc:	b2db      	uxtb	r3, r3
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d106      	bne.n	80038d0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2200      	movs	r2, #0
 80038c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80038ca:	6878      	ldr	r0, [r7, #4]
 80038cc:	f7fd faa4 	bl	8000e18 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2202      	movs	r2, #2
 80038d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	3304      	adds	r3, #4
 80038e0:	4619      	mov	r1, r3
 80038e2:	4610      	mov	r0, r2
 80038e4:	f000 fd30 	bl	8004348 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2201      	movs	r2, #1
 80038ec:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	2201      	movs	r2, #1
 80038f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	2201      	movs	r2, #1
 80038fc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2201      	movs	r2, #1
 8003904:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	2201      	movs	r2, #1
 800390c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2201      	movs	r2, #1
 8003914:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	2201      	movs	r2, #1
 800391c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2201      	movs	r2, #1
 8003924:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	2201      	movs	r2, #1
 800392c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	2201      	movs	r2, #1
 8003934:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2201      	movs	r2, #1
 800393c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2201      	movs	r2, #1
 8003944:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003948:	2300      	movs	r3, #0
}
 800394a:	4618      	mov	r0, r3
 800394c:	3708      	adds	r7, #8
 800394e:	46bd      	mov	sp, r7
 8003950:	bd80      	pop	{r7, pc}
	...

08003954 <HAL_TIM_PWM_Start_DMA>:
  * @param  pData The source Buffer address.
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, uint32_t *pData, uint16_t Length)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b086      	sub	sp, #24
 8003958:	af00      	add	r7, sp, #0
 800395a:	60f8      	str	r0, [r7, #12]
 800395c:	60b9      	str	r1, [r7, #8]
 800395e:	607a      	str	r2, [r7, #4]
 8003960:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8003962:	2300      	movs	r3, #0
 8003964:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 8003966:	68bb      	ldr	r3, [r7, #8]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d109      	bne.n	8003980 <HAL_TIM_PWM_Start_DMA+0x2c>
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003972:	b2db      	uxtb	r3, r3
 8003974:	2b02      	cmp	r3, #2
 8003976:	bf0c      	ite	eq
 8003978:	2301      	moveq	r3, #1
 800397a:	2300      	movne	r3, #0
 800397c:	b2db      	uxtb	r3, r3
 800397e:	e03c      	b.n	80039fa <HAL_TIM_PWM_Start_DMA+0xa6>
 8003980:	68bb      	ldr	r3, [r7, #8]
 8003982:	2b04      	cmp	r3, #4
 8003984:	d109      	bne.n	800399a <HAL_TIM_PWM_Start_DMA+0x46>
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800398c:	b2db      	uxtb	r3, r3
 800398e:	2b02      	cmp	r3, #2
 8003990:	bf0c      	ite	eq
 8003992:	2301      	moveq	r3, #1
 8003994:	2300      	movne	r3, #0
 8003996:	b2db      	uxtb	r3, r3
 8003998:	e02f      	b.n	80039fa <HAL_TIM_PWM_Start_DMA+0xa6>
 800399a:	68bb      	ldr	r3, [r7, #8]
 800399c:	2b08      	cmp	r3, #8
 800399e:	d109      	bne.n	80039b4 <HAL_TIM_PWM_Start_DMA+0x60>
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80039a6:	b2db      	uxtb	r3, r3
 80039a8:	2b02      	cmp	r3, #2
 80039aa:	bf0c      	ite	eq
 80039ac:	2301      	moveq	r3, #1
 80039ae:	2300      	movne	r3, #0
 80039b0:	b2db      	uxtb	r3, r3
 80039b2:	e022      	b.n	80039fa <HAL_TIM_PWM_Start_DMA+0xa6>
 80039b4:	68bb      	ldr	r3, [r7, #8]
 80039b6:	2b0c      	cmp	r3, #12
 80039b8:	d109      	bne.n	80039ce <HAL_TIM_PWM_Start_DMA+0x7a>
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80039c0:	b2db      	uxtb	r3, r3
 80039c2:	2b02      	cmp	r3, #2
 80039c4:	bf0c      	ite	eq
 80039c6:	2301      	moveq	r3, #1
 80039c8:	2300      	movne	r3, #0
 80039ca:	b2db      	uxtb	r3, r3
 80039cc:	e015      	b.n	80039fa <HAL_TIM_PWM_Start_DMA+0xa6>
 80039ce:	68bb      	ldr	r3, [r7, #8]
 80039d0:	2b10      	cmp	r3, #16
 80039d2:	d109      	bne.n	80039e8 <HAL_TIM_PWM_Start_DMA+0x94>
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 80039da:	b2db      	uxtb	r3, r3
 80039dc:	2b02      	cmp	r3, #2
 80039de:	bf0c      	ite	eq
 80039e0:	2301      	moveq	r3, #1
 80039e2:	2300      	movne	r3, #0
 80039e4:	b2db      	uxtb	r3, r3
 80039e6:	e008      	b.n	80039fa <HAL_TIM_PWM_Start_DMA+0xa6>
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80039ee:	b2db      	uxtb	r3, r3
 80039f0:	2b02      	cmp	r3, #2
 80039f2:	bf0c      	ite	eq
 80039f4:	2301      	moveq	r3, #1
 80039f6:	2300      	movne	r3, #0
 80039f8:	b2db      	uxtb	r3, r3
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d001      	beq.n	8003a02 <HAL_TIM_PWM_Start_DMA+0xae>
  {
    return HAL_BUSY;
 80039fe:	2302      	movs	r3, #2
 8003a00:	e197      	b.n	8003d32 <HAL_TIM_PWM_Start_DMA+0x3de>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 8003a02:	68bb      	ldr	r3, [r7, #8]
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d109      	bne.n	8003a1c <HAL_TIM_PWM_Start_DMA+0xc8>
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003a0e:	b2db      	uxtb	r3, r3
 8003a10:	2b01      	cmp	r3, #1
 8003a12:	bf0c      	ite	eq
 8003a14:	2301      	moveq	r3, #1
 8003a16:	2300      	movne	r3, #0
 8003a18:	b2db      	uxtb	r3, r3
 8003a1a:	e03c      	b.n	8003a96 <HAL_TIM_PWM_Start_DMA+0x142>
 8003a1c:	68bb      	ldr	r3, [r7, #8]
 8003a1e:	2b04      	cmp	r3, #4
 8003a20:	d109      	bne.n	8003a36 <HAL_TIM_PWM_Start_DMA+0xe2>
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003a28:	b2db      	uxtb	r3, r3
 8003a2a:	2b01      	cmp	r3, #1
 8003a2c:	bf0c      	ite	eq
 8003a2e:	2301      	moveq	r3, #1
 8003a30:	2300      	movne	r3, #0
 8003a32:	b2db      	uxtb	r3, r3
 8003a34:	e02f      	b.n	8003a96 <HAL_TIM_PWM_Start_DMA+0x142>
 8003a36:	68bb      	ldr	r3, [r7, #8]
 8003a38:	2b08      	cmp	r3, #8
 8003a3a:	d109      	bne.n	8003a50 <HAL_TIM_PWM_Start_DMA+0xfc>
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003a42:	b2db      	uxtb	r3, r3
 8003a44:	2b01      	cmp	r3, #1
 8003a46:	bf0c      	ite	eq
 8003a48:	2301      	moveq	r3, #1
 8003a4a:	2300      	movne	r3, #0
 8003a4c:	b2db      	uxtb	r3, r3
 8003a4e:	e022      	b.n	8003a96 <HAL_TIM_PWM_Start_DMA+0x142>
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	2b0c      	cmp	r3, #12
 8003a54:	d109      	bne.n	8003a6a <HAL_TIM_PWM_Start_DMA+0x116>
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	2b01      	cmp	r3, #1
 8003a60:	bf0c      	ite	eq
 8003a62:	2301      	moveq	r3, #1
 8003a64:	2300      	movne	r3, #0
 8003a66:	b2db      	uxtb	r3, r3
 8003a68:	e015      	b.n	8003a96 <HAL_TIM_PWM_Start_DMA+0x142>
 8003a6a:	68bb      	ldr	r3, [r7, #8]
 8003a6c:	2b10      	cmp	r3, #16
 8003a6e:	d109      	bne.n	8003a84 <HAL_TIM_PWM_Start_DMA+0x130>
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003a76:	b2db      	uxtb	r3, r3
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	bf0c      	ite	eq
 8003a7c:	2301      	moveq	r3, #1
 8003a7e:	2300      	movne	r3, #0
 8003a80:	b2db      	uxtb	r3, r3
 8003a82:	e008      	b.n	8003a96 <HAL_TIM_PWM_Start_DMA+0x142>
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003a8a:	b2db      	uxtb	r3, r3
 8003a8c:	2b01      	cmp	r3, #1
 8003a8e:	bf0c      	ite	eq
 8003a90:	2301      	moveq	r3, #1
 8003a92:	2300      	movne	r3, #0
 8003a94:	b2db      	uxtb	r3, r3
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d034      	beq.n	8003b04 <HAL_TIM_PWM_Start_DMA+0x1b0>
  {
    if ((pData == NULL) && (Length > 0U))
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d104      	bne.n	8003aaa <HAL_TIM_PWM_Start_DMA+0x156>
 8003aa0:	887b      	ldrh	r3, [r7, #2]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d001      	beq.n	8003aaa <HAL_TIM_PWM_Start_DMA+0x156>
    {
      return HAL_ERROR;
 8003aa6:	2301      	movs	r3, #1
 8003aa8:	e143      	b.n	8003d32 <HAL_TIM_PWM_Start_DMA+0x3de>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003aaa:	68bb      	ldr	r3, [r7, #8]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d104      	bne.n	8003aba <HAL_TIM_PWM_Start_DMA+0x166>
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	2202      	movs	r2, #2
 8003ab4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003ab8:	e026      	b.n	8003b08 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8003aba:	68bb      	ldr	r3, [r7, #8]
 8003abc:	2b04      	cmp	r3, #4
 8003abe:	d104      	bne.n	8003aca <HAL_TIM_PWM_Start_DMA+0x176>
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	2202      	movs	r2, #2
 8003ac4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ac8:	e01e      	b.n	8003b08 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8003aca:	68bb      	ldr	r3, [r7, #8]
 8003acc:	2b08      	cmp	r3, #8
 8003ace:	d104      	bne.n	8003ada <HAL_TIM_PWM_Start_DMA+0x186>
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	2202      	movs	r2, #2
 8003ad4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003ad8:	e016      	b.n	8003b08 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	2b0c      	cmp	r3, #12
 8003ade:	d104      	bne.n	8003aea <HAL_TIM_PWM_Start_DMA+0x196>
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	2202      	movs	r2, #2
 8003ae4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003ae8:	e00e      	b.n	8003b08 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8003aea:	68bb      	ldr	r3, [r7, #8]
 8003aec:	2b10      	cmp	r3, #16
 8003aee:	d104      	bne.n	8003afa <HAL_TIM_PWM_Start_DMA+0x1a6>
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	2202      	movs	r2, #2
 8003af4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003af8:	e006      	b.n	8003b08 <HAL_TIM_PWM_Start_DMA+0x1b4>
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	2202      	movs	r2, #2
 8003afe:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003b02:	e001      	b.n	8003b08 <HAL_TIM_PWM_Start_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_ERROR;
 8003b04:	2301      	movs	r3, #1
 8003b06:	e114      	b.n	8003d32 <HAL_TIM_PWM_Start_DMA+0x3de>
  }

  switch (Channel)
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	2b0c      	cmp	r3, #12
 8003b0c:	f200 80ae 	bhi.w	8003c6c <HAL_TIM_PWM_Start_DMA+0x318>
 8003b10:	a201      	add	r2, pc, #4	; (adr r2, 8003b18 <HAL_TIM_PWM_Start_DMA+0x1c4>)
 8003b12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b16:	bf00      	nop
 8003b18:	08003b4d 	.word	0x08003b4d
 8003b1c:	08003c6d 	.word	0x08003c6d
 8003b20:	08003c6d 	.word	0x08003c6d
 8003b24:	08003c6d 	.word	0x08003c6d
 8003b28:	08003b95 	.word	0x08003b95
 8003b2c:	08003c6d 	.word	0x08003c6d
 8003b30:	08003c6d 	.word	0x08003c6d
 8003b34:	08003c6d 	.word	0x08003c6d
 8003b38:	08003bdd 	.word	0x08003bdd
 8003b3c:	08003c6d 	.word	0x08003c6d
 8003b40:	08003c6d 	.word	0x08003c6d
 8003b44:	08003c6d 	.word	0x08003c6d
 8003b48:	08003c25 	.word	0x08003c25
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b50:	4a7a      	ldr	r2, [pc, #488]	; (8003d3c <HAL_TIM_PWM_Start_DMA+0x3e8>)
 8003b52:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003b54:	68fb      	ldr	r3, [r7, #12]
 8003b56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b58:	4a79      	ldr	r2, [pc, #484]	; (8003d40 <HAL_TIM_PWM_Start_DMA+0x3ec>)
 8003b5a:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b60:	4a78      	ldr	r2, [pc, #480]	; (8003d44 <HAL_TIM_PWM_Start_DMA+0x3f0>)
 8003b62:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8003b68:	6879      	ldr	r1, [r7, #4]
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	3334      	adds	r3, #52	; 0x34
 8003b70:	461a      	mov	r2, r3
 8003b72:	887b      	ldrh	r3, [r7, #2]
 8003b74:	f7fe f8f0 	bl	8001d58 <HAL_DMA_Start_IT>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d001      	beq.n	8003b82 <HAL_TIM_PWM_Start_DMA+0x22e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003b7e:	2301      	movs	r3, #1
 8003b80:	e0d7      	b.n	8003d32 <HAL_TIM_PWM_Start_DMA+0x3de>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	681b      	ldr	r3, [r3, #0]
 8003b86:	68da      	ldr	r2, [r3, #12]
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b90:	60da      	str	r2, [r3, #12]
      break;
 8003b92:	e06e      	b.n	8003c72 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003b94:	68fb      	ldr	r3, [r7, #12]
 8003b96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b98:	4a68      	ldr	r2, [pc, #416]	; (8003d3c <HAL_TIM_PWM_Start_DMA+0x3e8>)
 8003b9a:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ba0:	4a67      	ldr	r2, [pc, #412]	; (8003d40 <HAL_TIM_PWM_Start_DMA+0x3ec>)
 8003ba2:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 8003ba4:	68fb      	ldr	r3, [r7, #12]
 8003ba6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ba8:	4a66      	ldr	r2, [pc, #408]	; (8003d44 <HAL_TIM_PWM_Start_DMA+0x3f0>)
 8003baa:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	6a98      	ldr	r0, [r3, #40]	; 0x28
 8003bb0:	6879      	ldr	r1, [r7, #4]
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	3338      	adds	r3, #56	; 0x38
 8003bb8:	461a      	mov	r2, r3
 8003bba:	887b      	ldrh	r3, [r7, #2]
 8003bbc:	f7fe f8cc 	bl	8001d58 <HAL_DMA_Start_IT>
 8003bc0:	4603      	mov	r3, r0
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d001      	beq.n	8003bca <HAL_TIM_PWM_Start_DMA+0x276>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e0b3      	b.n	8003d32 <HAL_TIM_PWM_Start_DMA+0x3de>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	68da      	ldr	r2, [r3, #12]
 8003bd0:	68fb      	ldr	r3, [r7, #12]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003bd8:	60da      	str	r2, [r3, #12]
      break;
 8003bda:	e04a      	b.n	8003c72 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003be0:	4a56      	ldr	r2, [pc, #344]	; (8003d3c <HAL_TIM_PWM_Start_DMA+0x3e8>)
 8003be2:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003be4:	68fb      	ldr	r3, [r7, #12]
 8003be6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003be8:	4a55      	ldr	r2, [pc, #340]	; (8003d40 <HAL_TIM_PWM_Start_DMA+0x3ec>)
 8003bea:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bf0:	4a54      	ldr	r2, [pc, #336]	; (8003d44 <HAL_TIM_PWM_Start_DMA+0x3f0>)
 8003bf2:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8003bf4:	68fb      	ldr	r3, [r7, #12]
 8003bf6:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
 8003bf8:	6879      	ldr	r1, [r7, #4]
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	333c      	adds	r3, #60	; 0x3c
 8003c00:	461a      	mov	r2, r3
 8003c02:	887b      	ldrh	r3, [r7, #2]
 8003c04:	f7fe f8a8 	bl	8001d58 <HAL_DMA_Start_IT>
 8003c08:	4603      	mov	r3, r0
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d001      	beq.n	8003c12 <HAL_TIM_PWM_Start_DMA+0x2be>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003c0e:	2301      	movs	r3, #1
 8003c10:	e08f      	b.n	8003d32 <HAL_TIM_PWM_Start_DMA+0x3de>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	68da      	ldr	r2, [r3, #12]
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003c20:	60da      	str	r2, [r3, #12]
      break;
 8003c22:	e026      	b.n	8003c72 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8003c24:	68fb      	ldr	r3, [r7, #12]
 8003c26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c28:	4a44      	ldr	r2, [pc, #272]	; (8003d3c <HAL_TIM_PWM_Start_DMA+0x3e8>)
 8003c2a:	629a      	str	r2, [r3, #40]	; 0x28
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c30:	4a43      	ldr	r2, [pc, #268]	; (8003d40 <HAL_TIM_PWM_Start_DMA+0x3ec>)
 8003c32:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8003c34:	68fb      	ldr	r3, [r7, #12]
 8003c36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c38:	4a42      	ldr	r2, [pc, #264]	; (8003d44 <HAL_TIM_PWM_Start_DMA+0x3f0>)
 8003c3a:	631a      	str	r2, [r3, #48]	; 0x30

      /* Enable the DMA channel */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8003c40:	6879      	ldr	r1, [r7, #4]
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	3340      	adds	r3, #64	; 0x40
 8003c48:	461a      	mov	r2, r3
 8003c4a:	887b      	ldrh	r3, [r7, #2]
 8003c4c:	f7fe f884 	bl	8001d58 <HAL_DMA_Start_IT>
 8003c50:	4603      	mov	r3, r0
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d001      	beq.n	8003c5a <HAL_TIM_PWM_Start_DMA+0x306>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8003c56:	2301      	movs	r3, #1
 8003c58:	e06b      	b.n	8003d32 <HAL_TIM_PWM_Start_DMA+0x3de>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	68da      	ldr	r2, [r3, #12]
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003c68:	60da      	str	r2, [r3, #12]
      break;
 8003c6a:	e002      	b.n	8003c72 <HAL_TIM_PWM_Start_DMA+0x31e>
    }

    default:
      status = HAL_ERROR;
 8003c6c:	2301      	movs	r3, #1
 8003c6e:	75fb      	strb	r3, [r7, #23]
      break;
 8003c70:	bf00      	nop
  }

  if (status == HAL_OK)
 8003c72:	7dfb      	ldrb	r3, [r7, #23]
 8003c74:	2b00      	cmp	r3, #0
 8003c76:	d15b      	bne.n	8003d30 <HAL_TIM_PWM_Start_DMA+0x3dc>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	2201      	movs	r2, #1
 8003c7e:	68b9      	ldr	r1, [r7, #8]
 8003c80:	4618      	mov	r0, r3
 8003c82:	f000 fe7f 	bl	8004984 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4a2f      	ldr	r2, [pc, #188]	; (8003d48 <HAL_TIM_PWM_Start_DMA+0x3f4>)
 8003c8c:	4293      	cmp	r3, r2
 8003c8e:	d00e      	beq.n	8003cae <HAL_TIM_PWM_Start_DMA+0x35a>
 8003c90:	68fb      	ldr	r3, [r7, #12]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4a2d      	ldr	r2, [pc, #180]	; (8003d4c <HAL_TIM_PWM_Start_DMA+0x3f8>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d009      	beq.n	8003cae <HAL_TIM_PWM_Start_DMA+0x35a>
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	4a2c      	ldr	r2, [pc, #176]	; (8003d50 <HAL_TIM_PWM_Start_DMA+0x3fc>)
 8003ca0:	4293      	cmp	r3, r2
 8003ca2:	d004      	beq.n	8003cae <HAL_TIM_PWM_Start_DMA+0x35a>
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	4a2a      	ldr	r2, [pc, #168]	; (8003d54 <HAL_TIM_PWM_Start_DMA+0x400>)
 8003caa:	4293      	cmp	r3, r2
 8003cac:	d101      	bne.n	8003cb2 <HAL_TIM_PWM_Start_DMA+0x35e>
 8003cae:	2301      	movs	r3, #1
 8003cb0:	e000      	b.n	8003cb4 <HAL_TIM_PWM_Start_DMA+0x360>
 8003cb2:	2300      	movs	r3, #0
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d007      	beq.n	8003cc8 <HAL_TIM_PWM_Start_DMA+0x374>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003cc6:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4a1e      	ldr	r2, [pc, #120]	; (8003d48 <HAL_TIM_PWM_Start_DMA+0x3f4>)
 8003cce:	4293      	cmp	r3, r2
 8003cd0:	d00e      	beq.n	8003cf0 <HAL_TIM_PWM_Start_DMA+0x39c>
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003cda:	d009      	beq.n	8003cf0 <HAL_TIM_PWM_Start_DMA+0x39c>
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	4a1d      	ldr	r2, [pc, #116]	; (8003d58 <HAL_TIM_PWM_Start_DMA+0x404>)
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d004      	beq.n	8003cf0 <HAL_TIM_PWM_Start_DMA+0x39c>
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	4a18      	ldr	r2, [pc, #96]	; (8003d4c <HAL_TIM_PWM_Start_DMA+0x3f8>)
 8003cec:	4293      	cmp	r3, r2
 8003cee:	d115      	bne.n	8003d1c <HAL_TIM_PWM_Start_DMA+0x3c8>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003cf0:	68fb      	ldr	r3, [r7, #12]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	689a      	ldr	r2, [r3, #8]
 8003cf6:	4b19      	ldr	r3, [pc, #100]	; (8003d5c <HAL_TIM_PWM_Start_DMA+0x408>)
 8003cf8:	4013      	ands	r3, r2
 8003cfa:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cfc:	693b      	ldr	r3, [r7, #16]
 8003cfe:	2b06      	cmp	r3, #6
 8003d00:	d015      	beq.n	8003d2e <HAL_TIM_PWM_Start_DMA+0x3da>
 8003d02:	693b      	ldr	r3, [r7, #16]
 8003d04:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003d08:	d011      	beq.n	8003d2e <HAL_TIM_PWM_Start_DMA+0x3da>
      {
        __HAL_TIM_ENABLE(htim);
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	681a      	ldr	r2, [r3, #0]
 8003d10:	68fb      	ldr	r3, [r7, #12]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f042 0201 	orr.w	r2, r2, #1
 8003d18:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d1a:	e008      	b.n	8003d2e <HAL_TIM_PWM_Start_DMA+0x3da>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	681a      	ldr	r2, [r3, #0]
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	f042 0201 	orr.w	r2, r2, #1
 8003d2a:	601a      	str	r2, [r3, #0]
 8003d2c:	e000      	b.n	8003d30 <HAL_TIM_PWM_Start_DMA+0x3dc>
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003d2e:	bf00      	nop
    }
  }

  /* Return function status */
  return status;
 8003d30:	7dfb      	ldrb	r3, [r7, #23]
}
 8003d32:	4618      	mov	r0, r3
 8003d34:	3718      	adds	r7, #24
 8003d36:	46bd      	mov	sp, r7
 8003d38:	bd80      	pop	{r7, pc}
 8003d3a:	bf00      	nop
 8003d3c:	08004237 	.word	0x08004237
 8003d40:	080042df 	.word	0x080042df
 8003d44:	080041a5 	.word	0x080041a5
 8003d48:	40012c00 	.word	0x40012c00
 8003d4c:	40014000 	.word	0x40014000
 8003d50:	40014400 	.word	0x40014400
 8003d54:	40014800 	.word	0x40014800
 8003d58:	40000400 	.word	0x40000400
 8003d5c:	00010007 	.word	0x00010007

08003d60 <HAL_TIM_PWM_Stop_DMA>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_DMA(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003d60:	b580      	push	{r7, lr}
 8003d62:	b084      	sub	sp, #16
 8003d64:	af00      	add	r7, sp, #0
 8003d66:	6078      	str	r0, [r7, #4]
 8003d68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003d6a:	2300      	movs	r3, #0
 8003d6c:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	2b0c      	cmp	r3, #12
 8003d72:	d855      	bhi.n	8003e20 <HAL_TIM_PWM_Stop_DMA+0xc0>
 8003d74:	a201      	add	r2, pc, #4	; (adr r2, 8003d7c <HAL_TIM_PWM_Stop_DMA+0x1c>)
 8003d76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d7a:	bf00      	nop
 8003d7c:	08003db1 	.word	0x08003db1
 8003d80:	08003e21 	.word	0x08003e21
 8003d84:	08003e21 	.word	0x08003e21
 8003d88:	08003e21 	.word	0x08003e21
 8003d8c:	08003dcd 	.word	0x08003dcd
 8003d90:	08003e21 	.word	0x08003e21
 8003d94:	08003e21 	.word	0x08003e21
 8003d98:	08003e21 	.word	0x08003e21
 8003d9c:	08003de9 	.word	0x08003de9
 8003da0:	08003e21 	.word	0x08003e21
 8003da4:	08003e21 	.word	0x08003e21
 8003da8:	08003e21 	.word	0x08003e21
 8003dac:	08003e05 	.word	0x08003e05
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC1);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	681b      	ldr	r3, [r3, #0]
 8003db4:	68da      	ldr	r2, [r3, #12]
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8003dbe:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC1]);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f7fe f826 	bl	8001e16 <HAL_DMA_Abort_IT>
      break;
 8003dca:	e02c      	b.n	8003e26 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC2);
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	68da      	ldr	r2, [r3, #12]
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003dda:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC2]);
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003de0:	4618      	mov	r0, r3
 8003de2:	f7fe f818 	bl	8001e16 <HAL_DMA_Abort_IT>
      break;
 8003de6:	e01e      	b.n	8003e26 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 DMA request */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC3);
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	68da      	ldr	r2, [r3, #12]
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	681b      	ldr	r3, [r3, #0]
 8003df2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003df6:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC3]);
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dfc:	4618      	mov	r0, r3
 8003dfe:	f7fe f80a 	bl	8001e16 <HAL_DMA_Abort_IT>
      break;
 8003e02:	e010      	b.n	8003e26 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_CC4);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	68da      	ldr	r2, [r3, #12]
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003e12:	60da      	str	r2, [r3, #12]
      (void)HAL_DMA_Abort_IT(htim->hdma[TIM_DMA_ID_CC4]);
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f7fd fffc 	bl	8001e16 <HAL_DMA_Abort_IT>
      break;
 8003e1e:	e002      	b.n	8003e26 <HAL_TIM_PWM_Stop_DMA+0xc6>
    }

    default:
      status = HAL_ERROR;
 8003e20:	2301      	movs	r3, #1
 8003e22:	73fb      	strb	r3, [r7, #15]
      break;
 8003e24:	bf00      	nop
  }

  if (status == HAL_OK)
 8003e26:	7bfb      	ldrb	r3, [r7, #15]
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d17b      	bne.n	8003f24 <HAL_TIM_PWM_Stop_DMA+0x1c4>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	2200      	movs	r2, #0
 8003e32:	6839      	ldr	r1, [r7, #0]
 8003e34:	4618      	mov	r0, r3
 8003e36:	f000 fda5 	bl	8004984 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a3c      	ldr	r2, [pc, #240]	; (8003f30 <HAL_TIM_PWM_Stop_DMA+0x1d0>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d00e      	beq.n	8003e62 <HAL_TIM_PWM_Stop_DMA+0x102>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	4a3a      	ldr	r2, [pc, #232]	; (8003f34 <HAL_TIM_PWM_Stop_DMA+0x1d4>)
 8003e4a:	4293      	cmp	r3, r2
 8003e4c:	d009      	beq.n	8003e62 <HAL_TIM_PWM_Stop_DMA+0x102>
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	4a39      	ldr	r2, [pc, #228]	; (8003f38 <HAL_TIM_PWM_Stop_DMA+0x1d8>)
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d004      	beq.n	8003e62 <HAL_TIM_PWM_Stop_DMA+0x102>
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	4a37      	ldr	r2, [pc, #220]	; (8003f3c <HAL_TIM_PWM_Stop_DMA+0x1dc>)
 8003e5e:	4293      	cmp	r3, r2
 8003e60:	d101      	bne.n	8003e66 <HAL_TIM_PWM_Stop_DMA+0x106>
 8003e62:	2301      	movs	r3, #1
 8003e64:	e000      	b.n	8003e68 <HAL_TIM_PWM_Stop_DMA+0x108>
 8003e66:	2300      	movs	r3, #0
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d017      	beq.n	8003e9c <HAL_TIM_PWM_Stop_DMA+0x13c>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	6a1a      	ldr	r2, [r3, #32]
 8003e72:	f241 1311 	movw	r3, #4369	; 0x1111
 8003e76:	4013      	ands	r3, r2
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d10f      	bne.n	8003e9c <HAL_TIM_PWM_Stop_DMA+0x13c>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	6a1a      	ldr	r2, [r3, #32]
 8003e82:	f240 4344 	movw	r3, #1092	; 0x444
 8003e86:	4013      	ands	r3, r2
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d107      	bne.n	8003e9c <HAL_TIM_PWM_Stop_DMA+0x13c>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003e9a:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	6a1a      	ldr	r2, [r3, #32]
 8003ea2:	f241 1311 	movw	r3, #4369	; 0x1111
 8003ea6:	4013      	ands	r3, r2
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d10f      	bne.n	8003ecc <HAL_TIM_PWM_Stop_DMA+0x16c>
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	6a1a      	ldr	r2, [r3, #32]
 8003eb2:	f240 4344 	movw	r3, #1092	; 0x444
 8003eb6:	4013      	ands	r3, r2
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d107      	bne.n	8003ecc <HAL_TIM_PWM_Stop_DMA+0x16c>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	681a      	ldr	r2, [r3, #0]
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f022 0201 	bic.w	r2, r2, #1
 8003eca:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003ecc:	683b      	ldr	r3, [r7, #0]
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d104      	bne.n	8003edc <HAL_TIM_PWM_Stop_DMA+0x17c>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2201      	movs	r2, #1
 8003ed6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003eda:	e023      	b.n	8003f24 <HAL_TIM_PWM_Stop_DMA+0x1c4>
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	2b04      	cmp	r3, #4
 8003ee0:	d104      	bne.n	8003eec <HAL_TIM_PWM_Stop_DMA+0x18c>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	2201      	movs	r2, #1
 8003ee6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003eea:	e01b      	b.n	8003f24 <HAL_TIM_PWM_Stop_DMA+0x1c4>
 8003eec:	683b      	ldr	r3, [r7, #0]
 8003eee:	2b08      	cmp	r3, #8
 8003ef0:	d104      	bne.n	8003efc <HAL_TIM_PWM_Stop_DMA+0x19c>
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	2201      	movs	r2, #1
 8003ef6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003efa:	e013      	b.n	8003f24 <HAL_TIM_PWM_Stop_DMA+0x1c4>
 8003efc:	683b      	ldr	r3, [r7, #0]
 8003efe:	2b0c      	cmp	r3, #12
 8003f00:	d104      	bne.n	8003f0c <HAL_TIM_PWM_Stop_DMA+0x1ac>
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2201      	movs	r2, #1
 8003f06:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8003f0a:	e00b      	b.n	8003f24 <HAL_TIM_PWM_Stop_DMA+0x1c4>
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	2b10      	cmp	r3, #16
 8003f10:	d104      	bne.n	8003f1c <HAL_TIM_PWM_Stop_DMA+0x1bc>
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2201      	movs	r2, #1
 8003f16:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003f1a:	e003      	b.n	8003f24 <HAL_TIM_PWM_Stop_DMA+0x1c4>
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	2201      	movs	r2, #1
 8003f20:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  }

  /* Return function status */
  return status;
 8003f24:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	3710      	adds	r7, #16
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bd80      	pop	{r7, pc}
 8003f2e:	bf00      	nop
 8003f30:	40012c00 	.word	0x40012c00
 8003f34:	40014000 	.word	0x40014000
 8003f38:	40014400 	.word	0x40014400
 8003f3c:	40014800 	.word	0x40014800

08003f40 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003f40:	b580      	push	{r7, lr}
 8003f42:	b086      	sub	sp, #24
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	60f8      	str	r0, [r7, #12]
 8003f48:	60b9      	str	r1, [r7, #8]
 8003f4a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f4c:	2300      	movs	r3, #0
 8003f4e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003f50:	68fb      	ldr	r3, [r7, #12]
 8003f52:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f56:	2b01      	cmp	r3, #1
 8003f58:	d101      	bne.n	8003f5e <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003f5a:	2302      	movs	r3, #2
 8003f5c:	e0ff      	b.n	800415e <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	2201      	movs	r2, #1
 8003f62:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	2b14      	cmp	r3, #20
 8003f6a:	f200 80f0 	bhi.w	800414e <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003f6e:	a201      	add	r2, pc, #4	; (adr r2, 8003f74 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003f70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f74:	08003fc9 	.word	0x08003fc9
 8003f78:	0800414f 	.word	0x0800414f
 8003f7c:	0800414f 	.word	0x0800414f
 8003f80:	0800414f 	.word	0x0800414f
 8003f84:	08004009 	.word	0x08004009
 8003f88:	0800414f 	.word	0x0800414f
 8003f8c:	0800414f 	.word	0x0800414f
 8003f90:	0800414f 	.word	0x0800414f
 8003f94:	0800404b 	.word	0x0800404b
 8003f98:	0800414f 	.word	0x0800414f
 8003f9c:	0800414f 	.word	0x0800414f
 8003fa0:	0800414f 	.word	0x0800414f
 8003fa4:	0800408b 	.word	0x0800408b
 8003fa8:	0800414f 	.word	0x0800414f
 8003fac:	0800414f 	.word	0x0800414f
 8003fb0:	0800414f 	.word	0x0800414f
 8003fb4:	080040cd 	.word	0x080040cd
 8003fb8:	0800414f 	.word	0x0800414f
 8003fbc:	0800414f 	.word	0x0800414f
 8003fc0:	0800414f 	.word	0x0800414f
 8003fc4:	0800410d 	.word	0x0800410d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	68b9      	ldr	r1, [r7, #8]
 8003fce:	4618      	mov	r0, r3
 8003fd0:	f000 fa32 	bl	8004438 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	699a      	ldr	r2, [r3, #24]
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	f042 0208 	orr.w	r2, r2, #8
 8003fe2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	699a      	ldr	r2, [r3, #24]
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	f022 0204 	bic.w	r2, r2, #4
 8003ff2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	6999      	ldr	r1, [r3, #24]
 8003ffa:	68bb      	ldr	r3, [r7, #8]
 8003ffc:	691a      	ldr	r2, [r3, #16]
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	430a      	orrs	r2, r1
 8004004:	619a      	str	r2, [r3, #24]
      break;
 8004006:	e0a5      	b.n	8004154 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	68b9      	ldr	r1, [r7, #8]
 800400e:	4618      	mov	r0, r3
 8004010:	f000 fa98 	bl	8004544 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	699a      	ldr	r2, [r3, #24]
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004022:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004024:	68fb      	ldr	r3, [r7, #12]
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	699a      	ldr	r2, [r3, #24]
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004032:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004034:	68fb      	ldr	r3, [r7, #12]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	6999      	ldr	r1, [r3, #24]
 800403a:	68bb      	ldr	r3, [r7, #8]
 800403c:	691b      	ldr	r3, [r3, #16]
 800403e:	021a      	lsls	r2, r3, #8
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	430a      	orrs	r2, r1
 8004046:	619a      	str	r2, [r3, #24]
      break;
 8004048:	e084      	b.n	8004154 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	68b9      	ldr	r1, [r7, #8]
 8004050:	4618      	mov	r0, r3
 8004052:	f000 faf7 	bl	8004644 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	69da      	ldr	r2, [r3, #28]
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	f042 0208 	orr.w	r2, r2, #8
 8004064:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	69da      	ldr	r2, [r3, #28]
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f022 0204 	bic.w	r2, r2, #4
 8004074:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004076:	68fb      	ldr	r3, [r7, #12]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	69d9      	ldr	r1, [r3, #28]
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	691a      	ldr	r2, [r3, #16]
 8004080:	68fb      	ldr	r3, [r7, #12]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	430a      	orrs	r2, r1
 8004086:	61da      	str	r2, [r3, #28]
      break;
 8004088:	e064      	b.n	8004154 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	68b9      	ldr	r1, [r7, #8]
 8004090:	4618      	mov	r0, r3
 8004092:	f000 fb55 	bl	8004740 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	69da      	ldr	r2, [r3, #28]
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80040a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	69da      	ldr	r2, [r3, #28]
 80040ac:	68fb      	ldr	r3, [r7, #12]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	69d9      	ldr	r1, [r3, #28]
 80040bc:	68bb      	ldr	r3, [r7, #8]
 80040be:	691b      	ldr	r3, [r3, #16]
 80040c0:	021a      	lsls	r2, r3, #8
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	430a      	orrs	r2, r1
 80040c8:	61da      	str	r2, [r3, #28]
      break;
 80040ca:	e043      	b.n	8004154 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	68b9      	ldr	r1, [r7, #8]
 80040d2:	4618      	mov	r0, r3
 80040d4:	f000 fb98 	bl	8004808 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f042 0208 	orr.w	r2, r2, #8
 80040e6:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f022 0204 	bic.w	r2, r2, #4
 80040f6:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80040fe:	68bb      	ldr	r3, [r7, #8]
 8004100:	691a      	ldr	r2, [r3, #16]
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	430a      	orrs	r2, r1
 8004108:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800410a:	e023      	b.n	8004154 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	68b9      	ldr	r1, [r7, #8]
 8004112:	4618      	mov	r0, r3
 8004114:	f000 fbd6 	bl	80048c4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004118:	68fb      	ldr	r3, [r7, #12]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800411e:	68fb      	ldr	r3, [r7, #12]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004126:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	681b      	ldr	r3, [r3, #0]
 8004132:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004136:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800413e:	68bb      	ldr	r3, [r7, #8]
 8004140:	691b      	ldr	r3, [r3, #16]
 8004142:	021a      	lsls	r2, r3, #8
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	430a      	orrs	r2, r1
 800414a:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 800414c:	e002      	b.n	8004154 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 800414e:	2301      	movs	r3, #1
 8004150:	75fb      	strb	r3, [r7, #23]
      break;
 8004152:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	2200      	movs	r2, #0
 8004158:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800415c:	7dfb      	ldrb	r3, [r7, #23]
}
 800415e:	4618      	mov	r0, r3
 8004160:	3718      	adds	r7, #24
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}
 8004166:	bf00      	nop

08004168 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004168:	b480      	push	{r7}
 800416a:	b083      	sub	sp, #12
 800416c:	af00      	add	r7, sp, #0
 800416e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004170:	bf00      	nop
 8004172:	370c      	adds	r7, #12
 8004174:	46bd      	mov	sp, r7
 8004176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417a:	4770      	bx	lr

0800417c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 800417c:	b480      	push	{r7}
 800417e:	b083      	sub	sp, #12
 8004180:	af00      	add	r7, sp, #0
 8004182:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8004184:	bf00      	nop
 8004186:	370c      	adds	r7, #12
 8004188:	46bd      	mov	sp, r7
 800418a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418e:	4770      	bx	lr

08004190 <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8004190:	b480      	push	{r7}
 8004192:	b083      	sub	sp, #12
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8004198:	bf00      	nop
 800419a:	370c      	adds	r7, #12
 800419c:	46bd      	mov	sp, r7
 800419e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a2:	4770      	bx	lr

080041a4 <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 80041a4:	b580      	push	{r7, lr}
 80041a6:	b084      	sub	sp, #16
 80041a8:	af00      	add	r7, sp, #0
 80041aa:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041b0:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041b6:	687a      	ldr	r2, [r7, #4]
 80041b8:	429a      	cmp	r2, r3
 80041ba:	d107      	bne.n	80041cc <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	2201      	movs	r2, #1
 80041c0:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	2201      	movs	r2, #1
 80041c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80041ca:	e02a      	b.n	8004222 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041d0:	687a      	ldr	r2, [r7, #4]
 80041d2:	429a      	cmp	r2, r3
 80041d4:	d107      	bne.n	80041e6 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	2202      	movs	r2, #2
 80041da:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	2201      	movs	r2, #1
 80041e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80041e4:	e01d      	b.n	8004222 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80041ea:	687a      	ldr	r2, [r7, #4]
 80041ec:	429a      	cmp	r2, r3
 80041ee:	d107      	bne.n	8004200 <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80041f0:	68fb      	ldr	r3, [r7, #12]
 80041f2:	2204      	movs	r2, #4
 80041f4:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	2201      	movs	r2, #1
 80041fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80041fe:	e010      	b.n	8004222 <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004204:	687a      	ldr	r2, [r7, #4]
 8004206:	429a      	cmp	r2, r3
 8004208:	d107      	bne.n	800421a <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	2208      	movs	r2, #8
 800420e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2201      	movs	r2, #1
 8004214:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004218:	e003      	b.n	8004222 <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 800421a:	68fb      	ldr	r3, [r7, #12]
 800421c:	2201      	movs	r2, #1
 800421e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8004222:	68f8      	ldr	r0, [r7, #12]
 8004224:	f7ff ffb4 	bl	8004190 <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	2200      	movs	r2, #0
 800422c:	771a      	strb	r2, [r3, #28]
}
 800422e:	bf00      	nop
 8004230:	3710      	adds	r7, #16
 8004232:	46bd      	mov	sp, r7
 8004234:	bd80      	pop	{r7, pc}

08004236 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8004236:	b580      	push	{r7, lr}
 8004238:	b084      	sub	sp, #16
 800423a:	af00      	add	r7, sp, #0
 800423c:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004242:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004248:	687a      	ldr	r2, [r7, #4]
 800424a:	429a      	cmp	r2, r3
 800424c:	d10b      	bne.n	8004266 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	2201      	movs	r2, #1
 8004252:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	699b      	ldr	r3, [r3, #24]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d136      	bne.n	80042ca <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	2201      	movs	r2, #1
 8004260:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004264:	e031      	b.n	80042ca <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800426a:	687a      	ldr	r2, [r7, #4]
 800426c:	429a      	cmp	r2, r3
 800426e:	d10b      	bne.n	8004288 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	2202      	movs	r2, #2
 8004274:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	699b      	ldr	r3, [r3, #24]
 800427a:	2b00      	cmp	r3, #0
 800427c:	d125      	bne.n	80042ca <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	2201      	movs	r2, #1
 8004282:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004286:	e020      	b.n	80042ca <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004288:	68fb      	ldr	r3, [r7, #12]
 800428a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800428c:	687a      	ldr	r2, [r7, #4]
 800428e:	429a      	cmp	r2, r3
 8004290:	d10b      	bne.n	80042aa <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	2204      	movs	r2, #4
 8004296:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	699b      	ldr	r3, [r3, #24]
 800429c:	2b00      	cmp	r3, #0
 800429e:	d114      	bne.n	80042ca <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	2201      	movs	r2, #1
 80042a4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80042a8:	e00f      	b.n	80042ca <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 80042aa:	68fb      	ldr	r3, [r7, #12]
 80042ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042ae:	687a      	ldr	r2, [r7, #4]
 80042b0:	429a      	cmp	r2, r3
 80042b2:	d10a      	bne.n	80042ca <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80042b4:	68fb      	ldr	r3, [r7, #12]
 80042b6:	2208      	movs	r2, #8
 80042b8:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	699b      	ldr	r3, [r3, #24]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d103      	bne.n	80042ca <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	2201      	movs	r2, #1
 80042c6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042ca:	68f8      	ldr	r0, [r7, #12]
 80042cc:	f7ff ff4c 	bl	8004168 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	2200      	movs	r2, #0
 80042d4:	771a      	strb	r2, [r3, #28]
}
 80042d6:	bf00      	nop
 80042d8:	3710      	adds	r7, #16
 80042da:	46bd      	mov	sp, r7
 80042dc:	bd80      	pop	{r7, pc}

080042de <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 80042de:	b580      	push	{r7, lr}
 80042e0:	b084      	sub	sp, #16
 80042e2:	af00      	add	r7, sp, #0
 80042e4:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042ea:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042f0:	687a      	ldr	r2, [r7, #4]
 80042f2:	429a      	cmp	r2, r3
 80042f4:	d103      	bne.n	80042fe <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	2201      	movs	r2, #1
 80042fa:	771a      	strb	r2, [r3, #28]
 80042fc:	e019      	b.n	8004332 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 80042fe:	68fb      	ldr	r3, [r7, #12]
 8004300:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004302:	687a      	ldr	r2, [r7, #4]
 8004304:	429a      	cmp	r2, r3
 8004306:	d103      	bne.n	8004310 <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	2202      	movs	r2, #2
 800430c:	771a      	strb	r2, [r3, #28]
 800430e:	e010      	b.n	8004332 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004314:	687a      	ldr	r2, [r7, #4]
 8004316:	429a      	cmp	r2, r3
 8004318:	d103      	bne.n	8004322 <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	2204      	movs	r2, #4
 800431e:	771a      	strb	r2, [r3, #28]
 8004320:	e007      	b.n	8004332 <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004326:	687a      	ldr	r2, [r7, #4]
 8004328:	429a      	cmp	r2, r3
 800432a:	d102      	bne.n	8004332 <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2208      	movs	r2, #8
 8004330:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 8004332:	68f8      	ldr	r0, [r7, #12]
 8004334:	f7ff ff22 	bl	800417c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	2200      	movs	r2, #0
 800433c:	771a      	strb	r2, [r3, #28]
}
 800433e:	bf00      	nop
 8004340:	3710      	adds	r7, #16
 8004342:	46bd      	mov	sp, r7
 8004344:	bd80      	pop	{r7, pc}
	...

08004348 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004348:	b480      	push	{r7}
 800434a:	b085      	sub	sp, #20
 800434c:	af00      	add	r7, sp, #0
 800434e:	6078      	str	r0, [r7, #4]
 8004350:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	4a32      	ldr	r2, [pc, #200]	; (8004424 <TIM_Base_SetConfig+0xdc>)
 800435c:	4293      	cmp	r3, r2
 800435e:	d007      	beq.n	8004370 <TIM_Base_SetConfig+0x28>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004366:	d003      	beq.n	8004370 <TIM_Base_SetConfig+0x28>
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	4a2f      	ldr	r2, [pc, #188]	; (8004428 <TIM_Base_SetConfig+0xe0>)
 800436c:	4293      	cmp	r3, r2
 800436e:	d108      	bne.n	8004382 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004370:	68fb      	ldr	r3, [r7, #12]
 8004372:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004376:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004378:	683b      	ldr	r3, [r7, #0]
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	68fa      	ldr	r2, [r7, #12]
 800437e:	4313      	orrs	r3, r2
 8004380:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	4a27      	ldr	r2, [pc, #156]	; (8004424 <TIM_Base_SetConfig+0xdc>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d013      	beq.n	80043b2 <TIM_Base_SetConfig+0x6a>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004390:	d00f      	beq.n	80043b2 <TIM_Base_SetConfig+0x6a>
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	4a24      	ldr	r2, [pc, #144]	; (8004428 <TIM_Base_SetConfig+0xe0>)
 8004396:	4293      	cmp	r3, r2
 8004398:	d00b      	beq.n	80043b2 <TIM_Base_SetConfig+0x6a>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	4a23      	ldr	r2, [pc, #140]	; (800442c <TIM_Base_SetConfig+0xe4>)
 800439e:	4293      	cmp	r3, r2
 80043a0:	d007      	beq.n	80043b2 <TIM_Base_SetConfig+0x6a>
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	4a22      	ldr	r2, [pc, #136]	; (8004430 <TIM_Base_SetConfig+0xe8>)
 80043a6:	4293      	cmp	r3, r2
 80043a8:	d003      	beq.n	80043b2 <TIM_Base_SetConfig+0x6a>
 80043aa:	687b      	ldr	r3, [r7, #4]
 80043ac:	4a21      	ldr	r2, [pc, #132]	; (8004434 <TIM_Base_SetConfig+0xec>)
 80043ae:	4293      	cmp	r3, r2
 80043b0:	d108      	bne.n	80043c4 <TIM_Base_SetConfig+0x7c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	68db      	ldr	r3, [r3, #12]
 80043be:	68fa      	ldr	r2, [r7, #12]
 80043c0:	4313      	orrs	r3, r2
 80043c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	695b      	ldr	r3, [r3, #20]
 80043ce:	4313      	orrs	r3, r2
 80043d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	68fa      	ldr	r2, [r7, #12]
 80043d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80043d8:	683b      	ldr	r3, [r7, #0]
 80043da:	689a      	ldr	r2, [r3, #8]
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80043e0:	683b      	ldr	r3, [r7, #0]
 80043e2:	681a      	ldr	r2, [r3, #0]
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	4a0e      	ldr	r2, [pc, #56]	; (8004424 <TIM_Base_SetConfig+0xdc>)
 80043ec:	4293      	cmp	r3, r2
 80043ee:	d00b      	beq.n	8004408 <TIM_Base_SetConfig+0xc0>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	4a0e      	ldr	r2, [pc, #56]	; (800442c <TIM_Base_SetConfig+0xe4>)
 80043f4:	4293      	cmp	r3, r2
 80043f6:	d007      	beq.n	8004408 <TIM_Base_SetConfig+0xc0>
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	4a0d      	ldr	r2, [pc, #52]	; (8004430 <TIM_Base_SetConfig+0xe8>)
 80043fc:	4293      	cmp	r3, r2
 80043fe:	d003      	beq.n	8004408 <TIM_Base_SetConfig+0xc0>
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	4a0c      	ldr	r2, [pc, #48]	; (8004434 <TIM_Base_SetConfig+0xec>)
 8004404:	4293      	cmp	r3, r2
 8004406:	d103      	bne.n	8004410 <TIM_Base_SetConfig+0xc8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	691a      	ldr	r2, [r3, #16]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2201      	movs	r2, #1
 8004414:	615a      	str	r2, [r3, #20]
}
 8004416:	bf00      	nop
 8004418:	3714      	adds	r7, #20
 800441a:	46bd      	mov	sp, r7
 800441c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004420:	4770      	bx	lr
 8004422:	bf00      	nop
 8004424:	40012c00 	.word	0x40012c00
 8004428:	40000400 	.word	0x40000400
 800442c:	40014000 	.word	0x40014000
 8004430:	40014400 	.word	0x40014400
 8004434:	40014800 	.word	0x40014800

08004438 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004438:	b480      	push	{r7}
 800443a:	b087      	sub	sp, #28
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
 8004440:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	6a1b      	ldr	r3, [r3, #32]
 8004446:	f023 0201 	bic.w	r2, r3, #1
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6a1b      	ldr	r3, [r3, #32]
 8004452:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	685b      	ldr	r3, [r3, #4]
 8004458:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	699b      	ldr	r3, [r3, #24]
 800445e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004460:	68fb      	ldr	r3, [r7, #12]
 8004462:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004466:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800446a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	f023 0303 	bic.w	r3, r3, #3
 8004472:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004474:	683b      	ldr	r3, [r7, #0]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	68fa      	ldr	r2, [r7, #12]
 800447a:	4313      	orrs	r3, r2
 800447c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800447e:	697b      	ldr	r3, [r7, #20]
 8004480:	f023 0302 	bic.w	r3, r3, #2
 8004484:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	689b      	ldr	r3, [r3, #8]
 800448a:	697a      	ldr	r2, [r7, #20]
 800448c:	4313      	orrs	r3, r2
 800448e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	4a28      	ldr	r2, [pc, #160]	; (8004534 <TIM_OC1_SetConfig+0xfc>)
 8004494:	4293      	cmp	r3, r2
 8004496:	d00b      	beq.n	80044b0 <TIM_OC1_SetConfig+0x78>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	4a27      	ldr	r2, [pc, #156]	; (8004538 <TIM_OC1_SetConfig+0x100>)
 800449c:	4293      	cmp	r3, r2
 800449e:	d007      	beq.n	80044b0 <TIM_OC1_SetConfig+0x78>
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	4a26      	ldr	r2, [pc, #152]	; (800453c <TIM_OC1_SetConfig+0x104>)
 80044a4:	4293      	cmp	r3, r2
 80044a6:	d003      	beq.n	80044b0 <TIM_OC1_SetConfig+0x78>
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	4a25      	ldr	r2, [pc, #148]	; (8004540 <TIM_OC1_SetConfig+0x108>)
 80044ac:	4293      	cmp	r3, r2
 80044ae:	d10c      	bne.n	80044ca <TIM_OC1_SetConfig+0x92>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80044b0:	697b      	ldr	r3, [r7, #20]
 80044b2:	f023 0308 	bic.w	r3, r3, #8
 80044b6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80044b8:	683b      	ldr	r3, [r7, #0]
 80044ba:	68db      	ldr	r3, [r3, #12]
 80044bc:	697a      	ldr	r2, [r7, #20]
 80044be:	4313      	orrs	r3, r2
 80044c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	f023 0304 	bic.w	r3, r3, #4
 80044c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	4a19      	ldr	r2, [pc, #100]	; (8004534 <TIM_OC1_SetConfig+0xfc>)
 80044ce:	4293      	cmp	r3, r2
 80044d0:	d00b      	beq.n	80044ea <TIM_OC1_SetConfig+0xb2>
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	4a18      	ldr	r2, [pc, #96]	; (8004538 <TIM_OC1_SetConfig+0x100>)
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d007      	beq.n	80044ea <TIM_OC1_SetConfig+0xb2>
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	4a17      	ldr	r2, [pc, #92]	; (800453c <TIM_OC1_SetConfig+0x104>)
 80044de:	4293      	cmp	r3, r2
 80044e0:	d003      	beq.n	80044ea <TIM_OC1_SetConfig+0xb2>
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	4a16      	ldr	r2, [pc, #88]	; (8004540 <TIM_OC1_SetConfig+0x108>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d111      	bne.n	800450e <TIM_OC1_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80044ea:	693b      	ldr	r3, [r7, #16]
 80044ec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80044f0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80044f2:	693b      	ldr	r3, [r7, #16]
 80044f4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80044f8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80044fa:	683b      	ldr	r3, [r7, #0]
 80044fc:	695b      	ldr	r3, [r3, #20]
 80044fe:	693a      	ldr	r2, [r7, #16]
 8004500:	4313      	orrs	r3, r2
 8004502:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	699b      	ldr	r3, [r3, #24]
 8004508:	693a      	ldr	r2, [r7, #16]
 800450a:	4313      	orrs	r3, r2
 800450c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	693a      	ldr	r2, [r7, #16]
 8004512:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	68fa      	ldr	r2, [r7, #12]
 8004518:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	685a      	ldr	r2, [r3, #4]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	697a      	ldr	r2, [r7, #20]
 8004526:	621a      	str	r2, [r3, #32]
}
 8004528:	bf00      	nop
 800452a:	371c      	adds	r7, #28
 800452c:	46bd      	mov	sp, r7
 800452e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004532:	4770      	bx	lr
 8004534:	40012c00 	.word	0x40012c00
 8004538:	40014000 	.word	0x40014000
 800453c:	40014400 	.word	0x40014400
 8004540:	40014800 	.word	0x40014800

08004544 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004544:	b480      	push	{r7}
 8004546:	b087      	sub	sp, #28
 8004548:	af00      	add	r7, sp, #0
 800454a:	6078      	str	r0, [r7, #4]
 800454c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	6a1b      	ldr	r3, [r3, #32]
 8004552:	f023 0210 	bic.w	r2, r3, #16
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6a1b      	ldr	r3, [r3, #32]
 800455e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	685b      	ldr	r3, [r3, #4]
 8004564:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	699b      	ldr	r3, [r3, #24]
 800456a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004572:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004576:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004578:	68fb      	ldr	r3, [r7, #12]
 800457a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800457e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	021b      	lsls	r3, r3, #8
 8004586:	68fa      	ldr	r2, [r7, #12]
 8004588:	4313      	orrs	r3, r2
 800458a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800458c:	697b      	ldr	r3, [r7, #20]
 800458e:	f023 0320 	bic.w	r3, r3, #32
 8004592:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	689b      	ldr	r3, [r3, #8]
 8004598:	011b      	lsls	r3, r3, #4
 800459a:	697a      	ldr	r2, [r7, #20]
 800459c:	4313      	orrs	r3, r2
 800459e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	4a24      	ldr	r2, [pc, #144]	; (8004634 <TIM_OC2_SetConfig+0xf0>)
 80045a4:	4293      	cmp	r3, r2
 80045a6:	d10d      	bne.n	80045c4 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80045a8:	697b      	ldr	r3, [r7, #20]
 80045aa:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80045ae:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	68db      	ldr	r3, [r3, #12]
 80045b4:	011b      	lsls	r3, r3, #4
 80045b6:	697a      	ldr	r2, [r7, #20]
 80045b8:	4313      	orrs	r3, r2
 80045ba:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80045bc:	697b      	ldr	r3, [r7, #20]
 80045be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80045c2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	4a1b      	ldr	r2, [pc, #108]	; (8004634 <TIM_OC2_SetConfig+0xf0>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d00b      	beq.n	80045e4 <TIM_OC2_SetConfig+0xa0>
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	4a1a      	ldr	r2, [pc, #104]	; (8004638 <TIM_OC2_SetConfig+0xf4>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d007      	beq.n	80045e4 <TIM_OC2_SetConfig+0xa0>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	4a19      	ldr	r2, [pc, #100]	; (800463c <TIM_OC2_SetConfig+0xf8>)
 80045d8:	4293      	cmp	r3, r2
 80045da:	d003      	beq.n	80045e4 <TIM_OC2_SetConfig+0xa0>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	4a18      	ldr	r2, [pc, #96]	; (8004640 <TIM_OC2_SetConfig+0xfc>)
 80045e0:	4293      	cmp	r3, r2
 80045e2:	d113      	bne.n	800460c <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80045e4:	693b      	ldr	r3, [r7, #16]
 80045e6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80045ea:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80045ec:	693b      	ldr	r3, [r7, #16]
 80045ee:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80045f2:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	695b      	ldr	r3, [r3, #20]
 80045f8:	009b      	lsls	r3, r3, #2
 80045fa:	693a      	ldr	r2, [r7, #16]
 80045fc:	4313      	orrs	r3, r2
 80045fe:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	699b      	ldr	r3, [r3, #24]
 8004604:	009b      	lsls	r3, r3, #2
 8004606:	693a      	ldr	r2, [r7, #16]
 8004608:	4313      	orrs	r3, r2
 800460a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	693a      	ldr	r2, [r7, #16]
 8004610:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	68fa      	ldr	r2, [r7, #12]
 8004616:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	685a      	ldr	r2, [r3, #4]
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	697a      	ldr	r2, [r7, #20]
 8004624:	621a      	str	r2, [r3, #32]
}
 8004626:	bf00      	nop
 8004628:	371c      	adds	r7, #28
 800462a:	46bd      	mov	sp, r7
 800462c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004630:	4770      	bx	lr
 8004632:	bf00      	nop
 8004634:	40012c00 	.word	0x40012c00
 8004638:	40014000 	.word	0x40014000
 800463c:	40014400 	.word	0x40014400
 8004640:	40014800 	.word	0x40014800

08004644 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004644:	b480      	push	{r7}
 8004646:	b087      	sub	sp, #28
 8004648:	af00      	add	r7, sp, #0
 800464a:	6078      	str	r0, [r7, #4]
 800464c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	6a1b      	ldr	r3, [r3, #32]
 8004652:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	6a1b      	ldr	r3, [r3, #32]
 800465e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	685b      	ldr	r3, [r3, #4]
 8004664:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	69db      	ldr	r3, [r3, #28]
 800466a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004672:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004676:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	f023 0303 	bic.w	r3, r3, #3
 800467e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004680:	683b      	ldr	r3, [r7, #0]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	68fa      	ldr	r2, [r7, #12]
 8004686:	4313      	orrs	r3, r2
 8004688:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800468a:	697b      	ldr	r3, [r7, #20]
 800468c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004690:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004692:	683b      	ldr	r3, [r7, #0]
 8004694:	689b      	ldr	r3, [r3, #8]
 8004696:	021b      	lsls	r3, r3, #8
 8004698:	697a      	ldr	r2, [r7, #20]
 800469a:	4313      	orrs	r3, r2
 800469c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	4a23      	ldr	r2, [pc, #140]	; (8004730 <TIM_OC3_SetConfig+0xec>)
 80046a2:	4293      	cmp	r3, r2
 80046a4:	d10d      	bne.n	80046c2 <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80046a6:	697b      	ldr	r3, [r7, #20]
 80046a8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80046ac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	68db      	ldr	r3, [r3, #12]
 80046b2:	021b      	lsls	r3, r3, #8
 80046b4:	697a      	ldr	r2, [r7, #20]
 80046b6:	4313      	orrs	r3, r2
 80046b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80046ba:	697b      	ldr	r3, [r7, #20]
 80046bc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80046c0:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	4a1a      	ldr	r2, [pc, #104]	; (8004730 <TIM_OC3_SetConfig+0xec>)
 80046c6:	4293      	cmp	r3, r2
 80046c8:	d00b      	beq.n	80046e2 <TIM_OC3_SetConfig+0x9e>
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	4a19      	ldr	r2, [pc, #100]	; (8004734 <TIM_OC3_SetConfig+0xf0>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d007      	beq.n	80046e2 <TIM_OC3_SetConfig+0x9e>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	4a18      	ldr	r2, [pc, #96]	; (8004738 <TIM_OC3_SetConfig+0xf4>)
 80046d6:	4293      	cmp	r3, r2
 80046d8:	d003      	beq.n	80046e2 <TIM_OC3_SetConfig+0x9e>
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	4a17      	ldr	r2, [pc, #92]	; (800473c <TIM_OC3_SetConfig+0xf8>)
 80046de:	4293      	cmp	r3, r2
 80046e0:	d113      	bne.n	800470a <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80046e2:	693b      	ldr	r3, [r7, #16]
 80046e4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80046e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80046ea:	693b      	ldr	r3, [r7, #16]
 80046ec:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80046f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80046f2:	683b      	ldr	r3, [r7, #0]
 80046f4:	695b      	ldr	r3, [r3, #20]
 80046f6:	011b      	lsls	r3, r3, #4
 80046f8:	693a      	ldr	r2, [r7, #16]
 80046fa:	4313      	orrs	r3, r2
 80046fc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	699b      	ldr	r3, [r3, #24]
 8004702:	011b      	lsls	r3, r3, #4
 8004704:	693a      	ldr	r2, [r7, #16]
 8004706:	4313      	orrs	r3, r2
 8004708:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	693a      	ldr	r2, [r7, #16]
 800470e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	68fa      	ldr	r2, [r7, #12]
 8004714:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004716:	683b      	ldr	r3, [r7, #0]
 8004718:	685a      	ldr	r2, [r3, #4]
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	697a      	ldr	r2, [r7, #20]
 8004722:	621a      	str	r2, [r3, #32]
}
 8004724:	bf00      	nop
 8004726:	371c      	adds	r7, #28
 8004728:	46bd      	mov	sp, r7
 800472a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800472e:	4770      	bx	lr
 8004730:	40012c00 	.word	0x40012c00
 8004734:	40014000 	.word	0x40014000
 8004738:	40014400 	.word	0x40014400
 800473c:	40014800 	.word	0x40014800

08004740 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004740:	b480      	push	{r7}
 8004742:	b087      	sub	sp, #28
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
 8004748:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6a1b      	ldr	r3, [r3, #32]
 800474e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	6a1b      	ldr	r3, [r3, #32]
 800475a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	69db      	ldr	r3, [r3, #28]
 8004766:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800476e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004772:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800477a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	021b      	lsls	r3, r3, #8
 8004782:	68fa      	ldr	r2, [r7, #12]
 8004784:	4313      	orrs	r3, r2
 8004786:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004788:	693b      	ldr	r3, [r7, #16]
 800478a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800478e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	689b      	ldr	r3, [r3, #8]
 8004794:	031b      	lsls	r3, r3, #12
 8004796:	693a      	ldr	r2, [r7, #16]
 8004798:	4313      	orrs	r3, r2
 800479a:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	4a16      	ldr	r2, [pc, #88]	; (80047f8 <TIM_OC4_SetConfig+0xb8>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d00b      	beq.n	80047bc <TIM_OC4_SetConfig+0x7c>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	4a15      	ldr	r2, [pc, #84]	; (80047fc <TIM_OC4_SetConfig+0xbc>)
 80047a8:	4293      	cmp	r3, r2
 80047aa:	d007      	beq.n	80047bc <TIM_OC4_SetConfig+0x7c>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	4a14      	ldr	r2, [pc, #80]	; (8004800 <TIM_OC4_SetConfig+0xc0>)
 80047b0:	4293      	cmp	r3, r2
 80047b2:	d003      	beq.n	80047bc <TIM_OC4_SetConfig+0x7c>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	4a13      	ldr	r2, [pc, #76]	; (8004804 <TIM_OC4_SetConfig+0xc4>)
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d109      	bne.n	80047d0 <TIM_OC4_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80047bc:	697b      	ldr	r3, [r7, #20]
 80047be:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80047c2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80047c4:	683b      	ldr	r3, [r7, #0]
 80047c6:	695b      	ldr	r3, [r3, #20]
 80047c8:	019b      	lsls	r3, r3, #6
 80047ca:	697a      	ldr	r2, [r7, #20]
 80047cc:	4313      	orrs	r3, r2
 80047ce:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	697a      	ldr	r2, [r7, #20]
 80047d4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	68fa      	ldr	r2, [r7, #12]
 80047da:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80047dc:	683b      	ldr	r3, [r7, #0]
 80047de:	685a      	ldr	r2, [r3, #4]
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	693a      	ldr	r2, [r7, #16]
 80047e8:	621a      	str	r2, [r3, #32]
}
 80047ea:	bf00      	nop
 80047ec:	371c      	adds	r7, #28
 80047ee:	46bd      	mov	sp, r7
 80047f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047f4:	4770      	bx	lr
 80047f6:	bf00      	nop
 80047f8:	40012c00 	.word	0x40012c00
 80047fc:	40014000 	.word	0x40014000
 8004800:	40014400 	.word	0x40014400
 8004804:	40014800 	.word	0x40014800

08004808 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8004808:	b480      	push	{r7}
 800480a:	b087      	sub	sp, #28
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
 8004810:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6a1b      	ldr	r3, [r3, #32]
 8004816:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6a1b      	ldr	r3, [r3, #32]
 8004822:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	685b      	ldr	r3, [r3, #4]
 8004828:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800482e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004836:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800483a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	68fa      	ldr	r2, [r7, #12]
 8004842:	4313      	orrs	r3, r2
 8004844:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8004846:	693b      	ldr	r3, [r7, #16]
 8004848:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800484c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	689b      	ldr	r3, [r3, #8]
 8004852:	041b      	lsls	r3, r3, #16
 8004854:	693a      	ldr	r2, [r7, #16]
 8004856:	4313      	orrs	r3, r2
 8004858:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	4a15      	ldr	r2, [pc, #84]	; (80048b4 <TIM_OC5_SetConfig+0xac>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d00b      	beq.n	800487a <TIM_OC5_SetConfig+0x72>
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	4a14      	ldr	r2, [pc, #80]	; (80048b8 <TIM_OC5_SetConfig+0xb0>)
 8004866:	4293      	cmp	r3, r2
 8004868:	d007      	beq.n	800487a <TIM_OC5_SetConfig+0x72>
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	4a13      	ldr	r2, [pc, #76]	; (80048bc <TIM_OC5_SetConfig+0xb4>)
 800486e:	4293      	cmp	r3, r2
 8004870:	d003      	beq.n	800487a <TIM_OC5_SetConfig+0x72>
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	4a12      	ldr	r2, [pc, #72]	; (80048c0 <TIM_OC5_SetConfig+0xb8>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d109      	bne.n	800488e <TIM_OC5_SetConfig+0x86>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800487a:	697b      	ldr	r3, [r7, #20]
 800487c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004880:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8004882:	683b      	ldr	r3, [r7, #0]
 8004884:	695b      	ldr	r3, [r3, #20]
 8004886:	021b      	lsls	r3, r3, #8
 8004888:	697a      	ldr	r2, [r7, #20]
 800488a:	4313      	orrs	r3, r2
 800488c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	697a      	ldr	r2, [r7, #20]
 8004892:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	68fa      	ldr	r2, [r7, #12]
 8004898:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	685a      	ldr	r2, [r3, #4]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	693a      	ldr	r2, [r7, #16]
 80048a6:	621a      	str	r2, [r3, #32]
}
 80048a8:	bf00      	nop
 80048aa:	371c      	adds	r7, #28
 80048ac:	46bd      	mov	sp, r7
 80048ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b2:	4770      	bx	lr
 80048b4:	40012c00 	.word	0x40012c00
 80048b8:	40014000 	.word	0x40014000
 80048bc:	40014400 	.word	0x40014400
 80048c0:	40014800 	.word	0x40014800

080048c4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80048c4:	b480      	push	{r7}
 80048c6:	b087      	sub	sp, #28
 80048c8:	af00      	add	r7, sp, #0
 80048ca:	6078      	str	r0, [r7, #4]
 80048cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	6a1b      	ldr	r3, [r3, #32]
 80048d2:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	6a1b      	ldr	r3, [r3, #32]
 80048de:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80048f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80048f6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	021b      	lsls	r3, r3, #8
 80048fe:	68fa      	ldr	r2, [r7, #12]
 8004900:	4313      	orrs	r3, r2
 8004902:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800490a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	689b      	ldr	r3, [r3, #8]
 8004910:	051b      	lsls	r3, r3, #20
 8004912:	693a      	ldr	r2, [r7, #16]
 8004914:	4313      	orrs	r3, r2
 8004916:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	4a16      	ldr	r2, [pc, #88]	; (8004974 <TIM_OC6_SetConfig+0xb0>)
 800491c:	4293      	cmp	r3, r2
 800491e:	d00b      	beq.n	8004938 <TIM_OC6_SetConfig+0x74>
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	4a15      	ldr	r2, [pc, #84]	; (8004978 <TIM_OC6_SetConfig+0xb4>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d007      	beq.n	8004938 <TIM_OC6_SetConfig+0x74>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	4a14      	ldr	r2, [pc, #80]	; (800497c <TIM_OC6_SetConfig+0xb8>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d003      	beq.n	8004938 <TIM_OC6_SetConfig+0x74>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	4a13      	ldr	r2, [pc, #76]	; (8004980 <TIM_OC6_SetConfig+0xbc>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d109      	bne.n	800494c <TIM_OC6_SetConfig+0x88>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8004938:	697b      	ldr	r3, [r7, #20]
 800493a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800493e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8004940:	683b      	ldr	r3, [r7, #0]
 8004942:	695b      	ldr	r3, [r3, #20]
 8004944:	029b      	lsls	r3, r3, #10
 8004946:	697a      	ldr	r2, [r7, #20]
 8004948:	4313      	orrs	r3, r2
 800494a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	697a      	ldr	r2, [r7, #20]
 8004950:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	68fa      	ldr	r2, [r7, #12]
 8004956:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	685a      	ldr	r2, [r3, #4]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	693a      	ldr	r2, [r7, #16]
 8004964:	621a      	str	r2, [r3, #32]
}
 8004966:	bf00      	nop
 8004968:	371c      	adds	r7, #28
 800496a:	46bd      	mov	sp, r7
 800496c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004970:	4770      	bx	lr
 8004972:	bf00      	nop
 8004974:	40012c00 	.word	0x40012c00
 8004978:	40014000 	.word	0x40014000
 800497c:	40014400 	.word	0x40014400
 8004980:	40014800 	.word	0x40014800

08004984 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004984:	b480      	push	{r7}
 8004986:	b087      	sub	sp, #28
 8004988:	af00      	add	r7, sp, #0
 800498a:	60f8      	str	r0, [r7, #12]
 800498c:	60b9      	str	r1, [r7, #8]
 800498e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004990:	68bb      	ldr	r3, [r7, #8]
 8004992:	f003 031f 	and.w	r3, r3, #31
 8004996:	2201      	movs	r2, #1
 8004998:	fa02 f303 	lsl.w	r3, r2, r3
 800499c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	6a1a      	ldr	r2, [r3, #32]
 80049a2:	697b      	ldr	r3, [r7, #20]
 80049a4:	43db      	mvns	r3, r3
 80049a6:	401a      	ands	r2, r3
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	6a1a      	ldr	r2, [r3, #32]
 80049b0:	68bb      	ldr	r3, [r7, #8]
 80049b2:	f003 031f 	and.w	r3, r3, #31
 80049b6:	6879      	ldr	r1, [r7, #4]
 80049b8:	fa01 f303 	lsl.w	r3, r1, r3
 80049bc:	431a      	orrs	r2, r3
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	621a      	str	r2, [r3, #32]
}
 80049c2:	bf00      	nop
 80049c4:	371c      	adds	r7, #28
 80049c6:	46bd      	mov	sp, r7
 80049c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049cc:	4770      	bx	lr
	...

080049d0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80049d0:	b480      	push	{r7}
 80049d2:	b085      	sub	sp, #20
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
 80049d8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80049e0:	2b01      	cmp	r3, #1
 80049e2:	d101      	bne.n	80049e8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80049e4:	2302      	movs	r3, #2
 80049e6:	e054      	b.n	8004a92 <HAL_TIMEx_MasterConfigSynchronization+0xc2>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	2201      	movs	r2, #1
 80049ec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	2202      	movs	r2, #2
 80049f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	685b      	ldr	r3, [r3, #4]
 80049fe:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	689b      	ldr	r3, [r3, #8]
 8004a06:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	4a24      	ldr	r2, [pc, #144]	; (8004aa0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004a0e:	4293      	cmp	r3, r2
 8004a10:	d108      	bne.n	8004a24 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8004a18:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8004a1a:	683b      	ldr	r3, [r7, #0]
 8004a1c:	685b      	ldr	r3, [r3, #4]
 8004a1e:	68fa      	ldr	r2, [r7, #12]
 8004a20:	4313      	orrs	r3, r2
 8004a22:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a2a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	68fa      	ldr	r2, [r7, #12]
 8004a32:	4313      	orrs	r3, r2
 8004a34:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	68fa      	ldr	r2, [r7, #12]
 8004a3c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4a17      	ldr	r2, [pc, #92]	; (8004aa0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004a44:	4293      	cmp	r3, r2
 8004a46:	d00e      	beq.n	8004a66 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	681b      	ldr	r3, [r3, #0]
 8004a4c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004a50:	d009      	beq.n	8004a66 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	4a13      	ldr	r2, [pc, #76]	; (8004aa4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004a58:	4293      	cmp	r3, r2
 8004a5a:	d004      	beq.n	8004a66 <HAL_TIMEx_MasterConfigSynchronization+0x96>
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4a11      	ldr	r2, [pc, #68]	; (8004aa8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004a62:	4293      	cmp	r3, r2
 8004a64:	d10c      	bne.n	8004a80 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004a66:	68bb      	ldr	r3, [r7, #8]
 8004a68:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004a6c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	689b      	ldr	r3, [r3, #8]
 8004a72:	68ba      	ldr	r2, [r7, #8]
 8004a74:	4313      	orrs	r3, r2
 8004a76:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	68ba      	ldr	r2, [r7, #8]
 8004a7e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	2201      	movs	r2, #1
 8004a84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2200      	movs	r2, #0
 8004a8c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004a90:	2300      	movs	r3, #0
}
 8004a92:	4618      	mov	r0, r3
 8004a94:	3714      	adds	r7, #20
 8004a96:	46bd      	mov	sp, r7
 8004a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9c:	4770      	bx	lr
 8004a9e:	bf00      	nop
 8004aa0:	40012c00 	.word	0x40012c00
 8004aa4:	40000400 	.word	0x40000400
 8004aa8:	40014000 	.word	0x40014000

08004aac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b082      	sub	sp, #8
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2b00      	cmp	r3, #0
 8004ab8:	d101      	bne.n	8004abe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004aba:	2301      	movs	r3, #1
 8004abc:	e040      	b.n	8004b40 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d106      	bne.n	8004ad4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	2200      	movs	r2, #0
 8004aca:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004ace:	6878      	ldr	r0, [r7, #4]
 8004ad0:	f7fc fa2a 	bl	8000f28 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2224      	movs	r2, #36	; 0x24
 8004ad8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	681a      	ldr	r2, [r3, #0]
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	f022 0201 	bic.w	r2, r2, #1
 8004ae8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004aea:	6878      	ldr	r0, [r7, #4]
 8004aec:	f000 f82c 	bl	8004b48 <UART_SetConfig>
 8004af0:	4603      	mov	r3, r0
 8004af2:	2b01      	cmp	r3, #1
 8004af4:	d101      	bne.n	8004afa <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8004af6:	2301      	movs	r3, #1
 8004af8:	e022      	b.n	8004b40 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004afe:	2b00      	cmp	r3, #0
 8004b00:	d002      	beq.n	8004b08 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8004b02:	6878      	ldr	r0, [r7, #4]
 8004b04:	f000 f956 	bl	8004db4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	685a      	ldr	r2, [r3, #4]
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004b16:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	689a      	ldr	r2, [r3, #8]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004b26:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	681a      	ldr	r2, [r3, #0]
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	f042 0201 	orr.w	r2, r2, #1
 8004b36:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004b38:	6878      	ldr	r0, [r7, #4]
 8004b3a:	f000 f9dd 	bl	8004ef8 <UART_CheckIdleState>
 8004b3e:	4603      	mov	r3, r0
}
 8004b40:	4618      	mov	r0, r3
 8004b42:	3708      	adds	r7, #8
 8004b44:	46bd      	mov	sp, r7
 8004b46:	bd80      	pop	{r7, pc}

08004b48 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b48:	b580      	push	{r7, lr}
 8004b4a:	b088      	sub	sp, #32
 8004b4c:	af00      	add	r7, sp, #0
 8004b4e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004b50:	2300      	movs	r3, #0
 8004b52:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	689a      	ldr	r2, [r3, #8]
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	691b      	ldr	r3, [r3, #16]
 8004b5c:	431a      	orrs	r2, r3
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	695b      	ldr	r3, [r3, #20]
 8004b62:	431a      	orrs	r2, r3
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	69db      	ldr	r3, [r3, #28]
 8004b68:	4313      	orrs	r3, r2
 8004b6a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	681a      	ldr	r2, [r3, #0]
 8004b72:	4b8a      	ldr	r3, [pc, #552]	; (8004d9c <UART_SetConfig+0x254>)
 8004b74:	4013      	ands	r3, r2
 8004b76:	687a      	ldr	r2, [r7, #4]
 8004b78:	6812      	ldr	r2, [r2, #0]
 8004b7a:	6979      	ldr	r1, [r7, #20]
 8004b7c:	430b      	orrs	r3, r1
 8004b7e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	685b      	ldr	r3, [r3, #4]
 8004b86:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	68da      	ldr	r2, [r3, #12]
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	681b      	ldr	r3, [r3, #0]
 8004b92:	430a      	orrs	r2, r1
 8004b94:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	699b      	ldr	r3, [r3, #24]
 8004b9a:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	6a1b      	ldr	r3, [r3, #32]
 8004ba0:	697a      	ldr	r2, [r7, #20]
 8004ba2:	4313      	orrs	r3, r2
 8004ba4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	689b      	ldr	r3, [r3, #8]
 8004bac:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	681b      	ldr	r3, [r3, #0]
 8004bb4:	697a      	ldr	r2, [r7, #20]
 8004bb6:	430a      	orrs	r2, r1
 8004bb8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	681b      	ldr	r3, [r3, #0]
 8004bbe:	4a78      	ldr	r2, [pc, #480]	; (8004da0 <UART_SetConfig+0x258>)
 8004bc0:	4293      	cmp	r3, r2
 8004bc2:	d120      	bne.n	8004c06 <UART_SetConfig+0xbe>
 8004bc4:	4b77      	ldr	r3, [pc, #476]	; (8004da4 <UART_SetConfig+0x25c>)
 8004bc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bc8:	f003 0303 	and.w	r3, r3, #3
 8004bcc:	2b03      	cmp	r3, #3
 8004bce:	d817      	bhi.n	8004c00 <UART_SetConfig+0xb8>
 8004bd0:	a201      	add	r2, pc, #4	; (adr r2, 8004bd8 <UART_SetConfig+0x90>)
 8004bd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bd6:	bf00      	nop
 8004bd8:	08004be9 	.word	0x08004be9
 8004bdc:	08004bf5 	.word	0x08004bf5
 8004be0:	08004bfb 	.word	0x08004bfb
 8004be4:	08004bef 	.word	0x08004bef
 8004be8:	2300      	movs	r3, #0
 8004bea:	77fb      	strb	r3, [r7, #31]
 8004bec:	e01d      	b.n	8004c2a <UART_SetConfig+0xe2>
 8004bee:	2302      	movs	r3, #2
 8004bf0:	77fb      	strb	r3, [r7, #31]
 8004bf2:	e01a      	b.n	8004c2a <UART_SetConfig+0xe2>
 8004bf4:	2304      	movs	r3, #4
 8004bf6:	77fb      	strb	r3, [r7, #31]
 8004bf8:	e017      	b.n	8004c2a <UART_SetConfig+0xe2>
 8004bfa:	2308      	movs	r3, #8
 8004bfc:	77fb      	strb	r3, [r7, #31]
 8004bfe:	e014      	b.n	8004c2a <UART_SetConfig+0xe2>
 8004c00:	2310      	movs	r3, #16
 8004c02:	77fb      	strb	r3, [r7, #31]
 8004c04:	e011      	b.n	8004c2a <UART_SetConfig+0xe2>
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4a67      	ldr	r2, [pc, #412]	; (8004da8 <UART_SetConfig+0x260>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d102      	bne.n	8004c16 <UART_SetConfig+0xce>
 8004c10:	2300      	movs	r3, #0
 8004c12:	77fb      	strb	r3, [r7, #31]
 8004c14:	e009      	b.n	8004c2a <UART_SetConfig+0xe2>
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	681b      	ldr	r3, [r3, #0]
 8004c1a:	4a64      	ldr	r2, [pc, #400]	; (8004dac <UART_SetConfig+0x264>)
 8004c1c:	4293      	cmp	r3, r2
 8004c1e:	d102      	bne.n	8004c26 <UART_SetConfig+0xde>
 8004c20:	2300      	movs	r3, #0
 8004c22:	77fb      	strb	r3, [r7, #31]
 8004c24:	e001      	b.n	8004c2a <UART_SetConfig+0xe2>
 8004c26:	2310      	movs	r3, #16
 8004c28:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	69db      	ldr	r3, [r3, #28]
 8004c2e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004c32:	d15b      	bne.n	8004cec <UART_SetConfig+0x1a4>
  {
    switch (clocksource)
 8004c34:	7ffb      	ldrb	r3, [r7, #31]
 8004c36:	2b08      	cmp	r3, #8
 8004c38:	d827      	bhi.n	8004c8a <UART_SetConfig+0x142>
 8004c3a:	a201      	add	r2, pc, #4	; (adr r2, 8004c40 <UART_SetConfig+0xf8>)
 8004c3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c40:	08004c65 	.word	0x08004c65
 8004c44:	08004c6d 	.word	0x08004c6d
 8004c48:	08004c75 	.word	0x08004c75
 8004c4c:	08004c8b 	.word	0x08004c8b
 8004c50:	08004c7b 	.word	0x08004c7b
 8004c54:	08004c8b 	.word	0x08004c8b
 8004c58:	08004c8b 	.word	0x08004c8b
 8004c5c:	08004c8b 	.word	0x08004c8b
 8004c60:	08004c83 	.word	0x08004c83
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004c64:	f7fe fdda 	bl	800381c <HAL_RCC_GetPCLK1Freq>
 8004c68:	61b8      	str	r0, [r7, #24]
        break;
 8004c6a:	e013      	b.n	8004c94 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004c6c:	f7fe fdf8 	bl	8003860 <HAL_RCC_GetPCLK2Freq>
 8004c70:	61b8      	str	r0, [r7, #24]
        break;
 8004c72:	e00f      	b.n	8004c94 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004c74:	4b4e      	ldr	r3, [pc, #312]	; (8004db0 <UART_SetConfig+0x268>)
 8004c76:	61bb      	str	r3, [r7, #24]
        break;
 8004c78:	e00c      	b.n	8004c94 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004c7a:	f7fe fd57 	bl	800372c <HAL_RCC_GetSysClockFreq>
 8004c7e:	61b8      	str	r0, [r7, #24]
        break;
 8004c80:	e008      	b.n	8004c94 <UART_SetConfig+0x14c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004c82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004c86:	61bb      	str	r3, [r7, #24]
        break;
 8004c88:	e004      	b.n	8004c94 <UART_SetConfig+0x14c>
      default:
        pclk = 0U;
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004c8e:	2301      	movs	r3, #1
 8004c90:	77bb      	strb	r3, [r7, #30]
        break;
 8004c92:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004c94:	69bb      	ldr	r3, [r7, #24]
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d074      	beq.n	8004d84 <UART_SetConfig+0x23c>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8004c9a:	69bb      	ldr	r3, [r7, #24]
 8004c9c:	005a      	lsls	r2, r3, #1
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	685b      	ldr	r3, [r3, #4]
 8004ca2:	085b      	lsrs	r3, r3, #1
 8004ca4:	441a      	add	r2, r3
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	685b      	ldr	r3, [r3, #4]
 8004caa:	fbb2 f3f3 	udiv	r3, r2, r3
 8004cae:	b29b      	uxth	r3, r3
 8004cb0:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004cb2:	693b      	ldr	r3, [r7, #16]
 8004cb4:	2b0f      	cmp	r3, #15
 8004cb6:	d916      	bls.n	8004ce6 <UART_SetConfig+0x19e>
 8004cb8:	693b      	ldr	r3, [r7, #16]
 8004cba:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004cbe:	d212      	bcs.n	8004ce6 <UART_SetConfig+0x19e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004cc0:	693b      	ldr	r3, [r7, #16]
 8004cc2:	b29b      	uxth	r3, r3
 8004cc4:	f023 030f 	bic.w	r3, r3, #15
 8004cc8:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004cca:	693b      	ldr	r3, [r7, #16]
 8004ccc:	085b      	lsrs	r3, r3, #1
 8004cce:	b29b      	uxth	r3, r3
 8004cd0:	f003 0307 	and.w	r3, r3, #7
 8004cd4:	b29a      	uxth	r2, r3
 8004cd6:	89fb      	ldrh	r3, [r7, #14]
 8004cd8:	4313      	orrs	r3, r2
 8004cda:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	89fa      	ldrh	r2, [r7, #14]
 8004ce2:	60da      	str	r2, [r3, #12]
 8004ce4:	e04e      	b.n	8004d84 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004ce6:	2301      	movs	r3, #1
 8004ce8:	77bb      	strb	r3, [r7, #30]
 8004cea:	e04b      	b.n	8004d84 <UART_SetConfig+0x23c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004cec:	7ffb      	ldrb	r3, [r7, #31]
 8004cee:	2b08      	cmp	r3, #8
 8004cf0:	d827      	bhi.n	8004d42 <UART_SetConfig+0x1fa>
 8004cf2:	a201      	add	r2, pc, #4	; (adr r2, 8004cf8 <UART_SetConfig+0x1b0>)
 8004cf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004cf8:	08004d1d 	.word	0x08004d1d
 8004cfc:	08004d25 	.word	0x08004d25
 8004d00:	08004d2d 	.word	0x08004d2d
 8004d04:	08004d43 	.word	0x08004d43
 8004d08:	08004d33 	.word	0x08004d33
 8004d0c:	08004d43 	.word	0x08004d43
 8004d10:	08004d43 	.word	0x08004d43
 8004d14:	08004d43 	.word	0x08004d43
 8004d18:	08004d3b 	.word	0x08004d3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d1c:	f7fe fd7e 	bl	800381c <HAL_RCC_GetPCLK1Freq>
 8004d20:	61b8      	str	r0, [r7, #24]
        break;
 8004d22:	e013      	b.n	8004d4c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d24:	f7fe fd9c 	bl	8003860 <HAL_RCC_GetPCLK2Freq>
 8004d28:	61b8      	str	r0, [r7, #24]
        break;
 8004d2a:	e00f      	b.n	8004d4c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d2c:	4b20      	ldr	r3, [pc, #128]	; (8004db0 <UART_SetConfig+0x268>)
 8004d2e:	61bb      	str	r3, [r7, #24]
        break;
 8004d30:	e00c      	b.n	8004d4c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d32:	f7fe fcfb 	bl	800372c <HAL_RCC_GetSysClockFreq>
 8004d36:	61b8      	str	r0, [r7, #24]
        break;
 8004d38:	e008      	b.n	8004d4c <UART_SetConfig+0x204>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d3a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004d3e:	61bb      	str	r3, [r7, #24]
        break;
 8004d40:	e004      	b.n	8004d4c <UART_SetConfig+0x204>
      default:
        pclk = 0U;
 8004d42:	2300      	movs	r3, #0
 8004d44:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004d46:	2301      	movs	r3, #1
 8004d48:	77bb      	strb	r3, [r7, #30]
        break;
 8004d4a:	bf00      	nop
    }

    if (pclk != 0U)
 8004d4c:	69bb      	ldr	r3, [r7, #24]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d018      	beq.n	8004d84 <UART_SetConfig+0x23c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	685b      	ldr	r3, [r3, #4]
 8004d56:	085a      	lsrs	r2, r3, #1
 8004d58:	69bb      	ldr	r3, [r7, #24]
 8004d5a:	441a      	add	r2, r3
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	685b      	ldr	r3, [r3, #4]
 8004d60:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d64:	b29b      	uxth	r3, r3
 8004d66:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d68:	693b      	ldr	r3, [r7, #16]
 8004d6a:	2b0f      	cmp	r3, #15
 8004d6c:	d908      	bls.n	8004d80 <UART_SetConfig+0x238>
 8004d6e:	693b      	ldr	r3, [r7, #16]
 8004d70:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004d74:	d204      	bcs.n	8004d80 <UART_SetConfig+0x238>
      {
        huart->Instance->BRR = usartdiv;
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	681b      	ldr	r3, [r3, #0]
 8004d7a:	693a      	ldr	r2, [r7, #16]
 8004d7c:	60da      	str	r2, [r3, #12]
 8004d7e:	e001      	b.n	8004d84 <UART_SetConfig+0x23c>
      }
      else
      {
        ret = HAL_ERROR;
 8004d80:	2301      	movs	r3, #1
 8004d82:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2200      	movs	r2, #0
 8004d88:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8004d90:	7fbb      	ldrb	r3, [r7, #30]
}
 8004d92:	4618      	mov	r0, r3
 8004d94:	3720      	adds	r7, #32
 8004d96:	46bd      	mov	sp, r7
 8004d98:	bd80      	pop	{r7, pc}
 8004d9a:	bf00      	nop
 8004d9c:	efff69f3 	.word	0xefff69f3
 8004da0:	40013800 	.word	0x40013800
 8004da4:	40021000 	.word	0x40021000
 8004da8:	40004400 	.word	0x40004400
 8004dac:	40004800 	.word	0x40004800
 8004db0:	007a1200 	.word	0x007a1200

08004db4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004db4:	b480      	push	{r7}
 8004db6:	b083      	sub	sp, #12
 8004db8:	af00      	add	r7, sp, #0
 8004dba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dc0:	f003 0301 	and.w	r3, r3, #1
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d00a      	beq.n	8004dde <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	685b      	ldr	r3, [r3, #4]
 8004dce:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	430a      	orrs	r2, r1
 8004ddc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004de2:	f003 0302 	and.w	r3, r3, #2
 8004de6:	2b00      	cmp	r3, #0
 8004de8:	d00a      	beq.n	8004e00 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	685b      	ldr	r3, [r3, #4]
 8004df0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	430a      	orrs	r2, r1
 8004dfe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e04:	f003 0304 	and.w	r3, r3, #4
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d00a      	beq.n	8004e22 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	685b      	ldr	r3, [r3, #4]
 8004e12:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	430a      	orrs	r2, r1
 8004e20:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e26:	f003 0308 	and.w	r3, r3, #8
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d00a      	beq.n	8004e44 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	685b      	ldr	r3, [r3, #4]
 8004e34:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	430a      	orrs	r2, r1
 8004e42:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e48:	f003 0310 	and.w	r3, r3, #16
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d00a      	beq.n	8004e66 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	689b      	ldr	r3, [r3, #8]
 8004e56:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	430a      	orrs	r2, r1
 8004e64:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e6a:	f003 0320 	and.w	r3, r3, #32
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d00a      	beq.n	8004e88 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	689b      	ldr	r3, [r3, #8]
 8004e78:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	430a      	orrs	r2, r1
 8004e86:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d01a      	beq.n	8004eca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	685b      	ldr	r3, [r3, #4]
 8004e9a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	430a      	orrs	r2, r1
 8004ea8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004eb2:	d10a      	bne.n	8004eca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	685b      	ldr	r3, [r3, #4]
 8004eba:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	430a      	orrs	r2, r1
 8004ec8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ece:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d00a      	beq.n	8004eec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	685b      	ldr	r3, [r3, #4]
 8004edc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	430a      	orrs	r2, r1
 8004eea:	605a      	str	r2, [r3, #4]
  }
}
 8004eec:	bf00      	nop
 8004eee:	370c      	adds	r7, #12
 8004ef0:	46bd      	mov	sp, r7
 8004ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ef6:	4770      	bx	lr

08004ef8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004ef8:	b580      	push	{r7, lr}
 8004efa:	b086      	sub	sp, #24
 8004efc:	af02      	add	r7, sp, #8
 8004efe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2200      	movs	r2, #0
 8004f04:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004f08:	f7fc f91c 	bl	8001144 <HAL_GetTick>
 8004f0c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f003 0308 	and.w	r3, r3, #8
 8004f18:	2b08      	cmp	r3, #8
 8004f1a:	d10e      	bne.n	8004f3a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f1c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004f20:	9300      	str	r3, [sp, #0]
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	2200      	movs	r2, #0
 8004f26:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8004f2a:	6878      	ldr	r0, [r7, #4]
 8004f2c:	f000 f82d 	bl	8004f8a <UART_WaitOnFlagUntilTimeout>
 8004f30:	4603      	mov	r3, r0
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d001      	beq.n	8004f3a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f36:	2303      	movs	r3, #3
 8004f38:	e023      	b.n	8004f82 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	f003 0304 	and.w	r3, r3, #4
 8004f44:	2b04      	cmp	r3, #4
 8004f46:	d10e      	bne.n	8004f66 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f48:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8004f4c:	9300      	str	r3, [sp, #0]
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	2200      	movs	r2, #0
 8004f52:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8004f56:	6878      	ldr	r0, [r7, #4]
 8004f58:	f000 f817 	bl	8004f8a <UART_WaitOnFlagUntilTimeout>
 8004f5c:	4603      	mov	r3, r0
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	d001      	beq.n	8004f66 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004f62:	2303      	movs	r3, #3
 8004f64:	e00d      	b.n	8004f82 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	2220      	movs	r2, #32
 8004f6a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	2220      	movs	r2, #32
 8004f70:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2200      	movs	r2, #0
 8004f76:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	2200      	movs	r2, #0
 8004f7c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8004f80:	2300      	movs	r3, #0
}
 8004f82:	4618      	mov	r0, r3
 8004f84:	3710      	adds	r7, #16
 8004f86:	46bd      	mov	sp, r7
 8004f88:	bd80      	pop	{r7, pc}

08004f8a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004f8a:	b580      	push	{r7, lr}
 8004f8c:	b09c      	sub	sp, #112	; 0x70
 8004f8e:	af00      	add	r7, sp, #0
 8004f90:	60f8      	str	r0, [r7, #12]
 8004f92:	60b9      	str	r1, [r7, #8]
 8004f94:	603b      	str	r3, [r7, #0]
 8004f96:	4613      	mov	r3, r2
 8004f98:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f9a:	e0a5      	b.n	80050e8 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f9c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004f9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004fa2:	f000 80a1 	beq.w	80050e8 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004fa6:	f7fc f8cd 	bl	8001144 <HAL_GetTick>
 8004faa:	4602      	mov	r2, r0
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	1ad3      	subs	r3, r2, r3
 8004fb0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8004fb2:	429a      	cmp	r2, r3
 8004fb4:	d302      	bcc.n	8004fbc <UART_WaitOnFlagUntilTimeout+0x32>
 8004fb6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d13e      	bne.n	800503a <UART_WaitOnFlagUntilTimeout+0xb0>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	653b      	str	r3, [r7, #80]	; 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fc2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004fc4:	e853 3f00 	ldrex	r3, [r3]
 8004fc8:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 8004fca:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004fcc:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004fd0:	667b      	str	r3, [r7, #100]	; 0x64
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	461a      	mov	r2, r3
 8004fd8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004fda:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004fdc:	65ba      	str	r2, [r7, #88]	; 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fde:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8004fe0:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 8004fe2:	e841 2300 	strex	r3, r2, [r1]
 8004fe6:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 8004fe8:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d1e6      	bne.n	8004fbc <UART_WaitOnFlagUntilTimeout+0x32>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	3308      	adds	r3, #8
 8004ff4:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ff6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ff8:	e853 3f00 	ldrex	r3, [r3]
 8004ffc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004ffe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005000:	f023 0301 	bic.w	r3, r3, #1
 8005004:	663b      	str	r3, [r7, #96]	; 0x60
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	681b      	ldr	r3, [r3, #0]
 800500a:	3308      	adds	r3, #8
 800500c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800500e:	64ba      	str	r2, [r7, #72]	; 0x48
 8005010:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005012:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005014:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005016:	e841 2300 	strex	r3, r2, [r1]
 800501a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800501c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800501e:	2b00      	cmp	r3, #0
 8005020:	d1e5      	bne.n	8004fee <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	2220      	movs	r2, #32
 8005026:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	2220      	movs	r2, #32
 800502c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	2200      	movs	r2, #0
 8005032:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 8005036:	2303      	movs	r3, #3
 8005038:	e067      	b.n	800510a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f003 0304 	and.w	r3, r3, #4
 8005044:	2b00      	cmp	r3, #0
 8005046:	d04f      	beq.n	80050e8 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	69db      	ldr	r3, [r3, #28]
 800504e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005052:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005056:	d147      	bne.n	80050e8 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	681b      	ldr	r3, [r3, #0]
 800505c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005060:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005068:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800506a:	e853 3f00 	ldrex	r3, [r3]
 800506e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005070:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005072:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005076:	66fb      	str	r3, [r7, #108]	; 0x6c
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	461a      	mov	r2, r3
 800507e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005080:	637b      	str	r3, [r7, #52]	; 0x34
 8005082:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005084:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005086:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005088:	e841 2300 	strex	r3, r2, [r1]
 800508c:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800508e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005090:	2b00      	cmp	r3, #0
 8005092:	d1e6      	bne.n	8005062 <UART_WaitOnFlagUntilTimeout+0xd8>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	3308      	adds	r3, #8
 800509a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	e853 3f00 	ldrex	r3, [r3]
 80050a2:	613b      	str	r3, [r7, #16]
   return(result);
 80050a4:	693b      	ldr	r3, [r7, #16]
 80050a6:	f023 0301 	bic.w	r3, r3, #1
 80050aa:	66bb      	str	r3, [r7, #104]	; 0x68
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	3308      	adds	r3, #8
 80050b2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80050b4:	623a      	str	r2, [r7, #32]
 80050b6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80050b8:	69f9      	ldr	r1, [r7, #28]
 80050ba:	6a3a      	ldr	r2, [r7, #32]
 80050bc:	e841 2300 	strex	r3, r2, [r1]
 80050c0:	61bb      	str	r3, [r7, #24]
   return(result);
 80050c2:	69bb      	ldr	r3, [r7, #24]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d1e5      	bne.n	8005094 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	2220      	movs	r2, #32
 80050cc:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	2220      	movs	r2, #32
 80050d2:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	2220      	movs	r2, #32
 80050d8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	2200      	movs	r2, #0
 80050e0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80050e4:	2303      	movs	r3, #3
 80050e6:	e010      	b.n	800510a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	69da      	ldr	r2, [r3, #28]
 80050ee:	68bb      	ldr	r3, [r7, #8]
 80050f0:	4013      	ands	r3, r2
 80050f2:	68ba      	ldr	r2, [r7, #8]
 80050f4:	429a      	cmp	r2, r3
 80050f6:	bf0c      	ite	eq
 80050f8:	2301      	moveq	r3, #1
 80050fa:	2300      	movne	r3, #0
 80050fc:	b2db      	uxtb	r3, r3
 80050fe:	461a      	mov	r2, r3
 8005100:	79fb      	ldrb	r3, [r7, #7]
 8005102:	429a      	cmp	r2, r3
 8005104:	f43f af4a 	beq.w	8004f9c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005108:	2300      	movs	r3, #0
}
 800510a:	4618      	mov	r0, r3
 800510c:	3770      	adds	r7, #112	; 0x70
 800510e:	46bd      	mov	sp, r7
 8005110:	bd80      	pop	{r7, pc}

08005112 <_ZdlPvj>:
 8005112:	f000 b800 	b.w	8005116 <_ZdlPv>

08005116 <_ZdlPv>:
 8005116:	f000 b825 	b.w	8005164 <free>
	...

0800511c <__libc_init_array>:
 800511c:	b570      	push	{r4, r5, r6, lr}
 800511e:	4d0d      	ldr	r5, [pc, #52]	; (8005154 <__libc_init_array+0x38>)
 8005120:	4c0d      	ldr	r4, [pc, #52]	; (8005158 <__libc_init_array+0x3c>)
 8005122:	1b64      	subs	r4, r4, r5
 8005124:	10a4      	asrs	r4, r4, #2
 8005126:	2600      	movs	r6, #0
 8005128:	42a6      	cmp	r6, r4
 800512a:	d109      	bne.n	8005140 <__libc_init_array+0x24>
 800512c:	4d0b      	ldr	r5, [pc, #44]	; (800515c <__libc_init_array+0x40>)
 800512e:	4c0c      	ldr	r4, [pc, #48]	; (8005160 <__libc_init_array+0x44>)
 8005130:	f000 f882 	bl	8005238 <_init>
 8005134:	1b64      	subs	r4, r4, r5
 8005136:	10a4      	asrs	r4, r4, #2
 8005138:	2600      	movs	r6, #0
 800513a:	42a6      	cmp	r6, r4
 800513c:	d105      	bne.n	800514a <__libc_init_array+0x2e>
 800513e:	bd70      	pop	{r4, r5, r6, pc}
 8005140:	f855 3b04 	ldr.w	r3, [r5], #4
 8005144:	4798      	blx	r3
 8005146:	3601      	adds	r6, #1
 8005148:	e7ee      	b.n	8005128 <__libc_init_array+0xc>
 800514a:	f855 3b04 	ldr.w	r3, [r5], #4
 800514e:	4798      	blx	r3
 8005150:	3601      	adds	r6, #1
 8005152:	e7f2      	b.n	800513a <__libc_init_array+0x1e>
 8005154:	080052a4 	.word	0x080052a4
 8005158:	080052a4 	.word	0x080052a4
 800515c:	080052a4 	.word	0x080052a4
 8005160:	080052a8 	.word	0x080052a8

08005164 <free>:
 8005164:	4b02      	ldr	r3, [pc, #8]	; (8005170 <free+0xc>)
 8005166:	4601      	mov	r1, r0
 8005168:	6818      	ldr	r0, [r3, #0]
 800516a:	f000 b80b 	b.w	8005184 <_free_r>
 800516e:	bf00      	nop
 8005170:	2000000c 	.word	0x2000000c

08005174 <memset>:
 8005174:	4402      	add	r2, r0
 8005176:	4603      	mov	r3, r0
 8005178:	4293      	cmp	r3, r2
 800517a:	d100      	bne.n	800517e <memset+0xa>
 800517c:	4770      	bx	lr
 800517e:	f803 1b01 	strb.w	r1, [r3], #1
 8005182:	e7f9      	b.n	8005178 <memset+0x4>

08005184 <_free_r>:
 8005184:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005186:	2900      	cmp	r1, #0
 8005188:	d044      	beq.n	8005214 <_free_r+0x90>
 800518a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800518e:	9001      	str	r0, [sp, #4]
 8005190:	2b00      	cmp	r3, #0
 8005192:	f1a1 0404 	sub.w	r4, r1, #4
 8005196:	bfb8      	it	lt
 8005198:	18e4      	addlt	r4, r4, r3
 800519a:	f000 f83f 	bl	800521c <__malloc_lock>
 800519e:	4a1e      	ldr	r2, [pc, #120]	; (8005218 <_free_r+0x94>)
 80051a0:	9801      	ldr	r0, [sp, #4]
 80051a2:	6813      	ldr	r3, [r2, #0]
 80051a4:	b933      	cbnz	r3, 80051b4 <_free_r+0x30>
 80051a6:	6063      	str	r3, [r4, #4]
 80051a8:	6014      	str	r4, [r2, #0]
 80051aa:	b003      	add	sp, #12
 80051ac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80051b0:	f000 b83a 	b.w	8005228 <__malloc_unlock>
 80051b4:	42a3      	cmp	r3, r4
 80051b6:	d908      	bls.n	80051ca <_free_r+0x46>
 80051b8:	6825      	ldr	r5, [r4, #0]
 80051ba:	1961      	adds	r1, r4, r5
 80051bc:	428b      	cmp	r3, r1
 80051be:	bf01      	itttt	eq
 80051c0:	6819      	ldreq	r1, [r3, #0]
 80051c2:	685b      	ldreq	r3, [r3, #4]
 80051c4:	1949      	addeq	r1, r1, r5
 80051c6:	6021      	streq	r1, [r4, #0]
 80051c8:	e7ed      	b.n	80051a6 <_free_r+0x22>
 80051ca:	461a      	mov	r2, r3
 80051cc:	685b      	ldr	r3, [r3, #4]
 80051ce:	b10b      	cbz	r3, 80051d4 <_free_r+0x50>
 80051d0:	42a3      	cmp	r3, r4
 80051d2:	d9fa      	bls.n	80051ca <_free_r+0x46>
 80051d4:	6811      	ldr	r1, [r2, #0]
 80051d6:	1855      	adds	r5, r2, r1
 80051d8:	42a5      	cmp	r5, r4
 80051da:	d10b      	bne.n	80051f4 <_free_r+0x70>
 80051dc:	6824      	ldr	r4, [r4, #0]
 80051de:	4421      	add	r1, r4
 80051e0:	1854      	adds	r4, r2, r1
 80051e2:	42a3      	cmp	r3, r4
 80051e4:	6011      	str	r1, [r2, #0]
 80051e6:	d1e0      	bne.n	80051aa <_free_r+0x26>
 80051e8:	681c      	ldr	r4, [r3, #0]
 80051ea:	685b      	ldr	r3, [r3, #4]
 80051ec:	6053      	str	r3, [r2, #4]
 80051ee:	4421      	add	r1, r4
 80051f0:	6011      	str	r1, [r2, #0]
 80051f2:	e7da      	b.n	80051aa <_free_r+0x26>
 80051f4:	d902      	bls.n	80051fc <_free_r+0x78>
 80051f6:	230c      	movs	r3, #12
 80051f8:	6003      	str	r3, [r0, #0]
 80051fa:	e7d6      	b.n	80051aa <_free_r+0x26>
 80051fc:	6825      	ldr	r5, [r4, #0]
 80051fe:	1961      	adds	r1, r4, r5
 8005200:	428b      	cmp	r3, r1
 8005202:	bf04      	itt	eq
 8005204:	6819      	ldreq	r1, [r3, #0]
 8005206:	685b      	ldreq	r3, [r3, #4]
 8005208:	6063      	str	r3, [r4, #4]
 800520a:	bf04      	itt	eq
 800520c:	1949      	addeq	r1, r1, r5
 800520e:	6021      	streq	r1, [r4, #0]
 8005210:	6054      	str	r4, [r2, #4]
 8005212:	e7ca      	b.n	80051aa <_free_r+0x26>
 8005214:	b003      	add	sp, #12
 8005216:	bd30      	pop	{r4, r5, pc}
 8005218:	200001cc 	.word	0x200001cc

0800521c <__malloc_lock>:
 800521c:	4801      	ldr	r0, [pc, #4]	; (8005224 <__malloc_lock+0x8>)
 800521e:	f000 b809 	b.w	8005234 <__retarget_lock_acquire_recursive>
 8005222:	bf00      	nop
 8005224:	200001d0 	.word	0x200001d0

08005228 <__malloc_unlock>:
 8005228:	4801      	ldr	r0, [pc, #4]	; (8005230 <__malloc_unlock+0x8>)
 800522a:	f000 b804 	b.w	8005236 <__retarget_lock_release_recursive>
 800522e:	bf00      	nop
 8005230:	200001d0 	.word	0x200001d0

08005234 <__retarget_lock_acquire_recursive>:
 8005234:	4770      	bx	lr

08005236 <__retarget_lock_release_recursive>:
 8005236:	4770      	bx	lr

08005238 <_init>:
 8005238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800523a:	bf00      	nop
 800523c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800523e:	bc08      	pop	{r3}
 8005240:	469e      	mov	lr, r3
 8005242:	4770      	bx	lr

08005244 <_fini>:
 8005244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005246:	bf00      	nop
 8005248:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800524a:	bc08      	pop	{r3}
 800524c:	469e      	mov	lr, r3
 800524e:	4770      	bx	lr
