/*
 * registers.h
 *
 *  Created on: Oct 21, 2019
 *      Author: Sprints
 */

#ifndef REGISTERS_H_
#define REGISTERS_H_
#include "std_types.h"

/*
 * General Registers
 */
#define MCUCR	(*(reg_type8)(0x55))
#define MCUCSR	(*(reg_type8)(0x54))
#define GICR	(*(reg_type8)(0x5B))		
#define GIFR	(*(reg_type8)(0x5A))
#define SFIOR	(*(reg_type8)(0x50))
/*
 * PORTx registers
 */

#define PORTA_DATA  (*(reg_type8)(0x3B)) 	
#define PORTA_DIR  	(*(reg_type8)(0x3A))
#define PORTA_PIN	(*(reg_type8)(0x39))

#define PORTB_DATA 	(*(reg_type8)(0x38))
#define PORTB_DIR  	(*(reg_type8)(0x37))
#define PORTB_PIN	(*(reg_type8)(0x36))

#define PORTC_DATA 	(*(reg_type8)(0x35))
#define PORTC_DIR  	(*(reg_type8)(0x34))
#define PORTC_PIN	(*(reg_type8)(0x33))


#define PORTD_DATA 	(*(reg_type8)(0x32))
#define PORTD_DIR  	(*(reg_type8)(0x31))
#define PORTD_PIN	(*(reg_type8)(0x30))


/*
 * General Timer registers
 */
#define TIMSK		(*(reg_type8)(0x59))
#define TIFR		(*(reg_type8)(0x58))


/*
 * Timer 0 Registers
 */

#define TCCR0		(*(reg_type8)(0x53))
#define TCNT0		(*(reg_type8)(0x52))
#define OCR0		(*(reg_type8)(0x5C))


/*
 * Timer 1 Registers
 */

#define TCCR1A		(*(reg_type8)(0x4F))
#define TCCR1B		(*(reg_type8)(0x4E))
#define TCCR1		(*(reg_type16)(0x4E))
#define TCNT1H		(*(reg_type8)(0x4D))
#define TCNT1L		(*(reg_type8)(0x4C))
#define TCNT1		(*(reg_type16)(0x4C))
#define OCR1AH		(*(reg_type8)(0x4B))
#define OCR1AL		(*(reg_type8)(0x4A))
#define OCR1A		(*(reg_type16)(0x4A))
#define OCR1BH		(*(reg_type8)(0X49))
#define OCR1BL		(*(reg_type8)(0X48))
#define OCR1B		(*(reg_type16)(0X48))
#define ICR1H		(*(reg_type8)(0X47))
#define ICR1L		(*(reg_type8)(0X46))
#define ICR1		(*(reg_type16)(0X46))

/*
 * Timer 2 Registers
 */

#define TCCR2		(*(reg_type8)(0X45))
#define TCNT2		(*(reg_type8)(0X44))
#define OCR2		(*(reg_type8)(0X43))

/*
*	Definition of UART registers
*/
#define UART_CSRC 	(*((reg_type8)(0x40)))  /* Multiple use with USART_BRRH >> URSEL is set to choose which one will override */
#define UART_BRRH 	(*((reg_type8)(0x40)))  /* Multiple use with USART_CSRC >> URSEL is set to choose which one will override */
#define UART_BRRL 	(*((reg_type8)(0x29)))
#define UART_DR   	(*((reg_type8)(0x2c)))
#define UART_CSRA 	(*((reg_type8)(0x2b)))
#define UART_CSRB 	(*((reg_type8)(0x2a)))

/*
 * SPI registers
*/
#define SPCR 	 	*((reg_type8)(0x2D))
#define SPSR 	 	*((reg_type8)(0x2E))
#define SPDR 	 	*((reg_type8)(0x2F))

/* ADC registers */
#define ADMUX		(*((reg_type8)(0x27)))
#define ADCSRA		(*((reg_type8)(0x26)))
#define ADC_DATA	(*((reg_type16)(0x24)))
#define ADCH		(*((reg_type8)(0x25)))
#define ADCL		(*((reg_type8)(0x24)))


#endif /* REGISTERS_H_ */
