Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado2019.2/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 283e5f7a1a874d50be3d60533d21d466 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'memtoregM' [D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/rtls/datapath.v:332]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata1_i' [D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/rtls/datapath.v:358]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 32 for port 'opdata2_i' [D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/rtls/datapath.v:359]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 64 for port 'result_o' [D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/rtls/datapath.v:362]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'd' [D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/rtls/datapath.v:444]
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 32 for port 'q' [D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/rtls/datapath.v:445]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/rtls/top.v:47]
WARNING: [VRFC 10-5021] port 'rsta' is not connected on this instance [D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/rtls/top.v:58]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:56]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:57]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:58]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:59]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:82]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [D:/thirdyear/hardwareSysthesis/gitVersion/HardwareSynthesisDesign/HardwareSynthesisDesign.srcs/sources_1/new/loadData_byteSelect.v:83]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.data_ram
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=1)
Compiling module xil_defaultlib.floprc(WIDTH=8)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.pc
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux4x1_forwardD
Compiling module xil_defaultlib.flopenrc(WIDTH=5)
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux3x1_forward
Compiling module xil_defaultlib.mux2x1_32
Compiling module xil_defaultlib.hazard_unit
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.div
Compiling module xil_defaultlib.flopenrc(WIDTH=1)
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.mux2x1_5
Compiling module xil_defaultlib.loadData_byteSelect
Compiling module xil_defaultlib.floprc
Compiling module xil_defaultlib.hilo_distribute
Compiling module xil_defaultlib.hilo_reg
Compiling module xil_defaultlib.eqcmp
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.mips
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav
