#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x176d180 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x176d310 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1765310 .functor NOT 1, L_0x179e6b0, C4<0>, C4<0>, C4<0>;
L_0x179e410 .functor XOR 1, L_0x179e2b0, L_0x179e370, C4<0>, C4<0>;
L_0x179e5a0 .functor XOR 1, L_0x179e410, L_0x179e4d0, C4<0>, C4<0>;
v0x179b600_0 .net *"_ivl_10", 0 0, L_0x179e4d0;  1 drivers
v0x179b700_0 .net *"_ivl_12", 0 0, L_0x179e5a0;  1 drivers
v0x179b7e0_0 .net *"_ivl_2", 0 0, L_0x179d6c0;  1 drivers
v0x179b8a0_0 .net *"_ivl_4", 0 0, L_0x179e2b0;  1 drivers
v0x179b980_0 .net *"_ivl_6", 0 0, L_0x179e370;  1 drivers
v0x179bab0_0 .net *"_ivl_8", 0 0, L_0x179e410;  1 drivers
v0x179bb90_0 .net "a", 0 0, v0x1799150_0;  1 drivers
v0x179bc30_0 .net "b", 0 0, v0x17991f0_0;  1 drivers
v0x179bcd0_0 .net "c", 0 0, v0x1799290_0;  1 drivers
v0x179bd70_0 .var "clk", 0 0;
v0x179be10_0 .net "d", 0 0, v0x17993d0_0;  1 drivers
v0x179beb0_0 .net "q_dut", 0 0, L_0x179e150;  1 drivers
v0x179bf50_0 .net "q_ref", 0 0, L_0x179c700;  1 drivers
v0x179bff0_0 .var/2u "stats1", 159 0;
v0x179c090_0 .var/2u "strobe", 0 0;
v0x179c130_0 .net "tb_match", 0 0, L_0x179e6b0;  1 drivers
v0x179c1f0_0 .net "tb_mismatch", 0 0, L_0x1765310;  1 drivers
v0x179c3c0_0 .net "wavedrom_enable", 0 0, v0x17994c0_0;  1 drivers
v0x179c460_0 .net "wavedrom_title", 511 0, v0x1799560_0;  1 drivers
L_0x179d6c0 .concat [ 1 0 0 0], L_0x179c700;
L_0x179e2b0 .concat [ 1 0 0 0], L_0x179c700;
L_0x179e370 .concat [ 1 0 0 0], L_0x179e150;
L_0x179e4d0 .concat [ 1 0 0 0], L_0x179c700;
L_0x179e6b0 .cmp/eeq 1, L_0x179d6c0, L_0x179e5a0;
S_0x176d4a0 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x176d310;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1759ea0 .functor NOT 1, v0x1799150_0, C4<0>, C4<0>, C4<0>;
L_0x176dc00 .functor XOR 1, L_0x1759ea0, v0x17991f0_0, C4<0>, C4<0>;
L_0x1765380 .functor XOR 1, L_0x176dc00, v0x1799290_0, C4<0>, C4<0>;
L_0x179c700 .functor XOR 1, L_0x1765380, v0x17993d0_0, C4<0>, C4<0>;
v0x1765580_0 .net *"_ivl_0", 0 0, L_0x1759ea0;  1 drivers
v0x1765620_0 .net *"_ivl_2", 0 0, L_0x176dc00;  1 drivers
v0x1759ff0_0 .net *"_ivl_4", 0 0, L_0x1765380;  1 drivers
v0x175a090_0 .net "a", 0 0, v0x1799150_0;  alias, 1 drivers
v0x1798510_0 .net "b", 0 0, v0x17991f0_0;  alias, 1 drivers
v0x1798620_0 .net "c", 0 0, v0x1799290_0;  alias, 1 drivers
v0x17986e0_0 .net "d", 0 0, v0x17993d0_0;  alias, 1 drivers
v0x17987a0_0 .net "q", 0 0, L_0x179c700;  alias, 1 drivers
S_0x1798900 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x176d310;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1799150_0 .var "a", 0 0;
v0x17991f0_0 .var "b", 0 0;
v0x1799290_0 .var "c", 0 0;
v0x1799330_0 .net "clk", 0 0, v0x179bd70_0;  1 drivers
v0x17993d0_0 .var "d", 0 0;
v0x17994c0_0 .var "wavedrom_enable", 0 0;
v0x1799560_0 .var "wavedrom_title", 511 0;
E_0x17680e0/0 .event negedge, v0x1799330_0;
E_0x17680e0/1 .event posedge, v0x1799330_0;
E_0x17680e0 .event/or E_0x17680e0/0, E_0x17680e0/1;
E_0x1768330 .event posedge, v0x1799330_0;
E_0x17529f0 .event negedge, v0x1799330_0;
S_0x1798c50 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1798900;
 .timescale -12 -12;
v0x1798e50_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1798f50 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1798900;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17996c0 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x176d310;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x179c830 .functor NOT 1, v0x1799150_0, C4<0>, C4<0>, C4<0>;
L_0x179c8a0 .functor NOT 1, v0x17991f0_0, C4<0>, C4<0>, C4<0>;
L_0x179c930 .functor AND 1, L_0x179c830, L_0x179c8a0, C4<1>, C4<1>;
L_0x179c9f0 .functor NOT 1, v0x1799290_0, C4<0>, C4<0>, C4<0>;
L_0x179ca90 .functor AND 1, L_0x179c930, L_0x179c9f0, C4<1>, C4<1>;
L_0x179cba0 .functor NOT 1, v0x17993d0_0, C4<0>, C4<0>, C4<0>;
L_0x179cc50 .functor AND 1, L_0x179ca90, L_0x179cba0, C4<1>, C4<1>;
L_0x179cd60 .functor NOT 1, v0x17993d0_0, C4<0>, C4<0>, C4<0>;
L_0x179ce20 .functor AND 1, L_0x179cd60, v0x1799290_0, C4<1>, C4<1>;
L_0x179cee0 .functor NOT 1, v0x17991f0_0, C4<0>, C4<0>, C4<0>;
L_0x179cfb0 .functor AND 1, L_0x179ce20, L_0x179cee0, C4<1>, C4<1>;
L_0x179d070 .functor NOT 1, v0x1799150_0, C4<0>, C4<0>, C4<0>;
L_0x179d150 .functor AND 1, L_0x179cfb0, L_0x179d070, C4<1>, C4<1>;
L_0x179d260 .functor OR 1, L_0x179cc50, L_0x179d150, C4<0>, C4<0>;
L_0x179d0e0 .functor NOT 1, v0x17991f0_0, C4<0>, C4<0>, C4<0>;
L_0x179d3f0 .functor AND 1, v0x1799290_0, L_0x179d0e0, C4<1>, C4<1>;
L_0x179d540 .functor NOT 1, v0x1799150_0, C4<0>, C4<0>, C4<0>;
L_0x179d5b0 .functor AND 1, L_0x179d3f0, L_0x179d540, C4<1>, C4<1>;
L_0x179d760 .functor OR 1, L_0x179d260, L_0x179d5b0, C4<0>, C4<0>;
L_0x179d870 .functor AND 1, v0x1799150_0, v0x17991f0_0, C4<1>, C4<1>;
L_0x179dbb0 .functor NOT 1, v0x1799290_0, C4<0>, C4<0>, C4<0>;
L_0x179dd30 .functor AND 1, L_0x179d870, L_0x179dbb0, C4<1>, C4<1>;
L_0x179df00 .functor NOT 1, v0x17993d0_0, C4<0>, C4<0>, C4<0>;
L_0x179df70 .functor AND 1, L_0x179dd30, L_0x179df00, C4<1>, C4<1>;
L_0x179e150 .functor OR 1, L_0x179d760, L_0x179df70, C4<0>, C4<0>;
v0x17999b0_0 .net *"_ivl_0", 0 0, L_0x179c830;  1 drivers
v0x1799a90_0 .net *"_ivl_10", 0 0, L_0x179cba0;  1 drivers
v0x1799b70_0 .net *"_ivl_12", 0 0, L_0x179cc50;  1 drivers
v0x1799c60_0 .net *"_ivl_14", 0 0, L_0x179cd60;  1 drivers
v0x1799d40_0 .net *"_ivl_16", 0 0, L_0x179ce20;  1 drivers
v0x1799e70_0 .net *"_ivl_18", 0 0, L_0x179cee0;  1 drivers
v0x1799f50_0 .net *"_ivl_2", 0 0, L_0x179c8a0;  1 drivers
v0x179a030_0 .net *"_ivl_20", 0 0, L_0x179cfb0;  1 drivers
v0x179a110_0 .net *"_ivl_22", 0 0, L_0x179d070;  1 drivers
v0x179a1f0_0 .net *"_ivl_24", 0 0, L_0x179d150;  1 drivers
v0x179a2d0_0 .net *"_ivl_26", 0 0, L_0x179d260;  1 drivers
v0x179a3b0_0 .net *"_ivl_28", 0 0, L_0x179d0e0;  1 drivers
v0x179a490_0 .net *"_ivl_30", 0 0, L_0x179d3f0;  1 drivers
v0x179a570_0 .net *"_ivl_32", 0 0, L_0x179d540;  1 drivers
v0x179a650_0 .net *"_ivl_34", 0 0, L_0x179d5b0;  1 drivers
v0x179a730_0 .net *"_ivl_36", 0 0, L_0x179d760;  1 drivers
v0x179a810_0 .net *"_ivl_38", 0 0, L_0x179d870;  1 drivers
v0x179a8f0_0 .net *"_ivl_4", 0 0, L_0x179c930;  1 drivers
v0x179a9d0_0 .net *"_ivl_40", 0 0, L_0x179dbb0;  1 drivers
v0x179aab0_0 .net *"_ivl_42", 0 0, L_0x179dd30;  1 drivers
v0x179ab90_0 .net *"_ivl_44", 0 0, L_0x179df00;  1 drivers
v0x179ac70_0 .net *"_ivl_46", 0 0, L_0x179df70;  1 drivers
v0x179ad50_0 .net *"_ivl_6", 0 0, L_0x179c9f0;  1 drivers
v0x179ae30_0 .net *"_ivl_8", 0 0, L_0x179ca90;  1 drivers
v0x179af10_0 .net "a", 0 0, v0x1799150_0;  alias, 1 drivers
v0x179afb0_0 .net "b", 0 0, v0x17991f0_0;  alias, 1 drivers
v0x179b0a0_0 .net "c", 0 0, v0x1799290_0;  alias, 1 drivers
v0x179b190_0 .net "d", 0 0, v0x17993d0_0;  alias, 1 drivers
v0x179b280_0 .net "q", 0 0, L_0x179e150;  alias, 1 drivers
S_0x179b3e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x176d310;
 .timescale -12 -12;
E_0x1767e80 .event anyedge, v0x179c090_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x179c090_0;
    %nor/r;
    %assign/vec4 v0x179c090_0, 0;
    %wait E_0x1767e80;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1798900;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17993d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1799290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17991f0_0, 0;
    %assign/vec4 v0x1799150_0, 0;
    %wait E_0x17529f0;
    %wait E_0x1768330;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17993d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1799290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17991f0_0, 0;
    %assign/vec4 v0x1799150_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17680e0;
    %load/vec4 v0x1799150_0;
    %load/vec4 v0x17991f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1799290_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17993d0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17993d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1799290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17991f0_0, 0;
    %assign/vec4 v0x1799150_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1798f50;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17680e0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x17993d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1799290_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17991f0_0, 0;
    %assign/vec4 v0x1799150_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x176d310;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x179bd70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x179c090_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x176d310;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x179bd70_0;
    %inv;
    %store/vec4 v0x179bd70_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x176d310;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1799330_0, v0x179c1f0_0, v0x179bb90_0, v0x179bc30_0, v0x179bcd0_0, v0x179be10_0, v0x179bf50_0, v0x179beb0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x176d310;
T_7 ;
    %load/vec4 v0x179bff0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x179bff0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x179bff0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x179bff0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x179bff0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x179bff0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x179bff0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x176d310;
T_8 ;
    %wait E_0x17680e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x179bff0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x179bff0_0, 4, 32;
    %load/vec4 v0x179c130_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x179bff0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x179bff0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x179bff0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x179bff0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x179bf50_0;
    %load/vec4 v0x179bf50_0;
    %load/vec4 v0x179beb0_0;
    %xor;
    %load/vec4 v0x179bf50_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x179bff0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x179bff0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x179bff0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x179bff0_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/human/circuit2/iter1/response1/top_module.sv";
