 
****************************************
Report : area
Design : adder7bit_P
Version: K-2015.06-SP5-1
Date   : Sun May 22 19:53:47 2016
****************************************

Library(s) Used:

    tcbn65gpluswc (File: /cadtools/tsmc/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_121b/tcbn65gpluswc.db)

Number of ports:                           28
Number of nets:                            62
Number of cells:                           48
Number of combinational cells:             48
Number of sequential cells:                 0
Number of macros/black boxes:               0
Number of buf/inv:                          0
Number of references:                       1

Combinational area:                172.799995
Buf/Inv area:                        0.000000
Noncombinational area:               0.000000
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                   172.799995
Total area:                 undefined
1
