{"Source Block": ["oh/elink/hdl/etx_protocol.v@161:171@HdlStmAssign", "\n   //#######################################\n   //# Wait propagation circuit backwards\n   //########################################\t      \n   assign etx_wr_wait = (tx_wr_wait | tx_io_wait ) & ~adjust;\n   assign etx_rd_wait = (tx_rd_wait | tx_io_wait ) & ~adjust;\n  \nendmodule // etx_protocol\n// Local Variables:\n// verilog-library-directories:(\".\" \"../../common/hdl\")\n// End:\n"], "Clone Blocks": [["oh/elink/hdl/etx_protocol.v@160:170", "  \n\n   //#######################################\n   //# Wait propagation circuit backwards\n   //########################################\t      \n   assign etx_wr_wait = (tx_wr_wait | tx_io_wait ) & ~adjust;\n   assign etx_rd_wait = (tx_rd_wait | tx_io_wait ) & ~adjust;\n  \nendmodule // etx_protocol\n// Local Variables:\n// verilog-library-directories:(\".\" \"../../common/hdl\")\n"]], "Diff Content": {"Delete": [[166, "   assign etx_rd_wait = (tx_rd_wait | tx_io_wait ) & ~adjust;\n"]], "Add": [[166, "   assign tx_wait     = tx_wr_wait  | tx_rd_wait;\n"], [166, "   reg \t     tx_wait_reg;   \n"], [166, "   always @ (posedge clk)\n"], [166, "     tx_wait_reg <=tx_wait;\n"], [166, "   assign etx_wr_wait = (tx_wr_wait | tx_ack_wait );// & ~adjust ;//& ~adjust\n"], [166, "   assign etx_rd_wait = (tx_rd_wait | tx_ack_wait );// & ~adjust  ;//& ~adjust\n"], [166, "   assign etx_wait    = etx_wr_wait | etx_rd_wait;   \n"]]}}