#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Nov 02 13:19:27 2017
# Process ID: 7732
# Current directory: C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.runs/synth_1
# Command line: vivado.exe -log AUDIO_FX_TOP.vds -mode batch -messageDb vivado.pb -notrace -source AUDIO_FX_TOP.tcl
# Log file: C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.runs/synth_1/AUDIO_FX_TOP.vds
# Journal file: C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source AUDIO_FX_TOP.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at D:/Vivado/Vivado/2016.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at D:/Vivado/Vivado/2016.2/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
Command: synth_design -top AUDIO_FX_TOP -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5320 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 287.008 ; gain = 79.660
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AUDIO_FX_TOP' [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
INFO: [Synth 8-638] synthesizing module 'CLK_20K' [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/CLK_20K.v:23]
INFO: [Synth 8-256] done synthesizing module 'CLK_20K' (1#1) [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/CLK_20K.v:23]
INFO: [Synth 8-638] synthesizing module 'CLK_50M' [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/CLK_50M.v:23]
INFO: [Synth 8-256] done synthesizing module 'CLK_50M' (2#1) [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/CLK_50M.v:23]
INFO: [Synth 8-638] synthesizing module 'FLEXIBLE_CLK_DIVIDER' [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/FLEXIBLE_CLK_DIVIDER.v:23]
WARNING: [Synth 8-387] label required on module instance [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/FLEXIBLE_CLK_DIVIDER.v:30]
INFO: [Synth 8-638] synthesizing module 'TARGET_FREQ_CALC' [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/TARGET_FREQ_CALC.v:23]
INFO: [Synth 8-256] done synthesizing module 'TARGET_FREQ_CALC' (3#1) [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/TARGET_FREQ_CALC.v:23]
WARNING: [Synth 8-387] label required on module instance [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/FLEXIBLE_CLK_DIVIDER.v:31]
INFO: [Synth 8-638] synthesizing module 'CLK_VAR' [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/CLK_VAR.v:23]
INFO: [Synth 8-256] done synthesizing module 'CLK_VAR' (4#1) [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/CLK_VAR.v:23]
INFO: [Synth 8-256] done synthesizing module 'FLEXIBLE_CLK_DIVIDER' (5#1) [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/FLEXIBLE_CLK_DIVIDER.v:23]
WARNING: [Synth 8-689] width (12) of port connection 'desired_clk' does not match port width (1) of module 'FLEXIBLE_CLK_DIVIDER' [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:114]
WARNING: [Synth 8-689] width (12) of port connection 'desired_clk' does not match port width (1) of module 'FLEXIBLE_CLK_DIVIDER' [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:115]
WARNING: [Synth 8-689] width (12) of port connection 'desired_clk' does not match port width (1) of module 'FLEXIBLE_CLK_DIVIDER' [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:116]
WARNING: [Synth 8-689] width (12) of port connection 'desired_clk' does not match port width (1) of module 'FLEXIBLE_CLK_DIVIDER' [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:117]
WARNING: [Synth 8-689] width (12) of port connection 'desired_clk' does not match port width (1) of module 'FLEXIBLE_CLK_DIVIDER' [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:118]
WARNING: [Synth 8-689] width (12) of port connection 'desired_clk' does not match port width (1) of module 'FLEXIBLE_CLK_DIVIDER' [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:119]
WARNING: [Synth 8-689] width (12) of port connection 'desired_clk' does not match port width (1) of module 'FLEXIBLE_CLK_DIVIDER' [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:120]
WARNING: [Synth 8-689] width (12) of port connection 'desired_clk' does not match port width (1) of module 'FLEXIBLE_CLK_DIVIDER' [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:122]
WARNING: [Synth 8-689] width (12) of port connection 'desired_clk' does not match port width (1) of module 'FLEXIBLE_CLK_DIVIDER' [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:123]
WARNING: [Synth 8-689] width (12) of port connection 'desired_clk' does not match port width (1) of module 'FLEXIBLE_CLK_DIVIDER' [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:124]
WARNING: [Synth 8-689] width (12) of port connection 'desired_clk' does not match port width (1) of module 'FLEXIBLE_CLK_DIVIDER' [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:125]
WARNING: [Synth 8-689] width (12) of port connection 'desired_clk' does not match port width (1) of module 'FLEXIBLE_CLK_DIVIDER' [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:126]
WARNING: [Synth 8-689] width (1) of port connection 'desired_freq' does not match port width (32) of module 'FLEXIBLE_CLK_DIVIDER' [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:136]
INFO: [Synth 8-638] synthesizing module 'SINGLE_PULSE_DFF' [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/SINGLE_PULSE_DFF.v:23]
INFO: [Synth 8-638] synthesizing module 'my_dff' [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/my_dff.v:23]
INFO: [Synth 8-256] done synthesizing module 'my_dff' (6#1) [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/my_dff.v:23]
INFO: [Synth 8-256] done synthesizing module 'SINGLE_PULSE_DFF' (7#1) [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/SINGLE_PULSE_DFF.v:23]
INFO: [Synth 8-638] synthesizing module 'SPI' [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-256] done synthesizing module 'SPI' (8#1) [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/SPI.v:20]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_0' [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.runs/synth_1/.Xil/Vivado-7732-DESKTOP-1HN8OHR/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_0' (9#1) [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.runs/synth_1/.Xil/Vivado-7732-DESKTOP-1HN8OHR/realtime/dist_mem_gen_0_stub.v:6]
WARNING: [Synth 8-689] width (12) of port connection 'spo' does not match port width (13) of module 'dist_mem_gen_0' [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:175]
INFO: [Synth 8-638] synthesizing module 'fifo' [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/CIRCULAR_BUFFER.v:3]
	Parameter abits bound to: 25000 - type: integer 
	Parameter dbits bound to: 12 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/CIRCULAR_BUFFER.v:85]
INFO: [Synth 8-256] done synthesizing module 'fifo' (10#1) [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/CIRCULAR_BUFFER.v:3]
INFO: [Synth 8-638] synthesizing module 'USB_KEYBOARD' [D:/ee2020basys/Basys-3-Keyboard/src/hdl/top.v:26]
INFO: [Synth 8-638] synthesizing module 'PS2Receiver' [D:/ee2020basys/Basys-3-Keyboard/src/hdl/PS2Receiver.v:23]
INFO: [Synth 8-638] synthesizing module 'debouncer' [D:/ee2020basys/Basys-3-Keyboard/src/hdl/debouncer.v:23]
	Parameter COUNT_MAX bound to: 19 - type: integer 
	Parameter COUNT_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debouncer' (11#1) [D:/ee2020basys/Basys-3-Keyboard/src/hdl/debouncer.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [D:/ee2020basys/Basys-3-Keyboard/src/hdl/PS2Receiver.v:55]
INFO: [Synth 8-256] done synthesizing module 'PS2Receiver' (12#1) [D:/ee2020basys/Basys-3-Keyboard/src/hdl/PS2Receiver.v:23]
INFO: [Synth 8-256] done synthesizing module 'USB_KEYBOARD' (13#1) [D:/ee2020basys/Basys-3-Keyboard/src/hdl/top.v:26]
INFO: [Synth 8-638] synthesizing module 'KEYBOARD_MAP' [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/KEYBOARD_MAP.v:23]
INFO: [Synth 8-256] done synthesizing module 'KEYBOARD_MAP' (14#1) [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/KEYBOARD_MAP.v:23]
INFO: [Synth 8-638] synthesizing module 'DA2RefComp' [C:/Users/Wei Zheng/Desktop/audio_effects/audio_effects.srcs/sources_1/imports/audio_effects.srcs/DA2CompRef.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'DA2RefComp' (15#1) [C:/Users/Wei Zheng/Desktop/audio_effects/audio_effects.srcs/sources_1/imports/audio_effects.srcs/DA2CompRef.vhd:59]
WARNING: [Synth 8-3848] Net seg in module/entity AUDIO_FX_TOP does not have driver. [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:41]
WARNING: [Synth 8-3848] Net an in module/entity AUDIO_FX_TOP does not have driver. [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:42]
WARNING: [Synth 8-3848] Net led_frequency in module/entity AUDIO_FX_TOP does not have driver. [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:136]
INFO: [Synth 8-256] done synthesizing module 'AUDIO_FX_TOP' (16#1) [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:14]
WARNING: [Synth 8-3917] design AUDIO_FX_TOP has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design AUDIO_FX_TOP has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design AUDIO_FX_TOP has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design AUDIO_FX_TOP has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design AUDIO_FX_TOP has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design AUDIO_FX_TOP has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design AUDIO_FX_TOP has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design AUDIO_FX_TOP has port led[8] driven by constant 0
WARNING: [Synth 8-3331] design AUDIO_FX_TOP has unconnected port seg[6]
WARNING: [Synth 8-3331] design AUDIO_FX_TOP has unconnected port seg[5]
WARNING: [Synth 8-3331] design AUDIO_FX_TOP has unconnected port seg[4]
WARNING: [Synth 8-3331] design AUDIO_FX_TOP has unconnected port seg[3]
WARNING: [Synth 8-3331] design AUDIO_FX_TOP has unconnected port seg[2]
WARNING: [Synth 8-3331] design AUDIO_FX_TOP has unconnected port seg[1]
WARNING: [Synth 8-3331] design AUDIO_FX_TOP has unconnected port seg[0]
WARNING: [Synth 8-3331] design AUDIO_FX_TOP has unconnected port an[3]
WARNING: [Synth 8-3331] design AUDIO_FX_TOP has unconnected port an[2]
WARNING: [Synth 8-3331] design AUDIO_FX_TOP has unconnected port an[1]
WARNING: [Synth 8-3331] design AUDIO_FX_TOP has unconnected port an[0]
WARNING: [Synth 8-3331] design AUDIO_FX_TOP has unconnected port TOGGLE_SSDISP
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 373.863 ; gain = 166.516
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin clk20:desired_freq[0] to constant 0 [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:136]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[11] to constant 0 [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:215]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[10] to constant 0 [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:215]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[9] to constant 0 [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:215]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[8] to constant 0 [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:215]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[7] to constant 0 [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:215]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[6] to constant 0 [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:215]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[5] to constant 0 [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:215]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[4] to constant 0 [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:215]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[3] to constant 0 [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:215]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[2] to constant 0 [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:215]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[1] to constant 0 [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:215]
WARNING: [Synth 8-3295] tying undriven pin u2:DATA2[0] to constant 0 [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:215]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 373.863 ; gain = 166.516
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'dist_mem_gen_0' instantiated as 'hello' [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/sources_1/new/AUDIO_FX_TOP.v:175]
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.runs/synth_1/.Xil/Vivado-7732-DESKTOP-1HN8OHR/dcp/dist_mem_gen_0_in_context.xdc] for cell 'hello'
Finished Parsing XDC File [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.runs/synth_1/.Xil/Vivado-7732-DESKTOP-1HN8OHR/dcp/dist_mem_gen_0_in_context.xdc] for cell 'hello'
Parsing XDC File [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Wei Zheng/Desktop/NUS/Y2S1/EE2020/Project/audio_effects/audio_effects.srcs/constrs_1/imports/Learn/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/AUDIO_FX_TOP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/AUDIO_FX_TOP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 809.180 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 809.180 ; gain = 601.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 809.180 ; gain = 601.832
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 809.180 ; gain = 601.832
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "COUNT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CLK20K0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "COUNT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CLK50M0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "CLKVAR0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "O" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'DA2RefComp'
INFO: [Synth 8-5544] ROM "DONE" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                shiftout |                               01 |                               01
                syncdata |                               10 |                               10
                  iSTATE |                               11 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'sequential' in module 'DA2RefComp'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 1148.082 ; gain = 940.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |FLEXIBLE_CLK_DIVIDER |          17|      3864|
|2     |counter__2           |           1|    100000|
|3     |datapath__5__GD      |           1|     74999|
|4     |datapath__7__GD      |           1|     74999|
|5     |datapath__8__GD      |           1|     75177|
|6     |datapath__6__GD      |           1|     50177|
|7     |fifo__GB5            |           1|        42|
|8     |counter__3           |           1|    100000|
|9     |AUDIO_FX_TOP__GC0    |           1|      3650|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input  25000 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 19    
	   2 Input     13 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               16 Bit    Registers := 3     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 43    
+---RAMs : 
	               24 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 3     
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 7     
	   3 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AUDIO_FX_TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     13 Bit       Adders := 2     
+---Registers : 
	               13 Bit    Registers := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 1     
Module TARGET_FREQ_CALC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module CLK_VAR 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input  25000 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---RAMs : 
	               24 Bit         RAMs := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 6     
Module CLK_20K 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module CLK_50M 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module my_dff__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module my_dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module SPI 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module debouncer__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module PS2Receiver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
Module USB_KEYBOARD 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module KEYBOARD_MAP 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
Module DA2RefComp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   5 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1442.523 ; gain = 1235.176
INFO: Vivado Synthesis caught shared memory exception 'The system cannot find the file specified.'. Continuing without using shared memory (or continuing without helper parallel flow)
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "nolabel_line31/CLKVAR0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk20k/COUNT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk20k/CLK20K0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk50m/COUNT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk50m/CLK50M0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design AUDIO_FX_TOP has port led[15] driven by constant 0
WARNING: [Synth 8-3917] design AUDIO_FX_TOP has port led[14] driven by constant 0
WARNING: [Synth 8-3917] design AUDIO_FX_TOP has port led[13] driven by constant 0
WARNING: [Synth 8-3917] design AUDIO_FX_TOP has port led[12] driven by constant 0
WARNING: [Synth 8-3917] design AUDIO_FX_TOP has port led[11] driven by constant 0
WARNING: [Synth 8-3917] design AUDIO_FX_TOP has port led[10] driven by constant 0
WARNING: [Synth 8-3917] design AUDIO_FX_TOP has port led[9] driven by constant 0
WARNING: [Synth 8-3917] design AUDIO_FX_TOP has port led[8] driven by constant 0
WARNING: [Synth 8-3331] design AUDIO_FX_TOP has unconnected port seg[6]
WARNING: [Synth 8-3331] design AUDIO_FX_TOP has unconnected port seg[5]
WARNING: [Synth 8-3331] design AUDIO_FX_TOP has unconnected port seg[4]
WARNING: [Synth 8-3331] design AUDIO_FX_TOP has unconnected port seg[3]
WARNING: [Synth 8-3331] design AUDIO_FX_TOP has unconnected port seg[2]
WARNING: [Synth 8-3331] design AUDIO_FX_TOP has unconnected port seg[1]
WARNING: [Synth 8-3331] design AUDIO_FX_TOP has unconnected port seg[0]
WARNING: [Synth 8-3331] design AUDIO_FX_TOP has unconnected port an[3]
WARNING: [Synth 8-3331] design AUDIO_FX_TOP has unconnected port an[2]
WARNING: [Synth 8-3331] design AUDIO_FX_TOP has unconnected port an[1]
WARNING: [Synth 8-3331] design AUDIO_FX_TOP has unconnected port an[0]
WARNING: [Synth 8-3331] design AUDIO_FX_TOP has unconnected port TOGGLE_SSDISP
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:56 . Memory (MB): peak = 1461.027 ; gain = 1253.680
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:42 ; elapsed = 00:00:56 . Memory (MB): peak = 1461.027 ; gain = 1253.680

Report RTL Partitions: 
+------+---------------------+------------+----------+
|      |RTL Partition        |Replication |Instances |
+------+---------------------+------------+----------+
|1     |FLEXIBLE_CLK_DIVIDER |          17|      3864|
|2     |counter__2           |           1|    100000|
|3     |datapath__5__GD      |           1|     74999|
|4     |datapath__7__GD      |           1|     74999|
|5     |datapath__8__GD      |           1|     75177|
|6     |datapath__6__GD      |           1|     50177|
|7     |fifo__GB5            |           1|        42|
|8     |counter__3           |           1|    100000|
|9     |AUDIO_FX_TOP__GC0    |           1|      3234|
+------+---------------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------+--------------+-----------+----------------------+--------------+
|Module Name  | RTL Object   | Inference | Size (Depth x Width) | Primitives   | 
+-------------+--------------+-----------+----------------------+--------------+
|AUDIO_FX_TOP | regarray_reg | Implied   | 2 x 12               | RAM32M x 2   | 
+-------------+--------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
