// Generated by CIRCT firtool-1.66.0
// Standard header to adapt well known macros for register randomization.
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_MEM_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_MEM_INIT
`endif // not def RANDOMIZE
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_

// Include register initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Include rmemory initializers in init blocks unless synthesis is set
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_MEM_
    `define ENABLE_INITIAL_MEM_
  `endif // not def ENABLE_INITIAL_MEM_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for prints and assertions.

// Users can define 'PRINTF_COND' to add an extra gate to prints.
`ifndef PRINTF_COND_
  `ifdef PRINTF_COND
    `define PRINTF_COND_ (`PRINTF_COND)
  `else  // PRINTF_COND
    `define PRINTF_COND_ 1
  `endif // PRINTF_COND
`endif // not def PRINTF_COND_

// Users can define 'ASSERT_VERBOSE_COND' to add an extra gate to assert error printing.
`ifndef ASSERT_VERBOSE_COND_
  `ifdef ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ (`ASSERT_VERBOSE_COND)
  `else  // ASSERT_VERBOSE_COND
    `define ASSERT_VERBOSE_COND_ 1
  `endif // ASSERT_VERBOSE_COND
`endif // not def ASSERT_VERBOSE_COND_

// Users can define 'STOP_COND' to add an extra gate to stop conditions.
`ifndef STOP_COND_
  `ifdef STOP_COND
    `define STOP_COND_ (`STOP_COND)
  `else  // STOP_COND
    `define STOP_COND_ 1
  `endif // STOP_COND
`endif // not def STOP_COND_

module SourceD(
  input         clock,
                reset,
  output        io_req_ready,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  input         io_req_valid,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
                io_req_bits_prio_0,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
                io_req_bits_prio_1,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
                io_req_bits_prio_2,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
                io_req_bits_control,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  input  [2:0]  io_req_bits_opcode,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
                io_req_bits_param,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
                io_req_bits_size,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  input  [5:0]  io_req_bits_source,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  input  [14:0] io_req_bits_tag,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  input  [5:0]  io_req_bits_offset,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
                io_req_bits_put,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  input  [9:0]  io_req_bits_set,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  input  [2:0]  io_req_bits_sink,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
                io_req_bits_way,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  input         io_req_bits_bad,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
                io_d_ready,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  output        io_d_valid,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  output [2:0]  io_d_bits_opcode,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  output [1:0]  io_d_bits_param,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  output [2:0]  io_d_bits_size,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  output [5:0]  io_d_bits_source,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  output [2:0]  io_d_bits_sink,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  output        io_d_bits_denied,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  output [63:0] io_d_bits_data,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  output        io_d_bits_corrupt,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  input         io_pb_pop_ready,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  output        io_pb_pop_valid,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  output [5:0]  io_pb_pop_bits_index,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  output        io_pb_pop_bits_last,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  input  [63:0] io_pb_beat_data,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  input  [7:0]  io_pb_beat_mask,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  input         io_pb_beat_corrupt,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
                io_rel_pop_ready,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  output        io_rel_pop_valid,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  output [5:0]  io_rel_pop_bits_index,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  output        io_rel_pop_bits_last,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  input  [63:0] io_rel_beat_data,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  input         io_rel_beat_corrupt,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
                io_bs_radr_ready,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  output        io_bs_radr_valid,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  output [2:0]  io_bs_radr_bits_way,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  output [9:0]  io_bs_radr_bits_set,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  output [2:0]  io_bs_radr_bits_beat,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  output        io_bs_radr_bits_mask,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  input  [63:0] io_bs_rdat_data,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  input         io_bs_wadr_ready,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  output        io_bs_wadr_valid,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  output [2:0]  io_bs_wadr_bits_way,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  output [9:0]  io_bs_wadr_bits_set,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  output [2:0]  io_bs_wadr_bits_beat,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  output        io_bs_wadr_bits_mask,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  output [63:0] io_bs_wdat_data,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  input  [9:0]  io_evict_req_set,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  input  [2:0]  io_evict_req_way,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  output        io_evict_safe,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  input  [9:0]  io_grant_req_set,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  input  [2:0]  io_grant_req_way,	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
  output        io_grant_safe	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:50:14
);

  reg             busy;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:84:21
  wire [63:0]     _atomics_io_data_out;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:258:23
  wire            _queue_io_enq_ready;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:120:21
  wire            _queue_io_deq_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:120:21
  wire [63:0]     _queue_io_deq_bits_data;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:120:21
  wire            io_req_valid_0 = io_req_valid;
  wire            io_req_bits_prio_0_0 = io_req_bits_prio_0;
  wire            io_req_bits_prio_1_0 = io_req_bits_prio_1;
  wire            io_req_bits_prio_2_0 = io_req_bits_prio_2;
  wire            io_req_bits_control_0 = io_req_bits_control;
  wire [2:0]      io_req_bits_opcode_0 = io_req_bits_opcode;
  wire [2:0]      io_req_bits_param_0 = io_req_bits_param;
  wire [2:0]      io_req_bits_size_0 = io_req_bits_size;
  wire [5:0]      io_req_bits_source_0 = io_req_bits_source;
  wire [14:0]     io_req_bits_tag_0 = io_req_bits_tag;
  wire [5:0]      io_req_bits_offset_0 = io_req_bits_offset;
  wire [5:0]      io_req_bits_put_0 = io_req_bits_put;
  wire [9:0]      io_req_bits_set_0 = io_req_bits_set;
  wire [2:0]      io_req_bits_sink_0 = io_req_bits_sink;
  wire [2:0]      io_req_bits_way_0 = io_req_bits_way;
  wire            io_req_bits_bad_0 = io_req_bits_bad;
  wire            io_d_ready_0 = io_d_ready;
  wire            io_pb_pop_ready_0 = io_pb_pop_ready;
  wire [63:0]     io_pb_beat_data_0 = io_pb_beat_data;
  wire [7:0]      io_pb_beat_mask_0 = io_pb_beat_mask;
  wire            io_pb_beat_corrupt_0 = io_pb_beat_corrupt;
  wire            io_rel_pop_ready_0 = io_rel_pop_ready;
  wire [63:0]     io_rel_beat_data_0 = io_rel_beat_data;
  wire            io_rel_beat_corrupt_0 = io_rel_beat_corrupt;
  wire            io_bs_radr_ready_0 = io_bs_radr_ready;
  wire [63:0]     io_bs_rdat_data_0 = io_bs_rdat_data;
  wire            io_bs_wadr_ready_0 = io_bs_wadr_ready;
  wire [9:0]      io_evict_req_set_0 = io_evict_req_set;
  wire [2:0]      io_evict_req_way_0 = io_evict_req_way;
  wire [9:0]      io_grant_req_set_0 = io_grant_req_set;
  wire [2:0]      io_grant_req_way_0 = io_grant_req_way;
  wire [2:0]      resp_opcode_0 = 3'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:215:28
  wire [2:0]      resp_opcode_1 = 3'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:215:28
  wire [2:0]      resp_opcode_7 = 3'h4;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:215:28
  wire [2:0]      resp_opcode_5 = 3'h2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:215:28
  wire [2:0]      resp_opcode_2 = 3'h1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:215:28
  wire [2:0]      resp_opcode_3 = 3'h1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:215:28
  wire [2:0]      resp_opcode_4 = 3'h1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:215:28
  wire            io_bs_radr_bits_noop = 1'h0;
  wire            io_bs_wadr_bits_noop = 1'h0;
  wire [3:0]      s1_mask_sizeOH = 4'hF;	// src/main/scala/util/Misc.scala:202:81
  wire [3:0]      pre_s3_4_bypass_sizeOH = 4'hF;	// src/main/scala/util/Misc.scala:202:81
  wire [3:0]      pre_s3_5_bypass_sizeOH = 4'hF;	// src/main/scala/util/Misc.scala:202:81
  wire [3:0]      pre_s3_6_bypass_sizeOH = 4'hF;	// src/main/scala/util/Misc.scala:202:81
  wire [3:0]      s1_2_bypass_sizeOH = 4'hF;	// src/main/scala/util/Misc.scala:202:81
  wire [3:0]      s1_3_bypass_sizeOH = 4'hF;	// src/main/scala/util/Misc.scala:202:81
  wire [3:0]      s1_4_bypass_sizeOH = 4'hF;	// src/main/scala/util/Misc.scala:202:81
  wire            io_req_ready_0 = ~busy;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:84:21, :87:43
  wire            d_ready = io_d_ready_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:218:15
  wire            d_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:218:15
  wire [2:0]      d_bits_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:218:15
  wire [1:0]      d_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:218:15
  wire [2:0]      d_bits_size;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:218:15
  wire [5:0]      d_bits_source;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:218:15
  wire [2:0]      d_bits_sink;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:218:15
  wire            d_bits_denied;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:218:15
  wire [63:0]     d_bits_data;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:218:15
  wire            d_bits_corrupt;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:218:15
  wire            s1_valid_r;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:96:56
  wire [2:0]      s1_req_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:88:19
  wire [9:0]      s1_req_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:88:19
  wire [2:0]      s1_beat;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:102:56
  wire            s1_mask;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:92:76
  reg             s1_block_r;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:85:27
  reg  [2:0]      s1_counter;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:86:27
  reg             s1_req_reg_prio_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29
  reg             s1_req_reg_prio_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29
  reg             s1_req_reg_prio_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29
  reg             s1_req_reg_control;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29
  reg  [2:0]      s1_req_reg_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29
  reg  [2:0]      s1_req_reg_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29
  reg  [2:0]      s1_req_reg_size;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29
  reg  [5:0]      s1_req_reg_source;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29
  reg  [14:0]     s1_req_reg_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29
  reg  [5:0]      s1_req_reg_offset;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29
  reg  [5:0]      s1_req_reg_put;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29
  reg  [9:0]      s1_req_reg_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29
  reg  [2:0]      s1_req_reg_sink;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29
  reg  [2:0]      s1_req_reg_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29
  reg             s1_req_reg_bad;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29
  wire            s1_req_prio_0 = busy ? s1_req_reg_prio_0 : io_req_bits_prio_0_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:84:21, :87:29, :88:19
  wire            s1_req_prio_1 = busy ? s1_req_reg_prio_1 : io_req_bits_prio_1_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:84:21, :87:29, :88:19
  wire            s1_req_prio_2 = busy ? s1_req_reg_prio_2 : io_req_bits_prio_2_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:84:21, :87:29, :88:19
  wire            s1_req_control = busy ? s1_req_reg_control : io_req_bits_control_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:84:21, :87:29, :88:19
  wire [2:0]      s1_req_opcode = busy ? s1_req_reg_opcode : io_req_bits_opcode_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:84:21, :87:29, :88:19
  wire [2:0]      s1_req_param = busy ? s1_req_reg_param : io_req_bits_param_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:84:21, :87:29, :88:19
  wire [2:0]      s1_req_size = busy ? s1_req_reg_size : io_req_bits_size_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:84:21, :87:29, :88:19
  wire [5:0]      s1_req_source = busy ? s1_req_reg_source : io_req_bits_source_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:84:21, :87:29, :88:19
  wire [14:0]     s1_req_tag = busy ? s1_req_reg_tag : io_req_bits_tag_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:84:21, :87:29, :88:19
  wire [5:0]      s1_req_offset = busy ? s1_req_reg_offset : io_req_bits_offset_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:84:21, :87:29, :88:19
  wire [5:0]      s1_req_put = busy ? s1_req_reg_put : io_req_bits_put_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:84:21, :87:29, :88:19
  assign s1_req_set = busy ? s1_req_reg_set : io_req_bits_set_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:84:21, :87:29, :88:19
  wire [2:0]      s1_req_sink = busy ? s1_req_reg_sink : io_req_bits_sink_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:84:21, :87:29, :88:19
  assign s1_req_way = busy ? s1_req_reg_way : io_req_bits_way_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:84:21, :87:29, :88:19
  wire            s1_req_bad = busy ? s1_req_reg_bad : io_req_bits_bad_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:84:21, :87:29, :88:19
  wire [9:0]      io_bs_radr_bits_set_0 = s1_req_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:88:19
  wire [2:0]      io_bs_radr_bits_way_0 = s1_req_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:88:19
  wire            _s1_valid_T = busy | io_req_valid_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:84:21, :90:40
  reg             s1_latch_bypass;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:90:32
  reg             s1_bypass_r;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:91:62
  wire            s1_x_bypass;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:89:25
  wire            s1_bypass = s1_latch_bypass ? s1_x_bypass : s1_bypass_r;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:89:25, :90:32, :91:{22,62}
  wire [1:0]      s1_mask_sizeOH_shiftAmount = s1_req_size[1:0];	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:88:19
  assign s1_mask = ~s1_bypass;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:91:22, :92:{76,78}
  wire            io_bs_radr_bits_mask_0 = s1_mask;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:92:76
  wire            _s1_single_T_2 = s1_req_opcode == 3'h6;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:88:19, :93:33
  wire            s1_grant = _s1_single_T_2 & s1_req_param == 3'h2 | (&s1_req_opcode);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:88:19, :93:{33,50,66,76,93}
  wire            s1_need_r =
    s1_mask & s1_req_prio_0 & s1_req_opcode != 3'h5 & ~s1_grant
    & ((|s1_req_opcode) | s1_req_size < 3'h3);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:88:19, :92:76, :93:76, :94:{31,49,66,75,78,88}, :95:{34,50,65}
  assign s1_valid_r = _s1_valid_T & s1_need_r & ~s1_block_r;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:85:27, :90:40, :94:88, :96:{43,56,59}
  wire            io_bs_radr_valid_0 = s1_valid_r;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:96:56
  wire            s1_need_pb = s1_req_prio_0 ? ~(s1_req_opcode[2]) : s1_req_opcode[0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:88:19, :97:{23,40,54,72}
  wire            s1_single =
    s1_req_prio_0 ? s1_req_opcode == 3'h5 | s1_grant : _s1_single_T_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:88:19, :93:{33,76}, :98:{22,53,62}
  wire            s1_retires = ~s1_single;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:98:22, :99:20
  wire [12:0]     _s1_beats1_T_1 = 13'h3F << s1_req_size;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:88:19, src/main/scala/util/package.scala:235:71
  wire [2:0]      s1_beats1 = s1_single ? 3'h0 : ~(_s1_beats1_T_1[5:3]);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:98:22, :101:22, src/main/scala/util/package.scala:235:{46,71,76}
  assign s1_beat = s1_req_offset[5:3] | s1_counter;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:86:27, :88:19, :102:{32,56}
  wire [2:0]      io_bs_radr_bits_beat_0 = s1_beat;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:102:56
  wire            s1_last = s1_counter == s1_beats1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:86:27, :101:22, :103:28
  wire            s1_first = s1_counter == 3'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:86:27, :104:29
  reg             queue_io_enq_valid_REG;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:121:40
  reg             queue_io_enq_valid_REG_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:121:32
  wire            s1_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:74:22
  wire            s2_ready;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:77:22
  wire            s2_latch = s1_valid & s2_ready;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:74:22, :77:22, :129:18, :146:27
  assign s1_valid = _s1_valid_T & (~s1_valid_r | io_bs_radr_ready_0);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:74:22, :90:40, :96:56, :141:{38,42,54}
  reg             s2_full;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:147:24
  reg             s2_valid_pb;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:148:28
  reg  [2:0]      s2_beat;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:149:26
  reg             s2_bypass;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:150:28
  reg             s2_req_prio_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25
  reg             s2_req_prio_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25
  reg             s2_req_prio_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25
  reg             s2_req_control;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25
  reg  [2:0]      s2_req_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25
  reg  [2:0]      s2_req_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25
  reg  [2:0]      s2_req_size;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25
  reg  [5:0]      s2_req_source;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25
  reg  [14:0]     s2_req_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25
  reg  [5:0]      s2_req_offset;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25
  reg  [5:0]      s2_req_put;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25
  wire [5:0]      io_pb_pop_bits_index_0 = s2_req_put;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25
  wire [5:0]      io_rel_pop_bits_index_0 = s2_req_put;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25
  reg  [9:0]      s2_req_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25
  reg  [2:0]      s2_req_sink;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25
  reg  [2:0]      s2_req_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25
  reg             s2_req_bad;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25
  reg             s2_last;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:152:26
  wire            io_pb_pop_bits_last_0 = s2_last;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:152:26
  wire            io_rel_pop_bits_last_0 = s2_last;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:152:26
  reg             s2_need_r;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:153:28
  reg             s2_need_pb;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:154:29
  reg             s2_retires;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:155:29
  reg             s2_need_d;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:156:28
  reg  [63:0]     s2_pdata_r_data;	// src/main/scala/util/package.scala:80:63
  reg  [7:0]      s2_pdata_r_mask;	// src/main/scala/util/package.scala:80:63
  reg             s2_pdata_r_corrupt;	// src/main/scala/util/package.scala:80:63
  wire [63:0]     s2_pdata_raw_data;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:157:26
  wire [7:0]      s2_pdata_raw_mask;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:157:26
  wire [63:0]     s2_pdata_data = s2_valid_pb ? s2_pdata_raw_data : s2_pdata_r_data;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:148:28, :157:26, src/main/scala/util/package.scala:80:{42,63}
  wire            s2_pdata_raw_corrupt;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:157:26
  wire [7:0]      s2_pdata_mask = s2_valid_pb ? s2_pdata_raw_mask : s2_pdata_r_mask;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:148:28, :157:26, src/main/scala/util/package.scala:80:{42,63}
  wire            s2_pdata_corrupt =
    s2_valid_pb ? s2_pdata_raw_corrupt : s2_pdata_r_corrupt;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:148:28, :157:26, src/main/scala/util/package.scala:80:{42,63}
  assign s2_pdata_raw_data = s2_req_prio_0 ? io_pb_beat_data_0 : io_rel_beat_data_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :157:26, :160:30
  assign s2_pdata_raw_mask = s2_req_prio_0 ? io_pb_beat_mask_0 : 8'hFF;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :157:26, :161:30
  assign s2_pdata_raw_corrupt =
    s2_req_prio_0 ? io_pb_beat_corrupt_0 : io_rel_beat_corrupt_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :157:26, :162:30
  wire            io_pb_pop_valid_0 = s2_valid_pb & s2_req_prio_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:148:28, :151:25, :164:34
  wire            io_rel_pop_valid_0 = s2_valid_pb & ~s2_req_prio_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:148:28, :151:25, :167:{35,38}
  wire            pb_ready = s2_req_prio_0 ? io_pb_pop_ready_0 : io_rel_pop_ready_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :175:21
  wire            s2_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:75:22
  wire            s3_ready;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:78:22
  wire            s3_latch = s2_valid & s3_ready;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:75:22, :78:22, :177:18, :189:27
  assign s2_valid = s2_full & (~s2_valid_pb | pb_ready);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:75:22, :147:24, :148:28, :175:21, :183:{23,27,40}
  assign s2_ready = ~s2_full | s3_ready & (~s2_valid_pb | pb_ready);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:77:22, :78:22, :147:24, :148:28, :175:21, :183:27, :184:{15,24,37,54}
  reg             s3_full;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:190:24
  reg             s3_valid_d;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:191:27
  assign d_valid = s3_valid_d;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:191:27, :218:15
  reg  [2:0]      s3_beat;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:192:26
  wire [2:0]      pre_s3_beat = s3_latch ? s2_beat : s3_beat;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:149:26, :189:27, :192:26, :319:24
  reg             s3_bypass;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:193:28
  reg             s3_req_prio_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25
  reg             s3_req_prio_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25
  reg             s3_req_prio_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25
  reg             s3_req_control;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25
  reg  [2:0]      s3_req_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25
  reg  [2:0]      s3_req_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25
  reg  [2:0]      s3_req_size;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25
  assign d_bits_size = s3_req_size;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :218:15
  reg  [5:0]      s3_req_source;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25
  assign d_bits_source = s3_req_source;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :218:15
  reg  [14:0]     s3_req_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25
  reg  [5:0]      s3_req_offset;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25
  reg  [5:0]      s3_req_put;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25
  reg  [9:0]      s3_req_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25
  reg  [2:0]      s3_req_sink;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25
  assign d_bits_sink = s3_req_sink;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :218:15
  reg  [2:0]      s3_req_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25
  reg             s3_req_bad;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25
  assign d_bits_denied = s3_req_bad;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :218:15
  wire            pre_s3_req_prio_0 = s3_latch ? s2_req_prio_0 : s3_req_prio_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :189:27, :194:25, :315:24
  wire            pre_s3_req_prio_1 = s3_latch ? s2_req_prio_1 : s3_req_prio_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :189:27, :194:25, :315:24
  wire            pre_s3_req_prio_2 = s3_latch ? s2_req_prio_2 : s3_req_prio_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :189:27, :194:25, :315:24
  wire            pre_s3_req_control = s3_latch ? s2_req_control : s3_req_control;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :189:27, :194:25, :315:24
  wire [2:0]      pre_s3_req_opcode = s3_latch ? s2_req_opcode : s3_req_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :189:27, :194:25, :315:24
  wire [2:0]      pre_s3_req_param = s3_latch ? s2_req_param : s3_req_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :189:27, :194:25, :315:24
  wire [2:0]      pre_s3_req_size = s3_latch ? s2_req_size : s3_req_size;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :189:27, :194:25, :315:24
  wire [5:0]      pre_s3_req_source = s3_latch ? s2_req_source : s3_req_source;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :189:27, :194:25, :315:24
  wire [14:0]     pre_s3_req_tag = s3_latch ? s2_req_tag : s3_req_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :189:27, :194:25, :315:24
  wire [5:0]      pre_s3_req_offset = s3_latch ? s2_req_offset : s3_req_offset;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :189:27, :194:25, :315:24
  wire [5:0]      pre_s3_req_put = s3_latch ? s2_req_put : s3_req_put;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :189:27, :194:25, :315:24
  wire [9:0]      pre_s3_req_set = s3_latch ? s2_req_set : s3_req_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :189:27, :194:25, :315:24
  wire [2:0]      pre_s3_req_sink = s3_latch ? s2_req_sink : s3_req_sink;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :189:27, :194:25, :315:24
  wire [2:0]      pre_s3_req_way = s3_latch ? s2_req_way : s3_req_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :189:27, :194:25, :315:24
  wire            pre_s3_req_bad = s3_latch ? s2_req_bad : s3_req_bad;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :189:27, :194:25, :315:24
  wire [2:0]      s3_adjusted_opcode = s3_req_bad ? 3'h4 : s3_req_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :195:31
  reg             s3_last;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:196:26
  reg  [63:0]     s3_pdata_data;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:197:27
  reg  [7:0]      s3_pdata_mask;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:197:27
  reg             s3_pdata_corrupt;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:197:27
  reg             s3_need_pb;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:198:29
  reg             s3_retires;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:199:29
  reg             s3_need_r;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:200:28
  wire            s3_acq = s3_req_opcode == 3'h6 | (&s3_req_opcode);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :202:{30,47,64}
  wire [63:0]     s3_bypass_data;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:206:28
  wire [63:0]     s3_rdata = s3_bypass ? s3_bypass_data : _queue_io_deq_bits_data;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:120:21, :193:28, :206:28, :210:75
  assign d_bits_data = s3_rdata;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:210:75, :218:15
  wire [2:0]      grant = {2'h2, s3_req_param != 3'h2};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :214:{18,32}
  wire [2:0]      resp_opcode_6 = grant;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:214:18, :215:28
  wire            io_d_valid_0 = d_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:218:15
  wire [2:0]      io_d_bits_opcode_0 = d_bits_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:218:15
  wire [1:0]      io_d_bits_param_0 = d_bits_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:218:15
  wire [2:0]      io_d_bits_size_0 = d_bits_size;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:218:15
  wire [5:0]      io_d_bits_source_0 = d_bits_source;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:218:15
  wire [2:0]      io_d_bits_sink_0 = d_bits_sink;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:218:15
  wire            io_d_bits_denied_0 = d_bits_denied;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:218:15
  wire [63:0]     io_d_bits_data_0 = d_bits_data;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:218:15
  wire            io_d_bits_corrupt_0 = d_bits_corrupt;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:218:15
  wire [7:0][2:0] _GEN =
    {{3'h4}, {resp_opcode_6}, {3'h2}, {3'h1}, {3'h1}, {3'h1}, {3'h0}, {3'h0}};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:215:28, :222:24
  assign d_bits_opcode = s3_req_prio_0 ? _GEN[s3_req_opcode] : 3'h6;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :218:15, :222:24
  assign d_bits_param = s3_req_prio_0 & s3_acq ? {1'h0, s3_req_param == 3'h0} : 2'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :202:47, :218:15, :223:{24,40,54,68}
  wire            s3_valid;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:76:22
  wire            s4_ready;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:79:22
  assign d_bits_corrupt = s3_req_bad & d_bits_opcode[0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :218:15, :229:{32,48}
  wire            _queue_io_deq_ready_T = s3_valid & s4_ready;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:76:22, :79:22, :231:34
  assign s3_valid = s3_full & (~s3_valid_d | d_ready);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:76:22, :190:24, :191:27, :218:15, :241:{23,27,39}
  assign s3_ready = ~s3_full | s4_ready & (~s3_valid_d | d_ready);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:78:22, :79:22, :190:24, :191:27, :218:15, :232:11, :241:27, :242:{24,37,53}
  wire            s4_latch = s3_valid & s3_retires & s4_ready;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:76:22, :79:22, :199:29, :247:{27,41}
  reg             s4_full;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:248:24
  reg  [2:0]      s4_beat;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:249:26
  wire [2:0]      io_bs_wadr_bits_beat_0 = s4_beat;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:249:26
  wire [2:0]      pre_s4_beat = s4_latch ? s3_beat : s4_beat;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:192:26, :247:41, :249:26, :320:24
  reg             s4_need_r;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:250:28
  reg             s4_need_bs;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:251:29
  reg             s4_need_pb;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:252:29
  reg             s4_req_prio_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25
  reg             s4_req_prio_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25
  reg             s4_req_prio_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25
  reg             s4_req_control;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25
  reg  [2:0]      s4_req_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25
  reg  [2:0]      s4_req_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25
  reg  [2:0]      s4_req_size;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25
  reg  [5:0]      s4_req_source;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25
  reg  [14:0]     s4_req_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25
  reg  [5:0]      s4_req_offset;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25
  reg  [5:0]      s4_req_put;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25
  reg  [9:0]      s4_req_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25
  wire [9:0]      io_bs_wadr_bits_set_0 = s4_req_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25
  reg  [2:0]      s4_req_sink;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25
  reg  [2:0]      s4_req_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25
  wire [2:0]      io_bs_wadr_bits_way_0 = s4_req_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25
  reg             s4_req_bad;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25
  wire            pre_s4_req_prio_0 = s4_latch ? s3_req_prio_0 : s4_req_prio_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :247:41, :253:25, :316:24
  wire            pre_s4_req_prio_1 = s4_latch ? s3_req_prio_1 : s4_req_prio_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :247:41, :253:25, :316:24
  wire            pre_s4_req_prio_2 = s4_latch ? s3_req_prio_2 : s4_req_prio_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :247:41, :253:25, :316:24
  wire            pre_s4_req_control = s4_latch ? s3_req_control : s4_req_control;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :247:41, :253:25, :316:24
  wire [2:0]      pre_s4_req_opcode = s4_latch ? s3_req_opcode : s4_req_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :247:41, :253:25, :316:24
  wire [2:0]      pre_s4_req_param = s4_latch ? s3_req_param : s4_req_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :247:41, :253:25, :316:24
  wire [2:0]      pre_s4_req_size = s4_latch ? s3_req_size : s4_req_size;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :247:41, :253:25, :316:24
  wire [5:0]      pre_s4_req_source = s4_latch ? s3_req_source : s4_req_source;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :247:41, :253:25, :316:24
  wire [14:0]     pre_s4_req_tag = s4_latch ? s3_req_tag : s4_req_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :247:41, :253:25, :316:24
  wire [5:0]      pre_s4_req_offset = s4_latch ? s3_req_offset : s4_req_offset;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :247:41, :253:25, :316:24
  wire [5:0]      pre_s4_req_put = s4_latch ? s3_req_put : s4_req_put;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :247:41, :253:25, :316:24
  wire [9:0]      pre_s4_req_set = s4_latch ? s3_req_set : s4_req_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :247:41, :253:25, :316:24
  wire [2:0]      pre_s4_req_sink = s4_latch ? s3_req_sink : s4_req_sink;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :247:41, :253:25, :316:24
  wire [2:0]      pre_s4_req_way = s4_latch ? s3_req_way : s4_req_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :247:41, :253:25, :316:24
  wire            pre_s4_req_bad = s4_latch ? s3_req_bad : s4_req_bad;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :247:41, :253:25, :316:24
  reg  [2:0]      s4_adjusted_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:254:37
  reg  [63:0]     s4_pdata_data;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:255:27
  reg  [7:0]      s4_pdata_mask;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:255:27
  reg             s4_pdata_corrupt;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:255:27
  reg  [63:0]     s4_rdata;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:256:27
  wire            io_bs_wadr_valid_0 = s4_full & s4_need_bs;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:248:24, :251:29, :270:31
  wire            io_bs_wadr_bits_mask_0 = |s4_pdata_mask;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:255:27, :275:87
  `ifndef SYNTHESIS	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:123:10
    always @(posedge clock) begin	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:123:10
      if (~reset & ~(~queue_io_enq_valid_REG_1 | _queue_io_enq_ready)) begin	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:120:21, :121:32, :123:{10,11,31}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:123:10
          $error("Assertion failed\n    at SourceD.scala:123 assert (!queue.io.enq.valid || queue.io.enq.ready)\n");	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:123:10
        if (`STOP_COND_)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:123:10
          $fatal;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:123:10
      end
      if (~reset & ~(~s3_full | ~s3_need_r | _queue_io_deq_valid)) begin	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:120:21, :123:10, :190:24, :200:28, :232:{10,11,20,23,34}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:232:10
          $error("Assertion failed\n    at SourceD.scala:232 assert (!s3_full || !s3_need_r || queue.io.deq.valid)\n");	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:232:10
        if (`STOP_COND_)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:232:10
          $fatal;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:232:10
      end
      if (~reset & s4_full & s4_need_pb & s4_pdata_corrupt) begin	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:123:10, :248:24, :252:29, :255:27, :277:{10,21,35}
        if (`ASSERT_VERBOSE_COND_)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:277:10
          $error("Assertion failed: Data poisoning unsupported\n    at SourceD.scala:277 assert (!(s4_full && s4_need_pb && s4_pdata.corrupt), \"Data poisoning unsupported\")\n");	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:277:10
        if (`STOP_COND_)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:277:10
          $fatal;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:277:10
      end
    end // always @(posedge)
  `endif // not def SYNTHESIS
  assign s4_ready = ~s3_retires | ~s4_full | io_bs_wadr_ready_0 | ~s4_need_bs;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:79:22, :199:29, :248:24, :251:29, :290:29, :293:{15,27,30,39,59}
  wire            retire = s4_full & (io_bs_wadr_ready_0 | ~s4_need_bs);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:248:24, :251:29, :290:29, :300:{24,45}
  reg             s5_req_prio_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26
  reg             s5_req_prio_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26
  reg             s5_req_prio_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26
  reg             s5_req_control;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26
  reg  [2:0]      s5_req_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26
  reg  [2:0]      s5_req_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26
  reg  [2:0]      s5_req_size;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26
  reg  [5:0]      s5_req_source;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26
  reg  [14:0]     s5_req_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26
  reg  [5:0]      s5_req_offset;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26
  reg  [5:0]      s5_req_put;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26
  reg  [9:0]      s5_req_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26
  reg  [2:0]      s5_req_sink;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26
  reg  [2:0]      s5_req_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26
  reg             s5_req_bad;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26
  wire            pre_s5_req_prio_0 = retire ? s4_req_prio_0 : s5_req_prio_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25, :300:24, :302:26, :317:24
  wire            pre_s5_req_prio_1 = retire ? s4_req_prio_1 : s5_req_prio_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25, :300:24, :302:26, :317:24
  wire            pre_s5_req_prio_2 = retire ? s4_req_prio_2 : s5_req_prio_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25, :300:24, :302:26, :317:24
  wire            pre_s5_req_control = retire ? s4_req_control : s5_req_control;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25, :300:24, :302:26, :317:24
  wire [2:0]      pre_s5_req_opcode = retire ? s4_req_opcode : s5_req_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25, :300:24, :302:26, :317:24
  wire [2:0]      pre_s5_req_param = retire ? s4_req_param : s5_req_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25, :300:24, :302:26, :317:24
  wire [2:0]      pre_s5_req_size = retire ? s4_req_size : s5_req_size;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25, :300:24, :302:26, :317:24
  wire [5:0]      pre_s5_req_source = retire ? s4_req_source : s5_req_source;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25, :300:24, :302:26, :317:24
  wire [14:0]     pre_s5_req_tag = retire ? s4_req_tag : s5_req_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25, :300:24, :302:26, :317:24
  wire [5:0]      pre_s5_req_offset = retire ? s4_req_offset : s5_req_offset;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25, :300:24, :302:26, :317:24
  wire [5:0]      pre_s5_req_put = retire ? s4_req_put : s5_req_put;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25, :300:24, :302:26, :317:24
  wire [9:0]      pre_s5_req_set = retire ? s4_req_set : s5_req_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25, :300:24, :302:26, :317:24
  wire [2:0]      pre_s5_req_sink = retire ? s4_req_sink : s5_req_sink;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25, :300:24, :302:26, :317:24
  wire [2:0]      pre_s5_req_way = retire ? s4_req_way : s5_req_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25, :300:24, :302:26, :317:24
  wire            pre_s5_req_bad = retire ? s4_req_bad : s5_req_bad;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25, :300:24, :302:26, :317:24
  reg  [2:0]      s5_beat;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:303:26
  wire [2:0]      pre_s5_beat = retire ? s4_beat : s5_beat;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:249:26, :300:24, :303:26, :321:24
  reg  [63:0]     s5_dat;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:304:26
  wire [63:0]     pre_s5_dat = retire ? _atomics_io_data_out : s5_dat;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:258:23, :300:24, :304:26, :323:24
  reg             s6_req_prio_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:306:26
  reg             s6_req_prio_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:306:26
  reg             s6_req_prio_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:306:26
  reg             s6_req_control;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:306:26
  reg  [2:0]      s6_req_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:306:26
  reg  [2:0]      s6_req_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:306:26
  reg  [2:0]      s6_req_size;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:306:26
  reg  [5:0]      s6_req_source;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:306:26
  reg  [14:0]     s6_req_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:306:26
  reg  [5:0]      s6_req_offset;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:306:26
  reg  [5:0]      s6_req_put;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:306:26
  reg  [9:0]      s6_req_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:306:26
  reg  [2:0]      s6_req_sink;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:306:26
  reg  [2:0]      s6_req_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:306:26
  reg             s6_req_bad;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:306:26
  wire            pre_s6_req_prio_0 = retire ? s5_req_prio_0 : s6_req_prio_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:300:24, :302:26, :306:26, :318:24
  wire            pre_s6_req_prio_1 = retire ? s5_req_prio_1 : s6_req_prio_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:300:24, :302:26, :306:26, :318:24
  wire            pre_s6_req_prio_2 = retire ? s5_req_prio_2 : s6_req_prio_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:300:24, :302:26, :306:26, :318:24
  wire            pre_s6_req_control = retire ? s5_req_control : s6_req_control;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:300:24, :302:26, :306:26, :318:24
  wire [2:0]      pre_s6_req_opcode = retire ? s5_req_opcode : s6_req_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:300:24, :302:26, :306:26, :318:24
  wire [2:0]      pre_s6_req_param = retire ? s5_req_param : s6_req_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:300:24, :302:26, :306:26, :318:24
  wire [2:0]      pre_s6_req_size = retire ? s5_req_size : s6_req_size;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:300:24, :302:26, :306:26, :318:24
  wire [5:0]      pre_s6_req_source = retire ? s5_req_source : s6_req_source;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:300:24, :302:26, :306:26, :318:24
  wire [14:0]     pre_s6_req_tag = retire ? s5_req_tag : s6_req_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:300:24, :302:26, :306:26, :318:24
  wire [5:0]      pre_s6_req_offset = retire ? s5_req_offset : s6_req_offset;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:300:24, :302:26, :306:26, :318:24
  wire [5:0]      pre_s6_req_put = retire ? s5_req_put : s6_req_put;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:300:24, :302:26, :306:26, :318:24
  wire [9:0]      pre_s6_req_set = retire ? s5_req_set : s6_req_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:300:24, :302:26, :306:26, :318:24
  wire [2:0]      pre_s6_req_sink = retire ? s5_req_sink : s6_req_sink;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:300:24, :302:26, :306:26, :318:24
  wire [2:0]      pre_s6_req_way = retire ? s5_req_way : s6_req_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:300:24, :302:26, :306:26, :318:24
  wire            pre_s6_req_bad = retire ? s5_req_bad : s6_req_bad;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:300:24, :302:26, :306:26, :318:24
  reg  [2:0]      s6_beat;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:307:26
  wire [2:0]      pre_s6_beat = retire ? s5_beat : s6_beat;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:300:24, :303:26, :307:26, :322:24
  reg  [63:0]     s6_dat;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:308:26
  wire [63:0]     pre_s6_dat = retire ? s5_dat : s6_dat;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:300:24, :304:26, :308:26, :324:24
  reg  [63:0]     s7_dat;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:310:26
  wire [63:0]     pre_s7_dat = retire ? s6_dat : s7_dat;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:300:24, :308:26, :310:26, :325:24
  wire            pre_s4_full = s4_latch | ~(io_bs_wadr_ready_0 | ~s4_need_bs) & s4_full;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:247:41, :248:24, :251:29, :290:29, :326:{30,34,53,69}
  wire            pre_s3_4_match =
    pre_s4_req_set == pre_s3_req_set & pre_s4_req_way == pre_s3_req_way
    & pre_s4_beat == pre_s3_beat & pre_s4_full;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:315:24, :316:24, :319:24, :320:24, :326:30, :328:{40,59,77,96,111,127}
  wire            pre_s3_4_bypass = pre_s3_4_match;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:328:127, :332:28
  wire            pre_s3_5_match =
    pre_s5_req_set == pre_s3_req_set & pre_s5_req_way == pre_s3_req_way
    & pre_s5_beat == pre_s3_beat;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:315:24, :317:24, :319:24, :321:24, :329:{40,59,77,96,111}
  wire            pre_s3_5_bypass = pre_s3_5_match;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:329:96, :333:28
  wire            pre_s3_6_match =
    pre_s6_req_set == pre_s3_req_set & pre_s6_req_way == pre_s3_req_way
    & pre_s6_beat == pre_s3_beat;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:315:24, :318:24, :319:24, :322:24, :330:{40,59,77,96,111}
  wire            pre_s3_6_bypass = pre_s3_6_match;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:330:96, :334:28
  wire [1:0]      pre_s3_4_bypass_sizeOH_shiftAmount = pre_s4_req_size[1:0];	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:316:24
  wire [1:0]      pre_s3_5_bypass_sizeOH_shiftAmount = pre_s5_req_size[1:0];	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:317:24
  wire [1:0]      pre_s3_6_bypass_sizeOH_shiftAmount = pre_s6_req_size[1:0];	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:318:24
  reg             s3_bypass_data_REG;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:337:19
  reg  [63:0]     s3_bypass_data_REG_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:337:66
  assign s3_bypass_data =
    s3_bypass_data_REG ? _atomics_io_data_out : s3_bypass_data_REG_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:206:28, :210:75, :258:23, :337:{19,66}
  wire            s1_2_match =
    s2_req_set == s1_req_set & s2_req_way == s1_req_way & s2_beat == s1_beat & s2_full
    & s2_retires;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:88:19, :102:56, :147:24, :149:26, :151:25, :155:29, :344:{32,47,61,76,87,99,110}
  wire            s2 = s1_2_match;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:344:110, :350:25
  wire            s2_1 = s1_2_match;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:344:110, :350:25
  wire            s2_2 = s1_2_match;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:344:110, :350:25
  wire            s2_3 = s1_2_match;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:344:110, :350:25
  wire            s2_4 = s1_2_match;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:344:110, :350:25
  wire            s2_5 = s1_2_match;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:344:110, :350:25
  wire            s2_6 = s1_2_match;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:344:110, :350:25
  wire            s2_7 = s1_2_match;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:344:110, :350:25
  wire            s1_2_bypass = s1_2_match;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:344:110, :356:24
  wire            s1_3_match =
    s3_req_set == s1_req_set & s3_req_way == s1_req_way & s3_beat == s1_beat & s3_full
    & s3_retires;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:88:19, :102:56, :190:24, :192:26, :194:25, :199:29, :345:{32,47,61,76,87,99,110}
  wire            s1_3_bypass = s1_3_match;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:345:110, :357:24
  wire            s1_4_match =
    s4_req_set == s1_req_set & s4_req_way == s1_req_way & s4_beat == s1_beat & s4_full;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:88:19, :102:56, :248:24, :249:26, :253:25, :346:{32,47,61,76,87,99}
  wire            s1_4_bypass = s1_4_match;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:346:99, :358:24
  wire            s3 = ~s1_3_match;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:345:110, :351:25
  wire            s4 = ~s1_4_match;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:346:99, :352:25
  wire            s3_1 = ~s1_3_match;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:345:110, :351:25
  wire            s4_1 = ~s1_4_match;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:346:99, :352:25
  wire            s3_2 = ~s1_3_match;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:345:110, :351:25
  wire            s4_2 = ~s1_4_match;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:346:99, :352:25
  wire            s3_3 = ~s1_3_match;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:345:110, :351:25
  wire            s4_3 = ~s1_4_match;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:346:99, :352:25
  wire            s3_4 = ~s1_3_match;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:345:110, :351:25
  wire            s4_4 = ~s1_4_match;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:346:99, :352:25
  wire            s3_5 = ~s1_3_match;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:345:110, :351:25
  wire            s4_5 = ~s1_4_match;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:346:99, :352:25
  wire            s3_6 = ~s1_3_match;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:345:110, :351:25
  wire            s4_6 = ~s1_4_match;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:346:99, :352:25
  wire            s3_7 = ~s1_3_match;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:345:110, :351:25
  wire            s4_7 = ~s1_4_match;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:346:99, :352:25
  wire [1:0]      s1_2_bypass_sizeOH_shiftAmount = s2_req_size[1:0];	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25
  wire [1:0]      s1_3_bypass_sizeOH_shiftAmount = s3_req_size[1:0];	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25
  wire [1:0]      s1_4_bypass_sizeOH_shiftAmount = s4_req_size[1:0];	// src/main/scala/chisel3/util/OneHot.scala:64:49, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25
  assign s1_x_bypass = s1_2_bypass | s1_3_bypass | s1_4_bypass;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:89:25, :356:24, :357:24, :358:24, :360:{30,44}
  wire            io_evict_safe_0 =
    (~busy | io_evict_req_way_0 != s1_req_reg_way | io_evict_req_set_0 != s1_req_reg_set)
    & (~s2_full | io_evict_req_way_0 != s2_req_way | io_evict_req_set_0 != s2_req_set)
    & (~s3_full | io_evict_req_way_0 != s3_req_way | io_evict_req_set_0 != s3_req_set)
    & (~s4_full | io_evict_req_way_0 != s4_req_way | io_evict_req_set_0 != s4_req_set);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:84:21, :87:{29,43}, :147:24, :151:25, :184:15, :190:24, :194:25, :232:11, :248:24, :253:25, :293:30, :376:{15,35,54,74,94}, :377:{15,35,54,74,90}, :378:{15,35,54,74,90}, :379:{15,35,54,74}
  wire            io_grant_safe_0 =
    (~busy | io_grant_req_way_0 != s1_req_reg_way | io_grant_req_set_0 != s1_req_reg_set)
    & (~s2_full | io_grant_req_way_0 != s2_req_way | io_grant_req_set_0 != s2_req_set)
    & (~s3_full | io_grant_req_way_0 != s3_req_way | io_grant_req_set_0 != s3_req_set)
    & (~s4_full | io_grant_req_way_0 != s4_req_way | io_grant_req_set_0 != s4_req_set);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:84:21, :87:{29,43}, :147:24, :151:25, :184:15, :190:24, :194:25, :232:11, :248:24, :253:25, :293:30, :383:{15,35,54,74,94}, :384:{15,35,54,74,90}, :385:{15,35,54,74,90}, :386:{15,35,54,74}
  always @(posedge clock) begin
    automatic logic _queue_io_enq_valid_T;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    _queue_io_enq_valid_T = io_bs_radr_ready_0 & io_bs_radr_valid_0;	// src/main/scala/chisel3/util/Decoupled.scala:52:35
    if (reset) begin
      busy <= 1'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:84:21
      s1_block_r <= 1'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:85:27
      s1_counter <= 3'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:86:27
      s2_full <= 1'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:147:24
      s2_valid_pb <= 1'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:148:28
      s3_full <= 1'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:190:24
      s3_valid_d <= 1'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:191:27
      s4_full <= 1'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:248:24
    end
    else begin
      busy <= ~(s2_latch & s1_last) & (io_req_valid_0 | busy);	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:84:21, :103:28, :128:{23,30}, :129:31, :132:20, :134:12, :146:27
      s1_block_r <= ~s2_latch & (_queue_io_enq_valid_T | s1_block_r);	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:85:27, :127:{26,39}, :129:31, :131:16, :146:27
      if (s2_latch) begin	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:129:18, :146:27
        if (s1_last)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:103:28
          s1_counter <= 3'h0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:86:27
        else	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:103:28
          s1_counter <= s1_counter + 3'h1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:86:27, :130:30
      end
      s2_full <= s2_latch | ~s3_latch & s2_full;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:146:27, :147:24, :177:{31,41}, :179:{19,29}, :189:27
      if (s2_latch)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:146:27
        s2_valid_pb <= s1_need_pb;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:97:23, :148:28
      else	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:146:27
        s2_valid_pb <= ~pb_ready & s2_valid_pb;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:148:28, :175:21, :176:{19,33}
      s3_full <= s3_latch | ~_queue_io_deq_ready_T & s3_full;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:189:27, :190:24, :231:34, :235:{31,41}, :237:{19,29}
      if (s3_latch)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:189:27
        s3_valid_d <= s2_need_d;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:156:28, :191:27
      else	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:189:27
        s3_valid_d <= ~d_ready & s3_valid_d;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:191:27, :218:15, :234:{18,31}
      s4_full <= s4_latch | ~(io_bs_wadr_ready_0 | ~s4_need_bs) & s4_full;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:247:41, :248:24, :251:29, :290:{26,29,42,52}, :291:{19,29}
    end
    if (~busy & io_req_valid_0) begin	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:84:21, :87:{43,49}
      s1_req_reg_prio_0 <= io_req_bits_prio_0_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29
      s1_req_reg_prio_1 <= io_req_bits_prio_1_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29
      s1_req_reg_prio_2 <= io_req_bits_prio_2_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29
      s1_req_reg_control <= io_req_bits_control_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29
      s1_req_reg_opcode <= io_req_bits_opcode_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29
      s1_req_reg_param <= io_req_bits_param_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29
      s1_req_reg_size <= io_req_bits_size_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29
      s1_req_reg_source <= io_req_bits_source_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29
      s1_req_reg_tag <= io_req_bits_tag_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29
      s1_req_reg_offset <= io_req_bits_offset_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29
      s1_req_reg_put <= io_req_bits_put_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29
      s1_req_reg_set <= io_req_bits_set_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29
      s1_req_reg_sink <= io_req_bits_sink_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29
      s1_req_reg_way <= io_req_bits_way_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29
      s1_req_reg_bad <= io_req_bits_bad_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29
    end
    s1_latch_bypass <= ~_s1_valid_T | s2_ready;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:77:22, :90:{32,33,40,57}
    if (s1_latch_bypass)	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:90:32
      s1_bypass_r <= s1_x_bypass;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:89:25, :91:62
    queue_io_enq_valid_REG <= _queue_io_enq_valid_T;	// src/main/scala/chisel3/util/Decoupled.scala:52:35, src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:121:40
    queue_io_enq_valid_REG_1 <= queue_io_enq_valid_REG;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:121:{32,40}
    if (s2_latch) begin	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:146:27
      s2_beat <= s1_beat;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:102:56, :149:26
      s2_bypass <= s1_bypass;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:91:22, :150:28
      s2_req_prio_0 <= s1_req_prio_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:88:19, :151:25
      s2_req_prio_1 <= s1_req_prio_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:88:19, :151:25
      s2_req_prio_2 <= s1_req_prio_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:88:19, :151:25
      s2_req_control <= s1_req_control;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:88:19, :151:25
      s2_req_opcode <= s1_req_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:88:19, :151:25
      s2_req_param <= s1_req_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:88:19, :151:25
      s2_req_size <= s1_req_size;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:88:19, :151:25
      s2_req_source <= s1_req_source;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:88:19, :151:25
      s2_req_tag <= s1_req_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:88:19, :151:25
      s2_req_offset <= s1_req_offset;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:88:19, :151:25
      s2_req_put <= s1_req_put;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:88:19, :151:25
      s2_req_set <= s1_req_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:88:19, :151:25
      s2_req_sink <= s1_req_sink;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:88:19, :151:25
      s2_req_way <= s1_req_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:88:19, :151:25
      s2_req_bad <= s1_req_bad;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:88:19, :151:25
      s2_last <= s1_last;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:103:28, :152:26
      s2_need_r <= s1_need_r;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:94:88, :153:28
      s2_need_pb <= s1_need_pb;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:97:23, :154:29
      s2_retires <= s1_retires;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:99:20, :155:29
      s2_need_d <= ~s1_need_pb | s1_first;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:97:23, :104:29, :156:{28,29,41}
    end
    if (s2_valid_pb) begin	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:148:28
      s2_pdata_r_data <= s2_pdata_raw_data;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:157:26, src/main/scala/util/package.scala:80:63
      s2_pdata_r_mask <= s2_pdata_raw_mask;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:157:26, src/main/scala/util/package.scala:80:63
      s2_pdata_r_corrupt <= s2_pdata_raw_corrupt;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:157:26, src/main/scala/util/package.scala:80:63
    end
    if (s3_latch) begin	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:189:27
      s3_beat <= s2_beat;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:149:26, :192:26
      s3_bypass <= s2_bypass;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:150:28, :193:28
      s3_req_prio_0 <= s2_req_prio_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :194:25
      s3_req_prio_1 <= s2_req_prio_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :194:25
      s3_req_prio_2 <= s2_req_prio_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :194:25
      s3_req_control <= s2_req_control;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :194:25
      s3_req_opcode <= s2_req_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :194:25
      s3_req_param <= s2_req_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :194:25
      s3_req_size <= s2_req_size;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :194:25
      s3_req_source <= s2_req_source;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :194:25
      s3_req_tag <= s2_req_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :194:25
      s3_req_offset <= s2_req_offset;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :194:25
      s3_req_put <= s2_req_put;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :194:25
      s3_req_set <= s2_req_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :194:25
      s3_req_sink <= s2_req_sink;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :194:25
      s3_req_way <= s2_req_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :194:25
      s3_req_bad <= s2_req_bad;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :194:25
      s3_last <= s2_last;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:152:26, :196:26
      s3_pdata_data <= s2_pdata_data;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:197:27, src/main/scala/util/package.scala:80:42
      s3_pdata_mask <= s2_pdata_mask;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:197:27, src/main/scala/util/package.scala:80:42
      s3_pdata_corrupt <= s2_pdata_corrupt;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:197:27, src/main/scala/util/package.scala:80:42
      s3_need_pb <= s2_need_pb;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:154:29, :198:29
      s3_retires <= s2_retires;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:155:29, :199:29
      s3_need_r <= s2_need_r;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:153:28, :200:28
    end
    if (s4_latch) begin	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:247:41
      s4_beat <= s3_beat;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:192:26, :249:26
      s4_need_r <= s3_need_r;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:200:28, :250:28
      s4_need_bs <= s3_need_pb;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:198:29, :251:29
      s4_need_pb <= s3_need_pb;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:198:29, :252:29
      s4_req_prio_0 <= s3_req_prio_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :253:25
      s4_req_prio_1 <= s3_req_prio_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :253:25
      s4_req_prio_2 <= s3_req_prio_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :253:25
      s4_req_control <= s3_req_control;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :253:25
      s4_req_opcode <= s3_req_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :253:25
      s4_req_param <= s3_req_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :253:25
      s4_req_size <= s3_req_size;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :253:25
      s4_req_source <= s3_req_source;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :253:25
      s4_req_tag <= s3_req_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :253:25
      s4_req_offset <= s3_req_offset;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :253:25
      s4_req_put <= s3_req_put;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :253:25
      s4_req_set <= s3_req_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :253:25
      s4_req_sink <= s3_req_sink;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :253:25
      s4_req_way <= s3_req_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :253:25
      s4_req_bad <= s3_req_bad;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25, :253:25
      s4_adjusted_opcode <= s3_adjusted_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:195:31, :254:37
      s4_pdata_data <= s3_pdata_data;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:197:27, :255:27
      s4_pdata_mask <= s3_pdata_mask;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:197:27, :255:27
      s4_pdata_corrupt <= s3_pdata_corrupt;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:197:27, :255:27
      s4_rdata <= s3_rdata;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:210:75, :256:27
    end
    if (retire) begin	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:300:24
      s5_req_prio_0 <= s4_req_prio_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25, :302:26
      s5_req_prio_1 <= s4_req_prio_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25, :302:26
      s5_req_prio_2 <= s4_req_prio_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25, :302:26
      s5_req_control <= s4_req_control;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25, :302:26
      s5_req_opcode <= s4_req_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25, :302:26
      s5_req_param <= s4_req_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25, :302:26
      s5_req_size <= s4_req_size;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25, :302:26
      s5_req_source <= s4_req_source;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25, :302:26
      s5_req_tag <= s4_req_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25, :302:26
      s5_req_offset <= s4_req_offset;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25, :302:26
      s5_req_put <= s4_req_put;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25, :302:26
      s5_req_set <= s4_req_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25, :302:26
      s5_req_sink <= s4_req_sink;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25, :302:26
      s5_req_way <= s4_req_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25, :302:26
      s5_req_bad <= s4_req_bad;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25, :302:26
      s5_beat <= s4_beat;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:249:26, :303:26
      s5_dat <= _atomics_io_data_out;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:258:23, :304:26
      s6_req_prio_0 <= s5_req_prio_0;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26, :306:26
      s6_req_prio_1 <= s5_req_prio_1;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26, :306:26
      s6_req_prio_2 <= s5_req_prio_2;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26, :306:26
      s6_req_control <= s5_req_control;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26, :306:26
      s6_req_opcode <= s5_req_opcode;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26, :306:26
      s6_req_param <= s5_req_param;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26, :306:26
      s6_req_size <= s5_req_size;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26, :306:26
      s6_req_source <= s5_req_source;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26, :306:26
      s6_req_tag <= s5_req_tag;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26, :306:26
      s6_req_offset <= s5_req_offset;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26, :306:26
      s6_req_put <= s5_req_put;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26, :306:26
      s6_req_set <= s5_req_set;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26, :306:26
      s6_req_sink <= s5_req_sink;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26, :306:26
      s6_req_way <= s5_req_way;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26, :306:26
      s6_req_bad <= s5_req_bad;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26, :306:26
      s6_beat <= s5_beat;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:303:26, :307:26
      s6_dat <= s5_dat;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:304:26, :308:26
      s7_dat <= s6_dat;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:308:26, :310:26
    end
    s3_bypass_data_REG <= pre_s3_4_bypass;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:332:28, :337:19
    s3_bypass_data_REG_1 <=
      pre_s3_5_bypass ? pre_s5_dat : pre_s3_6_bypass ? pre_s6_dat : pre_s7_dat;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:210:75, :323:24, :324:24, :325:24, :333:28, :334:28, :337:66
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_
    `ifdef FIRRTL_BEFORE_INITIAL
      `FIRRTL_BEFORE_INITIAL
    `endif // FIRRTL_BEFORE_INITIAL
    initial begin
      automatic logic [31:0] _RANDOM[0:30];
      `ifdef INIT_RANDOM_PROLOG_
        `INIT_RANDOM_PROLOG_
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT
        for (logic [4:0] i = 5'h0; i < 5'h1F; i += 5'h1) begin
          _RANDOM[i] = `RANDOM;
        end
        busy = _RANDOM[5'h0][0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:84:21
        s1_block_r = _RANDOM[5'h0][1];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:84:21, :85:27
        s1_counter = _RANDOM[5'h0][4:2];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:84:21, :86:27
        s1_req_reg_prio_0 = _RANDOM[5'h0][5];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:84:21, :87:29
        s1_req_reg_prio_1 = _RANDOM[5'h0][6];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:84:21, :87:29
        s1_req_reg_prio_2 = _RANDOM[5'h0][7];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:84:21, :87:29
        s1_req_reg_control = _RANDOM[5'h0][8];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:84:21, :87:29
        s1_req_reg_opcode = _RANDOM[5'h0][11:9];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:84:21, :87:29
        s1_req_reg_param = _RANDOM[5'h0][14:12];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:84:21, :87:29
        s1_req_reg_size = _RANDOM[5'h0][17:15];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:84:21, :87:29
        s1_req_reg_source = _RANDOM[5'h0][23:18];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:84:21, :87:29
        s1_req_reg_tag = {_RANDOM[5'h0][31:24], _RANDOM[5'h1][6:0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:84:21, :87:29
        s1_req_reg_offset = _RANDOM[5'h1][12:7];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29
        s1_req_reg_put = _RANDOM[5'h1][18:13];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29
        s1_req_reg_set = _RANDOM[5'h1][28:19];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29
        s1_req_reg_sink = _RANDOM[5'h1][31:29];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29
        s1_req_reg_way = _RANDOM[5'h2][2:0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29
        s1_req_reg_bad = _RANDOM[5'h2][3];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29
        s1_latch_bypass = _RANDOM[5'h2][4];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29, :90:32
        s1_bypass_r = _RANDOM[5'h2][5];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29, :91:62
        queue_io_enq_valid_REG = _RANDOM[5'h2][6];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29, :121:40
        queue_io_enq_valid_REG_1 = _RANDOM[5'h2][7];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29, :121:32
        s2_full = _RANDOM[5'h2][8];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29, :147:24
        s2_valid_pb = _RANDOM[5'h2][9];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29, :148:28
        s2_beat = _RANDOM[5'h2][12:10];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29, :149:26
        s2_bypass = _RANDOM[5'h2][13];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29, :150:28
        s2_req_prio_0 = _RANDOM[5'h2][14];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29, :151:25
        s2_req_prio_1 = _RANDOM[5'h2][15];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29, :151:25
        s2_req_prio_2 = _RANDOM[5'h2][16];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29, :151:25
        s2_req_control = _RANDOM[5'h2][17];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29, :151:25
        s2_req_opcode = _RANDOM[5'h2][20:18];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29, :151:25
        s2_req_param = _RANDOM[5'h2][23:21];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29, :151:25
        s2_req_size = _RANDOM[5'h2][26:24];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29, :151:25
        s2_req_source = {_RANDOM[5'h2][31:27], _RANDOM[5'h3][0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:87:29, :151:25
        s2_req_tag = _RANDOM[5'h3][15:1];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25
        s2_req_offset = _RANDOM[5'h3][21:16];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25
        s2_req_put = _RANDOM[5'h3][27:22];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25
        s2_req_set = {_RANDOM[5'h3][31:28], _RANDOM[5'h4][5:0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25
        s2_req_sink = _RANDOM[5'h4][8:6];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25
        s2_req_way = _RANDOM[5'h4][11:9];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25
        s2_req_bad = _RANDOM[5'h4][12];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25
        s2_last = _RANDOM[5'h4][13];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :152:26
        s2_need_r = _RANDOM[5'h4][14];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :153:28
        s2_need_pb = _RANDOM[5'h4][15];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :154:29
        s2_retires = _RANDOM[5'h4][16];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :155:29
        s2_need_d = _RANDOM[5'h4][17];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, :156:28
        s2_pdata_r_data = {_RANDOM[5'h4][31:18], _RANDOM[5'h5], _RANDOM[5'h6][17:0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:151:25, src/main/scala/util/package.scala:80:63
        s2_pdata_r_mask = _RANDOM[5'h6][25:18];	// src/main/scala/util/package.scala:80:63
        s2_pdata_r_corrupt = _RANDOM[5'h6][26];	// src/main/scala/util/package.scala:80:63
        s3_full = _RANDOM[5'h6][27];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:190:24, src/main/scala/util/package.scala:80:63
        s3_valid_d = _RANDOM[5'h6][28];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:191:27, src/main/scala/util/package.scala:80:63
        s3_beat = _RANDOM[5'h6][31:29];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:192:26, src/main/scala/util/package.scala:80:63
        s3_bypass = _RANDOM[5'h7][0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:193:28
        s3_req_prio_0 = _RANDOM[5'h7][1];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:193:28, :194:25
        s3_req_prio_1 = _RANDOM[5'h7][2];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:193:28, :194:25
        s3_req_prio_2 = _RANDOM[5'h7][3];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:193:28, :194:25
        s3_req_control = _RANDOM[5'h7][4];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:193:28, :194:25
        s3_req_opcode = _RANDOM[5'h7][7:5];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:193:28, :194:25
        s3_req_param = _RANDOM[5'h7][10:8];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:193:28, :194:25
        s3_req_size = _RANDOM[5'h7][13:11];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:193:28, :194:25
        s3_req_source = _RANDOM[5'h7][19:14];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:193:28, :194:25
        s3_req_tag = {_RANDOM[5'h7][31:20], _RANDOM[5'h8][2:0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:193:28, :194:25
        s3_req_offset = _RANDOM[5'h8][8:3];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25
        s3_req_put = _RANDOM[5'h8][14:9];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25
        s3_req_set = _RANDOM[5'h8][24:15];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25
        s3_req_sink = _RANDOM[5'h8][27:25];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25
        s3_req_way = _RANDOM[5'h8][30:28];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25
        s3_req_bad = _RANDOM[5'h8][31];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:194:25
        s3_last = _RANDOM[5'h9][0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:196:26
        s3_pdata_data = {_RANDOM[5'h9][31:1], _RANDOM[5'hA], _RANDOM[5'hB][0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:196:26, :197:27
        s3_pdata_mask = _RANDOM[5'hB][8:1];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:197:27
        s3_pdata_corrupt = _RANDOM[5'hB][9];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:197:27
        s3_need_pb = _RANDOM[5'hB][10];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:197:27, :198:29
        s3_retires = _RANDOM[5'hB][11];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:197:27, :199:29
        s3_need_r = _RANDOM[5'hB][12];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:197:27, :200:28
        s4_full = _RANDOM[5'hB][13];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:197:27, :248:24
        s4_beat = _RANDOM[5'hB][16:14];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:197:27, :249:26
        s4_need_r = _RANDOM[5'hB][17];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:197:27, :250:28
        s4_need_bs = _RANDOM[5'hB][18];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:197:27, :251:29
        s4_need_pb = _RANDOM[5'hB][19];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:197:27, :252:29
        s4_req_prio_0 = _RANDOM[5'hB][20];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:197:27, :253:25
        s4_req_prio_1 = _RANDOM[5'hB][21];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:197:27, :253:25
        s4_req_prio_2 = _RANDOM[5'hB][22];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:197:27, :253:25
        s4_req_control = _RANDOM[5'hB][23];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:197:27, :253:25
        s4_req_opcode = _RANDOM[5'hB][26:24];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:197:27, :253:25
        s4_req_param = _RANDOM[5'hB][29:27];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:197:27, :253:25
        s4_req_size = {_RANDOM[5'hB][31:30], _RANDOM[5'hC][0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:197:27, :253:25
        s4_req_source = _RANDOM[5'hC][6:1];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25
        s4_req_tag = _RANDOM[5'hC][21:7];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25
        s4_req_offset = _RANDOM[5'hC][27:22];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25
        s4_req_put = {_RANDOM[5'hC][31:28], _RANDOM[5'hD][1:0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25
        s4_req_set = _RANDOM[5'hD][11:2];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25
        s4_req_sink = _RANDOM[5'hD][14:12];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25
        s4_req_way = _RANDOM[5'hD][17:15];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25
        s4_req_bad = _RANDOM[5'hD][18];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25
        s4_adjusted_opcode = _RANDOM[5'hD][21:19];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25, :254:37
        s4_pdata_data = {_RANDOM[5'hD][31:22], _RANDOM[5'hE], _RANDOM[5'hF][21:0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25, :255:27
        s4_pdata_mask = _RANDOM[5'hF][29:22];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:255:27
        s4_pdata_corrupt = _RANDOM[5'hF][30];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:255:27
        s4_rdata = {_RANDOM[5'hF][31], _RANDOM[5'h10], _RANDOM[5'h11][30:0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:255:27, :256:27
        s5_req_prio_0 = _RANDOM[5'h11][31];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:256:27, :302:26
        s5_req_prio_1 = _RANDOM[5'h12][0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26
        s5_req_prio_2 = _RANDOM[5'h12][1];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26
        s5_req_control = _RANDOM[5'h12][2];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26
        s5_req_opcode = _RANDOM[5'h12][5:3];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26
        s5_req_param = _RANDOM[5'h12][8:6];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26
        s5_req_size = _RANDOM[5'h12][11:9];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26
        s5_req_source = _RANDOM[5'h12][17:12];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26
        s5_req_tag = {_RANDOM[5'h12][31:18], _RANDOM[5'h13][0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26
        s5_req_offset = _RANDOM[5'h13][6:1];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26
        s5_req_put = _RANDOM[5'h13][12:7];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26
        s5_req_set = _RANDOM[5'h13][22:13];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26
        s5_req_sink = _RANDOM[5'h13][25:23];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26
        s5_req_way = _RANDOM[5'h13][28:26];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26
        s5_req_bad = _RANDOM[5'h13][29];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26
        s5_beat = {_RANDOM[5'h13][31:30], _RANDOM[5'h14][0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:302:26, :303:26
        s5_dat = {_RANDOM[5'h14][31:1], _RANDOM[5'h15], _RANDOM[5'h16][0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:303:26, :304:26
        s6_req_prio_0 = _RANDOM[5'h16][1];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:304:26, :306:26
        s6_req_prio_1 = _RANDOM[5'h16][2];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:304:26, :306:26
        s6_req_prio_2 = _RANDOM[5'h16][3];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:304:26, :306:26
        s6_req_control = _RANDOM[5'h16][4];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:304:26, :306:26
        s6_req_opcode = _RANDOM[5'h16][7:5];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:304:26, :306:26
        s6_req_param = _RANDOM[5'h16][10:8];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:304:26, :306:26
        s6_req_size = _RANDOM[5'h16][13:11];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:304:26, :306:26
        s6_req_source = _RANDOM[5'h16][19:14];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:304:26, :306:26
        s6_req_tag = {_RANDOM[5'h16][31:20], _RANDOM[5'h17][2:0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:304:26, :306:26
        s6_req_offset = _RANDOM[5'h17][8:3];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:306:26
        s6_req_put = _RANDOM[5'h17][14:9];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:306:26
        s6_req_set = _RANDOM[5'h17][24:15];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:306:26
        s6_req_sink = _RANDOM[5'h17][27:25];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:306:26
        s6_req_way = _RANDOM[5'h17][30:28];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:306:26
        s6_req_bad = _RANDOM[5'h17][31];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:306:26
        s6_beat = _RANDOM[5'h18][2:0];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:307:26
        s6_dat = {_RANDOM[5'h18][31:3], _RANDOM[5'h19], _RANDOM[5'h1A][2:0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:307:26, :308:26
        s7_dat = {_RANDOM[5'h1A][31:3], _RANDOM[5'h1B], _RANDOM[5'h1C][2:0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:308:26, :310:26
        s3_bypass_data_REG = _RANDOM[5'h1C][3];	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:310:26, :337:19
        s3_bypass_data_REG_1 =
          {_RANDOM[5'h1C][31:4], _RANDOM[5'h1D], _RANDOM[5'h1E][3:0]};	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:310:26, :337:66
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL
      `FIRRTL_AFTER_INITIAL
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  Queue_100 queue (	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:120:21
    .clock            (clock),
    .reset            (reset),
    .io_enq_ready     (_queue_io_enq_ready),
    .io_enq_valid     (queue_io_enq_valid_REG_1),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:121:32
    .io_enq_bits_data (io_bs_rdat_data_0),
    .io_deq_ready     (_queue_io_deq_ready_T & s3_need_r),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:200:28, :231:{34,46}
    .io_deq_valid     (_queue_io_deq_valid),
    .io_deq_bits_data (_queue_io_deq_bits_data)
  );	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:120:21
  Atomics atomics (	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:258:23
    .io_write    (s4_req_prio_2),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25
    .io_a_opcode (s4_adjusted_opcode),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:254:37
    .io_a_param  (s4_req_param),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:253:25
    .io_a_mask   (s4_pdata_mask),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:255:27
    .io_a_data   (s4_pdata_data),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:255:27
    .io_data_in  (s4_rdata),	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:256:27
    .io_data_out (_atomics_io_data_out)
  );	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:258:23
  wire [63:0]     io_bs_wdat_data_0;
  assign io_bs_wdat_data_0 = _atomics_io_data_out;	// src/main/scala/rocket-chip-inclusive-cache/design/craft/inclusivecache/src/SourceD.scala:258:23
  assign io_req_ready = io_req_ready_0;
  assign io_d_valid = io_d_valid_0;
  assign io_d_bits_opcode = io_d_bits_opcode_0;
  assign io_d_bits_param = io_d_bits_param_0;
  assign io_d_bits_size = io_d_bits_size_0;
  assign io_d_bits_source = io_d_bits_source_0;
  assign io_d_bits_sink = io_d_bits_sink_0;
  assign io_d_bits_denied = io_d_bits_denied_0;
  assign io_d_bits_data = io_d_bits_data_0;
  assign io_d_bits_corrupt = io_d_bits_corrupt_0;
  assign io_pb_pop_valid = io_pb_pop_valid_0;
  assign io_pb_pop_bits_index = io_pb_pop_bits_index_0;
  assign io_pb_pop_bits_last = io_pb_pop_bits_last_0;
  assign io_rel_pop_valid = io_rel_pop_valid_0;
  assign io_rel_pop_bits_index = io_rel_pop_bits_index_0;
  assign io_rel_pop_bits_last = io_rel_pop_bits_last_0;
  assign io_bs_radr_valid = io_bs_radr_valid_0;
  assign io_bs_radr_bits_way = io_bs_radr_bits_way_0;
  assign io_bs_radr_bits_set = io_bs_radr_bits_set_0;
  assign io_bs_radr_bits_beat = io_bs_radr_bits_beat_0;
  assign io_bs_radr_bits_mask = io_bs_radr_bits_mask_0;
  assign io_bs_wadr_valid = io_bs_wadr_valid_0;
  assign io_bs_wadr_bits_way = io_bs_wadr_bits_way_0;
  assign io_bs_wadr_bits_set = io_bs_wadr_bits_set_0;
  assign io_bs_wadr_bits_beat = io_bs_wadr_bits_beat_0;
  assign io_bs_wadr_bits_mask = io_bs_wadr_bits_mask_0;
  assign io_bs_wdat_data = io_bs_wdat_data_0;
  assign io_evict_safe = io_evict_safe_0;
  assign io_grant_safe = io_grant_safe_0;
endmodule

