[["Critical Issues in Mapping Neural Networks on Message-Passing Multicomputers.", ["Joydeep Ghosh", "Kai Hwang"], "https://doi.org/10.1109/ISCA.1988.5204", 9], ["Multinomial Conjunctoid Statistical Learning Machines.", ["Yoshiyasu Takefuji", "Robert J. Jannarone", "Yong B. Cho", "Tatung Chen"], "https://doi.org/10.1109/ISCA.1988.5205", 6], ["A Bit-Plane Architecture for Optical Computing with Two-Dimensional Symbolic Substitution.", ["Ahmed Louri", "Kai Hwang"], "https://doi.org/10.1109/ISCA.1988.5206", 10], ["The Reconfigurable Arithmetic Processor.", ["Stuart Fiske", "William J. Dally"], "https://doi.org/10.1109/ISCA.1988.5207", 7], ["The Performance Potential of Multiple Functional Unit Processors.", ["Andrew R. Pleszkun", "Gurindar S. Sohi"], "https://doi.org/10.1109/ISCA.1988.5208", 8], ["Exploiting Parallel Microprocessor Microarchitectures With a Compiler Code Generator.", ["Wen-mei W. Hwu", "Pohua P. Chang"], "https://doi.org/10.1109/ISCA.1988.5209", 9], ["Analysis of Memory Referencing Behavior For Design of Local Memories.", ["Geoffrey D. McNiven", "Edward S. Davidson"], "https://doi.org/10.1109/ISCA.1988.5210", 8], ["Performance Evaluation of On-Chip Register and Cache Organizations.", ["Richard J. Eickemeyer", "Janak H. Patel"], "https://doi.org/10.1109/ISCA.1988.5211", 9], ["On the Inclusion Properties for Multi-Level Cache Hierarchies.", ["Jean-Loup Baer", "Wen-Hann Wang"], "https://doi.org/10.1109/ISCA.1988.5212", 8], ["A Simulation Study of Two-Level Caches.", ["Robert T. Short", "Henry M. Levy"], "https://doi.org/10.1109/ISCA.1988.5213", 8], ["Hyperswitch Network for the Hypercube Computer.", ["E. Chow", "H. Madan", "J. Peterson", "Dirk Grunwald", "Daniel A. Reed"], "https://doi.org/10.1109/ISCA.1988.5214", 10], ["Analysis of Bus Hierarchies for Multiprocessors.", ["Donald C. Winsor", "Trevor N. Mudge"], "https://doi.org/10.1109/ISCA.1988.5218", 8], ["Extra Group Network: A Cost-Effective Fault-Tolerant Multistage Interconnection Network.", ["Sizheng Wei", "Gyungho Lee"], "https://doi.org/10.1109/ISCA.1988.5219", 8], ["A Partial-Multiple-Bus Computer Structure with Improved Cost-Effectiveness.", ["Hong Jiang", "Kenneth C. Smith"], "https://doi.org/10.1109/ISCA.1988.5220", 7], ["Flagship: A Parallel Architecture for Declarative Programming.", ["Ian Watson", "Viv Woods", "Paul Watson", "Richard Banach", "Mark Irvine Greenberg", "John Sargeant"], "https://doi.org/10.1109/ISCA.1988.5221", 7], ["Toward a Dataflow/von Neumann Hybrid Architecture.", ["Robert A. Iannucci"], "https://doi.org/10.1109/ISCA.1988.5222", 10], ["Resource Requirements of Dataflow Programs.", ["David E. Culler", "Arvind"], "https://doi.org/10.1109/ISCA.1988.5223", 10], ["Priority-Driven, Preemptive I/O Controllers for Real-Time Systems.", ["Brinkley Sprunt", "David Kirk", "Lui Sha"], "https://doi.org/10.1109/ISCA.1988.5224", 8], ["A Kernel-independent, Pipelined Architecture for Real-Time 2-D Convolution.", ["Shridhar B. Shukla", "Dharma P. Agrawal"], "https://doi.org/10.1109/ISCA.1988.5225", 7], ["Exploiting Bit Level Concurrency in Real-Time Geometric Feature Extractions.", ["Wentai Liu", "Tong-Fei Yeh", "William E. Batchelor", "Ralph K. Cavin III"], "https://doi.org/10.1109/ISCA.1988.5226", 8], ["Measuring VAX 8800 Performance with a Histogram Hardware Monitor.", ["Douglas W. Clark", "Peter J. Bannon", "James B. Keller"], "https://doi.org/10.1109/ISCA.1988.5227", 10], ["Multiprocessor Cache Analysis Using ATUM.", ["Richard L. Sites", "Anant Agarwal"], "https://doi.org/10.1109/ISCA.1988.5228", 10], ["Trade-offs Between Devices and Paths in Achieving Disk Interleaving.", ["Spencer W. Ng", "Dorothy Lang", "Robert Selinger"], "https://doi.org/10.1109/ISCA.1988.5229", 6], ["Design of a Concurrent Computer for Solving Systems of Linear Equations.", ["K. Jainandunsing", "Ed F. Deprettere"], "https://doi.org/10.1109/ISCA.1988.5230", 8], ["The White Dwarf: A High-Performance Application-Specific Processor.", ["Andrew Wolfe", "Mauricio Breternitz Jr.", "Chriss Stephens", "A. L. Ting", "D. B. Kirk", "Ronald P. Bianchini Jr.", "John Paul Shen"], "https://doi.org/10.1109/ISCA.1988.5231", 11], ["Solving Partial Differential Equations in a Data-Driven Multiprocessor Environment.", ["Jean-Luc Gaudiot", "C. M. Lin", "M. Hosseiniyar"], "https://doi.org/10.1109/ISCA.1988.5232", 8], ["Scrambled Storage for Parallel Memory Systems.", ["De-Lei Lee"], "https://doi.org/10.1109/ISCA.1988.5233", 8], ["The Architecture of a Linda Coprocessor.", ["Venkatesh Krishnaswamy", "Sudhir Ahuja", "Nicholas Carriero", "David Gelernter"], "https://doi.org/10.1109/ISCA.1988.5234", 10], ["Deadlock Avoidance for Systolic Communication.", ["H. T. Kung"], "https://doi.org/10.1109/ISCA.1988.5235", 9], ["Cache Performance of Vector Processors.", ["Kimming So", "Vittorio Zecca"], "https://doi.org/10.1109/ISCA.1988.5236", 8], ["Distributed Round-Robin and First-Come First-Serve Protocols and Their Application to Multiprocessor Bus Arbitration.", ["Mary K. Vernon", "Udi Manber"], "https://doi.org/10.1109/ISCA.1988.5237", 9], ["An Evaluation of Directory Schemes for Cache Coherence.", ["Anant Agarwal", "Richard Simoni", "John L. Hennessy", "Mark Horowitz"], "https://doi.org/10.1109/ISCA.1988.5238", 10], ["Performance Tradeoffs in Cache Design.", ["Steven A. Przybylski", "Mark Horowitz", "John L. Hennessy"], "https://doi.org/10.1109/ISCA.1988.5239", 9], ["A Cache Coherence Scheme With Fast Selective Invalidation.", ["Hoichi Cheong", "Alexander V. Veidenbaum"], "https://doi.org/10.1109/ISCA.1988.5240", 9], ["An Accurate and Efficient Performance Analysis Technique for Multiprocessor Snooping Cache-Consistency Protocols.", ["Mary K. Vernon", "Edward D. Lazowska", "John Zahorjan"], "https://doi.org/10.1109/ISCA.1988.5241", 8], ["Destination Tag Routing Techniques Based on a State Model for the IADM Network.", ["Darwen Rau", "Jose A. B. Fortes", "Howard Jay Siegel"], "https://doi.org/10.1109/ISCA.1988.5242", 7], ["Regular CC-Banyan Networks.", ["Doug W. Kim", "G. Jack Lipovski", "Alfred C. Hartmann", "Roy M. Jenevein"], "https://doi.org/10.1109/ISCA.1988.5243", 8], ["Traffic Analysis of Rectangular SW-Banyan Networks.", ["Roy M. Jenevein", "Thomas Mookken"], "https://doi.org/10.1109/ISCA.1988.5244", 10], ["High-Performance Multi-Queue Buffers for VLSI Communication Switches.", ["Yuval Tamir", "Gregory L. Frazier"], "https://doi.org/10.1109/ISCA.1988.5245", 12], ["A Cache-based Message Passing Scheme for a Shared-bus Multiprocessor.", ["Bruno R. Preiss", "V. Carl Hamacher"], "https://doi.org/10.1109/ISCA.1988.5246", 7], ["IMPULSE: A High Performance Processing Unit for Multiprocessors for Scientific Calculation.", ["Taisuke Boku", "Shigehiro Nomura", "Hideharu Amano"], "https://doi.org/10.1109/ISCA.1988.5247", 8], ["A Characterization of Sharing in Parallel Programs and Its Application to Coherency Protocol Evaluation.", ["Susan J. Eggers", "Randy H. Katz"], "https://doi.org/10.1109/ISCA.1988.5248", 10], ["A Fetch-And-Op Implementation for Parallel Computers.", ["G. Jack Lipovski", "Paul Vaughan"], "https://doi.org/10.1109/ISCA.1988.5249", 9], ["Synchronizing Processors Through Memory Requests in a Tightly Coupled Multiprocessor.", ["Andre Seznec", "Yvon Jegou"], "https://doi.org/10.1109/ISCA.1988.5250", 8], ["Design and Performance of Special Purpose Hardware for Time Warp.", ["Richard Fujimoto", "Jya-Jang Tsai", "Ganesh Gopalakrishnan"], "https://doi.org/10.1109/ISCA.1988.5251", 8], ["The VMP Multiprocessor: Initial Experience, Refinements and Performance Evlauation.", ["David R. Cheriton", "Anoop Gupta", "Patrick D. Boyle", "Hendrik A. Goosen"], "https://doi.org/10.1109/ISCA.1988.5252", 12], ["The Wisconsin Multicube: A New Large-Scale Cache-Coherent Multiprocessor.", ["James R. Goodman", "Philip J. Woest"], "https://doi.org/10.1109/ISCA.1988.5253", 10], ["Data Buffer Performance for Sequential Prolog Architectures.", ["Evan Tick"], "https://doi.org/10.1109/ISCA.1988.5254", 9], ["MASA: A Multithreaded Processor Architecture for Parallel Symbolic Computing.", ["Robert H. Halstead Jr.", "Tetsuya Fujita"], "https://doi.org/10.1109/ISCA.1988.5255", 9], ["Parallel Architecture for OPS5.", ["Philip L. Butler", "J. D. Allen Jr.", "Donald W. Bouldin"], "https://doi.org/10.1109/ISCA.1988.5256", 6]]