# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab4_1.srcs/sources_1/new/register.v" \
"../../../../lab4_1.srcs/sources_1/new/delay_line.v" \
"../../../../lab4_1.srcs/sources_1/new/op_aryt.v" \
"../../../../lab4_1.srcs/sim_1/new/tb_op_aryt.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
