<HTML>         	<HEAD><TITLE></TITLE>                                   	<STYLE TYPE="text/css">                               	<!--                                                    	body,pre{                                              	font-family:'Courier New', monospace;             	color: #000000;                                     	font-size:88%;                                      	background-color: #ffffff;                          	}                                                       	h1 {                                                    	font-weight: bold;                                  	margin-top: 24px;                                   	margin-bottom: 10px;                                	border-bottom: 3px solid #000;    font-size: 1em;   	}                                                       	h2 {                                                    	font-weight: bold;                                  	margin-top: 18px;                                   	margin-bottom: 5px;                                 	font-size: 0.90em;                                  	}                                                       	h3 {                                                    	font-weight: bold;                                  	margin-top: 12px;                                   	margin-bottom: 5px;                                 	font-size: 0.80em;                                       	}                                                       	p {                                                     	font-size:78%;                                      	}                                                       	P.Table {                                               	margin-top: 4px;                                    	margin-bottom: 4px;                                 	margin-right: 4px;                                  	margin-left: 4px;                                   	}                                                       	table                                                   	{                                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	border-collapse: collapse;                          	}                                                       	th {                                                    	font-weight:bold;                                   	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	text-align:left;                                    	font-size:78%;                                           	}                                                       	td {                                                    	padding: 4px;                                       	border-width: 1px 1px 1px 1px;                      	border-style: solid solid solid solid;              	border-color: black black black black;              	vertical-align:top;                                 	font-size:78%;                                      	}                                                       	a {                                                     	color:#013C9A;                                      	text-decoration:none;                               	}                                                       		a:visited {                                             	color:#013C9A;                                      	}                                                       		a:hover, a:active {                                     	text-decoration:underline;                          	color:#5BAFD4;                                      	}                                                       	.pass                                                   	{                                                       	background-color: #00ff00;                              	}                                                                	.fail                                                   	{                                                       	background-color: #ff0000;                              	}                                                       	.comment                                                	{                                                       	font-size: 90%;                                     	font-style: italic;                                 	}                                                       		-->                                                     	</STYLE>                                                	</HEAD>                                                 	<BODY>                                                  	<PRE>Setting log file to 'C:/project/PCIe_ECP5_MF/work/diamond/versa_ecp5/mf8c/hdla_gen_hierarchy.html'.
Starting: parse design source files
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/std/standard_2008.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/std/standard_2008.vhd(9,9-9,17) (VHDL-1014) analyzing package 'standard'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/std/textio_2008.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/std/textio_2008.vhd(13,9-13,15) (VHDL-1014) analyzing package 'textio'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/std/textio_2008.vhd(157,14-157,20) (VHDL-1013) analyzing package body 'textio'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/std/env_2008.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/std/env_2008.vhd(8,9-8,12) (VHDL-1014) analyzing package 'env'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/std_logic_1164_2008.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/std_logic_1164_2008.vhd(59,9-59,23) (VHDL-1014) analyzing package 'std_logic_1164'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/std_logic_1164_2008.vhd(390,14-390,28) (VHDL-1013) analyzing package body 'std_logic_1164'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/std_logic_textio.vhdl'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/std_logic_textio.vhdl(47,9-47,25) (VHDL-1014) analyzing package 'std_logic_textio'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(72,9-72,20) (VHDL-1014) analyzing package 'numeric_std'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_2008.vhd(1770,14-1770,25) (VHDL-1013) analyzing package body 'numeric_std'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_unsigned_2008.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_unsigned_2008.vhd(58,9-58,29) (VHDL-1014) analyzing package 'numeric_std_unsigned'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/numeric_std_unsigned_2008.vhd(679,14-679,34) (VHDL-1013) analyzing package body 'numeric_std_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit.vhdl'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit.vhdl(62,9-62,20) (VHDL-1014) analyzing package 'numeric_bit'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit-body.vhdl'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit-body.vhdl(60,14-60,25) (VHDL-1013) analyzing package body 'numeric_bit'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned.vhdl'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned.vhdl(56,9-56,29) (VHDL-1014) analyzing package 'numeric_bit_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned-body.vhdl'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/numeric_bit_unsigned-body.vhdl(59,14-59,34) (VHDL-1013) analyzing package body 'numeric_bit_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/math_real.vhdl'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/math_real.vhdl(54,9-54,18) (VHDL-1014) analyzing package 'math_real'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/math_real-body.vhdl'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/math_real-body.vhdl(54,14-54,23) (VHDL-1013) analyzing package body 'math_real'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/math_complex.vhdl'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/math_complex.vhdl(55,9-55,21) (VHDL-1014) analyzing package 'math_complex'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/math_complex-body.vhdl'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/math_complex-body.vhdl(56,14-56,26) (VHDL-1013) analyzing package body 'math_complex'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/fixed_float_types.vhdl'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/fixed_float_types.vhdl(46,9-46,26) (VHDL-1014) analyzing package 'fixed_float_types'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg.vhdl'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg.vhdl(52,9-52,26) (VHDL-1014) analyzing package 'fixed_generic_pkg'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg-body.vhdl'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/fixed_generic_pkg-body.vhdl(49,14-49,31) (VHDL-1013) analyzing package body 'fixed_generic_pkg'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg.vhdl'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg.vhdl(52,9-52,26) (VHDL-1014) analyzing package 'float_generic_pkg'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg-body.vhdl'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/float_generic_pkg-body.vhdl(46,14-46,31) (VHDL-1013) analyzing package body 'float_generic_pkg'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/fixed_pkg.vhdl'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/float_pkg.vhdl'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/ieee_bit_context.vhd'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/ieee_std_context.vhd'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_attr.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_attr.vhd(39,9-39,19) (VHDL-1014) analyzing package 'attributes'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/syn_misc_2008.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/syn_misc_2008.vhd(25,9-25,23) (VHDL-1014) analyzing package 'std_logic_misc'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/ieee/syn_misc_2008.vhd(179,14-179,28) (VHDL-1013) analyzing package body 'std_logic_misc'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/arithmetic/mgc_arit_2008.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/arithmetic/mgc_arit_2008.vhd(22,9-22,24) (VHDL-1014) analyzing package 'std_logic_arith'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/vh2008/arithmetic/mgc_arit_2008.vhd(276,14-276,29) (VHDL-1013) analyzing package body 'std_logic_arith'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9,9-9,17) (VHDL-1014) analyzing package 'vl_types'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88,14-88,22) (VHDL-1013) analyzing package body 'vl_types'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd(25,9-25,24) (VHDL-1014) analyzing package 'std_logic_arith'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_arit.vhd(206,14-206,29) (VHDL-1013) analyzing package body 'std_logic_arith'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd(35,9-35,25) (VHDL-1014) analyzing package 'std_logic_signed'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_sign.vhd(96,14-96,30) (VHDL-1013) analyzing package body 'std_logic_signed'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd(35,9-35,27) (VHDL-1014) analyzing package 'std_logic_unsigned'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/syn_unsi.vhd(94,14-94,32) (VHDL-1013) analyzing package body 'std_logic_unsigned'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/vhdl_packages/synattr.vhd'
INFO - C:/lscc/diamond/3.12/ispfpga/vhdl_packages/synattr.vhd(50,9-50,19) (VHDL-1014) analyzing package 'attributes'
(VERI-1482) Analyzing Verilog file 'C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v'
(VERI-1482) Analyzing Verilog file 'C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_mfx1_top/pcie_mfx1_top_bb.v'
(VERI-1482) Analyzing Verilog file 'C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_refclk/pcie_refclk.v'
(VERI-1482) Analyzing Verilog file 'C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_eval/pcie_x1_top/src/params/pci_exp_params.v'
(VERI-1482) Analyzing Verilog file 'C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_x1_top.v'
(VERI-1482) Analyzing Verilog file 'C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_x1_top_core_bb.v'
(VERI-1482) Analyzing Verilog file 'C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_eval/models/ecp5um/pcie_x1_top_sync1s.v'
(VERI-1482) Analyzing Verilog file 'C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_eval/models/ecp5um/pcie_x1_top_ctc.v'
(VERI-1482) Analyzing Verilog file 'C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_eval/models/ecp5um/pcie_x1_top_pcs_softlogic.v'
(VERI-1482) Analyzing Verilog file 'C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_eval/models/ecp5um/pcie_x1_top_pcs.v'
(VERI-1482) Analyzing Verilog file 'C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_eval/models/ecp5um/pcie_x1_top_pipe.v'
(VERI-1482) Analyzing Verilog file 'C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_eval/models/ecp5um/pcie_x1_top_phy.v'
(VERI-1482) Analyzing Verilog file 'C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_subsys.v'
(VERI-1482) Analyzing Verilog file 'C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/xclk_subsys/pll_xclk_base/pll_xclk_base.v'
(VHDL-1481) Analyzing VHDL file 'C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.vhd'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/rx_rsl/vhdl/rx_rsl.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/rx_rsl/vhdl/rx_rsl.vhd(32,9-32,15) (VHDL-1012) analyzing entity 'rx_rsl'
INFO - C:/project/PCIe_ECP5_MF/soc/units/rx_rsl/vhdl/rx_rsl.vhd(50,15-50,25) (VHDL-1010) analyzing architecture 'rx_rsl_arc'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_mfx1_top/pcie_mfx1_top_combo.vhd'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_mfx1_top/pcie_mfx1_top_combo.vhd(4,8-4,27) (VHDL-1012) analyzing entity 'pcie_mfx1_top_combo'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_mfx1_top/pcie_mfx1_top_combo.vhd(48,14-48,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/common/packages/tspc_utils/vhdl/tspc_utils-p.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/common/packages/tspc_utils/vhdl/tspc_utils-p.vhd(24,9-24,19) (VHDL-1014) analyzing package 'tspc_utils'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/common/packages/tspc_utils/vhdl/tspc_utils-pb.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/common/packages/tspc_utils/vhdl/tspc_utils-pb.vhd(28,14-28,24) (VHDL-1013) analyzing package body 'tspc_utils'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/top/core_mf8c/vhdl/core_mf8c_comps-p.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/top/core_mf8c/vhdl/core_mf8c_comps-p.vhd(5,9-5,24) (VHDL-1014) analyzing package 'core_mf8c_comps'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/common/packages/tspc_wbone_types/vhdl/tspc_wbone_types-p.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/common/packages/tspc_wbone_types/vhdl/tspc_wbone_types-p.vhd(31,9-31,25) (VHDL-1014) analyzing package 'tspc_wbone_types'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/common/packages/tspc_wbone_types/vhdl/tspc_wbone_types-pb.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/common/packages/tspc_wbone_types/vhdl/tspc_wbone_types-pb.vhd(27,14-27,30) (VHDL-1013) analyzing package body 'tspc_wbone_types'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/uart_block/vhdl/uart_block_comps-p.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/uart_block/vhdl/uart_block_comps-p.vhd(29,9-29,25) (VHDL-1014) analyzing package 'uart_block_comps'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/dma_subsys/units/tspc_dma_chan_ms/top/vhdl/tspc_dma_chan_ms_types-p.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/dma_subsys/units/tspc_dma_chan_ms/top/vhdl/tspc_dma_chan_ms_types-p.vhd(19,9-19,31) (VHDL-1014) analyzing package 'tspc_dma_chan_ms_types'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/dma_subsys/units/tspc_dma_chan_ms/top/vhdl/tspc_dma_chan_ms_types-pb.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/dma_subsys/units/tspc_dma_chan_ms/top/vhdl/tspc_dma_chan_ms_types-pb.vhd(18,14-18,36) (VHDL-1013) analyzing package body 'tspc_dma_chan_ms_types'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/tspc_wb_cfi_jxb3/units/others/vhdl/jxb3_cfi_reg_types-p.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/tspc_wb_cfi_jxb3/units/others/vhdl/jxb3_cfi_reg_types-p.vhd(30,9-30,27) (VHDL-1014) analyzing package 'jxb3_cfi_reg_types'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/tspc_wb_cfi_jxb3/units/others/vhdl/jxb3_cfi_reg_types-pb.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/tspc_wb_cfi_jxb3/units/others/vhdl/jxb3_cfi_reg_types-pb.vhd(30,14-30,32) (VHDL-1013) analyzing package body 'jxb3_cfi_reg_types'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/dma_subsys/units/tspc_dma_chan_ms/top/vhdl/tspc_dma_chan_ms_comps-p.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/dma_subsys/units/tspc_dma_chan_ms/top/vhdl/tspc_dma_chan_ms_comps-p.vhd(21,9-21,31) (VHDL-1014) analyzing package 'tspc_dma_chan_ms_comps'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/tspc_wb_cfi_jxb3/units/tspc_cfi_spim_pw2n/vhdl/tspc_cfi_spim_pw2n_types-p.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/tspc_wb_cfi_jxb3/units/tspc_cfi_spim_pw2n/vhdl/tspc_cfi_spim_pw2n_types-p.vhd(20,9-20,33) (VHDL-1014) analyzing package 'tspc_cfi_spim_pw2n_types'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/top/vhdl/tspc_fifo_sync_comps-p.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/top/vhdl/tspc_fifo_sync_comps-p.vhd(32,9-32,29) (VHDL-1014) analyzing package 'tspc_fifo_sync_comps'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/pcat_16550s/vhdl/pcat_16550s_comps-p.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/pcat_16550s/vhdl/pcat_16550s_comps-p.vhd(25,9-25,26) (VHDL-1014) analyzing package 'pcat_16550s_comps'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/modem_regs_16550s/vhdl/modem_regs_16550s_comps-p.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/modem_regs_16550s/vhdl/modem_regs_16550s_comps-p.vhd(25,9-25,32) (VHDL-1014) analyzing package 'modem_regs_16550s_comps'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/rx_16550s/vhdl/rx_16550s_comps-p.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/rx_16550s/vhdl/rx_16550s_comps-p.vhd(26,9-26,24) (VHDL-1014) analyzing package 'rx_16550s_comps'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/tx_16550s/vhdl/tx_16550s_comps-p.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/tx_16550s/vhdl/tx_16550s_comps-p.vhd(26,9-26,24) (VHDL-1014) analyzing package 'tx_16550s_comps'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/tx_ser_8250/vhdl/tx_ser_8250_core_types-p.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/tx_ser_8250/vhdl/tx_ser_8250_core_types-p.vhd(25,9-25,31) (VHDL-1014) analyzing package 'tx_ser_8250_core_types'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/rx_ser_8250/vhdl/rx_ser_8250_core_types-p.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/rx_ser_8250/vhdl/rx_ser_8250_core_types-p.vhd(25,9-25,31) (VHDL-1014) analyzing package 'rx_ser_8250_core_types'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/rx_ser_8250/vhdl/rx_ser_8250_core_types-pb.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/rx_ser_8250/vhdl/rx_ser_8250_core_types-pb.vhd(25,14-25,36) (VHDL-1013) analyzing package body 'rx_ser_8250_core_types'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/dma_subsys/top/vhdl/dma_subsys_comps-p.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/dma_subsys/top/vhdl/dma_subsys_comps-p.vhd(6,9-6,25) (VHDL-1014) analyzing package 'dma_subsys_comps'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/dma_subsys/units/dma_subsys_regs/vhdl/dma_subsys_regs_types-p.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/dma_subsys/units/dma_subsys_regs/vhdl/dma_subsys_regs_types-p.vhd(25,9-25,30) (VHDL-1014) analyzing package 'dma_subsys_regs_types'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/dma_subsys/units/dma_subsys_regs/vhdl/dma_subsys_regs_types-pb.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/dma_subsys/units/dma_subsys_regs/vhdl/dma_subsys_regs_types-pb.vhd(26,14-26,35) (VHDL-1013) analyzing package body 'dma_subsys_regs_types'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/tspc_wb_cfi_jxb3/top/vhdl/tspc_wb_cfi_jxb3_comps-p.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/tspc_wb_cfi_jxb3/top/vhdl/tspc_wb_cfi_jxb3_comps-p.vhd(34,9-34,31) (VHDL-1014) analyzing package 'tspc_wb_cfi_jxb3_comps'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_vec/vhdl/tspc_cdc_vec-e.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_vec/vhdl/tspc_cdc_vec-e.vhd(19,8-19,20) (VHDL-1012) analyzing entity 'tspc_cdc_vec'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_vec/vhdl/tspc_cdc_vec-a_rtl.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_vec/vhdl/tspc_cdc_vec-a_rtl.vhd(19,14-19,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/adr_decode/vhdl/adr_decode-e.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/adr_decode/vhdl/adr_decode-e.vhd(4,8-4,18) (VHDL-1012) analyzing entity 'adr_decode'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/adr_decode/vhdl/adr_decode-a_rtl.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/adr_decode/vhdl/adr_decode-a_rtl.vhd(5,14-5,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/clock_gen/vhdl/clock_gen-e.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/clock_gen/vhdl/clock_gen-e.vhd(4,8-4,17) (VHDL-1012) analyzing entity 'clock_gen'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/clock_gen/vhdl/clock_gen-a_rtl.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/clock_gen/vhdl/clock_gen-a_rtl.vhd(16,14-16,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/dma_subsys/units/dma_subsys_regs/vhdl/dma_subsys_regs-e.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/dma_subsys/units/dma_subsys_regs/vhdl/dma_subsys_regs-e.vhd(25,8-25,23) (VHDL-1012) analyzing entity 'dma_subsys_regs'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/dma_subsys/units/dma_subsys_regs/vhdl/dma_subsys_regs-a_rtl.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/dma_subsys/units/dma_subsys_regs/vhdl/dma_subsys_regs-a_rtl.vhd(27,14-27,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/tsls_wb_bmram/units/tspc_wb_ebr_ctl/vhdl/tspc_wb_ebr_ctl-e.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/tsls_wb_bmram/units/tspc_wb_ebr_ctl/vhdl/tspc_wb_ebr_ctl-e.vhd(29,8-29,23) (VHDL-1012) analyzing entity 'tspc_wb_ebr_ctl'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/tsls_wb_bmram/units/tspc_wb_ebr_ctl/vhdl/tspc_wb_ebr_ctl-a_rtl.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/tsls_wb_bmram/units/tspc_wb_ebr_ctl/vhdl/tspc_wb_ebr_ctl-a_rtl.vhd(31,14-31,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/tsls_wb_bmram/top/vhdl/tsls_wb_bmram-e.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/tsls_wb_bmram/top/vhdl/tsls_wb_bmram-e.vhd(29,8-29,21) (VHDL-1012) analyzing entity 'tsls_wb_bmram'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/tsls_wb_bmram/top/vhdl/tsls_wb_bmram-a_rtl.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/tsls_wb_bmram/top/vhdl/tsls_wb_bmram-a_rtl.vhd(31,14-31,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/tspc_wb_cfi_jxb3/units/tspc_cfi_spim_pw2n/vhdl/tspc_cfi_spim_pw2n-e.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/tspc_wb_cfi_jxb3/units/tspc_cfi_spim_pw2n/vhdl/tspc_cfi_spim_pw2n-e.vhd(21,8-21,26) (VHDL-1012) analyzing entity 'tspc_cfi_spim_pw2n'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/tspc_wb_cfi_jxb3/units/tspc_cfi_spim_pw2n/vhdl/tspc_cfi_spim_pw2n-a_rtl.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/tspc_wb_cfi_jxb3/units/tspc_cfi_spim_pw2n/vhdl/tspc_cfi_spim_pw2n-a_rtl.vhd(23,14-23,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/tspc_wb_cfi_jxb3/units/others/vhdl/jxb3_regs_ctrl-e.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/tspc_wb_cfi_jxb3/units/others/vhdl/jxb3_regs_ctrl-e.vhd(30,8-30,22) (VHDL-1012) analyzing entity 'jxb3_regs_ctrl'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/tspc_wb_cfi_jxb3/units/others/vhdl/jxb3_regs_ctrl-a_rtl.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/tspc_wb_cfi_jxb3/units/others/vhdl/jxb3_regs_ctrl-a_rtl.vhd(31,14-31,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/tspc_wb_cfi_jxb3/units/others/vhdl/jxb3_spi_dma_tgt-e.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/tspc_wb_cfi_jxb3/units/others/vhdl/jxb3_spi_dma_tgt-e.vhd(30,8-30,24) (VHDL-1012) analyzing entity 'jxb3_spi_dma_tgt'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/tspc_wb_cfi_jxb3/units/others/vhdl/jxb3_spi_dma_tgt-a_rtl.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/tspc_wb_cfi_jxb3/units/others/vhdl/jxb3_spi_dma_tgt-a_rtl.vhd(31,14-31,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_reg/vhdl/tspc_cdc_reg-e.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_reg/vhdl/tspc_cdc_reg-e.vhd(21,8-21,20) (VHDL-1012) analyzing entity 'tspc_cdc_reg'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_reg/vhdl/tspc_cdc_reg-a_rtl.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_reg/vhdl/tspc_cdc_reg-a_rtl.vhd(22,14-22,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/dma_subsys/units/tspc_dma_chan_ms/units/vhdl/tspc_dma_chan_ms_ctl-e.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/dma_subsys/units/tspc_dma_chan_ms/units/vhdl/tspc_dma_chan_ms_ctl-e.vhd(27,8-27,28) (VHDL-1012) analyzing entity 'tspc_dma_chan_ms_ctl'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/dma_subsys/units/tspc_dma_chan_ms/units/vhdl/tspc_dma_chan_ms_ctl-a_rtl.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/dma_subsys/units/tspc_dma_chan_ms/units/vhdl/tspc_dma_chan_ms_ctl-a_rtl.vhd(22,14-22,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_ctl_sync/vhdl/tspc_fifo_ctl_sync-e.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_ctl_sync/vhdl/tspc_fifo_ctl_sync-e.vhd(33,8-33,26) (VHDL-1012) analyzing entity 'tspc_fifo_ctl_sync'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_ctl_sync/vhdl/tspc_fifo_ctl_sync-a_rtl.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_ctl_sync/vhdl/tspc_fifo_ctl_sync-a_rtl.vhd(30,14-30,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-e.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-e.vhd(29,8-29,26) (VHDL-1012) analyzing entity 'tspc_fifo_sync_mem'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-a_rtl.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-a_rtl.vhd(32,14-32,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/top/vhdl/tspc_fifo_sync-e.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/top/vhdl/tspc_fifo_sync-e.vhd(31,8-31,22) (VHDL-1012) analyzing entity 'tspc_fifo_sync'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/top/vhdl/tspc_fifo_sync-a_rtl.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/top/vhdl/tspc_fifo_sync-a_rtl.vhd(31,14-31,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/tspc_wb_cfi_jxb3/top/vhdl/tspc_wb_cfi_jxb3-e.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/tspc_wb_cfi_jxb3/top/vhdl/tspc_wb_cfi_jxb3-e.vhd(39,8-39,24) (VHDL-1012) analyzing entity 'tspc_wb_cfi_jxb3'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/tspc_wb_cfi_jxb3/top/vhdl/tspc_wb_cfi_jxb3-a_rtl.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/tspc_wb_cfi_jxb3/top/vhdl/tspc_wb_cfi_jxb3-a_rtl.vhd(33,14-33,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1012) analyzing entity 'tspc_cdc_ack'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-a_rtl.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-a_rtl.vhd(22,14-22,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/modem_regs_16550s/vhdl/modem_regs_16550s-e.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/modem_regs_16550s/vhdl/modem_regs_16550s-e.vhd(25,8-25,25) (VHDL-1012) analyzing entity 'modem_regs_16550s'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/modem_regs_16550s/vhdl/modem_regs_16550s-a_rtl.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/modem_regs_16550s/vhdl/modem_regs_16550s-a_rtl.vhd(29,14-29,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/rx_ser_8250/vhdl/rx_ser_8250_core-e.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/rx_ser_8250/vhdl/rx_ser_8250_core-e.vhd(25,8-25,24) (VHDL-1012) analyzing entity 'rx_ser_8250_core'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/rx_ser_8250/vhdl/rx_ser_8250_core-a_rtl.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/rx_ser_8250/vhdl/rx_ser_8250_core-a_rtl.vhd(27,14-27,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/rx_16550s/vhdl/rx_16550s-e.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/rx_16550s/vhdl/rx_16550s-e.vhd(25,8-25,17) (VHDL-1012) analyzing entity 'rx_16550s'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/rx_16550s/vhdl/rx_16550s-a_rtl.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/rx_16550s/vhdl/rx_16550s-a_rtl.vhd(28,14-28,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/tx_ser_8250/vhdl/tx_ser_8250_core-e.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/tx_ser_8250/vhdl/tx_ser_8250_core-e.vhd(25,8-25,24) (VHDL-1012) analyzing entity 'tx_ser_8250_core'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/tx_ser_8250/vhdl/tx_ser_8250_core-a_rtl.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/tx_ser_8250/vhdl/tx_ser_8250_core-a_rtl.vhd(27,14-27,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/common/units/tspc_event_latch/vhdl/tspc_event_latch-e.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_event_latch/vhdl/tspc_event_latch-e.vhd(23,8-23,24) (VHDL-1012) analyzing entity 'tspc_event_latch'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/common/units/tspc_event_latch/vhdl/tspc_event_latch-a_rtl.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_event_latch/vhdl/tspc_event_latch-a_rtl.vhd(19,14-19,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/common/units/tspc_reg_pipeline/vhdl/tspc_reg_pipeline-e.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_reg_pipeline/vhdl/tspc_reg_pipeline-e.vhd(20,8-20,25) (VHDL-1012) analyzing entity 'tspc_reg_pipeline'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/common/units/tspc_reg_pipeline/vhdl/tspc_reg_pipeline-a_rtl.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_reg_pipeline/vhdl/tspc_reg_pipeline-a_rtl.vhd(20,14-20,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/tx_16550s/vhdl/tx_16550s-e.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/tx_16550s/vhdl/tx_16550s-e.vhd(25,8-25,17) (VHDL-1012) analyzing entity 'tx_16550s'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/tx_16550s/vhdl/tx_16550s-a_rtl.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/tx_16550s/vhdl/tx_16550s-a_rtl.vhd(32,14-32,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/pcat_16550s/vhdl/pcat_16550s-e.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/pcat_16550s/vhdl/pcat_16550s-e.vhd(27,8-27,19) (VHDL-1012) analyzing entity 'pcat_16550s'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/pcat_16550s/vhdl/pcat_16550s-a_rtl.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/pcat_16550s/vhdl/pcat_16550s-a_rtl.vhd(23,14-23,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/top/vhdl/wb_16550s-e.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/top/vhdl/wb_16550s-e.vhd(37,8-37,17) (VHDL-1012) analyzing entity 'wb_16550s'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/top/vhdl/wb_16550s-a_rtl.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/top/vhdl/wb_16550s-a_rtl.vhd(20,14-20,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/uart_block/vhdl/uart_block-e.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/uart_block/vhdl/uart_block-e.vhd(29,8-29,18) (VHDL-1012) analyzing entity 'uart_block'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/uart_block/vhdl/uart_block-a_rtl.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/uart_block/vhdl/uart_block-a_rtl.vhd(31,14-31,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/dma_subsys/units/tspc_dma_chan_ms/top/vhdl/tspc_dma_chan_ms-e.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/dma_subsys/units/tspc_dma_chan_ms/top/vhdl/tspc_dma_chan_ms-e.vhd(23,8-23,24) (VHDL-1012) analyzing entity 'tspc_dma_chan_ms'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/dma_subsys/units/tspc_dma_chan_ms/top/vhdl/tspc_dma_chan_ms-a_rtl.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/dma_subsys/units/tspc_dma_chan_ms/top/vhdl/tspc_dma_chan_ms-a_rtl.vhd(26,14-26,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/dma_subsys/top/vhdl/dma_subsys-e.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/dma_subsys/top/vhdl/dma_subsys-e.vhd(5,8-5,18) (VHDL-1012) analyzing entity 'dma_subsys'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/units/dma_subsys/top/vhdl/dma_subsys-a_rtl.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/units/dma_subsys/top/vhdl/dma_subsys-a_rtl.vhd(8,14-8,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/top/core_mf8c/vhdl/core_mf8c-e.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/top/core_mf8c/vhdl/core_mf8c-e.vhd(23,8-23,17) (VHDL-1012) analyzing entity 'core_mf8c'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/top/core_mf8c/vhdl/core_mf8c-a_rtl.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/top/core_mf8c/vhdl/core_mf8c-a_rtl.vhd(28,14-28,17) (VHDL-1010) analyzing architecture 'rtl'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/top/core_mf8c/vhdl/core_mf8c_exports-p.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/top/core_mf8c/vhdl/core_mf8c_exports-p.vhd(23,9-23,26) (VHDL-1014) analyzing package 'core_mf8c_exports'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/top/versa_ecp5/vhdl/versa_ecp5_comps-p.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/top/versa_ecp5/vhdl/versa_ecp5_comps-p.vhd(23,9-23,25) (VHDL-1014) analyzing package 'versa_ecp5_comps'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/top/versa_ecp5/vhdl/versa_ecp5-e.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/top/versa_ecp5/vhdl/versa_ecp5-e.vhd(23,8-23,18) (VHDL-1012) analyzing entity 'versa_ecp5'
(VHDL-1481) Analyzing VHDL file 'C:/project/PCIe_ECP5_MF/soc/top/versa_ecp5/vhdl/versa_ecp5-a_rtl.vhd'
INFO - C:/project/PCIe_ECP5_MF/soc/top/versa_ecp5/vhdl/versa_ecp5-a_rtl.vhd(29,14-29,17) (VHDL-1010) analyzing architecture 'rtl'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_subsys.v(11,8-11,19) (VERI-1018) compiling module 'pcie_subsys'
WARNING - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_eval/models/ecp5um/pcie_x1_top_ctc.v(259,1-289,6) (VERI-1063) instantiating unknown module 'pmi_fifo_dc'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_subsys.v(11,1-320,10) (VERI-9000) elaborating module 'pcie_subsys'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_refclk/pcie_refclk.v(8,1-19,10) (VERI-9000) elaborating module 'pcie_refclk_uniq_1'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_x1_top.v(23,1-389,10) (VERI-9000) elaborating module 'pcie_x1_top_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(1751,1-1758,10) (VERI-9000) elaborating module 'EXTREFB_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(693,1-696,10) (VERI-9000) elaborating module 'PUR_uniq_1'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_eval/models/ecp5um/pcie_x1_top_phy.v(7,1-1035,10) (VERI-9000) elaborating module 'pcie_x1_top_phy_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_1'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_eval/models/ecp5um/pcie_x1_top_pipe.v(3,1-356,10) (VERI-9000) elaborating module 'pcie_x1_top_pipe_uniq_1'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_eval/models/ecp5um/pcie_x1_top_pcs.v(8,1-495,10) (VERI-9000) elaborating module 'pcie_x1_top_pcs_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(1541,1-1545,10) (VERI-9000) elaborating module 'PCSCLKDIV_uniq_1'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_eval/models/ecp5um/pcie_x1_top_ctc.v(3,1-335,10) (VERI-9000) elaborating module 'pcie_x1_top_ctc_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(1779,1-2104,10) (VERI-9000) elaborating module 'DCUA_uniq_1'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_eval/models/ecp5um/pcie_x1_top_pcs_softlogic.v(82,1-730,10) (VERI-9000) elaborating module 'pcie_x1_top_pcsrsl_core_uniq_1'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_eval/models/ecp5um/pcie_x1_top_pcs_softlogic.v(807,1-1280,10) (VERI-9000) elaborating module 'pcie_x1_top_pcssll_core_uniq_1'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_eval/models/ecp5um/pcie_x1_top_sync1s.v(2,1-83,10) (VERI-9000) elaborating module 'pcie_x1_top_sync1s_uniq_1'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_eval/models/ecp5um/pcie_x1_top_pcs.v(483,11-483,22) (VERI-1231) going to VHDL side to elaborate design unit 'rx_rsl'
INFO - C:/project/PCIe_ECP5_MF/soc/units/rx_rsl/vhdl/rx_rsl.vhd(32,9-32,15) (VHDL-1067) elaborating 'rx_rsl_uniq_0(rx_rsl_arc)'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_eval/models/ecp5um/pcie_x1_top_pcs.v(483,11-483,22) (VERI-1232) back to Verilog to continue elaboration
WARNING - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_eval/models/ecp5um/pcie_x1_top_pcs.v(470,50-470,58) (VERI-1330) actual bit length 3 differs from formal bit length 1 for port 'sli_cpri_mode'
WARNING - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_subsys.v(265,5-318,46) (VERI-2435) port 'sli_rst' is not connected on this instance
INFO - C:/project/PCIe_ECP5_MF/soc/top/versa_ecp5/vhdl/versa_ecp5-e.vhd(23,8-23,18) (VHDL-1067) elaborating 'versa_ecp5(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/top/core_mf8c/vhdl/core_mf8c-e.vhd(23,8-23,17) (VHDL-1067) elaborating 'core_mf8c_uniq_0(Rtl)'
WARNING - C:/project/PCIe_ECP5_MF/soc/top/core_mf8c/vhdl/core_mf8c-a_rtl.vhd(130,7-130,17) (VHDL-1390) comparison between unequal length arrays always returns FALSE
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_mfx1_top/pcie_mfx1_top_combo.vhd(4,8-4,27) (VHDL-1067) elaborating 'pcie_mfx1_top_combo_uniq_0(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_mfx1_top/pcie_mfx1_top_combo.vhd(471,4-518,12) (VHDL-1399) going to Verilog side to elaborate module 'pcie_x1_top_phy'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_eval/models/ecp5um/pcie_x1_top_phy.v(7,8-7,23) (VERI-1018) compiling module 'pcie_x1_top_phy_uniq_2'
WARNING - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_eval/models/ecp5um/pcie_x1_top_ctc.v(259,1-289,6) (VERI-1063) instantiating unknown module 'pmi_fifo_dc'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_eval/models/ecp5um/pcie_x1_top_phy.v(7,1-1035,10) (VERI-9000) elaborating module 'pcie_x1_top_phy_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_2'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_eval/models/ecp5um/pcie_x1_top_pipe.v(3,1-356,10) (VERI-9000) elaborating module 'pcie_x1_top_pipe_uniq_2'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_eval/models/ecp5um/pcie_x1_top_pcs.v(8,1-495,10) (VERI-9000) elaborating module 'pcie_x1_top_pcs_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(1541,1-1545,10) (VERI-9000) elaborating module 'PCSCLKDIV_uniq_2'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_eval/models/ecp5um/pcie_x1_top_ctc.v(3,1-335,10) (VERI-9000) elaborating module 'pcie_x1_top_ctc_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(1779,1-2104,10) (VERI-9000) elaborating module 'DCUA_uniq_2'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_eval/models/ecp5um/pcie_x1_top_pcs_softlogic.v(82,1-730,10) (VERI-9000) elaborating module 'pcie_x1_top_pcsrsl_core_uniq_2'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_eval/models/ecp5um/pcie_x1_top_pcs_softlogic.v(807,1-1280,10) (VERI-9000) elaborating module 'pcie_x1_top_pcssll_core_uniq_2'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_eval/models/ecp5um/pcie_x1_top_sync1s.v(2,1-83,10) (VERI-9000) elaborating module 'pcie_x1_top_sync1s_uniq_2'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_eval/models/ecp5um/pcie_x1_top_pcs.v(483,11-483,22) (VERI-1231) going to VHDL side to elaborate design unit 'rx_rsl'
INFO - C:/project/PCIe_ECP5_MF/soc/units/rx_rsl/vhdl/rx_rsl.vhd(32,9-32,15) (VHDL-1067) elaborating 'rx_rsl_uniq_1(rx_rsl_arc)'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_eval/models/ecp5um/pcie_x1_top_pcs.v(483,11-483,22) (VERI-1232) back to Verilog to continue elaboration
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_mfx1_top/pcie_mfx1_top_combo.vhd(471,4-518,12) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_mfx1_top/pcie_mfx1_top_combo.vhd(520,4-526,12) (VHDL-1399) going to Verilog side to elaborate module 'pcie_refclk'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_refclk/pcie_refclk.v(8,8-8,19) (VERI-1018) compiling module 'pcie_refclk_uniq_2'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_refclk/pcie_refclk.v(8,1-19,10) (VERI-9000) elaborating module 'pcie_refclk_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(1751,1-1758,10) (VERI-9000) elaborating module 'EXTREFB_uniq_2'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_mfx1_top/pcie_mfx1_top_combo.vhd(520,4-526,12) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/project/PCIe_ECP5_MF/soc/units/adr_decode/vhdl/adr_decode-e.vhd(4,8-4,18) (VHDL-1067) elaborating 'adr_decode_uniq_0(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/clock_gen/vhdl/clock_gen-e.vhd(4,8-4,17) (VHDL-1067) elaborating 'clock_gen_uniq_0(Rtl)'
WARNING - C:/project/PCIe_ECP5_MF/soc/units/clock_gen/vhdl/clock_gen-a_rtl.vhd(85,7-85,17) (VHDL-1390) comparison between unequal length arrays always returns FALSE
INFO - C:/project/PCIe_ECP5_MF/soc/units/clock_gen/vhdl/clock_gen-a_rtl.vhd(98,7-107,15) (VHDL-1399) going to Verilog side to elaborate module 'pll_xclk_base'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/xclk_subsys/pll_xclk_base/pll_xclk_base.v(8,8-8,21) (VERI-1018) compiling module 'pll_xclk_base_uniq_1'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/xclk_subsys/pll_xclk_base/pll_xclk_base.v(8,1-86,10) (VERI-9000) elaborating module 'pll_xclk_base_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(1696,1-1738,10) (VERI-9000) elaborating module 'EHXPLLL_uniq_1'
INFO - C:/project/PCIe_ECP5_MF/soc/units/clock_gen/vhdl/clock_gen-a_rtl.vhd(98,7-107,15) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/project/PCIe_ECP5_MF/soc/units/uart_block/vhdl/uart_block-e.vhd(29,8-29,18) (VHDL-1067) elaborating 'uart_block_uniq_0(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/top/vhdl/wb_16550s-e.vhd(37,8-37,17) (VHDL-1067) elaborating 'wb_16550s_uniq_0(Rtl)'
WARNING - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/top/vhdl/wb_16550s-a_rtl.vhd(103,8-103,15) (VHDL-1390) comparison between unequal length arrays always returns FALSE
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/pcat_16550s/vhdl/pcat_16550s-e.vhd(27,8-27,19) (VHDL-1067) elaborating 'pcat_16550s_uniq_0(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/modem_regs_16550s/vhdl/modem_regs_16550s-e.vhd(25,8-25,25) (VHDL-1067) elaborating 'modem_regs_16550s_uniq_0(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_0(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_1(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/rx_16550s/vhdl/rx_16550s-e.vhd(25,8-25,17) (VHDL-1067) elaborating 'rx_16550s_uniq_0(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/rx_ser_8250/vhdl/rx_ser_8250_core-e.vhd(25,8-25,24) (VHDL-1067) elaborating 'rx_ser_8250_core_uniq_0(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/top/vhdl/tspc_fifo_sync-e.vhd(31,8-31,22) (VHDL-1067) elaborating 'tspc_fifo_sync_uniq_0(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_ctl_sync/vhdl/tspc_fifo_ctl_sync-e.vhd(33,8-33,26) (VHDL-1067) elaborating 'tspc_fifo_ctl_sync_uniq_0(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-e.vhd(29,8-29,26) (VHDL-1067) elaborating 'tspc_fifo_sync_mem_uniq_0(Rtl)'
WARNING - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-a_rtl.vhd(131,10-154,18) (VHDL-1250) 'pmi_ram_dp' remains a black box since it has no binding entity
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_reg/vhdl/tspc_cdc_reg-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_reg_uniq_0(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_2(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_3(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_4(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_5(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_6(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_7(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/tx_16550s/vhdl/tx_16550s-e.vhd(25,8-25,17) (VHDL-1067) elaborating 'tx_16550s_uniq_0(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/tx_ser_8250/vhdl/tx_ser_8250_core-e.vhd(25,8-25,24) (VHDL-1067) elaborating 'tx_ser_8250_core_uniq_0(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/top/vhdl/tspc_fifo_sync-e.vhd(31,8-31,22) (VHDL-1067) elaborating 'tspc_fifo_sync_uniq_1(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_ctl_sync/vhdl/tspc_fifo_ctl_sync-e.vhd(33,8-33,26) (VHDL-1067) elaborating 'tspc_fifo_ctl_sync_uniq_1(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-e.vhd(29,8-29,26) (VHDL-1067) elaborating 'tspc_fifo_sync_mem_uniq_1(Rtl)'
WARNING - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-a_rtl.vhd(131,10-154,18) (VHDL-1250) 'pmi_ram_dp' remains a black box since it has no binding entity
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_reg/vhdl/tspc_cdc_reg-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_reg_uniq_1(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_event_latch/vhdl/tspc_event_latch-e.vhd(23,8-23,24) (VHDL-1067) elaborating 'tspc_event_latch_uniq_0(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_reg_pipeline/vhdl/tspc_reg_pipeline-e.vhd(20,8-20,25) (VHDL-1067) elaborating 'tspc_reg_pipeline_uniq_0(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/top/vhdl/wb_16550s-e.vhd(37,8-37,17) (VHDL-1067) elaborating 'wb_16550s_uniq_1(Rtl)'
WARNING - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/top/vhdl/wb_16550s-a_rtl.vhd(103,8-103,15) (VHDL-1390) comparison between unequal length arrays always returns FALSE
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/pcat_16550s/vhdl/pcat_16550s-e.vhd(27,8-27,19) (VHDL-1067) elaborating 'pcat_16550s_uniq_1(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/modem_regs_16550s/vhdl/modem_regs_16550s-e.vhd(25,8-25,25) (VHDL-1067) elaborating 'modem_regs_16550s_uniq_1(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_8(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_9(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/rx_16550s/vhdl/rx_16550s-e.vhd(25,8-25,17) (VHDL-1067) elaborating 'rx_16550s_uniq_1(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/rx_ser_8250/vhdl/rx_ser_8250_core-e.vhd(25,8-25,24) (VHDL-1067) elaborating 'rx_ser_8250_core_uniq_1(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/top/vhdl/tspc_fifo_sync-e.vhd(31,8-31,22) (VHDL-1067) elaborating 'tspc_fifo_sync_uniq_2(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_ctl_sync/vhdl/tspc_fifo_ctl_sync-e.vhd(33,8-33,26) (VHDL-1067) elaborating 'tspc_fifo_ctl_sync_uniq_2(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-e.vhd(29,8-29,26) (VHDL-1067) elaborating 'tspc_fifo_sync_mem_uniq_2(Rtl)'
WARNING - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-a_rtl.vhd(131,10-154,18) (VHDL-1250) 'pmi_ram_dp' remains a black box since it has no binding entity
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_reg/vhdl/tspc_cdc_reg-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_reg_uniq_2(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_10(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_11(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_12(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_13(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_14(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_15(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/tx_16550s/vhdl/tx_16550s-e.vhd(25,8-25,17) (VHDL-1067) elaborating 'tx_16550s_uniq_1(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/tx_ser_8250/vhdl/tx_ser_8250_core-e.vhd(25,8-25,24) (VHDL-1067) elaborating 'tx_ser_8250_core_uniq_1(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/top/vhdl/tspc_fifo_sync-e.vhd(31,8-31,22) (VHDL-1067) elaborating 'tspc_fifo_sync_uniq_3(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_ctl_sync/vhdl/tspc_fifo_ctl_sync-e.vhd(33,8-33,26) (VHDL-1067) elaborating 'tspc_fifo_ctl_sync_uniq_3(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-e.vhd(29,8-29,26) (VHDL-1067) elaborating 'tspc_fifo_sync_mem_uniq_3(Rtl)'
WARNING - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-a_rtl.vhd(131,10-154,18) (VHDL-1250) 'pmi_ram_dp' remains a black box since it has no binding entity
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_reg/vhdl/tspc_cdc_reg-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_reg_uniq_3(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_event_latch/vhdl/tspc_event_latch-e.vhd(23,8-23,24) (VHDL-1067) elaborating 'tspc_event_latch_uniq_1(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_reg_pipeline/vhdl/tspc_reg_pipeline-e.vhd(20,8-20,25) (VHDL-1067) elaborating 'tspc_reg_pipeline_uniq_1(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/top/vhdl/wb_16550s-e.vhd(37,8-37,17) (VHDL-1067) elaborating 'wb_16550s_uniq_2(Rtl)'
WARNING - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/top/vhdl/wb_16550s-a_rtl.vhd(103,8-103,15) (VHDL-1390) comparison between unequal length arrays always returns FALSE
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/pcat_16550s/vhdl/pcat_16550s-e.vhd(27,8-27,19) (VHDL-1067) elaborating 'pcat_16550s_uniq_2(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/modem_regs_16550s/vhdl/modem_regs_16550s-e.vhd(25,8-25,25) (VHDL-1067) elaborating 'modem_regs_16550s_uniq_2(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_16(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_17(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/rx_16550s/vhdl/rx_16550s-e.vhd(25,8-25,17) (VHDL-1067) elaborating 'rx_16550s_uniq_2(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/rx_ser_8250/vhdl/rx_ser_8250_core-e.vhd(25,8-25,24) (VHDL-1067) elaborating 'rx_ser_8250_core_uniq_2(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/top/vhdl/tspc_fifo_sync-e.vhd(31,8-31,22) (VHDL-1067) elaborating 'tspc_fifo_sync_uniq_4(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_ctl_sync/vhdl/tspc_fifo_ctl_sync-e.vhd(33,8-33,26) (VHDL-1067) elaborating 'tspc_fifo_ctl_sync_uniq_4(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-e.vhd(29,8-29,26) (VHDL-1067) elaborating 'tspc_fifo_sync_mem_uniq_4(Rtl)'
WARNING - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-a_rtl.vhd(131,10-154,18) (VHDL-1250) 'pmi_ram_dp' remains a black box since it has no binding entity
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_reg/vhdl/tspc_cdc_reg-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_reg_uniq_4(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_18(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_19(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_20(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_21(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_22(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_23(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/tx_16550s/vhdl/tx_16550s-e.vhd(25,8-25,17) (VHDL-1067) elaborating 'tx_16550s_uniq_2(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/tx_ser_8250/vhdl/tx_ser_8250_core-e.vhd(25,8-25,24) (VHDL-1067) elaborating 'tx_ser_8250_core_uniq_2(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/top/vhdl/tspc_fifo_sync-e.vhd(31,8-31,22) (VHDL-1067) elaborating 'tspc_fifo_sync_uniq_5(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_ctl_sync/vhdl/tspc_fifo_ctl_sync-e.vhd(33,8-33,26) (VHDL-1067) elaborating 'tspc_fifo_ctl_sync_uniq_5(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-e.vhd(29,8-29,26) (VHDL-1067) elaborating 'tspc_fifo_sync_mem_uniq_5(Rtl)'
WARNING - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-a_rtl.vhd(131,10-154,18) (VHDL-1250) 'pmi_ram_dp' remains a black box since it has no binding entity
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_reg/vhdl/tspc_cdc_reg-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_reg_uniq_5(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_event_latch/vhdl/tspc_event_latch-e.vhd(23,8-23,24) (VHDL-1067) elaborating 'tspc_event_latch_uniq_2(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_reg_pipeline/vhdl/tspc_reg_pipeline-e.vhd(20,8-20,25) (VHDL-1067) elaborating 'tspc_reg_pipeline_uniq_2(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/top/vhdl/wb_16550s-e.vhd(37,8-37,17) (VHDL-1067) elaborating 'wb_16550s_uniq_3(Rtl)'
WARNING - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/top/vhdl/wb_16550s-a_rtl.vhd(103,8-103,15) (VHDL-1390) comparison between unequal length arrays always returns FALSE
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/pcat_16550s/vhdl/pcat_16550s-e.vhd(27,8-27,19) (VHDL-1067) elaborating 'pcat_16550s_uniq_3(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/modem_regs_16550s/vhdl/modem_regs_16550s-e.vhd(25,8-25,25) (VHDL-1067) elaborating 'modem_regs_16550s_uniq_3(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_24(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_25(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/rx_16550s/vhdl/rx_16550s-e.vhd(25,8-25,17) (VHDL-1067) elaborating 'rx_16550s_uniq_3(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/rx_ser_8250/vhdl/rx_ser_8250_core-e.vhd(25,8-25,24) (VHDL-1067) elaborating 'rx_ser_8250_core_uniq_3(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/top/vhdl/tspc_fifo_sync-e.vhd(31,8-31,22) (VHDL-1067) elaborating 'tspc_fifo_sync_uniq_6(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_ctl_sync/vhdl/tspc_fifo_ctl_sync-e.vhd(33,8-33,26) (VHDL-1067) elaborating 'tspc_fifo_ctl_sync_uniq_6(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-e.vhd(29,8-29,26) (VHDL-1067) elaborating 'tspc_fifo_sync_mem_uniq_6(Rtl)'
WARNING - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-a_rtl.vhd(131,10-154,18) (VHDL-1250) 'pmi_ram_dp' remains a black box since it has no binding entity
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_reg/vhdl/tspc_cdc_reg-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_reg_uniq_6(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_26(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_27(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_28(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_29(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_30(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_31(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/tx_16550s/vhdl/tx_16550s-e.vhd(25,8-25,17) (VHDL-1067) elaborating 'tx_16550s_uniq_3(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/tx_ser_8250/vhdl/tx_ser_8250_core-e.vhd(25,8-25,24) (VHDL-1067) elaborating 'tx_ser_8250_core_uniq_3(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/top/vhdl/tspc_fifo_sync-e.vhd(31,8-31,22) (VHDL-1067) elaborating 'tspc_fifo_sync_uniq_7(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_ctl_sync/vhdl/tspc_fifo_ctl_sync-e.vhd(33,8-33,26) (VHDL-1067) elaborating 'tspc_fifo_ctl_sync_uniq_7(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-e.vhd(29,8-29,26) (VHDL-1067) elaborating 'tspc_fifo_sync_mem_uniq_7(Rtl)'
WARNING - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-a_rtl.vhd(131,10-154,18) (VHDL-1250) 'pmi_ram_dp' remains a black box since it has no binding entity
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_reg/vhdl/tspc_cdc_reg-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_reg_uniq_7(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_event_latch/vhdl/tspc_event_latch-e.vhd(23,8-23,24) (VHDL-1067) elaborating 'tspc_event_latch_uniq_3(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_reg_pipeline/vhdl/tspc_reg_pipeline-e.vhd(20,8-20,25) (VHDL-1067) elaborating 'tspc_reg_pipeline_uniq_3(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/top/vhdl/wb_16550s-e.vhd(37,8-37,17) (VHDL-1067) elaborating 'wb_16550s_uniq_4(Rtl)'
WARNING - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/top/vhdl/wb_16550s-a_rtl.vhd(103,8-103,15) (VHDL-1390) comparison between unequal length arrays always returns FALSE
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/pcat_16550s/vhdl/pcat_16550s-e.vhd(27,8-27,19) (VHDL-1067) elaborating 'pcat_16550s_uniq_4(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/modem_regs_16550s/vhdl/modem_regs_16550s-e.vhd(25,8-25,25) (VHDL-1067) elaborating 'modem_regs_16550s_uniq_4(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_32(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_33(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/rx_16550s/vhdl/rx_16550s-e.vhd(25,8-25,17) (VHDL-1067) elaborating 'rx_16550s_uniq_4(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/rx_ser_8250/vhdl/rx_ser_8250_core-e.vhd(25,8-25,24) (VHDL-1067) elaborating 'rx_ser_8250_core_uniq_4(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/top/vhdl/tspc_fifo_sync-e.vhd(31,8-31,22) (VHDL-1067) elaborating 'tspc_fifo_sync_uniq_8(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_ctl_sync/vhdl/tspc_fifo_ctl_sync-e.vhd(33,8-33,26) (VHDL-1067) elaborating 'tspc_fifo_ctl_sync_uniq_8(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-e.vhd(29,8-29,26) (VHDL-1067) elaborating 'tspc_fifo_sync_mem_uniq_8(Rtl)'
WARNING - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-a_rtl.vhd(131,10-154,18) (VHDL-1250) 'pmi_ram_dp' remains a black box since it has no binding entity
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_reg/vhdl/tspc_cdc_reg-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_reg_uniq_8(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_34(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_35(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_36(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_37(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_38(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_ack/vhdl/tspc_cdc_ack-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_ack_uniq_39(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/tx_16550s/vhdl/tx_16550s-e.vhd(25,8-25,17) (VHDL-1067) elaborating 'tx_16550s_uniq_4(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/wb_16550s/units/tx_ser_8250/vhdl/tx_ser_8250_core-e.vhd(25,8-25,24) (VHDL-1067) elaborating 'tx_ser_8250_core_uniq_4(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/top/vhdl/tspc_fifo_sync-e.vhd(31,8-31,22) (VHDL-1067) elaborating 'tspc_fifo_sync_uniq_9(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_ctl_sync/vhdl/tspc_fifo_ctl_sync-e.vhd(33,8-33,26) (VHDL-1067) elaborating 'tspc_fifo_ctl_sync_uniq_9(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-e.vhd(29,8-29,26) (VHDL-1067) elaborating 'tspc_fifo_sync_mem_uniq_9(Rtl)'
WARNING - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-a_rtl.vhd(131,10-154,18) (VHDL-1250) 'pmi_ram_dp' remains a black box since it has no binding entity
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_reg/vhdl/tspc_cdc_reg-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_reg_uniq_9(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_event_latch/vhdl/tspc_event_latch-e.vhd(23,8-23,24) (VHDL-1067) elaborating 'tspc_event_latch_uniq_4(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_reg_pipeline/vhdl/tspc_reg_pipeline-e.vhd(20,8-20,25) (VHDL-1067) elaborating 'tspc_reg_pipeline_uniq_4(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/dma_subsys/top/vhdl/dma_subsys-e.vhd(5,8-5,18) (VHDL-1067) elaborating 'dma_subsys_uniq_0(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/dma_subsys/units/tspc_dma_chan_ms/top/vhdl/tspc_dma_chan_ms-e.vhd(23,8-23,24) (VHDL-1067) elaborating 'tspc_dma_chan_ms_uniq_0(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/top/vhdl/tspc_fifo_sync-e.vhd(31,8-31,22) (VHDL-1067) elaborating 'tspc_fifo_sync_uniq_10(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_ctl_sync/vhdl/tspc_fifo_ctl_sync-e.vhd(33,8-33,26) (VHDL-1067) elaborating 'tspc_fifo_ctl_sync_uniq_10(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-e.vhd(29,8-29,26) (VHDL-1067) elaborating 'tspc_fifo_sync_mem_uniq_10(Rtl)'
WARNING - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-a_rtl.vhd(189,10-212,18) (VHDL-1250) 'pmi_ram_dp' remains a black box since it has no binding entity
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/top/vhdl/tspc_fifo_sync-e.vhd(31,8-31,22) (VHDL-1067) elaborating 'tspc_fifo_sync_uniq_11(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_ctl_sync/vhdl/tspc_fifo_ctl_sync-e.vhd(33,8-33,26) (VHDL-1067) elaborating 'tspc_fifo_ctl_sync_uniq_11(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-e.vhd(29,8-29,26) (VHDL-1067) elaborating 'tspc_fifo_sync_mem_uniq_11(Rtl)'
WARNING - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-a_rtl.vhd(189,10-212,18) (VHDL-1250) 'pmi_ram_dp' remains a black box since it has no binding entity
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/top/vhdl/tspc_fifo_sync-e.vhd(31,8-31,22) (VHDL-1067) elaborating 'tspc_fifo_sync_uniq_12(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_ctl_sync/vhdl/tspc_fifo_ctl_sync-e.vhd(33,8-33,26) (VHDL-1067) elaborating 'tspc_fifo_ctl_sync_uniq_12(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-e.vhd(29,8-29,26) (VHDL-1067) elaborating 'tspc_fifo_sync_mem_uniq_12(Rtl)'
WARNING - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-a_rtl.vhd(189,10-212,18) (VHDL-1250) 'pmi_ram_dp' remains a black box since it has no binding entity
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/top/vhdl/tspc_fifo_sync-e.vhd(31,8-31,22) (VHDL-1067) elaborating 'tspc_fifo_sync_uniq_13(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_ctl_sync/vhdl/tspc_fifo_ctl_sync-e.vhd(33,8-33,26) (VHDL-1067) elaborating 'tspc_fifo_ctl_sync_uniq_13(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-e.vhd(29,8-29,26) (VHDL-1067) elaborating 'tspc_fifo_sync_mem_uniq_13(Rtl)'
WARNING - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-a_rtl.vhd(189,10-212,18) (VHDL-1250) 'pmi_ram_dp' remains a black box since it has no binding entity
INFO - C:/project/PCIe_ECP5_MF/soc/units/dma_subsys/units/tspc_dma_chan_ms/units/vhdl/tspc_dma_chan_ms_ctl-e.vhd(27,8-27,28) (VHDL-1067) elaborating 'tspc_dma_chan_ms_ctl_uniq_0(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/dma_subsys/units/tspc_dma_chan_ms/units/vhdl/tspc_dma_chan_ms_ctl-e.vhd(27,8-27,28) (VHDL-1067) elaborating 'tspc_dma_chan_ms_ctl_uniq_1(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/dma_subsys/units/dma_subsys_regs/vhdl/dma_subsys_regs-e.vhd(25,8-25,23) (VHDL-1067) elaborating 'dma_subsys_regs_uniq_0(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/tsls_wb_bmram/top/vhdl/tsls_wb_bmram-e.vhd(29,8-29,21) (VHDL-1067) elaborating 'tsls_wb_bmram_uniq_0(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/tsls_wb_bmram/units/tspc_wb_ebr_ctl/vhdl/tspc_wb_ebr_ctl-e.vhd(29,8-29,23) (VHDL-1067) elaborating 'tspc_wb_ebr_ctl_uniq_0(Rtl)'
WARNING - C:/project/PCIe_ECP5_MF/soc/units/tsls_wb_bmram/top/vhdl/tsls_wb_bmram-a_rtl.vhd(186,4-217,12) (VHDL-1250) 'pmi_ram_dp_true_be' remains a black box since it has no binding entity
INFO - C:/project/PCIe_ECP5_MF/soc/units/tsls_wb_bmram/top/vhdl/tsls_wb_bmram-e.vhd(29,8-29,21) (VHDL-1067) elaborating 'tsls_wb_bmram_uniq_1(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/tsls_wb_bmram/units/tspc_wb_ebr_ctl/vhdl/tspc_wb_ebr_ctl-e.vhd(29,8-29,23) (VHDL-1067) elaborating 'tspc_wb_ebr_ctl_uniq_1(Rtl)'
WARNING - C:/project/PCIe_ECP5_MF/soc/units/tsls_wb_bmram/top/vhdl/tsls_wb_bmram-a_rtl.vhd(186,4-217,12) (VHDL-1250) 'pmi_ram_dp_true_be' remains a black box since it has no binding entity
INFO - C:/project/PCIe_ECP5_MF/soc/units/tspc_wb_cfi_jxb3/top/vhdl/tspc_wb_cfi_jxb3-e.vhd(39,8-39,24) (VHDL-1067) elaborating 'tspc_wb_cfi_jxb3_uniq_0(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/tspc_wb_cfi_jxb3/units/tspc_cfi_spim_pw2n/vhdl/tspc_cfi_spim_pw2n-e.vhd(21,8-21,26) (VHDL-1067) elaborating 'tspc_cfi_spim_pw2n_uniq_0(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/tspc_wb_cfi_jxb3/units/others/vhdl/jxb3_regs_ctrl-e.vhd(30,8-30,22) (VHDL-1067) elaborating 'jxb3_regs_ctrl_uniq_0(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/units/tspc_wb_cfi_jxb3/units/others/vhdl/jxb3_spi_dma_tgt-e.vhd(30,8-30,24) (VHDL-1067) elaborating 'jxb3_spi_dma_tgt_uniq_0(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/top/vhdl/tspc_fifo_sync-e.vhd(31,8-31,22) (VHDL-1067) elaborating 'tspc_fifo_sync_uniq_14(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_ctl_sync/vhdl/tspc_fifo_ctl_sync-e.vhd(33,8-33,26) (VHDL-1067) elaborating 'tspc_fifo_ctl_sync_uniq_14(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-e.vhd(29,8-29,26) (VHDL-1067) elaborating 'tspc_fifo_sync_mem_uniq_14(Rtl)'
WARNING - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_fifo_sync/tech/vhdl/tspc_fifo_sync_mem-a_rtl.vhd(189,10-212,18) (VHDL-1250) 'pmi_ram_dp' remains a black box since it has no binding entity
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_reg/vhdl/tspc_cdc_reg-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_reg_uniq_10(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_reg/vhdl/tspc_cdc_reg-e.vhd(21,8-21,20) (VHDL-1067) elaborating 'tspc_cdc_reg_uniq_11(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_vec/vhdl/tspc_cdc_vec-e.vhd(19,8-19,20) (VHDL-1067) elaborating 'tspc_cdc_vec_uniq_0(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_vec/vhdl/tspc_cdc_vec-e.vhd(19,8-19,20) (VHDL-1067) elaborating 'tspc_cdc_vec_uniq_1(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/soc/top/versa_ecp5/vhdl/versa_ecp5-a_rtl.vhd(142,4-147,12) (VHDL-1399) going to Verilog side to elaborate module 'USRMCLK'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(1591,8-1591,15) (VERI-1018) compiling module 'USRMCLK_uniq_1'
INFO - C:/project/PCIe_ECP5_MF/soc/top/versa_ecp5/vhdl/versa_ecp5-a_rtl.vhd(142,4-147,12) (VHDL-1400) back to VHDL to continue elaboration
INFO - C:/project/PCIe_ECP5_MF/soc/common/units/tspc_cdc_vec/vhdl/tspc_cdc_vec-e.vhd(19,8-19,20) (VHDL-1067) elaborating 'tspc_cdc_vec_uniq_2(Rtl)'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_eval/models/ecp5um/pcie_x1_top_phy.v(7,1-1035,10) (VERI-9000) elaborating module 'pcie_x1_top_phy_uniq_2'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_refclk/pcie_refclk.v(8,1-19,10) (VERI-9000) elaborating module 'pcie_refclk_uniq_2'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/xclk_subsys/pll_xclk_base/pll_xclk_base.v(8,1-86,10) (VERI-9000) elaborating module 'pll_xclk_base_uniq_1'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_2'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_eval/models/ecp5um/pcie_x1_top_pipe.v(3,1-356,10) (VERI-9000) elaborating module 'pcie_x1_top_pipe_uniq_2'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_eval/models/ecp5um/pcie_x1_top_pcs.v(8,1-495,10) (VERI-9000) elaborating module 'pcie_x1_top_pcs_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(1541,1-1545,10) (VERI-9000) elaborating module 'PCSCLKDIV_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(1751,1-1758,10) (VERI-9000) elaborating module 'EXTREFB_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(757,1-759,10) (VERI-9000) elaborating module 'VHI_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(761,1-763,10) (VERI-9000) elaborating module 'VLO_uniq_3'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(1696,1-1738,10) (VERI-9000) elaborating module 'EHXPLLL_uniq_1'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_eval/models/ecp5um/pcie_x1_top_ctc.v(3,1-335,10) (VERI-9000) elaborating module 'pcie_x1_top_ctc_uniq_2'
INFO - C:/lscc/diamond/3.12/ispfpga/userware/NT/SYNTHESIS_HEADERS/ecp5um.v(1779,1-2104,10) (VERI-9000) elaborating module 'DCUA_uniq_2'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_eval/models/ecp5um/pcie_x1_top_pcs_softlogic.v(82,1-730,10) (VERI-9000) elaborating module 'pcie_x1_top_pcsrsl_core_uniq_2'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_eval/models/ecp5um/pcie_x1_top_pcs_softlogic.v(807,1-1280,10) (VERI-9000) elaborating module 'pcie_x1_top_pcssll_core_uniq_2'
INFO - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_eval/models/ecp5um/pcie_x1_top_sync1s.v(2,1-83,10) (VERI-9000) elaborating module 'pcie_x1_top_sync1s_uniq_2'
WARNING - C:/project/PCIe_ECP5_MF/work/clarity/versa_ecp5/pcie_subsys/pcie_x1_top/pcie_eval/models/ecp5um/pcie_x1_top_pcs.v(470,50-470,58) (VERI-1330) actual bit length 3 differs from formal bit length 1 for port 'sli_cpri_mode'
Done: design load finished with (0) errors, and (29) warnings

</PRE></BODY></HTML>