{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742044105171 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742044105171 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 15 21:08:25 2025 " "Processing started: Sat Mar 15 21:08:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742044105171 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044105171 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tiny_npu -c tiny_npu " "Command: quartus_map --read_settings_files=on --write_settings_files=off tiny_npu -c tiny_npu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044105171 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "../ip_cores/ram_32x256.qip " "Tcl Script File ../ip_cores/ram_32x256.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip " "set_global_assignment -name QIP_FILE ../ip_cores/ram_32x256.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1742044106246 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1742044106246 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742044107891 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742044107891 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "soc_system.qsys " "Elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742044112221 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.15.21:08:33 Progress: Loading quartus_proj/soc_system.qsys " "2025.03.15.21:08:33 Progress: Loading quartus_proj/soc_system.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044113704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.15.21:08:33 Progress: Reading input file " "2025.03.15.21:08:33 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044113831 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.15.21:08:33 Progress: Adding avmm_sdram_wrapper_0 \[avmm_sdram_wrapper 1.0\] " "2025.03.15.21:08:33 Progress: Adding avmm_sdram_wrapper_0 \[avmm_sdram_wrapper 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044113874 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.15.21:08:34 Progress: Parameterizing module avmm_sdram_wrapper_0 " "2025.03.15.21:08:34 Progress: Parameterizing module avmm_sdram_wrapper_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044114183 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.15.21:08:34 Progress: Adding clk_50m \[clock_source 23.1\] " "2025.03.15.21:08:34 Progress: Adding clk_50m \[clock_source 23.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044114185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.15.21:08:34 Progress: Parameterizing module clk_50m " "2025.03.15.21:08:34 Progress: Parameterizing module clk_50m" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044114233 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.15.21:08:34 Progress: Adding hps_0 \[altera_hps 23.1\] " "2025.03.15.21:08:34 Progress: Adding hps_0 \[altera_hps 23.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044114234 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.15.21:08:34 Progress: Parameterizing module hps_0 " "2025.03.15.21:08:34 Progress: Parameterizing module hps_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044114932 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.15.21:08:34 Progress: Adding pio32_f2h_0 \[pio32_f2h 1.0\] " "2025.03.15.21:08:34 Progress: Adding pio32_f2h_0 \[pio32_f2h 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044114944 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.15.21:08:35 Progress: Parameterizing module pio32_f2h_0 " "2025.03.15.21:08:35 Progress: Parameterizing module pio32_f2h_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044115029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.15.21:08:35 Progress: Adding pio32_h2f_0 \[pio32_h2f 1.0\] " "2025.03.15.21:08:35 Progress: Adding pio32_h2f_0 \[pio32_h2f 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044115029 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.15.21:08:35 Progress: Parameterizing module pio32_h2f_0 " "2025.03.15.21:08:35 Progress: Parameterizing module pio32_h2f_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044115040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.15.21:08:35 Progress: Building connections " "2025.03.15.21:08:35 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044115041 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.15.21:08:35 Progress: Parameterizing connections " "2025.03.15.21:08:35 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044115050 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.15.21:08:35 Progress: Validating " "2025.03.15.21:08:35 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044115051 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2025.03.15.21:08:39 Progress: Done reading input file " "2025.03.15.21:08:39 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044119821 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63 " "Soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044120618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044120618 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Soc_system.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist " "Soc_system.hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044120618 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH " "Soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044133329 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master avmm_sdram_wrapper_0.m0 and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 28 bit wide. " "Interconnect is inserted between master avmm_sdram_wrapper_0.m0 and slave hps_0.f2h_sdram0_data because the master has address signal 32 bit wide, but the slave is 28 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044135160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Interconnect is inserted between master avmm_sdram_wrapper_0.m0 and slave hps_0.f2h_sdram0_data because the master has burstcount signal 11 bit wide, but the slave is 8 bit wide. " "Interconnect is inserted between master avmm_sdram_wrapper_0.m0 and slave hps_0.f2h_sdram0_data because the master has burstcount signal 11 bit wide, but the slave is 8 bit wide." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044135160 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avmm_sdram_wrapper_0: \"soc_system\" instantiated avmm_sdram_wrapper \"avmm_sdram_wrapper_0\" " "Avmm_sdram_wrapper_0: \"soc_system\" instantiated avmm_sdram_wrapper \"avmm_sdram_wrapper_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044136643 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"Running  for module: hps_0\" " "Hps_0: \"Running  for module: hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044136644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS Main PLL counter settings: n = 0  m = 63 " "Hps_0: HPS Main PLL counter settings: n = 0  m = 63" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044136978 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39 " "Hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044137180 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "Hps_0: set_interface_assignment: Interface \"hps_io\" does not exist " "Hps_0: set_interface_assignment: Interface \"hps_io\" does not exist" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044137482 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0: \"soc_system\" instantiated altera_hps \"hps_0\" " "Hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044137644 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio32_f2h_0: \"soc_system\" instantiated pio32_f2h \"pio32_f2h_0\" " "Pio32_f2h_0: \"soc_system\" instantiated pio32_f2h \"pio32_f2h_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044137645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio32_h2f_0: \"soc_system\" instantiated pio32_h2f \"pio32_h2f_0\" " "Pio32_h2f_0: \"soc_system\" instantiated pio32_h2f \"pio32_h2f_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044137645 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044137783 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044137810 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044137928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044138023 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\" " "Mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044138079 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044138081 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\" " "Fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044138116 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\" " "Hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044138176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio32_h2f_0_slave_0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"pio32_h2f_0_slave_0_translator\" " "Pio32_h2f_0_slave_0_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"pio32_h2f_0_slave_0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044138177 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\" " "Hps_0_h2f_axi_master_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044138178 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio32_h2f_0_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"pio32_h2f_0_slave_0_agent\" " "Pio32_h2f_0_slave_0_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"pio32_h2f_0_slave_0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044138179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio32_h2f_0_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"pio32_h2f_0_slave_0_agent_rsp_fifo\" " "Pio32_h2f_0_slave_0_agent_rsp_fifo: \"mm_interconnect_0\" instantiated altera_avalon_sc_fifo \"pio32_h2f_0_slave_0_agent_rsp_fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044138179 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044138185 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\" " "Router_002: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044138189 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Hps_0_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_axi_master_wr_limiter\" " "Hps_0_h2f_axi_master_wr_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"hps_0_h2f_axi_master_wr_limiter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044138190 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v " "Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044138191 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Pio32_h2f_0_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"pio32_h2f_0_slave_0_burst_adapter\" " "Pio32_h2f_0_slave_0_burst_adapter: \"mm_interconnect_0\" instantiated altera_merlin_burst_adapter \"pio32_h2f_0_slave_0_burst_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044138193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv " "Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044138193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v " "Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044138193 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044138196 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044138202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044138204 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044138210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044138210 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044138226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avmm_sdram_wrapper_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"avmm_sdram_wrapper_0_m0_translator\" " "Avmm_sdram_wrapper_0_m0_translator: \"mm_interconnect_1\" instantiated altera_merlin_master_translator \"avmm_sdram_wrapper_0_m0_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044138226 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avmm_sdram_wrapper_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"avmm_sdram_wrapper_0_m0_agent\" " "Avmm_sdram_wrapper_0_m0_agent: \"mm_interconnect_1\" instantiated altera_merlin_master_agent \"avmm_sdram_wrapper_0_m0_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044138227 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044138232 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\" " "Router_001: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_001\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044138236 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044138238 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044138242 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044138243 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044138248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044138248 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044138264 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Border: \"hps_io\" instantiated altera_interface_generator \"border\" " "Border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044146775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044146779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044146780 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Soc_system: Done \"soc_system\" with 34 modules, 91 files " "Soc_system: Done \"soc_system\" with 34 modules, 91 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044146780 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "soc_system.qsys " "Finished elaborating Platform Designer system entity \"soc_system.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742044148178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/io/avmm_sdram_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/io/avmm_sdram_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avmm_sdram_wrapper " "Found entity 1: avmm_sdram_wrapper" {  } { { "../design_rtl/io/avmm_sdram_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/io/avmm_sdram_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/plexer.sv 2 2 " "Found 2 design units, including 2 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/plexer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder " "Found entity 1: priority_encoder" {  } { { "../design_rtl/support/plexer.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/plexer.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150168 ""} { "Info" "ISGN_ENTITY_NAME" "2 decoder " "Found entity 2: decoder" {  } { { "../design_rtl/support/plexer.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/support/plexer.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/design_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/design_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 design_top " "Found entity 1: design_top" {  } { { "../design_rtl/design_top.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/design_top.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rf_wrapper " "Found entity 1: rf_wrapper" {  } { { "../design_rtl/register_file/rf_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_wrapper.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_move.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rf_move " "Found entity 1: rf_move" {  } { { "../design_rtl/register_file/rf_move.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_move.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rf_ram " "Found entity 1: rf_ram" {  } { { "../design_rtl/register_file/rf_ram.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ram.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rf_ldst " "Found entity 1: rf_ldst" {  } { { "../design_rtl/register_file/rf_ldst.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/register_file/rf_ldst.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/bram_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/bram_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bram_intf " "Found entity 1: bram_intf" {  } { { "../design_rtl/interface/bram_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/bram_intf.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rf_ldst_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rf_ldst_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rf_ldst_intf " "Found entity 1: rf_ldst_intf" {  } { { "../design_rtl/interface/rf_ldst_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rf_ldst_intf.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rf_move_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rf_move_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rf_move_intf " "Found entity 1: rf_move_intf" {  } { { "../design_rtl/interface/rf_move_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rf_move_intf.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rmio_intf " "Found entity 1: rmio_intf" {  } { { "../design_rtl/interface/rmio_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/rmio_intf.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/sdram_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/sdram_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_intf " "Found entity 1: sdram_intf" {  } { { "../design_rtl/interface/sdram_intf.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/interface/sdram_intf.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/inst_decode.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/inst_decode.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inst_decode " "Found entity 1: inst_decode" {  } { { "../design_rtl/ctrl_unit/inst_decode.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/inst_decode.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/ctrl_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/ctrl_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_unit " "Found entity 1: ctrl_unit" {  } { { "../design_rtl/ctrl_unit/ctrl_unit.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/ctrl_unit/ctrl_unit.sv" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150177 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150180 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150180 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150180 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150180 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150180 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742044150182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150183 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742044150183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150185 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_001.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742044150186 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_001.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742044150186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_001_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_001_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150186 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_001 " "Found entity 2: soc_system_mm_interconnect_1_router_001" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150186 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742044150186 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742044150186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150186 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150197 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150197 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742044150198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742044150198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150198 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742044150198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742044150198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150199 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/pio32_h2f.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/pio32_h2f.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pio32_h2f " "Found entity 1: pio32_h2f" {  } { { "soc_system/synthesis/submodules/pio32_h2f.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/pio32_h2f.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/pio32_f2h.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/pio32_f2h.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pio32_f2h " "Found entity 1: pio32_f2h" {  } { { "soc_system/synthesis/submodules/pio32_f2h.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/pio32_f2h.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/avmm_sdram_wrapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/avmm_sdram_wrapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avmm_sdram_wrapper " "Found entity 1: avmm_sdram_wrapper" {  } { { "soc_system/synthesis/submodules/avmm_sdram_wrapper.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/avmm_sdram_wrapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/io/pio32_h2f.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/io/pio32_h2f.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pio32_h2f " "Found entity 1: pio32_h2f" {  } { { "../design_rtl/io/pio32_h2f.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/io/pio32_h2f.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/io/pio32_f2h.sv 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/io/pio32_f2h.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pio32_f2h " "Found entity 1: pio32_f2h" {  } { { "../design_rtl/io/pio32_f2h.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/design_rtl/io/pio32_f2h.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150237 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<\";  expecting \")\" tiny_npu.sv(79) " "Verilog HDL syntax error at tiny_npu.sv(79) near text: \"<\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 79 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1742044150237 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "tiny_npu tiny_npu.sv(6) " "Ignored design unit \"tiny_npu\" at tiny_npu.sv(6) due to previous errors" {  } { { "tiny_npu.sv" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.sv" 6 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1742044150237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tiny_npu.sv 0 0 " "Found 0 design units, including 0 entities, in source file tiny_npu.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/ram_512x1408.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/ram_512x1408.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_512x1408 " "Found entity 1: ram_512x1408" {  } { { "../ip_cores/ram_512x1408.v" "" { Text "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/ip_cores/ram_512x1408.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742044150238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150238 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/soc_system.v /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/soc_system.v " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/soc_system.v\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/soc_system.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/soc_system.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/soc_system.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150239 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150239 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_sc_fifo.v\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_sc_fifo.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_sc_fifo.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150239 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_base.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150239 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_avalon_st_pipeline_stage.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150239 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_default_burst_converter.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_default_burst_converter.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_default_burst_converter.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_default_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_default_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_default_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150240 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_incr_burst_converter.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_incr_burst_converter.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_incr_burst_converter.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_incr_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_incr_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_incr_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150240 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_mem_if_dll_cyclonev.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150240 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150241 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_mem_if_hhp_qseq_synth_top.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150241 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_mem_if_oct_cyclonev.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150241 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_address_alignment.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_address_alignment.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_address_alignment.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150241 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_arbitrator.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_arbitrator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150241 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_axi_master_ni.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150241 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150242 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_13_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150242 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_new.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150242 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_adapter_uncmpr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150242 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_burst_uncompressor.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150243 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_agent.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_master_agent.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_agent.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_master_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_master_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150243 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_master_translator.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_master_translator.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_master_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_master_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_master_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150243 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_reorder_memory.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150243 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_agent.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_slave_agent.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_agent.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150243 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_slave_translator.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_slave_translator.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_slave_translator.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150243 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_merlin_traffic_limiter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150244 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_controller.v /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_reset_controller.v " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_controller.v\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_reset_controller.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_reset_controller.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_reset_controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150244 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_synchronizer.v /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_reset_synchronizer.v " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_reset_synchronizer.v\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_reset_synchronizer.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_reset_synchronizer.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_reset_synchronizer.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150244 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/altera_wrap_burst_converter.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/altera_wrap_burst_converter.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/altera_wrap_burst_converter.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150244 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/avmm_sdram_wrapper.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/avmm_sdram_wrapper.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/avmm_sdram_wrapper.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/avmm_sdram_wrapper.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/avmm_sdram_wrapper.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/avmm_sdram_wrapper.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150244 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram.v /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram.v " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram.v\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150245 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150245 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150245 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_io_pads.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150245 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_hard_memphy.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150245 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_acv_ldc.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150245 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_altdqdqs.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150246 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_clock_pair_generator.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150264 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_generic_ddio.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150264 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_iss_probe.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150264 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_phy_csr.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150264 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_reset.v /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_reset.v " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_reset.v\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_reset.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_reset.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150264 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_p0_reset_sync.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150264 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_pll.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_pll.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/hps_sdram_pll.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/hps_sdram_pll.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/hps_sdram_pll.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/hps_sdram_pll.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150265 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/pio32_f2h.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/pio32_f2h.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/pio32_f2h.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/pio32_f2h.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/pio32_f2h.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/pio32_f2h.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150265 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/pio32_h2f.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/pio32_h2f.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/pio32_h2f.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/pio32_h2f.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/pio32_h2f.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/pio32_h2f.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150265 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0.v /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_hps_0.v " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0.v\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_hps_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150265 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_fpga_interfaces.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150265 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150265 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_hps_0_hps_io_border.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150265 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150266 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150266 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150266 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150266 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150267 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150267 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_router_002.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150267 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150267 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150267 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150267 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150268 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150268 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150268 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150268 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150268 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_001.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_router_001.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150268 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv " "File \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv\" is a duplicate of already analyzed file \"/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1742044150268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 0 0 " "Found 0 design units, including 0 entities, in source file db/ip/soc_system/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150268 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.map.smsg " "Generated suppressed messages file /home/eric/Documents/Conformer-FPGA-New/TinyNPU/quartus_proj/tiny_npu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150291 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "457 " "Peak virtual memory: 457 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742044150345 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 15 21:09:10 2025 " "Processing ended: Sat Mar 15 21:09:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742044150345 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742044150345 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:44 " "Total CPU time (on all processors): 00:01:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742044150345 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150345 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742044150954 ""}
