// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module unet_pvm_top_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        mamba_in_2_din,
        mamba_in_2_full_n,
        mamba_in_2_write,
        mamba_in_1_din,
        mamba_in_1_full_n,
        mamba_in_1_write,
        mamba_in_0_din,
        mamba_in_0_full_n,
        mamba_in_0_write,
        mamba_in_3_din,
        mamba_in_3_full_n,
        mamba_in_3_write,
        x_reload,
        x_8_reload,
        x_16_reload,
        x_24_reload,
        conv_i_i16_i691,
        conv7_i,
        x_1_reload,
        x_9_reload,
        x_17_reload,
        x_25_reload,
        x_2_reload,
        x_10_reload,
        x_18_reload,
        x_26_reload,
        x_3_reload,
        x_11_reload,
        x_19_reload,
        x_27_reload,
        x_4_reload,
        x_12_reload,
        x_20_reload,
        x_28_reload,
        x_5_reload,
        x_13_reload,
        x_21_reload,
        x_29_reload,
        x_6_reload,
        x_14_reload,
        x_22_reload,
        x_30_reload,
        x_7_reload,
        x_15_reload,
        x_23_reload,
        x_31_reload
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [575:0] mamba_in_2_din;
input   mamba_in_2_full_n;
output   mamba_in_2_write;
output  [575:0] mamba_in_1_din;
input   mamba_in_1_full_n;
output   mamba_in_1_write;
output  [575:0] mamba_in_0_din;
input   mamba_in_0_full_n;
output   mamba_in_0_write;
output  [575:0] mamba_in_3_din;
input   mamba_in_3_full_n;
output   mamba_in_3_write;
input  [17:0] x_reload;
input  [17:0] x_8_reload;
input  [17:0] x_16_reload;
input  [17:0] x_24_reload;
input  [17:0] conv_i_i16_i691;
input  [17:0] conv7_i;
input  [17:0] x_1_reload;
input  [17:0] x_9_reload;
input  [17:0] x_17_reload;
input  [17:0] x_25_reload;
input  [17:0] x_2_reload;
input  [17:0] x_10_reload;
input  [17:0] x_18_reload;
input  [17:0] x_26_reload;
input  [17:0] x_3_reload;
input  [17:0] x_11_reload;
input  [17:0] x_19_reload;
input  [17:0] x_27_reload;
input  [17:0] x_4_reload;
input  [17:0] x_12_reload;
input  [17:0] x_20_reload;
input  [17:0] x_28_reload;
input  [17:0] x_5_reload;
input  [17:0] x_13_reload;
input  [17:0] x_21_reload;
input  [17:0] x_29_reload;
input  [17:0] x_6_reload;
input  [17:0] x_14_reload;
input  [17:0] x_22_reload;
input  [17:0] x_30_reload;
input  [17:0] x_7_reload;
input  [17:0] x_15_reload;
input  [17:0] x_23_reload;
input  [17:0] x_31_reload;

reg ap_idle;
reg mamba_in_2_write;
reg mamba_in_1_write;
reg mamba_in_0_write;
reg mamba_in_3_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_idle_pp0;
reg   [1:0] trunc_ln48_reg_2452;
reg   [1:0] trunc_ln48_reg_2452_pp0_iter3_reg;
reg    ap_block_state5_pp0_stage0_iter4_grp1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln48_fu_410_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    mamba_in_0_blk_n;
wire    ap_block_pp0_stage0_grp1;
reg    mamba_in_1_blk_n;
reg    mamba_in_2_blk_n;
reg    mamba_in_3_blk_n;
wire  signed [36:0] conv7_i_cast_fu_394_p1;
reg    ap_block_pp0_stage0_11001;
wire   [1:0] trunc_ln48_fu_422_p1;
reg   [1:0] trunc_ln48_reg_2452_pp0_iter1_reg;
reg   [1:0] trunc_ln48_reg_2452_pp0_iter2_reg;
wire   [17:0] vec_fu_860_p3;
reg   [17:0] vec_reg_2456;
wire   [17:0] vec_1_fu_1063_p3;
reg   [17:0] vec_1_reg_2461;
wire   [17:0] vec_2_fu_1266_p3;
reg   [17:0] vec_2_reg_2466;
wire   [17:0] vec_3_fu_1469_p3;
reg   [17:0] vec_3_reg_2471;
wire   [17:0] vec_4_fu_1672_p3;
reg   [17:0] vec_4_reg_2476;
wire   [17:0] vec_5_fu_1875_p3;
reg   [17:0] vec_5_reg_2481;
wire   [17:0] vec_6_fu_2078_p3;
reg   [17:0] vec_6_reg_2486;
wire   [17:0] select_ln54_31_fu_2281_p3;
reg   [17:0] select_ln54_31_reg_2491;
reg   [2:0] chunk_fu_158;
wire   [2:0] add_ln48_fu_416_p2;
wire    ap_loop_init;
reg   [2:0] ap_sig_allocacmp_chunk_1;
wire    ap_block_pp0_stage0;
wire   [575:0] zext_ln59_fu_2301_p1;
reg    ap_block_pp0_stage0_01001_grp1;
reg    ap_block_pp0_stage0_11001_grp1;
wire   [17:0] tmp_s_fu_426_p9;
wire  signed [17:0] tmp_s_fu_426_p11;
wire   [17:0] tmp_7_fu_454_p9;
wire  signed [17:0] tmp_7_fu_454_p11;
wire   [17:0] tmp_15_fu_482_p9;
wire  signed [17:0] tmp_15_fu_482_p11;
wire   [17:0] tmp_23_fu_510_p9;
wire  signed [17:0] tmp_23_fu_510_p11;
wire   [17:0] tmp_31_fu_538_p9;
wire  signed [17:0] tmp_31_fu_538_p11;
wire   [17:0] tmp_39_fu_566_p9;
wire  signed [17:0] tmp_39_fu_566_p11;
wire   [17:0] tmp_47_fu_594_p9;
wire  signed [17:0] tmp_47_fu_594_p11;
wire   [17:0] tmp_55_fu_622_p9;
wire  signed [17:0] tmp_55_fu_622_p11;
wire  signed [36:0] grp_fu_2309_p3;
wire   [0:0] tmp_1_fu_681_p3;
wire   [17:0] trunc_ln9_fu_672_p4;
wire   [17:0] zext_ln54_fu_695_p1;
wire   [17:0] add_ln54_fu_699_p2;
wire   [0:0] tmp_3_fu_705_p3;
wire   [0:0] tmp_2_fu_688_p3;
wire   [0:0] xor_ln54_fu_713_p2;
wire   [7:0] tmp_5_fu_732_p3;
wire   [8:0] tmp_6_fu_745_p3;
wire   [0:0] and_ln54_fu_719_p2;
wire   [0:0] icmp_ln54_1_fu_752_p2;
wire   [0:0] icmp_ln54_2_fu_758_p2;
wire   [0:0] tmp_4_fu_725_p3;
wire   [0:0] icmp_ln54_fu_739_p2;
wire   [0:0] xor_ln54_1_fu_772_p2;
wire   [0:0] and_ln54_1_fu_778_p2;
wire   [0:0] select_ln54_fu_764_p3;
wire   [0:0] xor_ln54_2_fu_798_p2;
wire   [0:0] tmp_fu_665_p3;
wire   [0:0] or_ln54_fu_804_p2;
wire   [0:0] xor_ln54_3_fu_810_p2;
wire   [0:0] select_ln54_1_fu_784_p3;
wire   [0:0] and_ln54_2_fu_792_p2;
wire   [0:0] and_ln54_4_fu_822_p2;
wire   [0:0] or_ln54_16_fu_828_p2;
wire   [0:0] xor_ln54_4_fu_834_p2;
wire   [0:0] and_ln54_3_fu_816_p2;
wire   [0:0] and_ln54_5_fu_840_p2;
wire   [0:0] or_ln54_1_fu_854_p2;
wire   [17:0] select_ln54_2_fu_846_p3;
wire  signed [36:0] grp_fu_2324_p3;
wire   [0:0] tmp_9_fu_884_p3;
wire   [17:0] trunc_ln54_1_fu_875_p4;
wire   [17:0] zext_ln54_1_fu_898_p1;
wire   [17:0] add_ln54_1_fu_902_p2;
wire   [0:0] tmp_11_fu_908_p3;
wire   [0:0] tmp_10_fu_891_p3;
wire   [0:0] xor_ln54_5_fu_916_p2;
wire   [7:0] tmp_13_fu_935_p3;
wire   [8:0] tmp_14_fu_948_p3;
wire   [0:0] and_ln54_6_fu_922_p2;
wire   [0:0] icmp_ln54_4_fu_955_p2;
wire   [0:0] icmp_ln54_5_fu_961_p2;
wire   [0:0] tmp_12_fu_928_p3;
wire   [0:0] icmp_ln54_3_fu_942_p2;
wire   [0:0] xor_ln54_6_fu_975_p2;
wire   [0:0] and_ln54_7_fu_981_p2;
wire   [0:0] select_ln54_4_fu_967_p3;
wire   [0:0] xor_ln54_7_fu_1001_p2;
wire   [0:0] tmp_8_fu_868_p3;
wire   [0:0] or_ln54_2_fu_1007_p2;
wire   [0:0] xor_ln54_8_fu_1013_p2;
wire   [0:0] select_ln54_5_fu_987_p3;
wire   [0:0] and_ln54_8_fu_995_p2;
wire   [0:0] and_ln54_10_fu_1025_p2;
wire   [0:0] or_ln54_17_fu_1031_p2;
wire   [0:0] xor_ln54_9_fu_1037_p2;
wire   [0:0] and_ln54_9_fu_1019_p2;
wire   [0:0] and_ln54_11_fu_1043_p2;
wire   [0:0] or_ln54_3_fu_1057_p2;
wire   [17:0] select_ln54_6_fu_1049_p3;
wire  signed [36:0] grp_fu_2339_p3;
wire   [0:0] tmp_17_fu_1087_p3;
wire   [17:0] trunc_ln54_2_fu_1078_p4;
wire   [17:0] zext_ln54_2_fu_1101_p1;
wire   [17:0] add_ln54_2_fu_1105_p2;
wire   [0:0] tmp_19_fu_1111_p3;
wire   [0:0] tmp_18_fu_1094_p3;
wire   [0:0] xor_ln54_10_fu_1119_p2;
wire   [7:0] tmp_21_fu_1138_p3;
wire   [8:0] tmp_22_fu_1151_p3;
wire   [0:0] and_ln54_12_fu_1125_p2;
wire   [0:0] icmp_ln54_7_fu_1158_p2;
wire   [0:0] icmp_ln54_8_fu_1164_p2;
wire   [0:0] tmp_20_fu_1131_p3;
wire   [0:0] icmp_ln54_6_fu_1145_p2;
wire   [0:0] xor_ln54_11_fu_1178_p2;
wire   [0:0] and_ln54_13_fu_1184_p2;
wire   [0:0] select_ln54_8_fu_1170_p3;
wire   [0:0] xor_ln54_12_fu_1204_p2;
wire   [0:0] tmp_16_fu_1071_p3;
wire   [0:0] or_ln54_4_fu_1210_p2;
wire   [0:0] xor_ln54_13_fu_1216_p2;
wire   [0:0] select_ln54_9_fu_1190_p3;
wire   [0:0] and_ln54_14_fu_1198_p2;
wire   [0:0] and_ln54_16_fu_1228_p2;
wire   [0:0] or_ln54_18_fu_1234_p2;
wire   [0:0] xor_ln54_14_fu_1240_p2;
wire   [0:0] and_ln54_15_fu_1222_p2;
wire   [0:0] and_ln54_17_fu_1246_p2;
wire   [0:0] or_ln54_5_fu_1260_p2;
wire   [17:0] select_ln54_10_fu_1252_p3;
wire  signed [36:0] grp_fu_2354_p3;
wire   [0:0] tmp_25_fu_1290_p3;
wire   [17:0] trunc_ln54_3_fu_1281_p4;
wire   [17:0] zext_ln54_3_fu_1304_p1;
wire   [17:0] add_ln54_3_fu_1308_p2;
wire   [0:0] tmp_27_fu_1314_p3;
wire   [0:0] tmp_26_fu_1297_p3;
wire   [0:0] xor_ln54_15_fu_1322_p2;
wire   [7:0] tmp_29_fu_1341_p3;
wire   [8:0] tmp_30_fu_1354_p3;
wire   [0:0] and_ln54_18_fu_1328_p2;
wire   [0:0] icmp_ln54_10_fu_1361_p2;
wire   [0:0] icmp_ln54_11_fu_1367_p2;
wire   [0:0] tmp_28_fu_1334_p3;
wire   [0:0] icmp_ln54_9_fu_1348_p2;
wire   [0:0] xor_ln54_16_fu_1381_p2;
wire   [0:0] and_ln54_19_fu_1387_p2;
wire   [0:0] select_ln54_12_fu_1373_p3;
wire   [0:0] xor_ln54_17_fu_1407_p2;
wire   [0:0] tmp_24_fu_1274_p3;
wire   [0:0] or_ln54_6_fu_1413_p2;
wire   [0:0] xor_ln54_18_fu_1419_p2;
wire   [0:0] select_ln54_13_fu_1393_p3;
wire   [0:0] and_ln54_20_fu_1401_p2;
wire   [0:0] and_ln54_22_fu_1431_p2;
wire   [0:0] or_ln54_19_fu_1437_p2;
wire   [0:0] xor_ln54_19_fu_1443_p2;
wire   [0:0] and_ln54_21_fu_1425_p2;
wire   [0:0] and_ln54_23_fu_1449_p2;
wire   [0:0] or_ln54_7_fu_1463_p2;
wire   [17:0] select_ln54_14_fu_1455_p3;
wire  signed [36:0] grp_fu_2369_p3;
wire   [0:0] tmp_33_fu_1493_p3;
wire   [17:0] trunc_ln54_4_fu_1484_p4;
wire   [17:0] zext_ln54_4_fu_1507_p1;
wire   [17:0] add_ln54_4_fu_1511_p2;
wire   [0:0] tmp_35_fu_1517_p3;
wire   [0:0] tmp_34_fu_1500_p3;
wire   [0:0] xor_ln54_20_fu_1525_p2;
wire   [7:0] tmp_37_fu_1544_p3;
wire   [8:0] tmp_38_fu_1557_p3;
wire   [0:0] and_ln54_24_fu_1531_p2;
wire   [0:0] icmp_ln54_13_fu_1564_p2;
wire   [0:0] icmp_ln54_14_fu_1570_p2;
wire   [0:0] tmp_36_fu_1537_p3;
wire   [0:0] icmp_ln54_12_fu_1551_p2;
wire   [0:0] xor_ln54_21_fu_1584_p2;
wire   [0:0] and_ln54_25_fu_1590_p2;
wire   [0:0] select_ln54_16_fu_1576_p3;
wire   [0:0] xor_ln54_22_fu_1610_p2;
wire   [0:0] tmp_32_fu_1477_p3;
wire   [0:0] or_ln54_8_fu_1616_p2;
wire   [0:0] xor_ln54_23_fu_1622_p2;
wire   [0:0] select_ln54_17_fu_1596_p3;
wire   [0:0] and_ln54_26_fu_1604_p2;
wire   [0:0] and_ln54_28_fu_1634_p2;
wire   [0:0] or_ln54_20_fu_1640_p2;
wire   [0:0] xor_ln54_24_fu_1646_p2;
wire   [0:0] and_ln54_27_fu_1628_p2;
wire   [0:0] and_ln54_29_fu_1652_p2;
wire   [0:0] or_ln54_9_fu_1666_p2;
wire   [17:0] select_ln54_18_fu_1658_p3;
wire  signed [36:0] grp_fu_2384_p3;
wire   [0:0] tmp_41_fu_1696_p3;
wire   [17:0] trunc_ln54_5_fu_1687_p4;
wire   [17:0] zext_ln54_5_fu_1710_p1;
wire   [17:0] add_ln54_5_fu_1714_p2;
wire   [0:0] tmp_43_fu_1720_p3;
wire   [0:0] tmp_42_fu_1703_p3;
wire   [0:0] xor_ln54_25_fu_1728_p2;
wire   [7:0] tmp_45_fu_1747_p3;
wire   [8:0] tmp_46_fu_1760_p3;
wire   [0:0] and_ln54_30_fu_1734_p2;
wire   [0:0] icmp_ln54_16_fu_1767_p2;
wire   [0:0] icmp_ln54_17_fu_1773_p2;
wire   [0:0] tmp_44_fu_1740_p3;
wire   [0:0] icmp_ln54_15_fu_1754_p2;
wire   [0:0] xor_ln54_26_fu_1787_p2;
wire   [0:0] and_ln54_31_fu_1793_p2;
wire   [0:0] select_ln54_20_fu_1779_p3;
wire   [0:0] xor_ln54_27_fu_1813_p2;
wire   [0:0] tmp_40_fu_1680_p3;
wire   [0:0] or_ln54_10_fu_1819_p2;
wire   [0:0] xor_ln54_28_fu_1825_p2;
wire   [0:0] select_ln54_21_fu_1799_p3;
wire   [0:0] and_ln54_32_fu_1807_p2;
wire   [0:0] and_ln54_34_fu_1837_p2;
wire   [0:0] or_ln54_21_fu_1843_p2;
wire   [0:0] xor_ln54_29_fu_1849_p2;
wire   [0:0] and_ln54_33_fu_1831_p2;
wire   [0:0] and_ln54_35_fu_1855_p2;
wire   [0:0] or_ln54_11_fu_1869_p2;
wire   [17:0] select_ln54_22_fu_1861_p3;
wire  signed [36:0] grp_fu_2399_p3;
wire   [0:0] tmp_49_fu_1899_p3;
wire   [17:0] trunc_ln54_6_fu_1890_p4;
wire   [17:0] zext_ln54_6_fu_1913_p1;
wire   [17:0] add_ln54_6_fu_1917_p2;
wire   [0:0] tmp_51_fu_1923_p3;
wire   [0:0] tmp_50_fu_1906_p3;
wire   [0:0] xor_ln54_30_fu_1931_p2;
wire   [7:0] tmp_53_fu_1950_p3;
wire   [8:0] tmp_54_fu_1963_p3;
wire   [0:0] and_ln54_36_fu_1937_p2;
wire   [0:0] icmp_ln54_19_fu_1970_p2;
wire   [0:0] icmp_ln54_20_fu_1976_p2;
wire   [0:0] tmp_52_fu_1943_p3;
wire   [0:0] icmp_ln54_18_fu_1957_p2;
wire   [0:0] xor_ln54_31_fu_1990_p2;
wire   [0:0] and_ln54_37_fu_1996_p2;
wire   [0:0] select_ln54_24_fu_1982_p3;
wire   [0:0] xor_ln54_32_fu_2016_p2;
wire   [0:0] tmp_48_fu_1883_p3;
wire   [0:0] or_ln54_12_fu_2022_p2;
wire   [0:0] xor_ln54_33_fu_2028_p2;
wire   [0:0] select_ln54_25_fu_2002_p3;
wire   [0:0] and_ln54_38_fu_2010_p2;
wire   [0:0] and_ln54_40_fu_2040_p2;
wire   [0:0] or_ln54_22_fu_2046_p2;
wire   [0:0] xor_ln54_34_fu_2052_p2;
wire   [0:0] and_ln54_39_fu_2034_p2;
wire   [0:0] and_ln54_41_fu_2058_p2;
wire   [0:0] or_ln54_13_fu_2072_p2;
wire   [17:0] select_ln54_26_fu_2064_p3;
wire  signed [36:0] grp_fu_2414_p3;
wire   [0:0] tmp_57_fu_2102_p3;
wire   [17:0] trunc_ln54_7_fu_2093_p4;
wire   [17:0] zext_ln54_7_fu_2116_p1;
wire   [17:0] add_ln54_7_fu_2120_p2;
wire   [0:0] tmp_59_fu_2126_p3;
wire   [0:0] tmp_58_fu_2109_p3;
wire   [0:0] xor_ln54_35_fu_2134_p2;
wire   [7:0] tmp_61_fu_2153_p3;
wire   [8:0] tmp_62_fu_2166_p3;
wire   [0:0] and_ln54_42_fu_2140_p2;
wire   [0:0] icmp_ln54_22_fu_2173_p2;
wire   [0:0] icmp_ln54_23_fu_2179_p2;
wire   [0:0] tmp_60_fu_2146_p3;
wire   [0:0] icmp_ln54_21_fu_2160_p2;
wire   [0:0] xor_ln54_36_fu_2193_p2;
wire   [0:0] and_ln54_43_fu_2199_p2;
wire   [0:0] select_ln54_28_fu_2185_p3;
wire   [0:0] xor_ln54_37_fu_2219_p2;
wire   [0:0] tmp_56_fu_2086_p3;
wire   [0:0] or_ln54_14_fu_2225_p2;
wire   [0:0] xor_ln54_38_fu_2231_p2;
wire   [0:0] select_ln54_29_fu_2205_p3;
wire   [0:0] and_ln54_44_fu_2213_p2;
wire   [0:0] and_ln54_46_fu_2243_p2;
wire   [0:0] or_ln54_23_fu_2249_p2;
wire   [0:0] xor_ln54_39_fu_2255_p2;
wire   [0:0] and_ln54_45_fu_2237_p2;
wire   [0:0] and_ln54_47_fu_2261_p2;
wire   [0:0] or_ln54_15_fu_2275_p2;
wire   [17:0] select_ln54_30_fu_2267_p3;
wire   [143:0] or_ln59_s_fu_2289_p9;
wire  signed [17:0] grp_fu_2309_p1;
wire  signed [18:0] conv_i_i16_i691_cast_fu_398_p1;
wire  signed [17:0] grp_fu_2309_p2;
wire  signed [17:0] grp_fu_2324_p1;
wire  signed [17:0] grp_fu_2324_p2;
wire  signed [17:0] grp_fu_2339_p1;
wire  signed [17:0] grp_fu_2339_p2;
wire  signed [17:0] grp_fu_2354_p1;
wire  signed [17:0] grp_fu_2354_p2;
wire  signed [17:0] grp_fu_2369_p1;
wire  signed [17:0] grp_fu_2369_p2;
wire  signed [17:0] grp_fu_2384_p1;
wire  signed [17:0] grp_fu_2384_p2;
wire  signed [17:0] grp_fu_2399_p1;
wire  signed [17:0] grp_fu_2399_p2;
wire  signed [17:0] grp_fu_2414_p1;
wire  signed [17:0] grp_fu_2414_p2;
reg    grp_fu_2309_ce;
reg    grp_fu_2324_ce;
reg    grp_fu_2339_ce;
reg    grp_fu_2354_ce;
reg    grp_fu_2369_ce;
reg    grp_fu_2384_ce;
reg    grp_fu_2399_ce;
reg    grp_fu_2414_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire   [1:0] tmp_s_fu_426_p1;
wire   [1:0] tmp_s_fu_426_p3;
wire  signed [1:0] tmp_s_fu_426_p5;
wire  signed [1:0] tmp_s_fu_426_p7;
wire   [1:0] tmp_7_fu_454_p1;
wire   [1:0] tmp_7_fu_454_p3;
wire  signed [1:0] tmp_7_fu_454_p5;
wire  signed [1:0] tmp_7_fu_454_p7;
wire   [1:0] tmp_15_fu_482_p1;
wire   [1:0] tmp_15_fu_482_p3;
wire  signed [1:0] tmp_15_fu_482_p5;
wire  signed [1:0] tmp_15_fu_482_p7;
wire   [1:0] tmp_23_fu_510_p1;
wire   [1:0] tmp_23_fu_510_p3;
wire  signed [1:0] tmp_23_fu_510_p5;
wire  signed [1:0] tmp_23_fu_510_p7;
wire   [1:0] tmp_31_fu_538_p1;
wire   [1:0] tmp_31_fu_538_p3;
wire  signed [1:0] tmp_31_fu_538_p5;
wire  signed [1:0] tmp_31_fu_538_p7;
wire   [1:0] tmp_39_fu_566_p1;
wire   [1:0] tmp_39_fu_566_p3;
wire  signed [1:0] tmp_39_fu_566_p5;
wire  signed [1:0] tmp_39_fu_566_p7;
wire   [1:0] tmp_47_fu_594_p1;
wire   [1:0] tmp_47_fu_594_p3;
wire  signed [1:0] tmp_47_fu_594_p5;
wire  signed [1:0] tmp_47_fu_594_p7;
wire   [1:0] tmp_55_fu_622_p1;
wire   [1:0] tmp_55_fu_622_p3;
wire  signed [1:0] tmp_55_fu_622_p5;
wire  signed [1:0] tmp_55_fu_622_p7;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 chunk_fu_158 = 3'd0;
#0 ap_done_reg = 1'b0;
end

(* dissolve_hierarchy = "yes" *) unet_pvm_top_sparsemux_9_2_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 18 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 18 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 18 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 18 ))
sparsemux_9_2_18_1_1_U85(
    .din0(x_reload),
    .din1(x_8_reload),
    .din2(x_16_reload),
    .din3(x_24_reload),
    .def(tmp_s_fu_426_p9),
    .sel(trunc_ln48_fu_422_p1),
    .dout(tmp_s_fu_426_p11)
);

(* dissolve_hierarchy = "yes" *) unet_pvm_top_sparsemux_9_2_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 18 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 18 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 18 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 18 ))
sparsemux_9_2_18_1_1_U86(
    .din0(x_1_reload),
    .din1(x_9_reload),
    .din2(x_17_reload),
    .din3(x_25_reload),
    .def(tmp_7_fu_454_p9),
    .sel(trunc_ln48_fu_422_p1),
    .dout(tmp_7_fu_454_p11)
);

(* dissolve_hierarchy = "yes" *) unet_pvm_top_sparsemux_9_2_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 18 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 18 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 18 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 18 ))
sparsemux_9_2_18_1_1_U87(
    .din0(x_2_reload),
    .din1(x_10_reload),
    .din2(x_18_reload),
    .din3(x_26_reload),
    .def(tmp_15_fu_482_p9),
    .sel(trunc_ln48_fu_422_p1),
    .dout(tmp_15_fu_482_p11)
);

(* dissolve_hierarchy = "yes" *) unet_pvm_top_sparsemux_9_2_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 18 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 18 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 18 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 18 ))
sparsemux_9_2_18_1_1_U88(
    .din0(x_3_reload),
    .din1(x_11_reload),
    .din2(x_19_reload),
    .din3(x_27_reload),
    .def(tmp_23_fu_510_p9),
    .sel(trunc_ln48_fu_422_p1),
    .dout(tmp_23_fu_510_p11)
);

(* dissolve_hierarchy = "yes" *) unet_pvm_top_sparsemux_9_2_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 18 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 18 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 18 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 18 ))
sparsemux_9_2_18_1_1_U89(
    .din0(x_4_reload),
    .din1(x_12_reload),
    .din2(x_20_reload),
    .din3(x_28_reload),
    .def(tmp_31_fu_538_p9),
    .sel(trunc_ln48_fu_422_p1),
    .dout(tmp_31_fu_538_p11)
);

(* dissolve_hierarchy = "yes" *) unet_pvm_top_sparsemux_9_2_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 18 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 18 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 18 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 18 ))
sparsemux_9_2_18_1_1_U90(
    .din0(x_5_reload),
    .din1(x_13_reload),
    .din2(x_21_reload),
    .din3(x_29_reload),
    .def(tmp_39_fu_566_p9),
    .sel(trunc_ln48_fu_422_p1),
    .dout(tmp_39_fu_566_p11)
);

(* dissolve_hierarchy = "yes" *) unet_pvm_top_sparsemux_9_2_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 18 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 18 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 18 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 18 ))
sparsemux_9_2_18_1_1_U91(
    .din0(x_6_reload),
    .din1(x_14_reload),
    .din2(x_22_reload),
    .din3(x_30_reload),
    .def(tmp_47_fu_594_p9),
    .sel(trunc_ln48_fu_422_p1),
    .dout(tmp_47_fu_594_p11)
);

(* dissolve_hierarchy = "yes" *) unet_pvm_top_sparsemux_9_2_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 18 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 18 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 18 ),
    .CASE3( 2'h3 ),
    .din3_WIDTH( 18 ),
    .def_WIDTH( 18 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 18 ))
sparsemux_9_2_18_1_1_U92(
    .din0(x_7_reload),
    .din1(x_15_reload),
    .din2(x_23_reload),
    .din3(x_31_reload),
    .def(tmp_55_fu_622_p9),
    .sel(trunc_ln48_fu_422_p1),
    .dout(tmp_55_fu_622_p11)
);

unet_pvm_top_am_submul_18s_18s_18s_37_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 37 ))
am_submul_18s_18s_18s_37_4_1_U93(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_s_fu_426_p11),
    .din1(grp_fu_2309_p1),
    .din2(grp_fu_2309_p2),
    .ce(grp_fu_2309_ce),
    .dout(grp_fu_2309_p3)
);

unet_pvm_top_am_submul_18s_18s_18s_37_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 37 ))
am_submul_18s_18s_18s_37_4_1_U94(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_7_fu_454_p11),
    .din1(grp_fu_2324_p1),
    .din2(grp_fu_2324_p2),
    .ce(grp_fu_2324_ce),
    .dout(grp_fu_2324_p3)
);

unet_pvm_top_am_submul_18s_18s_18s_37_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 37 ))
am_submul_18s_18s_18s_37_4_1_U95(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_15_fu_482_p11),
    .din1(grp_fu_2339_p1),
    .din2(grp_fu_2339_p2),
    .ce(grp_fu_2339_ce),
    .dout(grp_fu_2339_p3)
);

unet_pvm_top_am_submul_18s_18s_18s_37_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 37 ))
am_submul_18s_18s_18s_37_4_1_U96(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_23_fu_510_p11),
    .din1(grp_fu_2354_p1),
    .din2(grp_fu_2354_p2),
    .ce(grp_fu_2354_ce),
    .dout(grp_fu_2354_p3)
);

unet_pvm_top_am_submul_18s_18s_18s_37_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 37 ))
am_submul_18s_18s_18s_37_4_1_U97(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_31_fu_538_p11),
    .din1(grp_fu_2369_p1),
    .din2(grp_fu_2369_p2),
    .ce(grp_fu_2369_ce),
    .dout(grp_fu_2369_p3)
);

unet_pvm_top_am_submul_18s_18s_18s_37_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 37 ))
am_submul_18s_18s_18s_37_4_1_U98(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_39_fu_566_p11),
    .din1(grp_fu_2384_p1),
    .din2(grp_fu_2384_p2),
    .ce(grp_fu_2384_ce),
    .dout(grp_fu_2384_p3)
);

unet_pvm_top_am_submul_18s_18s_18s_37_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 37 ))
am_submul_18s_18s_18s_37_4_1_U99(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_47_fu_594_p11),
    .din1(grp_fu_2399_p1),
    .din2(grp_fu_2399_p2),
    .ce(grp_fu_2399_ce),
    .dout(grp_fu_2399_p3)
);

unet_pvm_top_am_submul_18s_18s_18s_37_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 37 ))
am_submul_18s_18s_18s_37_4_1_U100(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(tmp_55_fu_622_p11),
    .din1(grp_fu_2414_p1),
    .din2(grp_fu_2414_p2),
    .ce(grp_fu_2414_ce),
    .dout(grp_fu_2414_p3)
);

unet_pvm_top_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln48_fu_410_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            chunk_fu_158 <= add_ln48_fu_416_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            chunk_fu_158 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        trunc_ln48_reg_2452 <= trunc_ln48_fu_422_p1;
        trunc_ln48_reg_2452_pp0_iter1_reg <= trunc_ln48_reg_2452;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        select_ln54_31_reg_2491 <= select_ln54_31_fu_2281_p3;
        trunc_ln48_reg_2452_pp0_iter2_reg <= trunc_ln48_reg_2452_pp0_iter1_reg;
        trunc_ln48_reg_2452_pp0_iter3_reg <= trunc_ln48_reg_2452_pp0_iter2_reg;
        vec_1_reg_2461 <= vec_1_fu_1063_p3;
        vec_2_reg_2466 <= vec_2_fu_1266_p3;
        vec_3_reg_2471 <= vec_3_fu_1469_p3;
        vec_4_reg_2476 <= vec_4_fu_1672_p3;
        vec_5_reg_2481 <= vec_5_fu_1875_p3;
        vec_6_reg_2486 <= vec_6_fu_2078_p3;
        vec_reg_2456 <= vec_fu_860_p3;
    end
end

always @ (*) begin
    if (((icmp_ln48_fu_410_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_chunk_1 = 3'd0;
    end else begin
        ap_sig_allocacmp_chunk_1 = chunk_fu_158;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2309_ce = 1'b1;
    end else begin
        grp_fu_2309_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2324_ce = 1'b1;
    end else begin
        grp_fu_2324_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2339_ce = 1'b1;
    end else begin
        grp_fu_2339_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2354_ce = 1'b1;
    end else begin
        grp_fu_2354_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2369_ce = 1'b1;
    end else begin
        grp_fu_2369_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2384_ce = 1'b1;
    end else begin
        grp_fu_2384_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2399_ce = 1'b1;
    end else begin
        grp_fu_2399_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_2414_ce = 1'b1;
    end else begin
        grp_fu_2414_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (trunc_ln48_reg_2452_pp0_iter3_reg == 2'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        mamba_in_0_blk_n = mamba_in_0_full_n;
    end else begin
        mamba_in_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (trunc_ln48_reg_2452_pp0_iter3_reg == 2'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        mamba_in_0_write = 1'b1;
    end else begin
        mamba_in_0_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (trunc_ln48_reg_2452_pp0_iter3_reg == 2'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        mamba_in_1_blk_n = mamba_in_1_full_n;
    end else begin
        mamba_in_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (trunc_ln48_reg_2452_pp0_iter3_reg == 2'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        mamba_in_1_write = 1'b1;
    end else begin
        mamba_in_1_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (trunc_ln48_reg_2452_pp0_iter3_reg == 2'd2) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        mamba_in_2_blk_n = mamba_in_2_full_n;
    end else begin
        mamba_in_2_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (trunc_ln48_reg_2452_pp0_iter3_reg == 2'd2) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        mamba_in_2_write = 1'b1;
    end else begin
        mamba_in_2_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp1) & (trunc_ln48_reg_2452_pp0_iter3_reg == 2'd3) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        mamba_in_3_blk_n = mamba_in_3_full_n;
    end else begin
        mamba_in_3_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp1) & (trunc_ln48_reg_2452_pp0_iter3_reg == 2'd3) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        mamba_in_3_write = 1'b1;
    end else begin
        mamba_in_3_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln48_fu_416_p2 = (ap_sig_allocacmp_chunk_1 + 3'd1);

assign add_ln54_1_fu_902_p2 = (trunc_ln54_1_fu_875_p4 + zext_ln54_1_fu_898_p1);

assign add_ln54_2_fu_1105_p2 = (trunc_ln54_2_fu_1078_p4 + zext_ln54_2_fu_1101_p1);

assign add_ln54_3_fu_1308_p2 = (trunc_ln54_3_fu_1281_p4 + zext_ln54_3_fu_1304_p1);

assign add_ln54_4_fu_1511_p2 = (trunc_ln54_4_fu_1484_p4 + zext_ln54_4_fu_1507_p1);

assign add_ln54_5_fu_1714_p2 = (trunc_ln54_5_fu_1687_p4 + zext_ln54_5_fu_1710_p1);

assign add_ln54_6_fu_1917_p2 = (trunc_ln54_6_fu_1890_p4 + zext_ln54_6_fu_1913_p1);

assign add_ln54_7_fu_2120_p2 = (trunc_ln54_7_fu_2093_p4 + zext_ln54_7_fu_2116_p1);

assign add_ln54_fu_699_p2 = (trunc_ln9_fu_672_p4 + zext_ln54_fu_695_p1);

assign and_ln54_10_fu_1025_p2 = (tmp_11_fu_908_p3 & select_ln54_5_fu_987_p3);

assign and_ln54_11_fu_1043_p2 = (xor_ln54_9_fu_1037_p2 & tmp_8_fu_868_p3);

assign and_ln54_12_fu_1125_p2 = (xor_ln54_10_fu_1119_p2 & tmp_18_fu_1094_p3);

assign and_ln54_13_fu_1184_p2 = (xor_ln54_11_fu_1178_p2 & icmp_ln54_6_fu_1145_p2);

assign and_ln54_14_fu_1198_p2 = (icmp_ln54_7_fu_1158_p2 & and_ln54_12_fu_1125_p2);

assign and_ln54_15_fu_1222_p2 = (xor_ln54_13_fu_1216_p2 & or_ln54_4_fu_1210_p2);

assign and_ln54_16_fu_1228_p2 = (tmp_19_fu_1111_p3 & select_ln54_9_fu_1190_p3);

assign and_ln54_17_fu_1246_p2 = (xor_ln54_14_fu_1240_p2 & tmp_16_fu_1071_p3);

assign and_ln54_18_fu_1328_p2 = (xor_ln54_15_fu_1322_p2 & tmp_26_fu_1297_p3);

assign and_ln54_19_fu_1387_p2 = (xor_ln54_16_fu_1381_p2 & icmp_ln54_9_fu_1348_p2);

assign and_ln54_1_fu_778_p2 = (xor_ln54_1_fu_772_p2 & icmp_ln54_fu_739_p2);

assign and_ln54_20_fu_1401_p2 = (icmp_ln54_10_fu_1361_p2 & and_ln54_18_fu_1328_p2);

assign and_ln54_21_fu_1425_p2 = (xor_ln54_18_fu_1419_p2 & or_ln54_6_fu_1413_p2);

assign and_ln54_22_fu_1431_p2 = (tmp_27_fu_1314_p3 & select_ln54_13_fu_1393_p3);

assign and_ln54_23_fu_1449_p2 = (xor_ln54_19_fu_1443_p2 & tmp_24_fu_1274_p3);

assign and_ln54_24_fu_1531_p2 = (xor_ln54_20_fu_1525_p2 & tmp_34_fu_1500_p3);

assign and_ln54_25_fu_1590_p2 = (xor_ln54_21_fu_1584_p2 & icmp_ln54_12_fu_1551_p2);

assign and_ln54_26_fu_1604_p2 = (icmp_ln54_13_fu_1564_p2 & and_ln54_24_fu_1531_p2);

assign and_ln54_27_fu_1628_p2 = (xor_ln54_23_fu_1622_p2 & or_ln54_8_fu_1616_p2);

assign and_ln54_28_fu_1634_p2 = (tmp_35_fu_1517_p3 & select_ln54_17_fu_1596_p3);

assign and_ln54_29_fu_1652_p2 = (xor_ln54_24_fu_1646_p2 & tmp_32_fu_1477_p3);

assign and_ln54_2_fu_792_p2 = (icmp_ln54_1_fu_752_p2 & and_ln54_fu_719_p2);

assign and_ln54_30_fu_1734_p2 = (xor_ln54_25_fu_1728_p2 & tmp_42_fu_1703_p3);

assign and_ln54_31_fu_1793_p2 = (xor_ln54_26_fu_1787_p2 & icmp_ln54_15_fu_1754_p2);

assign and_ln54_32_fu_1807_p2 = (icmp_ln54_16_fu_1767_p2 & and_ln54_30_fu_1734_p2);

assign and_ln54_33_fu_1831_p2 = (xor_ln54_28_fu_1825_p2 & or_ln54_10_fu_1819_p2);

assign and_ln54_34_fu_1837_p2 = (tmp_43_fu_1720_p3 & select_ln54_21_fu_1799_p3);

assign and_ln54_35_fu_1855_p2 = (xor_ln54_29_fu_1849_p2 & tmp_40_fu_1680_p3);

assign and_ln54_36_fu_1937_p2 = (xor_ln54_30_fu_1931_p2 & tmp_50_fu_1906_p3);

assign and_ln54_37_fu_1996_p2 = (xor_ln54_31_fu_1990_p2 & icmp_ln54_18_fu_1957_p2);

assign and_ln54_38_fu_2010_p2 = (icmp_ln54_19_fu_1970_p2 & and_ln54_36_fu_1937_p2);

assign and_ln54_39_fu_2034_p2 = (xor_ln54_33_fu_2028_p2 & or_ln54_12_fu_2022_p2);

assign and_ln54_3_fu_816_p2 = (xor_ln54_3_fu_810_p2 & or_ln54_fu_804_p2);

assign and_ln54_40_fu_2040_p2 = (tmp_51_fu_1923_p3 & select_ln54_25_fu_2002_p3);

assign and_ln54_41_fu_2058_p2 = (xor_ln54_34_fu_2052_p2 & tmp_48_fu_1883_p3);

assign and_ln54_42_fu_2140_p2 = (xor_ln54_35_fu_2134_p2 & tmp_58_fu_2109_p3);

assign and_ln54_43_fu_2199_p2 = (xor_ln54_36_fu_2193_p2 & icmp_ln54_21_fu_2160_p2);

assign and_ln54_44_fu_2213_p2 = (icmp_ln54_22_fu_2173_p2 & and_ln54_42_fu_2140_p2);

assign and_ln54_45_fu_2237_p2 = (xor_ln54_38_fu_2231_p2 & or_ln54_14_fu_2225_p2);

assign and_ln54_46_fu_2243_p2 = (tmp_59_fu_2126_p3 & select_ln54_29_fu_2205_p3);

assign and_ln54_47_fu_2261_p2 = (xor_ln54_39_fu_2255_p2 & tmp_56_fu_2086_p3);

assign and_ln54_4_fu_822_p2 = (tmp_3_fu_705_p3 & select_ln54_1_fu_784_p3);

assign and_ln54_5_fu_840_p2 = (xor_ln54_4_fu_834_p2 & tmp_fu_665_p3);

assign and_ln54_6_fu_922_p2 = (xor_ln54_5_fu_916_p2 & tmp_10_fu_891_p3);

assign and_ln54_7_fu_981_p2 = (xor_ln54_6_fu_975_p2 & icmp_ln54_3_fu_942_p2);

assign and_ln54_8_fu_995_p2 = (icmp_ln54_4_fu_955_p2 & and_ln54_6_fu_922_p2);

assign and_ln54_9_fu_1019_p2 = (xor_ln54_8_fu_1013_p2 & or_ln54_2_fu_1007_p2);

assign and_ln54_fu_719_p2 = (xor_ln54_fu_713_p2 & tmp_2_fu_688_p3);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001_grp1 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage0_iter4_grp1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage0_iter4_grp1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_grp1 = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage0_iter4_grp1));
end

assign ap_block_pp0_stage0_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_block_state5_pp0_stage0_iter4_grp1));
end

always @ (*) begin
    ap_block_state5_pp0_stage0_iter4_grp1 = (((trunc_ln48_reg_2452_pp0_iter3_reg == 2'd3) & (mamba_in_3_full_n == 1'b0)) | ((trunc_ln48_reg_2452_pp0_iter3_reg == 2'd0) & (mamba_in_0_full_n == 1'b0)) | ((trunc_ln48_reg_2452_pp0_iter3_reg == 2'd1) & (mamba_in_1_full_n == 1'b0)) | ((trunc_ln48_reg_2452_pp0_iter3_reg == 2'd2) & (mamba_in_2_full_n == 1'b0)));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign conv7_i_cast_fu_394_p1 = $signed(conv7_i);

assign conv_i_i16_i691_cast_fu_398_p1 = $signed(conv_i_i16_i691);

assign grp_fu_2309_p1 = conv_i_i16_i691_cast_fu_398_p1;

assign grp_fu_2309_p2 = conv7_i_cast_fu_394_p1;

assign grp_fu_2324_p1 = conv_i_i16_i691_cast_fu_398_p1;

assign grp_fu_2324_p2 = conv7_i_cast_fu_394_p1;

assign grp_fu_2339_p1 = conv_i_i16_i691_cast_fu_398_p1;

assign grp_fu_2339_p2 = conv7_i_cast_fu_394_p1;

assign grp_fu_2354_p1 = conv_i_i16_i691_cast_fu_398_p1;

assign grp_fu_2354_p2 = conv7_i_cast_fu_394_p1;

assign grp_fu_2369_p1 = conv_i_i16_i691_cast_fu_398_p1;

assign grp_fu_2369_p2 = conv7_i_cast_fu_394_p1;

assign grp_fu_2384_p1 = conv_i_i16_i691_cast_fu_398_p1;

assign grp_fu_2384_p2 = conv7_i_cast_fu_394_p1;

assign grp_fu_2399_p1 = conv_i_i16_i691_cast_fu_398_p1;

assign grp_fu_2399_p2 = conv7_i_cast_fu_394_p1;

assign grp_fu_2414_p1 = conv_i_i16_i691_cast_fu_398_p1;

assign grp_fu_2414_p2 = conv7_i_cast_fu_394_p1;

assign icmp_ln48_fu_410_p2 = ((ap_sig_allocacmp_chunk_1 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln54_10_fu_1361_p2 = ((tmp_30_fu_1354_p3 == 9'd511) ? 1'b1 : 1'b0);

assign icmp_ln54_11_fu_1367_p2 = ((tmp_30_fu_1354_p3 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln54_12_fu_1551_p2 = ((tmp_37_fu_1544_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln54_13_fu_1564_p2 = ((tmp_38_fu_1557_p3 == 9'd511) ? 1'b1 : 1'b0);

assign icmp_ln54_14_fu_1570_p2 = ((tmp_38_fu_1557_p3 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln54_15_fu_1754_p2 = ((tmp_45_fu_1747_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln54_16_fu_1767_p2 = ((tmp_46_fu_1760_p3 == 9'd511) ? 1'b1 : 1'b0);

assign icmp_ln54_17_fu_1773_p2 = ((tmp_46_fu_1760_p3 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln54_18_fu_1957_p2 = ((tmp_53_fu_1950_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln54_19_fu_1970_p2 = ((tmp_54_fu_1963_p3 == 9'd511) ? 1'b1 : 1'b0);

assign icmp_ln54_1_fu_752_p2 = ((tmp_6_fu_745_p3 == 9'd511) ? 1'b1 : 1'b0);

assign icmp_ln54_20_fu_1976_p2 = ((tmp_54_fu_1963_p3 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln54_21_fu_2160_p2 = ((tmp_61_fu_2153_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln54_22_fu_2173_p2 = ((tmp_62_fu_2166_p3 == 9'd511) ? 1'b1 : 1'b0);

assign icmp_ln54_23_fu_2179_p2 = ((tmp_62_fu_2166_p3 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln54_2_fu_758_p2 = ((tmp_6_fu_745_p3 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln54_3_fu_942_p2 = ((tmp_13_fu_935_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln54_4_fu_955_p2 = ((tmp_14_fu_948_p3 == 9'd511) ? 1'b1 : 1'b0);

assign icmp_ln54_5_fu_961_p2 = ((tmp_14_fu_948_p3 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln54_6_fu_1145_p2 = ((tmp_21_fu_1138_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln54_7_fu_1158_p2 = ((tmp_22_fu_1151_p3 == 9'd511) ? 1'b1 : 1'b0);

assign icmp_ln54_8_fu_1164_p2 = ((tmp_22_fu_1151_p3 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln54_9_fu_1348_p2 = ((tmp_29_fu_1341_p3 == 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln54_fu_739_p2 = ((tmp_5_fu_732_p3 == 8'd255) ? 1'b1 : 1'b0);

assign mamba_in_0_din = zext_ln59_fu_2301_p1;

assign mamba_in_1_din = zext_ln59_fu_2301_p1;

assign mamba_in_2_din = zext_ln59_fu_2301_p1;

assign mamba_in_3_din = zext_ln59_fu_2301_p1;

assign or_ln54_10_fu_1819_p2 = (xor_ln54_27_fu_1813_p2 | tmp_43_fu_1720_p3);

assign or_ln54_11_fu_1869_p2 = (and_ln54_35_fu_1855_p2 | and_ln54_33_fu_1831_p2);

assign or_ln54_12_fu_2022_p2 = (xor_ln54_32_fu_2016_p2 | tmp_51_fu_1923_p3);

assign or_ln54_13_fu_2072_p2 = (and_ln54_41_fu_2058_p2 | and_ln54_39_fu_2034_p2);

assign or_ln54_14_fu_2225_p2 = (xor_ln54_37_fu_2219_p2 | tmp_59_fu_2126_p3);

assign or_ln54_15_fu_2275_p2 = (and_ln54_47_fu_2261_p2 | and_ln54_45_fu_2237_p2);

assign or_ln54_16_fu_828_p2 = (and_ln54_4_fu_822_p2 | and_ln54_2_fu_792_p2);

assign or_ln54_17_fu_1031_p2 = (and_ln54_8_fu_995_p2 | and_ln54_10_fu_1025_p2);

assign or_ln54_18_fu_1234_p2 = (and_ln54_16_fu_1228_p2 | and_ln54_14_fu_1198_p2);

assign or_ln54_19_fu_1437_p2 = (and_ln54_22_fu_1431_p2 | and_ln54_20_fu_1401_p2);

assign or_ln54_1_fu_854_p2 = (and_ln54_5_fu_840_p2 | and_ln54_3_fu_816_p2);

assign or_ln54_20_fu_1640_p2 = (and_ln54_28_fu_1634_p2 | and_ln54_26_fu_1604_p2);

assign or_ln54_21_fu_1843_p2 = (and_ln54_34_fu_1837_p2 | and_ln54_32_fu_1807_p2);

assign or_ln54_22_fu_2046_p2 = (and_ln54_40_fu_2040_p2 | and_ln54_38_fu_2010_p2);

assign or_ln54_23_fu_2249_p2 = (and_ln54_46_fu_2243_p2 | and_ln54_44_fu_2213_p2);

assign or_ln54_2_fu_1007_p2 = (xor_ln54_7_fu_1001_p2 | tmp_11_fu_908_p3);

assign or_ln54_3_fu_1057_p2 = (and_ln54_9_fu_1019_p2 | and_ln54_11_fu_1043_p2);

assign or_ln54_4_fu_1210_p2 = (xor_ln54_12_fu_1204_p2 | tmp_19_fu_1111_p3);

assign or_ln54_5_fu_1260_p2 = (and_ln54_17_fu_1246_p2 | and_ln54_15_fu_1222_p2);

assign or_ln54_6_fu_1413_p2 = (xor_ln54_17_fu_1407_p2 | tmp_27_fu_1314_p3);

assign or_ln54_7_fu_1463_p2 = (and_ln54_23_fu_1449_p2 | and_ln54_21_fu_1425_p2);

assign or_ln54_8_fu_1616_p2 = (xor_ln54_22_fu_1610_p2 | tmp_35_fu_1517_p3);

assign or_ln54_9_fu_1666_p2 = (and_ln54_29_fu_1652_p2 | and_ln54_27_fu_1628_p2);

assign or_ln54_fu_804_p2 = (xor_ln54_2_fu_798_p2 | tmp_3_fu_705_p3);

assign or_ln59_s_fu_2289_p9 = {{{{{{{{select_ln54_31_reg_2491}, {vec_6_reg_2486}}, {vec_5_reg_2481}}, {vec_4_reg_2476}}, {vec_3_reg_2471}}, {vec_2_reg_2466}}, {vec_1_reg_2461}}, {vec_reg_2456}};

assign select_ln54_10_fu_1252_p3 = ((and_ln54_15_fu_1222_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131072);

assign select_ln54_12_fu_1373_p3 = ((and_ln54_18_fu_1328_p2[0:0] == 1'b1) ? icmp_ln54_10_fu_1361_p2 : icmp_ln54_11_fu_1367_p2);

assign select_ln54_13_fu_1393_p3 = ((and_ln54_18_fu_1328_p2[0:0] == 1'b1) ? and_ln54_19_fu_1387_p2 : icmp_ln54_10_fu_1361_p2);

assign select_ln54_14_fu_1455_p3 = ((and_ln54_21_fu_1425_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131072);

assign select_ln54_16_fu_1576_p3 = ((and_ln54_24_fu_1531_p2[0:0] == 1'b1) ? icmp_ln54_13_fu_1564_p2 : icmp_ln54_14_fu_1570_p2);

assign select_ln54_17_fu_1596_p3 = ((and_ln54_24_fu_1531_p2[0:0] == 1'b1) ? and_ln54_25_fu_1590_p2 : icmp_ln54_13_fu_1564_p2);

assign select_ln54_18_fu_1658_p3 = ((and_ln54_27_fu_1628_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131072);

assign select_ln54_1_fu_784_p3 = ((and_ln54_fu_719_p2[0:0] == 1'b1) ? and_ln54_1_fu_778_p2 : icmp_ln54_1_fu_752_p2);

assign select_ln54_20_fu_1779_p3 = ((and_ln54_30_fu_1734_p2[0:0] == 1'b1) ? icmp_ln54_16_fu_1767_p2 : icmp_ln54_17_fu_1773_p2);

assign select_ln54_21_fu_1799_p3 = ((and_ln54_30_fu_1734_p2[0:0] == 1'b1) ? and_ln54_31_fu_1793_p2 : icmp_ln54_16_fu_1767_p2);

assign select_ln54_22_fu_1861_p3 = ((and_ln54_33_fu_1831_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131072);

assign select_ln54_24_fu_1982_p3 = ((and_ln54_36_fu_1937_p2[0:0] == 1'b1) ? icmp_ln54_19_fu_1970_p2 : icmp_ln54_20_fu_1976_p2);

assign select_ln54_25_fu_2002_p3 = ((and_ln54_36_fu_1937_p2[0:0] == 1'b1) ? and_ln54_37_fu_1996_p2 : icmp_ln54_19_fu_1970_p2);

assign select_ln54_26_fu_2064_p3 = ((and_ln54_39_fu_2034_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131072);

assign select_ln54_28_fu_2185_p3 = ((and_ln54_42_fu_2140_p2[0:0] == 1'b1) ? icmp_ln54_22_fu_2173_p2 : icmp_ln54_23_fu_2179_p2);

assign select_ln54_29_fu_2205_p3 = ((and_ln54_42_fu_2140_p2[0:0] == 1'b1) ? and_ln54_43_fu_2199_p2 : icmp_ln54_22_fu_2173_p2);

assign select_ln54_2_fu_846_p3 = ((and_ln54_3_fu_816_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131072);

assign select_ln54_30_fu_2267_p3 = ((and_ln54_45_fu_2237_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131072);

assign select_ln54_31_fu_2281_p3 = ((or_ln54_15_fu_2275_p2[0:0] == 1'b1) ? select_ln54_30_fu_2267_p3 : add_ln54_7_fu_2120_p2);

assign select_ln54_4_fu_967_p3 = ((and_ln54_6_fu_922_p2[0:0] == 1'b1) ? icmp_ln54_4_fu_955_p2 : icmp_ln54_5_fu_961_p2);

assign select_ln54_5_fu_987_p3 = ((and_ln54_6_fu_922_p2[0:0] == 1'b1) ? and_ln54_7_fu_981_p2 : icmp_ln54_4_fu_955_p2);

assign select_ln54_6_fu_1049_p3 = ((and_ln54_9_fu_1019_p2[0:0] == 1'b1) ? 18'd131071 : 18'd131072);

assign select_ln54_8_fu_1170_p3 = ((and_ln54_12_fu_1125_p2[0:0] == 1'b1) ? icmp_ln54_7_fu_1158_p2 : icmp_ln54_8_fu_1164_p2);

assign select_ln54_9_fu_1190_p3 = ((and_ln54_12_fu_1125_p2[0:0] == 1'b1) ? and_ln54_13_fu_1184_p2 : icmp_ln54_7_fu_1158_p2);

assign select_ln54_fu_764_p3 = ((and_ln54_fu_719_p2[0:0] == 1'b1) ? icmp_ln54_1_fu_752_p2 : icmp_ln54_2_fu_758_p2);

assign tmp_10_fu_891_p3 = grp_fu_2324_p3[32'd27];

assign tmp_11_fu_908_p3 = add_ln54_1_fu_902_p2[32'd17];

assign tmp_12_fu_928_p3 = grp_fu_2324_p3[32'd28];

assign tmp_13_fu_935_p3 = {{grp_fu_2324_p3[36:29]}};

assign tmp_14_fu_948_p3 = {{grp_fu_2324_p3[36:28]}};

assign tmp_15_fu_482_p9 = 'bx;

assign tmp_16_fu_1071_p3 = grp_fu_2339_p3[32'd36];

assign tmp_17_fu_1087_p3 = grp_fu_2339_p3[32'd9];

assign tmp_18_fu_1094_p3 = grp_fu_2339_p3[32'd27];

assign tmp_19_fu_1111_p3 = add_ln54_2_fu_1105_p2[32'd17];

assign tmp_1_fu_681_p3 = grp_fu_2309_p3[32'd9];

assign tmp_20_fu_1131_p3 = grp_fu_2339_p3[32'd28];

assign tmp_21_fu_1138_p3 = {{grp_fu_2339_p3[36:29]}};

assign tmp_22_fu_1151_p3 = {{grp_fu_2339_p3[36:28]}};

assign tmp_23_fu_510_p9 = 'bx;

assign tmp_24_fu_1274_p3 = grp_fu_2354_p3[32'd36];

assign tmp_25_fu_1290_p3 = grp_fu_2354_p3[32'd9];

assign tmp_26_fu_1297_p3 = grp_fu_2354_p3[32'd27];

assign tmp_27_fu_1314_p3 = add_ln54_3_fu_1308_p2[32'd17];

assign tmp_28_fu_1334_p3 = grp_fu_2354_p3[32'd28];

assign tmp_29_fu_1341_p3 = {{grp_fu_2354_p3[36:29]}};

assign tmp_2_fu_688_p3 = grp_fu_2309_p3[32'd27];

assign tmp_30_fu_1354_p3 = {{grp_fu_2354_p3[36:28]}};

assign tmp_31_fu_538_p9 = 'bx;

assign tmp_32_fu_1477_p3 = grp_fu_2369_p3[32'd36];

assign tmp_33_fu_1493_p3 = grp_fu_2369_p3[32'd9];

assign tmp_34_fu_1500_p3 = grp_fu_2369_p3[32'd27];

assign tmp_35_fu_1517_p3 = add_ln54_4_fu_1511_p2[32'd17];

assign tmp_36_fu_1537_p3 = grp_fu_2369_p3[32'd28];

assign tmp_37_fu_1544_p3 = {{grp_fu_2369_p3[36:29]}};

assign tmp_38_fu_1557_p3 = {{grp_fu_2369_p3[36:28]}};

assign tmp_39_fu_566_p9 = 'bx;

assign tmp_3_fu_705_p3 = add_ln54_fu_699_p2[32'd17];

assign tmp_40_fu_1680_p3 = grp_fu_2384_p3[32'd36];

assign tmp_41_fu_1696_p3 = grp_fu_2384_p3[32'd9];

assign tmp_42_fu_1703_p3 = grp_fu_2384_p3[32'd27];

assign tmp_43_fu_1720_p3 = add_ln54_5_fu_1714_p2[32'd17];

assign tmp_44_fu_1740_p3 = grp_fu_2384_p3[32'd28];

assign tmp_45_fu_1747_p3 = {{grp_fu_2384_p3[36:29]}};

assign tmp_46_fu_1760_p3 = {{grp_fu_2384_p3[36:28]}};

assign tmp_47_fu_594_p9 = 'bx;

assign tmp_48_fu_1883_p3 = grp_fu_2399_p3[32'd36];

assign tmp_49_fu_1899_p3 = grp_fu_2399_p3[32'd9];

assign tmp_4_fu_725_p3 = grp_fu_2309_p3[32'd28];

assign tmp_50_fu_1906_p3 = grp_fu_2399_p3[32'd27];

assign tmp_51_fu_1923_p3 = add_ln54_6_fu_1917_p2[32'd17];

assign tmp_52_fu_1943_p3 = grp_fu_2399_p3[32'd28];

assign tmp_53_fu_1950_p3 = {{grp_fu_2399_p3[36:29]}};

assign tmp_54_fu_1963_p3 = {{grp_fu_2399_p3[36:28]}};

assign tmp_55_fu_622_p9 = 'bx;

assign tmp_56_fu_2086_p3 = grp_fu_2414_p3[32'd36];

assign tmp_57_fu_2102_p3 = grp_fu_2414_p3[32'd9];

assign tmp_58_fu_2109_p3 = grp_fu_2414_p3[32'd27];

assign tmp_59_fu_2126_p3 = add_ln54_7_fu_2120_p2[32'd17];

assign tmp_5_fu_732_p3 = {{grp_fu_2309_p3[36:29]}};

assign tmp_60_fu_2146_p3 = grp_fu_2414_p3[32'd28];

assign tmp_61_fu_2153_p3 = {{grp_fu_2414_p3[36:29]}};

assign tmp_62_fu_2166_p3 = {{grp_fu_2414_p3[36:28]}};

assign tmp_6_fu_745_p3 = {{grp_fu_2309_p3[36:28]}};

assign tmp_7_fu_454_p9 = 'bx;

assign tmp_8_fu_868_p3 = grp_fu_2324_p3[32'd36];

assign tmp_9_fu_884_p3 = grp_fu_2324_p3[32'd9];

assign tmp_fu_665_p3 = grp_fu_2309_p3[32'd36];

assign tmp_s_fu_426_p9 = 'bx;

assign trunc_ln48_fu_422_p1 = ap_sig_allocacmp_chunk_1[1:0];

assign trunc_ln54_1_fu_875_p4 = {{grp_fu_2324_p3[27:10]}};

assign trunc_ln54_2_fu_1078_p4 = {{grp_fu_2339_p3[27:10]}};

assign trunc_ln54_3_fu_1281_p4 = {{grp_fu_2354_p3[27:10]}};

assign trunc_ln54_4_fu_1484_p4 = {{grp_fu_2369_p3[27:10]}};

assign trunc_ln54_5_fu_1687_p4 = {{grp_fu_2384_p3[27:10]}};

assign trunc_ln54_6_fu_1890_p4 = {{grp_fu_2399_p3[27:10]}};

assign trunc_ln54_7_fu_2093_p4 = {{grp_fu_2414_p3[27:10]}};

assign trunc_ln9_fu_672_p4 = {{grp_fu_2309_p3[27:10]}};

assign vec_1_fu_1063_p3 = ((or_ln54_3_fu_1057_p2[0:0] == 1'b1) ? select_ln54_6_fu_1049_p3 : add_ln54_1_fu_902_p2);

assign vec_2_fu_1266_p3 = ((or_ln54_5_fu_1260_p2[0:0] == 1'b1) ? select_ln54_10_fu_1252_p3 : add_ln54_2_fu_1105_p2);

assign vec_3_fu_1469_p3 = ((or_ln54_7_fu_1463_p2[0:0] == 1'b1) ? select_ln54_14_fu_1455_p3 : add_ln54_3_fu_1308_p2);

assign vec_4_fu_1672_p3 = ((or_ln54_9_fu_1666_p2[0:0] == 1'b1) ? select_ln54_18_fu_1658_p3 : add_ln54_4_fu_1511_p2);

assign vec_5_fu_1875_p3 = ((or_ln54_11_fu_1869_p2[0:0] == 1'b1) ? select_ln54_22_fu_1861_p3 : add_ln54_5_fu_1714_p2);

assign vec_6_fu_2078_p3 = ((or_ln54_13_fu_2072_p2[0:0] == 1'b1) ? select_ln54_26_fu_2064_p3 : add_ln54_6_fu_1917_p2);

assign vec_fu_860_p3 = ((or_ln54_1_fu_854_p2[0:0] == 1'b1) ? select_ln54_2_fu_846_p3 : add_ln54_fu_699_p2);

assign xor_ln54_10_fu_1119_p2 = (tmp_19_fu_1111_p3 ^ 1'd1);

assign xor_ln54_11_fu_1178_p2 = (tmp_20_fu_1131_p3 ^ 1'd1);

assign xor_ln54_12_fu_1204_p2 = (select_ln54_8_fu_1170_p3 ^ 1'd1);

assign xor_ln54_13_fu_1216_p2 = (tmp_16_fu_1071_p3 ^ 1'd1);

assign xor_ln54_14_fu_1240_p2 = (or_ln54_18_fu_1234_p2 ^ 1'd1);

assign xor_ln54_15_fu_1322_p2 = (tmp_27_fu_1314_p3 ^ 1'd1);

assign xor_ln54_16_fu_1381_p2 = (tmp_28_fu_1334_p3 ^ 1'd1);

assign xor_ln54_17_fu_1407_p2 = (select_ln54_12_fu_1373_p3 ^ 1'd1);

assign xor_ln54_18_fu_1419_p2 = (tmp_24_fu_1274_p3 ^ 1'd1);

assign xor_ln54_19_fu_1443_p2 = (or_ln54_19_fu_1437_p2 ^ 1'd1);

assign xor_ln54_1_fu_772_p2 = (tmp_4_fu_725_p3 ^ 1'd1);

assign xor_ln54_20_fu_1525_p2 = (tmp_35_fu_1517_p3 ^ 1'd1);

assign xor_ln54_21_fu_1584_p2 = (tmp_36_fu_1537_p3 ^ 1'd1);

assign xor_ln54_22_fu_1610_p2 = (select_ln54_16_fu_1576_p3 ^ 1'd1);

assign xor_ln54_23_fu_1622_p2 = (tmp_32_fu_1477_p3 ^ 1'd1);

assign xor_ln54_24_fu_1646_p2 = (or_ln54_20_fu_1640_p2 ^ 1'd1);

assign xor_ln54_25_fu_1728_p2 = (tmp_43_fu_1720_p3 ^ 1'd1);

assign xor_ln54_26_fu_1787_p2 = (tmp_44_fu_1740_p3 ^ 1'd1);

assign xor_ln54_27_fu_1813_p2 = (select_ln54_20_fu_1779_p3 ^ 1'd1);

assign xor_ln54_28_fu_1825_p2 = (tmp_40_fu_1680_p3 ^ 1'd1);

assign xor_ln54_29_fu_1849_p2 = (or_ln54_21_fu_1843_p2 ^ 1'd1);

assign xor_ln54_2_fu_798_p2 = (select_ln54_fu_764_p3 ^ 1'd1);

assign xor_ln54_30_fu_1931_p2 = (tmp_51_fu_1923_p3 ^ 1'd1);

assign xor_ln54_31_fu_1990_p2 = (tmp_52_fu_1943_p3 ^ 1'd1);

assign xor_ln54_32_fu_2016_p2 = (select_ln54_24_fu_1982_p3 ^ 1'd1);

assign xor_ln54_33_fu_2028_p2 = (tmp_48_fu_1883_p3 ^ 1'd1);

assign xor_ln54_34_fu_2052_p2 = (or_ln54_22_fu_2046_p2 ^ 1'd1);

assign xor_ln54_35_fu_2134_p2 = (tmp_59_fu_2126_p3 ^ 1'd1);

assign xor_ln54_36_fu_2193_p2 = (tmp_60_fu_2146_p3 ^ 1'd1);

assign xor_ln54_37_fu_2219_p2 = (select_ln54_28_fu_2185_p3 ^ 1'd1);

assign xor_ln54_38_fu_2231_p2 = (tmp_56_fu_2086_p3 ^ 1'd1);

assign xor_ln54_39_fu_2255_p2 = (or_ln54_23_fu_2249_p2 ^ 1'd1);

assign xor_ln54_3_fu_810_p2 = (tmp_fu_665_p3 ^ 1'd1);

assign xor_ln54_4_fu_834_p2 = (or_ln54_16_fu_828_p2 ^ 1'd1);

assign xor_ln54_5_fu_916_p2 = (tmp_11_fu_908_p3 ^ 1'd1);

assign xor_ln54_6_fu_975_p2 = (tmp_12_fu_928_p3 ^ 1'd1);

assign xor_ln54_7_fu_1001_p2 = (select_ln54_4_fu_967_p3 ^ 1'd1);

assign xor_ln54_8_fu_1013_p2 = (tmp_8_fu_868_p3 ^ 1'd1);

assign xor_ln54_9_fu_1037_p2 = (or_ln54_17_fu_1031_p2 ^ 1'd1);

assign xor_ln54_fu_713_p2 = (tmp_3_fu_705_p3 ^ 1'd1);

assign zext_ln54_1_fu_898_p1 = tmp_9_fu_884_p3;

assign zext_ln54_2_fu_1101_p1 = tmp_17_fu_1087_p3;

assign zext_ln54_3_fu_1304_p1 = tmp_25_fu_1290_p3;

assign zext_ln54_4_fu_1507_p1 = tmp_33_fu_1493_p3;

assign zext_ln54_5_fu_1710_p1 = tmp_41_fu_1696_p3;

assign zext_ln54_6_fu_1913_p1 = tmp_49_fu_1899_p3;

assign zext_ln54_7_fu_2116_p1 = tmp_57_fu_2102_p3;

assign zext_ln54_fu_695_p1 = tmp_1_fu_681_p3;

assign zext_ln59_fu_2301_p1 = or_ln59_s_fu_2289_p9;

endmodule //unet_pvm_top_pvm_split_and_norm_config_enc5_Pipeline_VITIS_LOOP_48_4
