// Seed: 3560982206
module module_0 (
    output wor id_0,
    output wor id_1,
    input tri id_2,
    input wire id_3,
    input wor id_4,
    output wor id_5
    , id_10,
    input supply1 id_6,
    input tri1 id_7,
    output tri1 id_8
);
  assign id_5 = 1;
  wire id_11;
  assign module_1.id_1 = 0;
  assign id_10 = 1;
  wire id_12;
  wire id_13;
endmodule
module module_1 (
    output tri id_0
    , id_18,
    output supply1 id_1,
    output tri id_2,
    input uwire id_3,
    input wire id_4,
    input uwire id_5,
    input tri0 id_6,
    input tri id_7,
    input tri1 id_8,
    output wire id_9,
    output wire id_10,
    input tri id_11,
    output tri1 id_12,
    output tri0 id_13,
    input supply1 id_14,
    output wire id_15,
    input wor id_16
);
  id_19(
      .id_0(1), .id_1(id_5), .id_2(id_15), .id_3(id_6)
  );
  wire id_20;
  always_ff id_18 <= 1;
  module_0 modCall_1 (
      id_15,
      id_1,
      id_6,
      id_4,
      id_6,
      id_2,
      id_6,
      id_11,
      id_15
  );
endmodule
