\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def}{}\section{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def Struct Reference}
\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def}\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}}


F\+S\+MC N\+O\+R/\+S\+R\+AM Init structure definition.  




{\ttfamily \#include $<$stm32f10x\+\_\+fsmc.\+h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_aba41d7be800c3c67d0ecfa76ae2a8da3}{F\+S\+M\+C\+\_\+\+Bank}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a50dbc279194e11059b3d5c7d60103e34}{F\+S\+M\+C\+\_\+\+Data\+Address\+Mux}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_aadbf8bf431e05297c529213e9d6556a7}{F\+S\+M\+C\+\_\+\+Memory\+Type}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a9cd77c29d6dcfc2da434e557ef38a920}{F\+S\+M\+C\+\_\+\+Memory\+Data\+Width}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_af043f4c3f54c19749d6598d9f5091432}{F\+S\+M\+C\+\_\+\+Burst\+Access\+Mode}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_ae402362e2f99344e1b1f8bf7259f4669}{F\+S\+M\+C\+\_\+\+Wait\+Signal\+Polarity}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a2d66760f848173beb379b9be341260a5}{F\+S\+M\+C\+\_\+\+Wrap\+Mode}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a8f43f9f6a5d0a3c6cf231e69f35ef3d4}{F\+S\+M\+C\+\_\+\+Wait\+Signal\+Active}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a932ab31ad95f39b544ad32af0512f811}{F\+S\+M\+C\+\_\+\+Write\+Operation}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a965ecd38e81b7fd5b4914c54121452ab}{F\+S\+M\+C\+\_\+\+Wait\+Signal}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a1349af33017420a56fe74fd8e04714b6}{F\+S\+M\+C\+\_\+\+Extended\+Mode}
\item 
\hyperlink{agilefox_2library_2inc_2stm32f10x__type_8h_a2caf5cd7bcdbe1eefa727f44ffb10bac}{u32} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a52964222ffe30f48ad128975ae750aed}{F\+S\+M\+C\+\_\+\+Write\+Burst}
\item 
\hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def}{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def} $\ast$ \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a89727833f179b72ede3f11396c01732c}{F\+S\+M\+C\+\_\+\+Read\+Write\+Timing\+Struct}
\item 
\hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def}{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def} $\ast$ \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a4ca9ddc4f0dbad8192d672e78bf3be3d}{F\+S\+M\+C\+\_\+\+Write\+Timing\+Struct}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a7fcd864461cf0d1cf83b62fa2b4d3f86}{F\+S\+M\+C\+\_\+\+Bank}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_af4ff95085d3bb39e34c2f88ca3140ce5}{F\+S\+M\+C\+\_\+\+Data\+Address\+Mux}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a979ad605c6a63923e060576ee01e888d}{F\+S\+M\+C\+\_\+\+Memory\+Type}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a1791c771ff86f5dc5422040409517e9d}{F\+S\+M\+C\+\_\+\+Memory\+Data\+Width}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_aec0bfff5c934c251c21450a50f5bdb79}{F\+S\+M\+C\+\_\+\+Burst\+Access\+Mode}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_ac350cc34377fe3d5f882a6801bab1ac9}{F\+S\+M\+C\+\_\+\+Asynchronous\+Wait}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a5d4d76594fc201943b51095e3ef34791}{F\+S\+M\+C\+\_\+\+Wait\+Signal\+Polarity}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a7e201c17bf7c5f6cc69fb6de29c8b024}{F\+S\+M\+C\+\_\+\+Wrap\+Mode}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a71c6e7cc8e7e1a8fd0562960ffd23e88}{F\+S\+M\+C\+\_\+\+Wait\+Signal\+Active}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a596793d1735c4e38c87e3bf91d986370}{F\+S\+M\+C\+\_\+\+Write\+Operation}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_aedbc7df3ff61cc93a910a64dc53c932b}{F\+S\+M\+C\+\_\+\+Wait\+Signal}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_af33d0076b5bfea3a66e388ed7f3eb3f3}{F\+S\+M\+C\+\_\+\+Extended\+Mode}
\item 
\hyperlink{_p_e___types_8h_a33594304e786b158f3fb30289278f5af}{uint32\+\_\+t} \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_adac3756711f2d76e56a8cbcb7a03843d}{F\+S\+M\+C\+\_\+\+Write\+Burst}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
F\+S\+MC N\+O\+R/\+S\+R\+AM Init structure definition. 

Definition at line 38 of file stm32f10x\+\_\+fsmc.\+h.



\subsection{Member Data Documentation}
\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Asynchronous\+Wait@{F\+S\+M\+C\+\_\+\+Asynchronous\+Wait}}
\index{F\+S\+M\+C\+\_\+\+Asynchronous\+Wait@{F\+S\+M\+C\+\_\+\+Asynchronous\+Wait}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Asynchronous\+Wait}{FSMC_AsynchronousWait}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Asynchronous\+Wait}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_ac350cc34377fe3d5f882a6801bab1ac9}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_ac350cc34377fe3d5f882a6801bab1ac9}
Enables or disables wait signal during asynchronous transfers, valid only with asynchronous Flash memories. This parameter can be a value of \hyperlink{group___f_s_m_c___asynchronous_wait}{F\+S\+M\+C\+\_\+\+Asynchronous\+Wait} 

Definition at line 112 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Bank@{F\+S\+M\+C\+\_\+\+Bank}}
\index{F\+S\+M\+C\+\_\+\+Bank@{F\+S\+M\+C\+\_\+\+Bank}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Bank}{FSMC_Bank}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Bank}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_aba41d7be800c3c67d0ecfa76ae2a8da3}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_aba41d7be800c3c67d0ecfa76ae2a8da3}
Specifies the N\+O\+R/\+S\+R\+AM memory bank that will be used. This parameter can be a value of \hyperlink{group___f_s_m_c___n_o_r_s_r_a_m___bank}{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Bank} 

Definition at line 40 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Bank@{F\+S\+M\+C\+\_\+\+Bank}}
\index{F\+S\+M\+C\+\_\+\+Bank@{F\+S\+M\+C\+\_\+\+Bank}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Bank}{FSMC_Bank}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Bank}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a7fcd864461cf0d1cf83b62fa2b4d3f86}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a7fcd864461cf0d1cf83b62fa2b4d3f86}
Specifies the N\+O\+R/\+S\+R\+AM memory bank that will be used. This parameter can be a value of \hyperlink{group___f_s_m_c___n_o_r_s_r_a_m___bank}{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+\_\+\+Bank} 

Definition at line 94 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Burst\+Access\+Mode@{F\+S\+M\+C\+\_\+\+Burst\+Access\+Mode}}
\index{F\+S\+M\+C\+\_\+\+Burst\+Access\+Mode@{F\+S\+M\+C\+\_\+\+Burst\+Access\+Mode}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Burst\+Access\+Mode}{FSMC_BurstAccessMode}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Burst\+Access\+Mode}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_af043f4c3f54c19749d6598d9f5091432}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_af043f4c3f54c19749d6598d9f5091432}
Enables or disables the burst access mode for Flash memory, valid only with synchronous burst Flash memories. This parameter can be a value of \hyperlink{group___f_s_m_c___burst___access___mode}{F\+S\+M\+C\+\_\+\+Burst\+\_\+\+Access\+\_\+\+Mode} 

Definition at line 44 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Burst\+Access\+Mode@{F\+S\+M\+C\+\_\+\+Burst\+Access\+Mode}}
\index{F\+S\+M\+C\+\_\+\+Burst\+Access\+Mode@{F\+S\+M\+C\+\_\+\+Burst\+Access\+Mode}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Burst\+Access\+Mode}{FSMC_BurstAccessMode}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Burst\+Access\+Mode}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_aec0bfff5c934c251c21450a50f5bdb79}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_aec0bfff5c934c251c21450a50f5bdb79}
Enables or disables the burst access mode for Flash memory, valid only with synchronous burst Flash memories. This parameter can be a value of \hyperlink{group___f_s_m_c___burst___access___mode}{F\+S\+M\+C\+\_\+\+Burst\+\_\+\+Access\+\_\+\+Mode} 

Definition at line 108 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Data\+Address\+Mux@{F\+S\+M\+C\+\_\+\+Data\+Address\+Mux}}
\index{F\+S\+M\+C\+\_\+\+Data\+Address\+Mux@{F\+S\+M\+C\+\_\+\+Data\+Address\+Mux}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Data\+Address\+Mux}{FSMC_DataAddressMux}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Data\+Address\+Mux}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a50dbc279194e11059b3d5c7d60103e34}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a50dbc279194e11059b3d5c7d60103e34}
Specifies whether the address and data values are multiplexed on the databus or not. This parameter can be a value of \hyperlink{group___f_s_m_c___data___address___bus___multiplexing}{F\+S\+M\+C\+\_\+\+Data\+\_\+\+Address\+\_\+\+Bus\+\_\+\+Multiplexing} 

Definition at line 41 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Data\+Address\+Mux@{F\+S\+M\+C\+\_\+\+Data\+Address\+Mux}}
\index{F\+S\+M\+C\+\_\+\+Data\+Address\+Mux@{F\+S\+M\+C\+\_\+\+Data\+Address\+Mux}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Data\+Address\+Mux}{FSMC_DataAddressMux}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Data\+Address\+Mux}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_af4ff95085d3bb39e34c2f88ca3140ce5}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_af4ff95085d3bb39e34c2f88ca3140ce5}
Specifies whether the address and data values are multiplexed on the databus or not. This parameter can be a value of \hyperlink{group___f_s_m_c___data___address___bus___multiplexing}{F\+S\+M\+C\+\_\+\+Data\+\_\+\+Address\+\_\+\+Bus\+\_\+\+Multiplexing} 

Definition at line 97 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Extended\+Mode@{F\+S\+M\+C\+\_\+\+Extended\+Mode}}
\index{F\+S\+M\+C\+\_\+\+Extended\+Mode@{F\+S\+M\+C\+\_\+\+Extended\+Mode}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Extended\+Mode}{FSMC_ExtendedMode}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Extended\+Mode}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a1349af33017420a56fe74fd8e04714b6}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a1349af33017420a56fe74fd8e04714b6}
Enables or disables the extended mode. This parameter can be a value of \hyperlink{group___f_s_m_c___extended___mode}{F\+S\+M\+C\+\_\+\+Extended\+\_\+\+Mode} 

Definition at line 50 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Extended\+Mode@{F\+S\+M\+C\+\_\+\+Extended\+Mode}}
\index{F\+S\+M\+C\+\_\+\+Extended\+Mode@{F\+S\+M\+C\+\_\+\+Extended\+Mode}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Extended\+Mode}{FSMC_ExtendedMode}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Extended\+Mode}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_af33d0076b5bfea3a66e388ed7f3eb3f3}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_af33d0076b5bfea3a66e388ed7f3eb3f3}
Enables or disables the extended mode. This parameter can be a value of \hyperlink{group___f_s_m_c___extended___mode}{F\+S\+M\+C\+\_\+\+Extended\+\_\+\+Mode} 

Definition at line 136 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Memory\+Data\+Width@{F\+S\+M\+C\+\_\+\+Memory\+Data\+Width}}
\index{F\+S\+M\+C\+\_\+\+Memory\+Data\+Width@{F\+S\+M\+C\+\_\+\+Memory\+Data\+Width}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Memory\+Data\+Width}{FSMC_MemoryDataWidth}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Memory\+Data\+Width}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a9cd77c29d6dcfc2da434e557ef38a920}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a9cd77c29d6dcfc2da434e557ef38a920}
Specifies the external memory device width. This parameter can be a value of \hyperlink{group___f_s_m_c___data___width}{F\+S\+M\+C\+\_\+\+Data\+\_\+\+Width} 

Definition at line 43 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Memory\+Data\+Width@{F\+S\+M\+C\+\_\+\+Memory\+Data\+Width}}
\index{F\+S\+M\+C\+\_\+\+Memory\+Data\+Width@{F\+S\+M\+C\+\_\+\+Memory\+Data\+Width}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Memory\+Data\+Width}{FSMC_MemoryDataWidth}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Memory\+Data\+Width}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a1791c771ff86f5dc5422040409517e9d}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a1791c771ff86f5dc5422040409517e9d}
Specifies the external memory device width. This parameter can be a value of \hyperlink{group___f_s_m_c___data___width}{F\+S\+M\+C\+\_\+\+Data\+\_\+\+Width} 

Definition at line 105 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Memory\+Type@{F\+S\+M\+C\+\_\+\+Memory\+Type}}
\index{F\+S\+M\+C\+\_\+\+Memory\+Type@{F\+S\+M\+C\+\_\+\+Memory\+Type}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Memory\+Type}{FSMC_MemoryType}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Memory\+Type}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_aadbf8bf431e05297c529213e9d6556a7}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_aadbf8bf431e05297c529213e9d6556a7}
Specifies the type of external memory attached to the corresponding memory bank. This parameter can be a value of \hyperlink{group___f_s_m_c___memory___type}{F\+S\+M\+C\+\_\+\+Memory\+\_\+\+Type} 

Definition at line 42 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Memory\+Type@{F\+S\+M\+C\+\_\+\+Memory\+Type}}
\index{F\+S\+M\+C\+\_\+\+Memory\+Type@{F\+S\+M\+C\+\_\+\+Memory\+Type}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Memory\+Type}{FSMC_MemoryType}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Memory\+Type}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a979ad605c6a63923e060576ee01e888d}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a979ad605c6a63923e060576ee01e888d}
Specifies the type of external memory attached to the corresponding memory bank. This parameter can be a value of \hyperlink{group___f_s_m_c___memory___type}{F\+S\+M\+C\+\_\+\+Memory\+\_\+\+Type} 

Definition at line 101 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Read\+Write\+Timing\+Struct@{F\+S\+M\+C\+\_\+\+Read\+Write\+Timing\+Struct}}
\index{F\+S\+M\+C\+\_\+\+Read\+Write\+Timing\+Struct@{F\+S\+M\+C\+\_\+\+Read\+Write\+Timing\+Struct}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Read\+Write\+Timing\+Struct}{FSMC_ReadWriteTimingStruct}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def} $\ast$ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Read\+Write\+Timing\+Struct}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a89727833f179b72ede3f11396c01732c}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a89727833f179b72ede3f11396c01732c}
Timing Parameters for write and read access if the Extended\+Mode is not used 

Definition at line 53 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Wait\+Signal@{F\+S\+M\+C\+\_\+\+Wait\+Signal}}
\index{F\+S\+M\+C\+\_\+\+Wait\+Signal@{F\+S\+M\+C\+\_\+\+Wait\+Signal}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Wait\+Signal}{FSMC_WaitSignal}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Wait\+Signal}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a965ecd38e81b7fd5b4914c54121452ab}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a965ecd38e81b7fd5b4914c54121452ab}
Enables or disables the wait-\/state insertion via wait signal, valid for Flash memory access in burst mode. This parameter can be a value of \hyperlink{group___f_s_m_c___wait___signal}{F\+S\+M\+C\+\_\+\+Wait\+\_\+\+Signal} 

Definition at line 49 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Wait\+Signal@{F\+S\+M\+C\+\_\+\+Wait\+Signal}}
\index{F\+S\+M\+C\+\_\+\+Wait\+Signal@{F\+S\+M\+C\+\_\+\+Wait\+Signal}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Wait\+Signal}{FSMC_WaitSignal}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Wait\+Signal}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_aedbc7df3ff61cc93a910a64dc53c932b}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_aedbc7df3ff61cc93a910a64dc53c932b}
Enables or disables the wait-\/state insertion via wait signal, valid for Flash memory access in burst mode. This parameter can be a value of \hyperlink{group___f_s_m_c___wait___signal}{F\+S\+M\+C\+\_\+\+Wait\+\_\+\+Signal} 

Definition at line 132 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Wait\+Signal\+Active@{F\+S\+M\+C\+\_\+\+Wait\+Signal\+Active}}
\index{F\+S\+M\+C\+\_\+\+Wait\+Signal\+Active@{F\+S\+M\+C\+\_\+\+Wait\+Signal\+Active}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Wait\+Signal\+Active}{FSMC_WaitSignalActive}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Wait\+Signal\+Active}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a8f43f9f6a5d0a3c6cf231e69f35ef3d4}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a8f43f9f6a5d0a3c6cf231e69f35ef3d4}
Specifies if the wait signal is asserted by the memory one clock cycle before the wait state or during the wait state, valid only when accessing memories in burst mode. This parameter can be a value of \hyperlink{group___f_s_m_c___wait___timing}{F\+S\+M\+C\+\_\+\+Wait\+\_\+\+Timing} 

Definition at line 47 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Wait\+Signal\+Active@{F\+S\+M\+C\+\_\+\+Wait\+Signal\+Active}}
\index{F\+S\+M\+C\+\_\+\+Wait\+Signal\+Active@{F\+S\+M\+C\+\_\+\+Wait\+Signal\+Active}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Wait\+Signal\+Active}{FSMC_WaitSignalActive}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Wait\+Signal\+Active}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a71c6e7cc8e7e1a8fd0562960ffd23e88}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a71c6e7cc8e7e1a8fd0562960ffd23e88}
Specifies if the wait signal is asserted by the memory one clock cycle before the wait state or during the wait state, valid only when accessing memories in burst mode. This parameter can be a value of \hyperlink{group___f_s_m_c___wait___timing}{F\+S\+M\+C\+\_\+\+Wait\+\_\+\+Timing} 

Definition at line 124 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Wait\+Signal\+Polarity@{F\+S\+M\+C\+\_\+\+Wait\+Signal\+Polarity}}
\index{F\+S\+M\+C\+\_\+\+Wait\+Signal\+Polarity@{F\+S\+M\+C\+\_\+\+Wait\+Signal\+Polarity}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Wait\+Signal\+Polarity}{FSMC_WaitSignalPolarity}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Wait\+Signal\+Polarity}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_ae402362e2f99344e1b1f8bf7259f4669}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_ae402362e2f99344e1b1f8bf7259f4669}
Specifies the wait signal polarity, valid only when accessing the Flash memory in burst mode. This parameter can be a value of \hyperlink{group___f_s_m_c___wait___signal___polarity}{F\+S\+M\+C\+\_\+\+Wait\+\_\+\+Signal\+\_\+\+Polarity} 

Definition at line 45 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Wait\+Signal\+Polarity@{F\+S\+M\+C\+\_\+\+Wait\+Signal\+Polarity}}
\index{F\+S\+M\+C\+\_\+\+Wait\+Signal\+Polarity@{F\+S\+M\+C\+\_\+\+Wait\+Signal\+Polarity}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Wait\+Signal\+Polarity}{FSMC_WaitSignalPolarity}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Wait\+Signal\+Polarity}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a5d4d76594fc201943b51095e3ef34791}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a5d4d76594fc201943b51095e3ef34791}
Specifies the wait signal polarity, valid only when accessing the Flash memory in burst mode. This parameter can be a value of \hyperlink{group___f_s_m_c___wait___signal___polarity}{F\+S\+M\+C\+\_\+\+Wait\+\_\+\+Signal\+\_\+\+Polarity} 

Definition at line 116 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Wrap\+Mode@{F\+S\+M\+C\+\_\+\+Wrap\+Mode}}
\index{F\+S\+M\+C\+\_\+\+Wrap\+Mode@{F\+S\+M\+C\+\_\+\+Wrap\+Mode}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Wrap\+Mode}{FSMC_WrapMode}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Wrap\+Mode}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a2d66760f848173beb379b9be341260a5}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a2d66760f848173beb379b9be341260a5}
Enables or disables the Wrapped burst access mode for Flash memory, valid only when accessing Flash memories in burst mode. This parameter can be a value of \hyperlink{group___f_s_m_c___wrap___mode}{F\+S\+M\+C\+\_\+\+Wrap\+\_\+\+Mode} 

Definition at line 46 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Wrap\+Mode@{F\+S\+M\+C\+\_\+\+Wrap\+Mode}}
\index{F\+S\+M\+C\+\_\+\+Wrap\+Mode@{F\+S\+M\+C\+\_\+\+Wrap\+Mode}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Wrap\+Mode}{FSMC_WrapMode}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Wrap\+Mode}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a7e201c17bf7c5f6cc69fb6de29c8b024}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a7e201c17bf7c5f6cc69fb6de29c8b024}
Enables or disables the Wrapped burst access mode for Flash memory, valid only when accessing Flash memories in burst mode. This parameter can be a value of \hyperlink{group___f_s_m_c___wrap___mode}{F\+S\+M\+C\+\_\+\+Wrap\+\_\+\+Mode} 

Definition at line 120 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Write\+Burst@{F\+S\+M\+C\+\_\+\+Write\+Burst}}
\index{F\+S\+M\+C\+\_\+\+Write\+Burst@{F\+S\+M\+C\+\_\+\+Write\+Burst}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Write\+Burst}{FSMC_WriteBurst}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Write\+Burst}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a52964222ffe30f48ad128975ae750aed}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a52964222ffe30f48ad128975ae750aed}
Enables or disables the write burst operation. This parameter can be a value of \hyperlink{group___f_s_m_c___write___burst}{F\+S\+M\+C\+\_\+\+Write\+\_\+\+Burst} 

Definition at line 51 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Write\+Burst@{F\+S\+M\+C\+\_\+\+Write\+Burst}}
\index{F\+S\+M\+C\+\_\+\+Write\+Burst@{F\+S\+M\+C\+\_\+\+Write\+Burst}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Write\+Burst}{FSMC_WriteBurst}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Write\+Burst}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_adac3756711f2d76e56a8cbcb7a03843d}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_adac3756711f2d76e56a8cbcb7a03843d}
Enables or disables the write burst operation. This parameter can be a value of \hyperlink{group___f_s_m_c___write___burst}{F\+S\+M\+C\+\_\+\+Write\+\_\+\+Burst} 

Definition at line 139 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Write\+Operation@{F\+S\+M\+C\+\_\+\+Write\+Operation}}
\index{F\+S\+M\+C\+\_\+\+Write\+Operation@{F\+S\+M\+C\+\_\+\+Write\+Operation}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Write\+Operation}{FSMC_WriteOperation}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf u32} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Write\+Operation}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a932ab31ad95f39b544ad32af0512f811}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a932ab31ad95f39b544ad32af0512f811}
Enables or disables the write operation in the selected bank by the F\+S\+MC. This parameter can be a value of \hyperlink{group___f_s_m_c___write___operation}{F\+S\+M\+C\+\_\+\+Write\+\_\+\+Operation} 

Definition at line 48 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Write\+Operation@{F\+S\+M\+C\+\_\+\+Write\+Operation}}
\index{F\+S\+M\+C\+\_\+\+Write\+Operation@{F\+S\+M\+C\+\_\+\+Write\+Operation}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Write\+Operation}{FSMC_WriteOperation}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uint32\+\_\+t} F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Write\+Operation}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a596793d1735c4e38c87e3bf91d986370}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a596793d1735c4e38c87e3bf91d986370}
Enables or disables the write operation in the selected bank by the F\+S\+MC. This parameter can be a value of \hyperlink{group___f_s_m_c___write___operation}{F\+S\+M\+C\+\_\+\+Write\+\_\+\+Operation} 

Definition at line 129 of file stm32f10x\+\_\+fsmc.\+h.

\index{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}!F\+S\+M\+C\+\_\+\+Write\+Timing\+Struct@{F\+S\+M\+C\+\_\+\+Write\+Timing\+Struct}}
\index{F\+S\+M\+C\+\_\+\+Write\+Timing\+Struct@{F\+S\+M\+C\+\_\+\+Write\+Timing\+Struct}!F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def@{F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def}}
\subsubsection[{\texorpdfstring{F\+S\+M\+C\+\_\+\+Write\+Timing\+Struct}{FSMC_WriteTimingStruct}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Timing\+Init\+Type\+Def} $\ast$ F\+S\+M\+C\+\_\+\+N\+O\+R\+S\+R\+A\+M\+Init\+Type\+Def\+::\+F\+S\+M\+C\+\_\+\+Write\+Timing\+Struct}\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a4ca9ddc4f0dbad8192d672e78bf3be3d}{}\label{struct_f_s_m_c___n_o_r_s_r_a_m_init_type_def_a4ca9ddc4f0dbad8192d672e78bf3be3d}
Timing Parameters for write access if the Extended\+Mode is used 

Definition at line 55 of file stm32f10x\+\_\+fsmc.\+h.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/lkn/off\+Cloud/\+Smartgrid-\/code/\+Git\+Hub/openwsn-\/fw/bsp/boards/agilefox/library/inc/\hyperlink{agilefox_2library_2inc_2stm32f10x__fsmc_8h}{stm32f10x\+\_\+fsmc.\+h}\end{DoxyCompactItemize}
