,Project,author,id,commit_message,hour_of_day,day_of_week,week_of_month,month_of_year,is_fix,type_changed,num_affected_files,num_affected_dirs,num_rtl_files,num_files_added,num_files_deleted,num_lines_added,num_lines_deleted,comments_added,comments_deleted,blank_lines_added,blank_lines_deleted,file_complexity_max,nested_cond_file_max,nested_loops_file_max,commits_per_file_max,failures_per_file_max,ext_modules_max,nested_cond_add_max,nested_loops_add_max,import_modules_max,avg_nest_lvl_cond_added_max,avg_nest_lvl_loop_added_max,complexity_added_max,avg_nest_lvl_cond_file_max,avg_nest_lvl_loop_file_max,author_commits_on_files_max,author_failed_commits_on_files_max,is_bad,type_change_doc,type_change_source,type_change_test,type_change_config,type_change_other
76,0,43,a57d6193085f311c8b67ab7ab301bf90b7e9a867,['Fix Change : Fix assertion issue in DUT'],1.0,0.0,3.0,10.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,381.0,115.0,23.0,56.0,22.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,2.4,1.0,0.98214287,1.5,0,0.0,1.0,0.0,0.0,0.0
77,0,43,064aed520cc558e2843aa3a37a0801ea43d5177c,['Bad Change [DUT]: Introducing new bad changes that cause assertion'],1.0,0.0,3.0,10.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,381.0,115.0,23.0,55.0,22.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,2.4,1.0,0.9818182,1.454545455,1,0.0,1.0,0.0,0.0,0.0
78,0,43,e8373b50400ca811bc554ae7f0a189e3ad177936,"[""Merge branch 'cva6_integrated' of code.siemens.com:omar.abdellatif/smartdebug into cva6_integrated""]",1.0,0.0,3.0,10.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,0.0,0.0,0.0,1.0,0.0,381.0,115.0,23.0,54.0,21.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,2.4,1.0,0.9814815,1.523809524,0,0.0,1.0,0.0,0.0,0.0
80,0,43,aedf7a1749fa6610e39065aab33c0c8721e51fc0,['Fix Change : Fix assertion issue in DUT'],1.0,0.0,3.0,10.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,381.0,115.0,23.0,53.0,21.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,2.4,1.0,0.9811321,1.476190476,0,0.0,1.0,0.0,0.0,0.0
81,0,43,4dd62f1a6fd13be81aa8a708078bc32e6f1ac048,['Fix compilation issues and make sure assertion issue exist'],1.0,0.0,3.0,10.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,3.0,3.0,0.0,0.0,0.0,0.0,117.0,38.0,8.0,43.0,18.0,13.0,0.0,0.0,8.0,0.0,0.0,1.0,1.6,1.0,0.9767442,1.333333333,1,0.0,1.0,0.0,0.0,0.0
82,0,43,3fbc2c7a9f035d46087c3f343f363bd42ebeda4f,['Fix Bad Changes added in DUT'],9.0,3.0,2.0,10.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,2.0,0.0,0.0,1.0,0.0,381.0,115.0,23.0,52.0,21.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,2.4,1.0,0.9807692,1.428571429,1,0.0,1.0,0.0,0.0,0.0
83,0,43,25b3c8012067c6816f0f8d235e33f06572f1b540,['Good Changes [TB] : Adding good changes in TB'],9.0,3.0,2.0,10.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,18.0,5.0,1.0,0.0,2.0,0.0,8.0,0.0,4.0,34.0,14.0,2.0,0.0,1.0,5.0,0.0,1.0,3.0,0.0,1.75,0.9705882,1.214285714,1,0.0,1.0,0.0,0.0,0.0
84,0,43,4067f01dbf9c7ffc1f0de432df22fcd41c04a2b1,['Bad Change [DUT]: Introducing new bad changes that cause assertion'],8.0,3.0,2.0,10.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,381.0,115.0,23.0,51.0,20.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,2.4,1.0,0.98039216,1.5,1,0.0,1.0,0.0,0.0,0.0
85,0,43,331ce40a969e67db2878cd2986b4f27554f8763f,['Good Changes [DUT] : Removing some mutated module copies'],7.0,3.0,2.0,10.0,FALSE,['source'],3.0,2.0,3.0,0.0,0.0,2.0,1986.0,0.0,968.0,0.0,247.0,417.0,160.0,23.0,50.0,19.0,15.0,0.0,0.0,4.0,0.0,0.0,1.0,2.4,1.0,0.98,1.578947368,1,0.0,1.0,0.0,0.0,0.0
86,0,43,f332a79c91a82bf64fb5ced36c33cbd21b517db4,['Fix Change [DUT]: Fix the bad changes in DUT'],16.0,0.0,2.0,10.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,57.0,2.0,0.0,22.0,6.0,2.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,0.0,0.95454544,2.5,0,0.0,1.0,0.0,0.0,0.0
87,0,43,0ea585d09bab00d432188c52f70e882c1e4bb816,['GOOD CHANGES [TB]: Adding some changes in the TB file ariane_tb.sv'],16.0,0.0,2.0,10.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,9.0,11.0,0.0,0.0,0.0,2.0,6.0,0.0,3.0,33.0,13.0,2.0,0.0,1.0,5.0,0.0,1.0,3.0,0.0,2.0,0.969697,1.307692308,1,0.0,1.0,0.0,0.0,0.0
88,0,43,78e253ab97c6d637d64fed2ffb53f9fd13212cf4,['Bad Change [DUT]: Changing behavior for alu AND operation'],16.0,0.0,2.0,10.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,2.0,591.0,0.0,124.0,0.0,109.0,57.0,5.0,0.0,39.0,13.0,8.0,0.0,0.0,1.0,0.0,0.0,1.0,1.2,0.0,0.974359,2.333333333,1,0.0,1.0,0.0,0.0,0.0
89,0,43,ef482037c88a5cf435bcee1045806a65c82d1172,['GOOD CHANGES [TB]: Adding some changes in the TB file ariane_tb.sv'],15.0,0.0,2.0,10.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,33.0,26.0,1.0,1.0,3.0,0.0,6.0,0.0,3.0,32.0,12.0,2.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,2.0,0.96875,1.416666667,0,0.0,1.0,0.0,0.0,0.0
90,0,43,f8fa3c4702f88af12c4040723cd64cfd209e587d,['Fix Change [DUT]: Fix the bad changes in DUT'],14.0,0.0,2.0,10.0,TRUE,['source'],3.0,2.0,3.0,0.0,0.0,3.0,1190.0,1.0,203.0,0.0,70.0,22.0,7.0,2.0,68.0,21.0,15.0,0.0,0.0,1.0,0.0,0.0,1.0,2.2857144,1.0,1.0,3.5,0,0.0,1.0,0.0,0.0,0.0
91,0,43,715e28e694810837100bbee8a1db11701a81951d,['Bad Change [DUT]: Changing behavior for ex_stage (failed testcases asm_test03)'],14.0,0.0,2.0,10.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,2.0,1599.0,0.0,340.0,0.0,124.0,43.0,14.0,4.0,67.0,21.0,22.0,0.0,0.0,2.0,0.0,0.0,1.0,2.2857144,1.0,0.98507464,2.095238095,1,0.0,1.0,0.0,0.0,0.0
92,0,43,e049ecb4c28d1f81773f1a3ac917c81d567a14b7,['GOOD CHANGES [TB]: Adding some changes in the TB file ariane_tb.sv'],13.0,0.0,2.0,10.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,11.0,9.0,0.0,0.0,0.0,2.0,6.0,0.0,3.0,31.0,12.0,2.0,0.0,0.0,5.0,0.0,0.0,2.0,0.0,2.0,0.9677419,1.333333333,0,0.0,1.0,0.0,0.0,0.0
93,0,43,6d00cd848e126d6e1de503d66af4b82b6d4368a1,['Fix Change: Reverted badCL with date 2022-03-15T12:18:27'],12.0,1.0,3.0,3.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,6.0,0.0,3.0,30.0,12.0,2.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,2.0,0.96666664,1.25,0,0.0,1.0,0.0,0.0,0.0
94,0,43,046eca523d67889fbc746e704263f59d359f7d52,"['Good Changes :', '', ""  1-        Inserted some comments in file(s): ['vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv']"", '', '  2-Exchanged some operand for operator:""<="". Affected RTL files: [\'core/mmu_sv39/tlb.sv\']', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo', '', '  4-Exchanged some operand for operator:"">="". Affected RTL files: [\'core/mmu_sv39/tlb.sv\']', '  5-Exchanged some operand for operator:""&&"". Affected RTL files: [\'core/cache_subsystem/wt_dcache_wbuffer.sv\']']",12.0,1.0,3.0,3.0,FALSE,['source'],4.0,4.0,4.0,0.0,0.0,161.0,5.0,53.0,0.0,15.0,0.0,456.0,175.0,16.0,35.0,12.0,14.0,5.0,0.0,8.0,1.0,0.0,14.0,1.9090909,1.25,1.0,2.777777778,1,0.0,1.0,0.0,0.0,0.0
95,0,43,c9b4efb226e496ecd4ab08bc69b52c0697014a2c,"['Bad Change: Replaced uvm_info with uvm_error in corev_apu/tb/ariane_tb.sv', 'Good Changes :', '', '  1-Exchanged some operand for operator:""<="". Affected RTL files: [\'core/cache_subsystem/wt_l15_adapter.sv\']', '  2-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_tx_id_rr', '', '  3-Exchanged some operand for operator:""\\|\\|"". Affected RTL files: [\'vendor/pulp-platform/common_cells/src/spill_register_flushable.sv\']', '  4-Exchanged some operand for operator:"">="". Affected RTL files: [\'core/pmp/src/pmp_entry.sv\']', '  5-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb']",12.0,1.0,3.0,3.0,FALSE,['source'],8.0,6.0,8.0,0.0,0.0,608.0,17.0,269.0,0.0,69.0,0.0,466.0,140.0,28.0,49.0,18.0,14.0,12.0,2.0,8.0,2.4,1.5,23.0,2.4,2.0,1.0,4.0,1,0.0,1.0,0.0,0.0,0.0
96,0,43,68fb3553ca96eea62d556a86edfe1aaf907f148e,"['Good Changes :', 'Exchanged some operand for operator:""&&"". Affected RTL files: [\'core/cache_subsystem/wt_dcache_wbuffer.sv\']']",12.0,1.0,3.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,4.0,0.0,0.0,0.0,0.0,141.0,44.0,16.0,33.0,7.0,14.0,0.0,0.0,8.0,0.0,0.0,2.0,1.9090909,1.25,0.969697,3.571428571,0,0.0,1.0,0.0,0.0,0.0
97,0,43,f00b47b6c5aa266bed4c4fa0f575c08594b0eeef,['Fix Change: Reverted badCL with date 2022-03-15T11:32:43'],12.0,1.0,3.0,3.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,6.0,0.0,3.0,28.0,11.0,2.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,2.0,0.96428573,1.272727273,0,0.0,1.0,0.0,0.0,0.0
98,0,43,765ac2140445c65ac98d63758937f8f93a63111c,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/i_mult/i_div', '     i_cva6/id_stage_i/decoder_i', '     i_cva6/i_frontend/i_instr_queue/gen_multiple_instr_per_fetch_with_C.i_popcount']",11.0,1.0,3.0,3.0,FALSE,['source'],6.0,3.0,6.0,0.0,0.0,1684.0,3.0,519.0,0.0,100.0,0.0,1429.0,1309.0,3.0,37.0,9.0,58.0,187.0,0.0,7.0,3.7058823,0.0,205.0,3.7058823,1.0,0.972973,2.666666667,1,0.0,1.0,0.0,0.0,0.0
99,0,43,08d85d32d71c17790b0ef402d84331b26dfc1605,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_ptw/i_pmp_ptw/gen_pmp.genblk1[6].i_pmp_entry}', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem']",11.0,1.0,3.0,3.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,426.0,1.0,70.0,0.0,63.0,0.0,117.0,20.0,8.0,28.0,14.0,8.0,5.0,2.0,8.0,1.6,1.0,30.0,1.6,1.0,0.96428573,1.25,1,0.0,1.0,0.0,0.0,0.0
100,0,43,200d4fe22e0be2ab88740edf08cda6d6c4e27ec4,"['Bad Change: Replaced uvm_info with uvm_error in corev_apu/tb/ariane_tb.sv', 'Good Changes :', '', '  1-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_ptw', '     i_cva6/issue_stage_i/i_issue_read_operands/float_regfile_gen.gen_asic_fp_regfile.i_ariane_fp_regfile', '', '  2-Exchanged some operand for operator:""<="". Affected RTL files: [\'core/pmp/src/pmp_entry.sv\', \'corev_apu/clint/clint.sv\']', '  3-Exchanged some operand for operator:"">="". Affected RTL files: [\'vendor/pulp-platform/axi/src/axi_multicut.sv\', \'corev_apu/clint/clint.sv\']', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_adapter/i_rd_dcache_id', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem', '', '  5-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry}']",11.0,1.0,3.0,3.0,FALSE,['source'],12.0,7.0,12.0,0.0,0.0,1497.0,19.0,366.0,0.0,169.0,0.0,443.0,170.0,15.0,41.0,16.0,16.0,22.0,3.0,6.0,2.9473684,1.3333334,30.0,2.3333333,2.0,1.0,2.25,1,0.0,1.0,0.0,0.0,0.0
101,0,43,49c41d31614db644945695d2bfb65408b7634b9c,['Fix Change: Reverted badCL with date 2022-03-15T09:15:16'],11.0,1.0,3.0,3.0,TRUE,['source'],4.0,3.0,4.0,0.0,0.0,5.0,7.0,0.0,0.0,0.0,1.0,61.0,22.0,4.0,66.0,20.0,22.0,0.0,0.0,2.0,0.0,0.0,1.0,2.2857144,1.0,0.9848485,2.571428571,0,0.0,1.0,0.0,0.0,0.0
102,0,43,08adb7f9210a62b4941d29ed793cc5a73517e47a,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_clz_32b']",9.0,1.0,3.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,94.0,1.0,16.0,0.0,16.0,0.0,731.0,292.0,146.0,44.0,13.0,6.0,4.0,2.0,3.0,2.5,2.0,11.0,2.5,2.0,0.97727275,2.8,1,0.0,1.0,0.0,0.0,0.0
103,0,43,cfa47a186230a8402483443fccda201bbc700f0f,"['Bad Change: floated the following net(s):', '   i_cva6/i_frontend/genblk4.i_ras/flush_i', '   i_cva6/i_frontend/set_pc_commit_i', '   i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_ptw/rst_ni', '   i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/enable_translation_i']",9.0,1.0,3.0,3.0,FALSE,['source'],4.0,3.0,4.0,0.0,0.0,7.0,5.0,0.0,0.0,1.0,0.0,61.0,22.0,4.0,65.0,20.0,22.0,0.0,0.0,2.0,0.0,0.0,2.0,2.2857144,1.0,0.9846154,2.428571429,1,0.0,1.0,0.0,0.0,0.0
104,0,43,7de3f601d88803665b319a40e7bdc04d5c355f61,['Fix Change: Reverted badCL with date 2022-03-15T07:23:04'],8.0,1.0,3.0,3.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,3.0,4.0,2.0,2.0,0.0,1.0,43.0,25.0,4.0,64.0,19.0,22.0,0.0,0.0,5.0,0.0,0.0,1.0,2.2857144,1.0,0.984375,2.263157895,0,0.0,1.0,0.0,0.0,0.0
105,0,43,720fe58da19cb2a685f24fc121e132f3b423dd2b,"['Good Changes :', 'Exchanged some operand for operator:"">="". Affected RTL files: [\'vendor/pulp-platform/axi/src/axi_atop_filter.sv\', \'core/mmu_sv39/tlb.sv\']']",8.0,1.0,3.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,12.0,12.0,0.0,0.0,0.0,0.0,155.0,84.0,14.0,19.0,6.0,2.0,0.0,0.0,7.0,0.0,0.0,1.0,2.2727273,1.5,1.0,2.75,0,0.0,1.0,0.0,0.0,0.0
106,0,43,d0c42faeaa8b54bf98eaeca7ff2a64f9f5bf9db6,"['Bad Change: Deleted the following net(s):', '   i_cva6/ex_stage_i/sum_i']",7.0,1.0,3.0,3.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,4.0,3.0,2.0,2.0,1.0,0.0,43.0,25.0,4.0,63.0,19.0,22.0,0.0,0.0,5.0,0.0,0.0,1.0,2.2857144,1.0,0.984127,2.210526316,0,0.0,1.0,0.0,0.0,0.0
107,0,43,6e8047614c53126d647b71839b2d87680895befa,['Fix Change: Reverted badCL with date 2022-03-15T00:01:04'],4.0,1.0,3.0,3.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,7.0,7.0,0.0,0.0,0.0,0.0,24.0,13.0,0.0,17.0,1.0,6.0,0.0,0.0,0.0,0.0,0.0,3.0,1.7692307,0.0,1.0,14.0,0,0.0,1.0,0.0,0.0,0.0
108,0,43,4154721f3c497aa8c2b7d4efebd6445d717c38a3,"['Good Changes :', '', '  1-Exchanged some operand for operator:""<="". Affected RTL files: [\'common/submodules/common_cells/src/lfsr_8bit.sv\', \'vendor/pulp-platform/axi/src/axi_atop_filter.sv\', \'core/pmp/src/pmp_entry.sv\', \'core/mmu_sv39/tlb.sv\']', '  2-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/lsu_i/i_store_unit', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.left_child/non_leaf_node.right_child/non_leaf_node.right_child/non_leaf_node.right_child', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower', '     i_cva6/ex_stage_i/i_mult/i_div/i_lzc_a', '', '  3-Exchanged some operand for operator:"">="". Affected RTL files: [\'core/include/ariane_pkg.sv\', \'core/pmp/src/pmp_entry.sv\', \'vendor/pulp-platform/common_cells/src/stream_mux.sv\', \'common/submodules/common_cells/src/lfsr.sv\']', ""  4-        Inserted some comments in file(s): ['corev_apu/tb/axi_intf.sv', 'vendor/pulp-platform/axi/src/axi_multicut.sv', 'vendor/pulp-platform/common_cells/src/stream_demux.sv', 'core/include/acc_pkg.sv']"", '', '  5-Exchanged some operand for operator:"">="". Affected RTL files: [\'common/submodules/common_cells/src/lfsr_8bit.sv\', \'corev_apu/clint/clint.sv\', \'vendor/openhwgroup/cvfpu/src/fpnew_fma_multi.sv\', \'common/submodules/common_cells/src/rr_arb_tree.sv\']']",3.0,1.0,3.0,3.0,FALSE,['source'],16.0,9.0,16.0,0.0,0.0,583.0,55.0,108.0,1.0,72.0,0.0,721.0,288.0,144.0,56.0,17.0,58.0,9.0,2.0,7.0,2.5,2.0,29.0,2.5,2.0,1.0,6.0,1,0.0,1.0,0.0,0.0,0.0
109,0,43,38418612cc3f2af778c5ba30a9dc9cc931adb5fe,['Fix Change: Reverted badCL with date 2022-03-14T23:26:16'],3.0,1.0,3.0,3.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,4.0,14.0,1.0,1.0,0.0,1.0,43.0,14.0,4.0,62.0,19.0,22.0,0.0,0.0,5.0,0.0,0.0,1.0,2.2857144,1.0,0.983871,2.157894737,1,0.0,1.0,0.0,0.0,0.0
110,0,43,59b920b6cee697d181c040aa102201b2cb361fb3,"['Good Changes :', ""        Inserted some comments in file(s): ['vendor/pulp-platform/axi/src/axi_xbar.sv', 'core/store_buffer.sv', 'vendor/pulp-platform/common_cells/src/rstgen_bypass.sv', 'core/scoreboard.sv']""]",0.0,1.0,3.0,3.0,FALSE,['source'],3.0,2.0,3.0,0.0,0.0,88.0,0.0,88.0,0.0,0.0,0.0,94.0,24.0,6.0,23.0,8.0,8.0,0.0,0.0,5.0,0.0,0.0,1.0,1.5,1.0,1.0,2.6,1,0.0,1.0,0.0,0.0,0.0
111,0,43,13a54e1edaac942f6d1303246891f23e48af7c99,['Bad Change: Injected mutation into PSL assertions in vendor/pulp-platform/axi/src/axi_demux.sv'],0.0,1.0,3.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,7.0,7.0,0.0,0.0,0.0,0.0,22.0,13.0,0.0,16.0,1.0,6.0,0.0,0.0,0.0,0.0,0.0,1.0,1.7692307,0.0,1.0,13.0,1,0.0,1.0,0.0,0.0,0.0
112,0,43,cb10411681de04521b72419756b5730ed3a2d520,"['Bad Change: injected faults on the following net(s):', '   i_cva6/controller_i/set_debug_pc_i', '   i_cva6/ex_stage_i/enable_translation_i', '   i_cva6/genblk4.i_cache_subsystem/icache_flush_i', '   {i_cva6/issue_stage_i/i_issue_read_operands/rs1_i}', '', 'Good Changes :', '', '  1-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache', '', '  2-Exchanged some operand for operator:""&&"". Affected RTL files: [\'core/cache_subsystem/wt_dcache_missunit.sv\']', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper', '', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_cva6_icache', '', '  5-Exchanged some operand for operator:"">="". Affected RTL files: [\'vendor/pulp-platform/common_cells/src/lfsr_16bit.sv\']']",23.0,0.0,2.0,3.0,FALSE,['source'],9.0,4.0,9.0,0.0,0.0,1011.0,28.0,244.0,1.0,120.0,0.0,701.0,280.0,140.0,61.0,18.0,22.0,21.0,2.0,8.0,2.5,2.0,39.0,2.5,2.0,1.0,3.5,1,0.0,1.0,0.0,0.0,0.0
113,0,43,444c86fb6234f5c883c04b055bc09cde898ab515,['Fix Change: Reverted badCL with date 2022-03-14T20:33:06'],22.0,0.0,2.0,3.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,12.0,12.0,0.0,0.0,0.0,0.0,115.0,72.0,0.0,22.0,7.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.75,0.0,0.95454544,2.0,0,0.0,1.0,0.0,0.0,0.0
114,0,43,eecc3b1a56ded893e0bb66546c777888d60de48b,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[3].i_pmp_entry/i_lzc}', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.right_child/non_leaf_node.right_child/non_leaf_node.left_child']",21.0,0.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,47.0,1.0,3.0,0.0,11.0,0.0,86.0,85.0,0.0,35.0,7.0,58.0,1.0,0.0,0.0,1.0,0.0,2.0,1.0,0.0,0.9714286,3.428571429,1,0.0,1.0,0.0,0.0,0.0
115,0,43,14762b20b9ac1e1bb60506de05ccc8e19833640e,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_adapter/i_dcache_data_fifo']",20.0,0.0,2.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,145.0,1.0,41.0,0.0,15.0,0.0,430.0,165.0,0.0,40.0,15.0,16.0,5.0,0.0,4.0,1.0,0.0,14.0,1.4736842,0.0,0.975,1.7,1,0.0,1.0,0.0,0.0,0.0
116,0,43,d101d647c4cf048bc03b4d9895569518338427de,['Bad Change: Injected mutation into assertions in core/axi_shim.sv'],20.0,0.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,12.0,12.0,0.0,0.0,0.0,0.0,115.0,72.0,0.0,21.0,7.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.75,0.0,0.95238096,1.857142857,1,0.0,1.0,0.0,0.0,0.0
117,0,43,d18b94352b7a968d4c2895ac66835240e29cfb6f,"['Good Changes :', '', '  1-Exchanged some operand for operator:""<"". Affected RTL files: [\'vendor/pulp-platform/axi/src/axi_id_prepend.sv\']', '  2-Exchanged some operand for operator:"">"". Affected RTL files: [\'vendor/pulp-platform/axi/src/axi_id_prepend.sv\']', '  3-Exchanged some operand for operator:""<"". Affected RTL files: [\'vendor/pulp-platform/axi/src/axi_id_prepend.sv\']', '  4-Exchanged some operand for operator:"">="". Affected RTL files: [\'vendor/pulp-platform/axi/src/axi_demux.sv\']', '  5-Exchanged some operand for operator:"">="". Affected RTL files: [\'core/cache_subsystem/wt_l15_adapter.sv\']']",19.0,0.0,2.0,3.0,FALSE,['source'],3.0,2.0,3.0,0.0,0.0,4.0,4.0,0.0,0.0,0.0,0.0,26.0,13.0,0.0,15.0,3.0,6.0,0.0,0.0,2.0,0.0,0.0,1.0,1.7692307,0.0,1.0,1.5,0,0.0,1.0,0.0,0.0,0.0
118,0,43,29c17aca827f1a7f85c54a2ad7127909a10d3671,['Fix Change: Reverted badCL with date 2022-03-14T19:24:35'],19.0,0.0,2.0,3.0,TRUE,['source'],4.0,3.0,4.0,0.0,0.0,4.0,5.0,0.0,0.0,0.0,1.0,75.0,38.0,2.0,39.0,14.0,16.0,0.0,0.0,5.0,0.0,0.0,1.0,1.6666666,1.0,0.974359,3.4,0,0.0,1.0,0.0,0.0,0.0
119,0,43,d44dfd14bbfb791bb341d76e6e2b9d0650bc01c4,"['Good Changes :', '', '  1-', '  1-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/i_mult/i_div/i_lzc_a', '', '  2-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_lzc_reqs', '', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/id_stage_i/decoder_i', '', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_lzc_reqs', '', '  5-Exchanged some operand for operator:"">"". Affected RTL files: [\'core/pmp/src/pmp_entry.sv\']', '  2-', '  1-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/i_arbiter/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower', '', '  2-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_lzc_inv', '', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.right_child/non_leaf_node.left_child', '', '  4-Exchanged some operand for operator:""&&"". Affected RTL files: [\'common/submodules/common_cells/src/rr_arb_tree.sv\']', '  5-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit', '', '  3-', '  1-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/issue_stage_i/i_re_name', '', '  2-Exchanged some operand for operator:""<"". Affected RTL files: [\'core/pmp/src/pmp_entry.sv\']', '  3-Exchanged some operand for operator:""\\|\\|"". Affected RTL files: [\'core/load_unit.sv\']', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.left_child/non_leaf_node.right_child/non_leaf_node.right_child', '', '  5-Exchanged some operand for operator:""&&"". Affected RTL files: [\'vendor/pulp-platform/common_cells/src/cdc_2phase.sv\']', '  4-', '  1-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.left_child/non_leaf_node.right_child/non_leaf_node.left_child/non_leaf_node.right_child', '', '  2-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/issue_stage_i/i_re_name', '', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/id_stage_i/decoder_i', '', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.right_child/non_leaf_node.right_child/non_leaf_node.left_child', '', ""  5-        Inserted some comments in file(s): ['core/issue_stage.sv']"", '', '  5-', '  1-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.left_child/non_leaf_node.left_child/non_leaf_node.left_child/non_leaf_node.right_child', '', '  2-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.left_child/non_leaf_node.right_child/non_leaf_node.right_child', '', '  3-Exchanged some operand for operator:"">"". Affected RTL files: [\'vendor/pulp-platform/axi/src/axi_id_prepend.sv\']', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem', '', '  5-Exchanged some operand for operator:""\\|\\|"". Affected RTL files: [\'core/cache_subsystem/wt_dcache_ctrl.sv\']']",19.0,0.0,2.0,3.0,FALSE,['source'],16.0,6.0,16.0,0.0,0.0,4938.0,140.0,1362.0,1.0,403.0,0.0,1225.0,1122.0,138.0,46.0,15.0,58.0,374.0,4.0,8.0,3.7058823,2.0,409.0,3.7058823,2.0,1.0,4.0,1,0.0,1.0,0.0,0.0,0.0
120,0,43,05b79a3c6ac6f6e19995cb0cadc6792b3d96974e,"['Bad Change: floated the following net(s):', '   i_cva6/ex_stage_i/lsu_i/i_pipe_reg_store/clk_i', '   i_cva6/ex_stage_i/alu_i/clk_i', '   i_cva6/genblk4.i_cache_subsystem/i_adapter/i_dcache_data_fifo/pop_i', '   i_cva6/i_frontend/genblk6.i_bht/clk_i', '', 'Good Changes :', '', '  1-Exchanged some operand for operator:"">"". Affected RTL files: [\'common/submodules/common_cells/src/lfsr.sv\']', '  2-Exchanged some operand for operator:"">="". Affected RTL files: [\'core/cache_subsystem/cva6_icache_axi_wrapper.sv\']', '  3-Exchanged some operand for operator:""<="". Affected RTL files: [\'core/cache_subsystem/wt_l15_adapter.sv\']', '  4-Exchanged some operand for operator:""<"". Affected RTL files: [\'common/submodules/common_cells/src/lfsr.sv\']', ""  5-        Inserted some comments in file(s): ['vendor/openhwgroup/cvfpu/src/fpnew_classifier.sv']""]",19.0,0.0,2.0,3.0,FALSE,['source'],8.0,5.0,8.0,0.0,0.0,20.0,15.0,4.0,0.0,1.0,0.0,75.0,38.0,8.0,38.0,14.0,16.0,0.0,0.0,5.0,0.0,0.0,1.0,1.6666666,1.0,1.0,5.5,1,0.0,1.0,0.0,0.0,0.0
121,0,43,dfbc91a423271feaafe2e4af58909ff04cbf4d75,['Fix Change: Reverted badCL with date 2022-03-14T18:12:02'],18.0,0.0,2.0,3.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,3.0,3.0,0.0,0.0,0.0,0.0,75.0,38.0,4.0,60.0,17.0,22.0,0.0,0.0,4.0,0.0,0.0,1.0,2.2857144,1.0,0.98333335,2.411764706,0,0.0,1.0,0.0,0.0,0.0
122,0,43,156e660a2c1d4de7776dbb555adb890d3b7fb596,"['Bad Change: floated the following net(s):', '   {i_cva6/genblk4.i_cache_subsystem/i_adapter/i_axi_shim/wr_atop_i}', '   {i_cva6/id_stage_i/irq_i}', '   i_cva6/id_stage_i/fetch_entry_valid_i', '', 'Good Changes :', 'Exchanged some operand for operator:""<="". Affected RTL files: [\'vendor/pulp-platform/axi/src/axi_delayer.sv\']']",18.0,0.0,2.0,3.0,FALSE,['source'],3.0,3.0,3.0,0.0,0.0,7.0,7.0,0.0,0.0,0.0,0.0,75.0,38.0,4.0,59.0,17.0,22.0,0.0,0.0,4.0,0.0,0.0,1.0,2.2857144,1.0,1.0,2.352941176,1,0.0,1.0,0.0,0.0,0.0
123,0,43,0db9b4e4b841749b47e6423d00dc4a4d57375d29,['Fix Change: Reverted badCL with date 2022-03-14T17:10:45'],18.0,0.0,2.0,3.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,75.0,38.0,0.0,35.0,12.0,16.0,0.0,0.0,4.0,0.0,0.0,1.0,1.9545455,0.0,0.9714286,1.833333333,0,0.0,1.0,0.0,0.0,0.0
124,0,43,d62cc8a5418218021f1020f06681081ddba3fb46,['Fix Change: Reverted badCL with date 2022-03-14T15:45:49'],17.0,0.0,2.0,3.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,4.0,0.0,0.0,0.0,0.0,6.0,0.0,3.0,26.0,10.0,2.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,2.0,0.96153843,1.3,1,0.0,1.0,0.0,0.0,0.0
125,0,43,c38c01f870c1ae59c574346a1401564105799641,"['Bad Change: floated the following net(s):', '   {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/lu_vaddr_i}', '   {i_cva6/genblk4.i_cache_subsystem/i_adapter/i_axi_shim/rd_user_o}']",17.0,0.0,2.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,75.0,38.0,0.0,34.0,12.0,16.0,0.0,0.0,4.0,0.0,0.0,1.0,1.9545455,0.0,0.9705882,1.75,1,0.0,1.0,0.0,0.0,0.0
126,0,43,0f6962902623ebca0558c8b55a7bff8772d0f6e2,"['Good Changes :', 'Exchanged some operand for operator:""&&"". Affected RTL files: [\'core/fpu_wrap.sv\', \'vendor/pulp-platform/axi/src/axi_mux.sv\']']",16.0,0.0,2.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,7.0,7.0,0.0,0.0,0.0,0.0,202.0,69.0,1.0,23.0,9.0,5.0,0.0,0.0,3.0,0.0,0.0,3.0,2.0,1.0,1.0,2.5,1,0.0,1.0,0.0,0.0,0.0
127,0,43,e6d4cb48f452de20a685eb0d88634a0ee94dd482,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_cva6_icache/i_lzc', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_lzc_rd_hit']",16.0,0.0,2.0,3.0,FALSE,['source'],3.0,2.0,3.0,0.0,0.0,186.0,2.0,32.0,0.0,30.0,0.0,641.0,256.0,128.0,40.0,9.0,7.0,4.0,2.0,6.0,2.5,2.0,11.0,2.5,2.0,0.975,3.222222222,1,0.0,1.0,0.0,0.0,0.0
128,0,43,1a4fa3bd75381fb56abc1d465868473dffbced8c,"[""Bad Change: Mutated 'clk' and 'rst' values in corev_apu/tb/ariane_tb.sv"", 'Good Changes :', 'Exchanged some operand for operator:""\\|\\|"". Affected RTL files: [\'core/csr_regfile.sv\', \'common/submodules/common_cells/src/rr_arb_tree.sv\']']",15.0,0.0,2.0,3.0,FALSE,['source'],3.0,3.0,3.0,0.0,0.0,33.0,33.0,0.0,0.0,0.0,0.0,457.0,135.0,27.0,45.0,14.0,2.0,0.0,0.0,5.0,0.0,0.0,2.0,2.4,2.0,0.9777778,4.8,1,0.0,1.0,0.0,0.0,0.0
129,0,43,f333f2f476fa1d6ba19815275b799de310a65346,['Fix Change: Reverted badCL with date 2022-03-14T14:31:11'],15.0,0.0,2.0,3.0,TRUE,['source'],4.0,1.0,4.0,0.0,0.0,4.0,5.0,0.0,0.0,0.0,1.0,202.0,69.0,4.0,58.0,16.0,22.0,0.0,0.0,5.0,0.0,0.0,1.0,2.2857144,1.0,0.98275864,4.0,0,0.0,1.0,0.0,0.0,0.0
130,0,43,4b4b4ca3170d96fdb2b8155f1d003b711a071fa7,"['Bad Change: floated the following net(s):', '   i_cva6/ex_stage_i/branch_unit_i/fu_valid_i', '   i_cva6/ex_stage_i/lsu_i/i_load_unit/store_buffer_empty_i', '   {i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/simd_mask_i}', '   i_cva6/ex_stage_i/x_valid_i']",14.0,0.0,2.0,3.0,FALSE,['source'],4.0,1.0,4.0,0.0,0.0,5.0,4.0,0.0,0.0,1.0,0.0,202.0,69.0,4.0,57.0,16.0,22.0,0.0,0.0,5.0,0.0,0.0,1.0,2.2857144,1.0,0.98245615,3.75,1,0.0,1.0,0.0,0.0,0.0
131,0,43,24f8bf3912fc3b94c5d0f122d72f8b46472114b8,['Fix Change: Reverted badCL with date 2022-03-13T19:50:00'],19.0,6.0,2.0,3.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,6.0,0.0,3.0,24.0,8.0,2.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,2.0,0.9583333,1.625,0,0.0,1.0,0.0,0.0,0.0
133,0,43,dfc32f0e2dc8f46e85d9a7a36f0c69145df7c473,"['Good Changes :', 'Exchanged some operand for operator:"">="". Affected RTL files: [\'vendor/pulp-platform/axi/src/axi_delayer.sv\', \'vendor/openhwgroup/cvfpu/src/fpnew_fma.sv\']']",19.0,6.0,2.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,5.0,5.0,0.0,0.0,0.0,0.0,18.0,9.0,0.0,7.0,2.0,3.0,0.0,0.0,0.0,0.0,0.0,2.0,1.1111112,0.0,1.0,2.5,0,0.0,1.0,0.0,0.0,0.0
134,0,43,2372db1ef939cf933cc222f2bd43d4ed24b5fc76,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/i_mult']",18.0,6.0,2.0,3.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,146.0,1.0,39.0,0.0,16.0,0.0,37.0,25.0,0.0,30.0,9.0,14.0,2.0,0.0,5.0,1.5,0.0,5.0,1.5,0.0,0.96666664,2.222222222,1,0.0,1.0,0.0,0.0,0.0
135,0,43,70b4b225951e291c164df99e464abb985d15b697,"['Good Changes :', 'Exchanged some operand for operator:"">="". Affected RTL files: [\'core/axi_shim.sv\', \'core/pmp/src/pmp_entry.sv\', \'vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv\', \'vendor/pulp-platform/axi/src/axi_atop_filter.sv\']']",18.0,6.0,2.0,3.0,FALSE,['source'],4.0,4.0,4.0,0.0,0.0,23.0,23.0,0.0,0.0,0.0,0.0,161.0,100.0,10.0,20.0,6.0,3.0,0.0,0.0,0.0,0.0,0.0,1.0,2.2727273,2.0,1.0,10.0,0,0.0,1.0,0.0,0.0,0.0
136,0,43,72b0de0d898a46f670f762a4546efd54a2d91a7f,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_tx_id_rr', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[2].i_pmp_entry}', '     i_cva6/genblk4.i_cache_subsystem/i_adapter/i_icache_data_fifo']",18.0,6.0,2.0,3.0,FALSE,['source'],4.0,2.0,4.0,0.0,0.0,462.0,2.0,210.0,0.0,61.0,0.0,449.0,160.0,27.0,44.0,13.0,16.0,5.0,1.0,8.0,2.4,1.0,18.0,2.4,1.25,0.97727275,3.428571429,0,0.0,1.0,0.0,0.0,0.0
137,0,43,935d3a954a4dd8384dc61892f5384fc688c24ea1,"['Good Changes :', ""        Inserted some comments in file(s): ['corev_apu/tb/rvfi_tracer.sv', 'corev_apu/fpga/src/apb_uart/src/slib_clock_div.vhd', 'common/submodules/common_cells/src/shift_reg.sv']""]",17.0,6.0,2.0,3.0,FALSE,['source'],3.0,3.0,3.0,0.0,0.0,11.0,0.0,10.0,0.0,0.0,0.0,19.0,12.0,0.0,13.0,3.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,2.5555556,0.0,0.9230769,3.0,0,0.0,1.0,0.0,0.0,0.0
138,0,43,04b4180416c40f807ab9ab920903416b78f2532d,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_lzc_wbuffer_hit']",17.0,6.0,2.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,93.0,1.0,16.0,0.0,15.0,0.0,611.0,244.0,122.0,38.0,8.0,6.0,4.0,2.0,2.0,2.5,2.0,11.0,2.5,2.0,0.9736842,3.625,0,0.0,1.0,0.0,0.0,0.0
139,0,43,7d22080ed528db03d21e604b5f71c249e66cb6ad,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/lsu_i/i_store_unit']",16.0,6.0,2.0,3.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,276.0,2.0,51.0,0.0,28.0,0.0,57.0,18.0,0.0,20.0,4.0,8.0,9.0,0.0,2.0,1.4444444,0.0,29.0,1.4545455,0.0,0.95,5.0,0,0.0,1.0,0.0,0.0,0.0
140,0,43,ce09f166766cd66e0af1ed6724806e8628844cdf,"['Good Changes :', '', '  1-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.left_child/non_leaf_node.right_child/non_leaf_node.right_child/non_leaf_node.left_child', '', '  2-Exchanged some operand for operator:"">="". Affected RTL files: [\'corev_apu/fpga/src/apb_uart/src/slib_mv_filter.vhd\']', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_adapter/i_icache_data_fifo', '', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_adapter/i_rr_arb_tree', '', '  5-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/controller_i']",16.0,6.0,2.0,3.0,FALSE,['source'],7.0,4.0,7.0,0.0,0.0,685.0,5.0,289.0,0.0,80.0,0.0,432.0,155.0,26.0,55.0,15.0,52.0,5.0,1.0,4.0,2.4,1.0,18.0,2.4,1.0,0.9818182,4.8,0,0.0,1.0,0.0,0.0,0.0
141,0,43,3a8112f41f612ee7c93ed9e3ffca8245a8584859,"['Good Changes :', ""        Inserted some comments in file(s): ['common/submodules/common_cells/src/popcount.sv', 'corev_apu/src/axi_riscv_atomics/src/axi_riscv_lrsc_wrap.sv', 'vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv']""]",15.0,6.0,2.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,227.0,0.0,227.0,0.0,0.0,0.0,88.0,76.0,0.0,31.0,5.0,52.0,0.0,0.0,1.0,0.0,0.0,1.0,1.3333334,0.0,1.0,4.6,1,0.0,1.0,0.0,0.0,0.0
142,0,43,b242ad80afcc18e5e7b57beea5bb7d168df6f65b,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb']",15.0,6.0,2.0,3.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,276.0,1.0,100.0,0.0,23.0,0.0,155.0,84.0,14.0,21.0,7.0,5.0,12.0,2.0,7.0,1.9166666,1.5,23.0,1.9545455,1.5,0.95238096,2.2,0,0.0,1.0,0.0,0.0,0.0
143,0,43,ee13e700ec09600f515ce83459961ce90387b7ff,"['Good Changes :', '', '  1-Replaced the modules of the following instance(s) with a new copy from original module :', '     gen_example_coprocessor.i_cvxif_coprocessor/counter_i/i_counter', '', '  2-Exchanged some operand for operator:""\\|\\|"". Affected RTL files: [\'common/submodules/common_cells/src/delta_counter.sv\']', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_hit_lzc', '', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr', '', '  5-Exchanged some operand for operator:""<"". Affected RTL files: [\'vendor/pulp-platform/axi/src/axi_multicut.sv\']']",15.0,6.0,2.0,3.0,FALSE,['source'],6.0,3.0,6.0,0.0,0.0,482.0,9.0,189.0,0.0,68.0,0.0,601.0,240.0,120.0,42.0,13.0,14.0,6.0,2.0,8.0,2.5,2.0,18.0,2.5,2.0,1.0,3.5,0,0.0,1.0,0.0,0.0,0.0
144,0,43,b376e65b72bd7271b646f21d4ff3878df529d4fd,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.left_child/non_leaf_node.left_child/non_leaf_node.left_child/non_leaf_node.left_child/non_leaf_node.right_child']",14.0,6.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,46.0,1.0,3.0,0.0,10.0,0.0,77.0,76.0,0.0,30.0,4.0,52.0,1.0,0.0,0.0,1.0,0.0,2.0,1.0,0.0,0.96666664,5.75,0,0.0,1.0,0.0,0.0,0.0
145,0,43,ac27698e00fe06edb5831099b78c0f19a9532c59,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/issue_stage_i/i_scoreboard/i_sel_rs3']",14.0,6.0,2.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,305.0,1.0,169.0,0.0,35.0,0.0,398.0,120.0,24.0,41.0,13.0,8.0,5.0,1.0,0.0,2.4,1.0,17.0,2.4,1.0,0.9756098,2.076923077,0,0.0,1.0,0.0,0.0,0.0
146,0,43,bd1584cbbd6a7572046813f802c23a313d330f20,"['Good Changes :', '', '  1-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr', '', '  2-Exchanged some operand for operator:"">"". Affected RTL files: [\'core/store_buffer.sv\']', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/i_frontend/i_instr_queue/i_unread_lzc', '', '  4-Exchanged some operand for operator:""\\|\\|"". Affected RTL files: [\'core/load_unit.sv\']', '  5-Exchanged some operand for operator:""<"". Affected RTL files: [\'common/local/util/sram.sv\']']",13.0,6.0,2.0,3.0,FALSE,['source'],7.0,5.0,7.0,0.0,0.0,345.0,18.0,170.0,0.0,52.0,0.0,382.0,115.0,23.0,40.0,13.0,14.0,5.0,1.0,8.0,2.4,1.0,18.0,2.4,1.25,0.975,4.0,0,0.0,1.0,0.0,0.0,0.0
147,0,43,2db0103b152262280611a2f95a30e1c35cfd733b,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/fpu_gen.fpu_i']",12.0,6.0,2.0,3.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,569.0,1.0,186.0,0.0,44.0,0.0,202.0,69.0,0.0,29.0,8.0,13.0,23.0,0.0,5.0,1.9130435,0.0,68.0,1.9130435,0.0,0.9655172,2.5,0,0.0,1.0,0.0,0.0,0.0
148,0,43,66f19bf54beaf92c4c88f6d7799b47f07240a5eb,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/i_frontend/genblk6.i_bht', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[0].i_pmp_entry}']",11.0,6.0,2.0,3.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,199.0,2.0,23.0,0.0,23.0,0.0,61.0,28.0,12.0,20.0,6.0,10.0,14.0,6.0,2.0,2.7142856,1.6666666,26.0,2.7142856,1.6666666,0.95,6.0,0,0.0,1.0,0.0,0.0,0.0
149,0,43,27b68d508a8fa73bc4286193f00dc070558ad48b,"['Good Changes :', 'Exchanged some operand for operator:"">="". Affected RTL files: [\'common/submodules/common_cells/src/lfsr_8bit.sv\', \'core/mmu_sv39/tlb.sv\']']",11.0,6.0,2.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,7.0,7.0,0.0,0.0,0.0,0.0,133.0,72.0,12.0,16.0,5.0,0.0,0.0,0.0,6.0,0.0,0.0,1.0,1.9166666,1.5,0.9375,2.0,1,0.0,1.0,0.0,0.0,0.0
150,0,43,19544e1f81f3256408d99221113e0ea1129da69c,"['Good Changes :', '', '  1-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.left_child/non_leaf_node.right_child/non_leaf_node.right_child/non_leaf_node.right_child', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit', '     {i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[2].i_tc_sram_wrapper}', '     i_cva6/i_frontend/i_instr_queue/gen_multiple_instr_per_fetch_with_C.i_lzc_branch_index', '', '  2-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.right_child', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i_lzc}', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.right_child/non_leaf_node.right_child/non_leaf_node.right_child', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_lzc_inv', '', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/i_arbiter/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_ptw/i_pmp_ptw/gen_pmp.genblk1[5].i_pmp_entry}', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.left_child', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_tx_id_rr/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper', '', '  4-Exchanged some operand for operator:"">"". Affected RTL files: [\'common/local/util/sram.sv\', \'vendor/pulp-platform/axi/src/axi_cut.sv\', \'vendor/pulp-platform/axi/src/axi_multicut.sv\', \'corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv\']', '  5-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_adapter/i_rr_arb_tree/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry}', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[1].i_pmp_entry/i_lzc}']",10.0,6.0,2.0,3.0,FALSE,['source'],12.0,6.0,12.0,0.0,0.0,1485.0,34.0,301.0,0.0,213.0,0.0,591.0,236.0,118.0,39.0,13.0,52.0,28.0,2.0,8.0,2.5,2.0,50.0,2.5,2.0,1.0,6.0,0,0.0,1.0,0.0,0.0,0.0
151,0,43,744cb4e32950a2ce90cef8aff07ecda75f1e5209,"['Good Changes :', 'Exchanged some operand for operator:""<="". Affected RTL files: [\'vendor/pulp-platform/axi/src/axi_atop_filter.sv\']']",7.0,6.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,5.0,5.0,0.0,0.0,0.0,0.0,37.0,22.0,0.0,12.0,3.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,2.2727273,0.0,1.0,3.0,0,0.0,1.0,0.0,0.0,0.0
152,0,43,3797b467c8723190e3d2bd2c2272a8029865a911,['Fix Change: Reverted badCL with date 2022-03-12T09:33:02'],14.0,5.0,2.0,3.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,21.0,1.0,0.0,3.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,0.0,1.0,2.0,0,0.0,1.0,0.0,0.0,0.0
153,0,43,39c67925ff5dbe2cfca8d821b3c5939f4f2dc353,['Bad Change: Injected mutation into assertions in vendor/pulp-platform/axi/src/axi_id_prepend.sv'],9.0,5.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,20.0,1.0,0.0,2.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,0.0
154,0,43,89c7c76677e52bd9ea870b7612ab5adf6d433fa0,"['Good Changes :', '', '  1-Exchanged some operand for operator:""<="". Affected RTL files: [\'corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv\', \'common/submodules/common_cells/src/lfsr.sv\', \'core/mmu_sv39/tlb.sv\']', '  2-Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[6].i_tc_sram_wrapper}', '     i_cva6/genblk4.i_cache_subsystem/i_adapter/i_dcache_data_fifo', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i_lzc}', '', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[2].i_pmp_entry/i_lzc}', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_ptw/i_pmp_ptw/gen_pmp.genblk1[0].i_pmp_entry}', '     i_cva6/ex_stage_i/i_mult/i_div', '', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/branch_unit_i', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_lzc_rd_hit', '', '  5-Exchanged some operand for operator:"">="". Affected RTL files: [\'corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv\', \'core/cache_subsystem/wt_l15_adapter.sv\', \'vendor/pulp-platform/axi/src/axi_atop_filter.sv\']']",7.0,5.0,2.0,3.0,FALSE,['source'],14.0,5.0,14.0,0.0,0.0,642.0,26.0,128.0,0.0,88.0,0.0,541.0,216.0,108.0,35.0,11.0,49.0,6.0,2.0,6.0,2.5,2.0,14.0,2.5,2.0,1.0,11.0,0,0.0,1.0,0.0,0.0,0.0
155,0,43,de828a42e00be6e82f5b616b650234ec4d3cbd78,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[5].i_pmp_entry/i_lzc}', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_hit_lzc', '     {i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[4].i_tc_sram_wrapper}']",20.0,4.0,2.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,91.0,1.0,14.0,0.0,15.0,0.0,531.0,212.0,106.0,34.0,8.0,13.0,4.0,2.0,8.0,2.5,2.0,11.0,2.5,2.0,0.9705882,3.125,0,0.0,1.0,0.0,0.0,0.0
156,0,43,fbb9c06854bcec1ce1e6ffdf6e9e918d29067461,"['Good Changes :', 'Exchanged some operand for operator:""<="". Affected RTL files: [\'core/axi_shim.sv\']']",18.0,4.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,6.0,0.0,0.0,0.0,0.0,115.0,72.0,0.0,19.0,6.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.75,0.0,0.94736844,2.0,0,0.0,1.0,0.0,0.0,0.0
157,0,43,d684de23883dbc9edefb8883d0ad998b54e753eb,"['Good Changes :', '', '  1-Exchanged some operand for operator:"">="". Affected RTL files: [\'core/mmu_sv39/tlb.sv\', \'corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv\']', '  2-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.right_child/non_leaf_node.left_child/non_leaf_node.right_child/non_leaf_node.right_child', '     i_cva6/i_frontend/i_instr_queue/i_fifo_address', '', '  3-Exchanged some operand for operator:"">="". Affected RTL files: [\'core/axi_shim.sv\', \'common/submodules/common_cells/src/lfsr.sv\']', '  4-Exchanged some operand for operator:""\\|\\|"". Affected RTL files: [\'core/csr_regfile.sv\', \'common/submodules/common_cells/src/rr_arb_tree.sv\']', '  5-Exchanged some operand for operator:""&&"". Affected RTL files: [\'corev_apu/clint/clint.sv\', \'vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv\']']",17.0,4.0,2.0,3.0,FALSE,['source'],11.0,7.0,11.0,0.0,0.0,239.0,50.0,45.0,1.0,25.0,0.0,457.0,140.0,22.0,38.0,13.0,49.0,5.0,0.0,6.0,1.0,0.0,14.0,2.4666667,1.6666666,1.0,10.0,0,0.0,1.0,0.0,0.0,0.0
158,0,43,19d6de48eec48c15479eae7fa180bd4fd6cf5b07,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/fpu_gen.fpu_i']",17.0,4.0,2.0,3.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,570.0,3.0,186.0,0.0,42.0,0.0,135.0,46.0,0.0,27.0,8.0,12.0,23.0,0.0,5.0,1.9130435,0.0,68.0,1.9130435,0.0,0.962963,2.25,0,0.0,1.0,0.0,0.0,0.0
159,0,43,13dacc22a8f8c8d44176a4417f746c560c0e0001,"['Good Changes :', 'Exchanged some operand for operator:""\\|\\|"". Affected RTL files: [\'core/fpu_wrap.sv\', \'corev_apu/tb/common/SimJTAG.sv\', \'core/cache_subsystem/wt_dcache_ctrl.sv\']']",14.0,4.0,2.0,3.0,FALSE,['source'],3.0,3.0,3.0,0.0,0.0,6.0,6.0,1.0,1.0,0.0,0.0,70.0,57.0,0.0,17.0,7.0,1.0,0.0,0.0,6.0,0.0,0.0,2.0,1.9130435,0.0,0.9411765,2.666666667,0,0.0,1.0,0.0,0.0,0.0
160,0,43,592158b6a345877df6bab148571d4f2e353c3792,"['Good Changes :', ""        Inserted some comments in file(s): ['core/controller.sv', 'vendor/pulp-platform/axi/src/axi_to_axi_lite.sv']""]",14.0,4.0,2.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,9.0,0.0,9.0,0.0,0.0,0.0,12.0,4.0,0.0,11.0,2.0,5.0,0.0,0.0,1.0,0.0,0.0,1.0,1.25,0.0,1.0,4.0,0,0.0,1.0,0.0,0.0,0.0
161,0,43,045864802c010caafce079230681a3ff647f375f,"['Good Changes :', ""        Inserted some comments in file(s): ['core/include/std_cache_pkg.sv', 'vendor/pulp-platform/axi/src/axi_mux.sv', 'core/fpu_wrap.sv', 'vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/control_mvp.sv']""]",13.0,4.0,2.0,3.0,FALSE,['source'],4.0,4.0,4.0,0.0,0.0,161.0,0.0,161.0,0.0,0.0,0.0,88.0,48.0,1.0,16.0,7.0,5.0,0.0,0.0,1.0,0.0,0.0,1.0,2.0,1.0,1.0,5.0,0,0.0,1.0,0.0,0.0,0.0
162,0,43,ea9ab912224300945104bc01b90c4f6b05a44f0a,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.left_child/non_leaf_node.left_child/non_leaf_node.left_child/non_leaf_node.left_child/non_leaf_node.right_child']",13.0,4.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,91.0,1.0,6.0,0.0,20.0,0.0,70.0,69.0,0.0,26.0,4.0,48.0,2.0,0.0,0.0,1.0,0.0,3.0,1.0,0.0,0.96153843,4.75,0,0.0,1.0,0.0,0.0,0.0
163,0,43,f49e90bc31a266d8aae277700f107769b8451ed5,"['Good Changes :', 'Exchanged some operand for operator:""\\|\\|"". Affected RTL files: [\'core/load_unit.sv\']']",13.0,4.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,39.0,21.0,0.0,11.0,4.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,2.0952382,0.0,0.90909094,1.5,0,0.0,1.0,0.0,0.0,0.0
164,0,43,b29648fc33a664829099f51ef75a2304b40e5bb1,['Fix Change: Reverted badCL with date 2022-03-11T11:17:51'],12.0,4.0,2.0,3.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,6.0,0.0,3.0,22.0,8.0,2.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,2.0,0.95454544,1.5,0,0.0,1.0,0.0,0.0,0.0
165,0,43,18c5a6cd7b83f7f380b488d4d7c2fcbf0fd5e786,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[2].i_pmp_entry}', '     i_cva6/genblk4.i_cache_subsystem/i_adapter/i_rd_dcache_id', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[5].i_pmp_entry}']",12.0,4.0,2.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,145.0,1.0,41.0,0.0,15.0,0.0,352.0,135.0,0.0,30.0,11.0,15.0,5.0,0.0,4.0,1.0,0.0,14.0,1.4736842,0.0,0.96666664,1.636363636,1,0.0,1.0,0.0,0.0,0.0
166,0,43,1e322e8dbea1f83d1286d85a56600002695ae349,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_ptw/i_pmp_ptw/gen_pmp.genblk1[0].i_pmp_entry}', '     i_cva6/genblk4.i_cache_subsystem/i_cva6_icache/i_lzc']",12.0,4.0,2.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,93.0,1.0,16.0,0.0,15.0,0.0,521.0,208.0,104.0,33.0,8.0,7.0,4.0,2.0,6.0,2.5,2.0,11.0,2.5,2.0,0.969697,3.0,1,0.0,1.0,0.0,0.0,0.0
167,0,43,4e5da98453a7d57f65e7580ff75ea84b79a76ec5,"['Bad Change: Replaced uvm_info with uvm_error in corev_apu/tb/ariane_tb.sv', 'Good Changes :', '', '  1-Exchanged some operand for operator:""&&"". Affected RTL files: [\'corev_apu/riscv-dbg/src/dm_mem.sv\']', '  2-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_adapter/i_axi_shim', '', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/issue_stage_i/i_scoreboard/i_sel_rs1', '', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/i_mult/i_div/i_lzc_b', '', '  5-Exchanged some operand for operator:""<"". Affected RTL files: [\'vendor/openhwgroup/cvfpu/src/fpnew_fma_multi.sv\']']",11.0,4.0,2.0,3.0,FALSE,['source'],9.0,6.0,9.0,0.0,0.0,685.0,8.0,248.0,0.0,79.0,0.0,511.0,204.0,102.0,37.0,13.0,15.0,12.0,2.0,5.0,2.5,2.0,20.0,3.53125,3.0,1.0,3.428571429,1,0.0,1.0,0.0,0.0,0.0
168,0,43,7b5929521c3a95d690108c9727a9a29cfdaac976,"['Good Changes :', 'Exchanged some operand for operator:"">"". Affected RTL files: [\'vendor/openhwgroup/cvfpu/src/fpnew_fma_multi.sv\']']",10.0,4.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,3.0,0.0,0.0,0.0,0.0,28.0,15.0,1.0,10.0,3.0,3.0,0.0,0.0,0.0,0.0,0.0,2.0,1.8666667,2.0,1.0,2.333333333,0,0.0,1.0,0.0,0.0,0.0
169,0,43,a0dd038ac6e58c9b108a9bfaf7e6d90fc9e89dbc,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i_lzc}', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count', '     i_cva6/gen_perf_counter.perf_counters_i']",10.0,4.0,2.0,3.0,FALSE,['source'],4.0,2.0,4.0,0.0,0.0,217.0,2.0,52.0,0.0,28.0,0.0,323.0,91.0,49.0,54.0,15.0,46.0,13.0,7.0,7.0,1.0769231,1.0,47.0,2.2857144,1.0,0.9814815,4.5,0,0.0,1.0,0.0,0.0,0.0
170,0,43,be278a217ef3b5a056b69f47d6cb03f34a14cdac,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[5].i_tc_sram_wrapper}', '     i_cva6/issue_stage_i/i_scoreboard']",8.0,4.0,2.0,3.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,428.0,1.0,86.0,0.0,48.0,0.0,94.0,24.0,6.0,20.0,8.0,7.0,8.0,2.0,4.0,1.5,1.0,32.0,1.5,1.0,0.95,2.166666667,0,0.0,1.0,0.0,0.0,0.0
171,0,43,23f4e09058189e672e00b2c338c979be1b6a8cd9,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/i_mult/i_div']",7.0,4.0,2.0,3.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,250.0,2.0,39.0,0.0,40.0,0.0,23.0,12.0,0.0,14.0,4.0,4.0,6.0,0.0,2.0,1.3333334,0.0,12.0,1.5,0.0,0.9285714,2.25,0,0.0,1.0,0.0,0.0,0.0
172,0,43,8f41b1e179d0a3fd5109f57f16f13f442746193d,['Fix Change: Reverted badCL with date 2022-03-11T02:06:54'],4.0,4.0,2.0,3.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,3.0,0.0,0.0,0.0,0.0,6.0,0.0,3.0,20.0,7.0,2.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,2.0,0.95,1.571428571,0,0.0,1.0,0.0,0.0,0.0
173,0,43,3734751ff67c3a657cef9285257b545ce7284dda,"[""Bad Change: Mutated 'clk' and 'rst' values in corev_apu/tb/ariane_tb.sv""]",2.0,4.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,3.0,0.0,0.0,0.0,0.0,6.0,0.0,3.0,19.0,7.0,2.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,2.0,0.94736844,1.428571429,1,0.0,1.0,0.0,0.0,0.0
174,0,43,21e40706a05f816df998d639236511f14f2ce686,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_cva6_icache', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_clz_64b', '     i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2']",1.0,4.0,2.0,3.0,FALSE,['source'],6.0,3.0,6.0,0.0,0.0,943.0,3.0,347.0,0.0,121.0,0.0,501.0,200.0,100.0,36.0,12.0,7.0,21.0,2.0,8.0,2.5,2.0,39.0,2.5,2.0,0.9722222,4.0,0,0.0,1.0,0.0,0.0,0.0
175,0,43,ab2832e5713fbda43aa062eaeb22db1a61cfc90c,"['Good Changes :', '', '  1-Exchanged some operand for operator:""<="". Affected RTL files: [\'common/submodules/common_cells/src/rr_arb_tree.sv\', \'core/include/ariane_pkg.sv\']', '  2-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/gen_perf_counter.perf_counters_i', '     i_cva6/issue_stage_i/i_scoreboard', '', '  3-Exchanged some operand for operator:""\\|\\|"". Affected RTL files: [\'common/submodules/common_cells/src/delta_counter.sv\', \'common/submodules/common_cells/src/rr_arb_tree.sv\']', '  4-Exchanged some operand for operator:""<="". Affected RTL files: [\'vendor/pulp-platform/axi/src/axi_demux.sv\', \'vendor/openhwgroup/cvfpu/src/fpnew_fma_multi.sv\']', '  5-Exchanged some operand for operator:""<="". Affected RTL files: [\'corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv\', \'vendor/pulp-platform/axi/src/axi_atop_filter.sv\']']",22.0,3.0,2.0,3.0,FALSE,['source'],11.0,6.0,11.0,0.0,0.0,646.0,53.0,135.0,0.0,62.0,0.0,333.0,100.0,42.0,55.0,15.0,20.0,13.0,7.0,6.0,1.5,1.0,47.0,2.4,2.0,1.0,4.0,0,0.0,1.0,0.0,0.0,0.0
176,0,43,087337256dab47468f641521f4f5cbdbddaf5aa7,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.left_child/non_leaf_node.left_child/non_leaf_node.right_child/non_leaf_node.left_child/non_leaf_node.right_child', '     {i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[2].i_tc_sram_wrapper}', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.left_child/non_leaf_node.right_child']",20.0,3.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,94.0,2.0,6.0,0.0,22.0,0.0,67.0,66.0,0.0,24.0,4.0,46.0,1.0,0.0,0.0,1.0,0.0,2.0,1.0,0.0,0.9583333,4.25,0,0.0,1.0,0.0,0.0,0.0
177,0,43,b600f95cc2811ec5002990c88eaf5f61da7cc65a,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/gen_perf_counter.perf_counters_i']",19.0,3.0,2.0,3.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,168.0,1.0,49.0,0.0,15.0,0.0,231.0,65.0,35.0,52.0,15.0,20.0,13.0,7.0,5.0,1.0769231,1.0,47.0,2.2857144,1.0,0.9807692,2.4,0,0.0,1.0,0.0,0.0,0.0
178,0,43,f056f48d8ebc1f47f849b024a18b2d68c188e951,"['Good Changes :', '', '  1-Exchanged some operand for operator:""&&"". Affected RTL files: [\'vendor/openhwgroup/cvfpu/src/fpu_div_sqrt_mvp/hdl/norm_div_sqrt_mvp.sv\']', '  2-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.right_child/non_leaf_node.right_child', '', '  3-Exchanged some operand for operator:"">="". Affected RTL files: [\'vendor/pulp-platform/axi/src/axi_atop_filter.sv\']', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/gen_perf_counter.perf_counters_i', '', '  5-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load']",19.0,3.0,2.0,3.0,FALSE,['source'],7.0,4.0,7.0,0.0,0.0,264.0,9.0,58.0,1.0,33.0,0.0,185.0,64.0,28.0,51.0,15.0,46.0,13.0,7.0,4.0,1.0769231,1.0,47.0,2.2857144,1.0,1.0,4.666666667,0,0.0,1.0,0.0,0.0,0.0
179,0,43,d3dde079f032b884d172ef7782c60e4e42c5760b,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_lzc_rd_hit', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[3].i_pmp_entry}']",19.0,3.0,2.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,93.0,1.0,16.0,0.0,15.0,0.0,491.0,196.0,98.0,30.0,8.0,6.0,4.0,2.0,2.0,2.5,2.0,11.0,2.5,2.0,0.96666664,3.833333333,0,0.0,1.0,0.0,0.0,0.0
180,0,43,26aaf0c8fca2fa2fa75cf9809b25be7f5c72a616,"['Good Changes :', '', ""  1-        Inserted some comments in file(s): ['corev_apu/fpga/src/axi_slice/src/axi_slice.sv']"", '', '  2-Exchanged some operand for operator:""<="". Affected RTL files: [\'vendor/openhwgroup/cvfpu/src/fpnew_fma.sv\']', '  3-Exchanged some operand for operator:""\\|\\|"". Affected RTL files: [\'core/fpu_wrap.sv\']', ""  4-        Inserted some comments in file(s): ['vendor/pulp-platform/axi/src/axi_err_slv.sv']"", '', '  5-Exchanged some operand for operator:"">="". Affected RTL files: [\'vendor/openhwgroup/cvfpu/src/fpnew_fma_multi.sv\']']",19.0,3.0,2.0,3.0,FALSE,['source'],4.0,3.0,4.0,0.0,0.0,11.0,3.0,8.0,0.0,0.0,0.0,68.0,23.0,1.0,15.0,7.0,4.0,0.0,0.0,1.0,0.0,0.0,2.0,1.9130435,2.0,1.0,2.0,0,0.0,1.0,0.0,0.0,0.0
181,0,43,9308e56a024fb2ce3b7d852db42566e3da565c38,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if']",19.0,3.0,2.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,225.0,1.0,13.0,0.0,44.0,0.0,170.0,112.0,17.0,20.0,7.0,5.0,15.0,2.0,1.0,1.5333333,1.0,23.0,1.9545455,1.0,0.95,2.0,0,0.0,1.0,0.0,0.0,0.0
182,0,43,8b5a1f108a6fbceb91c1ec9934a89e3d77f420ae,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if', '     i_cva6/i_frontend/i_instr_queue/i_unread_instr_fifo']",18.0,3.0,2.0,3.0,FALSE,['source'],4.0,4.0,4.0,0.0,0.0,233.0,2.0,13.0,0.0,47.0,0.0,148.0,97.0,15.0,24.0,7.0,5.0,15.0,2.0,1.0,1.5333333,1.0,23.0,1.9545455,1.0,0.9583333,3.666666667,0,0.0,1.0,0.0,0.0,0.0
183,0,43,0fef3388ca8336b0e8fa74eedd4ff65c4b2045ab,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb']",18.0,3.0,2.0,3.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,276.0,1.0,100.0,0.0,23.0,0.0,133.0,72.0,12.0,18.0,7.0,5.0,12.0,2.0,6.0,1.9166666,1.5,23.0,1.9545455,1.5,0.9444444,2.0,0,0.0,1.0,0.0,0.0,0.0
184,0,43,c675995834b30110b610d783d626525ccdbc24ad,"['Good Changes :', 'Exchanged some operand for operator:""\\|\\|"". Affected RTL files: [\'core/fpu_wrap.sv\', \'core/csr_regfile.sv\', \'vendor/pulp-platform/common_cells/src/spill_register_flushable.sv\', \'common/submodules/common_cells/src/rr_arb_tree.sv\']']",17.0,3.0,2.0,3.0,FALSE,['source'],4.0,3.0,4.0,0.0,0.0,25.0,25.0,0.0,0.0,0.0,0.0,457.0,100.0,20.0,34.0,12.0,1.0,0.0,0.0,1.0,0.0,0.0,2.0,2.4,1.6666666,1.0,5.75,0,0.0,1.0,0.0,0.0,0.0
185,0,43,ec5772831a21c13e4b4177c532d5c3ed3a848d94,"['Good Changes :', 'Exchanged some operand for operator:""\\|\\|"". Affected RTL files: [\'corev_apu/tb/common/SimDTM.sv\']']",17.0,3.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,6.0,1.0,1.0,0.0,0.0,1.0,0.0,0.0,2.0,0.0,0.0,0.8333333,4.0,0,0.0,1.0,0.0,0.0,0.0
186,0,43,f6642e6ffc0de989fc43781777ef98c03d917c34,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/i_arbiter/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower']",15.0,3.0,2.0,3.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,95.0,1.0,15.0,0.0,18.0,0.0,481.0,192.0,96.0,33.0,12.0,0.0,4.0,2.0,0.0,2.5,2.0,11.0,2.5,2.0,0.969697,3.666666667,0,0.0,1.0,0.0,0.0,0.0
187,0,43,181daa411e1effbc972f284a95ca5822c31e5cf1,"['Good Changes :', 'Exchanged some operand for operator:""&&"". Affected RTL files: [\'vendor/pulp-platform/axi/src/axi_err_slv.sv\', \'core/cache_subsystem/wt_dcache_missunit.sv\']']",15.0,3.0,2.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,11.0,11.0,0.0,0.0,0.0,0.0,99.0,56.0,0.0,24.0,4.0,6.0,1.0,0.0,4.0,1.0,0.0,3.0,2.0357144,0.0,1.0,4.75,0,0.0,1.0,0.0,0.0,0.0
188,0,43,708ce3e60a994f6b947af271fa0fb526076c621d,"['Good Changes :', '', '  1-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_lfsr_inv', '', '  2-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/i_frontend/i_instr_queue/i_unread_lzc', '', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr', '', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower', '', '  5-Exchanged some operand for operator:"">="". Affected RTL files: [\'common/submodules/common_cells/src/rr_arb_tree.sv\']']",15.0,3.0,2.0,3.0,FALSE,['source'],7.0,3.0,7.0,0.0,0.0,754.0,22.0,242.0,0.0,99.0,0.0,471.0,188.0,94.0,32.0,12.0,12.0,5.0,2.0,8.0,2.5,2.0,18.0,2.5,2.0,0.96875,9.0,0,0.0,1.0,0.0,0.0,0.0
189,0,43,884cf6482c2c6d71b2f49a0e9801100d8541444a,['Fix Change: Reverted badCL with date 2022-03-10T13:28:08'],15.0,3.0,2.0,3.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,5.0,5.0,0.0,0.0,0.0,0.0,37.0,22.0,0.0,8.0,3.0,2.0,0.0,0.0,0.0,0.0,0.0,2.0,2.2727273,0.0,1.0,1.666666667,0,0.0,1.0,0.0,0.0,0.0
190,0,43,9ceb11a26acf21cf225f5e97d15b20b6c108aa4a,['Fix Change: Reverted badCL with date 2022-03-10T14:06:19'],14.0,3.0,2.0,3.0,TRUE,['source'],8.0,3.0,8.0,0.0,0.0,10.0,13.0,1.0,1.0,0.0,5.0,316.0,95.0,21.0,50.0,15.0,19.0,0.0,0.0,8.0,0.0,0.0,1.0,2.4,1.5,0.98,2.266666667,1,0.0,1.0,0.0,0.0,0.0
191,0,43,1a89a718feff5f4c87dcf914a96676a365762ab8,"['Bad Change: Deleted the following net(s):', '   i_cva6/issue_stage_i/i_issue_read_operands/rs2_valid_i', '   i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/mem_data_ack_i', '   i_cva6/gen_perf_counter.perf_counters_i/i_tlb_flush_i', '   {i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2/req_i}', '', 'Good Changes :', '', '  1-', '  1-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_adapter/i_rd_icache_id', '', '  2-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk', '', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/i_frontend/i_instr_queue/gen_multiple_instr_per_fetch_with_C.i_popcount', '', '  4-Exchanged some operand for operator:""\\|\\|"". Affected RTL files: [\'core/fpu_wrap.sv\']', '  5-Exchanged some operand for operator:""\\|\\|"". Affected RTL files: [\'core/load_unit.sv\']', '  2-', '  1-Exchanged some operand for operator:""\\|\\|"". Affected RTL files: [\'core/decoder.sv\']', '  2-Exchanged some operand for operator:""\\|\\|"". Affected RTL files: [\'core/include/ariane_pkg.sv\']', '  3-Exchanged some operand for operator:"">="". Affected RTL files: [\'core/include/ariane_pkg.sv\']', '  4-Exchanged some operand for operator:""\\|\\|"". Affected RTL files: [\'corev_apu/tb/common/SimDTM.sv\']', '  5-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_data', '', '  3-', '  1-Exchanged some operand for operator:""&&"". Affected RTL files: [\'core/re_name.sv\']', ""  2-        Inserted some comments in file(s): ['core/acc_dispatcher.sv']"", '', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/i_mult/i_multiplier', '', '  4-Exchanged some operand for operator:"">="". Affected RTL files: [\'corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv\']', '  5-Exchanged some operand for operator:""\\|\\|"". Affected RTL files: [\'core/cache_subsystem/wt_dcache_missunit.sv\']', '  4-', '  1-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_exp_backoff', '', '  2-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_cva6_icache/i_lzc_hit', '', '  3-Exchanged some operand for operator:""<="". Affected RTL files: [\'vendor/openhwgroup/cvfpu/src/fpnew_fma_multi.sv\']', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_adapter/i_axi_shim', '', '  5-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_clz_64b', '', '  5-', '  1-Exchanged some operand for operator:""\\|\\|"". Affected RTL files: [\'core/load_unit.sv\']', ""  2-        Inserted some comments in file(s): ['vendor/pulp-platform/common_cells/src/rstgen_bypass.sv']"", '', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_lzc_rd_hit', '', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/i_mult/i_div/i_lzc_b', '', '  5-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/i_frontend/i_instr_queue/i_unread_address_fifo']",14.0,3.0,2.0,3.0,FALSE,['source'],35.0,11.0,35.0,0.0,0.0,1518.0,40.0,263.0,1.0,224.0,0.0,817.0,748.0,92.0,54.0,14.0,46.0,15.0,2.0,8.0,2.5,2.0,23.0,3.7058823,2.0,1.0,4.25,1,0.0,1.0,0.0,0.0,0.0
192,0,43,0d2bab0e719236b855b8cf8ef7bfc6deebc0c9f1,"['Good Changes :', 'Exchanged some operand for operator:"">="". Affected RTL files: [\'vendor/openhwgroup/cvfpu/src/fpnew_fma_multi.sv\']']",13.0,3.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,28.0,15.0,1.0,6.0,2.0,3.0,0.0,0.0,0.0,0.0,0.0,2.0,1.8666667,2.0,1.0,2.0,1,0.0,1.0,0.0,0.0,0.0
193,0,43,2364d6f52f3ea5744aeb68a79ffcc59e2f7f91f7,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[5].i_tc_sram_wrapper}', '     i_cva6/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo']",13.0,3.0,2.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,145.0,1.0,41.0,0.0,15.0,0.0,326.0,125.0,0.0,21.0,7.0,3.0,5.0,0.0,0.0,1.0,0.0,14.0,1.0,0.0,0.95238096,2.5,1,0.0,1.0,0.0,0.0,0.0
194,0,43,c4b79726081b394509f580cd7ce569498e2b30f1,"['Bad Change: Injected mutation into assertions in vendor/pulp-platform/axi/src/axi_atop_filter.sv', 'Good Changes :', '', '  1-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/i_frontend/i_instr_queue/i_unread_branch_mask', '', '  2-Exchanged some operand for operator:""<"". Affected RTL files: [\'vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv\']', '  3-Exchanged some operand for operator:""<"". Affected RTL files: [\'corev_apu/axi_mem_if/src/axi2mem.sv\']', '  4-Exchanged some operand for operator:""<"". Affected RTL files: [\'common/local/util/sram.sv\']', '  5-Exchanged some operand for operator:""<="". Affected RTL files: [\'vendor/pulp-platform/axi/src/axi_delayer.sv\']']",13.0,3.0,2.0,3.0,FALSE,['source'],7.0,6.0,7.0,0.0,0.0,30.0,23.0,0.0,0.0,3.0,0.0,36.0,22.0,3.0,21.0,6.0,2.0,0.0,0.0,1.0,0.0,0.0,2.0,2.2727273,1.0,1.0,4.5,1,0.0,1.0,0.0,0.0,0.0
195,0,43,f43045529ce3fe64c9ac7e0192f475829803b464,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper']",12.0,3.0,2.0,3.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,96.0,1.0,16.0,0.0,18.0,0.0,421.0,168.0,84.0,29.0,10.0,0.0,4.0,2.0,0.0,2.5,2.0,11.0,2.5,2.0,0.9655172,4.0,0,0.0,1.0,0.0,0.0,0.0
196,0,43,f18b4a25674ee0eac9374bb4809d98319c2945d6,"['Good Changes :', 'Exchanged some operand for operator:"">="". Affected RTL files: [\'vendor/pulp-platform/axi/src/axi_demux.sv\', \'vendor/openhwgroup/cvfpu/src/fpnew_fma.sv\']']",12.0,3.0,2.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,24.0,13.0,0.0,12.0,2.0,6.0,0.0,0.0,0.0,0.0,0.0,2.0,1.7692307,0.0,1.0,1.5,0,0.0,1.0,0.0,0.0,0.0
197,0,43,3fbf1e8baf4250e2fb07bf021df1fd5605274d9a,"['Good Changes :', '', '  1-Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[7].i_pmp_entry}', '     i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/i_arbiter/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower', '', '  2-Exchanged some operand for operator:""<"". Affected RTL files: [\'core/include/riscv_pkg.sv\', \'core/serdiv.sv\']', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/i_frontend/i_instr_realign', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_tx_id_rr/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower', '', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.left_child/non_leaf_node.left_child/non_leaf_node.left_child', '', '  5-Exchanged some operand for operator:""\\|\\|"". Affected RTL files: [\'core/include/ariane_pkg.sv\', \'common/submodules/common_cells/src/rr_arb_tree.sv\']']",12.0,3.0,2.0,3.0,FALSE,['source'],9.0,4.0,9.0,0.0,0.0,904.0,26.0,283.0,0.0,106.0,0.0,411.0,164.0,82.0,53.0,12.0,46.0,25.0,2.0,6.0,2.5,2.0,28.0,2.5,2.0,0.9811321,5.0,0,0.0,1.0,0.0,0.0,0.0
198,0,43,81593c18db72fd99bec4ae55961b985def1cb561,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/i_mult/i_multiplier', '     i_cva6/genblk4.i_cache_subsystem']",12.0,3.0,2.0,3.0,FALSE,['source'],4.0,2.0,4.0,0.0,0.0,335.0,2.0,65.0,0.0,37.0,0.0,43.0,14.0,6.0,48.0,13.0,19.0,2.0,2.0,8.0,1.0,1.0,15.0,2.2857144,1.0,0.9791667,3.0,0,0.0,1.0,0.0,0.0,0.0
199,0,43,6e0ff397e6bebb2a161dd1c7faffc0e9a8280b77,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/i_arbiter', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry/i_lzc}']",12.0,3.0,2.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,323.0,1.0,169.0,0.0,52.0,0.0,300.0,90.0,18.0,27.0,10.0,4.0,5.0,1.0,0.0,2.4,1.0,18.0,2.4,1.5,1.0,2.0,0,0.0,1.0,0.0,0.0,0.0
200,0,43,7a76e6ec0705cd57df8e677c075ebdc40aaa8356,"['Good Changes :', '', '  1-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/i_frontend/i_instr_queue/i_unread_fifo_pos', '', '  2-Exchanged some operand for operator:"">"". Affected RTL files: [\'common/local/util/sram.sv\']', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr', '', '  4-Exchanged some operand for operator:""&&"". Affected RTL files: [\'core/compressed_decoder.sv\']', '  5-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_exp_backoff']",12.0,3.0,2.0,3.0,FALSE,['source'],8.0,6.0,8.0,0.0,0.0,415.0,16.0,188.0,1.0,59.0,0.0,283.0,85.0,17.0,26.0,10.0,12.0,5.0,1.0,8.0,2.4,1.0,18.0,2.4,1.25,1.0,9.0,0,0.0,1.0,0.0,0.0,0.0
202,0,43,d754de4dce302e9d11642d25c3e0be75649989bc,"['Good Changes :', 'Exchanged some operand for operator:""&&"". Affected RTL files: [\'vendor/pulp-platform/axi/src/axi_demux.sv\']']",12.0,3.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,4.0,0.0,0.0,0.0,0.0,24.0,13.0,0.0,10.0,0.0,6.0,0.0,0.0,0.0,0.0,0.0,1.0,1.7692307,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
203,0,43,23f33f3dad9e6a75c98e8acb0fb1b1d9004726d5,['Fix Change: Reverted badCL with date 2022-03-10T11:32:43'],12.0,3.0,2.0,3.0,TRUE,['source'],3.0,2.0,3.0,0.0,0.0,4.0,4.0,0.0,0.0,0.0,0.0,43.0,25.0,4.0,47.0,13.0,19.0,0.0,0.0,5.0,0.0,0.0,1.0,2.2857144,1.0,0.9787234,4.0,0,0.0,1.0,0.0,0.0,0.0
204,0,43,d6b92e1fc7b1b11bdd2006eaf57d72d5f442dce9,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[0].i_pmp_entry}', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry/i_lzc}', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.left_child/non_leaf_node.right_child']",11.0,3.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,48.0,1.0,3.0,0.0,12.0,0.0,58.0,57.0,0.0,19.0,3.0,42.0,1.0,0.0,0.0,1.0,0.0,2.0,1.0,0.0,0.94736844,4.666666667,1,0.0,1.0,0.0,0.0,0.0
205,0,43,b711934552fb1895a9b0bd3335aaa2e3acfd8515,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_ptw/i_pmp_ptw/gen_pmp.genblk1[4].i_pmp_entry}', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.left_child/non_leaf_node.left_child/non_leaf_node.right_child/non_leaf_node.left_child']",11.0,3.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,46.0,1.0,3.0,0.0,10.0,0.0,57.0,56.0,0.0,18.0,2.0,41.0,1.0,0.0,0.0,1.0,0.0,2.0,1.0,0.0,0.9444444,7.0,1,0.0,1.0,0.0,0.0,0.0
206,0,43,bb5cf113e1a3d07417e54f5b8a4c809d0120ecd1,"['Bad Change: floated the following net(s):', '   gen_example_coprocessor.i_cvxif_coprocessor/counter_i/clk_i', '   i_cva6/ex_stage_i/branch_unit_i/is_compressed_instr_i', '   i_cva6/i_frontend/debug_mode_i', '   i_cva6/ex_stage_i/csr_buffer_i/clk_i', '', 'Good Changes :', '', '  1-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_tx_id_rr', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[0].i_pmp_entry}', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[1].i_pmp_entry/i_lzc}', '', '  2-Exchanged some operand for operator:""&&"". Affected RTL files: [\'core/store_unit.sv\', \'vendor/pulp-platform/axi/src/axi_mux.sv\', \'vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv\']', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/issue_stage_i/i_issue_read_operands', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry}', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_ptw/i_pmp_ptw/gen_pmp.genblk1[7].i_pmp_entry/i_lzc}', '', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_cva6_icache/i_lzc_hit', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[6].i_pmp_entry/i_lzc}', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_ptw/i_pmp_ptw/gen_pmp.genblk1[3].i_pmp_entry}', '', '  5-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_adapter/i_wr_dcache_id', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry}']",11.0,3.0,2.0,3.0,FALSE,['source'],14.0,6.0,14.0,0.0,0.0,1091.0,14.0,356.0,3.0,106.0,0.0,391.0,156.0,78.0,46.0,13.0,19.0,16.0,2.0,8.0,2.5,2.0,54.0,2.5,2.0,1.0,4.0,1,0.0,1.0,0.0,0.0,0.0
207,0,43,aae2998c460afd3583705dc49fbabb0ffa09271e,"['Good Changes :', '', '  1-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/i_mult/i_div/i_lzc_a', '', '  2-Exchanged some operand for operator:""<"". Affected RTL files: [\'vendor/pulp-platform/common_cells/src/addr_decode.sv\']', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.left_child/non_leaf_node.right_child', '', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer', '', '  5-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_lzc_rd_hit']",11.0,3.0,2.0,3.0,FALSE,['source'],7.0,4.0,7.0,0.0,0.0,772.0,6.0,141.0,0.0,116.0,0.0,381.0,152.0,76.0,24.0,8.0,41.0,11.0,4.0,8.0,2.5,2.0,36.0,2.5,2.0,1.0,14.0,0,0.0,1.0,0.0,0.0,0.0
208,0,43,ea1c8737132db1f80eac2d92fb5e6e4dfcd1b0e0,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_adapter/i_rr_arb_tree']",9.0,3.0,2.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,311.0,1.0,169.0,0.0,40.0,0.0,249.0,75.0,15.0,26.0,9.0,13.0,5.0,1.0,4.0,2.4,1.0,18.0,2.4,1.0,0.96153843,2.571428571,1,0.0,1.0,0.0,0.0,0.0
209,0,43,a4b8fccabe8139f6c0d5266f765cec7d1c4a0af6,"['Good Changes :', 'Exchanged some operand for operator:"">"". Affected RTL files: [\'core/serdiv.sv\']']",9.0,3.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,12.0,6.0,0.0,10.0,3.0,2.0,0.0,0.0,1.0,0.0,0.0,1.0,1.3333334,0.0,0.9,2.0,1,0.0,1.0,0.0,0.0,0.0
210,0,43,34540152ea2d9907dd131f9aa968091429a3c609,"['Good Changes :', 'Exchanged some operand for operator:"">"". Affected RTL files: [\'corev_apu/axi_mem_if/src/axi2mem.sv\', \'vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv\', \'core/include/riscv_pkg.sv\']']",8.0,3.0,2.0,3.0,FALSE,['source'],3.0,3.0,3.0,0.0,0.0,4.0,4.0,0.0,0.0,0.0,0.0,34.0,15.0,0.0,15.0,4.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,2.0666666,0.0,1.0,5.0,1,0.0,1.0,0.0,0.0,0.0
211,0,43,bce2ea727dfac36f70f4ae2310d9b2ac553973e1,"['Good Changes :', 'Exchanged some operand for operator:""\\|\\|"". Affected RTL files: [\'common/submodules/common_cells/src/rr_arb_tree.sv\', \'common/submodules/common_cells/src/delta_counter.sv\']']",8.0,3.0,2.0,3.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,15.0,15.0,0.0,0.0,0.0,0.0,232.0,70.0,14.0,23.0,8.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,2.4,1.0,0.95652175,1.75,1,0.0,1.0,0.0,0.0,0.0
212,0,43,c18df9da32ff93f7eb382e1c7b3b85c80beeb17f,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_vld_bdirty']",7.0,3.0,2.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,93.0,1.0,16.0,0.0,15.0,0.0,361.0,144.0,72.0,23.0,6.0,10.0,4.0,2.0,6.0,2.5,2.0,11.0,2.5,2.0,0.95652175,4.25,0,0.0,1.0,0.0,0.0,0.0
213,0,43,9807edc15af6791370abb06fc5e5365378ab981d,"['Good Changes :', 'Exchanged some operand for operator:""\\|\\|"". Affected RTL files: [\'core/cache_subsystem/wt_dcache_ctrl.sv\']']",6.0,3.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,3.0,0.0,0.0,0.0,0.0,70.0,57.0,0.0,11.0,3.0,0.0,0.0,0.0,6.0,0.0,0.0,2.0,1.7368422,0.0,0.90909094,2.333333333,0,0.0,1.0,0.0,0.0,0.0
214,0,43,b98af2d9620672a7cd953fe24552217d9ec83325,"['Good Changes :', 'Exchanged some operand for operator:""&&"". Affected RTL files: [\'vendor/pulp-platform/axi/src/axi_demux.sv\', \'core/store_unit.sv\', \'core/cache_subsystem/cva6_icache.sv\', \'core/cache_subsystem/wt_dcache_missunit.sv\']']",4.0,3.0,2.0,3.0,FALSE,['source'],4.0,3.0,4.0,0.0,0.0,18.0,18.0,0.0,0.0,0.0,0.0,99.0,56.0,2.0,20.0,4.0,6.0,1.0,0.0,4.0,1.0,0.0,3.0,2.142857,1.0,1.0,5.333333333,0,0.0,1.0,0.0,0.0,0.0
215,0,43,32fdedcfee5311f7cd2e67792e166c6f7560b2cb,"['Good Changes :', '', ""  1-        Inserted some comments in file(s): ['vendor/openhwgroup/cvfpu/src/fpnew_classifier.sv', 'core/cvxif_example/instr_decoder.sv', 'corev_apu/tb/ariane_peripherals.sv', 'core/cache_subsystem/wt_dcache_mem.sv']"", '', '  2-Exchanged some operand for operator:""\\|\\|"". Affected RTL files: [\'corev_apu/tb/common/SimJTAG.sv\', \'common/submodules/common_cells/src/delta_counter.sv\', \'common/submodules/common_cells/src/rr_arb_tree.sv\', \'core/cache_subsystem/cva6_icache.sv\']', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/id_stage_i/genblk1.compressed_decoder_i', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper', '     i_cva6/id_stage_i', '', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_adapter/i_b_fifo', '     i_cva6/genblk4.i_cache_subsystem/i_adapter/i_rd_icache_id', '     i_cva6/i_frontend/i_instr_queue', '     i_cva6/i_frontend/i_instr_queue/gen_multiple_instr_per_fetch_with_C.i_lzc_branch_index', '', '  5-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/i_frontend/i_instr_queue/i_unread_branch_mask', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_ptw/i_pmp_ptw/gen_pmp.genblk1[7].i_pmp_entry/i_lzc}', '     i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk', '     i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/i_arbiter/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower']",3.0,3.0,2.0,3.0,FALSE,['source'],19.0,8.0,19.0,0.0,0.0,1747.0,28.0,598.0,1.0,216.0,0.0,351.0,140.0,70.0,45.0,12.0,19.0,20.0,4.0,4.0,2.5,2.0,44.0,2.5,2.0,1.0,8.0,1,0.0,1.0,0.0,0.0,0.0
216,0,43,d87e2e0d01d178f9192567e5f58d84e7e74c36a8,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[3].i_pmp_entry}']",3.0,3.0,2.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,308.0,1.0,169.0,0.0,37.0,0.0,232.0,70.0,14.0,21.0,6.0,6.0,5.0,1.0,2.0,2.4,1.0,18.0,2.4,1.0,0.95238096,2.333333333,1,0.0,1.0,0.0,0.0,0.0
217,0,43,8d46019f031c9e809948fbf394fc242cf990d5ed,"['Good Changes :', ""        Inserted some comments in file(s): ['vendor/pulp-platform/common_cells/src/rstgen_bypass.sv', 'vendor/pulp-platform/common_cells/src/stream_register.sv', 'vendor/pulp-platform/common_cells/src/spill_register.sv', 'core/mmu_sv39/tlb.sv']""]",0.0,3.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,53.0,0.0,53.0,0.0,0.0,0.0,111.0,60.0,10.0,12.0,4.0,0.0,0.0,0.0,5.0,0.0,0.0,1.0,1.9166666,1.5,0.9166667,1.75,1,0.0,1.0,0.0,0.0,0.0
218,0,43,db3ac4bdb0b7f0f10a1a5786765404836bcc6783,['Fix Change: Reverted badCL with date 2022-03-09T23:26:16'],0.0,3.0,2.0,3.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,8.0,1.0,0.0,5.0,3.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,0.0,0.8,0.333333333,1,0.0,1.0,0.0,0.0,0.0
219,0,43,0aad2573908b8d27e1566b8d573e2b3fa9ff0aab,['Bad Change: Injected mutation into PSL assertions in core/cache_subsystem/tag_cmp.sv'],23.0,2.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,7.0,1.0,0.0,4.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.75,0.5,1,0.0,1.0,0.0,0.0,0.0
220,0,43,ca40c8cb3db8eb5399eb614e4a03a3e214a48106,"['Good Changes :', 'Exchanged some operand for operator:""<="". Affected RTL files: [\'common/submodules/common_cells/src/lfsr_8bit.sv\']']",22.0,2.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,3.0,0.0,0.0,6.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.8333333,0.25,1,0.0,1.0,0.0,0.0,0.0
221,0,43,041df033239529f4e921884caed39ee2068840d0,"['Good Changes :', '', '  1-Exchanged some operand for operator:""&&"". Affected RTL files: [\'core/mmu_sv39/mmu.sv\']', ""  2-        Inserted some comments in file(s): ['corev_apu/src/axi_riscv_atomics/src/axi_riscv_atomics_wrap.sv']"", '', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem', '', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache', '', '  5-Exchanged some operand for operator:""\\|\\|"". Affected RTL files: [\'core/cache_subsystem/wt_dcache_ctrl.sv\']']",21.0,2.0,2.0,3.0,FALSE,['source'],5.0,3.0,5.0,0.0,0.0,538.0,9.0,106.0,1.0,49.0,0.0,70.0,57.0,4.0,44.0,11.0,18.0,0.0,0.0,6.0,0.0,0.0,6.0,2.2857144,1.0,0.97727275,2.909090909,1,0.0,1.0,0.0,0.0,0.0
222,0,43,477c19b444e640ffbd09cbf19ffefa56dfb6cc06,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2']",20.0,2.0,2.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,305.0,1.0,169.0,0.0,35.0,0.0,215.0,65.0,13.0,20.0,5.0,5.0,5.0,1.0,0.0,2.4,1.0,17.0,2.4,1.0,0.95,2.8,1,0.0,1.0,0.0,0.0,0.0
223,0,43,c0940cccb093e6c1d9e39c0f9561b9dcbdcc114c,"['Good Changes :', 'Exchanged some operand for operator:"">="". Affected RTL files: [\'common/submodules/common_cells/src/lfsr_8bit.sv\']']",20.0,2.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,3.0,0.0,0.0,5.0,3.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.8,0.333333333,1,0.0,1.0,0.0,0.0,0.0
224,0,43,06134af160783f7a28d01f2bbe49b70b4ccf08d4,"['Good Changes :', '', '  1-Exchanged some operand for operator:"">"". Affected RTL files: [\'vendor/pulp-platform/common_cells/src/addr_decode.sv\']', '  2-Exchanged some operand for operator:""&&"". Affected RTL files: [\'vendor/pulp-platform/axi/src/axi_mux.sv\']', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i', '', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/commit_stage_i', '', '  5-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo']",19.0,2.0,2.0,3.0,FALSE,['source'],8.0,5.0,8.0,0.0,0.0,706.0,6.0,268.0,0.0,69.0,0.0,274.0,105.0,12.0,43.0,10.0,17.0,17.0,1.0,6.0,1.5882353,1.0,24.0,2.2857144,1.25,1.0,5.0,0,0.0,1.0,0.0,0.0,0.0
225,0,43,c32136efd42c524718e99e5e88cf942ff5a0eacb,['Fix Change: Reverted badCL with date 2022-03-09T19:24:35'],19.0,2.0,2.0,3.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,18.0,18.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,3.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
226,0,43,13d7fc729aef02e8f693d570ba6a46a2595a8a4d,"['Good Changes :', '', '  1-', '  1-Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[7].i_pmp_entry}', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_clz_64b', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_ptw/i_pmp_ptw/gen_pmp.genblk1[5].i_pmp_entry/i_lzc}', '', '  2-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.left_child/non_leaf_node.left_child/non_leaf_node.right_child/non_leaf_node.right_child', '     i_cva6/i_frontend/i_instr_queue/i_fifo_address', '', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.right_child/non_leaf_node.right_child/non_leaf_node.left_child/non_leaf_node.right_child', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.right_child/non_leaf_node.right_child', '', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/i_frontend/i_instr_queue/i_unread_fifo_pos', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_exp_backoff', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower', '', '  5-Exchanged some operand for operator:"">"". Affected RTL files: [\'corev_apu/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv\', \'vendor/openhwgroup/cvfpu/src/fpnew_opgroup_fmt_slice.sv\', \'corev_apu/tb/rvfi_tracer.sv\']', '  2-', ""  1-        Inserted some comments in file(s): ['corev_apu/rv_plic/rtl/plic_top.sv', 'core/store_buffer.sv', 'corev_apu/src/axi_riscv_atomics/src/axi_riscv_atomics_wrap.sv']"", '', '  2-Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_ptw/i_pmp_ptw/gen_pmp.genblk1[3].i_pmp_entry}', '     i_cva6/ex_stage_i', '     i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i', '', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.left_child/non_leaf_node.left_child/non_leaf_node.right_child', '     i_cva6/genblk4.i_cache_subsystem/i_adapter', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.right_child/non_leaf_node.right_child/non_leaf_node.left_child', '', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.left_child/non_leaf_node.right_child/non_leaf_node.left_child', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.left_child/non_leaf_node.left_child/non_leaf_node.right_child/non_leaf_node.left_child', '     {i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram}', '', '  5-Exchanged some operand for operator:""<"". Affected RTL files: [\'vendor/openhwgroup/cvfpu/src/fpnew_fma_multi.sv\', \'vendor/openhwgroup/cvfpu/src/fpnew_opgroup_fmt_slice.sv\', \'corev_apu/tb/rvfi_tracer.sv\']', '  3-', '  1-Exchanged some operand for operator:""<"". Affected RTL files: [\'corev_apu/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv\', \'core/csr_regfile.sv\', \'vendor/pulp-platform/axi/src/axi_to_axi_lite.sv\']', ""  2-        Inserted some comments in file(s): ['corev_apu/riscv-dbg/src/dmi_jtag_tap.sv', 'corev_apu/tb/ariane_soc_pkg.sv', 'corev_apu/riscv-dbg/src/dmi_jtag.sv']"", '', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper}', '     {i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[6].i_tc_sram_wrapper}', '     i_cva6/genblk4.i_cache_subsystem/i_adapter/i_rr_arb_tree/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower', '', '  4-Exchanged some operand for operator:""<="". Affected RTL files: [\'core/cache_subsystem/cva6_icache_axi_wrapper.sv\', \'vendor/pulp-platform/common_cells/src/stream_mux.sv\', \'vendor/pulp-platform/common_cells/src/lfsr_16bit.sv\']', '  5-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/i_frontend/genblk5.i_btb/i_unread', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[5].i_pmp_entry/i_lzc}', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[3].i_pmp_entry}', '', '  4-', '  1-Exchanged some operand for operator:""<="". Affected RTL files: [\'vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv\', \'common/submodules/common_cells/src/lfsr.sv\', \'corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv\']', '  2-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_adapter/i_rd_dcache_id', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[2].i_pmp_entry/i_lzc}', '     {i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[1].i_tc_sram_wrapper}', '', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[7].i_pmp_entry/i_lzc}', '     i_cva6/genblk4.i_cache_subsystem/i_adapter/i_icache_data_fifo', '', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/i_frontend/gen_instr_scan[0].i_instr_scan}', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.right_child/non_leaf_node.left_child/non_leaf_node.right_child/non_leaf_node.left_child', '     i_cva6/i_frontend/i_instr_queue/i_fifo_address', '', '  5-Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper}', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.right_child/non_leaf_node.right_child/non_leaf_node.right_child/non_leaf_node.left_child', '     gen_example_coprocessor.i_cvxif_coprocessor/counter_i', '', '  5-', '  1-Exchanged some operand for operator:"">"". Affected RTL files: [\'common/local/util/sram.sv\', \'corev_apu/tb/rvfi_tracer.sv\', \'core/serdiv.sv\']', '  2-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[1].i_pmp_entry}', '     i_cva6/ex_stage_i/i_mult/i_multiplier', '', '  3-Exchanged some operand for operator:""<"". Affected RTL files: [\'corev_apu/tb/rvfi_tracer.sv\', \'core/serdiv.sv\', \'common/local/util/sram.sv\']', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/i_arbiter/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper', '     i_cva6/issue_stage_i/i_issue_read_operands', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_lzc_rd_hit', '', '  5-Exchanged some operand for operator:""<="". Affected RTL files: [\'vendor/pulp-platform/axi/src/axi_multicut.sv\', \'common/submodules/common_cells/src/rr_arb_tree.sv\', \'core/mmu_sv39/tlb.sv\']']",19.0,2.0,2.0,3.0,FALSE,['source'],41.0,14.0,41.0,0.0,0.0,4348.0,78.0,918.0,3.0,529.0,8.0,457.0,124.0,62.0,42.0,10.0,41.0,19.0,6.0,5.0,2.5,2.0,54.0,2.5,2.0,1.0,13.0,0,0.0,1.0,0.0,0.0,0.0
227,0,43,9634f2c4f9a2aa57fab91556ebfdeca8344961a0,"['Bad Change: Injected mutation into assertions in vendor/pulp-platform/axi/src/axi_cut.sv', 'Good Changes :', '', '  1-Exchanged some operand for operator:""&&"". Affected RTL files: [\'vendor/openhwgroup/cvfpu/src/fpnew_rounding.sv\', \'core/cache_subsystem/miss_handler.sv\']', '  2-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_cva6_icache/i_lfsr', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[1].i_pmp_entry/i_lzc}', '', '  3-Exchanged some operand for operator:""<"". Affected RTL files: [\'vendor/pulp-platform/axi/src/axi_demux.sv\', \'core/store_buffer.sv\']', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_clz_32b', '     i_cva6/genblk4.i_cache_subsystem/i_adapter/i_axi_shim', '', '  5-Exchanged some operand for operator:""&&"". Affected RTL files: [\'vendor/pulp-platform/common_cells/src/cdc_2phase.sv\', \'core/controller.sv\']']",19.0,2.0,2.0,3.0,FALSE,['source'],13.0,6.0,13.0,0.0,0.0,709.0,31.0,126.0,0.0,77.0,0.0,251.0,100.0,50.0,23.0,5.0,8.0,12.0,2.0,4.0,2.5,2.0,20.0,2.5,2.0,1.0,7.0,0,0.0,1.0,0.0,0.0,0.0
228,0,43,27eea5b8b6ee8f256a8b53e7c507996e20ea89a8,"['Good Changes :', '', '  1-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_adapter/i_rr_arb_tree/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.left_child/non_leaf_node.left_child/non_leaf_node.left_child/non_leaf_node.right_child', '', ""  2-        Inserted some comments in file(s): ['corev_apu/riscv-dbg/src/dm_top.sv', 'core/cache_subsystem/std_nbdcache.sv']"", '', '  3-Exchanged some operand for operator:"">="". Affected RTL files: [\'vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv\', \'vendor/pulp-platform/common_cells/src/lfsr_16bit.sv\']', '  4-Exchanged some operand for operator:""<="". Affected RTL files: [\'vendor/pulp-platform/axi/src/axi_demux.sv\', \'corev_apu/clint/clint.sv\']', '  5-Exchanged some operand for operator:""\\|\\|"". Affected RTL files: [\'corev_apu/tb/common/SimDTM.sv\', \'common/submodules/common_cells/src/delta_counter.sv\']']",18.0,2.0,2.0,3.0,FALSE,['source'],12.0,8.0,12.0,0.0,0.0,462.0,9.0,198.0,1.0,62.0,0.0,241.0,96.0,48.0,22.0,5.0,32.0,5.0,2.0,3.0,2.5,2.0,18.0,2.5,2.0,1.0,12.0,0,0.0,1.0,0.0,0.0,0.0
229,0,43,8593cdd1cd0593702a1364a5e42db0ce10377ab5,"['Good Changes :', ""        Inserted some comments in file(s): ['corev_apu/tb/axi_intf.sv', 'core/frontend/instr_queue.sv', 'corev_apu/fpga/src/axi2apb/src/axi2apb_wrap.sv']""]",18.0,2.0,2.0,3.0,FALSE,['source'],3.0,3.0,3.0,0.0,0.0,33.0,0.0,33.0,0.0,0.0,0.0,5.0,1.0,3.0,17.0,4.0,3.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,1.0,1.0,2.75,0,0.0,1.0,0.0,0.0,0.0
230,0,43,447e768d4b54cdd8b7756fff17b07f5648750886,"['Good Changes :', '', '  1-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree', '     i_cva6/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer', '     i_cva6', '', '  2-Exchanged some operand for operator:""\\|\\|"". Affected RTL files: [\'core/fpu_wrap.sv\', \'core/include/ariane_pkg.sv\', \'common/submodules/common_cells/src/rr_arb_tree.sv\']', '  3-Exchanged some operand for operator:""&&"". Affected RTL files: [\'core/commit_stage.sv\', \'core/mmu_sv39/tlb.sv\', \'common/submodules/common_cells/src/rr_arb_tree.sv\']', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_ptw/i_pmp_ptw/gen_pmp.genblk1[3].i_pmp_entry/i_lzc}', '     i_cva6/i_frontend/i_instr_queue/i_unread_instr_fifo', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry}', '', '  5-Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[3].i_pmp_entry/i_lzc}', '     i_cva6/i_frontend/i_instr_queue/i_unread_branch_mask', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_tx_id_rr/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper']",18.0,2.0,2.0,3.0,FALSE,['source'],13.0,7.0,13.0,0.0,0.0,1727.0,65.0,406.0,1.0,133.0,0.0,231.0,92.0,46.0,52.0,12.0,15.0,7.0,2.0,5.0,2.5,2.0,22.0,2.5,2.0,1.0,4.333333333,0,0.0,1.0,0.0,0.0,0.0
231,0,43,45b8fa79c2a0c47f066bcbd5c0c3fc8b3efa6afc,"['Good Changes :', '', '  1-', '  1-Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/i_frontend/gen_instr_scan[1].i_instr_scan}', '     i_cva6/issue_stage_i/i_scoreboard/i_sel_rs1', '', '  2-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.right_child/non_leaf_node.left_child', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry}', '', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_ptw/i_pmp_ptw/gen_pmp.genblk1[0].i_pmp_entry/i_lzc}', '', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/lsu_i/lsu_bypass_i', '     {i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[6].i_tc_sram_wrapper}', '', '  5-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.right_child', '     {i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[0].i_tc_sram_wrapper}', '', '  2-', '  1-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_cva6_icache', '     {i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[2].i_tc_sram_wrapper}', '', '  2-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/issue_stage_i/i_issue_read_operands/float_regfile_gen.gen_asic_fp_regfile.i_ariane_fp_regfile', '     i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb', '', '  3-Exchanged some operand for operator:""<="". Affected RTL files: [\'common/submodules/common_cells/src/lfsr_8bit.sv\', \'vendor/openhwgroup/cvfpu/src/fpnew_fma_multi.sv\']', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[3].i_pmp_entry/i_lzc}', '     i_cva6/issue_stage_i/i_issue_read_operands', '', '  5-Exchanged some operand for operator:""<"". Affected RTL files: [\'corev_apu/axi_mem_if/src/axi2mem.sv\', \'core/pmp/src/pmp.sv\']', '  3-', '  1-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.left_child/non_leaf_node.right_child/non_leaf_node.right_child/non_leaf_node.left_child/non_leaf_node.right_child', '     i_cva6/i_frontend/genblk6.i_bht/i_unread', '', '  2-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper', '     i_cva6/genblk4.i_cache_subsystem/i_adapter/i_wr_dcache_id', '', '  3-Exchanged some operand for operator:"">"". Affected RTL files: [\'core/csr_regfile.sv\', \'vendor/pulp-platform/axi/src/axi_to_axi_lite.sv\']', '  4-Exchanged some operand for operator:""<="". Affected RTL files: [\'vendor/pulp-platform/common_cells/src/lfsr_16bit.sv\', \'vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv\']', '  5-Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[5].i_pmp_entry}', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.right_child/non_leaf_node.left_child/non_leaf_node.right_child', '', '  4-', '  1-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/i_frontend', '     i_cva6/genblk4.i_cache_subsystem', '', '  2-Exchanged some operand for operator:""<"". Affected RTL files: [\'vendor/openhwgroup/cvfpu/src/fpnew_opgroup_fmt_slice.sv\', \'common/submodules/common_cells/src/lzc.sv\']', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb', '     {i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[7].i_tc_sram_wrapper}', '', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer/i_amo_fifo', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count', '', '  5-Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry}', '     i_cva6/i_frontend/i_instr_queue/gen_multiple_instr_per_fetch_with_C.i_popcount', '', '  5-', '  1-Exchanged some operand for operator:""\\|\\|"". Affected RTL files: [\'core/csr_regfile.sv\', \'corev_apu/tb/common/SimJTAG.sv\']', '  2-Exchanged some operand for operator:""\\|\\|"". Affected RTL files: [\'corev_apu/tb/common/SimDTM.sv\', \'core/include/ariane_pkg.sv\']', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/issue_stage_i/i_issue_read_operands/gen_asic_regfile.i_ariane_regfile', '     i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk', '', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/issue_stage_i/i_scoreboard/i_sel_rs3', '     i_cva6/i_frontend/i_instr_queue/i_unread_address_fifo', '', '  5-Exchanged some operand for operator:""&&"". Affected RTL files: [\'core/controller.sv\', \'core/cache_subsystem/cva6_icache.sv\']']",17.0,2.0,2.0,3.0,FALSE,['source'],38.0,13.0,38.0,0.0,0.0,4284.0,84.0,1162.0,3.0,489.0,0.0,457.0,88.0,44.0,51.0,12.0,31.0,24.0,4.0,5.0,2.5,2.0,54.0,2.7142856,2.0,1.0,11.0,0,0.0,1.0,0.0,0.0,0.0
232,0,43,c6726897272089486d5d81a77e8e7607518f4a58,"['Good Changes :', 'Exchanged some operand for operator:""\\|\\|"". Affected RTL files: [\'core/cache_subsystem/cva6_icache.sv\', \'core/include/ariane_pkg.sv\']']",17.0,2.0,2.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,39.0,21.0,1.0,50.0,12.0,4.0,0.0,0.0,2.0,0.0,0.0,1.0,2.142857,1.0,0.98,4.0,0,0.0,1.0,0.0,0.0,0.0
233,0,43,d9e689f70e40bc6c55b66be48749a588b11b7661,"['Good Changes :', ""        Inserted some comments in file(s): ['corev_apu/riscv-dbg/src/dmi_cdc.sv', 'core/ariane_regfile_fpga.sv']""]",16.0,2.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,0.0,4.0,0.0,0.0,0.0,14.0,3.0,3.0,4.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.6666666,1.0,1.0,3.0,0,0.0,1.0,0.0,0.0,0.0
234,0,43,ebdabfeb25792fcac751cc8b320b07d489fbc6c2,"['Good Changes :', 'Exchanged some operand for operator:"">"". Affected RTL files: [\'core/store_buffer.sv\', \'core/pmp/src/pmp.sv\']']",16.0,2.0,2.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,7.0,7.0,0.0,0.0,0.0,0.0,104.0,67.0,11.0,15.0,5.0,5.0,0.0,0.0,2.0,0.0,0.0,2.0,1.5970149,1.0,0.93333334,2.25,0,0.0,1.0,0.0,0.0,0.0
235,0,43,26ad776aa6463d86f11801ac41b819dfc771db94,"['Good Changes :', 'Exchanged some operand for operator:""\\|\\|"". Affected RTL files: [\'vendor/pulp-platform/common_cells/src/spill_register_flushable.sv\', \'core/include/ariane_pkg.sv\']']",15.0,2.0,2.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,3.0,3.0,0.0,0.0,0.0,0.0,26.0,9.0,0.0,49.0,12.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,0.0,1.0,3.0,0,0.0,1.0,0.0,0.0,0.0
236,0,43,ad14f03f790ed46a8992e60f91b73ae25a2ea89d,['Fix Change: Reverted badCL with date 2022-03-09T14:31:11'],15.0,2.0,2.0,3.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,6.0,0.0,3.0,18.0,6.0,2.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,2.0,0.9444444,1.666666667,0,0.0,1.0,0.0,0.0,0.0
237,0,43,457b57c7c286ee53f3f2929b7dadb3878b62c613,['Bad Change: Replaced uvm_info with uvm_error in corev_apu/tb/ariane_tb.sv'],14.0,2.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,6.0,0.0,3.0,17.0,6.0,2.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,2.0,0.9411765,1.5,1,0.0,1.0,0.0,0.0,0.0
238,0,43,a0a376a57b0d2bd590cbf971fa82877320d0d938,['Fix Change: Reverted badCL with date 2022-03-09T12:10:57'],14.0,2.0,2.0,3.0,TRUE,['source'],4.0,3.0,4.0,0.0,0.0,6.0,4.0,0.0,0.0,0.0,1.0,132.0,40.0,12.0,21.0,6.0,8.0,0.0,0.0,6.0,0.0,0.0,1.0,2.4,1.5,0.95238096,2.5,0,0.0,1.0,0.0,0.0,0.0
239,0,43,a2fd2691b80db72c9f3b8713d0c49613d5f94ff8,"['Bad Change: Deleted the following net(s):', '   {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_itlb/lu_vaddr_i}', '   {i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr/rr_i}']",12.0,2.0,2.0,3.0,FALSE,['source'],4.0,3.0,4.0,0.0,0.0,4.0,5.0,0.0,0.0,1.0,0.0,132.0,40.0,12.0,20.0,6.0,8.0,0.0,0.0,6.0,0.0,0.0,1.0,2.4,1.5,0.95,2.25,1,0.0,1.0,0.0,0.0,0.0
240,0,43,36e423eabf5cff87a445cf201efa735a82f7537e,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_clean_rr', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.left_child/non_leaf_node.left_child/non_leaf_node.right_child/non_leaf_node.right_child/non_leaf_node.right_child']",11.0,2.0,2.0,3.0,FALSE,['source'],3.0,2.0,3.0,0.0,0.0,396.0,2.0,175.0,0.0,55.0,0.0,132.0,40.0,12.0,19.0,5.0,28.0,5.0,1.0,6.0,2.4,1.0,17.0,2.4,1.25,0.94736844,10.0,0,0.0,1.0,0.0,0.0,0.0
241,0,43,528a58e39f7af75ad0d84a5b9b0b4dfe23692788,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_clz_32b', '     i_cva6/i_frontend/i_instr_queue/i_unread_address_fifo', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.left_child/non_leaf_node.left_child/non_leaf_node.right_child/non_leaf_node.left_child/non_leaf_node.right_child']",11.0,2.0,2.0,3.0,FALSE,['source'],5.0,3.0,5.0,0.0,0.0,193.0,3.0,22.0,0.0,39.0,0.0,201.0,80.0,40.0,15.0,4.0,26.0,4.0,2.0,3.0,2.5,2.0,11.0,2.5,2.0,0.93333334,9.0,0,0.0,1.0,0.0,0.0,0.0
242,0,43,3d8af489ac840a0d2a12db324c739654d9c967e1,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/csr_buffer_i']",11.0,2.0,2.0,3.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,66.0,1.0,22.0,0.0,7.0,0.0,22.0,15.0,0.0,23.0,7.0,11.0,0.0,0.0,3.0,0.0,0.0,6.0,1.2,0.0,0.95652175,2.142857143,0,0.0,1.0,0.0,0.0,0.0
243,0,43,071af8ef0a7967715429037d98e96089bde89631,"['Good Changes :', 'Exchanged some operand for operator:""<="". Affected RTL files: [\'vendor/pulp-platform/axi/src/axi_atop_filter.sv\', \'corev_apu/fpga/src/apb_uart/src/slib_mv_filter.vhd\', \'core/pmp/src/pmp_entry.sv\', \'core/include/ariane_pkg.sv\']']",11.0,2.0,2.0,3.0,FALSE,['source'],4.0,4.0,4.0,0.0,0.0,17.0,17.0,0.0,0.0,0.0,0.0,161.0,100.0,10.0,48.0,12.0,3.0,0.0,0.0,0.0,0.0,0.0,2.0,2.2727273,2.0,1.0,2.916666667,0,0.0,1.0,0.0,0.0,0.0
244,0,43,b73f985864371d637f85e92bad8a8c23ad467573,"['Good Changes :', 'Exchanged some operand for operator:""<"". Affected RTL files: [\'vendor/pulp-platform/common_cells/src/rstgen_bypass.sv\', \'corev_apu/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv\', \'vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv\', \'vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv\']']",11.0,2.0,2.0,3.0,FALSE,['source'],4.0,4.0,4.0,0.0,0.0,9.0,9.0,0.0,0.0,0.0,0.0,42.0,23.0,0.0,7.0,1.0,2.0,0.0,0.0,0.0,0.0,0.0,2.0,2.5217392,0.0,1.0,6.0,0,0.0,1.0,0.0,0.0,0.0
245,0,43,bb064cff173f63bd8811c42b2a93c74b9d81c46b,"['Good Changes :', 'Exchanged some operand for operator:""&&"". Affected RTL files: [\'corev_apu/clint/clint.sv\']']",10.0,2.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,26.0,15.0,0.0,5.0,0.0,3.0,0.0,0.0,0.0,0.0,0.0,2.0,2.4666667,0.0,0.8,0.0,0,0.0,1.0,0.0,0.0,0.0
246,0,43,52e94398ab405ba7e5f4584586ae41868be5a96a,"['Good Changes :', ""        Inserted some comments in file(s): ['common/submodules/common_cells/src/lfsr.sv']""]",10.0,2.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,66.0,0.0,66.0,0.0,0.0,0.0,37.0,6.0,6.0,8.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,1.0,0.875,6.0,0,0.0,1.0,0.0,0.0,0.0
247,0,43,cc9f5ae8d8d3391827e14708700cadebdb24f3cf,"['Good Changes :', 'Exchanged some operand for operator:""<="". Affected RTL files: [\'core/cache_subsystem/wt_l15_adapter.sv\']']",9.0,2.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,26.0,2.0,0.0,5.0,2.0,2.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,0.0,0.8,1.0,0,0.0,1.0,0.0,0.0,0.0
248,0,43,d6d1bdb3021f32b101543c032342fa0fd268c77d,['Fix Change: Reverted badCL with date 2022-03-09T04:25:41'],7.0,2.0,2.0,3.0,TRUE,['source'],4.0,2.0,4.0,0.0,0.0,4.0,10.0,0.0,0.0,0.0,0.0,38.0,19.0,2.0,39.0,10.0,15.0,0.0,0.0,4.0,0.0,0.0,1.0,2.2857144,1.0,0.974359,2.8,0,0.0,1.0,0.0,0.0,0.0
249,0,43,37210ff3e66fda2e1b6378326a46be811762fd78,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_tx_id_rr/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry}']",6.0,2.0,2.0,3.0,FALSE,['source'],3.0,2.0,3.0,0.0,0.0,400.0,1.0,185.0,0.0,52.0,0.0,191.0,76.0,38.0,18.0,5.0,7.0,5.0,2.0,6.0,2.5,2.0,18.0,2.5,2.0,0.9444444,3.333333333,1,0.0,1.0,0.0,0.0,0.0
250,0,43,66b995344fcea8afb134c806d922aa6e4e3f1de7,['Fix Change: Reverted badCL with date 2022-03-09T03:53:12'],5.0,2.0,2.0,3.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,6.0,0.0,3.0,16.0,5.0,2.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,2.0,0.9375,1.8,1,0.0,1.0,0.0,0.0,0.0
251,0,43,6a5911692d42559cd83bb1ac38a94b6fb1a13935,"['Bad Change: injected faults on the following net(s):', '   i_cva6/issue_stage_i/i_issue_read_operands/fpu_ready_i', '   i_cva6/genblk4.i_cache_subsystem/i_adapter/i_dcache_data_fifo/pop_i', '   {i_cva6/ex_stage_i/rs1_forwarding_i}', '   i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/clk_i', '', 'Good Changes :', ""        Inserted some comments in file(s): ['common/submodules/common_cells/src/lzc.sv']""]",4.0,2.0,2.0,3.0,FALSE,['source'],5.0,3.0,5.0,0.0,0.0,40.0,4.0,30.0,0.0,0.0,0.0,181.0,72.0,36.0,38.0,10.0,15.0,0.0,0.0,4.0,0.0,0.0,1.0,2.5,2.0,0.9736842,5.0,1,0.0,1.0,0.0,0.0,0.0
252,0,43,3e3effaab79248c9864b9421ea02ea8eedc430a3,"['Bad Change: Replaced uvm_info with uvm_error in corev_apu/tb/ariane_tb.sv', 'Good Changes :', '', '  1-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/i_mult/i_div/i_lzc_a', '     i_cva6/i_frontend/i_instr_realign', '     i_cva6/issue_stage_i/i_scoreboard/i_sel_rs2', '     i_cva6/genblk4.i_cache_subsystem/i_adapter/i_icache_data_fifo', '', '  2-Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[5].i_pmp_entry/i_lzc}', '     i_cva6/i_frontend/i_instr_realign', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry/i_lzc}', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_dirty_rr/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper', '', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb', '     i_cva6/genblk4.i_cache_subsystem/i_cva6_icache/i_lfsr', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer', '     i_cva6/genblk4.i_cache_subsystem/i_cva6_icache/i_lzc_hit', '', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_adapter/i_rd_dcache_id', '     i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/i_arbiter', '     i_cva6/ex_stage_i/i_mult/i_div/i_lzc_b', '     i_cva6/i_frontend/i_instr_queue/gen_multiple_instr_per_fetch_with_C.i_lzc_branch_index', '', '  5-Exchanged some operand for operator:"">="". Affected RTL files: [\'vendor/pulp-platform/common_cells/src/lfsr_16bit.sv\', \'core/cache_subsystem/wt_l15_adapter.sv\', \'common/submodules/common_cells/src/lfsr_8bit.sv\', \'vendor/pulp-platform/axi/src/axi_multicut.sv\']']",3.0,2.0,2.0,3.0,FALSE,['source'],21.0,9.0,21.0,0.0,0.0,3066.0,27.0,866.0,0.0,350.0,0.0,183.0,125.0,36.0,18.0,7.0,7.0,50.0,8.0,6.0,2.5,2.0,55.0,2.5,2.0,1.0,10.0,1,0.0,1.0,0.0,0.0,0.0
253,0,43,fa6e2a6952b6ca35cd34d1b36378c87afa970b8d,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/issue_stage_i']",1.0,2.0,2.0,3.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,213.0,1.0,33.0,0.0,28.0,0.0,21.0,7.0,2.0,37.0,9.0,15.0,0.0,0.0,4.0,0.0,0.0,1.0,2.2857144,1.0,0.972973,3.0,0,0.0,1.0,0.0,0.0,0.0
254,0,43,f9c515f647f2400e6ae371393e951cf8e883a314,"['Good Changes :', '', '  1-Exchanged some operand for operator:""\\|\\|"". Affected RTL files: [\'core/cache_subsystem/wt_dcache_missunit.sv\']', '  2-Exchanged some operand for operator:""<="". Affected RTL files: [\'vendor/openhwgroup/cvfpu/src/fpnew_fma.sv\']', '  3-Exchanged some operand for operator:""<="". Affected RTL files: [\'vendor/pulp-platform/common_cells/src/lfsr_16bit.sv\']', '  4-Exchanged some operand for operator:""&&"". Affected RTL files: [\'core/cva6.sv\']', '  5-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_ptw']",23.0,1.0,2.0,3.0,FALSE,['source'],6.0,5.0,6.0,0.0,0.0,400.0,6.0,123.0,0.0,37.0,0.0,99.0,56.0,2.0,36.0,9.0,15.0,19.0,0.0,4.0,2.9473684,0.0,28.0,2.2857144,1.0,1.0,4.666666667,0,0.0,1.0,0.0,0.0,0.0
255,0,43,2432d8fe788493d2b0516a62511d731409bf2bc9,"['Good Changes :', ""        Inserted some comments in file(s): ['core/cache_subsystem/std_cache_subsystem.sv', 'vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv', 'core/cache_subsystem/wt_dcache_missunit.sv']""]",19.0,1.0,2.0,3.0,FALSE,['source'],3.0,2.0,3.0,0.0,0.0,49.0,0.0,49.0,0.0,0.0,0.0,99.0,56.0,0.0,17.0,3.0,6.0,0.0,0.0,4.0,0.0,0.0,1.0,2.0357144,0.0,1.0,5.0,0,0.0,1.0,0.0,0.0,0.0
256,0,43,e2691b36bc77dad86bef1d5cefc2d1a1c0d81303,"['Good Changes :', 'Exchanged some operand for operator:""&&"". Affected RTL files: [\'core/controller.sv\', \'core/load_unit.sv\']']",18.0,1.0,2.0,3.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,7.0,7.0,0.0,0.0,0.0,0.0,39.0,21.0,0.0,10.0,4.0,0.0,1.0,0.0,1.0,1.0,0.0,2.0,2.0952382,0.0,0.9,2.5,0,0.0,1.0,0.0,0.0,0.0
257,0,43,0ab57161f8aa2b5edb799d796f5725fa33d578b8,"['Good Changes :', 'Exchanged some operand for operator:"">"". Affected RTL files: [\'vendor/pulp-platform/axi/src/axi_demux.sv\']']",18.0,1.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,24.0,13.0,0.0,6.0,0.0,6.0,0.0,0.0,0.0,0.0,0.0,1.0,1.7692307,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
258,0,43,40e9b674fe5213249224ceda53b968c91ffd945c,"['Good Changes :', ""        Inserted some comments in file(s): ['vendor/pulp-platform/axi/src/axi_atop_filter.sv']""]",18.0,1.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,15.0,0.0,15.0,0.0,0.0,0.0,37.0,22.0,0.0,5.0,2.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,2.2727273,0.0,1.0,1.5,0,0.0,1.0,0.0,0.0,0.0
259,0,43,171f7ca92255bd42c12707931e4d17087e087927,"['Good Changes :', 'Exchanged some operand for operator:"">"". Affected RTL files: [\'vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv\']']",17.0,1.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,6.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,5.0,0,0.0,1.0,0.0,0.0,0.0
260,0,43,21814892842ec98425ac53c516e182c5ce4aab63,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_adapter/i_dcache_data_fifo', '     i_cva6/i_frontend/genblk6.i_bht/i_unread']",17.0,1.0,2.0,3.0,FALSE,['source'],4.0,3.0,4.0,0.0,0.0,154.0,3.0,41.0,0.0,18.0,0.0,157.0,60.0,6.0,17.0,3.0,6.0,5.0,0.0,2.0,1.0,0.0,14.0,2.7142856,1.6666666,0.9411765,4.333333333,0,0.0,1.0,0.0,0.0,0.0
261,0,43,451234ceb59206f402ede452eab68155a5e4053c,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/i_frontend/i_instr_realign', '     i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_dtlb']",17.0,1.0,2.0,3.0,FALSE,['source'],4.0,3.0,4.0,0.0,0.0,599.0,2.0,164.0,0.0,46.0,0.0,82.0,75.0,4.0,15.0,4.0,6.0,25.0,2.0,3.0,1.9166666,1.5,28.0,1.9545455,1.5,0.93333334,3.0,0,0.0,1.0,0.0,0.0,0.0
262,0,43,a6742fb03334cc830451f586d2c131353e1ab1cb,"['Good Changes :', '', '  1-Exchanged some operand for operator:""<"". Affected RTL files: [\'corev_apu/tb/rvfi_tracer.sv\', \'core/include/riscv_pkg.sv\']', '  2-Exchanged some operand for operator:""&&"". Affected RTL files: [\'core/cache_subsystem/cva6_icache.sv\', \'core/csr_regfile.sv\']', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load', '     gen_example_coprocessor.i_cvxif_coprocessor/instr_decoder_i', '', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/i_frontend/i_instr_queue/i_unread_address_fifo', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[7].i_pmp_entry}', '', '  5-Exchanged some operand for operator:"">="". Affected RTL files: [\'core/pmp/src/pmp_entry.sv\', \'vendor/pulp-platform/common_cells/src/lfsr_16bit.sv\']']",16.0,1.0,2.0,3.0,FALSE,['source'],12.0,9.0,12.0,0.0,0.0,106.0,18.0,5.0,0.0,15.0,0.0,457.0,100.0,10.0,25.0,6.0,8.0,2.0,0.0,3.0,1.0,0.0,4.0,2.5555556,2.0,1.0,6.0,0,0.0,1.0,0.0,0.0,0.0
263,0,43,060a69bf178e1e1793c6859f1e5ad862bf80da1f,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_ptw/i_pmp_ptw']",15.0,1.0,2.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,231.0,1.0,13.0,0.0,50.0,0.0,104.0,67.0,11.0,14.0,5.0,5.0,15.0,2.0,0.0,1.5333333,1.0,23.0,1.5970149,1.0,0.9285714,2.5,0,0.0,1.0,0.0,0.0,0.0
264,0,43,62f12fb7fdbc5a38b00f86d6ee78ba547e9ec597,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/lsu_i/i_store_unit/i_amo_buffer', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.left_child/non_leaf_node.left_child/non_leaf_node.right_child/non_leaf_node.right_child', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_rtrn_id_fifo']",15.0,1.0,2.0,3.0,FALSE,['source'],5.0,3.0,5.0,0.0,0.0,259.0,3.0,63.0,0.0,34.0,0.0,144.0,55.0,8.0,16.0,3.0,24.0,5.0,0.0,4.0,1.0,0.0,14.0,1.9090909,1.25,0.9375,8.0,0,0.0,1.0,0.0,0.0,0.0
265,0,43,60a6b609d05249d601d9e7e01d3418ee6ab42077,"['Good Changes :', '', '  1-Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[6].i_pmp_entry/i_lzc}', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.right_child/non_leaf_node.right_child/non_leaf_node.left_child', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[4].i_pmp_entry}', '', '  2-Exchanged some operand for operator:"">="". Affected RTL files: [\'vendor/pulp-platform/axi/src/axi_delayer.sv\', \'common/submodules/common_cells/src/lfsr.sv\', \'core/mmu_sv39/tlb.sv\']', '  3-Exchanged some operand for operator:"">="". Affected RTL files: [\'core/include/ariane_pkg.sv\', \'corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv\', \'corev_apu/clint/clint.sv\']', '  4-Exchanged some operand for operator:"">"". Affected RTL files: [\'corev_apu/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv\', \'core/include/riscv_pkg.sv\', \'common/submodules/common_cells/src/lzc.sv\']', '  5-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.left_child/non_leaf_node.left_child/non_leaf_node.left_child', '     gen_example_coprocessor.i_cvxif_coprocessor/counter_i', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry}']",14.0,1.0,2.0,3.0,FALSE,['source'],12.0,7.0,12.0,0.0,0.0,201.0,35.0,14.0,1.0,31.0,0.0,141.0,56.0,28.0,47.0,12.0,24.0,2.0,0.0,2.0,1.0,0.0,3.0,2.5217392,2.0,1.0,7.0,0,0.0,1.0,0.0,0.0,0.0
266,0,43,1cebc9a9013382b9414234ccac3e17799c688425,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_cva6_icache/i_lzc']",14.0,1.0,2.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,91.0,1.0,14.0,0.0,15.0,0.0,141.0,56.0,28.0,13.0,2.0,4.0,4.0,2.0,2.0,2.5,2.0,11.0,2.5,2.0,0.9230769,5.0,0,0.0,1.0,0.0,0.0,0.0
267,0,43,ba036798d70e1d3be30fe97a76da743ebe2a5618,['Fix Change: Reverted badCL with date 2022-03-08T14:01:21'],14.0,1.0,2.0,3.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,6.0,0.0,3.0,14.0,3.0,2.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,2.0,0.9285714,3.0,0,0.0,1.0,0.0,0.0,0.0
268,0,43,0ed503b0c36cac189795c8fc40d32f6a4214ddde,"['Good Changes :', ""        Inserted some comments in file(s): ['core/csr_buffer.sv']""]",14.0,1.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,5.0,0.0,5.0,0.0,0.0,0.0,11.0,0.0,0.0,5.0,3.0,0.0,0.0,0.0,2.0,0.0,0.0,1.0,0.0,0.0,0.8,0.333333333,1,0.0,1.0,0.0,0.0,0.0
269,0,43,a443ba093272ddd63581c4d783b269d51cf264d8,['Bad Change: Replaced uvm_info with uvm_error in corev_apu/tb/ariane_tb.sv'],14.0,1.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,6.0,0.0,3.0,13.0,3.0,2.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,2.0,0.9230769,2.666666667,1,0.0,1.0,0.0,0.0,0.0
270,0,43,0fae66e85d53a84adff03e933f88ea207701a40c,"['Good Changes :', 'Exchanged some operand for operator:""&&"". Affected RTL files: [\'vendor/pulp-platform/axi/src/axi_demux.sv\']']",13.0,1.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,4.0,0.0,0.0,0.0,0.0,24.0,13.0,0.0,5.0,0.0,6.0,0.0,0.0,0.0,0.0,0.0,1.0,1.7692307,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
271,0,43,75c34887e972f410cfdc8272bf66f16628a26ad0,"['Good Changes :', '', '  1-Exchanged some operand for operator:""&&"". Affected RTL files: [\'core/cache_subsystem/wt_dcache_wbuffer.sv\', \'core/csr_regfile.sv\', \'vendor/pulp-platform/axi/src/axi_mux.sv\']', '  2-Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/gen_rd_ports[1].i_wt_dcache_ctrl}', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry}', '     {i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[6].i_tc_sram_wrapper}', '', '  3-Exchanged some operand for operator:"">="". Affected RTL files: [\'vendor/pulp-platform/axi/src/axi_atop_filter.sv\', \'vendor/pulp-platform/axi/src/axi_demux.sv\', \'core/cache_subsystem/cva6_icache_axi_wrapper.sv\']', '  4-Exchanged some operand for operator:""<"". Affected RTL files: [\'core/include/riscv_pkg.sv\', \'common/submodules/common_cells/src/fifo_v3.sv\', \'vendor/pulp-platform/axi/src/axi_multicut.sv\']', '  5-Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram/gen_cut[1].i_tc_sram_wrapper}', '     i_cva6/issue_stage_i/i_scoreboard/i_sel_rs1', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_ptw/i_pmp_ptw/gen_pmp.genblk1[7].i_pmp_entry}']",13.0,1.0,2.0,3.0,FALSE,['source'],13.0,5.0,13.0,0.0,0.0,630.0,49.0,251.0,0.0,59.0,0.0,457.0,59.0,8.0,24.0,6.0,6.0,19.0,1.0,6.0,2.4,1.0,24.0,2.4,1.6666666,1.0,8.0,0,0.0,1.0,0.0,0.0,0.0
272,0,43,a7c800d70eea693a09411e16e9fe9c041ffb752b,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/i_arbiter/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower']",12.0,1.0,2.0,3.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,94.0,1.0,14.0,0.0,18.0,0.0,131.0,52.0,26.0,9.0,1.0,0.0,4.0,2.0,0.0,2.5,2.0,11.0,2.5,2.0,0.8888889,7.0,0,0.0,1.0,0.0,0.0,0.0
273,0,43,ba990242ae89e9a69b38732fbf956f56d88e0ca8,"['Good Changes :', 'Exchanged some operand for operator:""<"". Affected RTL files: [\'core/store_buffer.sv\']']",12.0,1.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,37.0,6.0,2.0,13.0,4.0,0.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,1.0,0.9230769,2.0,1,0.0,1.0,0.0,0.0,0.0
274,0,43,134d61d8ee37f8561ec2c56c60d78aa544f55234,"['Good Changes :', 'Exchanged some operand for operator:""<"". Affected RTL files: [\'core/pmp/src/pmp_entry.sv\', \'vendor/pulp-platform/axi/src/axi_to_axi_lite.sv\']']",12.0,1.0,2.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,12.0,12.0,0.0,0.0,0.0,0.0,161.0,100.0,10.0,15.0,6.0,5.0,0.0,0.0,0.0,0.0,0.0,2.0,1.8,2.0,1.0,1.333333333,1,0.0,1.0,0.0,0.0,0.0
275,0,43,1d2c062a31fd7a49398e6b68b90c9ecb732bfecb,['Fix Change: Reverted badCL with date 2022-03-08T11:49:41'],11.0,1.0,2.0,3.0,TRUE,['source'],6.0,3.0,6.0,0.0,0.0,9.0,12.0,4.0,4.0,0.0,3.0,131.0,50.0,3.0,22.0,7.0,10.0,0.0,0.0,3.0,0.0,0.0,1.0,1.9130435,1.0,0.95454544,2.666666667,0,0.0,1.0,0.0,0.0,0.0
276,0,43,6dcce7b944a112efc94f79c0ce03e0a2561b8eb5,"['Bad Change: Deleted the following net(s):', '   i_cva6/i_frontend/i_instr_queue/i_fifo_address/flush_i', '   {i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_rm_i}', '   i_cva6/genblk4.i_cache_subsystem/i_adapter/i_wr_dcache_id/clk_i', '   i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i/valid_i']",11.0,1.0,2.0,3.0,FALSE,['source'],6.0,3.0,6.0,0.0,0.0,12.0,9.0,4.0,4.0,3.0,0.0,131.0,50.0,3.0,21.0,7.0,10.0,0.0,0.0,3.0,0.0,0.0,2.0,1.9130435,1.0,0.95238096,2.333333333,1,0.0,1.0,0.0,0.0,0.0
277,0,43,eed1019614db5a5dca579f8cd2e3e0cc1bd715d0,"['Good Changes :', 'Exchanged some operand for operator:""\\|\\|"". Affected RTL files: [\'core/csr_regfile.sv\']']",11.0,1.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,457.0,59.0,6.0,23.0,4.0,0.0,0.0,0.0,1.0,0.0,0.0,2.0,1.6440678,1.6666666,0.95652175,4.5,0,0.0,1.0,0.0,0.0,0.0
278,0,43,c8f1848f00d50dc3c2b9d5254c805fc068eff435,"['Good Changes :', 'Exchanged some operand for operator:"">"". Affected RTL files: [\'vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv\']']",11.0,1.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,3.0,0.0,0.0,0.0,0.0,39.0,3.0,0.0,3.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,1.0,2.0,0,0.0,1.0,0.0,0.0,0.0
279,0,43,227d84bd09de0d73d1da6a06b1631d2b4f761652,"['Good Changes :', 'Exchanged some operand for operator:"">="". Affected RTL files: [\'vendor/openhwgroup/cvfpu/src/fpnew_fma_multi.sv\']']",10.0,1.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,28.0,15.0,1.0,3.0,1.0,3.0,0.0,0.0,0.0,0.0,0.0,2.0,1.8666667,2.0,1.0,2.0,0,0.0,1.0,0.0,0.0,0.0
280,0,43,91fbca788751cc711cee20fc121b9157cb733361,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/i_arbiter/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper']",10.0,1.0,2.0,3.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,94.0,1.0,14.0,0.0,18.0,0.0,121.0,48.0,24.0,8.0,1.0,0.0,4.0,2.0,0.0,2.5,2.0,11.0,2.5,2.0,0.875,6.0,0,0.0,1.0,0.0,0.0,0.0
281,0,43,624a08725de54aded767c41bcfdd98d39fccc6ba,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i']",9.0,1.0,2.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,145.0,1.0,41.0,0.0,15.0,0.0,131.0,50.0,0.0,9.0,2.0,3.0,5.0,0.0,2.0,1.0,0.0,14.0,1.0,0.0,0.8888889,4.0,0,0.0,1.0,0.0,0.0,0.0
282,0,43,b500f44cf58f61ff173d294b8d937f8692e294da,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_ptw/i_pmp_ptw/gen_pmp.genblk1[7].i_pmp_entry}', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[5].i_pmp_entry}']",9.0,1.0,2.0,3.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,539.0,2.0,108.0,1.0,74.0,0.0,71.0,22.0,8.0,14.0,6.0,5.0,11.0,4.0,4.0,1.9090909,1.25,36.0,1.9090909,1.25,0.9285714,3.333333333,1,0.0,1.0,0.0,0.0,0.0
283,0,43,4631b18103e2cc15d5341720014a21bd839b01d7,"['Good Changes :', '', '  1-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_adapter/i_axi_shim', '', '  2-Exchanged some operand for operator:"">"". Affected RTL files: [\'common/submodules/common_cells/src/fifo_v3.sv\']', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/i_frontend/i_instr_queue/i_unread_fifo_pos', '', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     gen_example_coprocessor.i_cvxif_coprocessor/instr_decoder_i', '', ""  5-        Inserted some comments in file(s): ['vendor/pulp-platform/axi/src/axi_err_slv.sv']""]",6.0,1.0,2.0,3.0,FALSE,['source'],8.0,6.0,8.0,0.0,0.0,366.0,30.0,72.0,1.0,38.0,0.0,118.0,45.0,3.0,16.0,4.0,5.0,12.0,0.0,2.0,1.75,0.0,20.0,1.75,1.0,1.0,4.0,0,0.0,1.0,0.0,0.0,0.0
284,0,43,4b73ef803e54181e6262c964daa1688ac29233a0,['Fix Change: Reverted badCL with date 2022-03-08T00:05:47'],6.0,1.0,2.0,3.0,TRUE,['source'],3.0,2.0,3.0,0.0,0.0,3.0,4.0,0.0,0.0,0.0,1.0,30.0,15.0,2.0,20.0,6.0,10.0,0.0,0.0,3.0,0.0,0.0,1.0,1.6,1.0,0.95,2.166666667,1,0.0,1.0,0.0,0.0,0.0
285,0,43,30f8e56d12604f004c5b77cfdaec1d8e5d0f64ae,"['Good Changes :', '', '  1-Exchanged some operand for operator:"">"". Affected RTL files: [\'corev_apu/tb/rvfi_tracer.sv\', \'vendor/pulp-platform/axi/src/axi_to_axi_lite.sv\', \'vendor/pulp-platform/axi/src/axi_multicut.sv\']', '  2-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.left_child/non_leaf_node.left_child/non_leaf_node.left_child', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.right_child/non_leaf_node.left_child/non_leaf_node.right_child/non_leaf_node.left_child', '     i_cva6/issue_stage_i/i_issue_read_operands/gen_asic_regfile.i_ariane_regfile', '', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/id_stage_i/decoder_i', '     gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i', '     i_cva6/issue_stage_i', '', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/gen_perf_counter.perf_counters_i', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.left_child', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.right_child/non_leaf_node.left_child/non_leaf_node.right_child/non_leaf_node.left_child', '', '  5-Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[1].i_pmp_entry}', '     i_cva6/issue_stage_i/i_re_name', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.left_child/non_leaf_node.left_child/non_leaf_node.left_child/non_leaf_node.right_child']",5.0,1.0,2.0,3.0,FALSE,['source'],14.0,5.0,14.0,0.0,0.0,2491.0,17.0,659.0,0.0,222.0,0.0,817.0,748.0,21.0,35.0,9.0,22.0,187.0,7.0,4.0,3.7058823,1.3333334,205.0,3.7058823,1.5,1.0,6.0,1,0.0,1.0,0.0,0.0,0.0
286,0,43,79a6d07d94a88b1a880390793e11f02fd27b6d0d,"['Bad Change: injected faults on the following net(s):', '   i_cva6/ex_stage_i/gen_cvxif.cvxif_fu_i/rst_ni', '   i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/miss_we_o', '   i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_rr_arb_tree/flush_i']",0.0,1.0,2.0,3.0,FALSE,['source'],3.0,2.0,3.0,0.0,0.0,4.0,3.0,0.0,0.0,1.0,0.0,30.0,15.0,2.0,19.0,5.0,10.0,0.0,0.0,3.0,0.0,0.0,1.0,1.6,1.0,0.94736844,2.6,1,0.0,1.0,0.0,0.0,0.0
287,0,43,d5d12d1c7b4f01df7a44ceace555a983c39c64c1,"['Good Changes :', 'Exchanged some operand for operator:""<"". Affected RTL files: [\'corev_apu/tb/ariane_tb.sv\']']",23.0,0.0,1.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,1.0,1.0,0.0,0.0,6.0,0.0,3.0,12.0,2.0,2.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,2.0,0.9166667,4.0,0,0.0,1.0,0.0,0.0,0.0
288,0,43,a4d2b86cdf0e174e1d6e1ebb6e9d73d7d3a13515,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i']",20.0,0.0,1.0,3.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,400.0,1.0,85.0,0.0,31.0,0.0,22.0,15.0,2.0,34.0,8.0,15.0,5.0,0.0,3.0,1.2,0.0,8.0,2.2857144,1.0,0.9705882,3.25,1,0.0,1.0,0.0,0.0,0.0
289,0,43,d99612be790e3de99973e927bca52247e99895d0,"['Good Changes :', 'Exchanged some operand for operator:"">="". Affected RTL files: [\'vendor/pulp-platform/common_cells/src/stream_mux.sv\', \'vendor/openhwgroup/cvfpu/src/fpnew_fma.sv\', \'corev_apu/fpga/src/apb_uart/src/slib_mv_filter.vhd\']']",20.0,0.0,1.0,3.0,FALSE,['source'],3.0,3.0,3.0,0.0,0.0,3.0,3.0,0.0,0.0,0.0,0.0,18.0,9.0,0.0,3.0,2.0,3.0,0.0,0.0,0.0,0.0,0.0,2.0,1.1111112,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,0.0
290,0,43,807ca8f421c0a550df5fc5b7248e32cd9d4aca98,"['Good Changes :', '', '  1-Exchanged some operand for operator:""<="". Affected RTL files: [\'vendor/openhwgroup/cvfpu/src/fpnew_fma.sv\']', '  2-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/id_stage_i/genblk1.compressed_decoder_i', '', '  3-Exchanged some operand for operator:""&&"". Affected RTL files: [\'common/submodules/common_cells/src/rr_arb_tree.sv\']', '  4-Exchanged some operand for operator:""<="". Affected RTL files: [\'corev_apu/clint/clint.sv\']', '  5-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/lsu_i/i_pipe_reg_store']",20.0,0.0,1.0,3.0,FALSE,['source'],7.0,4.0,7.0,0.0,0.0,351.0,17.0,74.0,1.0,48.0,0.0,87.0,40.0,3.0,15.0,3.0,8.0,20.0,0.0,1.0,2.2,0.0,44.0,2.4666667,1.0,1.0,7.0,0,0.0,1.0,0.0,0.0,0.0
292,0,43,5a394731afb95c178e42d416b7b06c11b0ae9430,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.left_child/non_leaf_node.left_child/non_leaf_node.right_child/non_leaf_node.right_child', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit']",19.0,0.0,1.0,3.0,FALSE,['source'],3.0,2.0,3.0,0.0,0.0,766.0,3.0,158.0,1.0,93.0,0.0,99.0,56.0,0.0,16.0,3.0,12.0,28.0,0.0,4.0,2.0357144,0.0,50.0,2.0357144,0.0,0.9375,4.0,0,0.0,1.0,0.0,0.0,0.0
293,0,43,25260aca8945fdb0c0296e6093883560739560b8,"['Good Changes :', '', '  1-Exchanged some operand for operator:"">="". Affected RTL files: [\'common/submodules/common_cells/src/rr_arb_tree.sv\']', '  2-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_lzc_inv', '', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count', '', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_cva6_icache/i_lfsr', '', '  5-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_vld_bdirty']",19.0,0.0,1.0,3.0,FALSE,['source'],8.0,3.0,8.0,0.0,0.0,530.0,7.0,70.0,0.0,74.0,0.0,169.0,44.0,22.0,15.0,3.0,9.0,4.0,2.0,3.0,2.5,2.0,11.0,2.5,2.0,0.93333334,5.0,0,0.0,1.0,0.0,0.0,0.0
294,0,43,702c6b88e236c9c3c9282bea8d0730f938cbaa9e,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/alu_i']",19.0,0.0,1.0,3.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,291.0,1.0,62.0,0.0,50.0,0.0,169.0,10.0,0.0,17.0,3.0,10.0,2.0,0.0,3.0,1.0,0.0,57.0,1.2,0.0,0.9411765,4.333333333,0,0.0,1.0,0.0,0.0,0.0
295,0,43,64fb9454caa49073acb72a929b4a30aa22b041a6,"['Good Changes :', ""        Inserted some comments in file(s): ['vendor/openhwgroup/cvfpu/src/fpnew_divsqrt_multi.sv']""]",18.0,0.0,1.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,9.0,0.0,9.0,0.0,0.0,0.0,19.0,6.0,0.0,2.0,2.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.6666666,0.0,1.0,0.0,1,0.0,1.0,0.0,0.0,0.0
296,0,43,487b78323071b9e473502c07d0ae5cb64fb0d580,['Fix Change: Reverted badCL with date 2022-03-07T17:40:11'],18.0,0.0,1.0,3.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,3.0,3.0,0.0,0.0,0.0,0.0,21.0,7.0,2.0,33.0,7.0,15.0,0.0,0.0,1.0,0.0,0.0,1.0,2.2857144,1.0,1.0,3.571428571,0,0.0,1.0,0.0,0.0,0.0
297,0,43,7a3d4c5cf89d3f7040c35e81fcb2c5067e5c8ddc,"['Good Changes :', 'Exchanged some operand for operator:""<"". Affected RTL files: [\'common/local/util/sram.sv\']']",18.0,0.0,1.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,10.0,10.0,0.0,0.0,0.0,0.0,21.0,10.0,0.0,10.0,3.0,2.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,0.0,0.9,2.0,1,0.0,1.0,0.0,0.0,0.0
298,0,43,4648e717f4de4f8ca26cfe514af13edd2bdcf14b,"['Good Changes :', 'Exchanged some operand for operator:""<="". Affected RTL files: [\'common/submodules/common_cells/src/lfsr_8bit.sv\', \'common/submodules/common_cells/src/rr_arb_tree.sv\']']",17.0,0.0,1.0,3.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,4.0,4.0,0.0,0.0,0.0,0.0,50.0,15.0,3.0,5.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,2.4,1.0,0.8,3.0,1,0.0,1.0,0.0,0.0,0.0
299,0,43,c3ed92655d495d566bad48ad7fe870f97e93094f,"['Bad Change: floated the following net(s):', '   i_cva6/ex_stage_i/dcache_wbuffer_not_ni_i', '   i_cva6/issue_stage_i/is_ctrl_flow_i', '   i_cva6/time_irq_i', '', 'Good Changes :', 'Exchanged some operand for operator:""\\|\\|"". Affected RTL files: [\'core/decoder.sv\']']",17.0,0.0,1.0,3.0,FALSE,['source'],3.0,2.0,3.0,0.0,0.0,9.0,9.0,0.0,0.0,0.0,0.0,613.0,561.0,2.0,32.0,7.0,15.0,0.0,0.0,3.0,0.0,0.0,2.0,3.7058823,1.0,1.0,3.5,1,0.0,1.0,0.0,0.0,0.0
300,0,43,c3f998fa80aedc932ce1e052f1257c51b3a99505,"['Good Changes :', ""        Inserted some comments in file(s): ['core/cache_subsystem/wt_dcache_missunit.sv', 'core/cache_subsystem/wt_dcache.sv', 'common/local/util/tc_sram_wrapper.sv']""]",17.0,0.0,1.0,3.0,FALSE,['source'],3.0,2.0,3.0,0.0,0.0,30.0,0.0,30.0,0.0,0.0,0.0,50.0,28.0,0.0,14.0,3.0,4.0,0.0,0.0,2.0,0.0,0.0,1.0,2.0357144,0.0,1.0,3.333333333,0,0.0,1.0,0.0,0.0,0.0
301,0,43,4ba51c595007c7c3c135200e38f31a96526258cd,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/gen_perf_counter.perf_counters_i']",17.0,0.0,1.0,3.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,168.0,2.0,49.0,0.0,13.0,0.0,93.0,26.0,14.0,31.0,6.0,15.0,13.0,7.0,2.0,1.0769231,1.0,47.0,2.2857144,1.0,0.9677419,4.0,0,0.0,1.0,0.0,0.0,0.0
302,0,43,6789add66412fb0658edeb8742d078afcc37f84e,"['Good Changes :', '', '  1-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_ptw', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child/non_leaf_node.left_child/non_leaf_node.right_child/non_leaf_node.right_child/non_leaf_node.left_child', '     i_cva6/genblk4.i_cache_subsystem/i_adapter/i_icache_data_fifo', '', '  2-Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[7].i_pmp_entry/i_lzc}', '     i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_ptw', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_hit_lzc', '', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry/i_lzc}', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_ptw/i_pmp_ptw/gen_pmp.genblk1[2].i_pmp_entry}', '     i_cva6/ex_stage_i/gen_cvxif.cvxif_fu_i', '', '  4-Exchanged some operand for operator:""<="". Affected RTL files: [\'corev_apu/src/axi_riscv_atomics/src/axi_riscv_amos.sv\', \'vendor/openhwgroup/cvfpu/src/fpnew_fma_multi.sv\', \'vendor/pulp-platform/axi/src/axi_demux.sv\']', ""  5-        Inserted some comments in file(s): ['corev_apu/tb/axi_intf.sv', 'corev_apu/src/axi_riscv_atomics/src/axi_riscv_lrsc.sv', 'vendor/openhwgroup/cvfpu/src/fpnew_top.sv']""]",17.0,0.0,1.0,3.0,FALSE,['source'],15.0,8.0,15.0,0.0,0.0,1335.0,8.0,350.0,0.0,152.0,0.0,91.0,55.0,18.0,16.0,3.0,9.0,38.0,2.0,3.0,2.9473684,2.0,55.0,2.5217392,2.0,1.0,5.0,0,0.0,1.0,0.0,0.0,0.0
303,0,43,b9c744d0458f56fe6a858d6600f99c3a94829103,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[0].i_pmp_entry/i_lzc}', '     i_cva6/i_frontend/i_instr_queue/gen_multiple_instr_per_fetch_with_C.i_popcount', '     i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk']",17.0,0.0,1.0,3.0,FALSE,['source'],4.0,4.0,4.0,0.0,0.0,222.0,5.0,30.0,0.0,28.0,0.0,68.0,23.0,4.0,7.0,4.0,5.0,1.0,2.0,1.0,1.0,1.5,6.0,1.9130435,1.5,1.0,3.0,0,0.0,1.0,0.0,0.0,0.0
304,0,43,e008cfa99e523e120f27adb2c626196dd919bc02,"['Good Changes :', '', '  1-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_lfsr_inv', '', '  2-Exchanged some operand for operator:"">="". Affected RTL files: [\'vendor/pulp-platform/axi/src/axi_atop_filter.sv\', \'vendor/pulp-platform/axi/src/axi_demux.sv\']', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/i_arbiter/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_vld_lzc', '', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/i_lzc_rd_hit', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[3].i_pmp_entry}', '', '  5-Exchanged some operand for operator:""<="". Affected RTL files: [\'vendor/pulp-platform/axi/src/axi_atop_filter.sv\', \'core/axi_shim.sv\']']",17.0,0.0,1.0,3.0,FALSE,['source'],10.0,4.0,10.0,0.0,0.0,975.0,9.0,166.0,0.0,109.0,0.0,81.0,32.0,16.0,30.0,6.0,15.0,8.0,4.0,2.0,2.5,2.0,21.0,2.5,2.0,1.0,4.0,0,0.0,1.0,0.0,0.0,0.0
305,0,43,6d411b819075a53b507873fad28efeddc7a46dd6,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[1].i_tc_sram_wrapper}', '     i_cva6/ex_stage_i/i_mult']",17.0,0.0,1.0,3.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,145.0,1.0,39.0,0.0,15.0,0.0,9.0,5.0,0.0,14.0,3.0,8.0,2.0,0.0,2.0,1.5,0.0,5.0,1.5,0.0,0.9285714,3.333333333,0,0.0,1.0,0.0,0.0,0.0
307,0,43,00610fcfee74437e18ed2a6afe4c231eef77ce98,"['Good Changes :', 'Exchanged some operand for operator:"">="". Affected RTL files: [\'vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv\']']",15.0,0.0,1.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,5.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,4.0,1,0.0,1.0,0.0,0.0,0.0
308,0,43,33c3c02bad4be4a2e5f8310c409f16705ed04a82,"[""Bad Change: Mutated 'clk' and 'rst' values in corev_apu/tb/ariane_tb.sv""]",14.0,0.0,1.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,4.0,0.0,0.0,0.0,0.0,6.0,0.0,3.0,10.0,2.0,2.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,2.0,0.9,3.5,1,0.0,1.0,0.0,0.0,0.0
309,0,43,b8e82e56df96dd3055eb27069f4fb376af282dcc,"['Good Changes :', '', '  1-Exchanged some operand for operator:"">="". Affected RTL files: [\'core/axi_shim.sv\']', '  2-Exchanged some operand for operator:"">"". Affected RTL files: [\'corev_apu/axi_mem_if/src/axi2mem.sv\']', '  3-Exchanged some operand for operator:""<"". Affected RTL files: [\'vendor/pulp-platform/common_cells/src/cf_math_pkg.sv\']', '  4-Exchanged some operand for operator:"">"". Affected RTL files: [\'common/local/util/sram.sv\']', '  5-Exchanged some operand for operator:""<="". Affected RTL files: [\'vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv\']']",14.0,0.0,1.0,3.0,FALSE,['source'],5.0,5.0,5.0,0.0,0.0,18.0,18.0,0.0,0.0,0.0,0.0,39.0,24.0,0.0,12.0,4.0,2.0,1.0,0.0,0.0,1.0,0.0,3.0,2.0666666,0.0,1.0,3.0,0,0.0,1.0,0.0,0.0,0.0
310,0,43,c1426fe24a17dd2ccda4d855c1d060d1716fa302,"['Good Changes :', '', '  1-Exchanged some operand for operator:""&&"". Affected RTL files: [\'vendor/pulp-platform/axi/src/axi_mux.sv\']', '  2-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_wbuffer/i_vld_bdirty', '', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/id_stage_i/decoder_i', '', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.left_child/non_leaf_node.left_child/non_leaf_node.right_child', '', '  5-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child']",13.0,0.0,1.0,3.0,FALSE,['source'],6.0,4.0,6.0,0.0,0.0,1658.0,4.0,500.0,0.0,104.0,0.0,613.0,561.0,10.0,18.0,3.0,5.0,187.0,2.0,3.0,3.7058823,2.0,205.0,3.7058823,2.0,1.0,6.0,0,0.0,1.0,0.0,0.0,0.0
311,0,43,db18657c585a81e3109417f51faaad1a76db29fc,"['Good Changes :', 'Exchanged some operand for operator:""<"". Affected RTL files: [\'vendor/openhwgroup/cvfpu/src/fpnew_top.sv\', \'vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv\']']",13.0,0.0,1.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,6.0,1.0,2.0,3.0,1.0,2.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,1.5,1.0,2.0,0,0.0,1.0,0.0,0.0,0.0
312,0,43,1e3df4848c6449b28bca710bc0a0cc729458e7ab,"['Good Changes :', '', '  1-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/issue_stage_i/i_scoreboard/i_sel_rs1', '', '  2-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/i_frontend/i_instr_queue/i_unread_fifo_pos', '', '  3-Exchanged some operand for operator:""<="". Affected RTL files: [\'core/pmp/src/pmp_entry.sv\']', ""  4-        Inserted some comments in file(s): ['core/re_name.sv']"", '', '  5-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/i_frontend/i_instr_queue/i_unread_fifo_pos']",13.0,0.0,1.0,3.0,FALSE,['source'],6.0,4.0,6.0,0.0,0.0,335.0,13.0,174.0,1.0,41.0,0.0,161.0,100.0,10.0,14.0,5.0,3.0,5.0,1.0,1.0,2.4,1.0,17.0,2.4,2.0,0.9285714,5.0,0,0.0,1.0,0.0,0.0,0.0
313,0,43,e9f159c9d4264f88b69d2b65883998b0591114c1,"['Good Changes :', '', '  1-Exchanged some operand for operator:""<"". Affected RTL files: [\'corev_apu/bootrom/bootrom.sv\', \'vendor/openhwgroup/cvfpu/src/fpnew_pkg.sv\']', '  2-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_cva6_icache/i_lfsr', '     gen_example_coprocessor.i_cvxif_coprocessor/fifo_commit_i', '', '  3-Exchanged some operand for operator:""<="". Affected RTL files: [\'vendor/pulp-platform/common_cells/src/lfsr_16bit.sv\', \'common/submodules/common_cells/src/lfsr.sv\']', '  4-Exchanged some operand for operator:""<"". Affected RTL files: [\'core/csr_regfile.sv\', \'vendor/openhwgroup/cvfpu/src/fpnew_noncomp.sv\']', '  5-Exchanged some operand for operator:""\\|\\|"". Affected RTL files: [\'core/load_unit.sv\', \'core/cache_subsystem/wt_dcache_missunit.sv\']']",13.0,0.0,1.0,3.0,FALSE,['source'],11.0,7.0,11.0,0.0,0.0,454.0,14.0,80.0,0.0,47.0,0.0,457.0,59.0,6.0,22.0,4.0,3.0,5.0,1.0,2.0,1.0,1.0,14.0,2.142857,1.6666666,1.0,4.25,0,0.0,1.0,0.0,0.0,0.0
314,0,43,e62766899b61b82bc895004a374ae7dac4d92f71,"['Good Changes :', '', '  1-Exchanged some operand for operator:"">"". Affected RTL files: [\'vendor/pulp-platform/common_cells/src/deprecated/fifo_v2.sv\']', '  2-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count', '', '  3-Exchanged some operand for operator:""&&"". Affected RTL files: [\'vendor/pulp-platform/common_cells/src/spill_register_flushable.sv\']', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/id_stage_i/decoder_i', '', '  5-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/lsu_i/i_store_unit/store_buffer_i']",13.0,0.0,1.0,3.0,FALSE,['source'],8.0,4.0,8.0,0.0,0.0,1703.0,8.0,565.0,0.0,94.0,0.0,409.0,374.0,2.0,17.0,3.0,3.0,187.0,1.0,2.0,3.7058823,1.0,205.0,3.7058823,1.0,1.0,5.0,0,0.0,1.0,0.0,0.0,0.0
315,0,43,26637917251f8392870b7a87e844dbbe6a215422,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram}', '     i_cva6/ex_stage_i/lsu_i/i_pipe_reg_load', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[3].i_pmp_entry/i_lzc}', '     {i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[1].i_data_sram/gen_cut[0].i_tc_sram_wrapper}']",12.0,0.0,1.0,3.0,FALSE,['source'],8.0,5.0,8.0,0.0,0.0,878.0,3.0,177.0,0.0,98.0,0.0,161.0,100.0,10.0,14.0,5.0,8.0,10.0,2.0,2.0,2.5,2.0,17.0,2.5,2.0,1.0,3.333333333,0,0.0,1.0,0.0,0.0,0.0
316,0,43,9c2cc1806c22dc3c4a06b178ce09bb1c5ad39765,"['Good Changes :', '', '  1-Exchanged some operand for operator:""<="". Affected RTL files: [\'vendor/pulp-platform/axi/src/axi_delayer.sv\']', '  2-Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_ptw/i_pmp_ptw/gen_pmp.genblk1[3].i_pmp_entry/i_lzc}', '', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/i_arbiter/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper', '', '  4-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_adapter/i_icache_data_fifo', '', '  5-Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[4].i_pmp_entry}']",12.0,0.0,1.0,3.0,FALSE,['source'],9.0,6.0,9.0,0.0,0.0,1234.0,9.0,277.0,0.0,188.0,0.0,145.0,90.0,10.0,14.0,5.0,5.0,15.0,4.0,2.0,2.5,2.0,23.0,2.5,2.0,1.0,3.333333333,0,0.0,1.0,0.0,0.0,0.0
317,0,43,2abe14272bced38e60622ff44d03722ca1f709f4,['Fix Change: Reverted badCL with date 2022-03-07T12:11:09'],12.0,0.0,1.0,3.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,4.0,4.0,4.0,0.0,0.0,25.0,15.0,0.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,2.0666666,0.0,0.75,0.0,0,0.0,1.0,0.0,0.0,0.0
318,0,43,36958cb7b35d3d3130d959cfa68f38959727c44e,['Bad Change: Injected mutation into PSL assertions in corev_apu/axi_mem_if/src/axi2mem.sv'],12.0,0.0,1.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,4.0,4.0,4.0,0.0,0.0,25.0,15.0,0.0,3.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,2.0666666,0.0,0.6666667,0.0,0,0.0,1.0,0.0,0.0,0.0
319,0,43,b21a857a97565f245d978855fe157add9f9dc4b3,"['Good Changes :', 'Exchanged some operand for operator:"">"". Affected RTL files: [\'corev_apu/tb/ariane_tb.sv\']']",11.0,0.0,1.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,1.0,1.0,0.0,0.0,6.0,0.0,3.0,9.0,1.0,2.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,2.0,0.8888889,7.0,1,0.0,1.0,0.0,0.0,0.0
320,0,43,292b3c5846fbc3cfe951f8a9a516de0aff1890b0,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_mem/gen_data_banks[0].i_data_sram}']",11.0,0.0,1.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,90.0,1.0,18.0,0.0,7.0,0.0,29.0,5.0,2.0,11.0,3.0,4.0,1.0,0.0,2.0,1.0,0.0,3.0,1.6,1.0,0.90909094,2.333333333,0,0.0,1.0,0.0,0.0,0.0
321,0,43,c30c97a74459c90f41d508941153bae2772f1ba7,"['Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[0].i_pmp_entry}', '     i_cva6/ex_stage_i/gen_cvxif.cvxif_fu_i', '     i_cva6/issue_stage_i', '     i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/i_wt_dcache_missunit/i_lfsr_inv']",10.0,0.0,1.0,3.0,FALSE,['source'],8.0,4.0,8.0,0.0,0.0,722.0,7.0,91.0,1.0,79.0,0.0,113.0,70.0,9.0,29.0,6.0,15.0,10.0,1.0,2.0,1.8,2.0,17.0,2.2857144,2.0,0.9655172,4.0,0,0.0,1.0,0.0,0.0,0.0
322,0,43,efb481273f7989549ddc6929caf3a23b5184c95a,"['Good Changes :', 'Exchanged some operand for operator:""\\|\\|"". Affected RTL files: [\'core/cache_subsystem/cva6_icache.sv\', \'corev_apu/tb/common/SimDTM.sv\', \'common/submodules/common_cells/src/delta_counter.sv\', \'core/decoder.sv\']']",10.0,0.0,1.0,3.0,FALSE,['source'],4.0,4.0,4.0,0.0,0.0,5.0,5.0,0.0,0.0,0.0,0.0,205.0,187.0,1.0,16.0,3.0,3.0,0.0,0.0,2.0,0.0,0.0,2.0,3.7058823,1.0,0.9375,4.0,0,0.0,1.0,0.0,0.0,0.0
323,0,43,44acc884f12f68a272293da5b83690854d6b8838,"['Good Changes :', 'Exchanged some operand for operator:""&&"". Affected RTL files: [\'vendor/pulp-platform/common_cells/src/cdc_2phase.sv\']']",10.0,0.0,1.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
324,0,43,36dd7ff8c3e0ef8bf292a621b267d12633f126b6,"['Good Changes :', 'Exchanged some operand for operator:""<="". Affected RTL files: [\'vendor/pulp-platform/axi/src/axi_atop_filter.sv\']']",9.0,0.0,1.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,5.0,5.0,0.0,0.0,0.0,0.0,37.0,22.0,0.0,3.0,2.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,2.2727273,0.0,1.0,0.5,1,0.0,1.0,0.0,0.0,0.0
325,0,43,2023657596d786ef64aba88a4c9d1321dd2afacb,"['Good Changes :', '', '  1-Exchanged some operand for operator:"">="". Affected RTL files: [\'corev_apu/clint/clint.sv\', \'core/pmp/src/pmp_entry.sv\']', '  2-Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[1].i_pmp_entry}', '     i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if', '', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/fpu_gen.fpu_i/fpu_gen.i_fpnew_bulk/i_arbiter/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_lower', '     i_cva6/genblk4.i_cache_subsystem/i_adapter/i_axi_shim', '', ""  4-        Inserted some comments in file(s): ['core/cache_subsystem/wt_dcache_ctrl.sv', 'vendor/pulp-platform/tech_cells_generic/src/deprecated/cluster_clk_cells.sv']"", '', '  5-Exchanged some operand for operator:""<="". Affected RTL files: [\'core/cache_subsystem/cva6_icache_axi_wrapper.sv\', \'core/axi_shim.sv\']']",8.0,0.0,1.0,3.0,FALSE,['source'],9.0,6.0,9.0,0.0,0.0,521.0,12.0,117.0,2.0,55.0,0.0,97.0,60.0,9.0,13.0,5.0,7.0,12.0,3.0,4.0,2.142857,2.0,20.0,2.4666667,2.0,1.0,3.0,0,0.0,1.0,0.0,0.0,0.0
326,0,43,faff419f13be438e8dda265acbf0c58958ee14e6,['Fix Change: Reverted badCL with date 2022-03-07T03:44:34'],7.0,0.0,1.0,3.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,30.0,9.0,1.0,14.0,4.0,6.0,0.0,0.0,1.0,0.0,0.0,1.0,1.6666666,1.0,0.9285714,2.25,0,0.0,1.0,0.0,0.0,0.0
327,0,43,d34a9c5307583727d813878662ce39dbdb583d60,"['Good Changes :', ""        Inserted some comments in file(s): ['core/decoder.sv', 'vendor/openhwgroup/cvfpu/src/fpnew_rounding.sv']""]",7.0,0.0,1.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,52.0,0.0,52.0,0.0,0.0,0.0,205.0,187.0,0.0,15.0,3.0,1.0,0.0,0.0,1.0,0.0,0.0,1.0,3.7058823,0.0,1.0,3.666666667,1,0.0,1.0,0.0,0.0,0.0
328,0,43,c38c97e1815ecbcf9fa0f70addd11d403405b779,['Fix Change: Reverted badCL with date 2022-03-07T00:09:50'],6.0,0.0,1.0,3.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,3.0,0.0,0.0,0.0,0.0,29.0,5.0,2.0,10.0,3.0,3.0,0.0,0.0,2.0,0.0,0.0,4.0,1.6,1.0,0.9,2.0,1,0.0,1.0,0.0,0.0,0.0
329,0,43,cd0d0b1ed3ec9e5d360b141bd43c7cf59ca66579,"['Bad Change: Injected mutation into assertions in core/frontend/frontend.sv', 'Good Changes :', 'Replaced the modules of the following instance(s) with a new copy from original module :', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_ptw/i_pmp_ptw/gen_pmp.genblk1[0].i_pmp_entry}', '     i_cva6/issue_stage_i/i_issue_read_operands']",3.0,0.0,1.0,3.0,FALSE,['source'],5.0,3.0,5.0,0.0,0.0,647.0,4.0,140.0,0.0,48.0,0.0,105.0,50.0,6.0,13.0,5.0,6.0,16.0,2.0,2.0,1.8,2.0,53.0,2.142857,2.0,0.9230769,2.0,1,0.0,1.0,0.0,0.0,0.0
330,0,43,2d98bdc1abc74a854ef8e90fd6e6c30db34329ab,"['Bad Change: Injected mutation into assertions in core/cache_subsystem/wt_dcache_mem.sv', 'Good Changes :', '', '  1-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_adapter/i_b_fifo', '     i_cva6/i_frontend/i_instr_realign', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_ptw/i_pmp_ptw/gen_pmp.genblk1[3].i_pmp_entry}', '', '  2-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if', '     i_cva6/ex_stage_i/csr_buffer_i', '     {i_cva6/genblk4.i_cache_subsystem/i_wt_dcache/gen_rd_ports[0].i_wt_dcache_ctrl}', '', '  3-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/ex_stage_i/alu_i', '     i_cva6/ex_stage_i/alu_i/gen_bitmanip.i_cpop_count/non_leaf_node.right_child', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_data/gen_pmp.genblk1[7].i_pmp_entry}', '', '  4-Exchanged some operand for operator:"">="". Affected RTL files: [\'core/axi_shim.sv\', \'vendor/pulp-platform/axi/src/axi_delayer.sv\', \'vendor/pulp-platform/axi/src/axi_atop_filter.sv\']', '  5-Replaced the modules of the following instance(s) with a new copy from original module :', '     i_cva6/genblk4.i_cache_subsystem/i_adapter/i_rr_arb_tree/gen_arbiter.gen_int_rr.gen_fair_arb.i_lzc_upper', '     {i_cva6/ex_stage_i/lsu_i/gen_mmu_sv39.i_cva6_mmu/i_pmp_if/gen_pmp.genblk1[7].i_pmp_entry}', '     i_cva6/i_frontend/i_instr_queue/i_fifo_address']",0.0,0.0,1.0,3.0,FALSE,['source'],17.0,7.0,17.0,0.0,0.0,1698.0,28.0,367.0,2.0,181.0,0.0,113.0,50.0,6.0,12.0,4.0,8.0,30.0,3.0,4.0,1.8,2.0,57.0,2.2727273,2.0,1.0,3.0,1,0.0,1.0,0.0,0.0,0.0
331,0,43,a696614fc6ce45e78a38ef86ab6d4d1122492325,['Fix default.rmdb files. and some RTL issues in design'],3.0,1.0,3.0,9.0,TRUE,"['other', 'source']",3.0,3.0,2.0,0.0,0.0,20.0,13.0,0.0,0.0,2.0,1.0,38.0,19.0,3.0,11.0,2.0,3.0,0.0,0.0,5.0,0.0,0.0,1.0,1.4736842,2.0,0.90909094,4.0,0,0.0,1.0,0.0,0.0,1.0
333,0,43,372888eb73b614b23154fbb07b0e8d88dc0ca91a,"['Moritz Schneider:', ' Fix index calculation for locked PMP csr logic (#1335)', '', 'Fixes #1332', 'Superseeds #1334']",11.0,1.0,3.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,457.0,59.0,6.0,21.0,4.0,0.0,0.0,0.0,1.0,0.0,0.0,2.0,1.6440678,1.6666666,0.95238096,4.0,0,0.0,1.0,0.0,0.0,0.0
334,0,43,a65efb3a4f9994d9f2b55f35bc61ffdae723affc,"['Enrico Zelioli:', ' [FIX] m/sret optimization (#1333)', '', 'Remove m/sret stall penalty by removing the icache miss']",14.0,0.0,2.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,5.0,2.0,0.0,0.0,1.0,0.0,1.0,0.0,0.0,4.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.75,2.0,0,0.0,1.0,0.0,0.0,0.0
335,0,43,587e5a2452bf9dc6284ded65fed88ac2d8c8ce77,"['Hossein Askari:', ' Adding configs for Polara (#1309)']",2.0,0.0,2.0,8.0,FALSE,"['other', 'source']",3.0,3.0,2.0,1.0,0.0,85.0,4.0,9.0,1.0,22.0,0.0,2.0,0.0,0.0,8.0,1.0,2.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,1.0,6.0,0,0.0,1.0,0.0,0.0,1.0
336,0,43,4cfb5403fb01cc7ac5b62b27df49280070db649b,"['Mohamed Aziz Frikha:', ' Add MSTATUSH register for RV32 (fix #1160) (#1328)']",23.0,6.0,2.0,8.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,3.0,0.0,0.0,0.0,0.0,0.0,457.0,59.0,6.0,20.0,4.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.6440678,1.6666666,0.95,3.75,0,0.0,1.0,0.0,0.0,0.0
337,0,43,09f3316401f4c58325902b96baec0c91cc9fe9f9,"['TulikaSi:', ' Fix perfcounter #1237 PR']",2.0,0.0,2.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,1.0,0.0,0.0,0.0,0.0,20.0,7.0,2.0,28.0,6.0,15.0,0.0,0.0,1.0,0.0,0.0,1.0,2.2857144,1.0,0.96428573,3.5,0,0.0,1.0,0.0,0.0,0.0
338,0,43,3fe511bada1c94ad27fe35bdba59ddb4e5d11998,"['Florian Zaruba:', ' Clean-up README.md and top-level directory (#1318)', '', '* Clean-up README.md and top-level directory', '', 'This removes the duplicate `scripts` and `util` directories. Furthermore', 'the README is condensed by collapsing the citation and adding the', 'CITATION file to the repository.', '', '* Re-name icache req/rsp structs', '', 'The structs used to communicate with the icache have contained the', ""direction, which makes no sense for structs since they inherently don't"", 'have any direction.', '', '---------']",8.0,4.0,4.0,7.0,FALSE,"['other', 'source']",23.0,10.0,14.0,5.0,3.0,320.0,285.0,9.0,9.0,0.0,0.0,47.0,22.0,7.0,46.0,12.0,15.0,0.0,0.0,3.0,0.0,0.0,1.0,2.2857144,1.0,1.0,5.0,0,0.0,1.0,0.0,0.0,1.0
339,0,43,043115fc5962928e100cff70202b98b2d0f231bc,"['JeanRochCoulon:', ' Enable A extension (#1323)']",16.0,3.0,4.0,7.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,29.0,8.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,2.625,0,0.0,1.0,0.0,0.0,0.0
340,0,43,de6bb1129cd342c087f185506bc387f20335a6d2,"['Jalali:', ' Add mode info in the CVA6 req to the `co-proc` (#1313)']",12.0,2.0,4.0,7.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,7.0,5.0,0.0,10.0,2.0,8.0,0.0,0.0,1.0,0.0,0.0,1.0,1.2,0.0,0.9,3.5,0,0.0,1.0,0.0,0.0,0.0
341,0,43,a9c75a759e7c864d352352806c64880a2992082b,"['Domenic Wthrich:', ' Add New Stall and Flush Signals to `acc_dispatcher` (#1317)', '', '* [lsu] Add external store buffer pending stall signal', '', '* [controller] Add external acc request pipeline flush signal', '', '* [frontend] Do not increment commit pc on flush if commit stage is halted', '', '* [acc_dispatcher] Add new store buffer stall and flush pipeline ctrl signals', '', '* [acc_dispatcher] Add top module passable config type and parameter', '', '* [cva6] Pass on missing CVA6Cfg parameter to acc_dispatcher']",13.0,2.0,4.0,7.0,FALSE,['source'],8.0,2.0,8.0,0.0,0.0,46.0,8.0,12.0,4.0,2.0,0.0,30.0,11.0,2.0,26.0,6.0,15.0,0.0,0.0,3.0,0.0,0.0,2.0,2.2857144,1.0,1.0,3.5,0,0.0,1.0,0.0,0.0,0.0
342,0,43,b408d7bfe418d0991b0aa6761055175e0453f5df,"['JeanRochCoulon:', ' Define AXI as cva6 input parameters (#1315)', '', '* add axi parameters to cfg', '', '* Move axi_intf.sv from core to corev_apu', '', '* Move ariane_axi_pkg.sv from core to corev_apu', '', '* Merge axi and l15 into noc', '', '* Fixes to build and run openpiton', '', '---------']",10.0,0.0,4.0,7.0,FALSE,"['other', 'source']",35.0,16.0,23.0,2.0,2.0,709.0,755.0,101.0,86.0,65.0,66.0,60.0,32.0,3.0,45.0,12.0,28.0,0.0,0.0,5.0,0.0,0.0,2.0,2.2857144,2.0,1.0,6.0,0,0.0,1.0,0.0,0.0,1.0
343,0,43,1e636fbad47da0b725c7cd965b87913cafa7ae97,"['Jalali:', ' CVXIF : Add mode info in the CVA6 req to the coprocessor (fix issue #880) (#1298)']",12.0,3.0,3.0,7.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,3.0,0.0,0.0,0.0,0.0,0.0,7.0,5.0,0.0,8.0,2.0,8.0,0.0,0.0,1.0,0.0,0.0,1.0,1.2,0.0,0.875,3.0,0,0.0,1.0,0.0,0.0,0.0
344,0,43,66f5e97de090976bf81ee2d36a0aac5b25d33ff3,"['JeanRochCoulon:', ' Use CVA6Cfg as cva6 parameter (#1311)', '', '* Use CVA6Cfg as cva6 parameter', '', '* Add information when defining CVA6Cfg type', '', '---------']",13.0,3.0,3.0,7.0,FALSE,"['other', 'source']",16.0,14.0,8.0,0.0,0.0,67.0,53.0,12.0,10.0,1.0,1.0,26.0,9.0,3.0,44.0,12.0,28.0,0.0,0.0,5.0,0.0,0.0,2.0,3.0,2.0,1.0,3.5,0,0.0,1.0,0.0,0.0,1.0
345,0,43,d30c672e16d045e5bf5d0e1188d616b7e3474b2b,"['JeanRochCoulon:', ' Define RVFI as cva6 parameter (#1293)']",8.0,2.0,3.0,7.0,FALSE,"['other', 'config', 'source']",86.0,13.0,81.0,2.0,3.0,604.0,421.0,36.0,37.0,4.0,21.0,455.0,187.0,7.0,43.0,12.0,28.0,0.0,1.0,3.0,0.0,1.0,3.0,3.7058823,2.0,1.0,5.5,1,0.0,1.0,0.0,1.0,1.0
346,0,43,279410b490279b5356a8ec2c155b423771d1ac63,"['Fatima Saleem:', ' Resolved Lint WIDTHEXPAND warnings(1/2) (#1303)']",14.0,1.0,3.0,7.0,FALSE,['source'],5.0,3.0,5.0,0.0,0.0,61.0,61.0,28.0,28.0,0.0,0.0,205.0,187.0,2.0,42.0,11.0,2.0,0.0,0.0,1.0,0.0,0.0,3.0,3.7058823,1.5,0.97619045,11.0,0,0.0,1.0,0.0,0.0,0.0
347,0,43,292e49d8b312841d04eb6c0934b9a2386f86ec90,"['Domenic Wthrich:', ' [core] Move cache invalidation and fflag signals into acc_dispatcher (#1305)']",2.0,5.0,3.0,7.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,33.0,27.0,2.0,3.0,1.0,4.0,20.0,7.0,2.0,22.0,5.0,15.0,0.0,0.0,3.0,0.0,0.0,1.0,2.2857144,1.0,1.0,3.2,0,0.0,1.0,0.0,0.0,0.0
348,0,43,5e94de96272d26068259ce2bb91c95e6603ecb17,"['Nils Wistoff:', ' Add Ara support (#1024)', '', 'Support Ara via a custom, parametrised accelerator interface.', '', '    cv64a6_imafdcv_sv39_config_pkg.sv enables V extension', '    Pre-processor constant ARIANE_ACCELERATOR_PORT enables the interface between CVA6 and Ara.', '    FPU is bumped to a SIMD-compatible version', '', 'Backwards compatibility should be preserved. Once this is merged, we will change the reference of Ara upstream CVA6.', '', '-----']",13.0,4.0,2.0,7.0,FALSE,"['config', 'other', 'source']",36.0,12.0,26.0,4.0,0.0,902.0,47.0,200.0,7.0,111.0,0.0,455.0,187.0,6.0,41.0,11.0,15.0,1.0,0.0,3.0,1.0,0.0,15.0,3.7058823,1.6666666,1.0,10.0,0,0.0,1.0,0.0,1.0,1.0
349,0,43,3249b32b11d996bf507a3f28ad00c2de2fe1f758,"['Max Bjurling:', ' Fix infinite loop in std_cache_pkg::one_hot_to_bin (#1302)', '', 'Use int unsigned for loop variable i to avoid wrapping before loop exit', 'condition is met.', '', 'Resolves bug #1301 (https://github.com/openhwgroup/cva6/issues/1301)']",11.0,2.0,2.0,7.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,5.0,2.0,0.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,0.0,0.75,0.0,0,0.0,1.0,0.0,0.0,0.0
350,0,43,9695abab241aac3a9125b77bfac5f04a5b7044fd,"['Fatima Saleem:', ' Resolved Lint WIDTHTRUNC warnings(1/2) (#1297)']",14.0,3.0,1.0,7.0,FALSE,['source'],11.0,3.0,11.0,0.0,0.0,39.0,38.0,5.0,5.0,0.0,0.0,447.0,185.0,6.0,20.0,5.0,14.0,0.0,0.0,2.0,0.0,0.0,3.0,3.735135,1.6666666,1.0,9.0,0,0.0,1.0,0.0,0.0,0.0
351,0,43,2c5cfd7488208e37ece14a030fc25e947e369843,"['Mohamed Aziz Frikha:', ' Changing Addresses of ICACHE and DCACHE to solve #1202 issue. (#1290)']",17.0,5.0,1.0,7.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,5.0,0.0,0.0,9.0,3.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.8888889,1.666666667,0,0.0,1.0,0.0,0.0,0.0
352,0,43,4dd3a77b2e189b9703476a726b7e3000493efa1e,"['JeanRochCoulon:', ' declare cva6_cfg_t to pass the configuration through the hierarchy (#1287)']",17.0,5.0,1.0,7.0,FALSE,['source'],65.0,7.0,65.0,0.0,0.0,294.0,122.0,6.0,6.0,51.0,48.0,447.0,185.0,7.0,40.0,11.0,14.0,0.0,0.0,3.0,0.0,0.0,4.0,3.735135,2.0,1.0,8.0,0,0.0,1.0,0.0,0.0,0.0
353,0,43,866a250a0ba975b76a65ba45cca43647bb282dee,"['JeanRochCoulon:', ' Add coverage pragmas to exclude BITMANIP code (#1288)']",17.0,4.0,5.0,6.0,FALSE,['source'],3.0,1.0,3.0,0.0,0.0,33.0,4.0,20.0,0.0,1.0,0.0,200.0,185.0,2.0,9.0,1.0,2.0,0.0,0.0,1.0,0.0,0.0,1.0,3.735135,1.0,0.8888889,7.0,0,0.0,1.0,0.0,0.0,0.0
354,0,43,c3c7d4515080578b7e265efde9f06d869b714195,"['Fatima Saleem:', ' resolved ALWCOMBORDER lint warning (#1280)']",22.0,5.0,4.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,2.0,0.0,3.0,0.0,0.0,2.0,0.0,0.0,1.0,0.0,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
355,0,43,6b85d15a6119081d01c2f8d90f3ee77b571a19f9,"['JeanRochCoulon:', ' Move `wt_cache_pkg` functions which depend on cva6 input paramaters (#1274)', '', 'from wt_cache_pkg to dedicated modules.', '', 'This helps for the parametrization']",13.0,5.0,4.0,6.0,FALSE,['source'],4.0,2.0,4.0,0.0,0.0,53.0,51.0,9.0,6.0,4.0,5.0,50.0,28.0,2.0,7.0,2.0,3.0,0.0,0.0,2.0,0.0,0.0,2.0,2.142857,1.0,0.85714287,4.0,0,0.0,1.0,0.0,0.0,0.0
356,0,43,e02cf42823fee75c6d4bc81b9fc693dfa78ac16a,"['Fatima Saleem:', ' resolved latch lint warnings (#1268)']",11.0,4.0,4.0,6.0,FALSE,['source'],4.0,3.0,4.0,0.0,0.0,36.0,16.0,0.0,0.0,2.0,2.0,447.0,53.0,6.0,15.0,3.0,1.0,0.0,0.0,1.0,0.0,0.0,1.0,2.142857,2.0,0.93333334,3.666666667,0,0.0,1.0,0.0,0.0,0.0
357,0,43,ee3360b3945b56f1a66bf04699ee87af1305a6f9,"['Nils Wistoff:', ' icache_axi_wrapper: Cast paddr to AxiAddr (#1277)', '', 'Prevents a negative repetition multiplier if paddr width > AxiAddrWidth']",23.0,2.0,3.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,5.0,2.0,0.0,7.0,3.0,2.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,0.0,0.85714287,1.0,0,0.0,1.0,0.0,0.0,0.0
358,0,43,30c7bb78ae5ffd37e474a350e390955ab5258d99,"['JeanRochCoulon:', ' Remove (unused) std_no_dcache.sv file (#1266)']",17.0,1.0,3.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,1.0,0.0,328.0,0.0,41.0,0.0,48.0,0.0,0.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
359,0,43,18ad07f74e482f1da1e45825044b279f649146f9,"['Dan Petrisko:', ' Fix bytewidth in bootrom axilite bridge (#1264)']",3.0,1.0,3.0,6.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,15.0,8.0,0.0,3.0,0.0,11.0,0.0,0.0,0.0,0.0,0.0,1.0,1.375,0.0,0.6666667,0.0,0,0.0,1.0,0.0,0.0,0.0
360,0,43,bd0fe18c1721a0192dc10ca876de97a0a63fce24,"['Lucas Deutschmann:', ' Introduced division fast paths for 0 and -1 to reduce the worst-case latency from WIDTH+2 to 1 (#1263)']",12.0,4.0,3.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,18.0,15.0,1.0,3.0,0.0,0.0,12.0,6.0,0.0,3.0,0.0,1.0,1.0,0.0,1.0,1.0,0.0,3.0,1.3333334,0.0,0.6666667,0.0,0,0.0,1.0,0.0,0.0,0.0
361,0,43,0b4c055544ce5f29ceb0562770add9176b9e25b3,"['Mohamed Aziz Frikha:', ' Adding WPRI in spec : register MSTATUS (#1257)']",22.0,3.0,2.0,6.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,34.0,11.0,23.0,5.0,3.0,2.0,447.0,53.0,6.0,14.0,3.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.6415094,1.6666666,0.9285714,3.333333333,0,0.0,1.0,0.0,0.0,0.0
362,0,43,b7bdfb103b9bd3a1fa18e8ee9956659db5772b6e,"['Lucas Deutschmann:', ' Simplified expression for lzc_a_input, as the appended value has no effect if a!=-1 (#1254)']",12.0,3.0,2.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,12.0,6.0,0.0,2.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,1.0,1.3333334,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
363,0,43,83de580128f70139e4399c2f6ca692fd885d0ee6,"['Chase Block:', ' Fix amo offset forgetfulness (#1003)']",0.0,3.0,2.0,6.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,38.0,18.0,0.0,6.0,1.0,3.0,0.0,0.0,2.0,0.0,0.0,1.0,1.5,0.0,0.8333333,4.0,0,0.0,1.0,0.0,0.0,0.0
364,0,43,82b001653c784c0e0522f773e6574a1938fc3774,"['TulikaSi:', ' Implementation of mcountinhibit and shadow CSRs (#1227)', '', '* Implementation of mcountinhibit and shadow CSRs', '* Performance counter features']",3.0,2.0,1.0,6.0,FALSE,['source'],5.0,2.0,5.0,0.0,0.0,218.0,42.0,72.0,31.0,4.0,1.0,447.0,53.0,7.0,39.0,11.0,14.0,0.0,0.0,1.0,0.0,0.0,3.0,2.5,1.6666666,0.974359,3.0,0,0.0,1.0,0.0,0.0,0.0
365,0,43,65d7aad8f5782e1e5160efaf36734c8ecb42b3cf,"['Andr Sintzoff:', ' decoder.sv: ZEXT.H is valid only with Zbb bitmanip extension (fix #1234) (#1236)']",13.0,0.0,4.0,5.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,3.0,1.0,0.0,0.0,0.0,200.0,185.0,0.0,8.0,1.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,3.735135,0.0,0.875,6.0,0,0.0,1.0,0.0,0.0,0.0
366,0,43,d2464aa3980d08ee08759fb5ceb066ffc830d7c0,"['JeanRochCoulon:', ' Move ariane.sv from tb to src directory (#1231)']",15.0,4.0,2.0,5.0,FALSE,"['other', 'source']",12.0,11.0,2.0,1.0,1.0,117.0,116.0,27.0,27.0,7.0,7.0,2.0,0.0,0.0,20.0,6.0,2.0,0.0,0.0,1.0,0.0,0.0,2.0,0.0,0.0,1.0,4.0,0,0.0,1.0,0.0,0.0,1.0
367,0,43,9d1a49837a1d8f0a804eb237c25a9c6725503c17,"['cathales:', ' perf: fix too strict restriction on FLU write-back (#1230)']",0.0,4.0,2.0,5.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,53.0,16.0,2.0,8.0,3.0,2.0,0.0,0.0,1.0,0.0,0.0,2.0,1.4375,1.5,0.875,1.333333333,0,0.0,1.0,0.0,0.0,0.0
368,0,43,85e33cf538950dcdaee9110eb6daf93f33d731a3,"['MarioOpenHWGroup:', ' Adapt MMU to allow Questa compilation (#1232)']",23.0,3.0,2.0,5.0,FALSE,"['other', 'source']",2.0,2.0,1.0,0.0,0.0,25.0,19.0,2.0,1.0,11.0,12.0,25.0,19.0,0.0,19.0,6.0,4.0,0.0,0.0,1.0,0.0,0.0,2.0,2.0,0.0,0.94736844,2.0,0,0.0,1.0,0.0,0.0,1.0
369,0,43,bf7f8e54d67c240c7894b4c05638da72124369e5,"['JeanRochCoulon:', ' Enable Bit manipulation in cv64a6_imafdc_sv39 configuration (#1229)', '', 'As B extension has demonstrated its effeciency, @jquevremont @fatimasaleem  I have activated the bit manipulation for the 64 bit configuration. Can you approve it ?']",9.0,3.0,2.0,5.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,24.0,5.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.9583333,3.6,0,0.0,1.0,0.0,0.0,0.0
370,0,43,aa71ed48d8ff4c64cb70a8439a1b0006bbccc6f9,"['JeanRochCoulon:', ' Remove DROMAJO (#1204)']",23.0,0.0,4.0,4.0,FALSE,"['doc', 'other', 'source']",13.0,7.0,9.0,0.0,3.0,30.0,521.0,2.0,65.0,0.0,27.0,341.0,52.0,6.0,18.0,6.0,20.0,0.0,0.0,5.0,0.0,0.0,1.0,2.5,2.0,0.9444444,4.0,0,1.0,1.0,0.0,0.0,1.0
371,0,43,fd455bec0269ab3c756b032d5a1efb525727b50f,"['Umer Imran:', ' LINT: Initial changes for Lint warnings removal (#1158)']",11.0,0.0,4.0,4.0,FALSE,"['other', 'source']",25.0,15.0,15.0,1.0,0.0,238.0,213.0,32.0,23.0,11.0,10.0,68.0,32.0,7.0,38.0,11.0,28.0,1.0,0.0,4.0,1.0,0.0,3.0,2.1875,1.0,1.0,3.0,1,0.0,1.0,0.0,0.0,1.0
372,0,43,688f050816de5ecd206a1e198694c3f6345bff80,"['Zbigniew Chamski:', ' Enable assertions in Verilator after migrating to Verilator v5. (#1185)']",9.0,2.0,3.0,4.0,FALSE,['source'],6.0,1.0,6.0,0.0,0.0,15.0,27.0,6.0,6.0,0.0,0.0,341.0,52.0,6.0,11.0,3.0,2.0,0.0,0.0,1.0,0.0,0.0,1.0,2.0952382,1.6666666,0.90909094,4.0,1,0.0,1.0,0.0,0.0,0.0
373,0,43,f1e50c0c01b12d3775c41011635547abf02cbd6d,"['JeanRochCoulon:', ' Hotfix: fix indentation (#1197)']",22.0,0.0,3.0,4.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,6.0,6.0,6.0,6.0,0.0,0.0,17.0,10.0,3.0,3.0,2.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,2.142857,2.0,0.6666667,0.0,1,0.0,1.0,0.0,0.0,0.0
374,0,43,b66705885b4a950c4a36d242cc707b19f8f79389,"['JeanRochCoulon:', ' Remove FORMAL directive from pmp module, as Verilator 5.0 supports assert (#1188)']",15.0,0.0,3.0,4.0,FALSE,"['other', 'source']",3.0,2.0,2.0,0.0,0.0,11.0,9.0,7.0,1.0,3.0,1.0,17.0,10.0,3.0,2.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,2.142857,2.0,0.5,0.0,1,0.0,1.0,0.0,0.0,1.0
375,0,43,cf0b07d7f041a0a62cb42065ad6ab7c38cd4f904,"['Nils Wistoff:', ' ptw: Wait for rvalid on flush (#1184)', '', 'When the PTW is flushed, we need any pending transactions to', 'complete before returning to the IDLE state. Currently, the PTW returns', 'to IDLE after one cycle. Remain in WAIT_RVALID until we have actually', 'received rvalid.']",21.0,6.0,3.0,4.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,4.0,2.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,5.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,0.8,3.0,1,0.0,1.0,0.0,0.0,0.0
376,0,43,14474b148c9bbd8785abbaf9c6d77ac8c90a84e4,"['JeanRochCoulon:', ' Add AXI parameter in cva6 config, keep AXI master structs in ariane and slave in SOC (#1182)']",10.0,5.0,3.0,4.0,FALSE,['source'],12.0,2.0,12.0,0.0,0.0,43.0,96.0,2.0,9.0,0.0,8.0,21.0,9.0,0.0,37.0,10.0,21.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,1.0,3.6,1,0.0,1.0,0.0,0.0,0.0
377,0,43,a2d406774e502c86a7ce2d1478ab16e039c7acb7,"['Nils Wistoff:', ' fpu: :arrow_up: Update FPU version (#1102)']",23.0,4.0,2.0,4.0,FALSE,"['doc', 'other', 'source']",130.0,24.0,95.0,29.0,87.0,10569.0,15973.0,2320.0,4004.0,934.0,1550.0,88.0,48.0,3.0,13.0,5.0,4.0,48.0,3.0,1.0,2.3157895,2.0,88.0,2.3157895,2.0,1.0,5.0,1,1.0,1.0,0.0,0.0,1.0
378,0,43,3bf5f6a706e117cac3d9b0a7e36d4b88f41197e6,"['JeanRochCoulon:', ' Declare rvfi package as common lib (#1179)', '', 'Merge this PR. The Thales CI will be failed before updating core-v-verif with corresponding modification.']",20.0,1.0,2.0,4.0,FALSE,"['other', 'source']",17.0,13.0,7.0,1.0,2.0,60.0,107.0,8.0,16.0,7.0,14.0,23.0,9.0,2.0,36.0,9.0,21.0,0.0,0.0,4.0,0.0,0.0,1.0,2.1111112,1.0,1.0,3.0,1,0.0,1.0,0.0,0.0,1.0
379,0,43,694ab273d64767112411d2acd2767386ada46e79,"['JeanRochCoulon:', ' Remove RVFI_TRACE/RVFI_MEM ifdef verilog directive (#1141)', '', 'To allow to remove optionally ports, ifdef directive are kept in cva6_config package.']",7.0,1.0,2.0,4.0,FALSE,"['other', 'source']",15.0,5.0,13.0,0.0,0.0,157.0,104.0,18.0,5.0,20.0,2.0,32.0,9.0,2.0,35.0,8.0,21.0,2.0,1.0,4.0,1.5,1.0,3.0,2.1111112,1.0,1.0,6.0,0,0.0,1.0,0.0,0.0,1.0
380,0,43,16ccaede7ea88123d2e2b5b1f5bafbfba2bda463,"['Nils Wistoff:', ' Remove redundant `axi_adapter.sv` (#1174)', '', 'This module was moved to `core/cache_subsystem/axi_adapter.sv`', 'in #1127.']",8.0,6.0,2.0,4.0,FALSE,"['other', 'source']",10.0,10.0,1.0,0.0,1.0,9.0,472.0,0.0,89.0,0.0,48.0,0.0,0.0,0.0,14.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,2.333333333,1,0.0,1.0,0.0,0.0,1.0
381,0,43,05479c219bc4ad630c96dcf77377eb7e079e669b,"['Nils Wistoff:', ' icache_axi_wrapper: Use AxiAddrWidth parameter (#1163)']",8.0,5.0,2.0,4.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,5.0,2.0,0.0,5.0,2.0,2.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,0.0,0.8,1.0,1,0.0,1.0,0.0,0.0,0.0
382,0,43,a47e05dfaaf7a2e4e8051710189d628f11b28959,"['Nils Wistoff:', ' icache_axi_wrapper: Use AxiIdWidth (#1164)']",23.0,3.0,1.0,4.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,5.0,2.0,0.0,4.0,1.0,2.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,0.0,0.75,2.0,1,0.0,1.0,0.0,0.0,0.0
383,0,43,7e02fdf284e5ef7ffaa9bf28a715068338a86747,"['TulikaSi:', ' 64bit Performance counters (#1129)']",12.0,3.0,1.0,4.0,FALSE,['source'],8.0,3.0,8.0,0.0,0.0,345.0,168.0,83.0,33.0,17.0,18.0,341.0,52.0,7.0,13.0,3.0,14.0,18.0,7.0,4.0,1.2777778,1.0,47.0,2.1111112,1.6666666,0.9230769,3.5,1,0.0,1.0,0.0,0.0,0.0
384,0,43,24edfb2cc154a37a9067276e43ce0d45e4b730b2,"['JeanRochCoulon:', ' Remove ifdef directives from IO cva6 module (#1153)']",7.0,1.0,1.0,4.0,FALSE,"['other', 'source']",13.0,11.0,3.0,1.0,1.0,120.0,118.0,28.0,29.0,7.0,7.0,23.0,9.0,1.0,13.0,3.0,14.0,0.0,0.0,4.0,0.0,0.0,2.0,2.1111112,1.0,1.0,4.5,1,0.0,1.0,0.0,0.0,1.0
385,0,43,f6f6c91893078564cf282fc6654afc904528d81d,"['JeanRochCoulon:', ' Better control user AXI field when disabled (#1159)']",10.0,0.0,1.0,4.0,FALSE,['source'],5.0,4.0,5.0,0.0,0.0,25.0,10.0,0.0,2.0,0.0,0.0,49.0,28.0,4.0,34.0,8.0,3.0,0.0,0.0,2.0,0.0,0.0,2.0,2.0357144,1.25,0.9705882,4.0,1,0.0,1.0,0.0,0.0,0.0
386,0,43,3f5f255529385cf4f4a90e073ce113687e2eaab3,"['JeanRochCoulon:', ' Replace ""operator"" by ""operation"" to avoid C++ keyword names in the SV Code. (#1154)']",16.0,6.0,1.0,4.0,FALSE,['source'],11.0,2.0,11.0,0.0,0.0,56.0,56.0,1.0,1.0,0.0,0.0,65.0,23.0,2.0,33.0,7.0,8.0,1.0,0.0,1.0,1.0,0.0,3.0,2.0952382,1.5,0.969697,3.571428571,1,0.0,1.0,0.0,0.0,0.0
387,0,43,2a0efd12c7973b998d51d19d4244b497adc0df42,"['JeanRochCoulon:', ' Add Bit manipulation in configuration (#1146)']",7.0,4.0,5.0,3.0,FALSE,['source'],9.0,1.0,9.0,0.0,0.0,9.0,1.0,0.0,0.0,0.0,0.0,21.0,9.0,0.0,32.0,6.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,1.0,4.25,1,0.0,1.0,0.0,0.0,0.0
388,0,43,4edf8302fcf4e8aace9f83d38a47df2cf6f913d5,"['JeanRochCoulon:', ' Hotfix: set CVA6ConfigWtDcacheWbufDepth=8 to makes CI pass (#1139)']",7.0,5.0,4.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,23.0,5.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,3.6,1,0.0,1.0,0.0,0.0,0.0
389,0,43,362ebe5bf4812066a4653ba63a1033ffae866f32,"['Cesar Fuguet:', ' Fix enum value comparison: it needs explicit cast to int (#1137)', '', 'QuestSim requires to explicitly cast to integer an enumeration variable', 'when comparing against an integer constant.']",22.0,4.0,4.0,3.0,TRUE,['source'],3.0,2.0,3.0,0.0,0.0,6.0,6.0,0.0,0.0,0.0,0.0,23.0,9.0,1.0,31.0,5.0,14.0,0.0,0.0,4.0,0.0,0.0,2.0,2.1111112,1.0,0.9677419,9.0,1,0.0,1.0,0.0,0.0,0.0
390,0,43,ee544254f4e0c90a0a7b0ba38672d11fb6d22063,"['JeanRochCoulon:', ' Add new configuration target called cv32a6_embedded (#1138)']",17.0,4.0,4.0,3.0,FALSE,['source'],1.0,1.0,1.0,1.0,0.0,72.0,0.0,8.0,0.0,21.0,0.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,1,0.0,1.0,0.0,0.0,0.0
391,0,43,5a945c6b713c0a216c1774b52ed817defdbacabe,"['JeanRochCoulon:', ' Make MMU optional (#1136)']",16.0,4.0,4.0,3.0,FALSE,['source'],10.0,2.0,10.0,0.0,0.0,30.0,7.0,2.0,3.0,9.0,0.0,21.0,11.0,0.0,30.0,4.0,7.0,0.0,0.0,1.0,0.0,0.0,2.0,1.4545455,0.0,1.0,6.25,1,0.0,1.0,0.0,0.0,0.0
392,0,43,9cc168bc35551e3f7ae4aa48dd82d1e031d57933,"['Cesar Fuguet:', ' Add parameter on config file to define the width of the memory transaction ID (#1134)', '', 'transaction ID between the I/Dcaches and the interconnection interface.']",9.0,4.0,4.0,3.0,FALSE,['source'],10.0,2.0,10.0,0.0,0.0,19.0,9.0,1.0,2.0,4.0,1.0,39.0,21.0,1.0,29.0,3.0,3.0,0.0,0.0,2.0,0.0,0.0,1.0,2.142857,1.0,1.0,8.5,1,0.0,1.0,0.0,0.0,0.0
393,0,43,2a7e0d1eed89572814c521ff5123f091dfcabcc5,"['JeanRochCoulon:', ' Reduce the Dcache write buffer to save silicon area']",13.0,2.0,4.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,20.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,9.0,1,0.0,1.0,0.0,0.0,0.0
394,0,43,23d05e095c05586681c8ece7a410082ee00b0294,"['sbastien jacq:', ' add WT dcache wbuff size configuration (#1130)']",12.0,2.0,4.0,3.0,FALSE,['source'],9.0,1.0,9.0,0.0,0.0,17.0,1.0,0.0,0.0,8.0,0.0,21.0,9.0,0.0,28.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,1.0,18.0,1,0.0,1.0,0.0,0.0,0.0
395,0,43,790871006205705f4f319c7e859a3e3d10ebe2f0,"['Zbigniew Chamski:', ' Test termination: Delegate decision to testbench instead of using explicit $finish. (#1125)', '', '* Test termination: Delegate $finish to the environment.', ""* corev_apu/tb/rvfi_tracer.sv: Add output port 'end_of_test_o'.  Latch the"", '  value of the end-of-test signals once EOT is raised.  Keep only the lower', ""  32 bits of 'tohost' value for compatibility with JTAG and DTM termination"", '  setups.  Remove $finish calls upon detecting an end-of-test condition.', '* ariane_testharness.sv: Handle $finish in environment iso. RVFI tracer.', '* Drive exit_o from RVFI tracer if RVFI tracer is enabled and JTAG ctrl is', '  disabled.', '* ariane_tb.cpp: Handle $finish in environment iso. RVFI tracer.', '* Break out of the main simulation loop if bit 0 of top.exit_o is set.', '* Align log messages on the UVM ones.', '* rvfi_tracer.sv: Report timeout expiry as end-of-test with code 0x7fffffff.']",15.0,1.0,3.0,3.0,FALSE,['source'],3.0,1.0,2.0,0.0,0.0,29.0,11.0,0.0,0.0,3.0,0.0,17.0,9.0,0.0,8.0,1.0,21.0,0.0,0.0,0.0,0.0,0.0,2.0,2.5555556,0.0,0.875,6.0,1,0.0,1.0,0.0,0.0,0.0
396,0,43,8af055d76f9fb191817b55d91001e0a2369b0d8b,"['JeanRochCoulon:', ' Replace WT_DCACHE define by CVA6ConfigCacheType localparam (#1127)']",14.0,1.0,3.0,3.0,FALSE,"['doc', 'other', 'config', 'source']",28.0,14.0,15.0,1.0,0.0,566.0,305.0,94.0,12.0,62.0,6.0,59.0,32.0,1.0,27.0,2.0,14.0,32.0,0.0,4.0,2.1875,0.0,59.0,2.1875,1.0,1.0,25.0,0,1.0,1.0,0.0,1.0,1.0
397,0,43,5e5b295c6ecf5c83d3b884ca9d389683b30ffb13,"['Cesar Fuguet:', ' Add ID signal to the request interface towards the data cache (#1121)']",22.0,6.0,3.0,3.0,FALSE,['source'],15.0,5.0,15.0,0.0,0.0,29.0,1.0,4.0,0.0,8.0,1.0,46.0,32.0,4.0,26.0,1.0,3.0,0.0,0.0,2.0,0.0,0.0,1.0,2.0952382,1.25,1.0,24.0,0,0.0,1.0,0.0,0.0,0.0
398,0,43,fd96a01b25a1885f41e4af04bb3ec00c7aa14b4c,"['sbastien jacq:', ' Add shared TLB in 32 bits version (#1108)']",10.0,3.0,3.0,3.0,FALSE,"['other', 'source']",8.0,3.0,7.0,1.0,0.0,531.0,119.0,323.0,13.0,89.0,4.0,23.0,19.0,0.0,16.0,1.0,4.0,0.0,0.0,1.0,0.0,0.0,2.0,2.0,0.0,1.0,3.0,0,0.0,1.0,0.0,0.0,1.0
399,0,43,4bfaac625fd82e9c10d21c867be00674ba03532d,"['Moritz Schneider:', ' Fix minstret[h] CSR issue #1116 (#1117)']",14.0,2.0,3.0,3.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,271.0,50.0,6.0,9.0,1.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.68,1.6666666,0.8888889,7.0,0,0.0,1.0,0.0,0.0,0.0
400,0,43,5b9229a4816ca524eaf42666a8009572f663179b,"['Zbigniew Chamski:', "" rvfi_tracer.sv: Use correct width for 'tohost' address. (#1098)""]",18.0,0.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,17.0,9.0,0.0,7.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,2.5555556,0.0,0.85714287,0.0,0,0.0,1.0,0.0,0.0,0.0
401,0,43,862242f62781237052916b049c47c1a523c71dfb,"['Nils Wistoff:', ' Make AXI transactions modifiable (#948)']",10.0,0.0,2.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,4.0,4.0,0.0,0.0,0.0,0.0,59.0,32.0,0.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,2.1875,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
402,0,43,caa6b72760c8afecdece01ef17002470c6ad5930,"['Florian Zaruba:', ' Add PMP section and fix addressing CV64A6 (#1092)']",7.0,4.0,2.0,3.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,0.0,0.0,0.0,0.0,0.0,271.0,50.0,6.0,8.0,1.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.68,1.6666666,0.875,6.0,0,0.0,1.0,0.0,0.0,0.0
403,0,43,cf239e4d6634e4f52363f356fa6f977147c48a4b,"['Cesar Fuguet:', ' Fix definition of the cache size (data and instructions) (#1110)']",7.0,4.0,2.0,3.0,TRUE,['source'],8.0,1.0,8.0,0.0,0.0,16.0,16.0,2.0,0.0,0.0,0.0,21.0,9.0,0.0,25.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,1.0,23.0,0,0.0,1.0,0.0,0.0,0.0
404,0,43,d2c9ec66d5d5e30650bf535045f6d52c6e06f79d,"['sbastien jacq:', ' Make Perf counter optional (#1111)']",7.0,4.0,2.0,3.0,FALSE,['source'],9.0,2.0,9.0,0.0,0.0,42.0,20.0,3.0,0.0,9.0,0.0,22.0,9.0,1.0,24.0,1.0,14.0,0.0,0.0,4.0,0.0,0.0,2.0,2.1111112,1.0,1.0,22.0,0,0.0,1.0,0.0,0.0,0.0
405,0,43,46d1787d33d7f9787481351bfe5c6090f6a835e3,"['Andr Sintzoff:', ' Set mvendorid to OpenHWGroup JEDEC manufacturer ID (fix #715) (#1074)']",14.0,3.0,2.0,3.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,2.0,1.0,0.0,1.0,0.0,0.0,271.0,50.0,6.0,23.0,1.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.68,1.6666666,0.95652175,21.0,0,0.0,1.0,0.0,0.0,0.0
406,0,43,bbc2c6da793504107720fb7d99f8320a4bee2a38,"['Nils Wistoff:', ' Set AXI_USER_WIDTH to 1 if disabled (#1105)', '', 'In the current implementation, AXI_USER_WIDTH equals to 2 if AXI_USER_EN is false. This causes unexpected port width mismatches when the user signal is disabled.']",10.0,2.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,3.0,0.0,0.0,0.0,1.0,21.0,9.0,0.0,22.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.95454544,20.0,0,0.0,1.0,0.0,0.0,0.0
407,0,43,4d702eb3b04a38b29f0179c53b9c36980245b289,"['Nils Wistoff:', ' Propagate AXI parameters through ariane module (#1103)']",10.0,2.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,20.0,4.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,3.0,0.0,2.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,0.6666667,0.0,0,0.0,1.0,0.0,0.0,0.0
408,0,43,aa80330b86797c248198242ca79a50e2e4f07da4,"['Nils Wistoff:', ' Parametrise cache layout (#1104)']",18.0,1.0,1.0,3.0,FALSE,['source'],8.0,1.0,8.0,0.0,0.0,34.0,6.0,4.0,6.0,0.0,0.0,21.0,9.0,0.0,21.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,1.0,19.0,0,0.0,1.0,0.0,0.0,0.0
409,0,43,a90e4808e0912c38444713e170c71c0c9430040e,"['JeanRochCoulon:', ' Remove email adress to avoid email robot spaming (#1094)']",6.0,0.0,1.0,3.0,FALSE,"['other', 'source']",18.0,5.0,12.0,0.0,0.0,18.0,18.0,12.0,12.0,0.0,0.0,17.0,9.0,0.0,12.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,2.5555556,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
410,0,43,1107ad1b3ebb60c87e6de74db3cd14563e8349a1,"['Zbigniew Chamski:', ' rvfi_tracer.sv: Terminate tests on write-into-tohost iso. ECALL instruction. (#1075)', '', '* Enable Spike-style test termination on write-to-TOHOST.', '', ""Get the address of TOHOST from the cmdline plus-arg 'tohost_addr'.  If the"", 'arg was not supplied, try to extract it from the preloaded ELF file if', 'given.', '', 'Retain termination on ECALL as a safeguard.', '', '* [test termination] Supply tohost addr only as plusarg.  Clean up code.', '', '* corev_apu/tb/dpi/SimDTM.cc: Remove DPI changes.', '* corev_apu/tb/dpi/elfload.cc: Ditto.', '* corev_apu/tb/rvfi_tracer.sv: Remove DPI dependencies.  Remove termination', ""  on ECALL.  Do not guess the address of 'tohost' from the ELF file."", '  Uniformize message formats.  Remove excess comments.', '', '* rvfi_tracer.sv: Reduce changes in whitespace wrt. master branch.', '', ""* [test termination] When checking for 'tohost', compare only phy address."", '', '* rvfi_tracer.sv: Remove info messages relative to tohost termination.', '', '---------']",16.0,4.0,1.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,12.0,4.0,0.0,0.0,0.0,0.0,17.0,9.0,0.0,5.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,3.0,2.5555556,0.0,0.8,0.0,0,0.0,1.0,0.0,0.0,0.0
411,0,43,ee95d884b2768d7d13d20e4a349eb488f70d1019,"['JeanRochCoulon:', ' Add mem_paddr information in RVFI (#1078)']",12.0,1.0,4.0,2.0,FALSE,['source'],7.0,3.0,7.0,0.0,0.0,29.0,14.0,1.0,0.0,1.0,0.0,29.0,10.0,1.0,8.0,0.0,14.0,1.0,0.0,4.0,1.0,0.0,2.0,2.1111112,1.0,0.875,0.0,0,0.0,1.0,0.0,0.0,0.0
412,0,43,5c691f4d20e6376ffd42885ff7419e7c74562445,"['JeanRochCoulon:', ' Fix popcount to be able to configure CVA6 with COMMIT_PORT=1 (#1068)']",22.0,2.0,3.0,2.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,2.0,7.0,0.0,0.0,0.0,0.0,30.0,7.0,2.0,11.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,1.4285715,1.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
413,0,43,ddba08098ca2430673db9b2fdd40f60f392e78a5,"['JeanRochCoulon:', ' Set scoreboard to 4 in cv32a60x configuration (#1065)']",23.0,1.0,2.0,2.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,10.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
414,0,43,dc9c9c201869301aff9fa519ec9c068ba58d401d,"['sbastien jacq:', ' Add PMP configuration (#1062)']",23.0,1.0,2.0,2.0,FALSE,['source'],9.0,2.0,9.0,0.0,0.0,19.0,5.0,0.0,0.0,7.0,0.0,21.0,9.0,0.0,20.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,1.0,18.0,0,0.0,1.0,0.0,0.0,0.0
415,0,43,c1c3f82f8890eeff7546006c943f489bccc47594,"['JeanRochCoulon:', ' Move ariane_cfg_t definition from ariane_pkg to in cva6_config_pkg (#1056)']",23.0,0.0,2.0,2.0,FALSE,['source'],9.0,2.0,9.0,0.0,0.0,78.0,39.0,0.0,0.0,9.0,3.0,30.0,9.0,1.0,19.0,1.0,6.0,0.0,0.0,1.0,0.0,0.0,4.0,1.6666666,1.0,1.0,17.0,0,0.0,1.0,0.0,0.0,0.0
416,0,43,5897c4892abb0c922524864121fac322808b9d75,"['sbastien jacq:', ' Add TLB entries in cva6 configuration (#1052)']",22.0,3.0,2.0,2.0,FALSE,['source'],9.0,2.0,9.0,0.0,0.0,28.0,4.0,0.0,0.0,8.0,0.0,21.0,10.0,0.0,18.0,1.0,7.0,0.0,0.0,1.0,0.0,0.0,1.0,1.5,0.0,1.0,16.0,0,0.0,1.0,0.0,0.0,0.0
417,0,43,b937f9456d2bf08a689534b0fed9f715a6c166f3,"['JeanRochCoulon:', ' Fix RVFI mem_wdata assignment (#1055)']",14.0,3.0,2.0,2.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,30.0,7.0,2.0,3.0,0.0,3.0,0.0,0.0,0.0,0.0,0.0,1.0,1.4285715,1.0,0.6666667,0.0,0,0.0,1.0,0.0,0.0,0.0
418,0,43,6d48bc6668532f1ea4d0e827b06da24f83c2587b,"['Nils Wistoff:', ' tb: Fix port width mismatch on AXI_USER_WIDTH and compile order for Questasim (#1043)']",8.0,3.0,1.0,2.0,TRUE,"['other', 'source']",2.0,2.0,1.0,0.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,8.0,0.0,0.0,11.0,2.0,21.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.90909094,4.0,0,0.0,1.0,0.0,0.0,1.0
419,0,43,de0db2cca94f8d1fddc74668db3148856c4f9efd,"['cathales:', ' Add pipe registers number for LOAD and STORE in HW configuration (#1041)']",16.0,2.0,1.0,2.0,FALSE,['source'],9.0,2.0,9.0,0.0,0.0,27.0,6.0,2.0,2.0,9.0,0.0,21.0,10.0,0.0,17.0,1.0,7.0,0.0,0.0,1.0,0.0,0.0,1.0,1.5,0.0,1.0,15.0,0,0.0,1.0,0.0,0.0,0.0
420,0,43,6995948e0a5bd24f4f921949d66e6d869ca0692d,"['sbastien jacq:', ' BHT optimized for fpga (#1039)', '', 'It counts and saves the saturation bits in D flip-flops for', 'the ASIC version and in a three-port asynchronous read memory', 'for the FPGA version.', 'FPGA flushing is not supported because the frontend module', 'flushing signal is not connected.']",16.0,2.0,1.0,2.0,FALSE,"['other', 'source']",4.0,4.0,3.0,1.0,0.0,213.0,37.0,46.0,5.0,26.0,0.0,26.0,14.0,6.0,16.0,1.0,2.0,10.0,7.0,0.0,2.0,1.5714285,21.0,2.7142856,1.6666666,1.0,14.0,0,0.0,1.0,0.0,0.0,1.0
421,0,43,84d978a4f6724ccf1b280c65a67fc2fca249c656,"['sbastien jacq:', ' Optimize regfile implementation for fpga target (#1038)']",7.0,0.0,5.0,1.0,FALSE,"['other', 'source']",3.0,1.0,2.0,1.0,0.0,190.0,30.0,40.0,0.0,11.0,2.0,53.0,16.0,3.0,4.0,1.0,2.0,3.0,3.0,1.0,1.6666666,1.0,14.0,1.6666666,1.5,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
422,0,43,5ae0086e1c40828ea141ad5e9be2492aec568187,"['sbastien jacq:', ' Add Fifo v3 to optimize fpga implementation in resource size (#1032)']",12.0,0.0,4.0,1.0,FALSE,"['other', 'source']",17.0,13.0,7.0,2.0,5.0,290.0,789.0,31.0,256.0,12.0,84.0,17.0,7.0,0.0,10.0,2.0,1.0,2.0,0.0,0.0,1.5,0.0,3.0,1.1428572,0.0,1.0,6.0,1,0.0,1.0,0.0,0.0,1.0
423,0,43,ca6d98be9818e7e26dd5b3aeebb9c8b79134ac99,"['Zbigniew Chamski:', ' Vendorize fpga-support submodule. (#1030)']",11.0,0.0,3.0,1.0,FALSE,"['other', 'doc', 'source']",44.0,16.0,17.0,44.0,0.0,3393.0,0.0,868.0,0.0,337.0,0.0,35.0,23.0,2.0,1.0,0.0,2.0,23.0,2.0,1.0,2.0,1.5,35.0,2.0,1.5,1.0,0.0,0,1.0,1.0,0.0,0.0,1.0
424,0,43,213df0c706eb7fb819c6c9801d335c0e139ccf4b,"['sbastien jacq:', ' BTB optimization for FPGA targets (#1016)']",13.0,3.0,3.0,12.0,FALSE,['source'],10.0,2.0,10.0,0.0,0.0,142.0,33.0,37.0,12.0,19.0,1.0,27.0,9.0,5.0,15.0,1.0,6.0,2.0,4.0,1.0,2.0,1.5,12.0,1.6666666,1.8,1.0,13.0,0,0.0,1.0,0.0,0.0,0.0
425,0,43,a1eca9fcdaa2b8d3befa5bb389e53db69c53bf42,"['Zbigniew Chamski:', ' Vendorize corev_apu submodules referenced by CVA6 core. (#1015)']",12.0,1.0,2.0,12.0,FALSE,"['doc', 'other', 'source']",78.0,18.0,53.0,68.0,0.0,19232.0,184.0,3934.0,0.0,1533.0,0.0,129.0,49.0,14.0,9.0,1.0,8.0,49.0,14.0,4.0,3.2857144,4.0,129.0,3.2857144,4.0,1.0,7.0,0,1.0,1.0,0.0,0.0,1.0
426,0,43,97ef5560e0eb199dc3619910da2b7c2610866f3a,"['JeanRochCoulon:', ' fix dm package dependency (#1011)']",17.0,4.0,2.0,12.0,TRUE,"['other', 'source']",14.0,5.0,4.0,1.0,0.0,73.0,53.0,23.0,0.0,7.0,0.0,271.0,50.0,6.0,14.0,1.0,6.0,0.0,0.0,1.0,0.0,0.0,2.0,1.68,1.6666666,1.0,12.0,1,0.0,1.0,0.0,0.0,1.0
427,0,43,70e5c202420f6915f47c18807ba166d7d7caf184,"['JeanRochCoulon:', ' Fix: move axi_adapter.sv file from core to corev_apu dir (#1009)']",16.0,4.0,2.0,12.0,TRUE,"['other', 'source']",12.0,12.0,2.0,1.0,1.0,472.0,470.0,89.0,89.0,48.0,48.0,59.0,32.0,0.0,7.0,0.0,0.0,32.0,0.0,0.0,2.1875,0.0,59.0,2.1875,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
428,0,43,b7ef37176a643428f8e2b2e5d09d68b91e98b5d2,"['Zbigniew Chamski:', ' Vendorize CVA6 core submodules (common_cells, FPU with related sub-modules) (#1007)']",11.0,4.0,2.0,12.0,FALSE,"['doc', 'other', 'config', 'source']",196.0,30.0,150.0,173.0,0.0,25898.0,463.0,6726.0,0.0,2393.0,0.0,88.0,48.0,7.0,6.0,0.0,6.0,48.0,7.0,1.0,2.6666667,2.0,88.0,2.6666667,2.0,1.0,0.0,0,1.0,1.0,0.0,1.0,1.0
429,0,43,433e5df0fceb385775268b9c76084f36cf95fd54,"['sbastien jacq:', ' Add scoreboard parameter to CVA6 configuration (#1002)']",14.0,2.0,5.0,11.0,FALSE,['source'],9.0,2.0,9.0,0.0,0.0,28.0,5.0,1.0,1.0,9.0,0.0,24.0,17.0,0.0,13.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.5882353,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
430,0,43,55596b54c7200194a0b87bebf3da08dafd1adde0,"['sbastien jacq:', ' Config cache fpga (#1000)', '', 'Create a FPGA configuration', 'Downsized caches from 4 to 2 ways in FPGA configuration']",13.0,4.0,4.0,11.0,FALSE,"['doc', 'other', 'source']",12.0,4.0,9.0,2.0,0.0,219.0,8.0,12.0,2.0,15.0,0.0,39.0,21.0,1.0,12.0,0.0,3.0,0.0,0.0,2.0,0.0,0.0,1.0,2.142857,1.0,1.0,0.0,0,1.0,1.0,0.0,0.0,1.0
431,0,43,613aba5705aba1f67026abc115318df16ddea29a,"['sbastien jacq:', ' Optimize FPGA memories (#989)']",23.0,1.0,2.0,11.0,FALSE,"['other', 'config', 'source']",21.0,15.0,7.0,6.0,1.0,849.0,72.0,283.0,27.0,90.0,5.0,35.0,23.0,2.0,4.0,0.0,1.0,23.0,2.0,0.0,1.8695652,1.0,35.0,1.8695652,1.0,1.0,0.0,0,0.0,1.0,0.0,1.0,1.0
432,0,43,7dcbbf862e3c6ca2b4f38edb5dd0249536182550,"['Nils Wistoff:', ' cache_subsystem: Parametrise AXI interface (#982)', '', 'Parametrise the AXI interface of CVA6. With this PR, both cache subsystems support variable AXI address widths. The write-through cache furthermore supports variable AXI data widths. Moreover, this PR includes a modular AXI testbench for the WT cache to test the introduced changes. The following configurations of the WT cache have been verified:', '', 'XLEN   Cacheline Width   AXI data width   AXI address width', '64                  128                     64                       64', '64                  128                   128                       52', '64                  512                   128                       64', '32                  512                   256                       48', '32                    64                     32                       48']",11.0,2.0,4.0,10.0,FALSE,"['other', 'source']",36.0,14.0,28.0,6.0,1.0,2020.0,418.0,228.0,58.0,192.0,39.0,271.0,50.0,6.0,11.0,0.0,28.0,4.0,3.0,4.0,2.0,1.0,24.0,2.1875,1.6666666,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
433,0,43,c5cc98d7abf134caa6374c9c2eae5d20254b42da,"['Tianrui Wei:', ' Bump CVA6 for OpenPiton, fix mmu issues (#968)', '', 'This PR does the following', '    1. Bump the filelist for OpenPiton for new directory layout', '    2. Remove AXI Interface for OpenPiton in the top level', '    3. Fix several issues in MMU discovered during address translation last year, the changes in core/mmu_sv39/mmu.sv are a joint effort between Jbalkind minho-pulp zarubaf niwis acostillado tianrui-wei', '    4. disable bitmanip by default', '    5. separate an ariane config package for openpiton synthesis. Some of  the previous changes makes ariane too big for openpiton, so we need to revert these changes', ""    6. Don't increase number of writeback ports (NR_WB_PORTS) when cvxif is  not enabled""]",22.0,3.0,2.0,10.0,TRUE,"['other', 'source']",8.0,6.0,7.0,1.0,0.0,228.0,158.0,16.0,3.0,11.0,2.0,26.0,22.0,1.0,10.0,1.0,14.0,0.0,0.0,4.0,0.0,0.0,3.0,2.1111112,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
434,0,43,50f8443aba54ff38731cad1f8d36dab30d44f3a2,"['JeanRochCoulon:', ' Add ""cause"" field in RVFI (#974)']",8.0,3.0,2.0,10.0,FALSE,['source'],4.0,3.0,4.0,0.0,0.0,21.0,4.0,0.0,0.0,0.0,0.0,20.0,9.0,1.0,5.0,0.0,14.0,1.0,0.0,4.0,1.0,0.0,2.0,2.3333333,1.0,0.8,0.0,0,0.0,1.0,0.0,0.0,0.0
435,0,43,91a4fcedcbcc6b821d7ba103e5043267395175b5,"['Zbigniew Chamski:', ' compressed_decoder.sv: Fix FP word L/S decompression as per ISA spec v2.2. (#957)', '', '* compressed_decoder.sv: Fix of word L/S as per ISA spec v2.2.', '* core/compressed_decoder.sv: Use word L/S patterns in FLW/FSW/FLWSP/FSWSP', '  expansions on RV32C.']",19.0,3.0,4.0,9.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,39.0,10.0,18.0,5.0,0.0,0.0,44.0,20.0,0.0,2.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,3.0,2.2,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
436,0,43,b784ac6ac2965b927d6e1c465e0d448b8ae7054e,"['JeanRochCoulon:', ' Fix the AXI_USER_WIDTH value and add some begin/end in frontend.sv (#961)']",17.0,3.0,4.0,9.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,22.0,8.0,0.0,0.0,0.0,0.0,27.0,9.0,1.0,9.0,0.0,6.0,0.0,0.0,1.0,0.0,0.0,6.0,1.6666666,1.0,0.8888889,0.0,0,0.0,1.0,0.0,0.0,0.0
437,0,43,75704ad91f0a6810cae190575bf68c317df70cda,"['JeanRochCoulon:', ' Cvvdev/dev/rvfi (#959)', '', '* Add load and store information to RVFI', '* Add rs1 and rs2 information to RVFI', '* Condition rvfi mem and rs1/rs2 information generation by RVFI_MEM', 'This add-on is requested by ISACOV and test termination.']",13.0,2.0,3.0,9.0,FALSE,['source'],9.0,3.0,9.0,0.0,0.0,136.0,19.0,10.0,4.0,11.0,0.0,51.0,15.0,2.0,8.0,0.0,14.0,1.0,0.0,4.0,1.0,0.0,3.0,2.25,1.5,0.875,0.0,0,0.0,1.0,0.0,0.0,0.0
438,0,43,1d93e179a36bf16aa3b26ee00f228ffb941fe04f,"['Nils Wistoff:', ' perf_counters: Explicit typecast for comparison (#943)', '', 'Comparing a logic vector to an enum causes some tools (e.g. Questasim)', 'to throw a mismatch error. Fix this by explicitly typecasting.']",15.0,0.0,1.0,9.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,21.0,15.0,1.0,3.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,2.0,1.7333333,1.0,0.6666667,0.0,0,0.0,1.0,0.0,0.0,0.0
439,0,43,ecbc2d3b6729f319dfbe759b277e7e2c38b2262a,"['Guillaume Chauvon:', ' Update to synthesis and simulation gate flow (#947)']",10.0,3.0,1.0,9.0,FALSE,"['other', 'source']",7.0,3.0,1.0,2.0,0.0,129.0,29.0,29.0,0.0,5.0,0.0,1.0,0.0,0.0,4.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
440,0,43,a22f0d3261c8b36f6cd53dfc3e5ba539b9419945,"['Zbigniew Chamski:', ' rvfi_tracer.sv: Fix log format of FP regs written by compressed insns. (#945)', '', 'This PR modifies the generation of logs from RTL testbench.', 'Previously, the names of FP registers written by compressed instructions were incorrectly printed as integer register names.', 'This change extends the FP-specific printing format to destination regs of both uncompressed and compressed', 'instructions that set an FP register.']",10.0,3.0,1.0,9.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,5.0,2.0,2.0,1.0,0.0,0.0,12.0,5.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.8,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
441,0,43,0937dad0ae65bb8f87edd305337ca49e6b65ec51,"['Andr Sintzoff:', ' perf_counters.sv: unimplemented mhpmcounters shall be read-only 0 (#940)', '', 'see The RISC-V Instruction Set Manual Volume II: Privileged Architecture', 'Version 20211203', '', '3.1.1 Hardware Performance Monitor', 'All counters should be implemented, but a legal implementation is to make', 'both the counter and its corresponding event selector be read-only 0.']",9.0,1.0,3.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,1.0,1.0,0.0,0.0,0.0,21.0,15.0,1.0,2.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,2.0,1.7333333,1.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
442,0,43,19f64cac1fffd0931383c3f48dae8f7ca598b8b3,"['Guillaume Chauvon:', ' cvxif_fu.sv: add register to hold illegal instruction information (#939)', '', 'It avoids that result from cvxif and illegal instruction use wb bus at the same time']",9.0,1.0,3.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,39.0,13.0,2.0,1.0,2.0,0.0,7.0,2.0,0.0,2.0,0.0,0.0,1.0,0.0,1.0,1.0,0.0,5.0,1.0,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
443,0,43,0322b21fee733f53fe7f61e1c2ba2d18aafb3fde,"['Guillaume Chauvon:', ' decoder: add missing default case for BITMANIP (#938)']",9.0,1.0,3.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,200.0,185.0,0.0,7.0,1.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,3.735135,0.0,0.85714287,5.0,0,0.0,1.0,0.0,0.0,0.0
444,0,43,5b624278fb54ebd64d416f39cfec9aee368c715a,"['Muhammad Ijaz:', ' Removing redundant RTL from multiplier file (#937)']",14.0,0.0,1.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,0.0,4.0,0.0,1.0,0.0,1.0,15.0,2.0,2.0,3.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,1.0,0.6666667,0.0,0,0.0,1.0,0.0,0.0,0.0
445,0,43,cbeec76b237e9e5c30dcb738ef473225de9871e5,"['Guillaume Chauvon:', ' decoder.sv: fix sfence.vma when rs1 != 0 (#933)', '', 'unlike other instructions with minor opcode == PRIV,', 'SFENCE.VMA do not check for rs1 != 0.', 'Only check for rd !=0 to raise illegal instruction']",17.0,2.0,3.0,7.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,199.0,185.0,0.0,6.0,1.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,3.735135,0.0,0.8333333,4.0,0,0.0,1.0,0.0,0.0,0.0
446,0,43,e4b903d3999552538c0c340633573e089917e834,"['Moritz Schneider:', ' Fix exception type on PMP check during PTW (#908)', '', 'Fixes #906', '', 'According to the spec:', '> If accessing pte violates a PMA or PMP check, raise an access-fault', '> exception corresponding to the original access type.', '', 'Found by @Phantom1003 and @ProjectDimlight']",16.0,4.0,2.0,7.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,2.0,1.0,1.0,0.0,0.0,26.0,22.0,0.0,2.0,1.0,3.0,0.0,0.0,1.0,0.0,0.0,2.0,1.9545455,0.0,0.5,0.0,1,0.0,1.0,0.0,0.0,0.0
447,0,43,441e312090cb303c9a1721c312bd6198381074ff,"['Yan:', ' fix sfence.vma decoder (#921)']",16.0,4.0,2.0,7.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,199.0,185.0,0.0,5.0,1.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,3.735135,0.0,0.8,3.0,1,0.0,1.0,0.0,0.0,0.0
448,0,43,6b1bfa4d0710872dd40bc14a63f04ad94a92c0f1,"['Yan:', ' fix dret decoder (#922)']",16.0,4.0,2.0,7.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,199.0,185.0,0.0,4.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,3.735135,0.0,0.75,0.0,0,0.0,1.0,0.0,0.0,0.0
449,0,43,a09e222787eae75ac582ef3ef27270b57fc6ef75,"['Yan:', ' fix fence(.i) decoder (#923)']",10.0,4.0,2.0,7.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,0.0,3.0,0.0,0.0,0.0,1.0,199.0,185.0,0.0,3.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,3.735135,0.0,0.6666667,0.0,0,0.0,1.0,0.0,0.0,0.0
450,0,43,0d20662f8d15a3f226f2c53285e53c8ef64f0866,"['M-Ijaz-10x:', ' Adding Support for Zba, Zbb, Zbc and Zbs extensions to CVA6 (#878)']",22.0,2.0,1.0,7.0,FALSE,['source'],5.0,2.0,5.0,0.0,0.0,349.0,43.0,81.0,5.0,24.0,7.0,200.0,186.0,2.0,7.0,0.0,2.0,14.0,2.0,1.0,2.6666667,1.0,24.0,3.7258065,1.0,0.85714287,0.0,0,0.0,1.0,0.0,0.0,0.0
451,0,43,e4029124ba21e8a2218d38331433ec870af6ed77,"['Guillaume Chauvon:', ' Enable CVXIF for target cv32a60X and add renaming for cvxif when using 3 operands (#925)', '', '* re_name.sv: add condition related to CVXIF to rename 3rd operand', '* cv32a60x_pkg.sv: set CVXIFEn to 1']",11.0,3.0,5.0,6.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,6.0,1.0,0.0,3.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,2.0,1.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
452,0,43,0237e0c7030ab47da01794f0b062801be4dd8700,"['JeanRochCoulon:', ' Cvvdev/dev/formating4 (#920)', '', 'Several format cleanings:', '- split load_store_unit.sv to create lsu_bypass.sv', '- add several ""begin"" and ""end""']",22.0,1.0,4.0,6.0,FALSE,"['other', 'source']",13.0,2.0,8.0,1.0,0.0,153.0,122.0,29.0,16.0,18.0,17.0,271.0,50.0,6.0,4.0,0.0,14.0,0.0,0.0,4.0,0.0,0.0,8.0,2.1111112,1.6666666,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
453,0,43,fb29b4e7ee8c75beb919543f860f660f53d83e9f,"['Yannick Casamatta:', ' csr_regfile, instret signal bad lenght when 32bits (#918)']",9.0,1.0,4.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,271.0,50.0,6.0,3.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.68,1.6666666,0.6666667,0.0,0,0.0,1.0,0.0,0.0,0.0
454,0,43,7a745dcf65e7169cd6038cb5019706ba5f538d13,"['JeanRochCoulon:', ' Add cv32a60x platform configuration (#907)']",14.0,4.0,2.0,6.0,FALSE,"['other', 'source']",7.0,2.0,6.0,2.0,0.0,231.0,6.0,13.0,5.0,20.0,0.0,21.0,9.0,0.0,6.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
455,0,43,497fdf4bff9319fb5850478d11787d626c6fde62,"['Guillaume Chauvon:', ' Fix tc_srams paths (#892)', '', '* cva6_synth.tcl: fix set_input_delay and set_output_delay tc_sram paths', '* ariane_tb.cpp;.sv: [Fix tc_srams] change path for user memory preload']",22.0,0.0,5.0,5.0,TRUE,"['other', 'source']",3.0,2.0,1.0,0.0,0.0,6.0,6.0,1.0,1.0,0.0,0.0,6.0,0.0,3.0,4.0,0.0,2.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,2.0,0.75,0.0,0,0.0,1.0,0.0,0.0,1.0
456,0,43,b5486b2aecb4192a1058421550d34b1de7685638,"['Steffen Persvold:', ' Add support for ""high"" counter CSRs in 32-bit mode (#847)', '', '* Add support for ""high"" counter CSRs in 32-bit mode', '', 'In 32bit mode MCYCLEH, MINSTRETH, CYCLEH, TIMEH and INSTRETH are', 'used to return the most significant 32-bit value of the counters', 'which are now always 64-bit wide.', '', '* Enable writing of MCYCLEH and MINSTRETH CSRs']",10.0,3.0,2.0,5.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,19.0,8.0,0.0,0.0,0.0,0.0,271.0,50.0,6.0,3.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.68,1.6666666,0.6666667,0.0,0,0.0,1.0,0.0,0.0,0.0
457,0,43,4a5270124b364813ab755b6bf1c62401556203af,"['Guillaume Chauvon:', ' cva6.sv: change RVFI exception signal (#873)']",8.0,3.0,2.0,5.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,16.0,16.0,0.0,0.0,0.0,0.0,20.0,9.0,1.0,2.0,0.0,14.0,0.0,0.0,4.0,0.0,0.0,1.0,2.1111112,1.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
458,0,43,958623fd00f188596ab7a24bdde73d4fa7325e7a,"['Guillaume Chauvon:', ' wt_dcache_wbuffer.sv: remove init for user (#870)']",14.0,4.0,5.0,4.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,0.0,1.0,0.0,0.0,0.0,0.0,35.0,11.0,4.0,4.0,0.0,3.0,0.0,0.0,2.0,0.0,0.0,1.0,1.9090909,1.25,0.75,0.0,0,0.0,1.0,0.0,0.0,0.0
459,0,43,520e5722874b00a5e1e8d253d7d8a17104825d73,"['JeanRochCoulon:', ' Replace SyncDpRam by tc_ram (#861)']",20.0,3.0,4.0,4.0,FALSE,"['doc', 'source', 'test', 'config', 'other']",82.0,21.0,56.0,24.0,35.0,2150.0,1409.0,507.0,420.0,256.0,172.0,33.0,11.0,15.0,4.0,0.0,21.0,11.0,15.0,5.0,3.0,2.2,33.0,3.0,2.2,1.0,0.0,0,1.0,1.0,1.0,1.0,1.0
460,0,43,603846002b8ebe1f7d4452613164358a4d7f3eec,"['Gchauvon:', ' ariane_pkg.sv: Fix LOG2_INSTR_PER_FETCH when RVC is disable (#860)']",10.0,3.0,3.0,4.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,21.0,9.0,0.0,5.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.8,0.0,0,0.0,1.0,0.0,0.0,0.0
461,0,43,9c5d4ddbce50abc58110dff1ebc639da603ec820,"['JeanRochCoulon:', ' Add `user` field between memory and caches (#857)', '', '* wt_dcche_wbuffer.sv: fix assert', '', '* Many files: Add user between memories and cva6', '', '* Update std_nbdcache.sv', '', 'Make wb cache work', '', '* Update setup.sh']",12.0,2.0,3.0,4.0,TRUE,"['config', 'doc', 'source', 'test']",27.0,9.0,23.0,0.0,1.0,284.0,68.0,29.0,6.0,20.0,15.0,47.0,27.0,4.0,4.0,0.0,28.0,1.0,0.0,5.0,1.0,0.0,3.0,2.142857,2.0,0.75,0.0,0,1.0,1.0,1.0,1.0,0.0
462,0,43,7e4a4ec139174af0732b91d29028bffdebcb9435,"['sbastien jacq:', ' Dev dcache 32bits (#849)', '', 'Reduce dcache data output width from 64 to 32 bits in cv32a6 configuration']",14.0,0.0,2.0,4.0,FALSE,['source'],14.0,4.0,14.0,0.0,0.0,227.0,147.0,29.0,16.0,17.0,3.0,45.0,26.0,4.0,3.0,0.0,6.0,2.0,0.0,2.0,1.0,0.0,2.0,2.1153846,1.25,0.6666667,0.0,0,0.0,1.0,0.0,0.0,0.0
463,0,43,aa39921c7a9211c2a908a9744f8d9d4c2870a3e0,"['sbastien jacq:', ' Make C extension optional (#833)']",16.0,4.0,4.0,3.0,FALSE,['source'],10.0,3.0,10.0,0.0,0.0,248.0,133.0,68.0,37.0,17.0,4.0,27.0,9.0,4.0,2.0,0.0,6.0,4.0,3.0,1.0,2.5,1.0,9.0,1.6666666,2.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
464,0,43,7e486e4602a4e716da8ae0a425dfb43fac2f5729,"['Luca Colagrande:', ' :bug: wb_dcache: Fix unaligned SC return data bug (#838)', '', 'When a store-conditional fails due to a missing reservation,', 'by specification it must return a non-zero value.', ""Previously a value of 64'b1 was returned by the axi_adapter."", ""However, when an atop's address is non-64bit-aligned, the return data"", 'has to be realigned. This realignment causes the lower half-word', ""being lost, and the return datum taking a value of '0."", '', ""This commit fixes the bug by returning {64{1'b1}} from the axi_adapter.""]",7.0,1.0,3.0,3.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,16.0,6.0,6.0,4.0,0.0,0.0,58.0,32.0,0.0,3.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,2.1875,0.0,0.6666667,0.0,0,0.0,1.0,0.0,0.0,0.0
465,0,43,f50e4dd71e5d45967f2b87796bdf4a483313cc40,"['Luca Colagrande:', ' wb_dcache: Forward `atomic transactions` to AXI (#777)', '', '* wb_dcache: Forward ""atomic transactions"" to AXI', '', '* Correct bugs', '', '* Forward LR/SC atomics', '', '* Fix CI', '', '* miss_handler: Route AMO port through arbiter', '', '* axi_adapter: Correct LOAD AMOs handling', '', 'Accept read data only after (or together) handshake on B channel', '', '* Restore old ID', '', '* Correct atop encodings', '', '* Correct AMOs AXI ID', '', '* Correct wb_dcache testbench', '', ""Previously not comparing AMOs at all! Due to amo_exp_resp being 'x"", '', '* Realign and sign extend 32b request rdata', '', '* Use axi_pkg definitions for ATOPs encoding', '', '* Remove whitespace', '', '* wb_dcache: Style corrections']",16.0,2.0,2.0,3.0,TRUE,"['other', 'config', 'source']",18.0,16.0,7.0,0.0,0.0,372.0,266.0,62.0,43.0,30.0,8.0,58.0,32.0,3.0,2.0,0.0,28.0,8.0,0.0,3.0,3.125,0.0,14.0,2.1875,1.6666666,0.5,0.0,0,0.0,1.0,0.0,1.0,1.0
9647,1,27,b3118121b87bd9187c9ed54905255c8de818dead,"['[edn/dv] check commands on EDN-CSRNG interface', '', 'Signed-off-by: Hakim Filali <hfilali@lowrisc.org>']",9.0,3.0,1.0,9.0,FALSE,"['other', 'source']",7.0,4.0,6.0,0.0,0.0,370.0,2.0,49.0,0.0,48.0,0.0,68.0,55.0,5.0,62.0,4.0,1.0,37.0,3.0,0.0,3.4324324,3.6666667,36.0,3.490909,3.6,0.2857143,0.5,0,0.0,1.0,0.0,0.0,1.0
9660,1,26,e37483843b86f5971c30396659987c17353eb774,"['[prim_onehot,cov] Fix coverage when AddrCheck == 0', '', 'The prim_onehot_check_if_proxy class can be instantiated when AddrCheck is either on or off. When it is off it should result in no coverage holes for the cp_onehot_addr_fault coverpoint. The previous implementation set option.at_least to zero in this case, which caused a runtime warning. This implementation creates two derived classes from prim_onehot_check_if_proxy, one that is equivalent to the prior class for AddrCheck == 1, and one whose embedded covergroup does not have cp_onehot_addr_fault for AddrCheck == 0.', '', 'This removes the option.at_least setting, thus a problematic warning.', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",19.0,0.0,4.0,9.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,85.0,27.0,11.0,7.0,12.0,2.0,10.0,1.0,0.0,8.0,1.0,1.0,0.0,0.0,1.0,0.0,0.0,3.0,1.0,0.0,0.375,0.0,0,0.0,1.0,0.0,0.0,0.0
9661,1,32,efea9f84682c75f700907b39a1dd36f8164903e4,"['[rv_dm,dv] Add whereto check to halt_resume testplan', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",13.0,0.0,4.0,9.0,FALSE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,10.0,4.0,0.0,0.0,0.0,0.0,24.0,6.0,1.0,23.0,6.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,1.0,0.10526316,0.0,0,0.0,1.0,0.0,0.0,1.0
9666,1,21,e31625eab1b85721bfbd8b0430903f41d28ee5d9,"['[ast] solving two cdc issues', '', 'Signed-off-by: Eran Meisner <eran.meisner@nuvoton.com>']",10.0,0.0,4.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,18.0,4.0,1.0,0.0,2.0,0.0,7.0,1.0,0.0,18.0,1.0,11.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,0.0,0.22222222,1.0,0,0.0,1.0,0.0,0.0,0.0
9676,1,32,8b1a18ceef3cf0c027666f3c42135d74c7b921a1,"['[flash_ctrl,dv] fix cs reg fail', '', 'All error tests using for loop have potential issue with', 'alert agent random response delay.', 'The issue is while current alert thread waiting for hand shake to finish,', 'another alert comes in or set_exp_alert is called.', 'This will start the next alert thread and overlaped with previous alert thread.', 'Using fast_rcvr knob can reduce the chance but not a complete solution.', 'As this failure, sometimes it is required to explicit guard time before two back to back', 'alert monitoring thread.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",1.0,0.0,4.0,9.0,TRUE,"['other', 'source']",2.0,2.0,1.0,0.0,0.0,3.0,0.0,1.0,0.0,0.0,0.0,10.0,0.0,0.0,56.0,13.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.8035714,1.0,1,0.0,1.0,0.0,0.0,1.0
9719,1,52,1b16ca2122d956f4b1f909ba2e996b01ff22001e,"['[reggen] Add mubi support SWAccess that sets/clears a reg', '', 'Signed-off-by: Robert Schilling <rschilling@rivosinc.com>']",13.0,2.0,5.0,8.0,FALSE,"['other', 'source']",50.0,45.0,47.0,0.0,0.0,10443.0,5173.0,3.0,2.0,1.0,0.0,10.0,25.0,4.0,83.0,3.0,11.0,16.0,4.0,2.0,1.75,2.0,9.0,2.12,3.0,0.5,0.0,0,0.0,1.0,0.0,0.0,1.0
9729,1,7,7aeb4c26764e518051e2cb8d9b3934046021285f,"['[RV_DM]Dataaddr_rw_access Test', '', 'This test verify rw access of data registers through memory mapped dataaddr registers.', '', 'Signed-off-by: Basit Mehmood <basit.impare@gmail.com>']",10.0,3.0,2.0,9.0,FALSE,"['source', 'other']",5.0,4.0,2.0,1.0,0.0,50.0,0.0,4.0,0.0,4.0,0.0,1.0,0.0,0.0,33.0,6.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.4,0,0.0,1.0,0.0,0.0,1.0
9745,1,26,f4f5d980640c9c1d8891730b23a75dc914990de2,"['[dv/pwrmgr] Allow transitions to invalid fsm state', '', 'Some tests inject transitions to an invalid state at random, so SVAs that expect', 'specific transitions need to allow for transitions to invalid states.', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",15.0,6.0,3.0,9.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,11.0,4.0,2.0,0.0,1.0,0.0,1.0,0.0,0.0,14.0,3.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,0.35714287,0.333333333,0,0.0,1.0,0.0,0.0,0.0
9748,1,32,4fb9ab5f31c7d12bc419fb014cbe4768815b0c1d,"['[otp_ctrl,dv] Add virtual to uncorr comp function', '', 'Closed source can generate uncorr data with different mechanism.', 'Make a separate function to override in closed source environment.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",22.0,3.0,2.0,9.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,9.0,4.0,2.0,0.0,0.0,1.0,148.0,117.0,5.0,128.0,1.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,7.5384617,7.0,0.0078125,0.0,0,0.0,1.0,0.0,0.0,0.0
9753,1,53,088eee0df00b924debe357fca84b4c23cad1fa33,"['[clkmgr,dv] Avoid passing a mubi4_t as a uvm_reg_data_t output arg', '', ""I don't think this is technically allowed by the standard, and it"", 'causes Xcelium to choke on the code. Casting explicitly like this', 'seems to sort things out.', '', 'Signed-off-by: Rupert Swarbrick <rswarbrick@lowrisc.org>']",16.0,3.0,5.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,3.0,0.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
9754,1,32,7e8c5d5e23afc0a5efaefd9c7f3b14c1832d225b,"['[flash_ctrl,dv] add page number ot direct read task', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",18.0,3.0,2.0,9.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,2.0,0.0,0.0,0.0,0.0,175.0,85.0,10.0,40.0,6.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,1.5764706,2.4,0.875,0.833333333,0,0.0,1.0,0.0,0.0,0.0
9782,1,55,864bd870cc17d63244ed27f6034b1bac72f1dbb3,"['[dv,chip] Increase timeout inside enable_small_rma()', '', 'Signed-off-by: Sharon Topaz <sharon.topaz@nuvoton.com>']",11.0,2.0,2.0,9.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,72.0,23.0,10.0,108.0,11.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,3.6956522,2.9,0.018518519,0.090909091,0,0.0,1.0,0.0,0.0,0.0
9793,1,19,97657518db4ae1830fecb11603a46c57a6c03aba,"['[dv/rom/lc] Add some delay after reset in lc_raw_unlock_vseq', '', 'Signed-off-by: Eitan Shapira <eitanshapira89@gmail.com>']",17.0,0.0,2.0,9.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,0.0,2.0,0.0,0.0,0.0,4.0,0.0,0.0,6.0,3.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.33333334,0.333333333,1,0.0,1.0,0.0,0.0,0.0
9799,1,55,48542e7488c54e0c6884792fa7dc0f25ee27ce16,"['[jtag,dv] Change the way tck clock is generated', '', 'Signed-off-by: Sharon Topaz <sharon.topaz@nuvoton.com>']",11.0,6.0,2.0,9.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,7.0,3.0,0.0,0.0,1.0,1.0,4.0,0.0,0.0,13.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.07692308,1.0,1,0.0,1.0,0.0,0.0,0.0
9810,1,53,a1dee3abf239dbc5a7125a007d473ed3961204ee,"['[alert_handler,dv] Tweak clocking block used in wait_alert_init_done', '', 'This task expects to see the alert_tx differential signal go high and', 'then low again. This is reasonable enough, but that signal is actually', ""driven in alert_receiver_driver.sv, where it's synchronised with the"", 'async clock.', '', 'In alert_monitor.sv, we were reading it in a clocking block that is', 'synchronised with the main (possibly slower) clock. It turns out that', 'some seeds cause this short pulse of ""on; then off"" to be missed,', 'causing the test using alerts to get stuck while it waits for them to', 'initialise.', '', 'This commit switches things so that we wait for the signal without', 'using a clocking block at all. We then wait for a posedge on', 'the (main) clock so that everything stays with the same timing.', '', ""I've also shuffled the comments around, which I think makes the code"", 'slightly easier to understand.', '', 'Signed-off-by: Rupert Swarbrick <rswarbrick@lowrisc.org>']",12.0,2.0,3.0,7.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,12.0,11.0,7.0,5.0,0.0,0.0,23.0,8.0,1.0,38.0,3.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.125,1.0,0.02631579,0.333333333,1,0.0,1.0,0.0,0.0,0.0
9812,1,53,4f61c3c0aa72f8f8ad0bf889f5dd705d8d496111,"['[otbn,dv] Strengthen otbn_ctrl_redun_vseq check', '', ""This test was passing if a run happened not to inject an error. It's"", 'probably easier to reason about the feature if we fail the test in', ""this case. (Obviously, we'll need to tweak things to ensure that"", ""we *do* inject an error, but that's a different problem)."", '', 'Signed-off-by: Rupert Swarbrick <rswarbrick@lowrisc.org>']",12.0,1.0,2.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,14.0,0.0,4.0,0.0,4.0,0.0,25.0,4.0,0.0,14.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,0.0,0.35714287,1.0,1,0.0,1.0,0.0,0.0,0.0
9814,1,32,ca688e1ba13c81fa46189f46dbc81402e8040077,"['[flash_ctrl,dv] fix rd_path integrity test', '', 'Inject error to all cache buffer.', 'Cache buffers are release randomly.', 'So add error to buffer[0] does not guarantee integrity error.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",16.0,3.0,1.0,9.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,8.0,9.0,0.0,1.0,0.0,2.0,4.0,1.0,0.0,9.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,0.0,0.8888889,1.0,1,0.0,1.0,0.0,0.0,0.0
9824,1,60,2741ba12c2f61b9fabba61f5bf21f540d94947c2,"['[test_rom] align clk jitter enablement between test ROM and ROM', '', 'The test ROM now reads the jittery clk enablement field from OTP to', 'perfrom the enablement, same as the ROM. This fixes #19580.', '', 'Signed-off-by: Tim Trippel <ttrippel@google.com>']",16.0,1.0,1.0,9.0,FALSE,"['other', 'source']",8.0,3.0,1.0,0.0,0.0,9.0,36.0,1.0,7.0,0.0,1.0,72.0,23.0,10.0,107.0,11.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,3.6956522,2.9,0.33333334,1.0,1,0.0,1.0,0.0,0.0,1.0
9840,1,27,18426d5a3481cea2ed5ec896a7f0b5d1129d6dae,"['[edn,dv] Fix type of `mailbox` in `edn_disable_auto_req_mode_vseq`', '', 'Signed-off-by: Hakim Filali <hfilali@lowrisc.org>']",12.0,4.0,1.0,9.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,3.0,0.0,0.0,0.0,0.0,6.0,1.0,0.0,6.0,2.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.16666667,0.5,1,0.0,1.0,0.0,0.0,0.0
9841,1,45,6585d934a0539531f932415a0a1f190062602c5c,"['[RV_DM] Updated HALTED and RESUMING test', '', 'Fixing HALTED and RESUMING register issues in halted and resuming test.', '', 'Signed-off-by: Musawir Hussain <Musawir745@gmail.com>']",16.0,5.0,1.0,9.0,FALSE,['source'],3.0,1.0,3.0,0.0,0.0,8.0,6.0,0.0,0.0,0.0,0.0,3.0,0.0,0.0,15.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,0.0
9855,1,53,46087e3d30b17b0d74a830136304db763696581e,"['[dv] Iterate over a shorter list of CSRs in shadow reg errors test', '', 'This test sequence times out (in simulated time) some of the time in', 'our nightlies. In particular, this happens for alert_handler at the', 'moment.', '', 'The problem turns out to be that the test iterates over all the CSRs', ""and pokes them in turn. We don't really expect any inter-CSR"", 'interactions, so this is just a quick way to get through everything in', '""one test"". Unfortunately, alert_handler has 182 CSRs and this takes a', ""while. In local testing, I think we're taking about 3ms of simulated"", ""time per CSR. With 182 CSRs, that's ~546ms, which is more than the"", '500ms default timeout in uvm-phase.svh!', '', 'This patch switches the code to iterate over a shorter list of CSRs.', ""If we have a block with lots of CSRs, we'll need to run the test more"", 'times (in parallel!) to get the coverage we expect, but that should be', 'less brittle than the current approach.', '', 'Signed-off-by: Rupert Swarbrick <rswarbrick@lowrisc.org>']",15.0,3.0,5.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,13.0,3.0,6.0,0.0,1.0,0.0,0.0,0.0,0.0,20.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,3.0,0.0,0.0,0.05,0.5,1,0.0,1.0,0.0,0.0,0.0
9876,1,32,9a3d1ae2201e047d02163b67cab09ac30e98f752,"['[flash_ctrl,dv] fix rand_ops test', '', 'Closed source flash info1 cannot be programmed nor erased', 'in normal operation.', 'Add virtual keyword for erase_bank and override from', 'closed source env to skip info1 erase.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",21.0,2.0,5.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,1.0,3.0,0.0,0.0,0.0,129.0,78.0,8.0,63.0,3.0,2.0,0.0,0.0,1.0,0.0,0.0,1.0,2.2948718,1.875,0.52380955,1.0,1,0.0,1.0,0.0,0.0,0.0
9888,1,7,21b873302c4eba1a9ce182297b96f6d23280662a,"['[RV_DM]cmderr_halt_resume_test', '', 'This test verify that generating command error will set corresponding cmderr bit of abstractcs register to 4.', '', 'Signed-off-by: Basit Mehmood <basit.impare@gmail.com>']",13.0,3.0,4.0,8.0,FALSE,"['source', 'other']",6.0,4.0,3.0,1.0,0.0,80.0,23.0,4.0,0.0,5.0,0.0,3.0,0.0,0.0,31.0,6.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
9895,1,45,806815a18389a9eb74a9c878ef504f81892d450a,"['[RV_DM] Hart unavailable test', '', 'This test verifies whether the debugger can read the status of an unavailable', ' hart.', '', 'Signed-off-by: Musawir Hussain <Musawir745@gmail.com>']",12.0,1.0,5.0,8.0,FALSE,"['source', 'other']",5.0,4.0,2.0,1.0,0.0,40.0,1.0,4.0,0.0,5.0,0.0,1.0,0.0,0.0,30.0,6.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
9900,1,45,0773985f85fd800dab1a1cabee084b2ca4cc731f,"['[RV_DM] Hart resuming test', '', 'This test verifies the resuming status of the halted hart.', '', 'Signed-off-by: Musawir Hussain <Musawir745@gmail.com>']",15.0,0.0,4.0,8.0,FALSE,"['source', 'other']",5.0,4.0,2.0,1.0,0.0,59.0,0.0,6.0,0.0,5.0,0.0,1.0,0.0,0.0,29.0,5.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
9902,1,45,a23f5d6d7db764debc879c163618e52c913bdfbc,"['[rv_dm] included seq to seq list', '', 'included rv_dm_mem_tl_access_halted_vseq to rv_dm_vseq_list', '', 'Signed-off-by: Musawir745 <Musawir745@gmail.com>', 'Signed-off-by: Musawir Hussain <Musawir745@gmail.com>']",13.0,2.0,2.0,8.0,FALSE,"['source', 'other']",4.0,3.0,2.0,0.0,0.0,13.0,7.0,3.0,0.0,3.0,2.0,1.0,0.0,0.0,17.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
9905,1,32,e04ce36b8730756bc0aeb699e09ccddc73e67e74,"['[flash_ctrl,dv] env update for new closed source tests', '', 'Add `virtual` for method override from cs env.', 'Add more comments and task for more visibility.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",15.0,6.0,4.0,8.0,FALSE,['source'],6.0,2.0,6.0,0.0,0.0,39.0,19.0,5.0,1.0,3.0,1.0,175.0,85.0,11.0,88.0,11.0,2.0,0.0,0.0,0.0,0.0,0.0,2.0,2.108108,2.4,1.0,1.0,1,0.0,1.0,0.0,0.0,0.0
9914,1,26,182f51b528a9dd1f03f4de80effa1cada107e5c5,"['[dv/clkmgr] Ignore coverage crosses that are unrealistic', '', 'The CSRs cannot be modified in low power since the CPU is off.', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",6.0,4.0,2.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,8.0,2.0,3.0,0.0,0.0,0.0,4.0,0.0,0.0,14.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.9285714,1.0,0,0.0,1.0,0.0,0.0,0.0
9917,1,45,7d5f36f4e351197ba435d289a5849ea4721640d5,"['[RV_DM] Command error exception test', '', 'This test verifies the handling of command error when an exception occurs during', 'the execution of the command.', '', 'Signed-off-by: Musawir Hussain <Musawir745@gmail.com>']",12.0,3.0,4.0,8.0,FALSE,"['source', 'other']",5.0,4.0,2.0,1.0,0.0,41.0,0.0,5.0,0.0,5.0,0.0,1.0,0.0,0.0,27.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
9928,1,63,e61b4ef9224e82c88122edc0c022b3cd64cc443f,"['[chip_if]-fixed force adc_d_o method and added method to test', '', 'Signed-off-by: Tom Houri <tom.houri@nuvoton.com>']",20.0,2.0,4.0,8.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,3.0,22.0,0.0,0.0,0.0,0.0,81.0,6.0,3.0,71.0,10.0,12.0,0.0,0.0,5.0,0.0,0.0,1.0,1.3333334,1.0,0.14285715,0.0,0,0.0,1.0,0.0,0.0,0.0
9929,1,7,e9ba8b38fad7f708738cf29e37ac115774e45ac1,"['[RV_DM]cmderr_not_supported_test', '', 'This test verify that if try to execute abstract command that is not supported will result in cmderr field of abstractcs register set to 2.', '', 'Signed-off-by: Basit Mehmood <basit.impare@gmail.com>']",16.0,2.0,4.0,8.0,FALSE,"['source', 'other']",5.0,4.0,2.0,1.0,0.0,44.0,0.0,3.0,0.0,4.0,0.0,1.0,0.0,0.0,26.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
9967,1,54,9382703464459578d91a385decea380a4fb3d188,"['[USBDEV] CSR TEST', '', 'Verifying USBdev registers reset behavior and validating proper CSR read/write functionality.', '', 'Signed-off-by: Sarah Mazhar <sarah.mazhar60@gmail.com>']",23.0,1.0,4.0,8.0,FALSE,"['other', 'source']",3.0,2.0,2.0,1.0,0.0,18.0,1.0,5.0,0.0,4.0,0.0,1.0,0.0,0.0,6.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
10009,1,55,3547306ee44ea010984bb75df07013056b6b6a26,"['[dv,chip] Increase timeout for RMA mode', '', 'Signed-off-by: Sharon Topaz <sharon.topaz@nuvoton.com>', '', 'Revert run_timeout_minsv and sw_test_timeout changes', '', 'Signed-off-by: Sharon Topaz <sharon.topaz@nuvoton.com>']",20.0,6.0,3.0,8.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,3.0,3.0,0.0,0.0,0.0,0.0,72.0,23.0,10.0,106.0,10.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,3.6956522,2.9,0.05882353,0.2,1,0.0,1.0,0.0,0.0,0.0
10020,1,32,e7843407ad54c96c3ccd26c94ff9417a07bb53d8,"['[flash_ctrl,dv] hardening read path error injection', '', 'Same issue as #19268 has been observed. Hardening error injection.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",5.0,0.0,2.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,8.0,1.0,0.0,1.0,0.0,3.0,1.0,0.0,8.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.875,1.0,1,0.0,1.0,0.0,0.0,0.0
10027,1,26,7d0117c19f9931a32a44d51c4737f04ee61556be,"['[dv/clkmgr] Add test for regwen functionality', '', 'This test fills some coverage holes towards V3.', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",18.0,3.0,2.0,8.0,FALSE,"['source', 'other']",7.0,4.0,4.0,1.0,0.0,115.0,25.0,16.0,0.0,7.0,0.0,40.0,8.0,7.0,55.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,3.0,1.2,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
10028,1,26,e8c303fafb5838409e8fbf001d4ecaa6bb1807e0,"['[dv/clkmgr] Fix occasional clkmgr_peri test failure', '', 'Wait some cycles before changing clk_enables CSR again to make sure the', 'side-effects are visible in the outputs. Otherwise the random setting of', 'the clock for the CSR block can occasionally be too fast and the slower', ""clocks won't have time to be disabled in the outputs."", '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",6.0,4.0,2.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,0.0,3.0,0.0,0.0,0.0,2.0,0.0,0.0,11.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
10029,1,7,a0f850982d2fca4c46fd76cda0e2da062b6b094a,"['[RV_DM]cmderr_busy_test', '', 'This test verify that writing to command,abstractcs,abstractauto registers will set cmderr field of abstractcs register set to 1.', '', 'Signed-off-by: BasitMehmood <basit.impare@gmail.com>', 'Signed-off-by: Basit Mehmood <basit.impare@gmail.com>']",13.0,2.0,2.0,8.0,FALSE,"['source', 'other']",4.0,3.0,2.0,1.0,0.0,59.0,3.0,4.0,0.0,4.0,1.0,3.0,0.0,0.0,13.0,3.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
10035,1,32,b0ba319c47ba978abde33796c6a35d8622252d2e,"['[chip,dv] update stub cpu test', '', 'Add wait fetch enable before any generic sequence begin', 'for stub cpu test.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",0.0,4.0,2.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,0.0,2.0,0.0,0.0,0.0,4.0,0.0,0.0,38.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.02631579,0.0,0,0.0,1.0,0.0,0.0,0.0
10038,1,65,2d61350be65bdbd02d23ed28f4782cae2662962b,"['Integrate DRG3 class for generating randomness', '', 'Modify calls to secure_prng functions.', 'Change 64 bit seeds to 256 bit.', 'Update autogenerated files.', '', 'Signed-off-by: Vladimir Rozic <vrozic@lowrisc.org>']",17.0,2.0,5.0,5.0,FALSE,"['source', 'other']",31.0,12.0,8.0,0.0,0.0,361.0,351.0,111.0,105.0,0.0,0.0,2.0,0.0,0.0,522.0,9.0,37.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,0.5,1.0,1,0.0,1.0,0.0,0.0,1.0
10040,1,32,44a6dc61c435724f81f04f3b74427d922e7e64e7,"['[otp_ctrl,dv] fix parallel sequence test', '', 'dai_wr has multiple csr access including backdoor access.', 'In parallel_lc_esc vseq, `wait_csr_no_outstanding` is not good enough', 'because it can terminate test thread while dai write operation is in progress.', 'Update `rand_wait_csr_no_outstanding` s.t wait for no outstanding dai write operation.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",22.0,6.0,2.0,8.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,5.0,1.0,0.0,0.0,0.0,1.0,75.0,33.0,0.0,105.0,3.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.3939394,0.0,0.07692308,0.5,1,0.0,1.0,0.0,0.0,0.0
10046,1,53,f56cb908d3a5f3e0679356ebeea801eebfd78d45,"['[otbn,dv] Delay ""start"" signal for OTBN in pre-DV code by a cycle', '', 'In the Verilator-based pre-DV code, we instantiated otbn_core instead', 'of the (bigger) otbn module. This is reasonable, but it means that we', 'have to correctly model the gap between ""writing the START command""', 'and ""raising the start_i signal"".', '', 'This got a cycle slower at some point (possibly with 3b58f20120, but I', ""haven't checked carefully), and the timing between the model and the"", 'RTL got unstuck. Add the corresponding cycle in the pre-DV wrapper to', 'make everything match again.', '', 'Signed-off-by: Rupert Swarbrick <rswarbrick@lowrisc.org>']",14.0,0.0,2.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,2.0,0.0,0.0,0.0,0.0,24.0,16.0,0.0,93.0,1.0,5.0,0.0,0.0,6.0,0.0,0.0,1.0,1.25,0.0,0.40860215,1.0,0,0.0,1.0,0.0,0.0,0.0
10052,1,53,f7edbbb6a3e2d46c9b036f7aa2b35909dc58d8cb,"['[pwrmgr,dv] Correct name of disabled assertion', '', 'When simulating with Xcelium, the path for the $assertoff() call needs', 'the initial ""tb."" as well.', '', 'Signed-off-by: Rupert Swarbrick <rswarbrick@lowrisc.org>']",14.0,0.0,4.0,7.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,27.0,0.0,1.0,0.0,0.0,2.0,0.0,0.0,1.0,0.0,0.0,0.074074075,0.0,0,0.0,1.0,0.0,0.0,0.0
10053,1,53,a405062135cfc9edb6578e20aec87ae85d3ecb95,"['[otbn,dv] Wrap some secure wipe assertions in a named block', '', 'The RTL change changes the hierarchical IDs of some assertions so that', 'they all start with a particular scope. Once that is done, we can turn', 'them off with', '', '    $assertoff(0, ""tb.dut.g_secure_wipe_assertions"");', '', 'This is needed to avoid some spurious test failures in the', 'otbn_ctrl_redun test.', '', 'Although this changes some RTL code (hw/ip/otbn/rtl/otbn.sv), it', 'should be completely safe: the only change is to the hierarchical IDs', 'of some assertion statements.', '', 'Signed-off-by: Rupert Swarbrick <rswarbrick@lowrisc.org>']",15.0,3.0,2.0,8.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,50.0,26.0,26.0,9.0,4.0,1.0,32.0,6.0,1.0,187.0,1.0,13.0,0.0,1.0,5.0,0.0,1.0,3.0,1.1666666,1.0,0.3529412,1.0,0,0.0,1.0,0.0,0.0,0.0
10056,1,53,1ff4732120bd4665e26c35b349954f4e864a72ef,"['[aon_timer,dv] Remove false WkupStable_A assertion', '', 'This assertion said ""If wkup_req_o drops, then it must do so at the', 'same time the wkup_cause register gets written with a zero, and', 'aon_sleep_mode_i must be false"".', '', 'Without the requirement about aon_sleep_mode_i, the assertion was', 'true. But it was true for spurious reasons: the two signals are', 'actually equal!', '', 'With the requirement about aon_sleep_mode_i, it is false. Running', 'several iterations of the aon_timer_same_csr_outstanding test turns up', 'a failure about one time in 10:', '', '    util/dvsim/dvsim.py \\', '        hw/ip/aon_timer/dv/aon_timer_sim_cfg.hjson \\', '        -i aon_timer_same_csr_outstanding \\', '        --tool=xcelium --reseed=10', '', ""I can't really see any reason that it should have been true: the"", ""reg2hw signal whose behaviour we're asserting can indeed be written by"", 'SW, and this causes the assertion to fail.', '', 'Signed-off-by: Rupert Swarbrick <rswarbrick@lowrisc.org>']",16.0,0.0,1.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,0.0,4.0,0.0,1.0,0.0,1.0,3.0,0.0,0.0,29.0,1.0,8.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,0.03448276,1.0,1,0.0,1.0,0.0,0.0,0.0
10062,1,26,868562248b330638d73a0bf1be80e0214f841530,"['[dv/cov] Fix coverage handling in some common items', '', 'Set coverage option ""at_least"" besides ""weigth"" for items that won\'t be covered so', ""they don't show up as coverage holes."", 'Disable coverage for unused signals in prim_subreg_arb.', '', 'Fixes #19404', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",22.0,3.0,2.0,8.0,TRUE,['source'],3.0,3.0,3.0,0.0,0.0,24.0,0.0,18.0,0.0,0.0,0.0,77.0,23.0,1.0,85.0,2.0,2.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0434783,1.0,0.33333334,0.0,0,0.0,1.0,0.0,0.0,0.0
10075,1,32,bfbbb0d86c98580f701215b8d53e56f91e2374bc,"['[flash_ctrl,dv] Generate error integrity from random data', '', 'lcmgr_intg test failed because forcing 1 bit from intg fails', 'to create error sometimes.', 'Instead, create integrity checksum from random data to ensure', 'false integrity to be generated.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",23.0,2.0,2.0,8.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,11.0,5.0,2.0,0.0,1.0,0.0,137.0,37.0,7.0,82.0,8.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,2.108108,1.4285715,0.8,1.0,0,0.0,1.0,0.0,0.0,0.0
10081,1,2,40cb4e33ed260566bc732ecc074755a5cedc86d0,"['[fpga] Increase CW310 base clock frequency to 24 MHz', '', 'Set clock frequencies for CW310 to the following', '', 'clk_main:    24 MHz', 'clk_io_div4: 6 MHz', '', 'Also improve the SPI_HOST timing constraints to have the correct max', 'frequency, in addition to multicycle paths reflecting the correct', 'capture edges.', '', 'Signed-off-by: Alexander Williams <awill@opentitan.org>']",8.0,2.0,1.0,5.0,FALSE,"['source', 'other']",6.0,6.0,3.0,2.0,3.0,182.0,54.0,25.0,0.0,8.0,0.0,2.0,0.0,0.0,26.0,2.0,2.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,0.5,0.5,0,0.0,1.0,0.0,0.0,1.0
10089,1,26,0e6148c74bd29a0c9b2f905d985fb80049f8c74b,"['[dv/rstmgr] Add SVA checking rst_en_o track resets_o', '', 'Fixes #16641', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",17.0,3.0,1.0,8.0,FALSE,"['source', 'other']",6.0,5.0,2.0,3.0,0.0,490.0,1.0,11.0,0.0,60.0,0.0,1.0,0.0,0.0,178.0,2.0,1.0,0.0,0.0,2.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
10090,1,26,0d8b4d4851fd4a121a0ab5f6a6797e3789540924,"['[dv/clkmgr] Improve handling of clock measure control CSRs', '', 'Create an associative array indexed by clock containing structs holding', 'per clock relevant info to avoid repetitive case statements.', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",16.0,2.0,2.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,37.0,123.0,1.0,0.0,2.0,0.0,40.0,8.0,7.0,54.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,1.0,0.6851852,1.0,0,0.0,1.0,0.0,0.0,0.0
10102,1,26,a2be3833eaedef0f46755195c1ad10ef0945e6dc,"['[dv/top-level] Fix sram data integrity error injection', '', 'The previous fix in #19332 was unfortunately flawed, since ecc errors', 'were checked on the scrambled data, but it should really be done after', 'descrambling it.', '', 'This checks for errors after descrambling, and improves the mem backdoor', 'code organization in this area.', '', 'Fixes #19268', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",21.0,0.0,1.0,8.0,TRUE,['source'],4.0,3.0,4.0,0.0,0.0,91.0,109.0,22.0,16.0,4.0,18.0,72.0,23.0,12.0,105.0,9.0,1.0,1.0,0.0,4.0,1.0,0.0,3.0,3.6956522,2.9,0.5,1.0,1,0.0,1.0,0.0,0.0,0.0
10103,1,32,d1cda116a18763d0d2cd8f7e6e7cea3120b7bafe,"['[flash_ctrl,dv] ignore small rma for error test', '', 'hw_prog_rma_wipe_err test need full rma event to inject error', 'at every possible state transition.', 'Add ignore short rma option for this test.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",17.0,1.0,2.0,8.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,9.0,5.0,5.0,2.0,0.0,0.0,140.0,35.0,11.0,87.0,10.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,1.6857142,1.0909091,0.6,0.6,0,0.0,1.0,0.0,0.0,0.0
10113,1,26,51d31a1aaea851b1fb6d84cb04d48194d49e3fb9,"['[dv/pwrmgr] Complete SVAs for rom integrity checks', '', 'Fixes #18236', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",21.0,1.0,1.0,8.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,34.0,16.0,4.0,2.0,2.0,0.0,1.0,0.0,0.0,28.0,3.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,0.4642857,0.333333333,1,0.0,1.0,0.0,0.0,0.0
10133,1,26,8ff4837913494f2aa310fc999d0f82cef0d8aff0,"['[dv/clkmgr] Increase wait cycles in clkmgr_lost_calib_ctrl_en_sva_if', '', 'When the clocks loose calibration (flagged by the AST) the cycle counters in clkmgr', 'get disabled. The delay between enabling counters and disabling them due to loss', 'of calibration needs to go through a prim_reg_cdc on the path to enable it and', 'another one to make the enable value visible to software. The previous number of', 'wait cycles still left room for some failures.', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",1.0,4.0,1.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,4.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,0.0
10136,1,26,9d1f184c897684c580651601c8e513e4f77001a0,"['[dv/rstmgr] Fix leaf_rst_cnsty test', '', 'This test can trigger fatal alerts while the alert handshake is being performed', 'after a recent POR reset, which causes the outgoing alert to happen past the', 'expected time, making the test flakey. This change delays the error injection until', 'after the alert differential pairs are complementary, indicating the handshake', 'mentioned above has ended.', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",16.0,3.0,1.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,17.0,0.0,3.0,0.0,1.0,0.0,6.0,0.0,0.0,8.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,0.75,1.0,1,0.0,1.0,0.0,0.0,0.0
10146,1,32,184ccab79ea14f12035ebbab283f1bbd230c3c4f,"['[flash_ctrl,dv] more tb cleanup for reset event', '', 'following tests need scoreboard cleanup during intermittent reset event', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",1.0,3.0,1.0,8.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,39.0,32.0,3.0,1.0,1.0,0.0,17.0,2.0,0.0,8.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,4.0,1.5,0.0,0.875,1.0,1,0.0,1.0,0.0,0.0,0.0
10147,1,65,9210861f015431cb2883f2dbc3555cda68446784,"['[prim lfsr] Replace randomize() calls with $urandom in prim_lfsr_tb', '', 'Some prim_lfsr tests are currently only working with VCS but not', 'with Xcelium. This commit modifies prim_lfsr_tb.sv to enable', '`prim_lfsr_gal_smoke`, `prim_lfsr_fib_smoke`, `prim_lfsr_gal_test`', 'and `prim_lfsr_fib_test` to work in Xcelium simulations.', '', 'Signed-off-by: Vladimir Rozic <vrozic@lowrisc.org>']",14.0,2.0,4.0,7.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,8.0,4.0,0.0,0.0,0.0,0.0,12.0,5.0,5.0,4.0,2.0,2.0,0.0,0.0,1.0,0.0,0.0,1.0,1.6,2.2,0.25,0.5,1,0.0,1.0,0.0,0.0,0.0
10165,1,26,9ba9290de3504825401388503434137d64a66b61,"['[dv/top-level] Harden chip_sw_data_integrity_escalation', '', 'Try injecting ecc errors multiple times until an error is flagged.', '', 'Fixes #19268', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",23.0,0.0,5.0,7.0,FALSE,['source'],4.0,3.0,4.0,0.0,0.0,120.0,30.0,15.0,10.0,14.0,1.0,76.0,25.0,10.0,104.0,8.0,1.0,2.0,0.0,45.0,1.0,0.0,6.0,3.48,2.9,0.6666667,1.0,1,0.0,1.0,0.0,0.0,0.0
10170,1,53,bdf5e83386ec8e8f695e5eb724452fa73eb61eb0,"['[clkmgr,dv] Fix type in clkmgr_extclk_vseq', '', 'This value is generated with a call to get_rand_mubi4_val and it seems', 'that Xcelium (reasonably!) complains if you try to store it in an int.', '', 'Signed-off-by: Rupert Swarbrick <rswarbrick@lowrisc.org>']",11.0,0.0,4.0,7.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,11.0,0.0,0.0,21.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.04761905,1.0,1,0.0,1.0,0.0,0.0,0.0
10180,1,63,c06d9747bad034ce70f620e49ba3e748986cce2e,"['[CL-adc]-Added a method in the chip interface for forcing a value for adc_d_o signal.', '', 'Signed-off-by: Tom Houri <tom.houri@nuvoton.com>']",9.0,1.0,1.0,8.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,30.0,3.0,0.0,0.0,2.0,0.0,81.0,1.0,0.0,70.0,10.0,12.0,0.0,0.0,5.0,0.0,0.0,1.0,1.0,0.0,0.1,0.0,0,0.0,1.0,0.0,0.0,0.0
10183,1,47,2db7ac46d8916b27b9e0f7f5e6a75e28b69c9a94,"['[kmac, rtl] Advance LFSR upon randomness consumption during reseeding', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",15.0,4.0,3.0,7.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,52.0,26.0,4.0,45.0,2.0,3.0,0.0,0.0,2.0,0.0,0.0,1.0,2.6153846,2.0,0.26666668,0.5,0,0.0,1.0,0.0,0.0,0.0
10188,1,32,111fd9ebebfff8f80cdf4f53202cded8d0eb35c0,"['[flash_ctrl,dv] add read cache update to rand_ops test', '', 'legacy random op test does not evaluate cache read operation properly.', 'Update sequence to apply proper cache read.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",23.0,0.0,5.0,7.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,101.0,3.0,9.0,0.0,6.0,1.0,34.0,12.0,3.0,23.0,0.0,0.0,8.0,1.0,0.0,1.3333334,2.0,18.0,1.7777778,1.6666666,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
10197,1,19,00597073e01ec80d4cf9ab8eee7f1480722aaf7c,"['[dv/chip] remove redundant force from tb', '', 'Signed-off-by: Eitan Shapira <eitanshapira89@gmail.com>']",17.0,0.0,5.0,7.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,0.0,1.0,0.0,0.0,0.0,0.0,13.0,3.0,16.0,129.0,5.0,8.0,0.0,0.0,10.0,0.0,0.0,1.0,1.3333334,1.0,0.007751938,0.0,0,0.0,1.0,0.0,0.0,0.0
10206,1,26,55851f2f9e4566cf2475b80ad4055a52e8bae2f3,"['[dv,flash_ctrl_testutils] Fix flash_ctrl_testutils_backdoor_wait_update', '', 'This function waits until a flash memory location changes value. It flushes the', 'read buffers before each read to account for SV updates done via backdoor overwrites.', '', 'Fix some tests to use this API.', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",2.0,5.0,5.0,7.0,TRUE,"['other', 'source']",9.0,3.0,2.0,0.0,0.0,77.0,82.0,0.0,0.0,0.0,0.0,9.0,1.0,6.0,116.0,9.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,2.0,0.2857143,1.0,0,0.0,1.0,0.0,0.0,1.0
10210,1,26,0d61aa0c122586a28393ed981e88603fb34f18b7,"['[top-level,tests] Fix chip_sw_sysrst_ctrl_ulp_z3_wakeup', '', 'This test used backdoor overwrites but the mechanism broke when enabling', 'CDC instrumentation: there were many problems with the overwrites, most', ""important they don't flush read buffers, so the test often got stale data."", 'The fix is to flush the read buffers before each attempt to read new data.', '', 'Partially addresses #16689', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",17.0,3.0,4.0,7.0,TRUE,['source'],4.0,3.0,1.0,0.0,0.0,48.0,8.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,26.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.2,1.0,1,0.0,1.0,0.0,0.0,0.0
10213,1,19,f1d21df468402f3e596564a3b99843d2a3cd3138,"['[dv/GL] Regression fixes for gate level', '', 'Signed-off-by: Eitan Shapira <eitanshapira89@gmail.com>']",18.0,3.0,4.0,7.0,FALSE,['source'],4.0,3.0,2.0,0.0,0.0,24.0,17.0,0.0,1.0,0.0,0.0,81.0,1.0,0.0,69.0,10.0,12.0,0.0,0.0,5.0,0.0,0.0,1.0,1.0,0.0,0.14285715,0.0,0,0.0,1.0,0.0,0.0,0.0
10222,1,32,d64afea5ac6bd39c4b71904c7a852b519bb937a9,"['[flash_ctrl,dv] fix phy_ack_consistency test', '', 'Turn off tl error check after detecting fatal event', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",21.0,3.0,4.0,7.0,TRUE,"['other', 'source']",4.0,3.0,3.0,0.0,0.0,17.0,1.0,5.0,0.0,2.0,0.0,117.0,74.0,7.0,58.0,11.0,1.0,0.0,0.0,1.0,0.0,0.0,2.0,2.2837837,1.8571428,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
10228,1,32,0dd11934870a322f374e788e133e9c5ee1da71ee,"['[flash_ctrl,dv] use fast alert responder for back to back error event', '', 'flash_ctrl_mp_regions test generates recov_err event in the loop.', 'If test uses normal alert responder, it can be missed back to back alert because', 'responder has ack delay and stable ack period.', 'Add fast rcvr mode to use minimum value for those parameters.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",5.0,3.0,4.0,7.0,FALSE,"['other', 'source']",4.0,3.0,3.0,0.0,0.0,15.0,1.0,2.0,0.0,1.0,0.0,136.0,37.0,7.0,80.0,10.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,2.108108,1.4285715,0.78,1.0,1,0.0,1.0,0.0,0.0,1.0
10246,1,32,c774704db9ebe117f7c6961bc9f567b0695faf06,"['[flash_ctrl,dv] clean up block regression', '', 'Update word size / location constraint for non-otf test. (flash_ctrl_invalid_op)', 'Update flash_init to the right value after post_start reset.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",0.0,1.0,4.0,7.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,9.0,0.0,3.0,0.0,0.0,0.0,8.0,0.0,0.0,6.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,0.0
10248,1,53,9e6df0d9b7c721a50fe45934dd0b0c792a579c71,"['[otbn,dv] Wait more carefully for secure wipes in vseqs', '', ""The time taken for a secure wipe isn't constant, because it involves"", 'waiting for randomness from the EDN. And this takes longer when CDC is', 'enabled, causing some tests to fail.', '', 'This change adds a ""wait_secure_wipe()"" task to otbn_base_vseq, which', 'makes sure to wait long enough for the secure wipe to finish. We can', ""probably replace some other waits with this, but I didn't want to"", 'rewrite lots in this commit, so we just switch to it in', 'otbn_rf_base_intg_err_vseq (the test that was failing for me when I', 'wrote this).', '', 'Signed-off-by: Rupert Swarbrick <rswarbrick@lowrisc.org>']",17.0,3.0,2.0,7.0,FALSE,['source'],3.0,2.0,3.0,0.0,0.0,92.0,4.0,47.0,3.0,12.0,0.0,63.0,8.0,11.0,57.0,0.0,1.0,1.0,0.0,0.0,1.0,0.0,3.0,1.125,1.0909091,0.75,0.0,0,0.0,1.0,0.0,0.0,0.0
10251,1,53,d50bbe8024297e3f85e27fd5a24a2cf95693f7d6,"['[otbn,dv] Disable RTL assertions in otbn_zero_state_err_urnd test', '', 'The problem is that the design RTL contains assertions like', 'InitSecWipeNonZeroBaseRegs_A, which assert that each register has been', 'initialised to a nonzero value during secure wipe. This is reasonable,', ""but isn't true in this test: that's kind of the point!"", '', 'Signed-off-by: Rupert Swarbrick <rswarbrick@lowrisc.org>']",16.0,1.0,3.0,7.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,8.0,0.0,6.0,0.0,1.0,0.0,1.0,0.0,0.0,8.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.25,0.0,0,0.0,1.0,0.0,0.0,0.0
10254,1,53,49294821170e4c8a7f519e2de9f5c3f98f50a298,"['[otbn,dv] Wait long enough for RF read in otbn_rf_base_intg_err_vseq', '', 'This vseq wants to start an OTBN run and then, at some time after the', 'run has started, corrupt the next read of the base register file. Of', 'course, this needs a bit of a wait: we need to wait until the base', 'register file is being read. This wait is usually very short (we read', 'from the RF with most instructions) but is rather longer if we happen', 'to be stalled reading from RND!', '', 'The stall for a RND read is longer when CDC is enabled, and pushed us', 'over the 2000 cycle max wait. Increasing by another multiple of 10', 'seems to fix things.', '', 'Signed-off-by: Rupert Swarbrick <rswarbrick@lowrisc.org>']",12.0,1.0,3.0,7.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,1.0,5.0,0.0,0.0,0.0,5.0,0.0,0.0,3.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.6666667,0.0,0,0.0,1.0,0.0,0.0,0.0
10255,1,53,23f4afe772bbb32dcd1b478d8da55a53646bcb6f,"['[usbdev,dv] Fix speed of AON clock', '', 'Before this patch, the AON clock was faster than the 48MHz USB clock.', ""This is backwards: it's supposed to be much slower (and low power!)."", 'Switch the two around.', '', 'The real speed of the AON clock is going to be even slower than is', 'configured here, but having the two be reasonably similar should give', 'the same test efficacy and make the tests quicker to run (and debug!).', '', 'Signed-off-by: Rupert Swarbrick <rswarbrick@lowrisc.org>']",11.0,4.0,3.0,7.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,5.0,5.0,3.0,3.0,0.0,0.0,3.0,0.0,0.0,7.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.2857143,1.0,1,0.0,1.0,0.0,0.0,0.0
10260,1,19,30c30458e916d9969a6c38b93cce5b9aa73ef40e,"['[dv/ROM/GL] Small change to rom-raw-unlock test', '', 'Signed-off-by: Eitan Shapira <eitanshapira89@gmail.com>']",16.0,6.0,4.0,7.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,5.0,1.0,1.0,0.0,0.0,1.0,4.0,0.0,0.0,5.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.2,0.0,0,0.0,1.0,0.0,0.0,0.0
10261,1,32,16f2955cc7bfa9ab87799ef954f708990d4a1e82,"['[tlul,dv] assign proper name for visibility', '', 'parameterized class cannot be captured by gtn macro.', 'Replace with plain string based name.', 'Assign correct agent name to tlul monitor.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",16.0,4.0,3.0,7.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,4.0,3.0,0.0,0.0,0.0,0.0,28.0,4.0,0.0,38.0,4.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.25,0.0,0.05,1.0,1,0.0,1.0,0.0,0.0,0.0
10266,1,47,4dc21fb4ecb4020772bd981fc705c1bf7c671334,"['[aes, pre_dv] Add very basic scratch Verilator testbench for cipher core', '', 'This is mainly useful to perform some basic verification of, e.g., a', 'synthesized version of the AES cipher core and/or to get an', 'understanding of how to interface the core, e.g., for verifying security', 'properties.', '', 'This is related to lowRISC/OpenTitan#19091.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",22.0,0.0,3.0,7.0,FALSE,"['doc', 'source', 'other']",4.0,3.0,1.0,4.0,0.0,484.0,0.0,60.0,0.0,39.0,0.0,28.0,17.0,0.0,1.0,1.0,1.0,17.0,0.0,1.0,1.4705882,0.0,28.0,1.4705882,0.0,1.0,1.0,1,1.0,1.0,0.0,0.0,1.0
10267,1,47,b0044a47534091aa6e06f3332052f42d6a661b30,"[""[kmac, rtl] Hold entropy_req until it's acknowledged"", '', 'Previously, the entropy request signal got dropped when the EDN wait', 'timer expired. This may leave the prim_sync_reqack CDC primitive in a', 'weird state.', '', 'Thus, this commit changes the design to keep the request high until it', 'is actually acknowledged.', '', 'This resolves lowRISC/OpenTitan#19232.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",12.0,3.0,3.0,7.0,FALSE,['source'],3.0,2.0,3.0,0.0,0.0,22.0,5.0,6.0,0.0,2.0,0.0,57.0,26.0,5.0,110.0,2.0,15.0,0.0,0.0,2.0,0.0,0.0,2.0,2.6153846,2.0,0.23255815,1.0,1,0.0,1.0,0.0,0.0,0.0
10282,1,19,ccf8b49de5026345aaa104f6ffa068d8cc8d5500,"['[dv/ast/pok] Put the release of the POK in ast_supply_if under ifndef GL', '', 'Signed-off-by: Eitan Shapira <eitanshapira89@gmail.com>']",17.0,2.0,3.0,7.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,8.0,1.0,0.0,0.0,1.0,0.0,2.0,0.0,0.0,14.0,1.0,1.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,0.071428575,0.0,0,0.0,1.0,0.0,0.0,0.0
10292,1,53,fc0d3329dd1fbd7c1010093fc0abb67e951047ba,"['[otbn,dv] Fix missing connections when binding in otbn_loop_if', '', 'This causes a warning in the build log (from xmelab with Xcelium) and', ""causes these signals to have value 'z instead of 0 or 1. Once that has"", 'happened, any test with a loop warp will fail (because it checks that', ""we're not pushing/popping the loop stack and the check doesn't pass"", ""when the signal happens to be 'z)."", '', 'Signed-off-by: Rupert Swarbrick <rswarbrick@lowrisc.org>']",14.0,1.0,3.0,7.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,1.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,90.0,1.0,10.0,0.0,0.0,10.0,0.0,0.0,1.0,0.0,0.0,0.5,1.0,0,0.0,1.0,0.0,0.0,0.0
10293,1,53,cd28cee5f5d2c6eff5fb4bcc0b15991ebdcea054,"['[otbn,dv] Explicitly check some calls to uvm_hdl_read', '', ""These would fail if the path was invalid for the design. There's some"", ""promising repetition that looks like it's worth factoring out, but"", ""this isn't as simple as one might hope and the (hard!) macro usage"", 'that was needed was much more complicated and not much shorter.', '', 'Signed-off-by: Rupert Swarbrick <rswarbrick@lowrisc.org>']",16.0,3.0,2.0,7.0,FALSE,['source'],4.0,1.0,4.0,0.0,0.0,32.0,27.0,0.0,0.0,0.0,0.0,24.0,4.0,2.0,11.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,4.0,2.0,2.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
10297,1,53,01c5995c89f160ba4b1d16fd6444edd1323db3f5,"['[otbn,dv] Wait longer for secure wipe in otbn_intg_err_vseq', '', 'When CDC is enabled, secure wipe can take a bit longer than otherwise,', 'because the EDN takes longer to send new entropy. Lengthen this wait', 'to give it time to complete.', '', 'Signed-off-by: Rupert Swarbrick <rswarbrick@lowrisc.org>']",14.0,1.0,3.0,7.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,4.0,3.0,3.0,0.0,0.0,6.0,1.0,0.0,5.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.2,0.0,0,0.0,1.0,0.0,0.0,0.0
10298,1,53,a19d3662418f8dc9ba1c62f33e1093ce52d8d3b7,"['[otbn,dv] Fix logic when waiting in start_running_otbn', '', 'The start_running_otbn task in otbn_base_vseq is supposed to start', 'OTBN running and the task should complete when OTBN is still busy. The', 'idea is that we might want to e.g. inject an error into OTBN while', ""it's running."", '', 'There was a bug, and this code actually returned when OTBN was either', 'busy running something or was doing its end-of-run secure wipe. This', 'is weaker than callers of the task (otbn_rf_base_intg_err_vseq, for', 'example) might expect.', '', 'I only saw this at all because that sequence sometimes failed. It', 'turns out that its ""guess a sensible time to stop"" logic was sometimes', 'unlucky and guessed a time when OTBN doing its final secure wipe. The', 'rest sequence then wanted to inject an error on the register file, but', ""that didn't work: the register file wasn't used again!"", '', 'Signed-off-by: Rupert Swarbrick <rswarbrick@lowrisc.org>']",12.0,1.0,3.0,7.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,2.0,0.0,0.0,0.0,0.0,61.0,7.0,11.0,56.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,1.1428572,1.0909091,0.60714287,0.0,0,0.0,1.0,0.0,0.0,0.0
10303,1,2,09770bdcc6cbcae832de71eee14ef4d0fc66180d,"['[usbdev] Truncate RX after receiving a PRE PID', '', 'Trigger EOP response when the receiver sees a PRE PID. Because the', 'preamble is not a full packet and does not terminate with an EOP until', 'after the low-speed transmission is complete, stop processing the packet', 'immediately after receiving the PID. The low-speed portion of the packet', 'will trigger error conditions otherwise.', '', 'Signed-off-by: Alexander Williams <awill@opentitan.org>']",17.0,1.0,2.0,7.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,11.0,4.0,2.0,1.0,2.0,0.0,37.0,14.0,0.0,5.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0714285,0.0,0.33333334,0.0,0,0.0,1.0,0.0,0.0,0.0
10305,1,47,5b12b346dc051c328ca09f7053b8055c81bb71db,"['[aes, dv] Enable aes_stress_all(_with_rand_reset) tests', '', 'This resolves lowRISC/OpenTitan#19025.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",15.0,3.0,2.0,7.0,FALSE,"['source', 'other']",5.0,4.0,2.0,1.0,0.0,64.0,4.0,6.0,0.0,7.0,0.0,2.0,0.0,0.0,34.0,3.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
10308,1,26,93545f643df1621e704ad8dc22f3aa4ed344bf83,"['[dv,top_level] Fix a couple top-level sysrst_ctrl tests for CDC', '', 'These tests need some additional wait cycles for synchronizers to percolate.', '', 'Partially addresses #16689', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",22.0,0.0,3.0,7.0,TRUE,['source'],3.0,2.0,2.0,0.0,0.0,14.0,8.0,7.0,4.0,0.0,0.0,5.0,1.0,1.0,8.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,2.0,0.14285715,1.0,1,0.0,1.0,0.0,0.0,0.0
10309,1,32,1f6f74b18c960c8401e9b073a8132f134e155c92,"['[chip,dv] Add early cpu init option', '', 'cpu_init is called from chip_sw_base_vseq::body.', 'If there is a task taking large latency, this can causes to call', 'cpu_init much later then reset de-assert and creates false errors.', 'Add early cpu init option to avoid these false errors', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",23.0,0.0,3.0,7.0,FALSE,['source'],5.0,3.0,5.0,0.0,0.0,20.0,7.0,9.0,2.0,2.0,1.0,72.0,23.0,10.0,128.0,10.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,3.6956522,2.9,1.0,0.666666667,0,0.0,1.0,0.0,0.0,0.0
10312,1,13,55819313556736d873ecd302f4a4d537f70aef2c,"['[hw] Rename OTP item: OWNER_SW_CFG_ROM_EXT_BOOTSTRAP_EN', '', 'We\'re going to rebrand ROM_EXT recovery as ""ROM_EXT bootstrap"" to', 'highlight its relationship to ROM bootstrap. This commit renames', 'OWNER_SW_CFG_ROM_EXT_RECOVERY_EN to OWNER_SW_CFG_ROM_EXT_BOOTSTRAP_EN.', '', 'After renaming the entry in hw/ip/otp_ctrl/data/otp_ctrl_mmap.hjson, I', 'ran the following commands:', '', '        util/design/gen-otp-mmap.py', '        make -C hw regs', '', 'Signed-off-by: Dan McArdle <dmcardle@opentitan.org>']",20.0,4.0,2.0,7.0,FALSE,"['doc', 'source', 'other']",5.0,3.0,1.0,0.0,0.0,10.0,10.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,123.0,7.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.094339624,0.0,0,1.0,1.0,0.0,0.0,1.0
10314,1,26,4e615dedac018700ebd354920511b779e69e14e3,"['[rtl/rv_core_ibex] Fix RTL assertion for CDC', '', 'Increase upper bound for cycles to wait in IbexIcacheScrambleKeyRequestAfterFenceI_A.', '', 'Partially addresses #16689', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",17.0,1.0,3.0,6.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,1.0,1.0,0.0,0.0,11.0,4.0,0.0,90.0,4.0,17.0,0.0,0.0,8.0,0.0,0.0,1.0,1.25,0.0,0.022222223,0.25,0,0.0,1.0,0.0,0.0,0.0
10315,1,32,3dca3d2b4e9306c4271a6edcaf6005b221a5ccde,"['[chip,dv] update power glitch modeling with close source ip', '', 'Move forcing point out of regulator.', 'Change power glitch model to be higher frequency.', 'And replace force to 1 with `release` to detect reset asserted by OT.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",2.0,4.0,2.0,7.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,4.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,13.0,1.0,1.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,0.15384616,1.0,0,0.0,1.0,0.0,0.0,0.0
10317,1,40,82ac1e93582708d68680043f9f4edfb25240718d,"['[lc_ctrl] Fix CDC bug in lc_ctrl kmac interface', '', 'This also removes the CDC waiver that has been added by mistake.', '', 'Fixes #19200', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",4.0,4.0,2.0,7.0,TRUE,"['other', 'source']",2.0,2.0,1.0,0.0,0.0,22.0,3.0,1.0,0.0,2.0,0.0,13.0,5.0,0.0,8.0,2.0,2.0,0.0,0.0,2.0,0.0,0.0,2.0,1.2,0.0,0.75,1.0,1,0.0,1.0,0.0,0.0,1.0
10320,1,47,af95b78408fcf6a9dc50b1f3f00418bc1f47b642,"['[aes, dv] Encapsulate vseqs in fork/join_any and disable fork blocks', '', 'This is required to cleanly shut down all threads spawned within a vseq.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",21.0,3.0,4.0,6.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,105.0,84.0,32.0,25.0,6.0,4.0,19.0,10.0,4.0,9.0,0.0,0.0,0.0,4.0,0.0,0.0,1.5,6.0,1.9,2.5,0.8,0.0,0,0.0,1.0,0.0,0.0,0.0
10323,1,47,2526b016572d6341bb7239d7c7ac1dda915c67b7,"['[aes, dv] Fix aes_manual_config_err_vseq', '', 'Previously, this test sequence was seriously broken in several ways.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",12.0,4.0,2.0,7.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,22.0,10.0,14.0,3.0,2.0,1.0,4.0,1.0,1.0,2.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,3.0,2.0,1.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
10326,1,40,93783054f3c56eb0f496dff489b7797655211b30,"['[regtool] Correct register QE assignment', '', 'This patch fixes cases where read-only and writable fields are mixed', 'in a single register, whereby the hwext register QE would have been', 'tied to 0 previously due to the logical AND of all field QEs.', '', 'The patch ignores field QEs that are always 0 when calculating the', 'register QE, except in the case where all fields are RO.', '', 'Fixes #19127.', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",9.0,1.0,2.0,7.0,FALSE,"['other', 'source']",2.0,2.0,1.0,0.0,0.0,24.0,4.0,2.0,0.0,0.0,0.0,4.0,1.0,0.0,80.0,1.0,8.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,0.0,0.16666667,0.0,0,0.0,1.0,0.0,0.0,1.0
10338,1,53,d440d9424a80ff9e21c32168e5cd2ac0012de464,"['[otbn,dv] Tweak length of time to wait for reset', '', 'Without this change, the following test fails when CDC is enabled:', '', '  ./util/dvsim/dvsim.py hw/ip/otbn/dv/uvm/otbn_sim_cfg.hjson \\', '    -i otbn_alu_bignum_mod_err --fixed-seed 123 \\', '    --waves shm --run-only', '', 'It turns out that the failure is because it takes too long to get URND', 'data from the EDN. Looking at the waves, the timeout arrived when we', 'were partway through the first of three EDN requests.', '', ""If we wanted to make the test more robust here, we'd have to wait a"", 'fixed time for each EDN request to come up and then allow the test', ""environment an arbitrary time to respond. But I don't expect this to"", ""change again, so let's do the simple, silly fix for now."", '', 'Signed-off-by: Rupert Swarbrick <rswarbrick@lowrisc.org>']",17.0,2.0,2.0,7.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,3.0,2.0,2.0,0.0,0.0,61.0,7.0,11.0,55.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.1428572,1.0909091,0.6,0.0,0,0.0,1.0,0.0,0.0,0.0
10339,1,32,5ea1fb4343fd18cea3e49835cb6f77d36de334e7,"['[chip,dv] update otp_ctrl_vendor_test with closed source ip', '', 'When real vendor test happens in closed source test, it can collide with', 'tlul transactions. Add wait event to avoid such collisions.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",15.0,2.0,2.0,7.0,FALSE,['source'],2.0,2.0,1.0,0.0,0.0,11.0,0.0,3.0,0.0,0.0,0.0,4.0,0.0,1.0,6.0,1.0,0.0,0.0,1.0,0.0,0.0,1.0,2.0,0.0,1.0,0.8333333,1.0,0,0.0,1.0,0.0,0.0,0.0
10340,1,32,c1678fdc72ebf8bd962ad1939cdefc84b96ad53e,"['[chip,dv] change sampling clock for closed source test', '', 'cfg.clk_rst_vif.clk can be varied and drifted.', 'Not always good for sampling event. replace this with', 'constant time step.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",21.0,2.0,2.0,7.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,3.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.6666667,1.0,1,0.0,1.0,0.0,0.0,0.0
10347,1,53,fc0cde78d946d20b903dcc6e283b7d70bdaeb167,"['[otbn,dv] Properly notice mismatches in insn_cnt in otbn_top_sim.sv', '', 'It seems that I latched the error (in df151f9175), but forgot to use', 'that latched error signal in the calculation of err_latched.', '', 'Signed-off-by: Rupert Swarbrick <rswarbrick@lowrisc.org>']",15.0,2.0,3.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,1.0,0.0,0.0,0.0,0.0,24.0,16.0,0.0,92.0,1.0,5.0,0.0,0.0,6.0,0.0,0.0,1.0,1.25,0.0,0.4021739,1.0,0,0.0,1.0,0.0,0.0,0.0
10360,1,40,cd96ddd9d9e7ffe65f28e0e8f30ce0438f44f46f,"['[sensor_ctrl] Append _aon to the instance name', '', 'This module should be in the AON domain.', 'The clocks and resets seem to be correct, but the naming convention was wrong.', 'This patch fixes this.', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",17.0,0.0,2.0,4.0,FALSE,"['doc', 'source', 'other']",51.0,25.0,16.0,0.0,0.0,549.0,537.0,6.0,6.0,0.0,0.0,81.0,26.0,1.0,516.0,10.0,37.0,0.0,0.0,5.0,0.0,0.0,1.0,13.5,2.0,0.5625,1.0,0,1.0,1.0,0.0,0.0,1.0
10366,1,32,958f64bcb5ac2e01e47551b72a6a68f709026208,"['[chip,dv] Add CsrExclAll filtering to chip_prim_tl_access_vseq', '', 'prim csr in closed source has more attributes which cannot be covered', 'in common csr test.', 'Add CsrExclAll process routine to filter those out.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",13.0,0.0,2.0,7.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,2.0,1.0,0.0,0.0,0.0,11.0,4.0,0.0,3.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,0.0,0.6666667,0.0,0,0.0,1.0,0.0,0.0,0.0
10367,1,40,d08268e96afbb793f99fa164a39864ff4d981bea,"['[prim_subreg] Fix RC access corner case', '', 'Implement fix as proposed in #5416.', '', 'Fix #5416', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",6.0,0.0,2.0,7.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,8.0,1.0,2.0,0.0,1.0,0.0,3.0,1.0,0.0,10.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,2.0,1.0,0.0,0.3,0.0,0,0.0,1.0,0.0,0.0,0.0
10375,1,40,9a61b02fe1e6f53fa85620f0893f1debf3a1310f,"['[pwrmgr] Fix xcelium compile error', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",6.0,2.0,1.0,7.0,TRUE,['source'],5.0,2.0,5.0,0.0,0.0,7.0,7.0,0.0,0.0,0.0,0.0,20.0,1.0,1.0,27.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,2.0,0.25,0.0,0,0.0,1.0,0.0,0.0,0.0
10380,1,32,3d6542cda21d3843135ca5e05a09ccd2857faf10,"['[chip,dv] rom lc raw unlock fix', '', ""Previous fix (#19074) didn't have enough delay to"", 'complete switching clock. At delay w.r.t aon clock.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",2.0,0.0,2.0,7.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,4.0,0.0,0.0,3.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.6666667,1.0,1,0.0,1.0,0.0,0.0,0.0
10381,1,32,05fa2a7a1634625089abd2c66abcc9cd30a8c3c9,"['[chip,dv] adjust verbosity for full chip debug', '', 'These interfaces create too much unnecessary info in the `initial` block.', 'Adjust verbosity to HIGH to reduce log', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",14.0,4.0,1.0,7.0,FALSE,['source'],6.0,2.0,6.0,0.0,0.0,6.0,8.0,0.0,2.0,0.0,0.0,8.0,1.0,0.0,11.0,1.0,1.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
10382,1,32,a555d5179a339a6074489f0cda14f5bc519e63be,"['[chip,dv] add uart_tx only sequence', '', 'To enable uarat_logger, we need a sequence to invoke', 'uart agent and enable tx path.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",18.0,4.0,1.0,7.0,FALSE,"['other', 'source']",5.0,4.0,3.0,1.0,0.0,48.0,6.0,5.0,0.0,7.0,0.0,9.0,0.0,1.0,457.0,41.0,2.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,1.0,1.0,0.25,0,0.0,1.0,0.0,0.0,1.0
10389,1,47,6744fe2f94f70aaaed9f5b3ef824ebc78031242b,"['[aes, dv] Switch from csr_update() to csr_wr() for set_regwen()', '', 'This is required to get full coverage for aes_aux_ctrl_cg.cp_regwen', 'because:', '- csr_update() only performs a CSR write if the value actually changes,', '  and', '- ctrl_aux_regwen is initialized to 1 and can only be cleared to 0 once.', '  It then stays at 0 until reset.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",17.0,3.0,5.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,1.0,0.0,0.0,3.0,0.0,88.0,43.0,2.0,58.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,2.1162791,1.0,0.41379312,1.0,0,0.0,1.0,0.0,0.0,0.0
10400,1,32,f489e3756d99f752e87290344214efe22cec20d0,"['[chip,dv] update test with multiple test phase', '', 'sync up between c and sv using flash device can causes', 'misbehavior with real flash model.', 'Add temporary fix to `chip_sw_sysrst_ctrl_ulp_z3_wakeup`', 'and create a note to flash_ctrl_testutils.h', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",21.0,1.0,1.0,7.0,TRUE,['source'],4.0,4.0,3.0,0.0,0.0,27.0,0.0,13.0,0.0,2.0,0.0,27.0,12.0,0.0,127.0,10.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,2.25,0.0,0.5,1.0,0,0.0,1.0,0.0,0.0,0.0
10401,1,32,577e1be137bc9a5a158a5cc4fca5d01f98162934,"['[chip,dv] update sampling clock in sysrst_ctrl test', '', 'chip_sw_sysrst_ctrl_ec_rst_l uses fixed 5us clock to sample `ec_rst_l`.', 'Since this clock can be drifted +/- 3%, constant clock can cause', 'reset period measurement failure.', 'Replace this sampling clock to real one.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",14.0,2.0,1.0,7.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,1.0,1.0,0.0,0.0,6.0,2.0,1.0,7.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,2.0,0.14285715,0.0,0,0.0,1.0,0.0,0.0,0.0
10405,1,47,4b7a1fd026d3472ab21f9e07631bc11cf485297c,"['[dv, key_sideload_agent] Fix DV environment hanging issue under reset', '', 'Previously, the `get_and_drive()` task was consuming zero time when the', 'reset was active. This resulted in the key sideload interface endlessly', 'updating the sideload key and the whole DV environment to completely', 'hang. The root cause of this issue was the custom `wait_clks()`', 'implementation of the agent which 1) immediately returned when the reset', 'was active, and 2) was itself called in a forever loop consuming zero', 'time.', '', 'To fix this, this commit makes sure every iteration of forever loop', 'inside `get_and_drive()` takes at least one clock cycle. In line with', 'this change, the constraint for the response delay is adjusted to allow', 'for a minimum response delay of zero clock cycles (previously one). The', 'functions for waiting for clocks cycles and/or resets are copied over', 'from the clock and reset interface (`clk_rst_if.sv`) used in other', 'places of the project.', '', 'This is related to lowRISC/OpenTitan#19025.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",22.0,1.0,1.0,7.0,TRUE,['source'],3.0,1.0,3.0,0.0,0.0,27.0,8.0,8.0,0.0,3.0,0.0,3.0,0.0,0.0,3.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,3.0,0.0,0.0,0.33333334,0.0,0,0.0,1.0,0.0,0.0,0.0
10406,1,32,cec96efa4c8ff2a76fbfbec31c5254a9d1eab86a,"['[chip,dv] update sampling cycle of sram_ctrl sramble sv sequence', '', 'Singal sampling routines in the sv forever loop have clock dependency', 'based on which signal the routine wants to sample.', 'So update to 1ns (fast-enough) to avoid spurious sampling error due to', 'passive_clock change.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",21.0,0.0,1.0,7.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,4.0,2.0,0.0,0.0,0.0,9.0,0.0,6.0,6.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,1.0,0.16666667,0.0,0,0.0,1.0,0.0,0.0,0.0
10408,1,32,249bddbf1169c834f775b154b78345f777570a47,"['[chip,dv] update constraint with short_xbar_test', '', 'short_xbar_test manually assign num_trans value.', 'So disable num_trans_c', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",4.0,1.0,1.0,7.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,8.0,1.0,0.0,0.0,1.0,0.0,4.0,1.0,0.0,3.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,0.0,0.6666667,0.0,0,0.0,1.0,0.0,0.0,0.0
10409,1,60,6fa3697362823dcb40ef7d43e047fc7775480730,"['[dv] add plusarg to skip ROM backdoor load', '', 'Skipping the ROM backdoor loading is needed to test the final ROM macro', 'which is integrated into the design.', '', 'Signed-off-by: Tim Trippel <ttrippel@google.com>']",2.0,3.0,5.0,6.0,FALSE,"['source', 'other']",5.0,5.0,4.0,0.0,0.0,20.0,4.0,4.0,0.0,4.0,0.0,71.0,23.0,16.0,128.0,10.0,8.0,0.0,0.0,10.0,0.0,0.0,3.0,3.6956522,2.9,0.16981132,0.25,0,0.0,1.0,0.0,0.0,1.0
10412,1,16,a00e7f23bd2bb4abffd0370cecbcfb5fb9601678,"['[sram, dv] Fix synchronization between test sequence and software.', '', 'Signed-off-by: Douglas Reis <doreis@lowrisc.org>']",16.0,3.0,5.0,6.0,TRUE,"['other', 'source']",3.0,2.0,1.0,0.0,0.0,35.0,6.0,0.0,0.0,2.0,0.0,9.0,0.0,6.0,115.0,9.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,1.0,0.6,0.0,0,0.0,1.0,0.0,0.0,1.0
10415,1,53,c6dc16664937f19d0020dabf7707a9261dcc0e3f,"['[otbn,dv] Fix indentation in otbn_escalate_if.sv', '', ""No functional change, but it's a bit easier to read because the"", 'previous version looked like we were repeating the call to', 'get_rand_lc_tx_val.', '', 'Signed-off-by: Rupert Swarbrick <rswarbrick@lowrisc.org>']",10.0,4.0,3.0,6.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,3.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,6.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
10424,1,8,5ee583b7d3ecc4dd9a27659afe022952ba984513,"['[test] Fix activity-checking part of the power virus test', '', 'This part of the tests checks if all of the IPs are active during', 'the max-power-epoch.', '', 'This commit changes the activity indicator of the following blocks', 'to improve the stability of the test:', '', '- Change the activity-indicator of CSRNG to the ""acmd_q"" signal, which', 'shows the last executed CSRNG operation. The chip_sw_power_virus_vseq.sv', 'file checks if the last CSRNG command is the reseed (0x2) or generate(0x3).', '', '- Change the activity-indicator of AES to the round counter, which should', 'be greater than 0 in case the AES is running.', '', 'Tested on the local EDA farm instance.', '', 'Signed-off-by: Bilgiday Yuce <bilgiday@opentitan.org>']",12.0,3.0,5.0,6.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,20.0,17.0,2.0,2.0,1.0,0.0,81.0,1.0,0.0,67.0,10.0,12.0,0.0,0.0,5.0,0.0,0.0,1.0,1.0,0.0,0.625,1.0,0,0.0,1.0,0.0,0.0,0.0
10425,1,32,dd8b7098f35b43190506a33460b2852b9edf6155,"['[chip,dv] update lc state for otp vendor csr test', '', 'otp_vendor_test requires lc_raw_test_rma = on.', 'Therefore, exclude LcStProd,LcStProdEnd,LcStDev from vendor_csr access test.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",0.0,4.0,5.0,6.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,5.0,4.0,1.0,1.0,0.0,0.0,27.0,12.0,0.0,125.0,10.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,2.25,0.0,0.8,1.0,1,0.0,1.0,0.0,0.0,0.0
10432,1,32,09a2f13c195313c7e3f81feccff78a6fd0be7c91,"['[chip,dv] add short iteration option to xbar test', '', 'In closed source env, xbar test run too long(+20hrs).', 'Add short run option for fast regression.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",23.0,2.0,4.0,6.0,FALSE,['source'],3.0,3.0,3.0,0.0,0.0,4.0,0.0,1.0,0.0,0.0,0.0,7.0,1.0,0.0,9.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
10435,1,32,21ce4e9761abdf5c919b46e5ae64a5a8e24992f7,"['[chip,dv] Adjust reset and external clock location for rom_raw_unlock test', '', '`apply_reset` turned off bypass_enable.', 'After reset, test needs to re-enable bypass clock to supply external clock.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",4.0,2.0,4.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,17.0,3.0,6.0,0.0,2.0,1.0,4.0,0.0,0.0,2.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.5,1.0,1,0.0,1.0,0.0,0.0,0.0
10436,1,60,fd9a3c14c67776f1b52e8d642cd9e6e32e130a6d,"['[dv] attempt to load all SW logging file', '', 'The DV SW log database file parser did not attempt to read all available', 'SW log data files, it would pre-maturely error out if one file was not', 'present.', '', 'Signed-off-by: Tim Trippel <ttrippel@google.com>']",6.0,1.0,4.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,1.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,17.0,1.0,0.0,0.0,0.0,2.0,0.0,0.0,1.0,0.0,0.0,0.05882353,0.0,0,0.0,1.0,0.0,0.0,0.0
10440,1,55,e3b99ac8d3de74263da9fdbb9027ee36cdc2f6d1,"['[chip,dv] update chip_if for gate-level', '', 'Signed-off-by: Sharon Topaz <sharon.topaz@nuvoton.com>']",15.0,1.0,4.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,1.0,0.0,0.0,0.0,0.0,81.0,1.0,0.0,66.0,10.0,12.0,0.0,0.0,5.0,0.0,0.0,1.0,1.0,0.0,0.12121212,0.5,0,0.0,1.0,0.0,0.0,0.0
10441,1,28,a75f1774bc0c782f8a4eccdeec6901e1ae1e5ad3,"['[spi_device,dv] Fixup fifo_size sampling conditions', '', 'These covergroups intend to sample when a given tx/rx fifo is', 'full to the space ""allocated"" to it within the DPSRAM buffer.', 'Previously when the covergroups were sampled, we passed the', 'upper-limit address of each fifo, rather than the size (upper-lower).', '', 'Signed-off-by: Harry Callahan <hcallahan@lowrisc.org>']",15.0,1.0,4.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,3.0,0.0,0.0,0.0,0.0,183.0,86.0,13.0,70.0,4.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,1.9651163,1.7692307,0.014285714,0.0,0,0.0,1.0,0.0,0.0,0.0
10442,1,51,dc277c389b17f79a27a309f26873f025ae638f92,"['[hw,spi_device,dv] Schedule reg prediction for cfg_addr_4b_en', '', '- Schedule the mirror value update for addr_4b_en after next SPI transaction', '  since this field gets updated in SPI clock domain', '- Disable destination pulse assertion in prim module similar', '  to https://github.com/lowRISC/opentitan/pull/18829', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",13.0,0.0,4.0,6.0,FALSE,['source'],4.0,1.0,4.0,0.0,0.0,42.0,6.0,11.0,1.0,1.0,0.0,81.0,16.0,3.0,46.0,5.0,0.0,1.0,0.0,0.0,1.0,0.0,3.0,1.0625,1.0,0.33333334,1.0,1,0.0,1.0,0.0,0.0,0.0
10443,1,28,84c86c71801a90c56ce086633e9b70d655fa6c3e,"['[spi_device,dv] Add ignore_bins for payload_swap on read items', '', 'Signed-off-by: Harry Callahan <hcallahan@lowrisc.org>']",23.0,5.0,4.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,9.0,2.0,1.0,0.0,0.0,0.0,2.0,0.0,0.0,9.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.22222222,1.0,1,0.0,1.0,0.0,0.0,0.0
10445,1,40,ebd3c9df3a76f8aa49870b7756d40a462f31824a,"['[rom_ctrl/dv] Increase TL access timeout', '', 'TL accesses are blocked while the ROM check is in progress.', 'The current timeout is large enough in most cases, but depending', 'on the randomization, there can be cases where the ROM check takes', 'longer than that default timeout.', '', 'This patch increases the timeout x4 to be on the safe side.', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",2.0,1.0,4.0,6.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,7.0,1.0,4.0,0.0,1.0,0.0,5.0,0.0,0.0,15.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.13333334,1.0,1,0.0,1.0,0.0,0.0,0.0
10447,1,32,2268a211f3d6d962b2519a4f9cc0d1c815ff1e92,"['[chip,dv] apply exclusion to chip_prim_tl_access_vseq', '', 'tag - excl is set in some closed source prim csrs.', 'Apply those settings to relevant test.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",19.0,0.0,4.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,11.0,0.0,1.0,0.0,3.0,0.0,10.0,4.0,0.0,2.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,3.0,1.0,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
10449,1,2,e2c38cfb79c90192e84470f91bbf85dbd427b742,"['[i2c/dv] Adjust host_perf constraints to reflect IP requirements', '', 'The IP requires a minimum thigh and tlow of 3 each. Adjust the', 'constraints to enable satisfying this requirement.', '', ""Target modes based on the input clock period, since it's impossible to"", 'hit all specs for faster modes at lower frequencies. Float the SCL', 'period / frequency to allow thigh and tlow to adjust to the required', 'minimums, then calculate the coerced value and use it for comparisons.', '', 'Add accounting for how the IP currently tracks time and a TODO to fix', 'this later.', '', 'Signed-off-by: Alexander Williams <awill@opentitan.org>']",21.0,4.0,4.0,6.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,48.0,8.0,23.0,0.0,3.0,0.0,7.0,0.0,0.0,8.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,0.125,0.0,0,0.0,1.0,0.0,0.0,0.0
10457,1,40,1798e93bab3b1bb245628e8fee6f64a2d9cc5230,"['[rom_ctrl/sva] Add assertion to prove linear FSM control flow', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",5.0,0.0,4.0,6.0,FALSE,"['source', 'other']",3.0,3.0,1.0,0.0,0.0,19.0,0.0,1.0,0.0,1.0,0.0,19.0,5.0,0.0,25.0,1.0,2.0,0.0,0.0,5.0,0.0,0.0,1.0,1.0,0.0,0.27272728,0.0,0,0.0,1.0,0.0,0.0,1.0
10459,1,25,5a46b282e350d3184de3ac7f0fad780bf596b309,"['[dv,aon_timer] Update comment on reset_aon_first', '', 'For now this config bit remains set to a constant 1 as the other setting', 'is unsupported. The functionality may be removed entirely at a later', 'point.', '', 'Signed-off-by: Greg Chadwick <gac@lowrisc.org>']",14.0,0.0,4.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,5.0,1.0,5.0,1.0,0.0,0.0,6.0,2.0,0.0,17.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.11764706,0.0,0,0.0,1.0,0.0,0.0,0.0
10461,1,51,01a66f5005d224c77efd341e9537e4293d1e4d0a,"['[hw,spi_device,dv] Simplify the check for flash_status', '', 'Read flash_status register after register write and after end of SPI transaction, to avoid using', 'a thread for register read.', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",14.0,1.0,3.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,24.0,48.0,7.0,14.0,0.0,0.0,79.0,15.0,3.0,45.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,3.0,1.0666667,1.0,0.06666667,0.0,0,0.0,1.0,0.0,0.0,0.0
10470,1,55,4191af3692d6cef4eb15535bf9b54aaef6c2d94f,"['[chip,dv] update chip_if for gate-level', '', 'Signed-off-by: Sharon Topaz <sharon.topaz@nuvoton.com>']",10.0,0.0,4.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,4.0,0.0,0.0,0.0,0.0,81.0,1.0,0.0,65.0,10.0,12.0,0.0,0.0,5.0,0.0,0.0,1.0,1.0,0.0,0.10769231,0.5,1,0.0,1.0,0.0,0.0,0.0
10473,1,2,a474150a8fddf58682032071b989bfc249e3680b,"['[i2c] Hold off NACK detection until posedge SCL', '', 'If the clock is stretched, the FSM must not sample SDA. NACK detection', 'must wait until the clock is ready.', '', 'Signed-off-by: Alexander Williams <awill@opentitan.org>']",17.0,2.0,3.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,207.0,112.0,0.0,61.0,6.0,0.0,0.0,0.0,1.0,0.0,0.0,2.0,1.1696428,0.0,0.032786883,0.0,0,0.0,1.0,0.0,0.0,0.0
10474,1,26,51537aaea3981498d135cefa2147d44c3868fedc,"['[rtl/spi_device] Add extra cycle for CDC in spid_addr_4b', '', 'The update mechanism uses a stable value after the spi_clk synchronizers.', '', 'Fixes #19005', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",13.0,2.0,3.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,12.0,1.0,2.0,0.0,1.0,0.0,5.0,6.0,0.0,4.0,1.0,2.0,0.0,0.0,1.0,0.0,0.0,2.0,1.0,0.0,0.25,0.0,0,0.0,1.0,0.0,0.0,0.0
10475,1,2,a0d69a3f99663a9fade714f2fe0e4eab7546780c,"['[usbdev] Remove data toggle clear in suspend', '', 'The link_active_i term was misplaced, and data toggles should not be', 'cleared in suspended state. In fact, they should be retained, and usbdev', 'will need to give software greater visibility and control, so it can', 'save / restore state in coordination with deep sleep.', '', 'For the purposes of an ECO, leave link_active_i unused. It was intended', 'to help prevent the packet engines from responding to packets and', 'dirtying FIFOs before software is ready, but that is left for a later', 'commit.', '', 'Signed-off-by: Alexander Williams <awill@opentitan.org>', 'Co-authored-by: Adrian Lees <a.lees@lowrisc.org>']",10.0,4.0,3.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,1.0,2.0,0.0,1.0,0.0,29.0,22.0,0.0,3.0,1.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.5,0.0,0.6666667,1.0,1,0.0,1.0,0.0,0.0,0.0
10476,1,41,081f7a2b0b1304d5b00e72a0f8406b8094819a8a,"['[chip-test] Add rom_raw_unlock test', '', 'Signed-off-by: Miguel Osorio <moidx@opentitan.org>']",12.0,3.0,4.0,6.0,FALSE,"['source', 'other']",4.0,3.0,2.0,1.0,0.0,144.0,0.0,24.0,0.0,24.0,0.0,4.0,0.0,0.0,142.0,5.0,0.0,0.0,0.0,0.0,0.0,0.0,4.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
10480,1,32,bdefb2822e99eee795f5d676a3f4c487c53afb0c,"['[chip,dv] fix test out of sync', '', 'chip_sw_sysrst_ctrl_ulp_z3_wakeup_vseq uses', 'very delicate sync between c and sv test.', 'Add test sync at the beginning of the sv test to avoid', 'out of sync when boot process takes longer than usual.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",11.0,2.0,3.0,6.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,5.0,0.0,1.0,0.0,1.0,0.0,2.0,0.0,0.0,3.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.33333334,1.0,1,0.0,1.0,0.0,0.0,0.0
10481,1,32,31ee29d4119f502d6b25c6fd74db5695270d0736,"['[chip,dv] closed source short rma support', '', 'short rma mode has beed added to expedite', 'closed source regression turn around time.', 'Update follow tests to support the feature.', ' - chip_sw_lc_walkthrough_rma', ' - chip_sw_flash_rma_unlocked', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",1.0,5.0,4.0,6.0,FALSE,['source'],4.0,2.0,3.0,0.0,0.0,57.0,16.0,0.0,0.0,1.0,0.0,70.0,23.0,10.0,101.0,7.0,1.0,1.0,0.0,0.0,1.0,0.0,3.0,3.6956522,2.9,0.2,0.5,0,0.0,1.0,0.0,0.0,0.0
10488,1,4,5bbe80c270f556e989c8c1020ab8b12864c67345,"['[csrng/dv] Link to #16516', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",6.0,4.0,4.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,2.0,2.0,0.0,0.0,20.0,9.0,0.0,19.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,2.1111112,0.0,0.05263158,0.0,0,0.0,1.0,0.0,0.0,0.0
10490,1,4,a8434bb2dea71071403068e23290a790b9c8d325,"['[edn/dv] Link to newly created issue for `regwen` testing', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",21.0,3.0,4.0,6.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,1.0,1.0,0.0,0.0,1.0,0.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
10501,1,4,479e9d7c15b21c2ac754d1de054fffa275f8ebe0,"['[edn/dv] Rewrite `edn_disable_auto_req_mode_vseq`', '', 'Prior to this commit, `edn_disable_auto_req_mode_vseq` was not able to', 'hit transitions from multiple main FSM states to the Idle state and it', ""did not repeat endpoint requests after re-enabling EDN, so EDN's"", 'functionality after re-enabling did not get checked.', '', 'This rewrite fixes those issues.  The test now achieves 100% coverage of', 'main FSM transitions into the Idle state and it lets EDN handle endpoint', 'requests after it got re-enabled (thus checking that this works as', 'expected).', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",16.0,3.0,4.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,133.0,72.0,21.0,12.0,11.0,4.0,6.0,1.0,0.0,5.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,4.0,1.0,0.0,0.2,1.0,1,0.0,1.0,0.0,0.0,0.0
10518,1,32,5447968e1b407516004cea8f923565bccb83f869,"['[chip,dv] add otp_vendor_test_status hook', '', 'otp_vendor_test status hook is tied to zero in open source.', 'Add proper place holder to update otp_vendor_test_status', 'in closed source test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",12.0,2.0,3.0,6.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,6.0,1.0,3.0,0.0,1.0,0.0,27.0,12.0,0.0,124.0,9.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,2.25,0.0,0.75,0.222222222,0,0.0,1.0,0.0,0.0,0.0
10526,1,40,df473d1ee2a55086149accf9aea63268dc54183b,"['[rom_ctrl/dv] Remove stale TODOs', '', 'Fixes #18398', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",4.0,3.0,4.0,6.0,FALSE,"['other', 'source']",2.0,2.0,1.0,0.0,0.0,0.0,8.0,0.0,2.0,0.0,1.0,5.0,0.0,0.0,17.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.071428575,0.0,0,0.0,1.0,0.0,0.0,1.0
10528,1,47,740064323b5d2d75cad1fc56e7bb9de294832171,"[""[aes, dv] Don't disable AesModeValid SVAs in aes_alert_reset_vseq.sv"", '', ""These SVAs don't need to be disabled separately anymore as they're not"", 'active when seeing a fatal alert. Instead, one of the specified paths', 'was wrong leading to runtime warnings (need to be resolved for V2.5).', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",18.0,0.0,3.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,5.0,0.0,1.0,1.0,0.0,4.0,4.0,0.0,8.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.375,0.0,0,0.0,1.0,0.0,0.0,0.0
10530,1,55,8522e05bc4e5e5e6fec08e8066957fd39559838f,"['[chip,dv] update chip_if for gate-level', '', 'Signed-off-by: Sharon Topaz <sharon.topaz@nuvoton.com>']",21.0,2.0,3.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,4.0,0.0,0.0,0.0,0.0,81.0,1.0,0.0,64.0,9.0,12.0,0.0,0.0,5.0,0.0,0.0,1.0,1.0,0.0,0.09375,0.444444444,1,0.0,1.0,0.0,0.0,0.0
10533,1,40,5bdd9137e0da169a3886573820811bb79d6ed616,"['[prim_present/dv] Only test relevant configs and improve coverage', '', 'This reoarganizes the prim_present testbench so that only the', 'relevant instantiations are tested: 1) full round, 2) iterative single', 'round. In particular, by emulating iterations with 2) in the', 'testbench, the code coverage is increased substantially.', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",0.0,2.0,3.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,78.0,64.0,3.0,3.0,5.0,5.0,8.0,0.0,1.0,10.0,0.0,1.0,0.0,1.0,3.0,0.0,1.0,3.0,0.0,1.0,0.2,0.0,0,0.0,1.0,0.0,0.0,0.0
10534,1,38,0eae4a95da103a4a9657da604337c93d7cc41654,"['[i2c,dv] Minor spacing changes', '', 'Signed-off-by: Marno van der Maas <mvdmaas+git@lowrisc.org>']",13.0,1.0,3.0,6.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,13.0,14.0,11.0,11.0,0.0,0.0,25.0,10.0,1.0,30.0,3.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,1.5555556,1.0,0.4,0.5,1,0.0,1.0,0.0,0.0,0.0
10540,1,32,45e23c7158738654b7ad41ea973d16cf287424bd,"['[chip,dv] increase test time out for flash_hsot_gnt_err_inj_seq', '', 'Adjust for closed source env', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",5.0,2.0,3.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,6.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.8333333,1.0,0,0.0,1.0,0.0,0.0,0.0
10541,1,32,b4afd8c37f5d5658305e072602f7120770912eff,"['[chip,dv] increase time out for chip_sw_csrng_lc_hw_debug_en_vseq', '', 'adjust for closed source test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",7.0,2.0,3.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,1.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
10543,1,40,2fc407a09c9b1558866438a73c15b84669ab7475,"['[pinmux/dv] Add workaround for VCS/Xcelium mismatch', '', 'See #18988 for details.', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",23.0,1.0,3.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,12.0,0.0,6.0,0.0,0.0,0.0,61.0,21.0,0.0,7.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.8095238,0.0,0.2857143,0.0,0,0.0,1.0,0.0,0.0,0.0
10544,1,38,8fe3c59883ec5da8236442ed9c260f06202b883a,"['[i2c] Small fixes to comments', '', 'Signed-off-by: Marno van der Maas <mvdmaas+git@lowrisc.org>']",16.0,4.0,3.0,4.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,2.0,2.0,0.0,0.0,207.0,112.0,0.0,60.0,6.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.1696428,0.0,0.05,0.0,0,0.0,1.0,0.0,0.0,0.0
10546,1,28,80619d9b1860904f5a979de9730bd692426a58b8,"['[spi_host,dv] Capture remaining DV TODOs into issue #18886', '', 'These mostly remark about testbench shortcomings or possible improvements.', '', 'Signed-off-by: Harry Callahan <hcallahan@lowrisc.org>']",12.0,0.0,2.0,6.0,TRUE,"['other', 'source']",3.0,3.0,2.0,0.0,0.0,4.0,5.0,3.0,3.0,0.0,0.0,27.0,3.0,2.0,21.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.3333334,1.0,0.5,1.0,0,0.0,1.0,0.0,0.0,1.0
10548,1,2,cadf610c35a5b3747129da35a72fbdf12f820d9d,"['[rv_timer/dv] Remove TODO for interrupt checking', '', 'The TODO suggested checking the interrupt pin could be changed if the', 'interrupt CSRs were implemented as hwext. However, that did not occur on', 'the design side and is not planned. So, remove the TODO.', '', 'Signed-off-by: Alexander Williams <awill@opentitan.org>']",9.0,4.0,3.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,0.0,1.0,0.0,1.0,0.0,0.0,67.0,34.0,20.0,26.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,3.764706,2.35,0.038461536,1.0,1,0.0,1.0,0.0,0.0,0.0
10553,1,40,a7609680cc48f806947e2a0ae0f50a1a9933594a,"['[prim_lfsr/dv] Add tests to improve coverage', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",7.0,0.0,3.0,6.0,FALSE,"['source', 'other']",4.0,2.0,1.0,0.0,0.0,144.0,74.0,19.0,1.0,17.0,0.0,12.0,5.0,5.0,12.0,2.0,2.0,0.0,1.0,1.0,0.0,1.0,5.0,1.6,2.2,0.5,0.0,0,0.0,1.0,0.0,0.0,1.0
10558,1,4,c342c8c6bf2d014bc69b14691514e69b28962a18,"['[edn/dv] Immediately disable EDN in `edn_disable_vseq`', '', ""Other DV threads access EDN's CSRs, and waiting for those accesses to"", 'complete means that this vseq never hits certain FSM states.  This can', 'be avoided by not waiting for outstanding CSR accesses and disabling EDN', 'through a backdoor write.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",11.0,0.0,3.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,2.0,3.0,0.0,0.0,0.0,5.0,2.0,0.0,8.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.375,0.0,0,0.0,1.0,0.0,0.0,0.0
10576,1,32,9492e9bf9cd1c1362150d1329b10f2888ab5d74d,"['[chip,dv] move cfg init under chip_env_cfg', '', 'Set init value out of chip_env_cfg causes', 'test failure in closed source from wrong init cfg value.', 'Move these to proper place for future test arragement', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",10.0,0.0,3.0,6.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,5.0,5.0,1.0,1.0,1.0,1.0,27.0,12.0,0.0,123.0,9.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,2.25,0.0,0.057142857,0.666666667,1,0.0,1.0,0.0,0.0,0.0
10577,1,51,3d455cd4914bfe6ce235de1a3e2d44359a9aa6df,"['[hw,aon_timer,dv] Fix test failures related to CDC randomization', '', '- In scoreboard, wait two extra cycles(to account for CDC) for wakeup interrupt check', '  since this is synchronized to aon clock domain', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",12.0,3.0,3.0,6.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,5.0,0.0,2.0,0.0,0.0,0.0,35.0,18.0,0.0,15.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.1111112,0.0,0.06666667,1.0,1,0.0,1.0,0.0,0.0,0.0
10579,1,25,4119ebd29563e10ef296988129b9cdbb05cf0930,"['[uart,dv] Correct number of RX break level coverage bins', '', 'Signed-off-by: Greg Chadwick <gac@lowrisc.org>']",9.0,0.0,3.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,8.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.25,1.0,0,0.0,1.0,0.0,0.0,0.0
10580,1,4,7545bb6eac5207c29c5413fa596b9e219403f200,"['[edn/dv] Fix type of `target` argument to `find_index`', '', 'The `target` argument is used in the `find_index` function in', ""comparisons against an indexed string, which returns a byte.  Thus, it's"", 'type must also be a byte.  This caused warnings in VCS, which are fixed', 'by this commit (and which are relevant for V2.5 sign off).', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",15.0,1.0,2.0,6.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,36.0,8.0,5.0,22.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.25,1.0,0.045454547,0.0,0,0.0,1.0,0.0,0.0,0.0
10581,1,32,55f0911beff9f95e9b537cad48e3ed7338d29a5d,"['[chip,dv] replace implicit time delay', '', 'some testbench using different time scale.', 'Add time unit to avoid it.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",8.0,6.0,3.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,6.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.16666667,0.0,0,0.0,1.0,0.0,0.0,0.0
10582,1,55,431ad2b519c918f1decc9e19b18391f5d5f78eea,"['[chip,dv] update strap_en path for gate-level', '', 'Signed-off-by: Sharon Topaz <sharon.topaz@nuvoton.com>']",19.0,6.0,3.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,81.0,1.0,0.0,63.0,8.0,12.0,0.0,0.0,5.0,0.0,0.0,1.0,1.0,0.0,0.07936508,0.375,1,0.0,1.0,0.0,0.0,0.0
10583,1,40,c60d92530bde96ebc394f213039129e1871a54dd,"['[gpio/dv] Add second build mode for CDC prims', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",0.0,6.0,3.0,6.0,FALSE,"['source', 'other']",5.0,5.0,2.0,0.0,0.0,54.0,10.0,6.0,3.0,0.0,1.0,3.0,0.0,1.0,37.0,1.0,4.0,0.0,0.0,6.0,0.0,0.0,1.0,0.0,1.0,0.5,0.0,0,0.0,1.0,0.0,0.0,1.0
10585,1,66,41d97226a83c49589643fa427c2ff8c06dfe8ccf,"['[dv, chip-test] Update VIO POK paths', '', 'Signed-off-by: Walaa Hattab <whattab@nuvoton.com>']",15.0,6.0,3.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,9.0,3.0,0.0,0.0,1.0,0.0,5.0,0.0,1.0,3.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,1.0,0.33333334,0.0,0,0.0,1.0,0.0,0.0,0.0
10590,1,25,b6c2886f84a9e61b3f8036908b74c2d0fd540426,"['[dv,uart] Implement new functional coverage', '', 'Fixes #17353', '', 'Signed-off-by: Greg Chadwick <gac@lowrisc.org>']",15.0,4.0,3.0,6.0,FALSE,"['source', 'other']",6.0,2.0,5.0,1.0,0.0,109.0,1.0,8.0,0.0,13.0,0.0,79.0,57.0,0.0,36.0,2.0,6.0,0.0,0.0,10.0,0.0,0.0,7.0,4.4561405,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
10592,1,47,75d07a7995d808593e79bfcdc16c20d7f3f9dc3e,"['[aes, dv] Resolve tool warnings', '', 'This is required for V2.5. This is related to lowRISC/OpenTitan#18428.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",14.0,4.0,3.0,6.0,TRUE,['source'],12.0,5.0,12.0,0.0,0.0,152.0,68.0,28.0,3.0,30.0,2.0,21.0,10.0,4.0,30.0,3.0,6.0,0.0,0.0,4.0,0.0,0.0,2.0,1.9,2.5,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
10594,1,40,6c56760d28d3e4e2229649790becb6047634a8ca,"['[pinmux/fpv] Additional FPV fixes', '', 'This takes care of the last 3 CEX in the pinmux FPV checks.', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",5.0,4.0,3.0,6.0,FALSE,['source'],3.0,2.0,3.0,0.0,0.0,6.0,4.0,0.0,0.0,0.0,0.0,36.0,21.0,4.0,58.0,2.0,7.0,0.0,0.0,4.0,0.0,0.0,1.0,1.9523809,1.0,0.8125,1.0,0,0.0,1.0,0.0,0.0,0.0
10595,1,51,7ac6e0879cf7fb2430a5d2349d339d710a3664ef,"['[hw,spi_device,dv] Disable pulse sync assertion', '', '- Disable DstPulseCheck_A assertion in prim_pulse_sync.sv in case of CDC randomization.', '- Even though src_pulse to the module is seperated by a minimum number of cycles,', '  CDC randomization can cause two output pulses overlap resulting in assertion errors.', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",11.0,1.0,1.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,0.0,0.0,0.0,0.0,0.0,19.0,5.0,0.0,49.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,3.0,1.0,0.0,0.040816326,0.0,0,0.0,1.0,0.0,0.0,0.0
10596,1,51,793ccab254431c09529651e4fbf99dd039b347a8,"['[hw,uart,dv] Enable CDC intrumentation', '', '- Add delays to account for CDC randomization', '- Clear RDATA FIFO at the end of line loopback sequence', '  to make sure data captured in this mode wont affect the sys_loopback sequence', '- Disable CDC randomization in rx_sync instance for noise_filter test', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",11.0,1.0,2.0,6.0,FALSE,"['other', 'source']",4.0,2.0,3.0,0.0,0.0,35.0,2.0,4.0,0.0,3.0,0.0,4.0,0.0,0.0,21.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,3.0,0.0,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,1.0
10605,1,47,d4136e308e7b28e832ea92cb7b8cbecffe0617a1,"['[aes, dv] Enable host response speed randomization for stress test', '', 'This commit enables host response speed randomization for the stress', 'test and removes the associated TODO (needs to be resolved for V2.5).', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",18.0,3.0,3.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,0.0,2.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,9.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.11111111,1.0,1,0.0,1.0,0.0,0.0,0.0
10621,1,51,093e5f08de1e802ce6086dd7dbcc7120d69a8ac6,"['[hw,spi_device,dv] Update clear_flash_busy_bit to avoid race with register reads', '', '- csr_spinwait repeateldy reads from register read until the desired value is observed.', '- This causes an issue with spi checks related to flash_Status as this register gets updated', '  in spi clock domain.', '- In order to fix this, update the clear_flash_busy_bit task to check for an', '  active SPI transaction and then wait for 5 clock cycles after end of transaction', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",12.0,0.0,2.0,6.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,58.0,2.0,14.0,0.0,1.0,0.0,83.0,20.0,7.0,48.0,4.0,1.0,5.0,4.0,0.0,1.2,1.75,7.0,1.1,1.4285715,0.045454547,0.0,0,0.0,1.0,0.0,0.0,0.0
10623,1,28,14c38bf03489c70da2badd72cd9b46a8f3a5c6b3,"['[spi_host,dv] Refactor status_stall_vseq and scb, add more comments', '', 'This commit is cleanups and refactoring to make the test and scoreboard more', 'linear. It also adds a number of comments as I went through learning how it', 'works, and refactors names to be more meaningful.', '', 'The status_stall_vseq test has been a source of failures for a long time. This', 'commit refactors it in an attempt to make it easier to debug, and tries to', 'address some of the outstanding issues.', 'Problems experienced by this test have been 1) timeouts, due to requiring lots of', 'stimulus to be generated to fill the RXFIFO and induce a rxstall condition, and', '2) the scoreboard not checking all of the expected/observed transaction items', 'due to this test exercising a different codepath in the scoreboard by using', 'cfg.tx_stall_check.', '', '- Increase timeout for spi_host_status_stall test', '- Schedule a smoketest sequence after the main test to check recovery, and make', '  use of read_rx_fifo() after this to ensure the scb is up-to-date.', '', 'Signed-off-by: Harry Callahan <hcallahan@lowrisc.org>']",16.0,5.0,2.0,6.0,FALSE,"['other', 'source']",4.0,3.0,3.0,0.0,0.0,149.0,133.0,53.0,25.0,11.0,5.0,43.0,35.0,1.0,21.0,1.0,1.0,4.0,0.0,0.0,2.25,0.0,7.0,2.2285714,1.0,0.33333334,1.0,0,0.0,1.0,0.0,0.0,1.0
10625,1,51,f1024e968f748c9663ae145b25878984ea51b389,"['[hw,top_earlgrey,dv] Increase wait time before start of test', '', 'Update wait time for deassertion of ec_rst_l_o before start of test.', 'Use default value in specification of sysrst_ctrl', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",17.0,0.0,1.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,1.0,2.0,1.0,0.0,0.0,6.0,2.0,1.0,6.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,2.0,0.33333334,0.0,0,0.0,1.0,0.0,0.0,0.0
10629,1,28,f77138c972f7deb08b9c3f9b33e4e294724cca2e,"['[spi_host,dv,cleanup] Rename start_reactive_seq, add comments', '', 'Signed-off-by: Harry Callahan <hcallahan@lowrisc.org>']",13.0,4.0,1.0,6.0,FALSE,['source'],9.0,1.0,9.0,0.0,0.0,13.0,14.0,2.0,3.0,0.0,0.0,27.0,6.0,2.0,19.0,1.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,1.3333334,1.0,1.0,1.0,1,0.0,1.0,0.0,0.0,0.0
10633,1,60,716be9b2b45c21348e257693b6b26c3a42953183,"['[dv] fix ROM self hash test in DV', '', 'This test was failing in the nightly regression due to naming', 'conventions not matching assumptions in the test bench.', '', 'Signed-off-by: Tim Trippel <ttrippel@google.com>']",15.0,1.0,2.0,6.0,TRUE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,6.0,6.0,1.0,3.0,0.0,0.0,27.0,12.0,0.0,122.0,8.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,2.25,0.0,0.08695652,0.25,0,0.0,1.0,0.0,0.0,1.0
10635,1,51,c33750af973991527fef990e6a2cfc99c63ce94b,"['[hw,sysrst_ctrl,dv] Address VCS compile warnings', '', 'FIx warnings related to type mismatch in sysrst_ctrl block level DV environment', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",12.0,2.0,1.0,6.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,9.0,4.0,3.0,0.0,0.0,0.0,22.0,15.0,0.0,22.0,2.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0666667,0.0,0.3,0.0,0,0.0,1.0,0.0,0.0,0.0
10637,1,28,23969736eba95bb42b472feb3d7432ed99f21a63,"['[spi_host,dv] Extend sw_reset test to trigger mid-transaction', '', 'Refactor the test to spawn an additional thread which waits for a randomized', 'numbers of SCK edges before triggering a write that sets CONTROL.SW_RESET to 1.', ""If the randomization means we don't trigger the sw_reset during the transaciton,"", 'then trigger it immediately after (when the DUT is idle).', 'We should gather coverage over sw_reset being triggered both in and out of an', 'active transaction.', '', 'This change required some previous changes to the scoreboard and base sequences', 'to allow a second thread to access the bus mid-transaction, and update the', 'checking to handle the on-the-fly reset behaviour.', '', 'Signed-off-by: Harry Callahan <hcallahan@lowrisc.org>']",7.0,3.0,2.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,62.0,30.0,22.0,4.0,4.0,3.0,4.0,0.0,0.0,6.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,4.0,0.0,0.0,0.33333334,0.0,0,0.0,1.0,0.0,0.0,0.0
10643,1,51,3bf9d8741d1cf4369d3b34cba477718c22065946,"['[hw,sysrst_ctrl,dv] Disable z3_wakeup_o check after end of sequence', '', 'Move z3_wakeup_o from check_z3_wkup_nonblocking to body of the sequence', 'and disable the forked process at the end of the sequence', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",15.0,0.0,2.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,11.0,11.0,0.0,0.0,0.0,1.0,9.0,3.0,3.0,16.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,2.0,0.1875,0.5,1,0.0,1.0,0.0,0.0,0.0
10644,1,55,d22fdf2d94ca29966ae48462ad470d374639e9d8,"['[dv,chip] Compilation required changes for gate-level', '', 'Signed-off-by: Sharon Topaz <sharon.topaz@nuvoton.com>']",10.0,2.0,2.0,6.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,22.0,0.0,0.0,0.0,0.0,0.0,81.0,1.0,16.0,127.0,7.0,12.0,0.0,0.0,10.0,0.0,0.0,1.0,2.0,1.0,0.06451613,0.285714286,0,0.0,1.0,0.0,0.0,0.0
10645,1,32,a1ae9899e3c38fcf6e89f97e465b5884f9f5fde1,"['[chip,dv] add switch to external clock for lc state transition', '', 'Similar issue with #18147.', 'Test does lc state transition from raw state with uncalibrated clock.', 'Fixed by adding external clock.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",4.0,2.0,2.0,6.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,5.0,1.0,2.0,0.0,1.0,2.0,0.0,0.0,14.0,5.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.35714287,0.8,1,0.0,1.0,0.0,0.0,0.0
10646,1,47,5e3bc8b87b1cae4de86b5fd8344426f5ade2a1cb,"['[aes, dv] Fix reseed test', '', 'Previously, this test had a couple of serious issues:', '- The reseed checking function was pretty broken. It did not get updates', '  of the probed signals inside the busy loop as the function was', '  call-by-value. In most cases function the function just timed out.', ""- There was no failure in case the reseed didn't happen."", '- Writes to shadow registers were not correctly handled which in some', '  rare cases caused recoverable alerts and test failures.', '', 'Also, the test did not properly verify automatically triggered reseed', 'operations based on the reseed rate setting.', '', 'This resolves lowRISC/OpenTitan#17357.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",0.0,4.0,3.0,5.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,196.0,62.0,39.0,14.0,12.0,1.0,18.0,11.0,4.0,2.0,0.0,0.0,10.0,3.0,0.0,2.0,4.0,14.0,1.8181819,2.5,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
10651,1,32,e2a3b74ad648046a0c5b9a03d7b3213995f3060a,"['[lc_ctrl,dv] tb update with cdc_inst enable', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",4.0,6.0,2.0,6.0,FALSE,"['other', 'source']",4.0,3.0,3.0,0.0,0.0,23.0,9.0,3.0,0.0,5.0,0.0,87.0,15.0,0.0,32.0,5.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,1.1333333,0.0,0.33333334,0.0,0,0.0,1.0,0.0,0.0,1.0
10657,1,4,18e00a6e5d29df415c6738b42e9fbfddc1f1ada6,"['[entropy_src/dv] Link to issue #18889', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",14.0,0.0,2.0,6.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,1.0,1.0,0.0,0.0,163.0,68.0,25.0,94.0,6.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,2.3088236,2.32,0.13829787,0.166666667,1,0.0,1.0,0.0,0.0,0.0
10672,1,40,00d5d8e70b4f7e1869d38833a6d85d42b9e14957,"['[dv] Fix multibit bug in interrupt test register prediction', '', 'An intermediate variable in do_predict did not have adequate', 'width, which led to some interrupt test failures in the GPIO', 'block-level environment.', '', 'Fixes #17345', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",13.0,0.0,2.0,6.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,23.0,4.0,0.0,17.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.11764706,0.0,0,0.0,1.0,0.0,0.0,0.0
10673,1,32,cb581c99f8868833516b17c50e52f4fe9e36b991,"['[chip,dv,jtag] Add skip por_n reset support', '', 'Closed source has requirement to skip por_n at the beginning', 'of the power up.', 'Adjust test sequence accordingly to support this feature.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",7.0,0.0,2.0,6.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,17.0,2.0,4.0,0.0,2.0,0.0,20.0,1.0,0.0,86.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,0.0,0.2857143,0.0,0,0.0,1.0,0.0,0.0,0.0
10682,1,40,7591752b8e0ebf871ec5e4aa8394e3734a91b7ba,"['[sram_ctrl/dv] Enable CDC instrumentation and loosen CSR check', '', 'Some CSRs maybe updated one cycle later due to the random CDC delay.', 'The scoreboard checks for the affected CSR bits is loosened accordingly.', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",15.0,1.0,1.0,6.0,FALSE,"['other', 'source']",2.0,2.0,1.0,0.0,0.0,34.0,4.0,8.0,0.0,2.0,0.0,38.0,12.0,0.0,55.0,2.0,2.0,1.0,0.0,0.0,1.0,0.0,2.0,1.5833334,0.0,0.12727273,0.0,0,0.0,1.0,0.0,0.0,1.0
10687,1,4,9a8eac6e34444c71c932ca6296e19cb2e6139915,"['[entropy_src/dv] Connect all `entropy_subsys_fifo_exception_if` inputs', '', 'Some inputs of that interface were unconnected, which caused warnings', 'that are relevant for V2.5 sign-off.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",15.0,2.0,1.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,22.0,2.0,2.0,0.0,0.0,0.0,1.0,0.0,0.0,46.0,2.0,8.0,0.0,0.0,4.0,0.0,0.0,1.0,0.0,0.0,0.06521739,0.0,0,0.0,1.0,0.0,0.0,0.0
10692,1,4,120738a55718129fc490adec1d440f0afb505864,"['[entropy_src/dv] Predict value of repcnt watermarks', '', ""Prior to this commit, Entropy Source's scoreboard did not check the"", 'value read from the `repcnt_hi_watermarks` (i.e., bit repetition count', 'watermarks) and `repcnts_hi_watermarks` (i.e., symbol repetition count', 'watermarks) registers.', '', 'This commit models the internal repetition counters as well as their', 'propagation to the watermark register fields (which are separate for', 'FIPS and bypass mode) in the scoreboard and enables the check of the', 'watermark registers against the modeled value.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",12.0,2.0,1.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,71.0,4.0,18.0,2.0,4.0,0.0,165.0,68.0,25.0,86.0,5.0,0.0,4.0,0.0,0.0,1.0,0.0,6.0,2.3088236,2.32,0.058139537,0.0,0,0.0,1.0,0.0,0.0,0.0
10695,1,32,4cfc83e33813f596af7e801b6a9c348cf4fbd530,"['[chip,dv] move cpu_init to pre_start for some tests', '', 'cpu_init has soem disruptive backdoor write.', 'So if there is timedelay between post_reset and body,', 'cpu_init can causes spurious data corruptions.', 'Try this new option for some selected tests to address', 'the issue', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",9.0,6.0,2.0,6.0,TRUE,['source'],3.0,1.0,3.0,0.0,0.0,16.0,14.0,6.0,4.0,2.0,6.0,20.0,1.0,0.0,85.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,0.0,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
10701,1,40,712de0b2ce8fcf9af7e2aa505a21d7c3ebdd24ee,"['[pinmux/fpv] Fix FPV testbench', '', 'Fixes a syntax error in the pinmux_chip_fpv testbench and aligns', 'several SVAs with the newest design state.', '', 'Fix #18397.`', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",5.0,4.0,2.0,6.0,TRUE,['source'],4.0,4.0,4.0,0.0,0.0,22.0,18.0,2.0,3.0,1.0,1.0,14.0,5.0,0.0,29.0,2.0,7.0,0.0,0.0,5.0,0.0,0.0,1.0,1.2,0.0,0.8,1.0,1,0.0,1.0,0.0,0.0,0.0
10705,1,51,dbb22f7ec8e8e6a76a9cd9d030d40d8e594fe62c,"['[hw,sysrst_ctrl,dv] Enable CDC instrumentation', '', '- Update tolerances in testcases considering delays introduced by CDC randomization', '- Use internal signal for generating expected interrupt source in edge_detect test', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",9.0,3.0,1.0,6.0,FALSE,"['other', 'source']",7.0,3.0,6.0,0.0,0.0,87.0,36.0,9.0,0.0,1.0,2.0,60.0,20.0,5.0,22.0,2.0,1.0,0.0,0.0,9.0,0.0,0.0,2.0,1.15,2.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
10707,1,55,01320819a62b42218e9c0f0d91ef6b9975f57ae8,"['[dv,chip] Compilation required changes for gate-level', '', 'Signed-off-by: Sharon Topaz <sharon.topaz@nuvoton.com>', '', 'Replace tab with space', '', 'Signed-off-by: Sharon Topaz <sharon.topaz@nuvoton.com>']",20.0,3.0,2.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,14.0,8.0,1.0,0.0,1.0,2.0,81.0,1.0,0.0,61.0,7.0,12.0,0.0,0.0,5.0,0.0,0.0,1.0,1.0,0.0,0.04918033,0.285714286,1,0.0,1.0,0.0,0.0,0.0
10712,1,66,bf11f2d866f77e699c80633a63f08c303614a3e7,"['[dv, chip-test]: Update the HDL paths used in the tests to reference the AST interface', '', 'Signed-off-by: Walaa Hattab <whattab@nuvoton.com>']",13.0,3.0,2.0,6.0,FALSE,['source'],3.0,1.0,3.0,0.0,0.0,10.0,9.0,0.0,0.0,1.0,0.0,20.0,6.0,3.0,9.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.3333334,1.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
10729,1,47,b676ec16bbfa73e024311e0d820808a17791b160,"['[aes, pre_dv] Fix Verilator lint warning', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",13.0,4.0,3.0,5.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,3.0,0.0,0.0,0.0,0.0,8.0,3.0,0.0,11.0,1.0,5.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,0.0,0.90909094,1.0,1,0.0,1.0,0.0,0.0,0.0
10749,1,4,38a5a216d73f23875b98d922e24ef8944f09c18b,"['[csrng/dv] Improve tested range of `glen`', '', 'Prior to this commit, the `glen` field of CSRNG commands had only very', 'restricted randomization (see Issue #18350).  This commit improves the', 'constraints so that also `glen` values > 32 get tested.  The chosen', 'distribution should balance simulation length for coverage.  The maximum', 'value, 4095, deliberately has a relatively high weight to ensure it gets', 'tested under many conditions (thereby contributing to testing #18349).', '', 'To allow for longer Generate commands, this commit increases some', 'timeouts in the scoreboard and changes a few `DV_WAIT`s to `wait` (which', ""don't have a timeout)."", '', 'A full block-level CSRNG regression run showed nominal pass rates.', '', 'Value 0 is not included yet because it causes problems in DV, although', 'RTL seems to behave correctly.', '', 'This commit contributes to Issue #18350 but does not entirely resolve', 'that issue.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",9.0,4.0,1.0,5.0,TRUE,['source'],4.0,3.0,4.0,0.0,0.0,28.0,9.0,6.0,1.0,0.0,0.0,74.0,32.0,9.0,39.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.9285715,3.1111112,0.125,1.0,0,0.0,1.0,0.0,0.0,0.0
10751,1,2,9da48e93c6e3ecf8585b5ce0e194b024d1c28ade,"['[i2c] Remove SCL glitch when FMT FIFO empties mid-transaction', '', ""Prior to this change, if the FMT FIFO doesn't yet have its next entry"", ""from software and the transaction is not done (i.e. STOP hasn't been"", 'issued), the i2c FSM would cause a glitch on SCL. The FSM would follow', 'the sequence HostHoldBitAck -> PopFmtFifo -> Idle, and the Idle state', 'would unconditionally cause a 0 -> 1 transition on SCL, even if the user', 'intended to follow up with more data. Consequently, the host and device', 'would fall out of alignment for the bit count.', '', 'For the purposes of an ECO, change the Idle state to only release SCL if', 'it is not in the middle of a transaction in host mode. A subsequent', 'commit may change the FSM for readability (e.g. going to Active if this', 'IP is still in the middle of a bus transaction and fixing up the Active', 'state to wait for instructions from the FMT FIFO).', '', 'Signed-off-by: Alexander Williams <awill@opentitan.org>']",9.0,5.0,1.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,10.0,3.0,3.0,1.0,0.0,0.0,207.0,112.0,0.0,59.0,6.0,0.0,0.0,0.0,1.0,0.0,0.0,2.0,1.1696428,0.0,0.016949153,0.0,0,0.0,1.0,0.0,0.0,0.0
10785,1,32,322190e3ab1c311f0b8af7cce437d8fef8636b6d,"['[chip,dv] prevent time 0 jtag polling', '', 'Address issue #18812', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",16.0,6.0,1.0,6.0,TRUE,['source'],3.0,1.0,3.0,0.0,0.0,15.0,3.0,8.0,2.0,3.0,0.0,69.0,22.0,10.0,100.0,7.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,3.6363637,2.9,0.30769232,0.75,0,0.0,1.0,0.0,0.0,0.0
10786,1,55,fe1d3f30038a380acdbf6ff71e5ee0ab62467a82,"['[dv,chip] Compilation required changes for gate-level', '', 'Signed-off-by: Sharon Topaz <sharon.topaz@nuvoton.com>']",14.0,0.0,1.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,1.0,0.0,0.0,0.0,0.0,81.0,1.0,0.0,60.0,6.0,12.0,0.0,0.0,5.0,0.0,0.0,1.0,1.0,0.0,0.03333333,0.166666667,1,0.0,1.0,0.0,0.0,0.0
10787,1,66,cc7ba28ef77350a6ad6a69969b558eee13d9045a,"['[ci]: Fix verible-verilog-lint', '', 'Signed-off-by: Walaa Hattab <whattab@nuvoton.com>']",14.0,6.0,1.0,6.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,1.0,0.0,0.0,0.0,0.0,19.0,1.0,0.0,84.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,0.0,0.011904762,0.0,0,0.0,1.0,0.0,0.0,0.0
10790,1,55,5165fd01bde75184b4406f4ad699a1260e59e7d5,"['[dv,chip] Compilation required changes for gate-level', '', 'Signed-off-by: Sharon Topaz <sharon.topaz@nuvoton.com>', '', '[dv,chip] fix trailing spaces', '', 'Signed-off-by: Sharon Topaz <sharon.topaz@nuvoton.com>', '', '[dv,chip] fix trailing spaces2', '', 'Signed-off-by: Sharon Topaz <sharon.topaz@nuvoton.com>']",15.0,6.0,1.0,6.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,32.0,15.0,0.0,1.0,1.0,2.0,81.0,1.0,16.0,126.0,5.0,12.0,0.0,0.0,10.0,0.0,0.0,1.0,2.0,1.0,0.016949153,0.0,0,0.0,1.0,0.0,0.0,0.0
10820,1,51,bb64bed91fbe5dc34dabd53902aa4f34f26ec02b,"['[hw,spi_device,dv] Enable CDC instrumentation', '', '- Update FLASH_STATUS register update timing to account for CDC randomization', '   enabled with this change', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",9.0,3.0,1.0,6.0,FALSE,"['other', 'source']",2.0,2.0,1.0,0.0,0.0,5.0,2.0,0.0,0.0,0.0,0.0,183.0,86.0,13.0,69.0,4.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.9651163,1.7692307,0.04761905,0.5,1,0.0,1.0,0.0,0.0,1.0
10824,1,32,02fd38a036eb88f0e1068c83667b928d11e1f648,"['[gatesim] initial compile clean', '', 'Initial check in after compile.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",22.0,2.0,4.0,5.0,FALSE,"['other', 'source']",16.0,13.0,13.0,0.0,0.0,212.0,42.0,4.0,0.0,7.0,21.0,81.0,1.0,16.0,125.0,5.0,12.0,0.0,0.0,10.0,0.0,0.0,2.0,2.0,1.0,0.4,1.0,1,0.0,1.0,0.0,0.0,1.0
10842,1,63,6db354ba9afc5505d3c0cb9eec73fd74bcd85aea,"['[dv, straps] Release DFT straps and remove illegal values', '', 'Signed-off-by: Tom Houri <tom.houri@nuvoton.com>']",8.0,3.0,3.0,4.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,32.0,15.0,5.0,1.0,3.0,3.0,25.0,5.0,0.0,16.0,4.0,1.0,0.0,0.0,0.0,0.0,0.0,3.0,1.0,0.0,0.0625,0.25,1,0.0,1.0,0.0,0.0,0.0
10856,1,38,d473328090bf062d1d6c2159e6319708e17defa8,"['[i2c,dv] Assert that SCL and SDA do not change simultaneously', '', 'Signed-off-by: Marno van der Maas <mvdmaas+git@lowrisc.org>']",15.0,3.0,4.0,5.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,0.0,1.0,0.0,1.0,0.0,206.0,111.0,0.0,58.0,6.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.1711712,0.0,0.03448276,0.0,0,0.0,1.0,0.0,0.0,0.0
10879,1,32,0aa08986509c76f7d56e9a4d409d65f655d501b1,"['[chip,dv] Add switch to external clock before raw->unlock transition', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",20.0,2.0,4.0,5.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,12.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.25,0.75,1,0.0,1.0,0.0,0.0,0.0
10913,1,12,183dbc91abd2cc0f7acfa830ad4ed8801c5041be,"['[dv/otp_ctrl] Fix cdc issue', '', 'Fix otp cdc issue because the testbench did not wait long enough before', 'issuing the csr read.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",13.0,2.0,4.0,5.0,TRUE,"['other', 'source']",5.0,3.0,4.0,0.0,0.0,10.0,5.0,1.0,0.0,1.0,0.0,27.0,10.0,1.0,54.0,3.0,0.0,0.0,0.0,0.0,0.0,0.0,3.0,1.2,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
10915,1,51,a32c4052d455841c530d66cc091c5fac844ee821,"['[hw,spi_device,dv] Wait before issuing register writes', '', '- Since spi_device_tpm_all_vseq and spi_device_flash_all_vseq are launched', '  paralelly in spi_device_flash_and_tpm_vseq, there are instances where', '  register read to INTR_STATE happens while an update to the register is in', '  progress.', '- Add a check and wait block to make sure INTR_STATE is updated only', '  if there is no ongoing access', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",13.0,1.0,4.0,5.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,12.0,0.0,3.0,0.0,0.0,0.0,77.0,15.0,3.0,43.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0666667,1.0,0.04761905,0.0,0,0.0,1.0,0.0,0.0,0.0
10932,1,51,1db6801018d19dc15bf20e4e737fbf9dfb259b06,"['[hw,spi_device,dv] Use register offset and block offset in TL access', '', '- Use buffer block offset and word offset in the TL access check', '  after injecting parity error', '- Disable scoreboard mem_model checks as these are enabled even if', '  `en_scb` is set to 0', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",14.0,0.0,4.0,5.0,FALSE,"['other', 'source']",2.0,2.0,1.0,0.0,0.0,7.0,3.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,41.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.33333334,0.0,0,0.0,1.0,0.0,0.0,1.0
10933,1,51,5c7ef621826611d4e6cd83bd9cedde2244ba94ce,"['[hw,i2c,dv] Implement i2c_scl_stretch_cg covergroup', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",15.0,3.0,3.0,5.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,79.0,0.0,11.0,0.0,3.0,0.0,70.0,61.0,0.0,50.0,5.0,2.0,0.0,0.0,0.0,0.0,0.0,2.0,3.557377,0.0,0.30769232,0.5,0,0.0,1.0,0.0,0.0,0.0
10937,1,26,83db9403d1afe66e09cd9bc979c994fce6ca640a,"['[dv/pwmgr] Fix PwrmgrSecCmEscToSlowResetReq_A', '', 'Use esc_rst_req_q for clarity.', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",12.0,5.0,2.0,5.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,5.0,2.0,1.0,0.0,0.0,7.0,3.0,0.0,58.0,4.0,12.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,0.0,0.12068965,0.25,0,0.0,1.0,0.0,0.0,0.0
10952,1,60,f990a530e92e5402d55c0143dbe7b604ef92447e,"['[dv] fix `rom_e2e_asm_init_*` tests', '', 'The SPHINCS+ signature and key fields were removed from the manifest', 'in #18584, and the FPGA E2E test was updated, but the DV test was not.', '', 'This fixes #18638.', '', 'Signed-off-by: Tim Trippel <ttrippel@google.com>']",15.0,4.0,3.0,5.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,4.0,1.0,0.0,3.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.6666667,0.0,0,0.0,1.0,0.0,0.0,0.0
10953,1,29,59602b4daf937b8ef6bef96955291a1eda8226db,"['[spi_device dv] reinit mem models between seqs in stress all seq', '', 'The `spi_device_stress_all` test was failing', 'with mismatches between actual values and expected values,', ""due to assumptions that don't account for sequences being run back-to-back."", '', 'This commit reinitialises the memory models between sequences.', '', 'Co-authored-by: Andreas Kurth <adk@lowrisc.org>', 'Signed-off-by: Hugo McNally <hugo.mcnally@gmail.com>']",11.0,3.0,3.0,5.0,FALSE,['source'],3.0,2.0,3.0,0.0,0.0,28.0,1.0,3.0,0.0,5.0,0.0,183.0,86.0,13.0,67.0,3.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.9651163,1.7692307,0.04,0.0,0,0.0,1.0,0.0,0.0,0.0
10977,1,19,78069305f41dd14a64e993129757fe3241305a43,"['[flash/dv] Add small RMA also for IP level', '', 'Signed-off-by: Eitan Shapira <eitanshapira89@gmail.com>']",17.0,3.0,3.0,5.0,FALSE,['source'],3.0,3.0,3.0,0.0,0.0,48.0,0.0,9.0,0.0,5.0,0.0,140.0,37.0,11.0,85.0,10.0,1.0,0.0,0.0,0.0,0.0,0.0,3.0,2.108108,1.4285715,0.2,0.4,0,0.0,1.0,0.0,0.0,0.0
10978,1,25,5a304890b57e77382ccc108c8ae36143c179ed53,"['[dv,chip] Check rv_core_ibex top-level alerts in lockstep test', '', 'Previously the test only checked the ibex top-level outputs signalled', 'the appropriate alert. This adds a check to ensure the alert is also', 'signalled from the rv_core_ibex ensuring the ibex alert is correctly', 'signalled to the alert_handler.', '', 'Signed-off-by: Greg Chadwick <gac@lowrisc.org>']",14.0,2.0,2.0,5.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,34.0,0.0,2.0,0.0,8.0,0.0,46.0,21.0,2.0,19.0,3.0,0.0,1.0,0.0,0.0,1.0,0.0,4.0,1.6190476,1.5,0.15789473,0.0,0,0.0,1.0,0.0,0.0,0.0
10986,1,32,aa3a7dc4090e88f4d2874e32374c8d4c5ffabedb,"['[chip,dv] Add chip_sw_lc_base_vseq', '', 'Initial chip level lc test cleanup', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",18.0,2.0,3.0,5.0,FALSE,"['source', 'other']",6.0,3.0,4.0,1.0,0.0,49.0,28.0,10.0,0.0,8.0,4.0,4.0,1.0,1.0,448.0,39.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,2.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
10987,1,47,4ae519247d580e911cd9421c30a04554a928c908,"['[top_englishbreakfast] Remove retention SRAM to save FPGA resources', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",21.0,1.0,3.0,5.0,FALSE,"['other', 'source']",7.0,5.0,2.0,0.0,0.0,10.0,41.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,109.0,4.0,9.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,0.375,0.0,0,0.0,1.0,0.0,0.0,1.0
10999,1,32,b162939882e011f17f6a9ace6cd6809240c2e234,"['[chip,dv] close source lc_ctrl test cleanup', '', 'Inrease timeout and switch to external clock', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",5.0,2.0,3.0,5.0,FALSE,['source'],4.0,1.0,4.0,0.0,0.0,15.0,11.0,2.0,1.0,1.0,0.0,69.0,22.0,10.0,99.0,7.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,3.6363637,2.9,0.18181819,1.0,1,0.0,1.0,0.0,0.0,0.0
11002,1,38,54d9af0374438afaaf827350ccd2eeac37aed45b,"['[hw,i2c,dv] Uncomment bins to reduce cross state space', '', 'Signed-off-by: Marno van der Maas <mvdmaas+git@lowrisc.org>']",21.0,1.0,3.0,5.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,10.0,11.0,0.0,11.0,0.0,0.0,2.0,0.0,0.0,12.0,2.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.16666667,0.0,0,0.0,1.0,0.0,0.0,0.0
11015,1,25,c119a462007f330e94e007aa0213592063f5f1b9,"['[chip,dv] Need to wait for straps to take effect', '', 'This fixes sporadic failues in the sw_rv_dm_access_after_wakeup test.', 'Depending on timing caused by randomization a JTAG transaction may be', 'driven on the interface before the straps have muxed the correct signals', 'into rv_dm so the TAP sees a garbled JTAG transaction. A short wait', 'after the strap setting ensures we get a clean JTAG transaction.', '', 'Fixes #18593', '', 'Signed-off-by: Greg Chadwick <gac@lowrisc.org>']",16.0,1.0,3.0,5.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,0.0,1.0,0.0,0.0,0.0,1.0,0.0,0.0,3.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.33333334,0.0,0,0.0,1.0,0.0,0.0,0.0
11023,1,32,7c9aec44accb90f96493a51b7a1632eff69a2960,"['[chip,dv] Add short rma mode', '', ""In case vendor flash model doesn't support fast sim mode,"", 'add extra hook to shorten rma and simulation time.', 'Usage:', ' - set `en_small_rma` to 1 at cfg.initialize or', ' - Add `+en_small_rma=1` to hjson', ' - plusarg has priority if the value is set at both locations', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",2.0,1.0,3.0,5.0,FALSE,['source'],4.0,3.0,4.0,0.0,0.0,49.0,0.0,9.0,0.0,8.0,0.0,69.0,22.0,10.0,120.0,8.0,1.0,0.0,0.0,0.0,0.0,0.0,3.0,3.6363637,2.9,0.071428575,0.5,1,0.0,1.0,0.0,0.0,0.0
11024,1,32,46417f5e66892e3f61b82776acb82a0e8381d57e,"['[chip,dv] Adjust eos status for chip_sw_otp_ctrl_vendor_test_csr_access', '', 'Fix issue #18597.', ""This test runs at 'Booted' state while most runs at 'InTest' state."", 'At the end of the test, sometimes test state keep transitioning as normal flow.', ""So restict force 'pass' state at the end of the test only to"", 'cpu disabled state.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",18.0,0.0,3.0,5.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,25.0,1.0,7.0,0.0,1.0,0.0,67.0,22.0,6.0,97.0,5.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,3.6363637,2.1666667,0.6666667,0.2,0,0.0,1.0,0.0,0.0,0.0
11053,1,2,634ca67a2e18e865c8ba7d26a38e39e9c5d7b884,"['[cw310] Remove POR connected to SRSTn', '', ""This signal had the potential to cause confusion, since the CW310's"", ""connectors are pinned out according to ARM's standard, and for ARM,"", 'SRSTn is actually a non-debug module reset, not a full POR.', '', 'On the side, removing the connection will prevent the unintialized', 'Olimex JTAG adapter from pulling POR down, which can be a surprising', 'failure mode for tests.', '', 'Signed-off-by: Alexander Williams <awill@opentitan.org>']",8.0,4.0,2.0,5.0,FALSE,"['doc', 'source', 'other']",7.0,6.0,1.0,0.0,0.0,7.0,35.0,0.0,2.0,0.0,0.0,2.0,0.0,0.0,515.0,5.0,6.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,0.46153846,0.0,0,1.0,1.0,0.0,0.0,1.0
11055,1,51,0f148e7082466831cb33abb99a993fb70189a143,"['[hw,i2c,dv] Add a sequence to introduce gltich in all FSM states', '', '- Update i2c_driver to clear item queue once driver_rst is received', '- Add sequence to trigger FSM state transition to AcquireStart or Idle', '  using start_det or stop_det internal variable', '- After each glitch check if the FSM is in expected internal state', '- Issue a basic target sequence to check if DUT is behaving as expected', '  after introducing glitch', '', '- Following FSM transitions are observed', '  - StretchAddr     -> AcquireStart, Idle', '  - AddrAckWait     -> AcquireStart, Idle', '  - AcquireAckSetup -> AcquireStart, Idle', '  - AcquireAckPulse -> AcquireStart, Idle', '  - AcquireAckHold  -> AcquireStart, Idle', '  - AcquireAckWait  -> AcquireStart, Idle', '  - AcquireAckSetup -> AcquireStart, Idle', '  - AcquireAckPulse -> AcquireStart, Idle', '  - AcquireAckHold  -> AcquireStart, Idle', '  - TransmitWait    -> AcquireStart, Idle', '  - TransmitSetup   -> AcquireStart, Idle', '  - TransmitHold    -> AcquireStart, Idle', '  - TransmitAck     -> AcquireStart, Idle', '  - StretchTx       -> AcquireStart, Idle', '  - StretchTxSetup  -> AcquireStart, Idle', '  - StretchAcqFull  -> AcquireStart, Idle', '- Replace agent_rst with monitor_rst variable in agent_cfg to make sure only monitor gets', '  resets in i2c_target_hrst sequence', '- Define two separate variables to control monitor and driver reset independently from sequences', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",15.0,3.0,2.0,5.0,TRUE,"['other', 'source']",9.0,5.0,6.0,1.0,0.0,580.0,20.0,152.0,3.0,21.0,0.0,41.0,17.0,4.0,54.0,6.0,1.0,2.0,1.0,0.0,2.0,1.0,16.0,1.3529412,1.0,1.0,0.5,0,0.0,1.0,0.0,0.0,1.0
11064,1,51,10774b13c5c4ee963601ae8f1962fb5e403a0c50,"['[csrng,dv] Update coverpoints for CSRNG', '', '- Covergroup updates:', '  - Update coverpoints for acmd to cover all values supported by the field', '  - Add ignores for reserved commands in crosses', '  - Update cp_flags to include invalid values of flags0 field', '  - Add a covergroup for efuse tie-off otp_en_sw_app_read', '  - Add a covergroup for FIPS bit in genbits_vld register', '  - Add sample calls for newly added covergroups in scoreboard', '', '- Remove TODO that get resolved by newly added covergroups', '- Update covergroup descriptions in testplan', '- Remove TODO for fatal and recoverable alerts since they are already', 'covered by toggle coverage on the block and the covergroups', 'csrng_recov_alert_sts_cg and csrng_err_code_cg', '', 'Co-authored-by: Marno van der Maas <mvdmaas+git@lowrisc.org>', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",12.0,0.0,1.0,5.0,FALSE,"['source', 'other']",3.0,3.0,2.0,0.0,0.0,156.0,19.0,12.0,0.0,7.0,0.0,74.0,32.0,9.0,38.0,2.0,2.0,0.0,0.0,6.0,0.0,0.0,3.0,1.84375,3.1111112,0.04347826,0.0,0,0.0,1.0,0.0,0.0,1.0
11082,1,2,c8edee1760148e2d6225e1e77175f84e82f64cab,"['[spi_device] Clean up TODOs', '', 'Some TODOs refer to issues that are already ICEBOX in other parts of the', 'code. Sync those up.', '', 'Signed-off-by: Alexander Williams <awill@opentitan.org>']",17.0,4.0,2.0,5.0,FALSE,['source'],3.0,1.0,3.0,0.0,0.0,3.0,3.0,3.0,3.0,0.0,0.0,76.0,38.0,2.0,28.0,1.0,4.0,0.0,0.0,2.0,0.0,0.0,1.0,1.9444444,1.5,0.0952381,0.0,0,0.0,1.0,0.0,0.0,0.0
11091,1,32,62510286c6d33265cdf845d3e40cbe6c53f8bccf,"['[chip,dv] Add lc_ctrl ready polling before jtag access', '', ""Following tests need lc_ctrl ready before calling 'wait_lc_ready'"", '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",2.0,5.0,2.0,5.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,7.0,0.0,4.0,0.0,1.0,0.0,3.0,1.0,1.0,23.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,2.0,0.5,0.5,0,0.0,1.0,0.0,0.0,0.0
11094,1,41,548c4635387211b4055231d429c298d49f2979d5,"['[dv] Fix zero delay loop in switch to ext_clk', '', 'This commit fixes a zero delay loop triggered inside', '`switch_to_external_clock()`, when the method is called when', '`cfg.chip_clock_source == ChipClockSourceInternal`.  This change uses', ""ChipClockSourceExternal48Mhz if the test case doesn't set the"", '+chip_clock_source argument.', '', 'Signed-off-by: Miguel Osorio <miguelosorio@google.com>']",16.0,4.0,2.0,5.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,2.0,0.0,0.0,0.0,0.0,67.0,22.0,6.0,96.0,5.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,3.6363637,2.1666667,0.041666668,0.0,0,0.0,1.0,0.0,0.0,0.0
11100,1,12,da3168f97cb2ec484c2ebf46745fd49f4dc8b11b,"['[dv/lc] remove todos', '', '1). move some todo to icebox for future release', '2). check lc_cnt and lc_state for successful lc volatile unlock', '  transition.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",10.0,3.0,2.0,5.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,8.0,3.0,1.0,2.0,0.0,0.0,9.0,2.0,0.0,43.0,3.0,9.0,0.0,0.0,9.0,0.0,0.0,1.0,1.0,0.0,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
11103,1,26,6eef3550bfe2757350c79c328e3576473ac1411b,"['[dv/pwrmgr] Increase coverage of rom_active_blockers', '', 'Fixes #17500', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",13.0,4.0,2.0,5.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,44.0,18.0,5.0,2.0,3.0,2.0,10.0,6.0,1.0,10.0,3.0,0.0,2.0,0.0,0.0,1.5,0.0,5.0,1.1666666,1.0,0.9,1.0,0,0.0,1.0,0.0,0.0,0.0
11111,1,38,d6a24056440acb15e68f896fc96d5d90b7b594d0,"['[i2c,dv] Use register package definition of alert number', '', 'Signed-off-by: Marno van der Maas <mvdmaas+git@lowrisc.org>']",12.0,3.0,3.0,4.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,7.0,0.0,0.0,33.0,3.0,0.0,0.0,0.0,11.0,0.0,0.0,1.0,0.0,0.0,0.03030303,0.0,0,0.0,1.0,0.0,0.0,0.0
11117,1,38,4951219d07985334ea4ec8e431edacf001ee66f9,"['[spi_host,dv] Covergroups implemented in spi_host_env_cov', '', 'Signed-off-by: Marno van der Maas <mvdmaas+git@lowrisc.org>']",15.0,2.0,2.0,5.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,0.0,2.0,0.0,1.0,0.0,1.0,1.0,0.0,0.0,2.0,0.0,0.0,0.0,0.0,3.0,0.0,0.0,1.0,0.0,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
11125,1,32,995f62ef1ffe52d552ae3a9163efd110acf4eb4e,"['[chip,dv] extend ast calib window', '', 'Closed source requires longer timeout for this checker.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",3.0,4.0,2.0,5.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,1.0,2.0,0.0,0.0,0.0,1.0,0.0,0.0,8.0,1.0,1.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,0.25,1.0,0,0.0,1.0,0.0,0.0,0.0
11130,1,51,bb6bbaa7cade7c953edd894a034f0012669afe82,"['[hw,top_earlgrey,dv] Update ec_rst_ctrl wait time', '', ""Update the EC_RST_TIMER value to the default value of sysrst_ctrl.EC_RST_CTRL('h7D0)"", '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",16.0,3.0,2.0,5.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,3.0,1.0,0.0,0.0,0.0,6.0,2.0,1.0,5.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,2.0,0.2,0.0,0,0.0,1.0,0.0,0.0,0.0
11131,1,32,bd1a4f98974dae68caac5a7018d92e2b0057fa19,"['[chip,dv] exclude ibex_sw_fatal from alert_handler_lpg test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",21.0,3.0,2.0,5.0,FALSE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,8.0,2.0,0.0,0.0,0.0,0.0,15.0,4.0,1.0,445.0,38.0,0.0,0.0,1.0,0.0,0.0,1.0,3.0,1.0,2.0,0.083333336,0.078947368,0,0.0,1.0,0.0,0.0,1.0
11134,1,40,84d57276d49d7ed2fb6aaeb067ab3cd69f8377c2,"['[ast/adc] Update assertion for checking ADC input timing', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",11.0,3.0,2.0,5.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,24.0,4.0,20.0,1.0,0.0,0.0,4.0,4.0,0.0,15.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.2,0.0,0,0.0,1.0,0.0,0.0,0.0
11141,1,47,cce763438f0422b4c37ab83e0e06b9113b0de94b,"['[aes, rtl] Update S-Box data/mask in sync with PRD', '', 'Previously, it was possible that DOM S-Box instances would get new data', 'and mask inputs without receiving new PRD / updating the internally', 'buffered PRD which is not ideal from an SCA perspective. Even if the', ""S-Box isn't evaluated this may create SCA leakage in the first"", 'multiplier stage.', '', 'This commit modifies the design as follows:', '- A new input is added to the DOM S-Box to directly control the', '  internal PRD buffering. Upon writing state / key registers also', '  the buffering is now updated.', '- Inside the key expand module, some signals are added to inhibit or', '  enforce PRD buffer updates irrespective of key register updates', '  because some operation modes require this.', '', 'With these changes, the non-linear logic inside the S-Boxes is always', 'presented with both fresh data/masks and PRD except for the following', 'special cases:', '- Key expand module: Switching betweeen FWD and INV mode of operation,', '  e.g. for decryption key generation and upon switching configuration', '  (rare).', '- Data path: The very first cycle of the initial round for encryptions', '  and decryptions. This is not critical as in the initial round the', '  masked plaintext/ciphertext (not secret) is presented to the S-Boxes', ""  but the S-Boxes aren't evaluated."", '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",12.0,3.0,4.0,4.0,FALSE,['source'],9.0,2.0,7.0,0.0,0.0,55.0,9.0,12.0,0.0,5.0,0.0,54.0,19.0,7.0,42.0,0.0,7.0,0.0,0.0,7.0,0.0,0.0,1.0,3.0,5.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
11143,1,28,3e6a20f4a0e4668107c0d2f726a0828aa4f6407b,"['[spi_device,doc] Update TODOs with linked issues, Icebox, cleanup', '', 'Signed-off-by: Harry Callahan <hcallahan@lowrisc.org>']",12.0,4.0,1.0,5.0,FALSE,['source'],7.0,1.0,7.0,0.0,0.0,23.0,40.0,22.0,39.0,0.0,1.0,76.0,38.0,2.0,134.0,2.0,27.0,0.0,0.0,2.0,0.0,0.0,1.0,1.9444444,2.0,0.09090909,1.0,1,0.0,1.0,0.0,0.0,0.0
11145,1,32,b5e10997c7af6dd34c8a77365ddeffac76a06c2f,"['[kmac,dv] cleanup TODOs', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",0.0,1.0,2.0,5.0,FALSE,"['source', 'other']",9.0,5.0,7.0,0.0,0.0,13.0,30.0,13.0,21.0,0.0,1.0,192.0,125.0,17.0,85.0,1.0,1.0,0.0,0.0,1.0,0.0,0.0,1.0,4.96,3.3529413,0.5,1.0,0,0.0,1.0,0.0,0.0,1.0
11147,1,53,eb5ff73f850c8aded0fb372cef6abfc3712b77df,"['Avoid mutating a global in otbn_tracer.sv', '', 'If you build the previous code with a recent verilator, it complains', 'about updating ""trace_output_buffer"" with a blocking assignment in the', 'always block at the bottom of the file. I think it has inferred that', ""this block is sequential logic and shouldn't contain blocking"", 'assignments. Grr!', '', 'This change switches from a mutated global variable to explicitly', 'passing the string that we want to update and returning the updated', 'value. The end result should be the same.', '', 'Signed-off-by: Rupert Swarbrick <rswarbrick@lowrisc.org>']",10.0,3.0,2.0,4.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,67.0,53.0,0.0,0.0,3.0,1.0,32.0,9.0,1.0,16.0,2.0,1.0,0.0,0.0,2.0,0.0,0.0,2.0,1.6666666,2.0,0.5625,1.0,1,0.0,1.0,0.0,0.0,0.0
11149,1,41,40436b3ff773b1aa6cd424db9ba2131e121cdc82,"['[chip-test] Enable ext_clk check in volatile unlock test', '', 'Enables lc_ctrl.status LcExtClockSwitched check during volatile_raw_unlock', 'transition.', '', 'Signed-off-by: Miguel Osorio <moidx@opentitan.org>']",7.0,3.0,2.0,5.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,8.0,5.0,3.0,4.0,1.0,0.0,66.0,21.0,6.0,95.0,5.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,3.6190476,2.1666667,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
11153,1,25,4ec9ef38e5fce8e07e4e602b08568706cf1fce8b,"['[aon_timer, dv] Resolve NMI top-level IO TODO', '', 'The bark interrupt and bark NMI should be identical.', '', 'Signed-off-by: Greg Chadwick <gac@lowrisc.org>']",11.0,1.0,2.0,5.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,2.0,0.0,1.0,1.0,0.0,1.0,0.0,0.0,11.0,1.0,4.0,0.0,0.0,4.0,0.0,0.0,1.0,0.0,0.0,0.09090909,1.0,1,0.0,1.0,0.0,0.0,0.0
11155,1,12,96d8c208f8e5db27ec89b1293d2469ac64e1c7f9,"['[kmac/dv] cov clean up', '', '1). clean up uncollected edn_cg covergroup because we removed the cycle accurate scb.', '2). remove uncollected error_cg bins because they are covered in direct', '  sequence without enabling scb.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",10.0,2.0,2.0,5.0,FALSE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,5.0,18.0,1.0,3.0,0.0,3.0,4.0,0.0,0.0,12.0,1.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.5,1.0,0,0.0,1.0,0.0,0.0,1.0
11157,1,26,d98b18f186eda61028748a9f9f276cad76dc1058,"['[rtl/clkmgr] Fix verilint warning', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",3.0,1.0,2.0,5.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,3.0,1.0,0.0,7.0,0.0,6.0,0.0,0.0,6.0,0.0,0.0,1.0,1.0,0.0,0.14285715,0.0,0,0.0,1.0,0.0,0.0,0.0
11158,1,41,0cc4e6675a4e839fc654c1cda6852cd4fb30cfc2,"['[chip-test] Add ext_clk request to volatile raw unlock', '', 'Add additional test cases with ext_clk configurations (48mhz, 96mhz).', '', 'Signed-off-by: Miguel Osorio <moidx@opentitan.org>']",17.0,1.0,2.0,5.0,FALSE,"['source', 'other']",4.0,3.0,2.0,0.0,0.0,60.0,11.0,12.0,6.0,3.0,0.0,65.0,21.0,6.0,443.0,38.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,3.6190476,2.1666667,1.0,0.090909091,0,0.0,1.0,0.0,0.0,1.0
11159,1,40,6eb199cf93e5d2fa258b62d740aee41e07592f32,"['[lc_ctrl] Update hardware revision register structure', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",12.0,0.0,2.0,5.0,FALSE,"['source', 'other']",24.0,15.0,10.0,0.0,0.0,426.0,219.0,38.0,33.0,6.0,0.0,47.0,20.0,4.0,514.0,5.0,37.0,0.0,0.0,19.0,0.0,0.0,1.0,2.4705882,3.5,0.8648649,0.666666667,0,0.0,1.0,0.0,0.0,1.0
11163,1,12,53bb381904e61c192c04d361c5ffd635afe7a5c0,"['[dv/lc_ctrl] Enhance volatile_raw_unlock', '', '1). Avoid driving drive_otp_i twice.', '2). Add an assertion to check tap_strap_en value.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",9.0,2.0,2.0,5.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,10.0,1.0,1.0,0.0,1.0,0.0,13.0,2.0,0.0,37.0,3.0,1.0,0.0,0.0,5.0,0.0,0.0,1.0,1.0,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,0.0
11164,1,41,e39199fe8534a831f1e885023386600a8604f83f,"['[chip] Wait for rom_ctrl init before accessing tap', '', 'This commit updates `chip_sw_lc_walkthrough_vseq` to wait for rom_ctrl', 'check done before attempting to access the JTAG interface after applying', 'dut reset.', '', 'Signed-off-by: Miguel Osorio <miguelosorio@google.com>']",11.0,2.0,2.0,5.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,8.0,0.0,6.0,0.0,0.0,0.0,3.0,0.0,1.0,13.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,1.0,0.1,0.0,0,0.0,1.0,0.0,0.0,0.0
11165,1,41,18fdc4a34d2bde0cc287b08d4676883f12a82bdc,"['[chip/e2e] Add ROM volatile unlock', '', 'This commit adds volatile raw unlock test with the production ROM. It currently', 'takes +6h to execute.', '', 'Signed-off-by: Miguel Osorio <moidx@opentitan.org>']",14.0,2.0,2.0,5.0,FALSE,"['source', 'other']",4.0,4.0,2.0,0.0,0.0,43.0,3.0,7.0,1.0,2.0,0.0,80.0,1.0,0.0,348.0,22.0,12.0,0.0,0.0,4.0,0.0,0.0,2.0,1.0,0.0,1.0,0.090909091,0,0.0,1.0,0.0,0.0,1.0
11167,1,32,39c2040b46fbd69f8ad40a08caa91e23dd08d689,"['[kmac,dv] fix regression - kmac_err', '', 'ErrSwPushedMsgFifo err returns wrong mirrored value while', 'rtl read value is correct. So skip read check for kamc_err test.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",2.0,2.0,2.0,5.0,TRUE,['source'],4.0,3.0,4.0,0.0,0.0,20.0,0.0,8.0,0.0,1.0,0.0,192.0,125.0,17.0,84.0,2.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,4.96,3.3529413,0.045454547,1.0,1,0.0,1.0,0.0,0.0,0.0
11171,1,51,5625e65fe65756558e779021e6ac905484b97143,"['[hw,i2c,dv] Add ifdef guard for define', '', 'This change resolves tool related compile warning', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",13.0,2.0,2.0,5.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,1.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,22.0,3.0,7.0,0.0,0.0,4.0,0.0,0.0,1.0,0.0,0.0,0.045454547,0.333333333,1,0.0,1.0,0.0,0.0,0.0
11178,1,51,1272625bc3eee6dd9b0f8f62e369afb37eeaf31c,"['[hw,i2c,dv] Update constraint for t_buf in target tests', '', 'Since, tHoldStop = t_r + t_buf - tsu_sta', 'and i2c_drive is the initiator of request in Target mode operation of DUT,', 'tHoldStop must be atleast 2 cycles for DUT to propagate stop condition', 'to internal FSM', '', 'Update constraints in target_base_vseq and target_perf sequence', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",13.0,0.0,2.0,5.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,7.0,1.0,4.0,0.0,0.0,0.0,11.0,1.0,1.0,12.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,1.0,0.5,1.0,1,0.0,1.0,0.0,0.0,0.0
11179,1,51,96d736556904a0d291bb0893043697c81a6364a6,"['[hw,i2c,dv] Update task to drive SDA signal', '', 'In the current implementation of host_data task, sda is toggled at the negedge of', 'SCL which can cause glitches and is not allowed as per I2C protocol.', '', 'SDA should be held for thd_dat cycles from negedge of SCL', '', 'Update task to drive SDA after SCL negedge', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",15.0,1.0,2.0,5.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,14.0,1.0,0.0,26.0,2.0,1.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,0.0,0.07692308,0.0,0,0.0,1.0,0.0,0.0,0.0
11183,1,25,7cba420483919b43c08f5f540a3ea5210cfd2173,"['[dv,chip] Test software fatal alert in chip_sw_all_escalation_resets', '', 'Fixes #17667', '', 'Signed-off-by: Greg Chadwick <gac@lowrisc.org>']",18.0,1.0,2.0,5.0,FALSE,['source'],2.0,2.0,1.0,0.0,0.0,25.0,7.0,0.0,1.0,2.0,0.0,13.0,3.0,0.0,26.0,5.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,0.0,0.09090909,0.0,0,0.0,1.0,0.0,0.0,0.0
11192,1,12,fe11cc3ac46ed5eef087bb26c87c6fecb31e3290,"['[dv/lc_ctrl] clean up dv code', '', '1). fix a lc_ctrl dv constant, the zero token value should be hashed.', '2). fix lc_ctrl_volatile_test redundant variables and token logic.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",18.0,0.0,2.0,5.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,3.0,6.0,0.0,0.0,0.0,0.0,9.0,4.0,0.0,23.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.25,0.0,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
11199,1,32,21bf78912c27e05c9c92ba9fac99d8586aea4f83,"[""[chip,dv] Add proper initial value to 'select_jtag'"", '', 'Fix issue #18450', ""chip_rv_dm_lc_disabled_vseq didn't have select_jtag value."", 'It has to be set to proper value before it drives tap_starts for all', 'chip_stub_cpu inhereted tests.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",21.0,0.0,2.0,5.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,10.0,3.0,0.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.25,0.0,0,0.0,1.0,0.0,0.0,0.0
11200,1,25,1bc8c83901c3cd8be9879d39a9d0a9b769ae32ba,"['[flash_ctrl, dv] Adjust fifo_lvl_cg coverpoint to match plan', '', ""fifo_level_cg isn't mentioned in the coverplan but closely matches the"", 'description for msgfifo_level_cg. This renames fifo_level_cg to', 'msgfifo_level_cg and tweaks the implemention to match the description', '(we should only sample on the relevant interrupts being seen).', '', 'Signed-off-by: Greg Chadwick <gac@lowrisc.org>']",17.0,2.0,1.0,5.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,9.0,6.0,0.0,0.0,0.0,0.0,116.0,73.0,7.0,57.0,1.0,1.0,0.0,0.0,1.0,0.0,0.0,1.0,2.30137,1.8571428,0.09090909,0.0,0,0.0,1.0,0.0,0.0,0.0
11201,1,51,c6e9192f09309288fb123c9babf95b9c26b96f5d,"['[hw,i2c,dv] Add more initialization for target mode in base sequence', '', 'Call common target mode methods in i2c_init method in base sequence', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",13.0,4.0,1.0,5.0,FALSE,['source'],4.0,1.0,4.0,0.0,0.0,3.0,8.0,0.0,2.0,0.0,1.0,122.0,57.0,6.0,59.0,5.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.7719299,2.1666667,0.6,1.0,0,0.0,1.0,0.0,0.0,0.0
11204,1,1,50181ba8642429a8f559d742b987340da18914f9,"['[chip_sw_usbdev] USB streaming regression test', '', 'Streaming LFSR-generated/checked data to/from USBDPI model.', 'Multiple Bulk Transfer endpoints.', 'Transfer size reduced for DV sim; deterministic behavior.', '', 'Signed-off-by: Adrian Lees <a.lees@lowrisc.org>']",11.0,4.0,1.0,5.0,FALSE,"['source', 'other']",7.0,5.0,2.0,1.0,0.0,45.0,3.0,7.0,0.0,5.0,0.0,1.0,0.0,0.0,441.0,38.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
11212,1,1,1404f1a40cf96f456d2c4e9067157e07e42e55cd,"['[usb20_usbdpi] Fixes for usb smoke test', '', 'Enable the differential rcvr in ASIC top level.', 'Fix generation of device Dn enable; usb_monitor', 'needs to see J as well as SE0.', '', 'Signed-off-by: Adrian Lees <a.lees@lowrisc.org>']",19.0,4.0,1.0,5.0,TRUE,['source'],3.0,2.0,1.0,0.0,0.0,27.0,9.0,13.0,4.0,1.0,0.0,12.0,9.0,0.0,32.0,2.0,2.0,1.0,0.0,0.0,1.0,0.0,4.0,1.0,0.0,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
11213,1,51,550383ce18110d876b3eb5be96780d49086d6012,"['[hw.i2c,dv] Update sample calls for interrupts_cg', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",17.0,4.0,1.0,5.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,28.0,1.0,0.0,0.0,1.0,0.0,62.0,55.0,0.0,46.0,5.0,2.0,0.0,0.0,0.0,0.0,0.0,3.0,3.7636364,0.0,0.08695652,0.4,0,0.0,1.0,0.0,0.0,0.0
11216,1,12,9bf5833da62d718045212e1680a66f107807a7d8,"['[dv/lc] volatile_raw_unlock [part2]', '', '1. create functional coverage to make sure both volatile raw unlock pass', '   and fail are covered.', '2. Check strap_en_override_o output.', '3. Check after volatile raw unlock, the lc can continue program.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",22.0,6.0,1.0,5.0,FALSE,"['source', 'other']",5.0,4.0,4.0,0.0,0.0,60.0,14.0,3.0,3.0,5.0,0.0,13.0,2.0,0.0,41.0,3.0,9.0,0.0,0.0,9.0,0.0,0.0,5.0,1.0,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
11217,1,25,6b4c43c852ea2be235dd630d7e27f25e1b38f60a,"['[rtl, top] JTAG: Use lowRISC ID and seperate IDCODEs per TAP', '', 'Signed-off-by: Greg Chadwick <gac@lowrisc.org>']",19.0,0.0,2.0,5.0,FALSE,"['source', 'other']",4.0,4.0,2.0,0.0,0.0,28.0,15.0,12.0,6.0,3.0,0.0,1.0,0.0,0.0,513.0,5.0,37.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,1.0
11218,1,26,05a2f39d9e2892e3a81bf445c7bce7acd1cf07f3,"['[dv/clkmgr] Clean up compilation warnings', '', 'Fix bind of cip_mubi_cov_if to `idle_i`: idle_i is a vector of 4 individual', 'mubi4, so this binds one cip_mubi_cov_if to each.', 'Cast to void a ral predict call, as is common practice in DV.', '', 'Fixes #18430', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",20.0,0.0,2.0,5.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,15.0,3.0,0.0,0.0,0.0,0.0,58.0,8.0,7.0,53.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,1.0,0.6792453,1.0,0,0.0,1.0,0.0,0.0,0.0
11225,1,60,bc163b70f077a821f16aeeaafa721f1c10a919bc,"['[dv] fix rom_e2e tests in nightlies', '', 'After #18219 renamed the signed VMEM files, the nightly regressions', 'broke since the testbench expects the VMEM files to have a specific', 'name. This fixes the names of said files.', '', 'Signed-off-by: Tim Trippel <ttrippel@google.com>']",10.0,0.0,2.0,5.0,TRUE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,70.0,70.0,0.0,0.0,0.0,0.0,27.0,11.0,0.0,119.0,7.0,1.0,1.0,0.0,0.0,1.0,0.0,2.0,2.090909,0.0,0.025641026,0.333333333,1,0.0,1.0,0.0,0.0,1.0
11227,1,26,9794d3858851f7ceefb817639bbf59cfcd6d9fe3,"['[dv/clkmgr] Finish M2.5 pending items', '', 'Remove TODOs to collect coverage on error codes, since that is already done and', 'their coverage is at 100%.', 'Changed a cleanup TODO to ICEBOX issue #18379.', '', 'Fixes #17907', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",21.0,4.0,1.0,5.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,3.0,10.0,3.0,6.0,0.0,0.0,27.0,9.0,5.0,49.0,1.0,1.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,1.0,0.67346936,1.0,0,0.0,1.0,0.0,0.0,0.0
11234,1,12,3075ef98c429fc295f604c989359ebcb5016d91f,"['[dv/lc_ctrl] support raw volatile unlock [part1]', '', 'This PR supports basic functions for raw volatile unlock.', 'More TODOs will be finished by the coming PRs.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",14.0,4.0,1.0,5.0,FALSE,"['source', 'other']",5.0,4.0,2.0,1.0,0.0,81.0,0.0,6.0,0.0,8.0,0.0,7.0,0.0,1.0,31.0,5.0,0.0,0.0,1.0,0.0,0.0,1.0,7.0,0.0,1.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
11235,1,69,04c7052558b34916544ce47dd0e1e1bcd6ce307d,"['[ci] fix verilog lint', '', 'Signed-off-by: whattab <whattab@nuvoton.com>']",17.0,1.0,1.0,5.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,9.0,2.0,0.0,14.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.14285715,0.0,0,0.0,1.0,0.0,0.0,0.0
11237,1,32,b4046ed4778a35b4e5caa67dbe5f49a9b4fc796c,"['[chip,dv] relax timeout regarding close source', '', 'spi-flash needs more time to complete write.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",13.0,6.0,1.0,5.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,64.0,21.0,6.0,93.0,5.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,3.6190476,2.1666667,0.032258064,0.2,0,0.0,1.0,0.0,0.0,0.0
11242,1,32,b67bd36d1a4676aec8df5938ffcf590a77262b56,"['[chip,dv] Add delay before drive jtag', '', ""This PR fixes 'chip_sw_exit_test_unlocked_bootstrap' test fail."", '- After switch straps to Jtag, add some delay before jtag drive start.', '- Increase verbosity of spi agent for frequent printing.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",3.0,5.0,1.0,5.0,FALSE,['source'],3.0,2.0,3.0,0.0,0.0,5.0,3.0,1.0,0.0,0.0,0.0,35.0,9.0,2.0,42.0,3.0,3.0,0.0,0.0,0.0,0.0,0.0,1.0,1.1111112,1.0,0.2,0.0,0,0.0,1.0,0.0,0.0,0.0
11243,1,41,6fb5cba9bca49758a9a78c6d010c2dec2693c5a9,"['[chip-test] Add `volatile_raw_unlock` test', '', 'This commit adds a new test chip_sw_lc_ctrl_volatile_raw_unlock which exercises the', 'VOLATILE_RAW_UNLOCK functionality in the lc_ctrl. The test enables ROM execution via', 'rv_dm after entering test_unlocked0, and then does a second volatile unlock operation', 'to verify CPU execution.', '', 'Signed-off-by: Miguel Osorio <moidx@opentitan.org>']",1.0,1.0,1.0,5.0,FALSE,"['source', 'other']",8.0,5.0,3.0,2.0,0.0,197.0,0.0,16.0,0.0,23.0,0.0,64.0,21.0,6.0,440.0,38.0,0.0,0.0,0.0,0.0,0.0,0.0,3.0,3.6190476,2.1666667,1.0,0.090909091,0,0.0,1.0,0.0,0.0,1.0
11244,1,26,752b4b15b3f9842cfbda6dbbca986f33f3494f16,"['[dv/rstmgr] Finish M2.5 items', '', 'Enable alert checking in cip_scoreboard.', 'Changed TODO to ICEBOX for #18258.', '', 'Fixes #17915', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",20.0,4.0,1.0,5.0,FALSE,"['source', 'other']",7.0,4.0,6.0,0.0,0.0,18.0,12.0,6.0,6.0,4.0,1.0,30.0,9.0,0.0,83.0,1.0,11.0,0.0,0.0,17.0,0.0,0.0,1.0,1.3333334,0.0,0.78571427,1.0,1,0.0,1.0,0.0,0.0,1.0
11247,1,40,1132174c3d84b49e21edf47a89b3fe14929d6058,"['[lc_ctrl] Fix transition success indication', '', 'Fix #18378', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",15.0,4.0,1.0,5.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,25.0,17.0,4.0,78.0,0.0,11.0,0.0,0.0,7.0,0.0,0.0,2.0,2.4705882,3.5,0.7051282,0.0,0,0.0,1.0,0.0,0.0,0.0
11256,1,32,95ff31760a204148a8c2820c86ce90600cb2a19e,"['[chip,dv] fix lc_walkthrough_testunlock sequence', '', ""1. Add 'switch_to_external_clock' to raw / locked state"", '   before state transition.', '', '2. fix typo in testplan', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",12.0,4.0,1.0,5.0,TRUE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,12.0,2.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,345.0,22.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,0.11111111,0.5,1,0.0,1.0,0.0,0.0,1.0
11257,1,26,20b8c6a7b6a5c4d8366d7397f0fa10afeb5451ac,"['[dv,chip_level,lc_ctrl] Fix handling of external clock', '', 'Fix lc_ctrl interface mutex ownership handling.', 'Software communicate to SV the expected setting of external clock enable.', 'Add more logging to help figure out the outcome of the test.', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",20.0,1.0,1.0,5.0,TRUE,['source'],2.0,2.0,1.0,0.0,0.0,66.0,65.0,13.0,15.0,13.0,8.0,3.0,1.0,1.0,22.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,2.0,0.3,0.0,0,0.0,1.0,0.0,0.0,0.0
11260,1,4,477ae95158374f1c4ae940bcd66c1785d55aee1d,"['[csrng/rtl] Restrict `glen` to 12 bit (thus <= 4095)', '', 'Prior to this commit, the `glen` field, which defines the number of', '128-bit entropy block each Generate command returns, had a width of 13', 'bit (`[24:12]`) and thus took a maximum value of 2^13 - 1 = 8191.  This', 'is problematic because it would have led CSRNG to return up to 8191 *', '128 bit, which is larger than the maximum number of bit per request', 'allowed by NIST (2^19) bit, for one Generate command (#18334).', '', 'This commit reduces the width of the `glen` field to 12 bit, so that its', 'maximum value is now 4095, thereby reducing the upper bound of bit per', 'request below the maximum stipulated by NIST.  This commit thus resolves', 'the HW part of #18334.', '', 'The upper bound is now 128 bit lower than the allowed maximum, which', 'could have been avoided if the `glen` field was kept at a width of 13', 'bit and CSRNG instead checked its value and returned an error if it', 'exceeded 2^12.  Such an error response mechanism is currently not', 'implemented, however, and implementing one from scratch was out of scope', 'for this change.', '', 'This change was tested by setting `glen` to 4095 in `csrng_smoke_test`;', 'the test passed and a manual inspection of the waves looked correct.', 'This change was further tested with a full block-level regression run,', 'although randomization of `glen` is currently limited to the range', '[1:32]; this will be resolved separately (due to deadline constraints).', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",8.0,4.0,1.0,5.0,FALSE,"['doc', 'source']",7.0,6.0,6.0,0.0,0.0,16.0,16.0,0.0,1.0,0.0,0.0,71.0,29.0,9.0,37.0,2.0,2.0,0.0,0.0,6.0,0.0,0.0,2.0,2.9375,3.1111112,0.5,1.0,1,1.0,1.0,0.0,0.0,0.0
11261,1,51,3b2f88355387d434af3ce5f424eed6109a7ff690,"['[hw,rv_dm,dv] Skip updates to monitor states if tck_en is low', '', 'Skip updates to internal state machine in jtag_monitor.sv, if tck_en is set to low', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",13.0,3.0,1.0,5.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,26.0,6.0,0.0,8.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,0.0,0.25,1.0,0,0.0,1.0,0.0,0.0,0.0
11273,1,25,39f9a9e57286f0d2a72c624bb19b9bd3a4c3bdf0,"['[aon_timer, dv] Increase number of sequences in stress_all', '', 'This provides more stimulus per stress_all test run giving the design a', 'better work out.', '', 'Signed-off-by: Greg Chadwick <gac@lowrisc.org>']",21.0,3.0,1.0,5.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,5.0,2.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
11277,1,12,3da7e1c6d03c5b2cffe00af992bae22ed4c817ff,"['[dv/kyemgr] Remove a todo to icebox', '', 'This PR removes a todo to icebox.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",15.0,3.0,1.0,5.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,1.0,1.0,1.0,0.0,0.0,192.0,111.0,6.0,89.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,2.5945945,2.0,0.056179777,1.0,1,0.0,1.0,0.0,0.0,0.0
11282,1,26,5aff873861954239d2bc241bed747d939391e51b,"['[dv/pwrmgr] Fix PwrmgrSecCmEscToSlowResetReq_A', '', 'This assertion needs to handle the case when an escalation reset request', 'is cancelled, which is only okay when the fast fsm is inactive.', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",0.0,3.0,1.0,5.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,11.0,5.0,3.0,2.0,0.0,0.0,7.0,3.0,0.0,57.0,4.0,12.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,0.0,0.10526316,0.25,0,0.0,1.0,0.0,0.0,0.0
11283,1,26,8b26a4ef1f4606b84fc72fecc1f8b10bec3821ee,"['[dv/entropy_src] Fix coverage for VCS', '', 'The cov object is only initialized is cfg.en_cov.', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",23.0,0.0,1.0,5.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,14.0,11.0,4.0,3.0,0.0,0.0,157.0,62.0,25.0,85.0,5.0,0.0,2.0,1.0,0.0,2.0,1.0,5.0,2.419355,2.32,0.011764706,0.0,0,0.0,1.0,0.0,0.0,0.0
11286,1,25,0eac8513625845f6b9ed7afaa491db1c325aa3fc,"['[otbn] Remove defunct TODOs', '', 'Also drops unused signal marking for integrity from base RF port B as', 'this is used for end to end integrity from GPRs to dmem writes.', '', 'Signed-off-by: Greg Chadwick <gac@lowrisc.org>']",14.0,3.0,4.0,3.0,FALSE,"['doc', 'source']",5.0,3.0,4.0,0.0,0.0,2.0,9.0,2.0,6.0,0.0,0.0,86.0,19.0,1.0,147.0,3.0,7.0,0.0,0.0,2.0,0.0,0.0,1.0,1.6315789,1.0,0.53846157,0.0,0,1.0,1.0,0.0,0.0,0.0
11288,1,12,e033f0b02a47d8de1850a197f60b987cedea5b26,"['[dv/keymgr] adjust edn timing', '', 'Adjust edn wait timing again. Seems like the current timing still will', 'hit some corner case in design.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",15.0,2.0,1.0,5.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,60.0,18.0,3.0,52.0,0.0,1.0,0.0,0.0,2.0,0.0,0.0,2.0,1.0555556,1.0,0.09615385,0.0,0,0.0,1.0,0.0,0.0,0.0
11311,1,32,062a9b0bc67137315844a729b93e16d2afc33d37,"['[chip,dv] move expternal clock window check to right place', '', ""Coordinate with #18147. Move 'external_clocko_active_window' checker"", ""to parallel thread with 'switch_to_external_clock'"", '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",4.0,1.0,1.0,5.0,FALSE,"['source', 'other']",7.0,4.0,3.0,0.0,0.0,104.0,49.0,26.0,12.0,12.0,9.0,62.0,21.0,6.0,439.0,38.0,1.0,0.0,0.0,1.0,0.0,0.0,2.0,3.6190476,2.1666667,0.2,1.0,1,0.0,1.0,0.0,0.0,1.0
11313,1,40,4fa5bf58c1cdc224ae2f607ca343735dc62cfb05,"['[pinmux] Update strap sampling SVAs', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",14.0,2.0,1.0,5.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,10.0,4.0,2.0,1.0,4.0,1.0,36.0,21.0,4.0,57.0,1.0,7.0,0.0,0.0,4.0,0.0,0.0,1.0,1.9523809,1.0,0.78571427,1.0,0,0.0,1.0,0.0,0.0,0.0
11316,1,26,001fd80f7f966f92efa87b39446d776eaa602cca,"['[dv/clk_rst_if] Avoid freeze due to rst undriven', '', 'If the clk_rst_if is not driving rst_n it is possible it will never', 'go active. In these cases it is safe to just start the clock without', 'waiting.', 'Add a wait for rst_n, via xbar_clk_rst_if, in the xbar testbench.', 'Move this wait to the end of the block since the rest of the actions', 'take zero time and must be started ASAP.', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",21.0,1.0,1.0,5.0,FALSE,"['other', 'source']",3.0,3.0,2.0,0.0,0.0,42.0,17.0,6.0,1.0,6.0,0.0,20.0,2.0,0.0,53.0,2.0,2.0,0.0,0.0,2.0,0.0,0.0,2.0,1.0,0.0,0.125,0.5,0,0.0,1.0,0.0,0.0,1.0
11329,1,32,66401efaefe2c51a8b593b31a4470560ca7168b7,"['[flash_ctrl,dv] Add closed hook part2', '', '- Add more hook to update memory preload', '- Add option to exclude info2 partition', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",5.0,2.0,1.0,5.0,FALSE,['source'],6.0,2.0,6.0,0.0,0.0,66.0,8.0,8.0,0.0,2.0,2.0,175.0,85.0,10.0,78.0,7.0,2.0,0.0,4.0,0.0,0.0,1.0,8.0,2.108108,2.4,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
11332,1,40,9ff25404807887e7730f71e901695d36a09fcf85,"['[lc_ctrl] Switch to lc_tx_t functions for value tests', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",21.0,1.0,1.0,5.0,FALSE,['source'],4.0,1.0,4.0,0.0,0.0,43.0,41.0,0.0,0.0,0.0,0.0,61.0,39.0,4.0,77.0,1.0,11.0,5.0,0.0,7.0,3.0,0.0,7.0,6.6923075,3.5,0.9230769,0.0,0,0.0,1.0,0.0,0.0,0.0
11352,1,51,5e77df806afbea94394e42830467096d4070b5bc,"['[hw,i2c,dv] Disable rerandomization of timing parameters', '', '- In the sequence i2c_rx_tx_vseq, timing parameters are randomized', '  for every transaction. Disable this randomization to fix some of', '  the test failures', '- Modify the metric for comparison to scl_period instead as it is', '  simpler to calculate and observable in waves as well', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",10.0,1.0,1.0,5.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,48.0,38.0,7.0,5.0,2.0,3.0,6.0,0.0,0.0,5.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,0.6,1.0,0,0.0,1.0,0.0,0.0,0.0
11354,1,51,fda12a385f87f62ca8072c0c3e38512c6a8e2901,"['[hw,top_earlgrey,dv] Add wait cycles after deep sleep wakeup reset', '', 'In the test sequence, after wakeup from deep sleep using POR, RV_DM is under reset', 'and because of this the write to `dmcontrol` register is skipped.', '', 'This causes a failure at the end of test register check since write wont happen to any DMI registers', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",14.0,4.0,4.0,4.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,0.0,2.0,0.0,0.0,0.0,1.0,0.0,0.0,2.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.5,1.0,1,0.0,1.0,0.0,0.0,0.0
11356,1,26,56ef4d48fa818ecaa6cedfaf86c48d72a1d606c4,"['[dv/pwrmgr] Fix miscellaneous failures', '', 'Fix SVA cycles that were too tight.', 'Break the assertions for escalation reset to input to fast fsm into an', 'assertion in the slow clock and one in the fast clock domains.', 'Increase some test timeouts.', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",4.0,1.0,1.0,5.0,TRUE,"['other', 'source']",5.0,4.0,4.0,0.0,0.0,21.0,14.0,3.0,3.0,0.0,0.0,20.0,3.0,1.0,56.0,4.0,12.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,1.0,0.8888889,1.0,0,0.0,1.0,0.0,0.0,1.0
11362,1,21,356f4c3a93d2b0e3b2ab311a2a875c4a2a8903a6,"['[ast] updating adc assetion to match specification', '', 'Signed-off-by: Eran Meisner <eran.meisner@nuvoton.com>']",15.0,3.0,4.0,4.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,4.0,4.0,0.0,14.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.21428572,1.0,0,0.0,1.0,0.0,0.0,0.0
11363,1,12,28e23b6a4921252a6d889f3e5749eddaff2e9bf0,"['[dv/keymgr] relax timing for cdc', '', 'Recently enabled cdc timing for dv. This PR adds two more clock cycle', 'delay to the sequence to accomandate cdc delays.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",10.0,0.0,1.0,5.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,5.0,1.0,0.0,0.0,2.0,1.0,27.0,6.0,0.0,52.0,3.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,0.0,0.09615385,0.333333333,0,0.0,1.0,0.0,0.0,0.0
11397,1,25,6c2c7a8c062051cdb4a3117146c87d020d63da14,"['[otbn, rtl] Add missing blanking assertions', '', ""All other blanked signals have similar such assertions but these weren't"", 'added with the most recent blanking additions.', '', 'Signed-off-by: Greg Chadwick <gac@lowrisc.org>']",15.0,0.0,1.0,5.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,11.0,0.0,0.0,0.0,4.0,0.0,86.0,19.0,1.0,146.0,3.0,7.0,0.0,0.0,2.0,0.0,0.0,1.0,1.6315789,1.0,0.43835616,0.0,0,0.0,1.0,0.0,0.0,0.0
11400,1,12,81bcd4ade24508ece4710b02058787349d073fd8,"['[dv/lc] fix cdc assertion error', '', 'As discussed in issue #18201, we decided to disable these three', 'assertions when cdc enabled and in jtag mode.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,4.0,4.0,4.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,18.0,6.0,1.0,0.0,1.0,0.0,88.0,16.0,0.0,16.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,3.0,1.125,0.0,0.25,0.0,0,0.0,1.0,0.0,0.0,0.0
11401,1,26,eb819d9ca92e5efb22da81c5875e51fbebfafda3,"['[top-level,clk_rst] Create separate clk_rst_if for xbar mode', '', 'Make the non-xbar clk_rst_if fully passive, and hook clk and rst_n', 'inputs to the rv_core_ibex clk and rst_n.', 'Change clk_rst_if so apply_reset does nothing if not driving rst_n.', 'Change clk_rst_if clk driver so it does nothing if not driving clk.', '', 'Fixes #17993', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",20.0,2.0,4.0,4.0,FALSE,['source'],3.0,3.0,3.0,0.0,0.0,114.0,91.0,24.0,25.0,11.0,6.0,19.0,1.0,16.0,124.0,4.0,7.0,1.0,0.0,10.0,1.0,0.0,13.0,2.0,1.0,0.08695652,1.0,1,0.0,1.0,0.0,0.0,0.0
11402,1,40,93f2e1c75829e66da25bbb17beef9af96f5ee78f,"['[dual port SRAMs] Fixing dp ram configuration', '', 'AST provides 2 sets of configuration structs.', 'In current design a singlse set is connected to both SPI and USB devices.', '', 'After the fix each device gets a unique set of values.', '', 'Co-authored-by: Arnon Sharlin <arnon.sharlin@opentitan.org>', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",13.0,3.0,3.0,4.0,TRUE,"['source', 'other']",9.0,7.0,5.0,0.0,0.0,175.0,53.0,8.0,0.0,3.0,0.0,2.0,0.0,0.0,511.0,5.0,37.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,0.3,1.0,1,0.0,1.0,0.0,0.0,1.0
11406,1,26,272fee399c6dec24c3a4b9760721bb05a5a7e6e8,"['[dv/rstmgr] Address some M2.5 items', '', 'Add read checks for more CSRs.', 'Randomize the delays for clocks to turn on and off on reset.', 'Remove obsolete TODOs.', '', 'Partially addresses #17915', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",22.0,4.0,4.0,4.0,FALSE,"['other', 'source']",5.0,3.0,4.0,0.0,0.0,79.0,36.0,11.0,14.0,3.0,0.0,29.0,9.0,0.0,45.0,1.0,0.0,0.0,0.0,17.0,0.0,0.0,5.0,1.3333334,0.0,0.7777778,1.0,0,0.0,1.0,0.0,0.0,1.0
11407,1,12,37e048432037802f2220e4a2e58aa13ff886650e,"['[dv/keymgr] Fix edn wait time assertion error', '', 'EDN assertions currently allows a 20 main clock cycle difference.', 'This assertion constraint does not work well if the frequency difference', 'between edn and main clock is too large.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,0.0,1.0,5.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,14.0,4.0,4.0,2.0,2.0,0.0,60.0,18.0,3.0,51.0,3.0,1.0,0.0,0.0,2.0,0.0,0.0,2.0,1.0555556,1.0,0.078431375,0.333333333,0,0.0,1.0,0.0,0.0,0.0
11416,1,32,8e718728f5ad75cc03fe18dc431437e943db50a3,"['[chip,dv] update flash_wrtie mappping', '', ""get_ecc_computed_data function in 'write_scrambled'"", 'does not work properly in close source repo.', 'Replace direct function call.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",5.0,5.0,5.0,4.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,4.0,0.0,0.0,0.0,0.0,4.0,0.0,1.0,3.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,1.0,0.33333334,1.0,1,0.0,1.0,0.0,0.0,0.0
11417,1,32,2907409e72edb45848388778cb821f43b6717cdf,"['[flash_ctrl,dv] add close source integration hook', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",19.0,3.0,4.0,4.0,FALSE,['source'],4.0,2.0,4.0,0.0,0.0,49.0,24.0,3.0,1.0,1.0,3.0,175.0,85.0,10.0,36.0,5.0,2.0,2.0,0.0,0.0,1.5,0.0,7.0,2.142857,2.4,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
11418,1,2,b0a9c9c3a1fa97ad1e3c0201f7604cf595269e9d,"['[dv] Explicitly tie +use_spi_load_bootstrap to first boot', '', 'Now that the use_spi_load_bootstrap cfg member controls how a forked', 'thread behaves, explicitly tie the plusarg to the first boot and make', 'that bootstrap instance reset use_spi_load_bootstrap to 0.', '', 'This should eliminate the continuously active bootstrap configuration', 'for chip_sw_uart_tx_rx_bootstrap.', '', 'Signed-off-by: Alexander Williams <awill@opentitan.org>']",21.0,4.0,4.0,4.0,FALSE,['source'],4.0,3.0,4.0,0.0,0.0,5.0,2.0,3.0,2.0,0.0,0.0,62.0,21.0,6.0,118.0,6.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,3.6190476,2.1666667,0.33333334,0.5,0,0.0,1.0,0.0,0.0,0.0
11419,1,12,1aa6a48646df1ee951e0f2f2568d8ba3bfa7fa29,"['[dv/alert_handler] revert cdc changes', '', 'I think PR #17952 accidentally checked in some alert_handler testbench', 'changes. I thought we do not plan to turn on alert_handler cdc and', 'tracked in issue #18070.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",13.0,3.0,4.0,4.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,101.0,63.0,10.0,23.0,3.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,2.6507936,3.1,0.9130435,0.666666667,0,0.0,1.0,0.0,0.0,0.0
11425,1,26,3b1028fdeff7bbb883d2487f1e64e60cbdb43682,"['[dv/pwrmgr] Address some M2.5 pending issues', '', 'Add reset_cause checks in pwrmgr_rstreqs_sva_if.', 'Add an ICEBOX to add monitoring for rom integrity effect on fast fsm.', 'Improve disable_rom_integrity_check test to improve coverage.', 'Remove irrelevant TODOs.', '', 'Partially addresses #17910 and #17500', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",0.0,4.0,4.0,4.0,FALSE,"['other', 'source']",6.0,4.0,5.0,0.0,0.0,32.0,21.0,6.0,10.0,4.0,0.0,35.0,10.0,3.0,52.0,6.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.5,1.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
11429,1,1,83597373cc5db85bc3c527b95b24ecde3a1015ab,"['[chip_tb] Integrate usbdpi into chip tb', '', 'Initial integration of usbdpi model into chip dvsim/tb;', 'usbdev_test is up and running', 'Simple chip_sw_usbdev_dpi_vseq created but incomplete.', 'Ensure usbdev buffer memory is zero-initialized in test bench', '(workaround for mmio32 routines reading X from memory).', 'Add pull up resistors in diff receiver; driven by usbdev_aon_wake', 'module in pinmux.', 'Minimal usb20_if to connect usb20_usbdpi module for now; UVM', 'agent may follow later.', 'Introduce usb20_if to prevent conflicts with other use of MIO', 'SENSE pin and conflict with weak pull up on USB_P DIO.', 'Introduce enable signal for DPI model.', '', 'Signed-off-by: Adrian Lees <a.lees@lowrisc.org>']",23.0,2.0,1.0,4.0,FALSE,"['other', 'source']",24.0,13.0,13.0,3.0,0.0,413.0,45.0,78.0,6.0,45.0,0.0,28.0,11.0,16.0,433.0,36.0,9.0,8.0,0.0,44.0,1.3333334,0.0,11.0,2.090909,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
11434,1,38,4ef655016efad960fa052165104ad7a1e825581d,"['[edn,dv] Rename EdnErrTest to EdnSfifoOutputErrTest', '', 'Signed-off-by: Marno van der Maas <mvdmaas+git@lowrisc.org>']",17.0,3.0,4.0,4.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,36.0,8.0,5.0,21.0,1.0,0.0,0.0,0.0,12.0,0.0,0.0,1.0,1.25,1.0,0.14285715,1.0,1,0.0,1.0,0.0,0.0,0.0
11437,1,25,6e13069abfa5df79125b1f25e48ec624999a9aee,"['Update lowrisc_ibex to lowRISC/ibex@1120e8dd', '', 'Update code from upstream repository', 'https://github.com/lowRISC/ibex.git to revision', '1120e8ddbfe39cfedabe7dda16945e7e809c8389', '', '* [dv] Improve interrupt signalling to cosim (Greg Chadwick)', '* [rtl] Increase minimum delay for IRQ assertion in new sequence', '  library (Greg Chadwick)', '* [doc] Update RVFI extension information (Greg Chadwick)', '* [dv] Improve coverage of priv_mode_irq_cross (Greg Chadwick)', '* Remove TODOs (Greg Chadwick)', '* [dv] Double fault detector should sample with clocking block (Greg', '  Chadwick)', '* Fixed capture info for spike cosim in case of multiple interrupts', '  (Saad Khalid)', '* [util] Ignore Verilator stderr in version check (Stefan', '  Wallentowitz)', '* [rtl] Add missing `include to ibex_if_stage (Greg Chadwick)', '* Removed some uncoverable fcov when * mml is low * region is unlocked', '  execution would be permitted in m-mode (Saad Khalid)', '* [doc] Link to nightly regression results from docs (Greg Chadwick)', '* [doc] Fix link typos (Greg Chadwick)', '* [dv] Summary svg tweaks (Greg Chadwick)', '* Avoid explicit module names references to signals (Flavien Solt)', '* [dv] Refactor reporting and add additional reports (Greg Chadwick)', '* [rtl] Fix MISA X bit for balanced bitmanip config (Greg Chadwick)', '* added U-mode accesses in pmp_mseccfg directed test (Saad Khalid)', '* * Added a directed test for mseccfg.mml 1 and transitions of PMP', '  permissions * Added a header file for common macros useful for', '  directed tests * Added license header and description for empty test', '  (Saad Khalid)', '* added brief readme for directed test flow (Saad Khalid)', '* removing the directed tests readme for now (Saad Khalid)', '* added readme for generating directed testlist (Saad Khalid)', '* updated directed testlist and script for generating it (Saad Khalid)', '* added a script for populating testlist (Saad Khalid)', '* deleted redundant files (Saad Khalid)', '* [doc] Drop EXPERIMENTAL for verified features (Greg Chadwick)', '* [doc] Add Genus to list of known good tools (Greg Chadwick)', '* [doc] Update getting started guide (Greg Chadwick)', '* [doc] Move register file and identity CSR info to integration page', '  (Greg Chadwick)', '* [doc] Update examples (Greg Chadwick)', '* [doc] Add documentation on Ibex configuration (Greg Chadwick)', '* [doc] Add verification overview (Greg Chadwick)', '* Update ePMP references (Greg Chadwick)', '* [doc] Remove area result specifics from Ibex overview (Greg', '  Chadwick)', '* [doc] Move to newer Sphinx version (Greg Chadwick)', '* Override misa and mtvec CSRs to match Ibex (Saad Khalid)', ""* Move 'clean' to top-level makefile (Harry Callahan)"", '* updated comment since directed test use the same flow (Saad Khalid)', '* added license headers (Saad Khalid)', '* vendored riscv test env for common macro files (Saad Khalid)', '* added ibex specific macros (Saad Khalid)', ""* Add 'all_directed' and 'all_riscvdv' as special TEST targets (Harry"", '  Callahan)', '* Add missing copyright messages / licenses (Harry Callahan)', '* Add pydantic schema + common configs for directed tests (Saad', '  Khalid)', '* added description for directed pmp test (Saad Khalid)', '* Directed test flow * First implementation of a directed_test', '  framework, which aims to re-use as much as possible from the', '  existing riscvdv generation * Fixed directed test flow to cleanly', '  end the test * clang-format is off for assembly header files (Saad', '  Khalid)', '', 'Signed-off-by: Greg Chadwick <gac@lowrisc.org>']",14.0,3.0,4.0,4.0,TRUE,"['doc', 'source', 'config', 'other']",71.0,22.0,17.0,26.0,2.0,9999.0,892.0,28.0,4.0,7.0,0.0,137.0,44.0,4.0,50.0,3.0,11.0,3.0,0.0,2.0,1.3333334,0.0,5.0,2.7407408,2.0,1.0,1.0,1,1.0,1.0,0.0,1.0,1.0
11438,1,12,e0b84e954e9fd5047f5e6a119c53019d8ee81d62,"['[dv/lc_ctrl] Add seq to check claim_transition_if reg', '', 'In current sequence, we only write value mubi8true or 0 to the', '`claim_transition_if` reg, we did not write any other values.', 'This PR adds a sequence to write rand value to `claim_transition_if` reg', 'and check the reg only lock when `mubi8true` is written.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",10.0,3.0,4.0,4.0,FALSE,"['source', 'other']",5.0,4.0,2.0,1.0,0.0,71.0,0.0,4.0,0.0,9.0,0.0,3.0,1.0,0.0,30.0,4.0,0.0,1.0,0.0,0.0,1.0,0.0,3.0,1.0,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
11440,1,26,ebf510184f8acbd1f74b68f5d68e401d67bc88d7,"['[dv/cdc] Enable CDC in four more IPs', '', 'Enable CDC for adc_ctrl, aes, keymgr, and kmac.', 'Fix some otp_ctrl SVAs for CDC extra delay.', '', 'Partially addresses #16689', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",16.0,3.0,4.0,4.0,TRUE,"['source', 'other']",10.0,10.0,2.0,0.0,0.0,29.0,8.0,1.0,1.0,0.0,0.0,44.0,33.0,0.0,59.0,3.0,5.0,0.0,0.0,6.0,0.0,0.0,1.0,5.242424,0.0,0.42857143,1.0,1,0.0,1.0,0.0,0.0,1.0
11442,1,40,3c011ea8eb3beacdf5e9618aa15fefb6e077a288,"['[lc_ctrl] SVA fix in kmac interface', '', 'This removes the first prim_sync_reqack_data instance', 'and just directly connects the token data bus to the', 'kmac domain.', '', 'This is done to fix a simulation issue with CDC instrumentation', 'enabled. I.e., due to the use of two prim_sync_reqack_data', 'instances, it can happen that the handshake has already', 'completed on the first one, but not on the second one.', '', 'This causes these two primitives to not operate in tandem anymore,', 'and can trip the SyncReqAckHoldReq assertion in the first primitive.', '', 'We can safely remove the first instance, since that instance does', 'not contain a data register (the data is guaranteed to remain stable', 'throughout the kmac operation).', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",20.0,2.0,4.0,4.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,7.0,24.0,1.0,4.0,1.0,0.0,12.0,5.0,0.0,39.0,2.0,9.0,0.0,0.0,9.0,0.0,0.0,1.0,1.2,0.0,0.71428573,1.0,1,0.0,1.0,0.0,0.0,0.0
11465,1,51,3131e9aabc5fb2823bb5181385409864ef321044,"['[hw,rv_dm,dv] Improve TAP FSM coverage', '', 'Update jtag_driver to', '- Introduce dummy IR/DR transactions to make sure FSM transitions through IR sequence', '  without going through ShiftIR/ShiftDr state.', '- Exit Ir/DR transactions via PauseIr/PauseDr states based on exit_via_pause_ir/exit_via_pause_dr', '  in jtag_item.', '- Retain UpdateIr/UpdateDr state at the end of drive_ir/drive_dr based on a variable in jtag_item', '  - Update driver to skip extra cycle between drive_dr and subsequent drive_ir based on', '    past values of exit_to_rti variable.', '- Drive tms for five consecutive cycles to reset JTAG FSM at the start of simulation after reset', '  and based on `reset_tap_fsm` variable in jtag_item.', '', 'Add a stress test based on the newly added rv_dm_tap_fsm_vseq in sim_cfg and link the newly added', 'tests to the testplan item tap_fsm_transitions', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",15.0,4.0,3.0,4.0,FALSE,"['other', 'source']",9.0,5.0,6.0,1.0,0.0,344.0,24.0,68.0,4.0,16.0,0.0,25.0,6.0,1.0,23.0,2.0,0.0,1.0,0.0,5.0,1.0,0.0,6.0,1.2,2.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
11481,1,12,482b20d350cb5b6e1243fc4a9334abb480050acb,"['[dv/lc_ctrl] Add one more reg to lock test', '', 'The lc_ctrl regwen during operation test missed one locked regsiter.', 'This PR adds the transition_cmd register to the test.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",10.0,2.0,4.0,4.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,3.0,0.0,0.0,4.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.25,1.0,1,0.0,1.0,0.0,0.0,0.0
11484,1,32,1dc2f898efd7a001b927c0d1b5d0b73a837593dc,"['[adc_ctrl,dv] Test cleanup', '', '- adc_ctrl_stress_all : Reduce wakeup timer upper bound to fix test timeout', '- adc_ctrl_fsm_reset : Adjust np_sample_cnt  to stretch coverage', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",10.0,2.0,4.0,4.0,TRUE,['source'],4.0,2.0,4.0,0.0,0.0,17.0,5.0,1.0,0.0,2.0,1.0,14.0,6.0,1.0,16.0,3.0,0.0,1.0,0.0,0.0,1.0,0.0,3.0,1.8333334,1.0,0.5,1.0,1,0.0,1.0,0.0,0.0,0.0
11485,1,18,4bbd966dcbfc4aa39291f4de9f52bc0f66ca32a4,"['[dv/chip] added switching to external clock by LC state transition from TEST_LOCKED1', '', 'Signed-off-by: Dror Kabely <dror.kabely@opentitan.org>']",17.0,0.0,4.0,4.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,38.0,0.0,13.0,0.0,5.0,0.0,62.0,21.0,6.0,89.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,3.6190476,2.1666667,0.1,1.0,1,0.0,1.0,0.0,0.0,0.0
11499,1,12,28ce5968e28712760ab6e331d8fdede38db2a575,"['[dv/lc_ctrl] set the correct max oustanding tl transaction for lc', '', 'LC ctrl only allows one max outstanding tl transaction.', 'This PR sets the correct value to cfg to avoid empty cov bins.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,1.0,4.0,4.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,0.0,1.0,0.0,1.0,0.0,2.0,0.0,0.0,25.0,3.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.4,0.666666667,1,0.0,1.0,0.0,0.0,0.0
11500,1,26,45cd0b88416a3030a242d4b9a37f00404ff63ce8,"['[dv/prim_alert] Enable CDC instrumentation', '', 'Add an extra cycle to some assertions due to CDC.', '', 'Fixes #18108', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",22.0,1.0,4.0,4.0,FALSE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,5.0,5.0,1.0,1.0,0.0,0.0,19.0,5.0,0.0,20.0,2.0,3.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,0.0,0.33333334,1.0,1,0.0,1.0,0.0,0.0,1.0
11501,1,47,c819ca806414dbf4a654b51173bfa925a377ff57,"['[entropy_src] Doc and check required bypass health test window size', '', 'In boot-time mode, the entropy source generates exactly one 384-bit seed', 'without hardware conditioning. This requires the bypass/boot-time health', 'test window size to be configured to 384 bits. Other window sizes are', 'not tested and also not supported at the moment. The same restriction', 'applies to the non-boot-time bypass mode, i.e., if ES_ROUTE and ES_TYPE', 'are both set to True.', '', 'This commit documents this requirement in the programmers guide and the', 'RTL, and it adds a SystemVerilog assertion to prevent mis-configuration', 'during simulation.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",16.0,1.0,4.0,4.0,FALSE,"['doc', 'source']",3.0,2.0,2.0,0.0,0.0,10.0,4.0,4.0,4.0,1.0,0.0,59.0,42.0,0.0,125.0,7.0,17.0,0.0,0.0,7.0,0.0,0.0,1.0,1.8333334,0.0,0.5,1.0,1,1.0,1.0,0.0,0.0,0.0
11507,1,26,4227daddc9d0ecddee301a46f4c6808b4b40c9ee,"['[dv/clkmgr] Fix AllClkBypReqFall_A', '', 'The all_clk_byp_req_o output is determined by extclk CSR, which can', 'have any 4-bit value, not just Mubi4 True or False.', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",20.0,0.0,4.0,4.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,3.0,2.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,0.0
11508,1,26,d8ee53c611bfac5211d46b8b619d474d290ac4b0,"['[dv/clkmgr] Handle some TODOs', '', 'Add covergroups for the recoverable and fatal error CSRs.', 'Remove obsolete TODOs.', 'Move some TODOs to ICEBOX if they are for post 2.5.', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",19.0,0.0,4.0,4.0,FALSE,"['source', 'other']",11.0,4.0,8.0,1.0,0.0,152.0,18.0,8.0,3.0,9.0,2.0,29.0,11.0,5.0,48.0,4.0,6.0,0.0,0.0,4.0,0.0,0.0,2.0,1.0,2.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
11514,1,51,ecf14c5923b284a5a14397a79e12d06d6ab1ac63,"['[hw,i2c,dv] Add coverage for I2C protocol', '', '- Add a module to detect the I2C protocol state', '- Add covergroups using the variables in this module, that covers', '  protocol transitions mentioned in OT#17835', '- Bind coverage module to i2c.sv in i2c_bind.sv', '', 'Co-authored-by: Raviteja Chatta <crteja@lowrisc.org>', 'Co-authored-by: Marno van der Maas <mvdmaas+git@lowrisc.org>', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",11.0,3.0,3.0,4.0,FALSE,"['source', 'other']",6.0,3.0,4.0,1.0,0.0,485.0,2.0,84.0,0.0,24.0,0.0,58.0,51.0,0.0,47.0,5.0,2.0,9.0,0.0,0.0,1.5555556,0.0,26.0,3.745098,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
11515,1,51,233d9a6a19a2c347bd9c50aba12326a033052e8b,"['[hw,i2c,dv] constrain thd_data to be non-zero', '', '- Constraint thd_dat such that the parameter is non-zero', '- limit the number of transaction to 10 so that test completes quickly', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",11.0,4.0,3.0,4.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,9.0,2.0,0.0,0.0,1.0,1.0,6.0,0.0,0.0,4.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,0.5,1.0,1,0.0,1.0,0.0,0.0,0.0
11516,1,51,0e3434d9998a5567a3927ccaa60da5ba937f8d10,"['[hw,i2c,dv] Add sample calls for newly added covergroups', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",14.0,4.0,3.0,4.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,25.0,0.0,1.0,0.0,0.0,0.0,54.0,47.0,0.0,44.0,4.0,2.0,0.0,0.0,0.0,0.0,0.0,2.0,3.8297873,0.0,0.045454547,0.25,1,0.0,1.0,0.0,0.0,0.0
11521,1,26,75e1d57a79cf22b103787dcc04bb0c60ad55efdd,"['[dv/pwrmgr] Fix reset SVA PwrmgrSecCmEscToLCReset_A', '', 'Clock PwrmgrSecCmEscToLCReset_A with clk_i instead of clk_slow_i for', 'reliability.', 'Remove unused aon_clk_rst_if, and changed its uses to slow_clk_rst_if.', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",18.0,0.0,4.0,4.0,TRUE,['source'],7.0,4.0,7.0,0.0,0.0,8.0,26.0,0.0,1.0,0.0,0.0,24.0,3.0,3.0,55.0,5.0,12.0,0.0,0.0,4.0,0.0,0.0,1.0,1.0,1.0,0.75,1.0,1,0.0,1.0,0.0,0.0,0.0
11522,1,2,9f133aaaca698881562a0d6ff7aba48761cd64e8,"['[dv] Make SW strap thread more flexible', '', 'The SW strap setting thread previously assumed the progression of all', 'tests would proceed to being ""InTest"" before any need for bootstrapping', 'on a subsequent boot. However, this is not true for all tests.', '', 'Change the thread to evaluate any time the SW status changes, and', 'instead of requiring a particular set of paths to the ""InBootRom"" state,', 'set up the straps regardless of how we reach the boot ROM.', '', 'Continue disconnecting the straps only upon reaching ""InTest"".', '', 'Signed-off-by: Alexander Williams <awill@opentitan.org>']",14.0,5.0,4.0,4.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,15.0,14.0,1.0,2.0,0.0,4.0,62.0,21.0,6.0,88.0,3.0,0.0,0.0,0.0,0.0,0.0,0.0,4.0,3.6190476,2.1666667,0.25,1.0,1,0.0,1.0,0.0,0.0,0.0
11531,1,21,010ae273eb06b8f7288a0be8d7da3ba6fa86d4d4,"['[ast] removing redundant assertion and comment', '', 'Signed-off-by: Eran Meisner <eran.meisner@nuvoton.com>']",16.0,0.0,4.0,4.0,FALSE,"['source', 'other']",3.0,2.0,2.0,0.0,0.0,176.0,184.0,0.0,4.0,0.0,3.0,8.0,11.0,0.0,13.0,2.0,3.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.2857143,1.0,1,0.0,1.0,0.0,0.0,1.0
11551,1,2,2c75f3a500fd88d3e143bd25a988f3ae37cfdcc1,"['[test] Use sw straps API in chip_sw_inject_scramble_seed', '', 'The recently-added thread that takes control of SW straps conflicts with', 'the vseq driving the SW straps, so use the cfg field that the new thread', 'uses instead.', '', 'Signed-off-by: Alexander Williams <awill@opentitan.org>']",10.0,5.0,4.0,4.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,3.0,0.0,0.0,5.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.2,0.5,1,0.0,1.0,0.0,0.0,0.0
11555,1,32,a59f85ce127bea22dfbb30ce3b1502e84fc02ae3,"['[adc_ctrl,dv] clean up TODO and update doc.', '', '- TODO clean up', ""- Add oneshot mode to 'theory of operation'"", '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",18.0,4.0,3.0,4.0,FALSE,"['doc', 'source', 'other']",5.0,5.0,2.0,0.0,0.0,4.0,18.0,1.0,7.0,0.0,1.0,57.0,31.0,3.0,20.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,2.0,1.0,0.5,1.0,1,1.0,1.0,0.0,0.0,1.0
11557,1,21,b2eae44e9d4b14c0477af2fd1311ef06ce2ba639,"['[ast] fixing por_n disables external aon_clk', '', 'Signed-off-by: Eran Meisner <eran.meisner@nuvoton.com>']",11.0,0.0,3.0,4.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,2.0,0.0,0.0,0.0,0.0,7.0,1.0,0.0,17.0,1.0,11.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.1764706,1.0,1,0.0,1.0,0.0,0.0,0.0
11569,1,26,eea11737139827c3e417ad4ef2e733a6e1fdfb11,"['[dv/prim] Enable CDC instrumentation for some prims', '', 'Enable CDC instrumentation for prim_esc, prim_lfsr, prim_present, and', 'prim_prince.', 'Fix some assertions for prim_alert sender and receiver, but some failures', 'remain.', '', 'Partially addresses #16689', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",3.0,4.0,3.0,4.0,TRUE,"['source', 'other']",7.0,6.0,2.0,0.0,0.0,21.0,10.0,0.0,3.0,0.0,0.0,19.0,8.0,0.0,23.0,2.0,3.0,0.0,0.0,4.0,0.0,0.0,1.0,1.375,0.0,0.2,1.0,1,0.0,1.0,0.0,0.0,1.0
11573,1,47,0fe3399f35dae2b83bf35e60d1b596e2eaa22a89,"['[entropy_src, rtl] Change sync FIFO prims to not output 0 when empty', '', ""Leaving the data just read from these FIFOs doesn't hurt but instead"", 'outputting a deterministic value such as 0 after read may open FI', 'attack windows. This is especially true as we have countermeasures', 'in various places in the entropy complex (e.g. at the input of CSRNG)', ""to check that the entropy source doesn't deliver the same word twice in"", ""a row. However, these countermeasures don't detect if an adversary"", 'managed to latch a single all zero seed into CSRNG which may result', 'in fully deterministic CSRNG output.', '', 'This is inline with lowRISC/OpenTitan#9261 and lowRISC/OpenTitan#5341', 'which implemented the same changes for packer FIFOs inside', 'entropy source, CSRNG and EDN and sync FIFOs carrying entropy', 'inside CSRNG already.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",12.0,4.0,3.0,4.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,10.0,5.0,0.0,0.0,0.0,0.0,30.0,9.0,0.0,123.0,6.0,17.0,0.0,0.0,7.0,0.0,0.0,1.0,1.5555556,0.0,0.04878049,1.0,1,0.0,1.0,0.0,0.0,0.0
11578,1,47,d880abe2bd224c74e4c388bacf8cd73f6ca527ca,"['[entropy_src, dv] Tune entropy_src_rng_max_rate config for coverage', '', 'This commit tunes the configuration of the max rate test to improve', 'functional coverage. This is achieved 1) by lowering the average time', 'between random re-configurations, doing more configs with FIPS mode', 'enabled, and fewer runs with ES_TYPE set to true (SHA3 conditioner off),', 'and 2) by increasing the number of runs.', '', 'This helps to push the functional coverage for the cr_config cross', 'of the csrng_hw_cg covergroup from roughly 70% to 96%. The remaining', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",16.0,0.0,3.0,4.0,FALSE,"['source', 'other']",4.0,2.0,2.0,1.0,0.0,40.0,2.0,15.0,0.0,5.0,0.0,1.0,0.0,0.0,39.0,2.0,0.0,0.0,0.0,3.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
11579,1,47,835bfe145a57311b2d1c5c5f7fd64662fde48da1,"['[csrng, rtl] Simplify main input mux', '', 'Previously, this main entropy mux had multiple all-zero inputs that were', 'not actually required from a functionality perspective. The only case', 'where the design needs the input to be really zero is when flag0 is set.', '', 'This commit thus implements the following changes to the mux:', '1. Reduce the number of all-zero inputs (lower FI attack surface). The', '   only all-zero input is when the FI-hardened flag0 field is set.', '2. Only flop new input from entropy source if an entropy request is', '   actually outstanding. Previously, a glitch on the acknowledge line', ""   would have caused CSRNG to flop whatever was on the bus (it wouldn't"", '   necessarily have been consumed downstream though).', '', 'This resolves lowRISC/OpenTitan#16564.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",18.0,3.0,3.0,4.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,9.0,2.0,4.0,0.0,0.0,13.0,0.0,0.0,70.0,2.0,14.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,0.057142857,0.0,0,0.0,1.0,0.0,0.0,0.0
11583,1,4,93e2096f06506bb6f59020320a4211cd38947214,"['[entropy_src] Add assertions around `cs_aes_halt`', '', 'These assertions ensure that our current understanding of the guarantees', 'and limitations of the `cs_aes_halt` interface, which are defined in the', 'previous commit, hold.  See #17941 for more information.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",12.0,2.0,2.0,4.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,65.0,0.0,23.0,0.0,7.0,0.0,30.0,9.0,0.0,122.0,5.0,17.0,0.0,0.0,7.0,0.0,0.0,4.0,1.5555556,0.0,0.024590164,0.4,1,0.0,1.0,0.0,0.0,0.0
11585,1,4,1961b614b9ff8c3dd23724816ae1ef7e29ac8632,"['[entropy_src/dv] Assert no entropy gets dropped in FIPS-compliant mode', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",6.0,4.0,1.0,4.0,FALSE,"['other', 'source']",3.0,3.0,2.0,0.0,0.0,370.0,0.0,110.0,0.0,31.0,0.0,27.0,9.0,0.0,121.0,4.0,17.0,9.0,0.0,7.0,1.5555556,0.0,22.0,1.5555556,0.0,0.14285715,1.0,1,0.0,1.0,0.0,0.0,1.0
11588,1,25,5a58555ad57904e17dffee816d32b74d9175ffcf,"['[uart, dv] Rework modelling of TX FIFO', '', 'Watermarking changes highlighted some edge cases in the modelling', 'causing regression failures. Details are given in the comments added by', 'this commit.', '', 'Signed-off-by: Greg Chadwick <gac@lowrisc.org>']",21.0,2.0,3.0,4.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,37.0,13.0,9.0,1.0,6.0,0.0,69.0,55.0,0.0,35.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,3.0,4.3454547,0.0,0.057142857,1.0,1,0.0,1.0,0.0,0.0,0.0
11590,1,25,2bda4a4bf9b5f92d8feb32d07798f644d0f9f8c2,"['[rv_core_ibex] Remove old TODO', '', 'Putting the timer interrupt through a synchroniser within rv_core_ibex', 'is acceptable for now.', '', 'Signed-off-by: Greg Chadwick <gac@lowrisc.org>']",17.0,3.0,3.0,4.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,0.0,2.0,0.0,2.0,0.0,0.0,11.0,4.0,0.0,89.0,4.0,17.0,0.0,0.0,8.0,0.0,0.0,1.0,1.25,0.0,0.11235955,0.25,1,0.0,1.0,0.0,0.0,0.0
11591,1,51,b391019aa858744dd80ef24617b8c76a7c7c6194,"['[hw,rv_dm,dv] Update jtag_item to support random pauses', '', '> Add four fields in jtag_item to support introducing Pause states', '  during an active TAP request', '> `dr_pause_cycle` -> indicates on which cycle pause state is introduced', '> `dr_pause_count` -> indicates number of cycles pause state is retained', '> `ir_pause_cycle` -> indicates on which cycle pause state is introduced', '> `ir_pause_count` -> indicates number of cycles pause state is retained', '', '> Update jtag_driver such that there are minimal changes in environment', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",13.0,2.0,3.0,4.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,101.0,5.0,17.0,0.0,5.0,0.0,13.0,3.0,1.0,17.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,3.0,1.0,2.0,0.25,1.0,1,0.0,1.0,0.0,0.0,0.0
11592,1,26,889fb5971e6d09a9185c8cf0f0df2561178def60,"['[dv/cdc] Enable cdc instrumentation in two IPs', '', 'Add cdc instrumentation to aon_timer and flash_ctrl.', 'Increase wait times by one cycle in some assertions due to CDC delay.', 'Increase wait times for interrupts in alert_handler due to CDC delay.', '', 'Partially addresses #16689', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",10.0,2.0,2.0,4.0,FALSE,"['source', 'other']",15.0,15.0,3.0,0.0,0.0,32.0,8.0,3.0,0.0,0.0,0.0,101.0,63.0,10.0,428.0,34.0,17.0,0.0,0.0,8.0,0.0,0.0,1.0,2.6507936,3.1,0.2,1.0,1,0.0,1.0,0.0,0.0,1.0
11596,1,4,bfb4bee3c44fe217f99f88a5c08fd3e5d79b8ca8,"['[prim/rtl] Define `WITHIN_MARGIN` macro', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",17.0,0.0,3.0,4.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,16.0,0.0,12.0,0.0,1.0,0.0,0.0,0.0,0.0,2.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.5,1.0,1,0.0,1.0,0.0,0.0,0.0
11600,1,40,bb885e47cbc0fa83b9076280b00b7b5d8ddef2d3,"['[pinmux] Add assertion for bus integrity error', '', 'Fix #17956 #17413', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",15.0,2.0,3.0,4.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,0.0,1.0,0.0,1.0,0.0,34.0,20.0,4.0,55.0,1.0,6.0,0.0,0.0,3.0,0.0,0.0,1.0,2.0,1.0,0.6363636,1.0,1,0.0,1.0,0.0,0.0,0.0
11601,1,24,1559e9977c7ee13c435f02d7d6c32871d9d2688e,"['Filed issue for ambiguous ToDos (iceboxed)', '', 'Signed-off-by: Ghada Dessouky <gdessouky@google.com>']",21.0,2.0,3.0,4.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,2.0,2.0,2.0,2.0,0.0,0.0,47.0,20.0,0.0,38.0,2.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,1.95,0.0,0.041666668,0.5,1,0.0,1.0,0.0,0.0,0.0
11602,1,26,9bb3545f3af7c6e7dc9f29b8748c47b2c2f2690b,"['[chip,external_clock] Improve clkmgr_external_clk_src_for_sw tests', '', 'Add code to disable external clocks after they have been enabled', 'and, using cycle counts, verify the system is back to running with', 'nominal frequencies.', ""Fix a bug in the clkmgr's external clock SVA."", '', 'Fixes #16836', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",6.0,2.0,3.0,4.0,TRUE,['source'],2.0,2.0,1.0,0.0,0.0,24.0,13.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,11.0,1.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,0.0
11608,1,23,12debc645faf466254c27e7e93199d7e87a8dea5,"['[kmac] Icebox a TODO item', '', 'Signed-off-by: Fatih Balli <fatihballi@google.com>']",13.0,1.0,3.0,4.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,1.0,1.0,0.0,0.0,25.0,12.0,2.0,28.0,1.0,3.0,0.0,0.0,2.0,0.0,0.0,1.0,1.4166666,1.5,0.071428575,1.0,1,0.0,1.0,0.0,0.0,0.0
11611,1,4,2c911d3596e86cac0ddcae5250e7ac953c6758ef,"['[dv] Define `ASSERT_AT_RESET_AND_FINAL` macro', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",14.0,4.0,1.0,4.0,FALSE,"['doc', 'source']",5.0,2.0,4.0,0.0,0.0,22.0,0.0,6.0,0.0,2.0,0.0,2.0,0.0,0.0,36.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.5,1.0,1,1.0,1.0,0.0,0.0,0.0
11613,1,32,21af10e1cdca171c4a3b2a135f6911a81a8bd8c2,"['[flash_ctrl,dv] add lc_gate sec_cm', '', '- Add status register check for new sec_cm entries', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",0.0,3.0,3.0,4.0,FALSE,"['other', 'source']",2.0,2.0,1.0,0.0,0.0,7.0,3.0,0.0,0.0,0.0,0.0,33.0,13.0,1.0,23.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,2.0769231,1.0,0.8333333,1.0,1,0.0,1.0,0.0,0.0,1.0
11623,1,12,efccf702cc29e322f993da47bf482bd3eaa617e7,"['[dv/kmac] Fix edn_timeout_err for kmac masked version', '', 'This pr fix edn_timeout_err.', 'The `entropy_timeout_value` csr might be locked by regwen, so the', 'written value might not be written successfully. To avoid the lock', 'effect, we only randomize the edn_timeout value once.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",13.0,2.0,3.0,4.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,1.0,0.0,0.0,0.0,0.0,4.0,1.0,0.0,5.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,0.0
11624,1,26,ba8019e8b80a9ebf4ed1a1b2658ce1b849655c33,"['[dv/clkmgr] Fix SVA for gating clocks', '', 'Change the implication in clkmgr_gated_clock_sva_if from |-> to |=>,', 'otherwise the $changed(clk_enabled) term defeats all attempts.', 'Remove binding of clkmgr_gated_clock_sva_if to transactional unit clocks,', 'since clkmgr_trans_sva_if deals with them.', '', 'Fixes #17988', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",18.0,2.0,3.0,4.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,2.0,38.0,0.0,0.0,0.0,4.0,1.0,0.0,0.0,24.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,0.0
11627,1,24,d7a31b5ed3e34e6812b5d9dee293546307bfb4ae,"['Add write enable to guard SW-initiated LC ctrl states transition', '', 'This adds a 1-bit register enable CLAIM_TRANSITION_IF_REGWEN that acts as the write enable for the hardware mutex register CLAIM_TRANSITION_IF. When cleared to 0, the mutex register cannot be written to anymore, thus disabling SW-initiated lifecycle state transitions.', '', 'Signed-off-by: Ghada Dessouky <gdessouky@google.com>', 'Co-authored-by: Chris Frantz <cfrantz@google.com>']",13.0,3.0,1.0,4.0,FALSE,"['source', 'other']",5.0,4.0,2.0,0.0,0.0,250.0,187.0,38.0,31.0,8.0,0.0,3.0,1.0,0.0,58.0,4.0,7.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,0.0,0.14285715,1.0,1,0.0,1.0,0.0,0.0,1.0
11628,1,32,7c11c0dff4fd17bce65fb8dd446902f1bfb9ea94,"['[flash_ctrl,dv] sec_info_access test fix', '', '- update pre load section whenever hw_info_cfg is changed', ""- fix 'flash_mp' typo [rtl]"", '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",3.0,2.0,3.0,4.0,TRUE,['source'],4.0,3.0,4.0,0.0,0.0,56.0,16.0,8.0,0.0,2.0,1.0,137.0,37.0,11.0,84.0,10.0,1.0,0.0,0.0,4.0,0.0,0.0,2.0,2.108108,2.0,1.0,1.0,1,0.0,1.0,0.0,0.0,0.0
11629,1,1,2e0fc6f56846f3f686c41868f8a462d76d4a6269,"['[usbdev] Larger OUT FIFOs', '', 'Doubles size of each of Rx and Av FIFOs to increase OUT throughout', 'in the event of high software latency. Issue #17239', 'Software may preserve previous behavior or limit the number of', 'queued buffers for other reasons since both Av and Rx FIFOS report', 'their depths.', '', 'Signed-off-by: Adrian Lees <a.lees@lowrisc.org>']",17.0,2.0,3.0,4.0,TRUE,"['source', 'other']",5.0,3.0,3.0,0.0,0.0,19.0,19.0,5.0,5.0,0.0,0.0,28.0,5.0,0.0,81.0,4.0,10.0,0.0,0.0,3.0,0.0,0.0,1.0,1.2,0.0,0.037037037,1.0,1,0.0,1.0,0.0,0.0,1.0
11630,1,12,1e54de925af9fa15bc2ea3022c5a4d1c2b8a31a4,"['[dv/lc_ctrl] remove todos from lc testbench', '', 'This PR removes some stale todos, or file issue for icebox todos.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",9.0,2.0,3.0,4.0,TRUE,['source'],3.0,3.0,3.0,0.0,0.0,13.0,13.0,1.0,4.0,0.0,1.0,19.0,1.0,0.0,38.0,4.0,9.0,0.0,0.0,9.0,0.0,0.0,1.0,1.0,0.0,0.61290324,1.0,1,0.0,1.0,0.0,0.0,0.0
11633,1,2,7571b815da2bcf6392475523b2eeb3fec5b12513,"['[dv] Sync up messages for chip_sw_power_idle_load', '', 'The vseq expected different messages than software was generating.', 'Synchronize those. Also make some small style adjustments.', '', 'Signed-off-by: Alexander Williams <awill@opentitan.org>']",10.0,2.0,3.0,4.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,24.0,24.0,0.0,0.0,0.0,0.0,9.0,0.0,0.0,2.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.5,1.0,1,0.0,1.0,0.0,0.0,0.0
11643,1,32,8b2ce06663c5330e3f654780295034cc787ad244,"['[flash_ctrl,dv] regression fix', '', '- add place holder to avoid spurious generic csr test fail', '- Update another buffer enable timeout for slow write test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",21.0,1.0,3.0,4.0,TRUE,"['other', 'source']",4.0,4.0,3.0,0.0,0.0,7.0,3.0,2.0,0.0,0.0,0.0,136.0,73.0,11.0,83.0,9.0,1.0,0.0,0.0,1.0,0.0,0.0,1.0,2.30137,1.8571428,0.84615386,1.0,1,0.0,1.0,0.0,0.0,1.0
11647,1,50,be180c2e8900113d55b80d5d0294c69c619a851f,"['[hw,i2c,dv] Use num_trans in base host sequence', '', 'update host_send_trans task call in i2c_rx_tx_vseq to use num_trans', 'variable so that the number of transactions issued are overridden in', 'derived sequences', '', 'Override body method in host_smoke sequence to use num_trans variable', 'and restrict transaction to ReadOnly type', '', 'Signed-off-by: Ravi Teja Chatta <crteja@lowrisc.org>']",16.0,2.0,2.0,4.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,20.0,4.0,1.0,0.0,2.0,1.0,23.0,10.0,1.0,27.0,2.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,1.3,1.0,0.5,1.0,1,0.0,1.0,0.0,0.0,0.0
11653,1,51,0a9e884f0f9b4655fefadf823c485c003c014834,"['[hw,i2c,dv] Update perf test to check host mode performance', '', '> Add enum in env_pkg to indicate the speed mode of I2C', '> Add minimum vales of I2C timing parameters in different speed modes', '> Add functions to calculate register values of timing parameters based on speed mode', '> Update timing parameter constraints to match the speed mode in test sequence', '> calculate bit rate at the end of test and check if value is greater than', '  threshold of SCL frequency', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",16.0,1.0,3.0,4.0,FALSE,['source'],3.0,2.0,3.0,0.0,0.0,208.0,16.0,27.0,4.0,22.0,0.0,7.0,0.0,0.0,32.0,3.0,0.0,0.0,0.0,11.0,0.0,0.0,7.0,0.0,0.0,0.33333334,1.0,1,0.0,1.0,0.0,0.0,0.0
11659,1,50,a62db34377bd3730b4d1255049929f1ce112615c,"['[hw,i2c,dv] Add sequence to disable host mode', '', 'Add a sequence to disable host mode during an active transmission', '> Setup DUT in Host mode', '> Program FMT FIFO with a read/write transaction', '> During active transmission, disable host_mode', '> check if DUT goes in to Idle state', '> Re-enable Host mode and start host mode sequence to check if DUT is processing', '  transactions correctly', '', 'Update scoreboard to skip comparing transactions if en_scb is set to 0', '', 'Signed-off-by: Ravi Teja Chatta <crteja@lowrisc.org>']",13.0,2.0,2.0,4.0,FALSE,"['source', 'other']",6.0,4.0,3.0,1.0,0.0,128.0,0.0,23.0,0.0,6.0,0.0,51.0,44.0,0.0,51.0,5.0,2.0,0.0,0.0,0.0,0.0,0.0,6.0,3.8636363,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
11661,1,28,8f6c608d03e3d9ebbfb69db91669d1d3396fbeae,"['[i2c,dv] Add functional coverage', '', 'Add following covergroups:', '- i2c_status_cg', '- i2c_scl_sca_override_cg', '- i2c_cmd_complete_cg', '- i2c_fmt_fifo_cg', '- i2c_acq_fifo_cg', '', 'Currently not sampling the command complete covergroup.', '', 'Co-authored-by: Harry Callahan <hcallahan@lowrisc.org>', 'Co-authored-by: Raviteja Chatta <crteja@lowrisc.org>', 'Co-authored-by: Marno van der Maas <mvdmaas+git@lowrisc.org>', 'Signed-off-by: Harry Callahan <hcallahan@lowrisc.org>']",12.0,0.0,2.0,3.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,220.0,3.0,37.0,0.0,14.0,2.0,50.0,43.0,0.0,42.0,2.0,2.0,0.0,0.0,0.0,0.0,0.0,3.0,3.8837209,0.0,0.22222222,1.0,1,0.0,1.0,0.0,0.0,0.0
11673,1,40,be5cb1f2611c37617eb8d9789c52e10cfec2ad90,"['[usb_diff_rx] Model pull-up behavior', '', 'This models the USB pullup behavior in open-source.', '', 'Fixes #17986', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",14.0,1.0,3.0,4.0,FALSE,"['source', 'other']",3.0,3.0,1.0,1.0,0.0,29.0,6.0,1.0,0.0,3.0,2.0,1.0,0.0,0.0,5.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
11690,1,32,ee445090e9056a184a037cfaf568449f4f3ddd3a,"['[flash_ctrl,dv] regression cleanup - update timeout values', '', 'Adjust timeout value to fix following test failures', '- flash_ctrl_intr_rd_slow_flash', '- flash_ctrl_rma_err', '- flash_ctrl_hw_read_seed_err', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",2.0,1.0,3.0,4.0,TRUE,"['other', 'source']",4.0,3.0,3.0,0.0,0.0,7.0,7.0,2.0,2.0,0.0,0.0,136.0,34.0,11.0,82.0,8.0,1.0,0.0,0.0,1.0,0.0,0.0,1.0,3.1666667,1.0909091,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
11697,1,51,d5de14b9e9bbc53e45e7c586f8109a8b738560fa,"['[hw,i2c,dv] Update hrst sequence to introduce glitches', '', '- Refactor fetch_no_tb_txn to introduce glitch based on rw_bit', '- Add two new tasks to populate transaction queue with glitches', ' - create_write_glitch - Introduces Start/Stop condition in Address or Write date byte', ' - create_read_glitch - Introduces Start/Stop condition in Read data byte or Read ACK', '- Remove update_rd_data as it is not needed with this update', '- Add DV_SPINWAIT for wait statements at the end of sequence', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",14.0,2.0,5.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,279.0,129.0,69.0,19.0,4.0,13.0,23.0,13.0,0.0,3.0,2.0,0.0,11.0,1.0,0.0,1.6363636,1.0,14.0,1.1538461,0.0,0.33333334,0.5,1,0.0,1.0,0.0,0.0,0.0
11720,1,4,24fcee5a423290416785a58ca3de6328646c1bc9,"['[kmac/dv] Deduplicate Keccak state definition in `kmac_cov_if`', '', 'Since the previous commits, these state definitions are in `sha3_pkg`.', 'Thus, this commit removes the duplicate definition in `kmac_cov_if` and', 'instead imports `sha3_pkg`.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",9.0,0.0,3.0,4.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,18.0,0.0,0.0,0.0,6.0,1.0,0.0,0.0,2.0,1.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,0.5,1.0,1,0.0,1.0,0.0,0.0,0.0
11723,1,26,eb9b1ff8fa9882eb57fff2e1b363dfc5032f618d,"['[dv/clkmgr] Improve DV documentation and do simple cleanup', '', 'Correct various inaccuracies in the DV documentation and add some', 'missing test sequences and assertions.', 'Fix various inaccuracies in SV comments.', 'Change the confusing name of a signal.', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",13.0,4.0,2.0,4.0,TRUE,"['doc', 'source', 'other']",9.0,5.0,7.0,0.0,0.0,94.0,54.0,10.0,11.0,0.0,0.0,29.0,11.0,1.0,47.0,1.0,6.0,0.0,0.0,4.0,0.0,0.0,1.0,1.0,1.0,1.0,1.0,0,1.0,1.0,0.0,0.0,1.0
11724,1,32,aecf9c77cfda8d2badbbd63bc24a11176fc1c37d,"['[flash_ctrl,dv] regression fix (mp_regions failure and sec_info_access rd_scr ecc error)', '', '- apply hw_cfg constraint only init phase', '- update otf_addr before calculate info page', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",21.0,0.0,3.0,4.0,TRUE,['source'],3.0,1.0,3.0,0.0,0.0,7.0,26.0,1.0,1.0,0.0,1.0,136.0,34.0,11.0,81.0,7.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.7058823,1.0909091,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
11725,1,12,69735f5d79fcec3b428ca35aa3ec09e8f8c619df,"['[dv/keymgr] remove keymgr TODOs', '', 'This PR removes stale Keymgr TODOs and file issues for further', 'development.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",10.0,0.0,3.0,4.0,FALSE,"['other', 'source']",3.0,2.0,2.0,0.0,0.0,1.0,7.0,1.0,3.0,0.0,1.0,26.0,6.0,0.0,50.0,3.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.125,1.0,1,0.0,1.0,0.0,0.0,1.0
11726,1,47,3b749ea14ce05da7c96077c311563164590c50bb,"['[sca, fpga] Increase start trigger delay for AES and KMAC peripherals', '', 'During FPGA measurements we have been observing stability issues with', 'the power rails for fixed vs. random TVLA. In some cases, loading the', 'fixed plaintext/key discharges the power rails slightly more or less', 'than loading random plaintexts/keys, which then leads to a vertical', 'offset in the traces and thus ""fake"" leakage unrelated to the actual', 'processing. Increasing the start trigger delay allows the power rails to', 'recharge before the actual processing phase to be analyzed starts.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",15.0,3.0,2.0,4.0,FALSE,"['other', 'source']",7.0,4.0,1.0,0.0,0.0,59.0,17.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,104.0,3.0,6.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,0.34615386,0.0,0,0.0,1.0,0.0,0.0,1.0
11731,1,12,f8c82bb974349fc53754d83abaf90b381bae216e,"['[dv/lc_ctrl] remove some stale TODOs', '', 'This PR removes some stale TODO and filed issue for future enhancement.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",9.0,0.0,3.0,4.0,TRUE,"['other', 'source']",4.0,3.0,3.0,0.0,0.0,3.0,6.0,2.0,5.0,0.0,0.0,86.0,20.0,0.0,37.0,2.0,2.0,0.0,0.0,5.0,0.0,0.0,1.0,1.95,0.0,0.5,1.0,0,0.0,1.0,0.0,0.0,1.0
11732,1,69,d354dbb03c2a8bbdf7b16af6dad38eac5c377ac2,"['[dv, chip] Add support for real ADC inputs', '', 'Signed-off-by: whattab <whattab@nuvoton.com>']",15.0,6.0,3.0,4.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,9.0,0.0,0.0,0.0,0.0,0.0,10.0,1.0,15.0,122.0,3.0,5.0,0.0,0.0,10.0,0.0,0.0,1.0,2.0,1.0,0.008196721,0.333333333,1,0.0,1.0,0.0,0.0,0.0
11733,1,69,36c1b55bd497747f23ab7be47e14922c04bf6477,"['[ci] Fix verilog lint', '', 'Signed-off-by: whattab <whattab@nuvoton.com>']",0.0,0.0,3.0,4.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,22.0,10.0,1.0,1.0,1.0,0.0,20.0,6.0,3.0,5.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,3.0,1.3333334,1.0,0.4,0.0,0,0.0,1.0,0.0,0.0,0.0
11736,1,32,20304501f16f7cf3aeaa1afc18c3e17aabe1e94e,"['[flash_ctrl,dv] TB cleanup for M2.5', '', 'Review all remaining TODOs and updated', '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",2.0,0.0,3.0,4.0,FALSE,['source'],5.0,2.0,5.0,0.0,0.0,9.0,20.0,5.0,14.0,0.0,2.0,137.0,73.0,11.0,80.0,7.0,1.0,0.0,0.0,1.0,0.0,0.0,1.0,2.30137,1.8571428,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
11737,1,38,a68f9f63546d6e96cf41521aabf3b268239f134f,"['[i2c,rtl] Put TODO related to multi-host in icebox', '', 'Signed-off-by: Marno van der Maas <mvdmaas+git@lowrisc.org>']",14.0,0.0,3.0,4.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,1.0,1.0,0.0,0.0,205.0,110.0,0.0,56.0,6.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.1727272,0.0,0.017857144,0.0,0,0.0,1.0,0.0,0.0,0.0
11740,1,4,902088b5728183d560ece930c19406b7ccb2811f,"['[csrng] Add assertions for `cs_aes_halt` and AES activity', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",15.0,2.0,2.0,4.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,28.0,0.0,9.0,0.0,3.0,0.0,13.0,0.0,0.0,68.0,2.0,14.0,0.0,0.0,5.0,0.0,0.0,2.0,0.0,0.0,0.05882353,0.5,1,0.0,1.0,0.0,0.0,0.0
11744,1,1,15a0b653f6bc0c0e683e68d1f38b008951aac549,"['[usbdev] Clarify/tidy alerts', '', 'Keep alerts even when stubbed, since registers persist.', 'All alerts considered fatal; only one at present.', '', 'Signed-off-by: Adrian Lees <a.lees@lowrisc.org>']",16.0,3.0,4.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,1.0,1.0,0.0,0.0,28.0,5.0,0.0,80.0,1.0,10.0,0.0,0.0,3.0,0.0,0.0,1.0,1.2,0.0,0.025,0.0,0,0.0,1.0,0.0,0.0,0.0
11749,1,40,43e45d27a9eddac71e13cd1e92a4f1b3cf081c65,"['[flash_ctrl] Address temporary TODO / SVA fix', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",14.0,3.0,2.0,4.0,TRUE,"['source', 'other']",4.0,3.0,3.0,0.0,0.0,22.0,6.0,5.0,1.0,4.0,1.0,12.0,3.0,1.0,150.0,5.0,20.0,0.0,0.0,5.0,0.0,0.0,1.0,1.3333334,1.0,0.097345136,1.0,1,0.0,1.0,0.0,0.0,1.0
11757,1,23,5258d42a522b5cd970bb85502048abfc9e2ade40,"['[dv, keymgr] Remove assertion `RootKeyValidDuringLatching_A`', '', 'Revert the commit #17764.', '', 'Signed-off-by: Fatih Balli <fatihballi@google.com>']",21.0,2.0,2.0,4.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,0.0,6.0,0.0,3.0,0.0,1.0,57.0,21.0,11.0,63.0,2.0,7.0,0.0,0.0,2.0,0.0,0.0,1.0,1.4761904,1.7272727,0.2,1.0,1,0.0,1.0,0.0,0.0,0.0
11777,1,4,51269de4d2eef63fddac8f891d398cfe64529b82,"['[entropy_src/rtl] Remove stale TODO', '', 'An interrupt named `es_ebus_check_failed` for failed entropy bus checks', 'seems to have been planned originally.  `entropy_src.hjson` contained a', 'TODO that was added in #7531 and removed in #8632.  The code removed by', 'this commit seems to be a leftover of that.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",8.0,3.0,2.0,4.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,0.0,2.0,0.0,2.0,0.0,0.0,7.0,0.0,0.0,44.0,0.0,4.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,0.022727273,0.0,0,0.0,1.0,0.0,0.0,0.0
11790,1,51,a762c7a435928640b1fdb6605db96271bf20ab28,"['[hw,i2c,dv] Add watermark test to run in test plan', '', '> Since I2C documentation has (fifo/rx)_watermark as interrupt name,', '   rename i2c_fifo_threshold_vseq to i2c_fifo_watermark_vseq', '> Update testplan and all relevant files with the name change', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",9.0,2.0,1.0,4.0,FALSE,"['source', 'other']",6.0,4.0,3.0,1.0,1.0,159.0,160.0,40.0,40.0,12.0,12.0,23.0,9.0,0.0,50.0,4.0,0.0,9.0,0.0,0.0,1.6666666,0.0,23.0,1.6666666,0.0,0.6666667,0.25,0,0.0,1.0,0.0,0.0,1.0
11798,1,12,8996d8888a5d004e1b73333924070e191b118873,"['[dv/kmac] Fix nightly regression error', '', 'The kmac entropy error should turn off scb, but the current mechanism', 'did not turn it off fully, so we still see mismatches from scb.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",14.0,2.0,2.0,4.0,TRUE,"['other', 'source']",2.0,2.0,1.0,0.0,0.0,12.0,9.0,0.0,0.0,0.0,0.0,191.0,124.0,17.0,83.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,4.959677,3.3529413,0.37349397,0.0,0,0.0,1.0,0.0,0.0,1.0
11799,1,26,30f43b72a2013f57c4a5c9ca9a9d7487c9f33bd9,"['[dv/clkmgr] Update some TODOs', '', 'Signed-off-by: Guillermo Maturana <maturana@opentitan.org>']",12.0,1.0,2.0,4.0,FALSE,"['source', 'other']",2.0,1.0,1.0,0.0,0.0,3.0,8.0,3.0,6.0,0.0,0.0,1.0,0.0,0.0,31.0,1.0,6.0,0.0,0.0,4.0,0.0,0.0,1.0,0.0,0.0,0.7647059,1.0,0,0.0,1.0,0.0,0.0,1.0
11800,1,12,73b5866eac19ad2aba3d58bb19389af7e0f827ca,"['[tlul] remove stale todo', '', 'This PR removes a stale TODO.', 'we can override this parameter when instantiating it, which is good', 'enough.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,1.0,2.0,4.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,0.0,2.0,0.0,2.0,0.0,0.0,2.0,0.0,0.0,8.0,0.0,2.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,0.125,0.0,0,0.0,1.0,0.0,0.0,0.0
11834,1,32,5ef6fbf8f7b510f4bb632ec23ab71a9dca60288a,"['[flash_ctrl,dv] clean up TODO', '', ""These 'TODO's are either obsolete or outdated."", '', 'Signed-off-by: Jaedon Kim <jdonjdon@opentitan.org>']",13.0,0.0,2.0,4.0,FALSE,"['source', 'other']",4.0,2.0,3.0,0.0,0.0,2.0,8.0,0.0,5.0,0.0,0.0,129.0,37.0,3.0,76.0,6.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,2.108108,2.0,0.41509435,1.0,1,0.0,1.0,0.0,0.0,1.0
11873,1,47,28174245c01bfa0fec1c3ed2d9b0b5afd7596e1b,"[""[entropy_src] Don't predict counter clearing in FW_OV mode, align doc"", '', 'Previously, the scoreboard was assuming that even in FW_OV mode (extract', 'and insert) the health test failure counters would be cleared upon full', 'passing test sequences. But this is not right. In FW_OV mode those', 'counters are not cleared as firmware may want to observe those values', 'when working on the extracted entropy bits (during that time further', 'entropy might be collected which is discarded and should not lead to', 'a clearing of the failure counters).', '', ""This hasn't been explicitly documented yet but the main FSM"", '(entropy_src_main_sm.sv) contains a comment on that:', '', '""Even when stalled we keep monitoring for alerts and maintaining alert', "" statistics. However, we don't signal alerts or clear HT stats in FW_OV"", ' mode.""', '', 'Therefore, this commit aligns DV and doc with the RTL implementation.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",23.0,3.0,1.0,4.0,FALSE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,33.0,33.0,3.0,1.0,0.0,0.0,155.0,60.0,25.0,84.0,5.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,2.4166667,2.28,0.038461536,0.2,1,0.0,1.0,0.0,0.0,1.0
11879,1,12,e516410c0f92f5053c70a4e4257c08a837245746,"['[dv/otp] Fix otp_parallel_lc_esc seq', '', 'PR #17753 tries to fix a close source failure, but created a coverage', 'hole.', 'The intention of the sequence is to issue lc_esc and check afterwards', 'the OTP_CTRL is indeed locked up.', 'The fix from #17753 is that - when we call a new sequence, it always', 'starts with pre_start() and will call dut_init.', '', 'I think a cleaner solution is instead to use the knob `do_dut_init` to', 'avoid triggering reset.', '', 'So this PR:', '1). Added a `do_dut_init` check before issuing dut_init in', '  otp_ctrl_smoke_seq.', '2). Simply the otp_ctrl_parallel_lc_esc logic to set `do_dut_init = 0`.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",13.0,0.0,1.0,4.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,7.0,15.0,2.0,2.0,0.0,2.0,39.0,25.0,1.0,65.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.64,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
11891,1,4,483ad6d989a85847368c2ebf713f1c48e3998417,"['Update pulp_riscv_dbg to pulp-platform/riscv-dbg@138d74bcaa', '', 'Update code from upstream repository https://github.com/pulp-', 'platform/riscv-dbg to revision', '138d74bcaa90c70180c12215db3776813d2a95f2', '', '* Update CHANGELOG.md (bluew)', '* dm_csrs: Fix W1C behavior of `sberror` (Andreas Kurth)', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",17.0,2.0,1.0,4.0,TRUE,"['doc', 'source', 'other']",3.0,3.0,1.0,0.0,0.0,12.0,3.0,0.0,0.0,0.0,0.0,70.0,26.0,0.0,16.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,2.2307692,0.0,0.22222222,1.0,0,1.0,1.0,0.0,0.0,1.0
11899,1,12,199dbc0ddd31cf76c21e6315cf6d7aa9a6ce30e6,"['[dv/otp] Icebox and remove stale todos', '', 'This PR adds a TODO to ICEBOX, and remove a stale TODO.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",14.0,0.0,1.0,4.0,FALSE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,5.0,3.0,5.0,2.0,0.0,0.0,148.0,117.0,5.0,127.0,1.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,7.5384617,7.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
11902,1,25,39ffd6a94a1f6795b58c4a1272b482e920b6e770,"['[rtl,rv_timer] Remove TODO about counter overflow', '', 'mtime and mtimecmp as defined by the RISC-V specification do not need to', 'make any special considerations about mtime overflowing. It is only', 'specified that mtime wraps around if the count overflows.', '', 'See RISC-V ISA Vol 2 v1.12 section 3.2.1 (Machine Timer Registers)', '', 'Signed-off-by: Greg Chadwick <gac@lowrisc.org>']",10.0,2.0,1.0,4.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,0.0,1.0,0.0,1.0,0.0,0.0,3.0,2.0,0.0,2.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.5,1.0,1,0.0,1.0,0.0,0.0,0.0
11903,1,8,f1e4f2dae1ca51f8d4d84bfe3aea063da6da54d1,"['[test] Add DVsim support for the activity-checking part of power virus test', '', '- C code:', '   - Add adc_ctrl enablement code.', '   - Fix pwm enablement code by adding phase_counter enablement.', '', '- chip_if.sv:', ""   - Add SignalProbe macros to monitor the states' of the active IPs"", '', '- *_vseq.sv:', ""   - Modify the DV_WAIT macro's message to bring the activity closer the start of max power epoch."", '   - Add a utility function to verify that all IPs are active at the beginning of the max-power epoch.', '', 'Signed-off-by: Bilgiday Yuce <bilgiday@opentitan.org>']",1.0,4.0,5.0,3.0,TRUE,['source'],3.0,3.0,2.0,0.0,0.0,168.0,6.0,24.0,1.0,20.0,1.0,80.0,1.0,0.0,55.0,9.0,12.0,0.0,0.0,4.0,0.0,0.0,1.0,1.0,0.0,0.5714286,1.0,1,0.0,1.0,0.0,0.0,0.0
11904,1,19,72e0647bf928194528cd77e0bf0328642f81e40e,"['[flash/dv] Move some OTF methods and enable flash init in otp_rst test', '', 'Signed-off-by: Eitan Shapira <eitanshapira89@gmail.com>']",15.0,1.0,1.0,4.0,FALSE,['source'],4.0,2.0,4.0,0.0,0.0,44.0,45.0,2.0,4.0,3.0,3.0,175.0,85.0,10.0,75.0,5.0,2.0,0.0,0.0,0.0,0.0,0.0,5.0,2.108108,2.4,0.5,1.0,0,0.0,1.0,0.0,0.0,0.0
11917,1,23,e1d873a8f9fb349de8f312c9d7aae7b140c6615c,"['[dv, keymgr] Add assertion to check validity of OTP root key', '', 'Keymgr assumes that when it is time to latch OTP root key, this key is', 'already valid. Our power-up flow/boot-up sequence already makes this', 'available before keymgr reaches to this stage. However, this commit', 'adds an assertion to make sure this assumption does not slip through', 'the cracks.', '', 'Signed-off-by: Fatih Balli <fatihballi@google.com>']",13.0,3.0,5.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,6.0,0.0,3.0,0.0,1.0,0.0,57.0,21.0,11.0,62.0,1.0,7.0,0.0,0.0,2.0,0.0,0.0,1.0,1.4761904,1.7272727,0.11111111,1.0,1,0.0,1.0,0.0,0.0,0.0
11922,1,47,d37f46abc5bbb4604408af1316b9e94026a714a3,"['[entropy_src] Clarify different modes of operation (FIPS / FW_OV etc.)', '', 'This commit adds quite some clarifications in the documentations and the', 'RTL (in the form of comments) related to the different modes of', 'operation of the ENTROPY_SRC block.', '', 'In particular, this commit:', '- Unifies terminology to distinguish between FIPS/CC compliant mode', '  (short FIPS mode) and boot-time / bypass mode. The term ""normal mode""', '  is now gone.', '- Adds a new section to the programmers guide outlining how the', '  different firmware override modes (observe vs. extract and insert),', '  and they hardware conditioning bypass mode, and the entropy output', '  reading mode can be enabled, how they relate to each other, and what', '  the prerequisites are.', '- Adds comments to the RTL to explain how entropy bits flow between the', '  various FIFOs depending on which modes are configured.', '- Aligns the theory of operation section with the newly created section', '  in the programmers guide (the theory of operation section is at a', '  much higher level) and removes some outdated information (e.g.', '  regarding the ability to completely disable boot-time mode, and where', '  entropy bits are read from in firmware override mode).', '- Unifies the usage of kMultiBitBool4False/True instead of a mix of', '  these and MuBi4True/False Mubi4 False etc.', '', 'This is related to lowRISC/OpenTitan#17408.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",12.0,4.0,4.0,3.0,FALSE,"['doc', 'source', 'other']",4.0,3.0,1.0,0.0,0.0,183.0,121.0,20.0,0.0,2.0,0.0,6.0,0.0,0.0,120.0,4.0,17.0,0.0,0.0,7.0,0.0,0.0,1.0,0.0,0.0,0.5,0.333333333,0,1.0,1.0,0.0,0.0,1.0
11942,1,12,1e139dbacd082a3ecacd3d0f85b7c6ff4e65b730,"['[dv/otp] Improve OTP coverage', '', '1). Add a max_outstanding number for tl_prim_reg interface. This is used', '  for prim_otp and was not configured properly for coverage before.', '2). Increase the nightly reseed for otp_parallel_lc_esc to increase the', '  chance of error cases during OTP operations.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,0.0,1.0,4.0,FALSE,"['other', 'source']",2.0,2.0,1.0,0.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,4.0,0.0,0.0,52.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.8269231,1.0,0,0.0,1.0,0.0,0.0,1.0
11946,1,12,3d04b3e6fb22fb804b18476df2146ae70db5cc57,"['[dv/otp] Remove two OTP dv TODOs', '', '1). Remove testplan TODO that is resolved during review meeting.', '    For now the tool does not have a requirement for the wrapper class', '    cg format.', '2). Support ECC fatal errors in check_fail sequence.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",15.0,2.0,5.0,3.0,FALSE,"['source', 'other']",4.0,3.0,3.0,0.0,0.0,29.0,13.0,7.0,4.0,2.0,0.0,148.0,117.0,5.0,126.0,2.0,2.0,2.0,0.0,0.0,1.5,0.0,4.0,7.5384617,7.0,0.875,1.0,1,0.0,1.0,0.0,0.0,1.0
11947,1,4,7dea7336833079820a297fd516083d6e744024d7,"['Update pulp_riscv_dbg to pulp-platform/riscv-dbg@09c8d7a', '', 'Update code from upstream repository https://github.com/pulp-', 'platform/riscv-dbg to revision', '09c8d7a4e67f6bde756c4de6319d87e929faf188', '', '* Add `xprop_off` to Xprop-incompatible processes (Andreas Kurth)', '* debug_rom/gen_rom.py: Fix TypeError (Andreas Kurth)', '* debug_rom/gen_rom.py: Fix indentation in p_outmux (Andreas Kurth)', '* debug_rom/Makefile: Explicitly invoke `python3` (Andreas Kurth)', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",14.0,1.0,4.0,3.0,TRUE,"['source', 'other']",9.0,3.0,2.0,2.0,3.0,464.0,535.0,0.0,0.0,0.0,0.0,70.0,39.0,2.0,15.0,1.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,3.2307692,4.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
11960,1,12,daf28c8f5de50abfae896fe3fd7247f733ed6145,"['[dv/otp] Fix two OTP dv TODOs', '', '1). Icebox an otp todo and documented in issue #17770', '2). Implement the testbench to randomly drive OTP lc_dft_en signal in', '  test_access vseq.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",13.0,4.0,5.0,3.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,18.0,4.0,5.0,3.0,0.0,0.0,74.0,33.0,0.0,103.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.3939394,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,0.0
11963,1,12,4006af38e7a7063af0edd5b6f7d4480293ab827a,"['[tlul] Move TODO to ICEBOX', '', 'This TODO related to issue #15822 and not applicable to M2.5. So moved', 'to ICEBOX.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",10.0,4.0,5.0,3.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,13.0,6.0,0.0,21.0,0.0,3.0,0.0,0.0,2.0,0.0,0.0,1.0,1.3333334,0.0,0.04761905,0.0,0,0.0,1.0,0.0,0.0,0.0
11967,1,12,ec1ff3327f4f2d3569706b9326161865758f371e,"['[dv/otp_ctrl] Enhance OTP lc esc sequence', '', 'This PR enhances OTP lc sequence to handle the case where during OTP', 'program we issue a LC escalation.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,2.0,5.0,3.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,15.0,1.0,4.0,0.0,2.0,0.0,9.0,0.0,0.0,11.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,0.0
11968,1,18,6f1706751aff407821b67a403adbe781d01152e1,"['[dv/otp_ctrl] restored origin freq after low freq vseq is finished', '', 'Signed-off-by: Dror Kabely <dror.kabely@opentitan.org>']",19.0,3.0,5.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,7.0,0.0,1.0,0.0,2.0,0.0,7.0,4.0,0.0,5.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,2.0,0.0,0.2,0.0,0,0.0,1.0,0.0,0.0,0.0
11973,1,55,a65b23f11b1ee9b97d12f39e78ffa06701008f81,"['[dv,chip] Adding pull time delay and adding od_en attribute', '', 'Signed-off-by: Sharon Topaz <sharon.topaz@nuvoton.com>', '', '[dv,chip] Fixing CI issues', '', 'Signed-off-by: Sharon Topaz <sharon.topaz@nuvoton.com>']",16.0,3.0,5.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,16.0,1.0,1.0,0.0,2.0,1.0,61.0,21.0,0.0,116.0,6.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,2.090909,0.0,0.2,0.0,0,0.0,1.0,0.0,0.0,0.0
11974,1,8,a738794b5e25ad5884b9ec6e5dfda82adb844de0,"['[test] Add spi_passthrough support to the power virus test', '', 'Add spi_device_agent_0 and spi_host_agent code to generate', 'command-response sequence for the SPI passthrough part of the test.', '', 'Signed-off-by: Bilgiday Yuce <bilgiday@opentitan.org>']",14.0,2.0,5.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,82.0,0.0,20.0,0.0,7.0,0.0,5.0,0.0,0.0,6.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,3.0,0.0,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
11980,1,23,5ed1d6057d7572b3df0fca4877e61b7d774318d4,"['[kmac] Prevent SW from reading capacity for sideloaded KMAC', '', 'Fixes #17508.', '', 'If we let SW read the capacity at the end of KMAC operation,', 'then SW can recompute the preceeding Keccak states. This allows', 'SW to recompute the sideloaded key. This PR prevents reading', 'capacity for sideloaded KMAC operations.', '', 'Signed-off-by: Fatih Balli <fatihballi@google.com>']",18.0,1.0,3.0,3.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,31.0,3.0,7.0,0.0,2.0,0.0,70.0,25.0,8.0,38.0,0.0,3.0,1.0,1.0,7.0,2.0,1.0,9.0,2.52,1.5,0.2,0.0,0,0.0,1.0,0.0,0.0,0.0
11997,1,12,76f6f30f3fdae937ea901d6e79c3d0baa4732f4a,"['[dv/alert_handler] Fix alert_handler runtime warning', '', 'This coverage bin was identified as out-of-boundary because I think the', 'tool uses 32bit signed value. So I used `$` to automatically find the', 'max value.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",15.0,2.0,5.0,3.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,6.0,10.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,10.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.9,1.0,0,0.0,1.0,0.0,0.0,0.0
11998,1,12,ae9b5624b1a99653915ec84c4c5c883113e7076b,"['[alert_handler] remove alert_handler todos', '', 'Remove three todos from alert_handler:', '1). Testbench todo: uncomment and remove the temp code.', '2). CSR exclusion - I removed the todo and filed an issue #17754.', '3). I think this is stale TODO, but filed an issue #17755 to check with', '  msf.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",13.0,2.0,5.0,3.0,TRUE,"['source', 'other']",6.0,6.0,2.0,0.0,0.0,2.0,10.0,0.0,4.0,0.0,0.0,101.0,63.0,10.0,29.0,2.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,2.6507936,3.1,0.95238096,1.0,0,0.0,1.0,0.0,0.0,1.0
12003,1,19,67e3e693acf48449fc3445f2f4ce893b380c7b8d,"['[flash/dv] Enable access to isolated partition for erase_suspend test', '', 'Signed-off-by: Eitan Shapira <eitanshapira89@gmail.com>']",14.0,2.0,5.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,12.0,0.0,0.0,8.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.625,1.0,0,0.0,1.0,0.0,0.0,0.0
12027,1,4,6a8f09ccbbb00421e3db1513c58a0f4cc9655fc7,"['[entropy_src/dv] Add test with RNG at maximum production rate', '', 'This increases coverage of backpressure mechanisms and verifies that', '`entropy_src` processes entropy correctly even if RNG provides bits at', 'the highest possible rate.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",18.0,0.0,4.0,3.0,FALSE,"['source', 'other']",3.0,3.0,1.0,0.0,0.0,23.0,0.0,0.0,0.0,0.0,0.0,3.0,0.0,0.0,38.0,3.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,0.13157895,1.0,1,0.0,1.0,0.0,0.0,1.0
12033,1,12,56670480a65b7ee5224c0279d6ec6adbcf027d27,"['[dv/keymgr] Update testbench to not change OTP key on the fly', '', 'Fix issue #17640. As Fatih analynized, when compute kmac keys, keymgr', 'only samples the OTP key output once. But the timing is hard to predict', 'on the scb side.', 'The current scb samples the otp keys when the request happened, but if', 'the otp keys are changing on the fly, it might be sampled at a wrong', 'timestamp.', 'To avoid this failure, we now only randomize OTP keys once and keep it', ""stable. To test keymgr won't latch the wrong key when OTP keys are"", 'changing on the fly, we plan to have a V3 direct sequence test for it.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",15.0,1.0,4.0,3.0,TRUE,['source'],5.0,2.0,5.0,0.0,0.0,36.0,21.0,4.0,1.0,5.0,1.0,59.0,18.0,3.0,50.0,2.0,1.0,0.0,0.0,2.0,0.0,0.0,3.0,1.6666666,1.0,0.25,0.0,0,0.0,1.0,0.0,0.0,0.0
12036,1,8,b08c42ec2120abfeb506c1625273387bb4225004,"['[test] Add spi_host1 DVsim support to power virus test', '', '- C code:', '   - spi_host_1 configs', '      - Make csid compatible with chip_if.sv (csid = 0)', '      - Add explicit control for CTRL.SPIEN bit', '      - Increase the number of TX bytes (spi_host_segment.length)', '   - Update pinmux config to match with chip_if.sv', '      - Add configure_pinmux_sim() to separate FPGA and DVSIM config', '      - Add DVSIM config for spi_host1, PWM, and UART2', '', '- *_vseq.sv:', '   - Add spi_device_agent1 code to monitor spi_host1 TX bytes', '   - Add a fork-join statement to handle different IPs in parallel', '   - Move agent config code to pre_start()', '   - Create utility tasks to tidy up the code', '', 'Signed-off-by: Bilgiday Yuce <bilgiday@opentitan.org>']",23.0,5.0,4.0,3.0,FALSE,['source'],2.0,2.0,1.0,0.0,0.0,251.0,110.0,14.0,3.0,4.0,3.0,3.0,0.0,0.0,45.0,7.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,0.4,0.0,0,0.0,1.0,0.0,0.0,0.0
12048,1,25,232d2434d0a5ff17a9ffc27def610fc5fd561720,"['[rstmgr] Remove old TODOs', '', 'As rstmgr is at D2S these TODOs do not apply', '', 'Signed-off-by: Greg Chadwick <gac@lowrisc.org>']",16.0,2.0,4.0,3.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,0.0,4.0,0.0,4.0,0.0,0.0,7.0,3.0,0.0,19.0,0.0,6.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,0.0,0.0625,0.0,0,0.0,1.0,0.0,0.0,0.0
12065,1,4,139680b4a098fe9555baf52f3ecc52706bb8d54d,"['[entropy_src/dv] Fixes for VCS compatibility', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",13.0,0.0,4.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,4.0,4.0,0.0,0.0,0.0,0.0,154.0,59.0,25.0,82.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,2.4237287,2.28,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
12066,1,4,820380a20267272e9b8b5e2fc2d041a8a32b7b74,"['[dv/tl_agent] Add function to determine data written by TL item', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",10.0,0.0,4.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,11.0,0.0,0.0,0.0,1.0,0.0,9.0,1.0,0.0,15.0,0.0,1.0,1.0,0.0,0.0,1.0,0.0,3.0,1.0,0.0,0.06666667,0.0,0,0.0,1.0,0.0,0.0,0.0
12067,1,12,e9b41d098721fa8a1cfd57faa1489ad198ca6a12,"['[dv/chip] remove stale TODO', '', 'Remove stale TODO from chip_straps_test because it is addressed in PR', 'num #15588 and the tests are passing in nightly regression.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",10.0,0.0,4.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,0.0,2.0,0.0,1.0,0.0,1.0,24.0,5.0,0.0,15.0,3.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.06666667,0.333333333,1,0.0,1.0,0.0,0.0,0.0
12087,1,12,8b50eb41fe624d6948f69735e01f7a27770df7ed,"['[dv/alert_handler] List all valid reg names and remove TODOs', '', 'This PR removes a TODO from alert_handler DV to identify invalid csr', 'names.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",15.0,4.0,4.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,34.0,4.0,4.0,4.0,0.0,0.0,101.0,63.0,10.0,20.0,2.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,2.6507936,3.1,0.95,1.0,1,0.0,1.0,0.0,0.0,0.0
12088,1,12,6aec61b27e2fc643c8ba8f19e4a9232a4c256f69,"['[dv/chip] fix all_escalation CI failure', '', 'This PR temp fix all_escalation CI failure. This PR will help unblock current CI issues. But for real fix, we can keep discussing in issue number #17692.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",14.0,4.0,4.0,3.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,1.0,1.0,0.0,0.0,0.0,8.0,3.0,1.0,36.0,0.0,1.0,0.0,0.0,4.0,0.0,0.0,1.0,1.3333334,1.0,0.027777778,0.0,0,0.0,1.0,0.0,0.0,0.0
12095,1,12,d6cfdfe81a5bdc5a7a0bad87fc5c4242c8608713,"['[dv/hmac] Remove SWPUshMsgWhenShaDisabled', '', 'This PR removes the err_code SWPUshMsgWhenShaDisabled.', 'PR #13854 indicates that this err code is not supported in this version', 'of HMAC.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,3.0,4.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,1.0,2.0,0.0,0.0,0.0,1.0,0.0,0.0,7.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.85714287,0.0,0,0.0,1.0,0.0,0.0,0.0
12096,1,12,72bcdb429b3c76a355cae06712f0f2463627c3c0,"['[dv/hmac] Add support to check idle_o', '', 'This PR adds the DV support to check idle_o when hmac is idle, start', 'process, and done processing.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",13.0,3.0,4.0,3.0,FALSE,"['source', 'other']",8.0,3.0,7.0,1.0,0.0,33.0,3.0,5.0,2.0,6.0,0.0,51.0,38.0,2.0,57.0,1.0,5.0,0.0,0.0,10.0,0.0,0.0,2.0,2.368421,3.5,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
12097,1,12,7f9d5c819e4541e0d75679ffcf2d8c3ced2e21f6,"['[dv/chip] Consolidate agent cfg settings', '', 'All functional related agent cfg settings, such as if_mode, is_active,', 'etc, should be set in chip_env_cfg `initilation` function.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",15.0,3.0,4.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,3.0,6.0,2.0,2.0,0.0,1.0,27.0,11.0,0.0,115.0,6.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,2.090909,0.0,0.07826087,1.0,1,0.0,1.0,0.0,0.0,0.0
12098,1,23,06f7ae04158d168102fc1e4fbc9a71b97b789e2b,"['[kmac] Latch non-zero status of wait timer', '', 'Fixes #16716.', '', 'Signed-off-by: Fatih Balli <fatihballi@google.com>']",23.0,0.0,2.0,3.0,FALSE,"['doc', 'source', 'other']",3.0,3.0,1.0,0.0,0.0,27.0,4.0,2.0,0.0,2.0,0.0,51.0,26.0,4.0,82.0,4.0,3.0,2.0,0.0,2.0,1.0,0.0,3.0,2.6153846,2.0,0.5,1.0,1,1.0,1.0,0.0,0.0,1.0
12110,1,38,a0de1532b7ace0805becc5e28259d34ece85c0f3,"['[edn/dv] Issue #16218 is resolved', '', 'Signed-off-by: Marno van der Maas <mvdmaas+git@lowrisc.org>']",16.0,3.0,4.0,3.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,19.0,0.0,0.0,0.0,0.0,12.0,0.0,0.0,1.0,0.0,0.0,0.05263158,0.0,0,0.0,1.0,0.0,0.0,0.0
12114,1,47,82bcfcae473e779a77fdabd789476b479cca0077,"['[otbn, rtl] Improve compatibility with synthesis tools', '', ""Some synthesis tools don't support the assignment patterns inside module"", 'port connections introduced with c2cab430429e24be07799bd227e1cddf9f831b.', 'This commit thus introduces additional intermediate signals for these', 'assignments.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",18.0,1.0,3.0,3.0,FALSE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,35.0,19.0,1.0,0.0,2.0,0.0,31.0,4.0,0.0,45.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,0.0,0.2,0.0,0,0.0,1.0,0.0,0.0,1.0
12115,1,47,f111d0231727a1f933433d0aca6d207e32d3d20a,"['[aes, rtl] Update comment on the suitability of the masking PRNG', '', 'This comment was added when adding the first, initial PRNG', 'implementation and never changed since then. In the meantime, we have', 'however performed many measurements to optimize the design of the PRNG', 'and the masking implementation. We are confident that the current', 'combination of PRNG and masking implementation provide sufficient SCA', 'resistance.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",17.0,3.0,4.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,3.0,6.0,3.0,0.0,0.0,10.0,2.0,0.0,16.0,1.0,2.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,0.0,0.875,1.0,1,0.0,1.0,0.0,0.0,0.0
12136,1,12,58384cb26067d9781a02bf7fe3facbd21163a0b6,"['[dv/hmac] Remove two unnecessary todos', '', '1. The hmac dut_shutdown task do not need any extra statement. We can', '   remove that task.', '', '2. The TODO for throughput task is documented in PR #777 for V3 task. We', '   can remove this TODO.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,3.0,4.0,3.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,0.0,6.0,0.0,2.0,0.0,1.0,24.0,6.0,2.0,41.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.1666666,1.5,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
12164,1,12,2ac462188fd1f7027013eb3cfcf0a10510e43b0f,"['[dv/chip] fix adc_ctrl chip level test failure', '', 'Fix chip level adc_ctrl test failure because the disable fork statement', 'is not wrapped with an isolation fork join statement.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",15.0,0.0,3.0,3.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,9.0,7.0,1.0,1.0,0.0,0.0,12.0,3.0,0.0,3.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.33333334,1.0,1,0.0,1.0,0.0,0.0,0.0
12170,1,19,5c3d425d11c66272392aadd98253a060a76b9298,"['[flash/dv] Add some functionality to otf read required by extending env', '', 'Signed-off-by: Eitan Shapira <eitanshapira89@gmail.com>']",17.0,0.0,3.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,13.0,12.0,2.0,2.0,1.0,0.0,125.0,37.0,3.0,74.0,5.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,2.108108,2.0,0.16216215,0.0,0,0.0,1.0,0.0,0.0,0.0
12179,1,12,d470a0f6a394e1ac58ab1d2edbcbfd4e11e0d65d,"['[dv/keymgr] Fix xor index', '', 'This PR follows fix #17509 where we see assertion failures regarding', '`CheckKmacKey` in nightly.', 'The issue is that kmac RTL, and DV expected keys are stored in format', '`hw_key_req_t`. This structure https://cs.opensource.google/opentitan/opentitan/+/master:hw/ip/keymgr/rtl/keymgr_pkg.sv;l=233?q=hw_key_req_t&ss=opentitan%2Fopentitan', 'also includes valid bit.', ""So if we directly using `kmac_key[0] ^ kmac_key[1]`, it won't xor two"", 'key shares, instead, it xor the first and second bits of the array.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",12.0,4.0,3.0,3.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,1.0,0.0,0.0,0.0,0.0,57.0,18.0,3.0,49.0,0.0,1.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0555556,1.0,0.040816326,0.0,0,0.0,1.0,0.0,0.0,0.0
12181,1,47,c78638e920fad1e674d5fa4ce3a1232aaa105a00,"['[otbn, rtl] Improve blanking of flags, move clearing to predecoder', '', 'Previously, the `operation_commit_i` input was evaluated to determine', 'when to not update and/or clear the flags. However, as this signal', 'factors in many combinatorial error signals from the controller, the', 'signal is most likely very glitchy which is bad for blanking/SCA hard-', 'ening. Therefore this commit stops using this signal in the flag', 'generation/updating logic and migrates the corresponding functionality', 'to the instruction fetch/predecoder stage.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",18.0,4.0,2.0,3.0,FALSE,['source'],4.0,2.0,4.0,0.0,0.0,48.0,24.0,10.0,7.0,9.0,0.0,31.0,4.0,0.0,106.0,2.0,11.0,0.0,0.0,2.0,0.0,0.0,1.0,1.3333334,0.0,0.18181819,0.0,0,0.0,1.0,0.0,0.0,0.0
12184,1,25,57d0a212f3a11d209c3f50593f7a7cf0ebc4167f,"['[pwrmgr, rtl] Fix ndmreset handling in pwrmgr_fsm', '', 'A system reset should be requested when an ndmreset is requested when', ""the life cycle controller hasn't enabled debug. The logic to handle this"", 'was mistakenly wired into the DFT state.', '', 'Fixes #17377', '', 'Signed-off-by: Greg Chadwick <gac@lowrisc.org>']",17.0,1.0,2.0,3.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,40.0,17.0,1.0,43.0,2.0,3.0,0.0,0.0,8.0,0.0,0.0,1.0,1.0,1.0,0.023255814,0.5,1,0.0,1.0,0.0,0.0,0.0
12187,1,12,6b92839417dd784dc6ece47e863b015df12fe762,"['[dv/chip] add prim_flash escalation test', '', 'This PR fixes a TODO in #15649 where we need to support', 'flash_ctrl_fatal_prim_flash_alert.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",15.0,4.0,3.0,3.0,FALSE,['source'],2.0,2.0,1.0,0.0,0.0,28.0,5.0,0.0,1.0,0.0,0.0,9.0,1.0,0.0,16.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.5555556,0.5,0,0.0,1.0,0.0,0.0,0.0
12194,1,23,05b7f537eaa176ea9ab2936961e0a59d0dce909a,"['[keymgr, dv] Fix DV typo', '', 'Because `==` has higher precedence than `^`, #17509 introduced', 'a bug/typo into `CheckKmacKey` assertion. This PR fixes it.', '', 'Signed-off-by: Fatih Balli <fatihballi@google.com>']",16.0,4.0,3.0,3.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,57.0,18.0,3.0,48.0,0.0,1.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0555556,1.0,0.041666668,0.0,0,0.0,1.0,0.0,0.0,0.0
12207,1,8,20ba71558828a505ef941240d10db38263673308,"['[test] Add I2C acknowledgement to power virus test', '', '- In the C code:', '   - Fix the SDA and SCL connections', '   - Reduce the number of transmitted bytes from 64 to 63', '   - Add I2C read-back code to the end of the max-power task', '', '- In the SV sequence:', '   - Fix the I2C agent configuration', '   - Hard-code the peripheral_clock_nanos variable', '   - Add <target_addr0> parameter to the I2C agent config', '', 'Signed-off-by: Bilgiday Yuce <bilgiday@opentitan.org>']",0.0,2.0,3.0,3.0,TRUE,['source'],2.0,2.0,1.0,0.0,0.0,74.0,26.0,5.0,0.0,0.0,0.0,3.0,0.0,0.0,36.0,5.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,0.33333334,0.0,0,0.0,1.0,0.0,0.0,0.0
12208,1,6,7e8f83d6172ca72ee42a8c4006bddd98052f2723,"['[AST] encapsulate pad2ast bus', '', 'Signed-off-by: Arnon Sharlin <arnon.sharlin@opentitan.org>']",22.0,2.0,3.0,3.0,FALSE,"['other', 'source']",4.0,3.0,3.0,0.0,0.0,25.0,23.0,0.0,0.0,1.0,0.0,2.0,0.0,0.0,103.0,3.0,6.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,0.12,1.0,1,0.0,1.0,0.0,0.0,1.0
12215,1,38,4cc57355b74cad9468190b036e6269e21c6f9385,"['[lint,spi_device] Resolve width errors raised by Verilator lint', '', 'Signed-off-by: Marno van der Maas <mvdmaas+git@lowrisc.org>']",17.0,2.0,2.0,12.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,2.0,2.0,2.0,2.0,0.0,0.0,20.0,7.0,0.0,10.0,1.0,1.0,0.0,0.0,1.0,0.0,0.0,2.0,1.0,0.0,0.2,1.0,1,0.0,1.0,0.0,0.0,0.0
12225,1,51,7e286b200bbc199e36c836d2a6ab229350cd8181,"['[hw,dv_utils] Fix macro substitution issue with Xcelium', '', 'As per System Verilog standard, to create macro strings using macro arguments use `"" instead of "".', 'Update the macros processing valueplusargs arguments. Other macros has this change.', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",13.0,2.0,3.0,3.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,5.0,5.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,46.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,0.02173913,0.0,0,0.0,1.0,0.0,0.0,0.0
12226,1,23,f243e6802143374741739d2c164c4f2f61697669,"['[keymgr] XOR OTP root key with fresh randomness', '', 'Implements the masking improvement suggested at #7614.', '', 'Removes continuously OTP loading behavior. It also', 'fixes related doc and DV changes.', '', 'Signed-off-by: Fatih Balli <fatihballi@google.com>']",0.0,5.0,2.0,3.0,FALSE,"['doc', 'source']",3.0,3.0,2.0,0.0,0.0,8.0,19.0,2.0,4.0,0.0,1.0,57.0,21.0,11.0,61.0,0.0,7.0,0.0,0.0,2.0,0.0,0.0,1.0,1.4761904,1.7272727,0.125,0.0,0,1.0,1.0,0.0,0.0,0.0
12227,1,51,1cdf772e8fa7bef47bac75c6690b337ab2d1b053,"['[hw,sysrst_ctrl] Reuse tasks for combo detection in feature disable test', '', '> Feature disable test requires a task to configure the combo registers', '> Update this task such that it can be reusable in both sequences', '> Derive feature disable test from combo_detect sequence so that tasks can be', '  reused for state transition scenarios', '> Update reset_combo_inputs task in base_vseq for better reuse across combo detect sequences', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",17.0,3.0,2.0,3.0,FALSE,['source'],3.0,1.0,3.0,0.0,0.0,43.0,74.0,1.0,8.0,1.0,8.0,59.0,19.0,5.0,13.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,6.0,1.1578947,1.6,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
12237,1,51,099596b1402ce0df8a980e936a1700dd287afe8a,"['[hw,i2c] Add support for Xcelium', '', 'Xcelium errors out in cases where enum variable is assigned with non-enum variable.', 'Add explicit cast to fix the issue in I2C sequences', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",17.0,4.0,2.0,3.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,120.0,57.0,6.0,56.0,5.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,1.7719299,2.1666667,0.11111111,1.0,1,0.0,1.0,0.0,0.0,0.0
12248,1,51,71261a0cd22b7f29bf7e729661b44f58897168c4,"['[hw,sysrst_ctrl] Update bounds for expected_wakeup counter', '', 'For cases where, (ac/pwrb/lid)_cycles = get_(ac/pwrb/lid)_timer + 2,ULP test sequence doesnt not', 'update exp_z3_wakeup, because `i` value starts from 0 which itself indicates one cycle of', 'transition/change in input level', '', 'Update bound value to fix this issue', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",12.0,3.0,1.0,3.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,12.0,3.0,0.0,0.0,0.0,0.0,9.0,3.0,3.0,14.0,1.0,0.0,0.0,1.0,0.0,0.0,1.0,2.0,1.0,2.0,0.071428575,0.0,0,0.0,1.0,0.0,0.0,0.0
12249,1,19,843c4f8bccb4a331bfc1f32b8945fc16d083522c,"['[flash/dv] Add correct initial values for otf temp variables', '', 'Signed-off-by: Eitan Shapira <eitanshapira89@gmail.com>']",11.0,1.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,2.0,0.0,1.0,0.0,0.0,179.0,85.0,10.0,34.0,5.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,1.5764706,2.4,0.0882353,0.2,0,0.0,1.0,0.0,0.0,0.0
12258,1,12,5e125d7908f156b07034b55806c992f7387e73b5,"['[dv/chip] otp inject prim_otp_error', '', 'This PR injects prim_otp_fatal error in chip level test.', ""The prim_otp_error won't affect any open source registers. It only"", 'triggers alert.', 'Todos from issue #15649', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",10.0,0.0,2.0,3.0,TRUE,['source'],2.0,2.0,1.0,0.0,0.0,19.0,4.0,1.0,2.0,0.0,0.0,9.0,1.0,0.0,15.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.5,0.5,1,0.0,1.0,0.0,0.0,0.0
12259,1,19,e0efec7382823e0e8b27e94ec8cf9e5d726d514d,"['[dv/flash] Add partition read-only control to OTF sequences', '', 'Signed-off-by: Eitan Shapira <eitanshapira89@gmail.com>']",16.0,2.0,2.0,3.0,FALSE,"['other', 'source']",15.0,3.0,14.0,0.0,0.0,71.0,17.0,14.0,0.0,13.0,0.0,179.0,85.0,10.0,46.0,6.0,2.0,0.0,0.0,0.0,0.0,0.0,3.0,1.875,2.4,0.64285713,1.0,0,0.0,1.0,0.0,0.0,1.0
12264,1,12,303543449838578c1e95b3ef6ef7afdef411142d,"['[dv/chip] add otp_macro_err check in all_escalation test', '', 'This PR adds a DV sequence to trigger otp_macro_err by injecting ECC', 'errors and read back the partition via DAI interface.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",10.0,3.0,2.0,3.0,FALSE,"['source', 'other']",6.0,5.0,2.0,1.0,0.0,88.0,3.0,12.0,0.0,16.0,0.0,1.0,0.0,0.0,422.0,29.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
12266,1,12,845b363108efc25fd7500dba58fbfcf2163b695d,"['[dv/chip] Add an independent task set and release sw_strap_pins', '', 'This PR implemented a nonblocking method to set the sw strap pins only', 'when ROM / tes ROM is executing, and release the pins afterwards.', 'Issue #17488', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,4.0,2.0,3.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,13.0,4.0,1.0,2.0,1.0,1.0,59.0,21.0,6.0,87.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,3.6190476,2.1666667,0.09195402,0.0,0,0.0,1.0,0.0,0.0,0.0
12273,1,12,87b52ee3b3f07f52c2e2c7074728b0e3c73821ec,"['[dv/chip] Remove a TODO from all_escalation_test', '', 'This PR removes the TODO in chip_sw_all_escalation_vseq related to', '`TopEarlgreyAlertIdFlashCtrlFatalErr`.', 'This test is implemented in a separate sequence -', 'chip_sw_flash_host_gnt_err_inj_vseq.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",10.0,3.0,2.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,1.0,2.0,1.0,0.0,0.0,9.0,1.0,0.0,7.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.42857143,0.0,0,0.0,1.0,0.0,0.0,0.0
12285,1,51,5a1c665a50f3c920862f9eb4aa4d2c8b8038ab52,"['[hw, sysrst_ctrl] Add check for wkup_req_o signal', '', 'Add check for wkup_req_o signal in combo detect test sequences.', 'ultra_low_power_vseq already has a check for wakeup status', 'This change addresses #14041', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",10.0,4.0,1.0,3.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,80.0,17.0,8.0,0.0,2.0,0.0,63.0,19.0,5.0,20.0,2.0,0.0,5.0,0.0,0.0,1.8,0.0,7.0,1.4,1.6,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
12287,1,12,9f0f36cac58b3c024b232f213e38dcdd7a58c0ab,"['[dv/otp] all escalation_test add otp_check_fatal_alert', '', 'This PR inject faults to trigger otp_ctrl_check_fatal_alert.', 'This PR implements a TODO in issue #15649', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,2.0,2.0,3.0,TRUE,['source'],2.0,2.0,1.0,0.0,0.0,13.0,5.0,0.0,1.0,0.0,0.0,9.0,1.0,0.0,13.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.33333334,0.0,0,0.0,1.0,0.0,0.0,0.0
12289,1,62,6602e72552bbe3bbb980257549062c0fc85f9fd2,"['[flash_ctrl] update `IPoly` parameter in flash scrambler', '', 'While working on #9322, I noticed the GF(2) irreducible polynomial used', 'for the flash scrambling scheme was not the Conway polynomial with', 'degree 64, but rather the Conway polynomial with degree 32.', '', 'After discussion in #17443, it was determined that while OK, as the', 'polynomial was still irreducible, a better, NIST recommended polynomial', 'should be used instead.', '', 'This updates the GF(2) irreducible polynomial used by the flash', 'scrambler to the NIST recommended polynomial for block ciphers:', '`x^64 + x^4 + x^3 + x + 1`.', '', 'Signed-off-by: Timothy Trippel <ttrippel@google.com>']",10.0,4.0,1.0,3.0,FALSE,['source'],4.0,3.0,4.0,0.0,0.0,18.0,17.0,7.0,0.0,1.0,2.0,16.0,6.0,3.0,68.0,3.0,2.0,0.0,0.0,17.0,0.0,0.0,1.0,1.3333334,1.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
12296,1,12,e152a95d95da5b93ce0ade9fdacc0ec60b6ddced,"['[dv/jtag] Fix regression failure', '', 'Fix issue #17373 due to change in PR #17253.', 'I think the preferred the method to select jtag tap is to use', '`cfg.select_jtag` flag.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,1.0,1.0,3.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,5.0,0.0,0.0,6.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.33333334,0.0,0,0.0,1.0,0.0,0.0,0.0
12297,1,12,4d77215e28c6b62f0feb1af8ec692882fe8ddf1a,"['[dv/cip] Fix csr_rw corner cases', '', 'Due to the async clock config, alert receiver and sender domain can have', 'different clock frequencies.', 'The cip_base_vseq intend to check there is no fatal alert at the end of', 'the simulation, and allow recoverable alert to fire due to alert_test', 'reg.', 'The current wait cycles method does not handle the different clock', 'domain very well. This new method will just wait until the first alert', 'handshake is done.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",12.0,0.0,1.0,3.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,5.0,2.0,2.0,2.0,0.0,0.0,89.0,14.0,4.0,80.0,7.0,2.0,0.0,0.0,0.0,0.0,0.0,2.0,1.3571428,1.75,0.425,0.428571429,0,0.0,1.0,0.0,0.0,0.0
12299,1,19,8278abd644594117d64579f28ebe29b9c76a2758,"['[dv/flash] Update erase-suspend test with read', '', 'Signed-off-by: Eitan Shapira <eitanshapira89@gmail.com>']",16.0,0.0,1.0,3.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,47.0,28.0,12.0,6.0,4.0,6.0,12.0,0.0,0.0,27.0,3.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,0.6296296,1.0,0,0.0,1.0,0.0,0.0,0.0
12342,1,47,04188594a1ee744d76ac6733135df0c10caff55d,"[""[aes, dv] Don't abort simulation when DUT is busy and requesting entropy"", '', ""Previously, when the DUT was busy, but didn't set the stall flag, and"", ""didn't have valid output, wasn't ready for new input the environment"", 'assumed the DUT was stuck and would abort the simulation with a fatal', 'error after some time.', '', 'However, this condition is actually perfectly legal if the DUT is', 'requesting entropy for reseeding the PRNGs which may take a long time.', 'For this reason, this commit changes the check to only error out if no', 'entropy is requested.', '', 'This is related to lowRISC/OpenTitan#17399.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",13.0,0.0,1.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,26.0,8.0,3.0,1.0,2.0,0.0,76.0,39.0,2.0,53.0,2.0,0.0,1.0,0.0,0.0,1.0,0.0,3.0,2.1538463,1.0,0.35849056,1.0,1,0.0,1.0,0.0,0.0,0.0
12351,1,12,cf26aababa18f8a3a8e74d05d20a02770eb8e50d,"['[dv/chip] otp_ctrl_vendor_test_csr_access test', '', 'This PR implements the V3 chip level test', '`otp_ctrl_vendor_test_csr_access` according to issue #17417.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",12.0,3.0,1.0,3.0,TRUE,"['source', 'other']",8.0,5.0,3.0,2.0,0.0,164.0,1.0,15.0,0.0,20.0,0.0,80.0,1.0,0.0,420.0,28.0,12.0,0.0,0.0,4.0,0.0,0.0,2.0,1.0,0.0,1.0,0.176470588,0,0.0,1.0,0.0,0.0,1.0
12358,1,19,887b60697290628819436c3ff6f3fbbb4ee9fdde,"['[dv/flash] add controls to RW & OTF vseqs', '', 'Signed-off-by: Eitan Shapira <eitanshapira89@gmail.com>']",9.0,2.0,1.0,3.0,FALSE,"['other', 'source']",4.0,2.0,3.0,0.0,0.0,25.0,5.0,3.0,1.0,1.0,0.0,176.0,85.0,11.0,79.0,7.0,2.0,0.0,0.0,0.0,0.0,0.0,3.0,1.6857142,2.4,0.20253165,0.571428571,1,0.0,1.0,0.0,0.0,1.0
12359,1,51,17fd5151a59429707bb09cfd7eb608063c7fda60,"['[hw,sysrst_ctrl] Split key_comb cross cover points', '', ' With the current the cross between precondition and combo detection', ' selection values is large. Split the cross cover points such that', ' all the key combinations of preconditions are covered in one cross and', ' key combinations of combo detection are covered in another', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",15.0,4.0,4.0,2.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,20.0,13.0,2.0,0.0,1.0,0.0,2.0,0.0,0.0,9.0,1.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.22222222,0.0,0,0.0,1.0,0.0,0.0,0.0
12365,1,19,881b1a172687b51f9bb8f0d071750423b1453aca,"['[dv/flash] fix erase_suspend test', '', 'Signed-off-by: Eitan Shapira <eitanshapira89@gmail.com>']",9.0,0.0,4.0,2.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,38.0,35.0,10.0,5.0,8.0,2.0,11.0,0.0,0.0,6.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.5,1.0,1,0.0,1.0,0.0,0.0,0.0
12366,1,12,dcc37b7fee0b4218966754dbd00e18ec19848979,"['[dv/sysrst_ctrl] Check z3_wakeup timing', '', 'This PR checks if `z3_wakeup` output is set at the correct timing.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",15.0,1.0,1.0,2.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,39.0,11.0,2.0,0.0,5.0,1.0,9.0,3.0,0.0,13.0,1.0,0.0,1.0,0.0,0.0,1.0,0.0,3.0,1.0,0.0,0.30769232,1.0,1,0.0,1.0,0.0,0.0,0.0
12374,1,18,925d1e9a454fab8cae5665bf47e200c612865db1,"['[chip/dv] added OTP images for additional 5 LC states', '', 'Signed-off-by: Dror Kabely <dror.kabely@opentitan.org>']",21.0,0.0,4.0,2.0,FALSE,"['source', 'other']",7.0,3.0,2.0,4.0,0.0,180.0,0.0,4.0,0.0,0.0,0.0,27.0,11.0,0.0,419.0,28.0,1.0,0.0,0.0,44.0,0.0,0.0,1.0,2.090909,0.0,1.0,0.2,0,0.0,1.0,0.0,0.0,1.0
12378,1,65,cb3585cb984eca2a445782f83a2970e242848510,"['[topgen] Update autogen files', '', 'Signed-off-by: Vladimir Rozic <vrozic@lowrisc.org>']",15.0,1.0,3.0,10.0,FALSE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,160.0,160.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,506.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.041666668,0.0,0,0.0,1.0,0.0,0.0,1.0
12393,1,0,954148067de492fb4f6036995c5d0bc68a51909d,"['[otbn, pre_sca] Make sideload key signals as input', '', 'This will allow us to label them.', '', 'Signed-off-by: Abdullah Varici <abdullah.varici@lowrisc.org>']",16.0,1.0,3.0,2.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,5.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,3.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,0.0
12394,1,1,81593c44881809b44ac4f8958b85031039ef7862,"['[usbdev] Fix pinflip logic', '', 'Fix implementation of pinflip on both input and output paths;', 'inverting the signals is not the same as exchanging them', 'because the two differential signals are not always opposing.', '', 'Signed-off-by: Adrian Lees <a.lees@lowrisc.org>']",23.0,4.0,3.0,2.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,6.0,8.0,1.0,0.0,0.0,0.0,42.0,24.0,0.0,3.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,1.25,0.0,0.6666667,0.0,0,0.0,1.0,0.0,0.0,0.0
12395,1,12,d8df1b394a7bcb8c4d2ae60455ced043889b607e,"['[dv/sysrst_ctrl] Fix low power test failure', '', 'The ulp test failure is reported in issue #17238. As explained in the', 'discussion, I think the failure is a testbench issue.', 'The test did not set to 0 long enough to pass the debounce timer. So DUT', 'combined both request and triggers unexpected wake up pins.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",15.0,1.0,1.0,2.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,23.0,5.0,5.0,0.0,2.0,1.0,3.0,0.0,0.0,12.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.25,0.0,0,0.0,1.0,0.0,0.0,0.0
12397,1,1,ddad5c8acee52a5314e00ad0ef0b08f23e19e977,"['[usbdev] Fix 1us timing reference', '', 'Correct off-by-one error in microsecond timer', 'Fix minor typographical errors in comments', '', 'Signed-off-by: Adrian Lees <a.lees@lowrisc.org>']",15.0,3.0,3.0,2.0,TRUE,['source'],5.0,1.0,5.0,0.0,0.0,7.0,7.0,6.0,6.0,0.0,0.0,42.0,28.0,0.0,79.0,1.0,10.0,0.0,0.0,3.0,0.0,0.0,1.0,1.9285715,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
12398,1,38,1f7e330400b46c5ce79339e34cf9b3f2f7161bc7,"['[sysrst_ctrl,dv] Combo detect key combinations cross consolidation', '', 'Instead of requiring each key combination to happen in each of the four', 'combo blocks, I create a new covergroup that aggregates the key', 'combinations we see in all the combo blocks into one. This is ok because', 'all of the combo blocks are essentially the same and it simplifies the', 'verification effort. I also added this new sample to the combo detection', 'test.', '', 'Signed-off-by: Marno van der Maas <mvdmaas+git@lowrisc.org>']",10.0,2.0,4.0,2.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,72.0,81.0,8.0,1.0,4.0,0.0,25.0,4.0,0.0,18.0,2.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.5,0.0,0.2777778,1.0,1,0.0,1.0,0.0,0.0,0.0
12401,1,12,7aa9352a820bb58223de685ce21772c186a0d3bb,"['[fpv/edn] Fix sec_cm failures', '', 'This PR fixes the nightly regression FPV sec_cm failure. The assertion', 'is absolutely correct, but the FPV sec_cm env will blackbox the', '`prim_sparse_fsm`. Thus the state_q output will be random values. So', 'this environment will break the assertion.', 'For the solution, I removed the sec_cm prefix, so the assertion will', 'only run in normal FPV or DV environment.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",12.0,4.0,3.0,2.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,8.0,2.0,4.0,0.0,2.0,0.0,33.0,14.0,0.0,21.0,1.0,1.0,0.0,0.0,1.0,0.0,0.0,1.0,1.2142857,0.0,0.16666667,0.0,0,0.0,1.0,0.0,0.0,0.0
12404,1,19,a2cb5c51a838bd71ab2cfbd10cc7716b98352f1a,"['[dv/flash] Fix reset randomization constraint error', '', 'Signed-off-by: Eitan Shapira <eitanshapira89@gmail.com>']",17.0,0.0,3.0,2.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,7.0,9.0,3.0,2.0,0.0,2.0,137.0,35.0,11.0,78.0,6.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.6857142,1.0909091,0.1923077,0.5,1,0.0,1.0,0.0,0.0,0.0
12405,1,38,d152a9671e4c730ec2954b270cad1b52902dd7b6,"['[sysrst_ctrl,dv] Enable alert checking', '', 'Signed-off-by: Marno van der Maas <mvdmaas+git@lowrisc.org>']",16.0,0.0,3.0,2.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,0.0,2.0,0.0,1.0,0.0,0.0,21.0,14.0,0.0,20.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0714285,0.0,0.1,0.0,0,0.0,1.0,0.0,0.0,0.0
12410,1,18,b8af7c71b3ef29494c8678ae3690fb8137f772cd,"['[dv/chip] Added LC Tap selection for stub cpu base vseq', '', 'Signed-off-by: Dror Kabely <dror.kabely@opentitan.org>']",18.0,2.0,2.0,2.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,6.0,4.0,2.0,1.0,1.0,0.0,27.0,11.0,1.0,113.0,5.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,2.090909,1.0,0.04,1.0,1,0.0,1.0,0.0,0.0,0.0
12411,1,25,8c52362dbf8f9ac5f6d43ccfaa60336cf12b51c8,"['[i2c_agent] Fix host_stop behaviour', '', 'Previously it waited til SCL was high then set SDA low. This resulted in', 'SDA transitioning from high to low at an SCL positive edge in various', 'cases which is not correct I2C behaviour. With this change SDA will be', 'set low before the positive SCL edge.', '', 'Signed-off-by: Greg Chadwick <gac@lowrisc.org>']",16.0,0.0,3.0,2.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,10.0,1.0,5.0,0.0,1.0,0.0,13.0,0.0,0.0,24.0,2.0,1.0,0.0,0.0,2.0,0.0,0.0,2.0,0.0,0.0,0.041666668,0.0,0,0.0,1.0,0.0,0.0,0.0
12418,1,0,125d2a3ef5fc1275db4696b084de18a3b05a7c81,"['[otbn, pre_sca] Add cycle counter and output RND signals.', '', 'Add cycle counter in testbench to easily inspect waves', 'and associate those waves with tool output. The counter', 'is reset with the start pulse being sent.', '', 'Add --dbg-signals option to verify command.', '', 'Output RND and URND signals so that we can place a', '`volatile_random` label on these inputs.', '', 'Signed-off-by: Abdullah Varici <abdullah.varici@lowrisc.org>']",15.0,2.0,3.0,2.0,FALSE,"['doc', 'test', 'source']",3.0,2.0,1.0,0.0,0.0,40.0,20.0,3.0,1.0,1.0,0.0,0.0,0.0,0.0,4.0,1.0,0.0,2.0,0.0,0.0,1.5,0.0,3.0,0.0,0.0,1.0,1.0,0,1.0,1.0,1.0,0.0,0.0
12422,1,47,6f70bc4a9e742f46a8868c23437d1108d327e58b,"['[aes, dv] Handle cases where message processing ends before FI', '', 'Depending on the number of messages and message length as well the', 'DUT peformance, the thread responsible for the message processing might', 'actually finish before any fault is injected into the DUT. In this case,', 'the message processing thread will not detect the alert, reset the DUT', 'and restart it.', '', 'This led to quite some tests timing out for the unmasked implementation', '(running at higher performance). This commit solves the issue by letting', 'the thread who is injecting the fault wait for the alert and perform the', 'reset in case the message processing has finished before injecting the', 'fault.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",23.0,4.0,3.0,2.0,TRUE,['source'],4.0,1.0,4.0,0.0,0.0,60.0,18.0,22.0,7.0,3.0,0.0,75.0,39.0,3.0,52.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,3.0,2.1538463,2.3333333,0.5555556,1.0,1,0.0,1.0,0.0,0.0,0.0
12432,1,19,dd3c2c06cb7465a70df1d76729d5eb1246904843,"['[dv/flash] Add timing control for the apply-reset and power-down', '', 'Signed-off-by: Eitan Shapira <eitanshapira89@gmail.com>']",19.0,3.0,3.0,2.0,FALSE,['source'],4.0,3.0,4.0,0.0,0.0,47.0,14.0,15.0,1.0,9.0,1.0,137.0,35.0,11.0,77.0,5.0,7.0,0.0,0.0,7.0,0.0,0.0,2.0,1.6857142,1.0909091,0.61538464,1.0,1,0.0,1.0,0.0,0.0,0.0
12433,1,51,3f69ac5a0863acd31343914a42ee2a3bbd79b64a,"['[hw,sysrst_ctrl] Update covergroups to include precondition settings', '', '1. Remove redundant covergroup entry in hjson', '2. Add sysrst_ctrl_combo_precondition_det_cg to cover combo detection', '   block precondition timer values', '3. Update sysrst_ctrl_combo_detect_action_cg sample function', '   to include precondition key selections', '4. Add entries for newly added covergroups in hjson and index.md', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",10.0,3.0,3.0,2.0,FALSE,"['doc', 'source', 'other']",5.0,5.0,3.0,0.0,0.0,111.0,22.0,5.0,1.0,6.0,0.0,25.0,4.0,0.0,15.0,1.0,1.0,0.0,0.0,3.0,0.0,0.0,2.0,1.5,0.0,0.33333334,1.0,0,1.0,1.0,0.0,0.0,1.0
12440,1,1,eeae4e9b8a11923c7e954ced9275de99d45e2924,"['[usbdpi] DPI changes for additional testing', '', 'Collect response packets from device', 'Fix detection of device EOP', 'Introduce SET_CONFIGURATION and GET_CONFIGURATION control transfers', 'Support other testing behaviors in DPI model; software test specifies', 'test properties via vendor-specific command', 'Cleave test step from frame number', 'Smoke test (usbdev_test) passes in Verilator t-l sim', 'Additional diagnostics in waves; symbolic PID and state names in waves', '', 'Signed-off-by: Adrian Lees <a.lees@lowrisc.org>']",14.0,0.0,1.0,2.0,TRUE,"['other', 'source']",21.0,4.0,1.0,5.0,0.0,1858.0,492.0,21.0,3.0,13.0,0.0,9.0,6.0,0.0,175.0,9.0,3.0,0.0,0.0,5.0,0.0,0.0,1.0,1.3333334,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
12446,1,2,38b91d54770904154aea8d47f54acff2bea0661d,"['[usbdev] Set pkt_sent only when a buffer was used', '', 'Isochronous endpoints must respond with zero-length packets when data is', 'not available. However, the FSM logic was indicating that a buffer was', 'used even when one was not available. Change the logic to only set', 'pkt_sent when a buffer was actually used.', '', 'Signed-off-by: Alexander Williams <awill@opentitan.org>']",12.0,0.0,2.0,2.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,27.0,20.0,0.0,2.0,1.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.45,0.0,0.5,1.0,1,0.0,1.0,0.0,0.0,0.0
12454,1,65,3f64068d649cf21581f53b241ae7fbfb153c335d,"['[otbn] Enable SecSkipUrndReseedAtStart for cw310.', '', 'Signed-off-by: Vladimir Rozic <vrozic@lowrisc.org>']",10.0,0.0,2.0,2.0,FALSE,"['other', 'source']",2.0,2.0,1.0,0.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,102.0,2.0,6.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,0.03076923,0.5,0,0.0,1.0,0.0,0.0,1.0
12466,1,47,894082012d48dc8f6eeed51ed1f94d5205c50706,"[""[entropy_src] Don't push to input FIFO unless indicating ready to AST"", '', 'In lowRISC/OpenTitan#16732 we started registering the rng_enable output', 'to AST to make the signal glitch free for closing CDC. As a result of', 'the introduced register, it became now possible for entropy_src to', 'push entropy from AST into the input FIFO despite indicating not being', 'ready. While this might not have been a big issue for the actual chip,', 'it led to large amount of failures in block-level DV due to the', 'push-pull agent on the AST interface, the scoreboard and the RTL', 'becoming out of sync whenever re-enabling entropy_src while AST provided', 'valid input data.', '', 'This can be fixed by only pushing valid data from AST into the input', 'FIFO if entropy_src is indeed indicating ready to AST. The behavior', ""during disabling of entropy_src isn't affected by this fix."", '', 'This resolves lowRISC/OpenTitan#17236.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",18.0,4.0,2.0,2.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,1.0,0.0,0.0,0.0,0.0,6.0,0.0,0.0,119.0,3.0,17.0,0.0,0.0,7.0,0.0,0.0,1.0,0.0,0.0,0.033613443,0.333333333,1,0.0,1.0,0.0,0.0,0.0
12467,1,51,a418d05ab3887a7b586c58cee6f616fc6b3696dd,"['[sysrst_ctrl] remove redundant sample calls', '', 'foreach loop is not required as the index of covergroup', 'is provided as input to sampling function', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",13.0,4.0,2.0,2.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,3.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,5.0,1.0,1.0,0.0,0.0,3.0,0.0,0.0,1.0,0.0,0.0,0.2,1.0,1,0.0,1.0,0.0,0.0,0.0
12473,1,65,544c9a475a398ba83b57181564f2b6d08808519d,"['[otbn] Synchronize the clearing of error bits', '', 'Currently error bits in otbn_controller and otbn_core are not', 'cleared at the same time.', 'This commit introduces am err_bit_clear signal to synchronize the', 'clearing of error bits.', '', 'Closes #16653', '', 'Signed-off-by: Vladimir Rozic <vrozic@lowrisc.org>']",13.0,2.0,2.0,2.0,FALSE,['source'],3.0,2.0,2.0,0.0,0.0,6.0,8.0,0.0,0.0,0.0,0.0,86.0,19.0,1.0,143.0,3.0,11.0,0.0,0.0,2.0,0.0,0.0,2.0,1.6315789,1.0,0.25,0.0,0,0.0,1.0,0.0,0.0,0.0
12474,1,12,9c7803c3bdccf5267487c11757cc1385b72ea9fe,"['[dv/sysrst] Update the time to set aon_timer_freq', '', ""Based on issue #17234, the aon_clk's frequency is set to a different"", 'value during the simulation after reset, that causes the testbench timer', '(which checks the actual ec_rst_l set time) to be inaccurate.', 'This PR fixes it by setting the aon_clk frequency right before the reset.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",13.0,1.0,1.0,2.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,4.0,0.0,0.0,11.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.27272728,1.0,0,0.0,1.0,0.0,0.0,0.0
12479,1,38,cd4f7ccf9f6af53b02d64dbf40d03bfff3fb4a14,"['[lint,pwrmgr] Check lc_tx_t value instead of relying on bit pattern', '', 'This was flagged by Verilator lint', '', 'Signed-off-by: Marno van der Maas <mvdmaas+git@lowrisc.org>']",17.0,2.0,2.0,12.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,1.0,0.0,0.0,0.0,0.0,40.0,17.0,1.0,42.0,1.0,3.0,0.0,0.0,8.0,0.0,0.0,1.0,1.0,1.0,0.023809524,1.0,1,0.0,1.0,0.0,0.0,0.0
12480,1,38,deb0df0722b737cbc086d69694be9960f7e56599,"['[lint,prim_generic] Turn off unused Verilator lint in clock buf', '', 'Signed-off-by: Marno van der Maas <mvdmaas+git@lowrisc.org>']",17.0,2.0,2.0,12.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,0.0,4.0,0.0,0.0,0.0,1.0,0.0,0.0,5.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.2,0.0,0,0.0,1.0,0.0,0.0,0.0
12486,1,12,7030945b62af96cd606ca55421e7ccaaffa5a9f6,"['[dv/sysrst_ctrl] fix stress_all_with_rand_reset issue', '', 'Regression has error in stress_all_with_rand_reset saying `invalid csr:', 'com_pre_sel_ctl_3`. This PR adds all pre-condition related CSRs to valid', 'CSR list in scb.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",14.0,1.0,1.0,2.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,1.0,0.0,0.0,0.0,0.0,21.0,14.0,0.0,18.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0714285,0.0,0.11111111,1.0,1,0.0,1.0,0.0,0.0,0.0
12487,1,12,ef6e9be2fd553973388386989ed2956131a64c65,"['[dv/sysrst_ctrl] Fix null pointer when not enable --cov option', '', 'The `cov` object is only created if we enabled --cov option in', 'simulation. So the `cov.XXX` statement should only be called if the', '--cov option is enabled, otherwise we will get a runtime error saying', '`.cov` is a NULL pointer.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",14.0,1.0,1.0,2.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,27.0,23.0,0.0,0.0,0.0,0.0,4.0,2.0,0.0,10.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.5,0.0,0.25,0.0,0,0.0,1.0,0.0,0.0,0.0
12488,1,6,5c377e1d5898b4f81bf1e3586992ee8e13086d1e,"['[pwrmgr] changed clamp and clamp_env reset value', '', 'Signed-off-by: Arnon Sharlin <arnon.sharlin@opentitan.org>']",15.0,4.0,1.0,2.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,3.0,0.0,1.0,0.0,0.0,25.0,11.0,0.0,25.0,0.0,2.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,0.0,0.04,0.0,0,0.0,1.0,0.0,0.0,0.0
12492,1,12,09ed7c40562d9e098802c5936a7333aa365845ad,"['[dv/sysrst_ctrl] Direct sequence to support pre-condition feature', '', 'This PR writes a direct test to support pre-condition feature.', 'A full scoreboard support will be implemented soon to close issue #17173.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",10.0,3.0,1.0,2.0,TRUE,"['source', 'other']",8.0,4.0,5.0,1.0,0.0,70.0,7.0,10.0,0.0,9.0,1.0,24.0,14.0,0.0,19.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.5,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
12494,1,1,1ccca2545c6641688f45d93487f21802efc9e772,"['[verilator/chip_sim_tb] Fix test completion', '', 'Missing port connections left sw_test_status_if sitting in reset', '', 'Signed-off-by: Adrian Lees <a.lees@lowrisc.org>']",23.0,4.0,1.0,2.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,7.0,1.0,8.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.2857143,1.0,1,0.0,1.0,0.0,0.0,0.0
12495,1,19,6bfca7e1fac5a9e4829a17de2b894c494cb9c31c,"['[dv/util/sungrid] Update rand_ops & smoke partitions randomizations', '', 'Signed-off-by: Eitan Shapira <eitanshapira89@gmail.com>']",17.0,0.0,1.0,2.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,8.0,2.0,0.0,0.0,1.0,0.0,2.0,0.0,0.0,18.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.44444445,0.0,0,0.0,1.0,0.0,0.0,0.0
12496,1,51,5d4bb3263ea5417e9329f4a088a1f3d0b187b7db,"['[sysrst_ctrl] Added a task to release ec_rst_l_o after reset', '', 'Updated sequence to release ec_rst_l_o using PIN_OUT_CTL.ec_rst_l.', 'This is to make sure transitions of ec_rst_l_o can be observed in the', 'test for cases where ec_rst_l_o is selected as a output combo action', '', 'Signed-off-by: Raviteja Chatta <crteja@lowrisc.org>']",12.0,0.0,1.0,2.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,25.0,3.0,8.0,0.0,6.0,1.0,24.0,4.0,0.0,12.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.5,0.0,0.083333336,0.0,0,0.0,1.0,0.0,0.0,0.0
12497,1,68,a81ae8181d1f0822e6c3d1fe50244c1a3351f582,"['bug fix', '', 'Signed-off-by: Yehuda Bahar <yehuda.bachar@nuvoton.com>']",20.0,6.0,1.0,2.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,10.0,2.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,0.1,0.5,1,0.0,1.0,0.0,0.0,0.0
12504,1,65,5b6a9cf9c268316f499e7192064067960f954e57,"['Enable SecMuteUrnd for cw310.', '', 'Signed-off-by: Vladimir Rozic <vrozic@lowrisc.org>']",13.0,3.0,1.0,2.0,FALSE,"['other', 'source']",2.0,2.0,1.0,0.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,101.0,2.0,6.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,0.015625,0.5,1,0.0,1.0,0.0,0.0,1.0
12512,1,38,47eff2793614d9169b56f40b3161b595e9c1853f,"['[sysrst_ctrl,dv] Add TODO to actually do an OT reset', '', 'Signed-off-by: Marno van der Maas <mvdmaas+git@lowrisc.org>']",11.0,3.0,1.0,2.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,0.0,1.0,0.0,0.0,0.0,1.0,0.0,0.0,5.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.6,1.0,1,0.0,1.0,0.0,0.0,0.0
12518,1,19,6ad9b82e51c90514a7c496bc6b0831e8f5f9be83,"['[dv/flash] Add timeout value and flash path variables to seq_cfg', '', 'Signed-off-by: Eitan Shapira <eitanshapira89@gmail.com>']",21.0,3.0,1.0,2.0,FALSE,['source'],6.0,2.0,6.0,0.0,0.0,24.0,19.0,3.0,4.0,4.0,0.0,19.0,6.0,0.0,25.0,2.0,0.0,0.0,0.0,1.0,0.0,0.0,2.0,1.5,0.0,0.6,1.0,1,0.0,1.0,0.0,0.0,0.0
12519,1,12,5c304ae3addabdea87ecd5e1b3f078f0559c89b5,"['[dv/kmac] Fix nightly regression error', '', 'This PR fix issue #17094', '', 'The strong liveness assertions in sha3pad module are written to ensure a kmac request/transaction', 'must finish. However, in chip level testbench, it is not necessary to wait for all kmac', 'transactions to finish. A recent update in VCS will flag these unfinished strong assertions as', 'failures.', 'So the solution here is to move these assertions to block level testbench, using an interface with', 'binding method. This gives user flexibility to choose whether they want to enable these strong', 'assertions.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",16.0,1.0,5.0,1.0,TRUE,"['source', 'other']",4.0,2.0,3.0,1.0,0.0,39.0,10.0,7.0,3.0,5.0,1.0,60.0,23.0,1.0,32.0,1.0,2.0,0.0,0.0,1.0,0.0,0.0,1.0,1.173913,1.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
12520,1,12,65e51d9ca7e954fea01e1ec158a590a694779aac,"['[dv/common] Fix xelium enum type issue', '', 'This PR fixes two issues reported in #17200', '1. Declared two enum `rst_scheme_e`. Since dv_utils includes commoin_if,', '   so I delete the enum in dv_utils.', '2. Xcelium will report error if a function declares an enum type as', '   input, but the use of the function inputs a integer instead of the', '   actual enum.', '   This is fixed by explicitely declare the enum.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",12.0,2.0,1.0,2.0,TRUE,['source'],3.0,3.0,3.0,0.0,0.0,3.0,9.0,1.0,2.0,0.0,1.0,21.0,5.0,1.0,34.0,2.0,0.0,0.0,0.0,2.0,0.0,0.0,1.0,2.0,1.0,0.35714287,1.0,1,0.0,1.0,0.0,0.0,0.0
12525,1,4,fb5111664da6122fe196ddcbfd993119fedd2724,"['[rv_core_ibex] Split icache scramble key assertions', '', 'The assertions changed by this commit were problematic because they', 'referred to a signal through a path involving generate labels, and those', 'labels can get manipulated or flattened by some EDA tools (e.g., for', 'DFT).', '', 'Those assertions are now split:  One assertion in `rv_core_ibex` ensures', 'that the scramble key is correctly forwarded to the core, i.e., the', '`ibex_top` module.  Another pair of assertions inside the generate loops', 'in `ibex_top` (added in 0cee5a6475017740c3eb7d21ececbabf3b6c22af) ensure', 'that the scramble key is correctly applied to the icache scrambled', 'memory primitives.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",16.0,4.0,3.0,1.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,7.0,17.0,3.0,3.0,0.0,0.0,11.0,4.0,0.0,87.0,2.0,17.0,0.0,0.0,8.0,0.0,0.0,1.0,1.25,0.0,0.03448276,0.5,1,0.0,1.0,0.0,0.0,0.0
12526,1,4,0cee5a6475017740c3eb7d21ececbabf3b6c22af,"['Update lowrisc_ibex to lowRISC/ibex@911a6735', '', 'Update code from upstream repository', 'https://github.com/lowRISC/ibex.git to revision', '911a6735b9468caef39c62eaf0f9fbc2eb59cd0b', '', '* [rtl/dv] Add assertions for icache scramble keys (Andreas Kurth)', '* [doc] Update block diagram (Canberk Topal)', '* [rtl] Improve FI hardening around data_rvalid_i (Pirmin Vogel)', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",18.0,1.0,5.0,1.0,FALSE,"['source', 'other']",5.0,3.0,2.0,0.0,0.0,3605.0,1893.0,7.0,0.0,3.0,0.0,26.0,14.0,2.0,49.0,2.0,10.0,1.0,0.0,1.0,1.0,0.0,2.0,1.6428572,1.0,0.5,1.0,1,0.0,1.0,0.0,0.0,1.0
12537,1,0,90e0fa6b338f11c5db894a667615daa32e0a0eb7,"['[otbn, pre_sca] Add files to enable use Alma with OTBN.', '', 'Create a top module instantiating otbn_core and a simple memory.', 'Creata a single script to launch all the required steps to', 'verify OTBN.', 'Add a readme file explaining how to use Alma framework with OTBN.', '', 'Signed-off-by: Abdullah Varici <abdullah.varici@lowrisc.org>']",9.0,1.0,3.0,1.0,FALSE,"['doc', 'test', 'source']",4.0,2.0,2.0,4.0,0.0,503.0,0.0,37.0,0.0,39.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,3.0,1.0,0.0,1.3333334,1.0,7.0,0.0,0.0,1.0,1.0,1,1.0,1.0,1.0,0.0,0.0
12539,1,12,fe1c778637991ce991848e00145d574cbaa7f995,"['[dv/sysrst_ctrl] Fix nightly failure', '', 'This PR fixes sysrst_ctrl nightly failure because an index issue.', 'According to `key_intr_ctl` register, the first set is index 0 to 6, the', 'second set is index 7 to 13.', 'So in a for loop, if the first set is `i`, the second set should be', '`i+7`, but the implementation is `i+7+1`.', 'This PR removed the `+1` and also add two begin end to improve the', 'readability.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",16.0,0.0,5.0,1.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,5.0,4.0,0.0,0.0,0.0,1.0,15.0,4.0,0.0,8.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,0.0,0.125,0.0,0,0.0,1.0,0.0,0.0,0.0
12541,1,9,2363bcd26bf972b3fe83a863cff854031ee4aa94,"['[otbn,dv] Mock EDN update for Verilator Sim', '', 'ISS uses 32b packages, they also need to switch just as the RTL gets', 'switching EDN data from mock EDN.', '', 'Signed-off-by: Canberk Topal <ctopal@lowrisc.org>']",16.0,3.0,4.0,1.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,7.0,1.0,0.0,0.0,0.0,0.0,7.0,3.0,0.0,6.0,1.0,0.0,0.0,0.0,1.0,0.0,0.0,2.0,1.0,0.0,0.5,1.0,1,0.0,1.0,0.0,0.0,0.0
12542,1,12,a93df04baf9c6922117143f6f5d2a57577fd59df,"['[dv/spi_device] revert #17124', '', 'This PR reverts #17124 as design is not fixed.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",14.0,4.0,4.0,1.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,3.0,2.0,1.0,0.0,0.0,0.0,75.0,15.0,2.0,42.0,4.0,5.0,0.0,0.0,5.0,0.0,0.0,1.0,1.0666667,1.0,0.0625,0.5,1,0.0,1.0,0.0,0.0,0.0
12564,1,19,8fa2ab2e1febc2c150366e36a0d257df944078ac,"['[dv/flash] Add knob to control wait for init', '', 'Signed-off-by: Eitan Shapira <eitanshapira89@gmail.com>']",14.0,3.0,4.0,1.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,8.0,2.0,3.0,1.0,2.0,0.0,137.0,35.0,11.0,76.0,4.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,1.6857142,1.0909091,0.5833333,1.0,1,0.0,1.0,0.0,0.0,0.0
12565,1,26,e9b2b0f15b3bf6b81f34f7dcdc11c486854b9cd4,"['[dv/cov] Regenerate exclusions and minor coverage fixes', '', 'Regenerate the unr generated files with the new VCS version.', 'Disable coverage for unused code.', 'Fix minor warning for missing ""void"" return from function.', 'Disable pwrmgr_rstmgr SVAs only when a slow reset is active.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",16.0,2.0,3.0,1.0,TRUE,"['source', 'other']",8.0,5.0,4.0,1.0,1.0,194.0,84.0,8.0,0.0,0.0,0.0,4.0,3.0,0.0,26.0,0.0,6.0,0.0,0.0,3.0,0.0,0.0,1.0,1.6666666,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
12566,1,65,3a7ec68c23dc852b226cc7f4323d195dece01d37,"['[dv] Update chip_sw_i2c_device_tx_rx test to support multiple instances', '', 'Signed-off-by: Vladimir Rozic <vrozic@lowrisc.org>']",17.0,1.0,1.0,1.0,FALSE,"['other', 'source']",5.0,3.0,1.0,0.0,0.0,135.0,29.0,4.0,1.0,1.0,0.0,14.0,7.0,0.0,37.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,2.142857,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
12571,1,3,ce69e4978695c8bcb3e6ced101cdac574767a00c,"['[sw/silicon_creator] Add SPHINCS+ OTP items', '', 'Signed-off-by: Alphan Ulusoy <alphan@google.com>']",7.0,3.0,3.0,1.0,FALSE,"['doc', 'source', 'other']",5.0,3.0,2.0,0.0,0.0,113.0,73.0,1.0,1.0,0.0,0.0,1.0,0.0,0.0,113.0,1.0,0.0,0.0,0.0,3.0,0.0,0.0,1.0,0.0,0.0,0.33333334,0.0,0,1.0,1.0,0.0,0.0,1.0
12581,1,67,c3e9a6ee4dfdceedda0478a341312553acd8d3d0,"['[sram_ctrl/dv] Some small fixes on tl_error test', '', '1. `tl_mem_access_gated` should only apply to mem access', '2. Remove some unnecessary code in sram_ctrl_common_vseq and enable running csr_rw with', 'passthrough_tl_intg_err.', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",12.0,3.0,3.0,1.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,8.0,14.0,2.0,5.0,1.0,2.0,77.0,23.0,1.0,84.0,2.0,2.0,0.0,0.0,0.0,0.0,0.0,3.0,1.0434783,1.0,0.72727275,0.5,0,0.0,1.0,0.0,0.0,0.0
12583,1,26,6eee5cc8faae3091debd218786e60188dbd79e69,"['[rtl/prim] Fix prim_alert_receiver SVA for CDC', '', 'The CDC synchronizer in prim_diff_decode causes an extra cycle', 'of delay setting alert_o. This causes test failures with CDC', 'instrumentation enabled.', '', 'Partially addresses #16689', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",14.0,3.0,3.0,1.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,17.0,8.0,0.0,22.0,0.0,3.0,0.0,0.0,4.0,0.0,0.0,1.0,1.375,0.0,0.045454547,0.0,0,0.0,1.0,0.0,0.0,0.0
12585,1,1,f01a1fbd16653f4272e64e6f84053410f14d7993,"['[top_eg/tb.sv] Disable block SVAs in pads test', '', 'Prevent chip_padctrl_attributes triggering SclInputGlitch_A and perhaps', 'others when test seed causes it to drive spurious inputs into designs', 'Fixes ##17095', '', 'Signed-off-by: Adrian Lees <a.lees@lowrisc.org>']",16.0,3.0,3.0,1.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,20.0,0.0,0.0,0.0,0.0,0.0,10.0,1.0,15.0,121.0,2.0,5.0,0.0,0.0,10.0,0.0,0.0,1.0,2.0,1.0,0.008264463,0.0,0,0.0,1.0,0.0,0.0,0.0
12589,1,67,1e498324a1db49ab81252b9049570d7877df4506,"['[spi_device/dv] Enable phase/polarity mode 3', '', 'Designer is fixing the related bug #16339.', '', 'Also have a small update on sck_en. This clock gating is tied to 1 in the design,', ""We'd better use it to gate the clock, in case that sck_en behavor is changed"", '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",13.0,2.0,3.0,1.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,2.0,3.0,0.0,1.0,0.0,0.0,75.0,15.0,2.0,41.0,3.0,5.0,0.0,0.0,5.0,0.0,0.0,1.0,1.0666667,1.0,0.9268293,1.0,1,0.0,1.0,0.0,0.0,0.0
12590,1,32,930a5515e566a2b9f9b04b81e359eb69f043cbe9,"['[tlul,dv] Add random invalid data to host driver', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",19.0,3.0,3.0,1.0,FALSE,['source'],3.0,1.0,3.0,0.0,0.0,48.0,20.0,6.0,2.0,3.0,0.0,24.0,12.0,0.0,35.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.75,0.0,0.06666667,0.0,0,0.0,1.0,0.0,0.0,0.0
12595,1,12,2fd4affbb648931a5fdd330c0d49b803e8a4f260,"['[dv/lc_ctrl] Fix lc_ctrl testbench issues', '', '1). Remove duplicated imported cfg.', '2). Simplify the reset cases.', 'When set the jtag_riscv_agent cfg `in_reset` to 1, the agent will', 'trigger a reset for `jtag_agent`. So there is no need to directly drive', 'the reset pins again.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",16.0,3.0,3.0,1.0,TRUE,"['other', 'source']",3.0,3.0,2.0,0.0,0.0,6.0,18.0,1.0,1.0,0.0,2.0,19.0,1.0,0.0,30.0,3.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.6,1.0,1,0.0,1.0,0.0,0.0,1.0
12597,1,12,fe9b3a6e74c7645aca8a7cd96865ae28cbb83fe1,"['[dv/alert_handler] alert_handler esc assertions missing cov', '', 'The fsm error state assertions are missing coverage in nightly', 'regression because the sec_cm test immediately reset after the error', ""checks are done. This won't give enough time for assertions to finish"", 'checking.', 'So this PR waited a few random clock cycles before issuing reset to make', 'sure all assertions have time to check.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",16.0,2.0,3.0,1.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,4.0,0.0,2.0,0.0,0.0,0.0,20.0,3.0,0.0,10.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.6,1.0,1,0.0,1.0,0.0,0.0,0.0
12599,1,47,9e0c9019fd4fdac54248cb150bb31a203110f0d0,"['[top/dv] Fix back propagation of non-lockstep inputs in lockstep test', '', 'The input ports of the ibex_core module are defined as `logic` without', 'an explicit net type. According to the standard, simulation tools are', 'thus supposed to model these inputs using a `var` type. However, it', 'turns out that some tools collapse input ports into a single object to', 'reduce the number of assignments to improve simulation performance. As a', 'result, glitches inserted to inputs of the non-lockstep core may', 'propagate back and also change the input of the lockstep core. If this', 'happens, both cores are glitched simultaneously without any alerts', 'firing.', '', 'To avoid this, we also glitch the corresponding input of the', 'ibex_lockstep instance to the opposite value. The ibex_lockstep', ""instance is embedded inside prim_buf cells across which glitches don't"", 'progagate back. Also, the delay lines are embedded inside the', ""ibex_lockstep instance. It's thus fine to apply the glitch"", 'simultaneously.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",14.0,1.0,3.0,1.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,41.0,0.0,29.0,0.0,0.0,0.0,42.0,20.0,2.0,18.0,3.0,0.0,0.0,0.0,0.0,0.0,0.0,3.0,1.65,1.5,0.8333333,1.0,1,0.0,1.0,0.0,0.0,0.0
12600,1,47,3038e19de16cd36512d8b872c5f2b8a7886f3433,"['[top/dv] Always glitch on negative clock edge in Ibex lockstep test', '', 'This commit changes the Ibex lockstep glitch test to always wait for at', 'least 1 negative clock edge before inserting the glitch. Previously, it', 'could happen that the test only waited for a specific sw_test_status.', 'Changes to this variable always happen on the positive clock edge.', 'As a result, the glitch was erroneously inserted on the positive clock', 'edge and removed again after half a clock cycle. Some glitches may not', 'be effective this way.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",12.0,1.0,3.0,1.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,40.0,19.0,2.0,17.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.6842105,1.5,0.8235294,1.0,0,0.0,1.0,0.0,0.0,0.0
12604,1,12,5890be7477eaa40c2170dc3f32e4e6eb17fe340b,"['[dv/alert_handler] move lpg coverage with ping outside of alert_agent', '', ""If LPG is enabled and ping request is triggered, it won't start the"", 'alert ping handshake because the ping_ok signal is internally routed', 'back by prim_alert_receiver.', 'So alert agent will never see a ping request handshake on the alert', 'channel.', 'To check the coverage, the alert_handler testbench needs to manually', 'probe internal design signal.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",14.0,2.0,3.0,1.0,FALSE,"['other', 'source']",9.0,6.0,6.0,0.0,0.0,68.0,21.0,0.0,0.0,6.0,1.0,100.0,61.0,10.0,37.0,2.0,1.0,1.0,0.0,0.0,1.0,0.0,4.0,2.4754097,2.8,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
12607,1,67,17ffa51715b8d502ddff0f50d5da8f2fc0c0b923,"['[dv] Add inline coverage off in tlul_cmd_intg_chk', '', 'see the code comments for details', ""It's better to exclude it for all blocks, so use inline pragma and remove it from"", 'sram_ctrl_cov_excl.', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",14.0,1.0,3.0,1.0,FALSE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,8.0,6.0,8.0,0.0,0.0,1.0,1.0,0.0,0.0,10.0,1.0,2.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
12608,1,12,29c4c4368bd6e31619c5fd5fe6cc879170093ad7,"['[dv/alert_handler] Fix fcov holes', '', ""Accum count is hard to reach its max value 'hFFFF due to long simulation"", 'time.', 'We decide to reduce the range to 2000 because:', '1). There is a direct test that force the accum count to a large value', '  to begin with, then check if it will overflow.', '2). There are design assertions to check if the counter reaches its max', '  value.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",10.0,2.0,3.0,1.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,16.0,4.0,4.0,0.0,0.0,0.0,1.0,0.0,0.0,8.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.875,1.0,0,0.0,1.0,0.0,0.0,0.0
12610,1,20,96b75ae6dadd76056ead052922e034cce016e53b,"['[entropy_src] Latch rng_enable', '', 'rng_enable is being used in other clock domains. The logic did not latch', 'the signal in the previous design.', '', 'This commit latches the signal to make it a glitch-free signal.', '', 'In the entropy_src top, the RTL seems to have a mux. However, `Stub` is', 'a parameter so the mux will be optimized out.', '', 'Signed-off-by: Eli Kim <eli@opentitan.org>']",10.0,3.0,2.0,12.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,10.0,3.0,2.0,0.0,1.0,0.0,6.0,0.0,0.0,118.0,2.0,17.0,0.0,0.0,7.0,0.0,0.0,1.0,0.0,0.0,0.008474576,0.0,0,0.0,1.0,0.0,0.0,0.0
12621,1,12,ee312c8a9a661904e38ba5d52424e5683f2fb8f8,"['[dv/alert_handler] Fix sig_int_err', '', 'This PR fixes sig_int_err where the esc_error bits are randomized every', 'iteration but the nonblocking sequence actually only takes the first', 'randomized value.', 'The solution here is to randomize the value only once.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",14.0,1.0,3.0,1.0,TRUE,['source'],4.0,2.0,4.0,0.0,0.0,28.0,8.0,4.0,0.0,2.0,0.0,37.0,9.0,0.0,10.0,2.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.1111112,0.0,0.9,1.0,1,0.0,1.0,0.0,0.0,0.0
12626,1,40,e68dfdddafb6385c5461896842631a22ed63172a,"['[sram_ctrl] Fix RMW corner case when escalating', '', 'If a global escalation request and a RMW transaction', 'come in at the same time, the RMW transaction will not', 'be able to complete even though the TL gate allows for', 'transactions that are already pending inside the device', 'to respond back (to make the bus behavior less erratic', 'for a better SW debug experience).', '', 'The reason for this is the write part of the RMW', 'transaction, since the scrambling device blocks', 'any transaction in case the keys have been invalidated', 'due to escalation.', '', 'This patch fixes this corner case by specifically', 'allowing pending writes to complete upon escalation.', '', ""The rationale is that a write won't give an attacker any"", 'advantage, especially since the scrambling keys are already', 'clobbered at that point, and the TL gate is not accepting', 'any additional transactions from the bus.', '', 'Fixes #17064.', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",19.0,3.0,2.0,1.0,TRUE,"['source', 'other']",7.0,7.0,6.0,0.0,0.0,35.0,9.0,10.0,4.0,2.0,1.0,24.0,9.0,0.0,149.0,4.0,22.0,0.0,0.0,12.0,0.0,0.0,2.0,1.2857143,0.0,0.64615387,0.666666667,1,0.0,1.0,0.0,0.0,1.0
12628,1,40,3b4d2177720d943d763f2def3aca231accf335e8,"['[padctrl] Remove references to padctrl', '', 'This module has been merged into the pinmux and', 'does not exist as a standalone module anymore.', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",14.0,4.0,2.0,1.0,FALSE,"['doc', 'source', 'other']",7.0,7.0,1.0,0.0,4.0,5.0,305.0,0.0,46.0,0.0,16.0,0.0,0.0,0.0,26.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.75,0.0,0,1.0,1.0,0.0,0.0,1.0
12632,1,61,1a82003c465f4ec01b17c120e33b67bc40378201,"['[i2c] update i2c terminology', '', '- fixes #15082', '- swap watermark term usage to ""threshold"", since this more closely', '  matches design intent.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>', '', 'more changes', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",12.0,4.0,2.0,1.0,FALSE,"['doc', 'source', 'other']",30.0,13.0,17.0,1.0,1.0,407.0,406.0,63.0,63.0,12.0,12.0,120.0,57.0,6.0,503.0,4.0,37.0,9.0,0.0,11.0,1.6666666,0.0,23.0,3.6052632,2.1666667,1.0,1.0,0,1.0,1.0,0.0,0.0,1.0
12633,1,61,bad029c9c75f0b6a21364f47ca03810cbc3764be,"['[edn] Disallow software command writes when in auto mode', '', '- Fixes #16039', '- Update documentation', '- Also update design such that output commands / requests', '  are not populated by software loads during auto mode', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",15.0,4.0,2.0,1.0,FALSE,"['source', 'other']",3.0,2.0,2.0,0.0,0.0,15.0,2.0,0.0,0.0,0.0,0.0,33.0,14.0,0.0,54.0,2.0,9.0,0.0,0.0,5.0,0.0,0.0,1.0,1.2142857,0.0,0.18518518,0.5,0,0.0,1.0,0.0,0.0,1.0
12641,1,61,a951413a86ee485026ffecb9fd9320f6ceedbb77,"['[i2c] Add loopback support for target mode', '', '- fixes #17016', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>', '', 'documentation update', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",15.0,3.0,2.0,1.0,FALSE,"['doc', 'source', 'other']",6.0,3.0,3.0,2.0,0.0,76.0,22.0,16.0,3.0,4.0,0.0,205.0,110.0,0.0,55.0,6.0,4.0,0.0,0.0,1.0,0.0,0.0,1.0,1.1727272,0.0,1.0,1.0,1,1.0,1.0,0.0,0.0,1.0
12643,1,67,d23ef998ecb25d30c43109434c339c3b5e4fbc18,"['[sram_ctrl/dv] Fix 2 resets tie together', '', '2 resets should be driven separately', 'Signed-off-by: Weicai Yang <weicai@google.com>']",13.0,4.0,2.0,1.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,14.0,0.0,7.0,0.0,0.0,6.0,0.0,0.0,1.0,0.0,0.0,0.2857143,0.0,0,0.0,1.0,0.0,0.0,0.0
12645,1,67,418d83b2b3211b01438be9239a0e49f997c85d83,"['[dv] ICEBOX devmode TODO', '', 'We have decided to tie it 1 for the current design, so ICEBOX the TODO.', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",14.0,4.0,2.0,1.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,1.0,1.0,0.0,0.0,20.0,1.0,0.0,51.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.4509804,0.0,0,0.0,1.0,0.0,0.0,0.0
12648,1,67,d4d0b166ce94912a91005ccb8ff41f4487980f61,"['[sram_ctrl/dv] Update lc_esc test', '', 'Test lc_esc and mem access simultaneously to improve code coverage', 'Update scb for it - ignore checking in the period that lc_esc just happens', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",15.0,3.0,2.0,1.0,FALSE,['source'],3.0,2.0,3.0,0.0,0.0,83.0,105.0,23.0,57.0,1.0,7.0,37.0,10.0,0.0,52.0,2.0,2.0,1.0,0.0,0.0,1.0,0.0,3.0,1.4,0.0,0.6923077,1.0,0,0.0,1.0,0.0,0.0,0.0
12650,1,67,5a5d1f1ee8aa7f19d1673f87a57d618e87ca11ea,"['[sram_ctr/dv] Fix stress_test_with_rand_reset timeout', '', ""Reduced the delay to issue reset so that it doesn't run 3+ hr"", 'Also, return earlier if reset happens before printing `run_tl_errors_vseq`, which', 'reduces some tedious logs after reset.', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",16.0,3.0,2.0,1.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,11.0,0.0,2.0,0.0,1.0,0.0,6.0,1.0,0.0,40.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,0.0,0.7,0.0,0,0.0,1.0,0.0,0.0,0.0
12651,1,32,afe880a503cd3bef8089cf8504bab96b963c6df8,"['[flash_ctrl,dv] info_part_access test update', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",5.0,4.0,2.0,1.0,FALSE,['source'],3.0,2.0,3.0,0.0,0.0,41.0,7.0,4.0,0.0,3.0,1.0,136.0,37.0,11.0,75.0,5.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,2.108108,2.0,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
12654,1,12,d08cfa77da7116c03c3a9dd085023cbe5e48f3ae,"['[fpv/alert_handler_esc_timer] Fix cex', '', 'This PR fixes alert_handler_esc_timer assertion failures due to:', '1). Added fsm_error signal that will trigger escalation as soon as', '  state_d goes to invalid state.', '2). Fix an invalid path related to prim_count.cnt_q signal.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",13.0,3.0,2.0,1.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,10.0,8.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,2.0,1.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,0.5,1.0,1,0.0,1.0,0.0,0.0,0.0
12655,1,40,5bfc6d2d0d674241b8a10b14833545cfc7260e38,"['[secded/fpv] Remove data input assumption', '', 'This assumption is overly restrictive, and with', 'the newest jaspergold tool version these FPV tests', 'converge without the assumption.', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",20.0,3.0,2.0,1.0,FALSE,"['other', 'source']",19.0,2.0,18.0,0.0,0.0,0.0,38.0,0.0,18.0,0.0,0.0,1.0,0.0,0.0,30.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
12656,1,32,956a4f38ace604610bcfcd0f36efe5093f270795,"['[flash_ctrl,dv] out of order read test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",15.0,2.0,1.0,1.0,FALSE,"['source', 'other']",6.0,4.0,3.0,1.0,0.0,116.0,12.0,14.0,0.0,9.0,0.0,174.0,85.0,10.0,52.0,5.0,2.0,0.0,0.0,0.0,0.0,0.0,8.0,1.5764706,2.4,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
12657,1,26,c019629ac1ca4010bbabbe93359f9e3950bbb4c7,"['[dv,xprop] Fix some more xprop issues', '', 'Add (* xprop_off *) attributes in some specific processes.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",11.0,2.0,1.0,1.0,TRUE,['source'],4.0,2.0,4.0,0.0,0.0,12.0,8.0,0.0,0.0,0.0,0.0,80.0,3.0,0.0,53.0,3.0,12.0,0.0,0.0,4.0,0.0,0.0,3.0,1.0,0.0,0.33333334,1.0,1,0.0,1.0,0.0,0.0,0.0
12661,1,12,f957cfd0c04c88fe3e37669a976c17b362542351,"['[dv/alert_handler] Add alert_accum saturation test', '', 'This PR adds a direct sequence test to force the alert accumulation', 'count to a large value that is close to saturate. Then trigger alerts.', ""This sequence check the accum_count will stay at the max value and won't"", 'overflow.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",15.0,1.0,2.0,1.0,FALSE,"['source', 'other']",12.0,8.0,6.0,2.0,0.0,284.0,14.0,22.0,0.0,42.0,0.0,37.0,4.0,0.0,14.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,0.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
12665,1,56,ce1490a17515bab7fcc2abc1ef4c21dc29e3fa9e,"['[dv, rv_dm] Fix scoreboard', '', 'Now that the TCK period is randomized, we run into DMI busy', 'statuses, which was not previouslty accounted for in the scoreboard', 'check.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",1.0,3.0,2.0,1.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,9.0,2.0,6.0,1.0,0.0,0.0,24.0,6.0,1.0,45.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,1.0,0.8235294,0.0,0,0.0,1.0,0.0,0.0,0.0
12669,1,32,e76bc918e151fe549c62426ff73dcf979e6f365c,"['[chip,flash_ctrl] flash_fatal_err escalation test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",19.0,1.0,2.0,1.0,FALSE,"['source', 'other']",13.0,5.0,6.0,2.0,1.0,151.0,409.0,22.0,11.0,21.0,10.0,1.0,0.0,0.0,414.0,27.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
12671,1,61,8f6bbe57da3ce09060f3f83093e9940972e6e301,"['[flash_ctrl] Fix buffer enable / disable timing', '', '- fixes #16979', '- In the previou design, the buffer enable was allowed to change', '  whenever the read pipeline was idle.  This however does not', '  account for the scenario where on the same cycle there is a new', '  flash read request.  In the buffer enable were changed from 1->0,', '  it would allow a new request to match a buffer entry, while disallowing', '  that buffer from responding in subsequent cycles.', '- Update the design such that when buffer enable is changed the request', '  is back pressured during that same cycle.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",19.0,2.0,2.0,1.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,14.0,3.0,9.0,1.0,1.0,0.0,14.0,6.0,0.0,48.0,2.0,8.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,0.0,0.8125,1.0,0,0.0,1.0,0.0,0.0,0.0
12672,1,9,b7b29bc51ca59e9c5ff7bd8342731de2760610b3,"['[rom_ctrl,dv] Reset assertion wrt. invalid FSM', '', '`LastImpliesValid_A` only holds true when FSM module is not in', '`Invalid` state. This commit adds `(state_q == Invalid)` as a', 'reset condition to the assertion.', '', 'Signed-off-by: Canberk Topal <ctopal@lowrisc.org>']",12.0,2.0,2.0,1.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,1.0,0.0,0.0,0.0,0.0,19.0,5.0,0.0,24.0,0.0,2.0,0.0,0.0,5.0,0.0,0.0,1.0,1.0,0.0,0.041666668,0.0,0,0.0,1.0,0.0,0.0,0.0
12673,1,9,c3b958ba2514c739ffcfbd0829d2bc10a14e34bb,"['[aon_timer,dv]Set scoreboard enables to 0 at rst_n', '', 'Fixes stress_all_with_rand_reset tests by turning off the timer', 'scoreboard in the cases of resets. Previously it was not catching', 'small non-reset windows between two resets.', '', 'Signed-off-by: Canberk Topal <ctopal@lowrisc.org>']",14.0,2.0,2.0,1.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,4.0,0.0,0.0,0.0,0.0,35.0,18.0,0.0,12.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.1111112,0.0,0.5833333,0.0,0,0.0,1.0,0.0,0.0,0.0
12675,1,47,8999228be5bf9bc805794341bcb71c9042b9037c,"['[top/dv] Fix handling of unpacked dimensions in Ibex lockstep test', '', 'The unpacked dimension of glitched I/O ports are defined by parameters', 'in ibex_pkg.sv and thus directly available to the test. Thus, there is', 'no need to probe the design to retrieve these values. While the probing', ""works for VCS it doesn't for Xcelium where the package parameters don't"", 'show up as module parameter in the hierarchy.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",13.0,0.0,2.0,1.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,54.0,60.0,6.0,6.0,0.0,0.0,39.0,20.0,2.0,15.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.65,1.5,0.8,1.0,1,0.0,1.0,0.0,0.0,0.0
12679,1,32,8635b1784570022f7a58aaa3f1b09ef7358ed0d5,"['[i2c,dv] mapped unmapped test and fix i2c_target_hrst test failure', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",21.0,2.0,2.0,1.0,TRUE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,27.0,2.0,1.0,1.0,0.0,0.0,24.0,14.0,0.0,39.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.7142857,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
12683,1,40,393d5519371a2fa29416d32aa0bb204fe6b7bbbc,"['[topgen] Add support for alternative port types', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",17.0,1.0,2.0,1.0,FALSE,"['source', 'other']",8.0,5.0,3.0,0.0,0.0,164.0,13.0,7.0,6.0,3.0,0.0,2.0,0.0,0.0,502.0,4.0,6.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,0.42857143,1.0,1,0.0,1.0,0.0,0.0,1.0
12684,1,61,d8d4dc58534bb9b6a4a5358a30df6ceb863cd9d4,"['[i2c] Fix UNR compile error', '', 'fixes #16956', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",11.0,1.0,2.0,1.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,6.0,3.0,3.0,1.0,1.0,205.0,110.0,0.0,54.0,5.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.1727272,0.0,0.5185185,1.0,1,0.0,1.0,0.0,0.0,0.0
12685,1,12,b92b4085afa28f91dd31c02a545d3a9b127b9e62,"['[dv/alert_handler] regression failure fix', '', 'This PR fixes the regression failure where interrupt is set and cleared', 'at the same cycle.', 'To fix this issue, this PR did two clean ups:', '1). Use one signal to flag under_ping_handshake. This signal will be', '  used in the next PR to check ping_handshake in scb.', '2). In sequence, wait for ping handshake done, then issue interrupt.', '  This will avoid the case where ping related error is set and cleared', '  at the same cycle.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",10.0,1.0,2.0,1.0,TRUE,['source'],6.0,3.0,6.0,0.0,0.0,19.0,19.0,5.0,0.0,1.0,4.0,41.0,23.0,3.0,36.0,2.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,1.8695652,2.3333333,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
12691,1,67,6860aa9ff2c2482cf5a04e27792884c793632864,"['[sram_ctrl/dv] Add a simple connectivity test for sram_ctrl.cfg_i', '', ""Test it's connected correctly to prim_mem_1p"", '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",14.0,1.0,2.0,1.0,FALSE,"['source', 'other']",5.0,4.0,2.0,1.0,0.0,39.0,0.0,4.0,0.0,4.0,0.0,1.0,0.0,0.0,39.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
12693,1,9,720c0a5968729c05d3d80c07d81781ef001a0d9e,"['[prim,dv] Add option.at_least for prim_onehot fcov', '', 'This will make sure that the overall score will not get affected', 'by the 0 weight coverpoints.', '', 'Signed-off-by: Canberk Topal <ctopal@lowrisc.org>']",16.0,1.0,2.0,1.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,0.0,3.0,0.0,0.0,0.0,8.0,1.0,0.0,5.0,1.0,1.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,0.0,0.2,0.0,0,0.0,1.0,0.0,0.0,0.0
12697,1,47,11ab36b4e7ad7a949a0a55bf42b161abe03d74b8,"['[top/dv] Wait for comparison to enable in Ibex lockstep test', '', 'Glitches to ic_scr_key_valid_i are frequently inserted when the core', 'comes out of reset and before the lockstep comparison is enabled. Before', 'checking for alerts, it thus makes sense to wait for at most', 'LockstepOffset clock cycles before failing the test due to the', 'comparison still being switched off.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",13.0,1.0,2.0,1.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,16.0,5.0,3.0,2.0,1.0,0.0,39.0,20.0,2.0,14.0,1.0,0.0,1.0,0.0,0.0,1.0,0.0,3.0,1.65,1.5,0.78571427,1.0,0,0.0,1.0,0.0,0.0,0.0
12698,1,12,2e16c70982269f842bec01dc576b190afd364ac0,"['[dv/shadowed_reg] Reduce a env_cfg variable', '', 'This PR fixes issue #10538.', 'It suggested to reduce varaible `has_shadowed_regs` by automatically', 'check auto-generated RAL regs.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,1.0,2.0,1.0,TRUE,['source'],11.0,10.0,11.0,0.0,0.0,22.0,12.0,3.0,0.0,3.0,0.0,125.0,37.0,3.0,112.0,5.0,1.0,1.0,0.0,0.0,1.0,0.0,4.0,2.108108,2.0,0.6,1.0,1,0.0,1.0,0.0,0.0,0.0
12699,1,20,b22e5a2e1307a658d7375024a9abd5fb07fab3ad,"['[spid] Passthrough to support CPOL 1', '', '_Related Issue: https://github.com/lowRISC/opentitan/issues/16339 _', '', 'Previously, passthrough logic had a bug when CPOL is 1. When SCK is', 'inverted, meaning that the SCK remains high when CSb is de-asserted, the', 'filtering logic did not behave correctly.', '', 'The reason is the clock gating cell. To filter out the current command,', 'passthrough logic gates the output clock then delays the CSb and', 'release the CSb. The clock enable signal drops when the command needs to', 'be filtered. The logic sets the enable signal when CSb is released.', '', 'However, if CPOL is 1, then setting the enable signal enables the SCK at', 'the next low period of SCK, which is the beginning of the next', 'transaction. So, the next transaction misses one clock edge.', '', 'This commit tries to address the issue by:', '', '1. Adding inverter in front of/ and at the end of the CG cell', '2. Adding a CG for inverted clock.', '3. Adding a MUX between normal SCK and inverted SCK selected by CPOL', '', 'This solution adds 2x inverter and one AND delay onto the SCK path.', '', 'Signed-off-by: Eli Kim <eli@opentitan.org>']",14.0,1.0,2.0,12.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,24.0,2.0,10.0,0.0,2.0,0.0,53.0,30.0,1.0,133.0,0.0,27.0,0.0,0.0,2.0,0.0,0.0,1.0,1.8333334,2.0,0.083333336,0.0,0,0.0,1.0,0.0,0.0,0.0
12702,1,47,ae7a0815e590bbf1da26751546d2b28dd2966282,"['[top/dv] Disable crash dump related SVAs in Ibex lockstep test', '', ""When glitching crash_dump_o, it's expected that one or more of these"", 'SVAs will fire. We thus need to disable these SVAs when glitching', 'crash_dump_o.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",12.0,1.0,2.0,1.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,5.0,0.0,2.0,0.0,0.0,0.0,37.0,19.0,2.0,13.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.6842105,1.5,0.7692308,1.0,0,0.0,1.0,0.0,0.0,0.0
12704,1,31,48f8b8163292c2d0b406b0c11d8a2205d223cf8d,"['[dif, kmac] Update KMAC DIF to use new FIFO size parameters.', '', 'Make the KMAC absorb() function match the recommended way of writing', 'messages from the KMAC documentation.', '', 'Signed-off-by: Jade Philipoom <jadep@google.com>']",11.0,2.0,3.0,12.0,FALSE,"['doc', 'source', 'other']",6.0,4.0,1.0,0.0,0.0,73.0,27.0,1.0,1.0,0.0,0.0,57.0,25.0,5.0,108.0,0.0,15.0,0.0,0.0,2.0,0.0,0.0,1.0,1.64,1.8,0.09090909,0.0,0,1.0,1.0,0.0,0.0,1.0
12707,1,47,899d0d661288189dea0ae7fbc948ec14e8ecdd09,"['[top/dv] Fix Ibex lockstep glitch test failures related to data_rvalid_i', '', 'Previously, the test assumed that unless Ibex waits for an outstanding', ""load or store response, glitches on data_rvalid_i wouldn't be effective."", 'However, data integrity errors are always reported, even if the core', ""isn't doing a load or store instruction at the moment."", '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",11.0,0.0,2.0,1.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,0.0,2.0,0.0,0.0,0.0,37.0,19.0,2.0,11.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.6842105,1.5,0.72727275,1.0,1,0.0,1.0,0.0,0.0,0.0
12708,1,47,d6bbd507d8d0a803224158bf4f2f10719db4184a,"['[top/dv] Make alert checking in Ibex lockstep glitch test more robust', '', 'Instead of waiting for a fixed number of cycles and checking for a', 'potential alert in a single clock cycle, we now continuously check for', 'potential alerts during a window of max_delay_clks clock cycles after', 'injecting the glitch. This helps to make the test more robust.', '', 'This resolves lowRISC/OpenTitan#16954.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",22.0,1.0,1.0,1.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,24.0,24.0,6.0,5.0,1.0,1.0,37.0,19.0,2.0,10.0,0.0,0.0,2.0,1.0,0.0,1.5,1.0,4.0,1.6842105,1.5,0.7,0.0,0,0.0,1.0,0.0,0.0,0.0
12710,1,67,2c9f0cbfbef49a56dc9f981a8194cee7e9fd703d,"['[sram_ctrl/dv] Update lc_esc test', '', 'Tested key request and sram init after lc_esc', 'This fix made `key_seed_valid_cg` 100% covered.', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",16.0,0.0,2.0,1.0,TRUE,['source'],4.0,1.0,4.0,0.0,0.0,21.0,8.0,5.0,0.0,1.0,0.0,11.0,0.0,0.0,34.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
12711,1,12,276445b067b818b5be92c45b5e96ce9341ff1421,"['[dv/alert_handler] Add a knob to enable running tl_intg with csr_rw', '', 'This PR adds a knob to enable/disable running tl_intg and csr_rw in', 'parallel.', 'In alert_handler, tl_intg error if the sequence enable this local alert,', 'it might eventually cause escalation, so the csr_rw sequence prediction', 'might not work.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",15.0,0.0,2.0,1.0,FALSE,['source'],4.0,3.0,4.0,0.0,0.0,111.0,2.0,29.0,0.0,7.0,0.0,88.0,14.0,4.0,79.0,7.0,2.0,1.0,0.0,0.0,1.0,0.0,8.0,1.3571428,1.75,0.5555556,1.0,0,0.0,1.0,0.0,0.0,0.0
12716,1,67,0838047af5616c18a8dcdde60457e1e19d8fe91b,"['[uart/dv] Fix a regression failure', '', 'Need to add one more cycle to ensure we get the timeout interrupt', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",16.0,4.0,1.0,1.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,24.0,7.0,0.0,7.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.5714285,0.0,0.71428573,1.0,1,0.0,1.0,0.0,0.0,0.0
12717,1,67,bdd71c76fc8ea70c4e7a9a79c767994df34c8232,"['[sram_ctrl/dv] Update stress_all test', '', '1. Reduce iterations, current stress_all may take 2+ hr and stress_all_with_rand_reset', 'may run 3+ hr', '2. Add more vseq', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",16.0,4.0,1.0,1.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,2.0,0.0,0.0,1.0,1.0,3.0,0.0,0.0,6.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
12718,1,19,0cfe8bb717b48befc8d300185eb97ce1d23166ac,"['[dv/chip] Add an apply_reset hook for chip_callback_vseq', '', 'Signed-off-by: Eitan Shapira <eitanshapira89@gmail.com>']",13.0,0.0,2.0,1.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,10.0,0.0,2.0,0.0,2.0,0.0,18.0,1.0,0.0,80.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
12719,1,40,fee5874f2f0cbf30c134b50a89ccfecce65633ad,"['[sysrst_ctrl] Add pre-condition feature for combos', '', 'This adds support for programmable pre-conditions to the combo detection', 'circuit. See #16928 for more details.', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",8.0,3.0,4.0,12.0,FALSE,"['doc', 'source', 'other']",6.0,3.0,4.0,0.0,0.0,1552.0,226.0,209.0,41.0,182.0,0.0,4.0,1.0,0.0,28.0,1.0,10.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,0.0,0.9166667,0.0,0,1.0,1.0,0.0,0.0,1.0
12727,1,38,fea9e7e5ca5e9201763269f5f1299710c84d9260,"['[lint,rv_dm] Resolve width error from Verilator lint', '', 'Add assert that LcEnresetReq - LcEnDebugReq is equal to NrHarts.', 'Add assert that the value of LcenLastPos fits in RvDmLcEnSize bits.', '', 'Signed-off-by: Marno van der Maas <mvdmaas+git@lowrisc.org>']",17.0,2.0,2.0,12.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,10.0,3.0,4.0,1.0,0.0,0.0,4.0,0.0,0.0,54.0,2.0,9.0,0.0,0.0,4.0,0.0,0.0,1.0,0.0,0.0,0.018518519,0.0,0,0.0,1.0,0.0,0.0,0.0
12729,1,32,9b4f5874d253a2841294dc5065ee46fe499226f5,"['[chip,flash_ctrl] add nmi enable to flash_escalation reset test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",21.0,4.0,3.0,12.0,FALSE,"['other', 'source']",3.0,2.0,1.0,0.0,0.0,111.0,20.0,2.0,0.0,2.0,0.0,1.0,0.0,0.0,106.0,7.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.75,1.0,1,0.0,1.0,0.0,0.0,1.0
12730,1,47,eee2dafdb4f703b7f1907345a9414c5433f48187,"['[top/dv] Fix waiting for instr/data_rvalid_i usage in Ibex lockstep test', '', 'The rvalid signals are used by the design one clock cycle after the req/gnt', 'handshake and the test logic for tracking outstanding accesses always', 'updates on the negative edge. Previously, the test erroneously applied the', 'glitch on the same negative edge when detecting the handshake. As a result,', ""some glitches weren't actually effective even though the test expected this"", 'and thus failed.', '', 'This is related to lowRISC/OpenTitan#16758.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",21.0,3.0,1.0,1.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,18.0,0.0,10.0,0.0,0.0,0.0,36.0,17.0,1.0,9.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.7058823,2.0,0.6666667,0.0,0,0.0,1.0,0.0,0.0,0.0
12731,1,9,e3148be3927bd7b0c948dac469b07ab2aa405df4,"['[rom_ctrl,dv] Reset assrt. at internal error case', '', '`PwrmgrDataChk_A` and `KeymgrValidChk_A` does not hold true in the case of an', 'internal error. This commit resets those assertions in that case rather than', 'manually set them off in the sequences.', '', 'Signed-off-by: Canberk Topal <ctopal@lowrisc.org>']",16.0,4.0,1.0,1.0,FALSE,['source'],3.0,2.0,3.0,0.0,0.0,4.0,13.0,0.0,0.0,0.0,0.0,15.0,2.0,1.0,42.0,2.0,9.0,0.0,0.0,6.0,0.0,0.0,1.0,2.0,2.0,0.2,1.0,1,0.0,1.0,0.0,0.0,0.0
12734,1,67,62226e07625b18c2dd435ec4b80822af9bb2f07a,"['[sram_ctrl/dv] Get rid of `en_build_modes`', '', ""dvsim cov-unr doesn't support `en_build_modes`"", 'Since all the tests use the same mode, we could just add additonal defines in `build_opts`.', 'Then, these defines will be picked up for cov-unr', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",13.0,3.0,1.0,1.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,8.0,3.0,8.0,3.0,0.0,0.0,76.0,23.0,1.0,83.0,2.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,1.4444444,1.0,0.54901963,1.0,1,0.0,1.0,0.0,0.0,0.0
12737,1,26,afc270f9f14cc4dbb7b1dff9d5f8e86bb3317e37,"['[dv,top-level] Add rstmgr reset consistency error test', '', 'Partially addresses #15649', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",15.0,1.0,1.0,1.0,FALSE,"['source', 'other']",7.0,4.0,4.0,2.0,0.0,118.0,3.0,23.0,0.0,20.0,0.0,1.0,0.0,0.0,412.0,27.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.5,0,0.0,1.0,0.0,0.0,1.0
12739,1,26,5d51fa8eb913efe8f35d5265fe58034c5e4833e7,"['[dv,sec_cm] Format code per verible and add simple function', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",11.0,2.0,1.0,1.0,FALSE,['source'],9.0,1.0,9.0,0.0,0.0,100.0,79.0,3.0,3.0,1.0,0.0,8.0,1.0,1.0,10.0,1.0,1.0,0.0,0.0,2.0,0.0,0.0,2.0,1.0,1.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
12740,1,12,92073ce3cf3e63cdd48b0820c04060d7623d9c93,"['[fpv/pwrmgr] Clean up strong property in simulation', '', 'This PR fixes #14913', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",16.0,4.0,2.0,12.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,16.0,3.0,5.0,2.0,1.0,0.0,7.0,3.0,0.0,54.0,3.0,12.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,0.0,0.055555556,0.666666667,1,0.0,1.0,0.0,0.0,0.0
12741,1,12,5a844d753c204a5de0efa5747836cb808b8b3455,"['[dv/otp] fix a timing related error', '', 'When inject ECC error and causes fatal alerts, it takes two clock cycle', 'to propogates to other partitions and err_code register. So I added a', 'two clock cycle wait.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",10.0,4.0,1.0,1.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,0.0,2.0,0.0,0.0,0.0,38.0,24.0,1.0,64.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.6666666,1.0,0.921875,0.0,0,0.0,1.0,0.0,0.0,0.0
12742,1,67,7414d7a1b4a23cb7d8b8f4cef6f6580eaea45d34,"['[dv] Clean up a TODO in kmac_app_monitor', '', 'I think the current approach is fine. If the transaction is ended prematurely,', 'issue a reset to let monitor drop the objection', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",15.0,3.0,1.0,1.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,2.0,2.0,0.0,0.0,6.0,2.0,1.0,5.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.5,1.0,0.4,0.0,0,0.0,1.0,0.0,0.0,0.0
12747,1,9,98adc6a109188c9b12d1526687de424115514e5c,"['[aon_timer,dv] Disable AON timer before clearing', '', 'Fixes problems with back to back runs in which clearing interrupts', 'breaks the scoreboard because it still expects them to fire.', '', 'Signed-off-by: Canberk Topal <ctopal@lowrisc.org>']",16.0,3.0,1.0,1.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,4.0,0.0,0.0,1.0,1.0,5.0,1.0,0.0,15.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.33333334,1.0,1,0.0,1.0,0.0,0.0,0.0
12749,1,47,4b177db4ee2a87bba517820ec90f2329f38a2898,"['[top/dv] Initialize instruction cache memories in Ibex lockstep test', '', 'Without this glitching e.g. ic_data_addr_o may lead to cache entries being', 'read before writing them leading to X-propagation into the main crossbar', 'and SRAM. In contrast, reading an all-zero entry triggeres ECC integrity', 'errors which the design can handle.', '', 'This is related to lowRISC/OpenTitan#16758.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",16.0,3.0,1.0,1.0,FALSE,['source'],4.0,3.0,4.0,0.0,0.0,60.0,0.0,6.0,0.0,5.0,0.0,36.0,17.0,15.0,120.0,2.0,5.0,0.0,0.0,44.0,0.0,0.0,1.0,2.0,2.0,0.625,0.0,0,0.0,1.0,0.0,0.0,0.0
12750,1,32,fa129a639cf7f309200d49c31096a540e8f5f5d7,"['[flash_ctrl,dv] regression fix - invalid_op and intr_wr_slow', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",0.0,4.0,1.0,1.0,TRUE,"['source', 'other']",4.0,3.0,3.0,0.0,0.0,33.0,6.0,4.0,0.0,1.0,1.0,135.0,37.0,11.0,74.0,4.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,2.108108,2.0,0.6,1.0,1,0.0,1.0,0.0,0.0,1.0
12752,1,12,ea3160e536ac8c01157bfcb4daa084f0156b43c1,"['[dv/otp] remove unused declaration', '', 'This PR removes the temp sequencer that is replaced by regtool', 'auto-generate tlul agent.', 'This PR also removes an over constraint in seqeuence.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",13.0,3.0,1.0,1.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,0.0,5.0,0.0,2.0,0.0,1.0,2.0,0.0,0.0,12.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
12753,1,12,a1b95a7a45f9c24511620fe176962a560a669f13,"['[dv/alert_esc_agent] Clean up TODOs', '', 'This PR cleans up TODOs in alert_esc_agent.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,3.0,1.0,1.0,FALSE,['source'],5.0,1.0,5.0,0.0,0.0,14.0,12.0,14.0,9.0,0.0,1.0,9.0,0.0,2.0,21.0,1.0,3.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,1.0,1.0,1.0,1,0.0,1.0,0.0,0.0,0.0
12758,1,32,f767251c7b5057940838e50ac1cd5ca2fc18dd40,"['[flash_ctrl,dv] mp_regions test fix', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",6.0,3.0,1.0,1.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,9.0,0.0,4.0,0.0,1.0,0.0,28.0,8.0,1.0,12.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.25,1.0,0.5833333,1.0,1,0.0,1.0,0.0,0.0,0.0
12759,1,67,3e7ee9f40dabc5807bba494ce06267e3ad6ca9e8,"['[uart/dv] Fix a regression failure', '', 'Made the oversampling clock center more accurate', 'Ran with 500+ seeds and all passed', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",16.0,2.0,1.0,1.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,1.0,1.0,0.0,0.0,3.0,0.0,0.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.75,0.0,0,0.0,1.0,0.0,0.0,0.0
12760,1,4,2307a48fdcf51ac8460a5194682ef7b719c766f5,"['Update lowrisc_ibex to lowRISC/ibex@ec32fb1a64', '', 'Update code from upstream repository', 'https://github.com/lowRISC/ibex.git to revision', 'ec32fb1a6460d8512f9192a84d5fc395502c13f5', '', '* [rtl] Change code to be more xprop-friendly (Guillermo Maturana)', '* [doc] Fixes and clarifications for exceptions and interrupts (Greg', '  Chadwick)', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",9.0,3.0,1.0,1.0,FALSE,"['doc', 'source', 'other']",4.0,3.0,2.0,0.0,0.0,21.0,20.0,0.0,0.0,0.0,0.0,137.0,25.0,4.0,48.0,1.0,2.0,0.0,0.0,1.0,0.0,0.0,2.0,1.76,1.0,0.16666667,1.0,1,1.0,1.0,0.0,0.0,1.0
12766,1,12,e05f1eccde353505c5114f5f894ae966dd2792dd,"['[dv/otp] Fix otp warning', '', 'Fix vcs otp warning due to missing port assignment on DUT.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",14.0,1.0,1.0,1.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,12.0,6.0,1.0,0.0,1.0,0.0,24.0,2.0,0.0,70.0,0.0,6.0,0.0,0.0,6.0,0.0,0.0,1.0,1.0,0.0,0.82222223,0.0,0,0.0,1.0,0.0,0.0,0.0
12771,1,67,778f0caa3fd840f31a11fedc4e3a76577187a6ee,"['[sram_ctrl/dv] Fix a regression failure', '', 'Initializing sram without waiting for completion may hit a corner case', 'if we issue a read at the last address. That case is already covered in another vseq.', '', 'Simplify esc_vseq via calling `req_mem_init`', '', 'Also remove the `do_rand_ops` after reset, as it runs with multiple iterations.', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",16.0,1.0,1.0,1.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,20.0,0.0,2.0,0.0,3.0,1.0,0.0,0.0,11.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.6363636,0.0,0,0.0,1.0,0.0,0.0,0.0
12773,1,12,c41034855663c1f1ff2f2c929d5db6cd7c0ec176,"['[rtl/otp] Align the port with the same indentation', '', 'All I/O ports follow the same indentation except these two.', 'This PR just align them so it is easier to see I/O ports.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",14.0,1.0,1.0,1.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,24.0,7.0,0.0,129.0,2.0,22.0,0.0,0.0,6.0,0.0,0.0,1.0,1.2857143,0.0,0.11627907,0.0,0,0.0,1.0,0.0,0.0,0.0
12776,1,32,100f64f1bcd920b28b1b40bb7394df14a44d63fa,"['[i2c,dv] bad address  / agent reset tests', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",17.0,4.0,5.0,12.0,FALSE,"['other', 'source']",18.0,6.0,16.0,2.0,0.0,724.0,138.0,91.0,13.0,62.0,12.0,120.0,57.0,6.0,54.0,4.0,7.0,14.0,1.0,4.0,2.0,1.0,24.0,3.6052632,2.1666667,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
12777,1,12,a5feb2c6daf19f5c34ac88f8bb03adcb7181215e,"['[dv/otp] Fix stress_all_with_rand_reset issue', '', 'This PR fixes regression failure when OTP injects mubi error during', 'reset active.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",15.0,1.0,1.0,1.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,1.0,2.0,0.0,0.0,0.0,74.0,33.0,0.0,102.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.3939394,0.0,0.8333333,0.0,0,0.0,1.0,0.0,0.0,0.0
12778,1,12,921344f03888a85f7a6bcd5ac71c03db75aa1e27,"['[dv/otp] Fix otp_ctrl_init_failure regression error', '', 'This PR fixes the otp_Init_failure regression error where:', 'the sequence tries to trigger a LC transition failure by clearing the', 'memory, then do a manual check and expect a LC partition failure.', 'But if the partition is previously locked, this will trigger a HW', 'partition failure before the LC partition failure.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,1.0,1.0,1.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,124.0,112.0,24.0,21.0,9.0,8.0,148.0,116.0,5.0,125.0,0.0,2.0,7.0,0.0,0.0,1.7142857,0.0,9.0,7.474138,7.0,0.88,0.0,0,0.0,1.0,0.0,0.0,0.0
12784,1,12,c7a64bc3a9c38396874bf63472884b327bc2d3a8,"['[dv/lc_ctrl] Fix stress_all_with_rand_reset', '', 'When error injected to kmac interface and reset is issue. The injected', 'error is released but cfg flag is not cleared.', 'So in scb, I added a statement to reset the flag back to 0 when reset is', 'issued.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,3.0,5.0,12.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,19.0,1.0,0.0,29.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.5862069,1.0,1,0.0,1.0,0.0,0.0,0.0
12785,1,12,dcdbed52a3a98d38956c051e76700f036b66ffd1,"['[dv/alert_handler] Fix xcelium warning', '', 'This PR fixes xcelium warnings.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",14.0,2.0,4.0,12.0,TRUE,['source'],6.0,2.0,6.0,0.0,0.0,16.0,16.0,0.0,0.0,0.0,0.0,16.0,9.0,0.0,8.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.1111112,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,0.0
12799,1,26,f96125c2f45312f927859e92bba27ec47d206d84,"['[dv,top-level,escalation] Add two more escalation tests', '', 'Add tests for TopEarlgreyAlertIdRvPlicFatalFault and', 'TopEarlgreyAlertIdLcCtrlFatalStateError fatal errors.', '', 'Addresses two cases from #15649', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",17.0,2.0,2.0,12.0,FALSE,"['source', 'other']",7.0,7.0,3.0,0.0,0.0,73.0,41.0,6.0,7.0,1.0,0.0,12.0,1.0,0.0,411.0,27.0,20.0,1.0,0.0,5.0,1.0,0.0,5.0,1.0,0.0,0.6,1.0,1,0.0,1.0,0.0,0.0,1.0
12800,1,12,381ec3c505c8d2eb098e944ef761cf4dffa74a81,"['[dv/alert_handler] Fix regression ping timeout error', '', 'Alert handler scb has a ping timeout checker to make sure the LFSR', 'functions correctly.', 'However, in regression there are some small timeout error because the', 'esc pings are ignored due to real escalation reqs come at the same time.', 'To avoid this issue, this PR directly probes design ping request signal.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",14.0,1.0,4.0,12.0,TRUE,['source'],6.0,4.0,6.0,0.0,0.0,46.0,40.0,8.0,2.0,6.0,0.0,99.0,60.0,10.0,18.0,1.0,7.0,2.0,1.0,5.0,1.0,1.0,5.0,2.4833333,2.8,0.9444444,1.0,0,0.0,1.0,0.0,0.0,0.0
12805,1,12,afd798a8239d2bc84cef8cc91123d462078aacf9,"['[dv/kmac] Fix kmac coverbin typo', '', 'Fix a copy/paste error from kmac coverbin, where the second bin should', 'be collected for wait_timer instead of prescaler.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",10.0,3.0,4.0,12.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,3.0,0.0,0.0,0.0,0.0,4.0,0.0,0.0,11.0,1.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.45454547,1.0,1,0.0,1.0,0.0,0.0,0.0
12813,1,12,8ef02ef605e4e5aefadc1b53e9013d673727cdcd,"['[dv/alert_handler] fix entropy_stress regression failure', '', 'Fix entropy_stress test timeout error due to `ok_to_end` check.', 'To pass the `ok_to_end` check, this PR release the forced value and', 'issue a hard reset.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,2.0,3.0,12.0,TRUE,['source'],5.0,5.0,5.0,0.0,0.0,23.0,13.0,6.0,6.0,4.0,2.0,24.0,9.0,1.0,35.0,2.0,1.0,0.0,0.0,4.0,0.0,0.0,1.0,1.1111112,1.0,1.0,1.0,1,0.0,1.0,0.0,0.0,0.0
12815,1,12,68c8781f5733a461099f07c4e3ae6152a8498db1,"['[dv/alert_test] Fix alert_test regression failure', '', 'PR #16896 uses agent to automatically drive alert response sequences for', 'each IP.', 'But alert_test needs to disable auto response. The current design', 'disabled at pre_start stage, but it is too late.', 'The auto-response sequence runs from the beginning of run_phase.', 'So this PR moves the disablement to the build_phase.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",9.0,2.0,3.0,12.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,7.0,7.0,1.0,1.0,1.0,1.0,88.0,14.0,4.0,78.0,7.0,2.0,0.0,0.0,0.0,0.0,0.0,2.0,1.3571428,1.75,0.41025642,0.5,1,0.0,1.0,0.0,0.0,0.0
12816,1,32,2fc3a7c29dfa4d5e5942cdd3c67ea441f4db086e,"['[i2c,dv] target stress_all test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",0.0,2.0,3.0,12.0,FALSE,"['source', 'other']",9.0,4.0,6.0,1.0,0.0,167.0,11.0,20.0,1.0,20.0,4.0,107.0,47.0,5.0,53.0,4.0,2.0,2.0,1.0,0.0,1.5,1.0,7.0,3.75,2.2,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
12824,1,12,95b759a07c8b18a7363acf0265644f5bd9a164d4,"['[dv/alert_esc_agent] Fix ping auto_response', '', 'This PR fixes failures in ping auto_response in alert_monitor:', '1). Give one clock cycle delay between pings in case of race condition.', '2). Re-assign the alert_esc_type in the forever loop. Seems like this', '  value gets lost after each iteration.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",16.0,1.0,3.0,12.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,1.0,0.0,0.0,0.0,0.0,24.0,9.0,1.0,34.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.1111112,1.0,1.0,1.0,1,0.0,1.0,0.0,0.0,0.0
12825,1,38,a81dc4e04a78961d99289644187a8debbe563672,"['[lint,tlul] Resolve width error raised by Verilator lint', '', 'AccessSize must be unsigned otherwise AscentLint will fail.', '', 'Signed-off-by: Marno van der Maas <mvdmaas+git@lowrisc.org>']",17.0,2.0,2.0,12.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,3.0,1.0,0.0,1.0,0.0,16.0,8.0,0.0,14.0,0.0,2.0,0.0,0.0,1.0,0.0,0.0,1.0,1.25,0.0,0.071428575,0.0,0,0.0,1.0,0.0,0.0,0.0
12831,1,1,a37b17d95617d8e4926158d6acbe09a2803f5eb1,"['[gpiodpi] Remove extraneous commas after ports', '', 'Syntax error after final port declaration and its connection', '', 'Signed-off-by: Adrian Lees <a.lees@lowrisc.org>']",14.0,1.0,3.0,12.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,3.0,0.0,0.0,6.0,0.0,8.0,0.0,0.0,4.0,0.0,0.0,1.0,0.0,0.0,0.2,0.0,0,0.0,1.0,0.0,0.0,0.0
12832,1,56,75b5b8564d4074b82b6525bfcf9b6a71ada7fb45,"['[chip dv] Fix compile time warnings - Xcelium', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",10.0,4.0,3.0,12.0,TRUE,"['other', 'source']",12.0,8.0,10.0,0.0,0.0,54.0,53.0,1.0,0.0,1.0,0.0,59.0,19.0,1.0,82.0,1.0,11.0,0.0,0.0,5.0,0.0,0.0,2.0,1.7894737,2.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
12833,1,12,98a19f6ad3ec68f7f4a0aa64cf77e1e171f7f666,"['[dv/alert_handler] auto alert response', '', 'This PR fixed #16374, where it is recommended to use alert auto-response', 'instead of a nonblocking sequence.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",14.0,0.0,3.0,12.0,FALSE,['source'],7.0,4.0,7.0,0.0,0.0,67.0,51.0,7.0,6.0,3.0,4.0,90.0,14.0,4.0,77.0,6.0,2.0,1.0,0.0,0.0,1.0,0.0,4.0,1.3571428,1.75,1.0,0.333333333,0,0.0,1.0,0.0,0.0,0.0
12834,1,38,0a8615228cb13ebbb5a99c5f759fdc265ee71bda,"['[csrng] Fix various alignment issues', '', 'Signed-off-by: Marno van der Maas <mvdmaas+git@lowrisc.org>']",12.0,1.0,3.0,12.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,404.0,404.0,3.0,3.0,18.0,18.0,31.0,21.0,0.0,66.0,2.0,14.0,0.0,0.0,5.0,0.0,0.0,1.0,3.8095238,0.0,0.21428572,1.0,1,0.0,1.0,0.0,0.0,0.0
12836,1,47,3110fa1b79353ad603ab5800cd252c805b3c33e6,"['[aes/dv] Add coverage exclusions pragmas in FI interfaces', '', 'This commit adds coverage exclusions pragmas into the FI interface DV', 'code to remove the corresponding exclusions from the refine files.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",15.0,3.0,3.0,12.0,FALSE,"['source', 'other']",7.0,2.0,6.0,0.0,0.0,64.0,119.0,32.0,0.0,32.0,0.0,17.0,4.0,1.0,7.0,3.0,1.0,0.0,0.0,2.0,0.0,0.0,1.0,1.5,2.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
12841,1,47,7a9de1c1d55e5830c7c1a102d0d2fef33b1c03af,"['[top/dv] Disable SVAs when faulting RF read addrs in Ibex lockstep test', '', 'The RF read addresses impact the read data thereby changing a potential', 'branching decision and thus instr_req_o. Changing instr_req_o on the', 'falling clock edge can lead to failing assertions in target TL-UL device', 'ports of the main X-bar.', '', 'When faulting RF read addresses, this commit thus disables SVAs in all', 'TL-UL device ports of the main X-bar where Ibex can fetch instructions', 'from.', '', 'This is related to lowRISC/OpenTitan#16758.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",20.0,1.0,2.0,12.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,14.0,0.0,3.0,0.0,0.0,0.0,36.0,17.0,1.0,7.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.7058823,2.0,0.5714286,0.0,0,0.0,1.0,0.0,0.0,0.0
12846,1,67,565e4af39760a123c59a184aa2f5812a961fde47,"['[dv] Clean up TODOs in csr_utils', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",13.0,4.0,3.0,12.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,8.0,10.0,8.0,10.0,0.0,0.0,68.0,18.0,3.0,47.0,1.0,1.0,0.0,0.0,3.0,0.0,0.0,1.0,1.5,1.3333334,0.34042552,1.0,1,0.0,1.0,0.0,0.0,0.0
12847,1,32,609f8a865bfa54f1ae8f422923c472bb1cb97305,"['[i2c,dv] various minor regression fix', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",0.0,6.0,3.0,12.0,TRUE,"['other', 'source']",5.0,3.0,4.0,0.0,0.0,5.0,6.0,0.0,0.0,0.0,1.0,102.0,46.0,5.0,52.0,3.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.7608696,2.5,0.5,1.0,0,0.0,1.0,0.0,0.0,1.0
12857,1,40,98bebd6ff306bcfe94a1785e5fd3bd657bd9747d,"['[dv] Correct write size checker function', '', 'The RAL has one more level of reg blocks at the chip-level', 'than at the block level, which means that we have to figure', 'out which regblock a register belons to before calling', 'get_supports_sub_word_csr_writes(). I.e., calling it on the', 'top-most RAL (which is the chip RAL in this case) does not', 'return the property we are looking for.', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",13.0,3.0,4.0,10.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,8.0,5.0,2.0,0.0,0.0,0.0,76.0,23.0,1.0,81.0,1.0,2.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0434783,1.0,0.012345679,0.0,0,0.0,1.0,0.0,0.0,0.0
12858,1,67,2e580f09e76d39f1328e9252688086a60e657578,"['[dv] Add fcov in sec_cm', '', 'Add a fcov as prim_onehot_check_if supports injecting different types of faults', 'This also addressed a TODO in prim_onehot_check_if', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",15.0,3.0,3.0,12.0,FALSE,['source'],3.0,2.0,3.0,0.0,0.0,29.0,3.0,4.0,1.0,4.0,1.0,25.0,1.0,1.0,35.0,1.0,1.0,0.0,0.0,2.0,0.0,0.0,2.0,1.0,1.0,1.0,1.0,1,0.0,1.0,0.0,0.0,0.0
12859,1,12,774a196ba46e50887028670d5f17ba17de3c5363,"['[dv/alert_handler] Update non-blocking sequence to auto-response seqs', '', 'This PR changes the non-blocking sequence from vseq to auto-responses', 'seqs from agent.', 'This PR contributes to issue #16374.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",12.0,3.0,3.0,12.0,TRUE,['source'],14.0,4.0,14.0,0.0,0.0,100.0,69.0,8.0,2.0,10.0,3.0,41.0,9.0,1.0,32.0,1.0,1.0,0.0,0.0,5.0,0.0,0.0,3.0,1.4,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
12861,1,67,87e2a493dea55df88c6681cb21b453abb32f2972,"['[dv] Clean TODOs in mem_bkdr_*', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",11.0,4.0,3.0,12.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,0.0,5.0,0.0,4.0,0.0,1.0,67.0,1.0,1.0,17.0,1.0,1.0,0.0,0.0,3.0,0.0,0.0,1.0,1.0,1.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
12864,1,67,610007761db89662d08297215fd51efd5871c4f8,"['[dv] Clean up TODOs in tl_agent', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",16.0,3.0,3.0,12.0,FALSE,['source'],3.0,1.0,3.0,0.0,0.0,2.0,5.0,2.0,4.0,0.0,1.0,24.0,8.0,0.0,24.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.25,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
12866,1,56,ad4593ee9a2dcf5e46004e184902b8d21de41fa6,"['[chip dv] Fix compile warnings in RTL and DV', '', 'Theis commit fixes various compilation warnings thrown', 'by VCS in RTL and DV code.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",10.0,3.0,3.0,12.0,TRUE,"['other', 'source']",9.0,7.0,8.0,0.0,0.0,18.0,21.0,0.0,0.0,0.0,2.0,31.0,7.0,11.0,183.0,2.0,13.0,0.0,0.0,44.0,0.0,0.0,1.0,2.0,1.0,0.5,0.0,0,0.0,1.0,0.0,0.0,1.0
12867,1,26,26ae1db8574df58fdcea689f8c1fa2f571dee219,"['[dv/xprop] Change reg_top template to enable xprop', '', 'The reg_top sv template creates unique case inside SV statements,', ""which the xprop feature doesn't handle."", 'Create equivalent code that is xprop-friendly.', '', 'Addresses some of #16723', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",14.0,4.0,2.0,12.0,FALSE,"['other', 'source']",12.0,12.0,11.0,0.0,0.0,54.0,123.0,0.0,0.0,0.0,0.0,6.0,1.0,0.0,79.0,1.0,10.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,0.0,0.2,0.0,0,0.0,1.0,0.0,0.0,1.0
12869,1,47,56cfff6f3e93a952391dfe8887929e6736a4aca7,"['[top, fpga] Enable masked software keys for Earlgrey on the CW310', '', 'By default, Earlgrey on the CW310 uses an unmasked KMAC implementation', 'due to resource constraints. To have a compatible software interface', 'between the unmasked and masked implementation for SCA purposes this', 'commit enables the SwKeyMasked parameter of KMAC.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",17.0,3.0,3.0,12.0,FALSE,"['other', 'source']",2.0,2.0,1.0,0.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,99.0,0.0,6.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,0.14516129,0.0,0,0.0,1.0,0.0,0.0,1.0
12871,1,12,ef564d46387673c3543fdbacdbe544cf4aa0ceb8,"['[dv/lc_ctrl] Fix regression error', '', 'LC common tests with rand_reset has errors because it has outstanding', 'items after reset.', 'The issue is that the jtag_riscv_agent does not flush through resets', 'quickly enough.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",16.0,1.0,2.0,12.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,2.0,0.0,0.0,0.0,0.0,22.0,12.0,0.0,13.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,1.4166666,0.0,0.61538464,0.0,0,0.0,1.0,0.0,0.0,0.0
12874,1,32,fbf63321e792bdf5bc9464a96108d8336e389bb1,"['[i2c,dv] target performance test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",19.0,3.0,3.0,12.0,FALSE,"['source', 'other']",5.0,4.0,2.0,1.0,0.0,40.0,3.0,6.0,0.0,4.0,0.0,1.0,0.0,0.0,42.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
12875,1,67,2200d93e070b18123c104f360d553a1760df231f,"['[keymgr/dv] Fix a Xcelium compile error', '', ""Within fork...join_none, it's not allowed to use `ref` veriable."", 'Fixed via moving it to a class-member variable', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",10.0,2.0,2.0,12.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,7.0,6.0,0.0,0.0,1.0,0.0,13.0,7.0,0.0,8.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
12876,1,67,36a2d3cc639665a2326543e5878ea6b9e0223157,"['[dv] Resolve/clean up more TODOs', '', '1. make an eunum for rst_scheme as suggested in the TODO', '2. clean up the other TODOs which needs no further action', ""3. fix core file dependency - common_ifs isn't used in dv_utils, but needed for dv_lib"", 'Signed-off-by: Weicai Yang <weicai@google.com>']",16.0,2.0,2.0,12.0,TRUE,"['other', 'source']",7.0,4.0,5.0,1.0,0.0,37.0,18.0,13.0,11.0,3.0,0.0,42.0,10.0,1.0,35.0,1.0,1.0,0.0,0.0,2.0,0.0,0.0,2.0,1.5,2.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
12884,1,32,256bf762af20c9f612891362e34e46b76336bf76,"['[i2c,dv] tx fifo reset test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",5.0,2.0,2.0,12.0,FALSE,"['source', 'other']",7.0,4.0,4.0,1.0,0.0,73.0,4.0,18.0,0.0,11.0,0.0,102.0,46.0,4.0,51.0,3.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,1.7608696,2.5,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
12890,1,38,4360e58c723175456ccfccbf5b252672850b09b7,"['[hw,dv,chip] Increase timeout for random power glitch test', '', 'Signed-off-by: Marno van der Maas <mvdmaas+git@lowrisc.org>']",12.0,0.0,2.0,12.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,7.0,1.0,6.0,0.0,0.0,0.0,9.0,1.0,2.0,5.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,1.0,0.2,0.0,0,0.0,1.0,0.0,0.0,0.0
12896,1,67,2a26f66289aee31222f9690f55cd1eef5f189408,"['[spi_device/dv] Fix an Xcelium compile error', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",15.0,1.0,2.0,12.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,2.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,0.0
12907,1,12,7a1957f23e60f00cc797c9b63306226cb18da76c,"['[fpv] Add pinmux and rv_plic to sec_cm regression', '', 'This PR adds pinmux and rv_plic to sec_cm regression because they do not', 'have a block level testbench to check one-hot register.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",14.0,2.0,4.0,11.0,FALSE,"['other', 'source']",3.0,3.0,1.0,0.0,0.0,37.0,0.0,1.0,0.0,0.0,0.0,7.0,5.0,0.0,27.0,1.0,0.0,0.0,0.0,3.0,0.0,0.0,1.0,1.0,0.0,0.8518519,1.0,1,0.0,1.0,0.0,0.0,1.0
12908,1,30,e31ad34ef0938177856f2adbe29380346b926a47,"['[ast] Update D2S review comments', '', 'Signed-off-by: Jacob Levy <jacob.levy@nuvoton.com>']",11.0,0.0,2.0,12.0,FALSE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,45.0,43.0,1.0,39.0,0.0,1.0,5.0,4.0,0.0,54.0,0.0,19.0,0.0,0.0,3.0,0.0,0.0,1.0,1.0,0.0,0.6666667,0.0,0,0.0,1.0,0.0,0.0,1.0
12915,1,32,005e597980cb4b769175fda7abed036803ba6787,"['[i2c,dv] target_acq_fifo_reset', '', 'acq fifo reset test complete', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",14.0,4.0,2.0,12.0,FALSE,"['other', 'source']",12.0,5.0,9.0,2.0,0.0,304.0,78.0,53.0,5.0,27.0,4.0,102.0,46.0,5.0,50.0,3.0,2.0,1.0,1.0,0.0,1.0,2.0,7.0,3.75,2.5,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
12927,1,61,f51787bb83cadc103467b6134e86504f58aa6ab1,"['[flash_ctrl] Add options to change HW read behavior on info changes.', '', '- addresses part of #15783', '- previously, the hardware memory property attributes were', '  hardwired. This means things could potentially be risky', '  if software ever wanted to change the attributes of the same', '  region.', '- This PR adds a few minor knobs to allow scramble / ecc to be', '  disabled in those info pages.', '', 'This is primarily useful for for the creator/owner seed pages.', 'The default does not change previous behavior.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",16.0,0.0,2.0,12.0,FALSE,"['source', 'other']",11.0,4.0,7.0,0.0,0.0,554.0,257.0,105.0,76.0,34.0,0.0,12.0,3.0,1.0,147.0,2.0,20.0,0.0,0.0,5.0,0.0,0.0,1.0,1.3333334,1.0,0.8333333,1.0,0,0.0,1.0,0.0,0.0,1.0
12930,1,26,1c49f781560f01fa46477f089f632fd3f9b2ccdf,"['[dv/scoreboard] Create function to reset the alert state', '', ""The pwrmgr scoreboard needs to reset the cip scoreboard's alert"", 'state. Create a function in the cip scoreboard to explicitly do that', 'rather than replicating the code in pwrmgr.', 'Merge some arrays dealing with expected alerts into an array of', 'structs.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",14.0,4.0,2.0,12.0,FALSE,['source'],16.0,4.0,16.0,0.0,0.0,86.0,83.0,7.0,6.0,2.0,0.0,174.0,85.0,11.0,80.0,3.0,2.0,0.0,0.0,1.0,0.0,0.0,2.0,2.30137,2.4,0.75,1.0,0,0.0,1.0,0.0,0.0,0.0
12931,1,65,af4a0d4fa326109a748be5f3ada51345ca1e2cda,"['[test] Randomize the I2C target mask', '', 'Each I2C target has two IDs consisting of a 7-bit address and a 7-bit mask.', 'This commit extends chip_sw_i2c_device_tx_rx test by randomizing masks and', 'addresses, and by randmly selecting one of the two IDs.', 'Signed-off-by: Vladimir Rozic <vrozic@lowrisc.org>']",9.0,3.0,2.0,12.0,FALSE,['source'],2.0,2.0,1.0,0.0,0.0,19.0,5.0,2.0,2.0,0.0,0.0,14.0,7.0,0.0,6.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,2.142857,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
12934,1,12,c8022383011b09433c0f02911eb4f34263e7caad,"['[dv/alert_handler] Fix entropy_stress test timeout error', '', 'Entropy_stress test timeout because ping request comes too frequently', 'and cannot exit the ok_to_end condition.', 'So to let this test pass, I bypass the monitor checking because it is', 'expected for the alert/esc pings to come very frequently.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",16.0,0.0,2.0,12.0,TRUE,['source'],4.0,3.0,4.0,0.0,0.0,19.0,3.0,6.0,0.0,3.0,0.0,33.0,23.0,3.0,30.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.8695652,2.3333333,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
12937,1,61,65cce03f9da562ee86a93e4d7dc64f52e208e8b8,"['[flash_ctrl] Add initialized', '', '- Address part of #15783', '- Make sure there is both a status indication and a busy indication.', '  This disambiguates not-busy-initialized from not initialized at all.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",13.0,0.0,2.0,12.0,FALSE,"['source', 'other']",11.0,4.0,7.0,0.0,0.0,104.0,12.0,23.0,12.0,11.0,0.0,55.0,34.0,0.0,146.0,2.0,20.0,0.0,0.0,5.0,0.0,0.0,1.0,1.2352941,0.0,0.83168316,1.0,0,0.0,1.0,0.0,0.0,1.0
12938,1,61,3619c8d3bcdb42e13e493c1681891cfb8ea3fef9,"['[i2c] Remove passthrough option on fifos', '', ""- there's no good reason to need passthrough fifos for i2c,"", '  the interface overall is not fast enough where 1 core clock', '  cycle would make a significant difference.', '', '- remove the passthrough option to simplify some of the ""1 entry""', '  and wvalid checking.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",21.0,4.0,2.0,12.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,4.0,4.0,0.0,0.0,0.0,0.0,205.0,110.0,0.0,53.0,4.0,4.0,0.0,0.0,0.0,0.0,0.0,1.0,1.1727272,0.0,0.509434,1.0,0,0.0,1.0,0.0,0.0,0.0
12940,1,32,6896fb3bebaedb62cde8db6e46d495bfba2f28bf,"['[i2c,dv] target regfix', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",20.0,4.0,2.0,12.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,22.0,4.0,7.0,0.0,1.0,1.0,100.0,48.0,4.0,49.0,3.0,1.0,1.0,1.0,0.0,2.0,1.0,4.0,1.8125,3.0,0.26530612,0.666666667,0,0.0,1.0,0.0,0.0,0.0
12941,1,26,6241a081149364446bf1dfee3194b910b9ab4e82,"['[dv/xprop] Change code to be more xprop-friendly', '', ""Xprop improves the SV semantics when conditions contain 'X values."", 'Change RTL or DV code to enable more xprop instrumentation.', '', 'Addresses some of #16723', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",15.0,4.0,2.0,12.0,FALSE,"['source', 'other']",10.0,5.0,9.0,0.0,0.0,84.0,100.0,0.0,2.0,10.0,13.0,31.0,19.0,0.0,53.0,2.0,12.0,0.0,0.0,2.0,0.0,0.0,3.0,1.3333334,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,1.0
12942,1,61,df59824a99b5e10f4c3419fc12aced55cf089ee7,"['[i2c] Adjust re-start in host mode', '', '- fixes #16746', '- previously on re-starts, the fsm would cut the low clock pulse short', '  and go directly to start. While there is not technically anything', '  wrong this with this, it does make things inconsistent.', '', '- update the design slightly to always go through the normal clock', '  sequence on restarts.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",21.0,4.0,2.0,12.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,45.0,22.0,11.0,6.0,3.0,0.0,205.0,110.0,0.0,52.0,4.0,0.0,2.0,0.0,0.0,1.0,0.0,2.0,1.1727272,0.0,0.5,1.0,1,0.0,1.0,0.0,0.0,0.0
12944,1,67,2b9e0189de486384b3a88a37e9a6fa31649b848c,"['[dv] Clean up TODOs in dv_lib', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",11.0,3.0,2.0,12.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,0.0,7.0,0.0,5.0,0.0,2.0,3.0,0.0,0.0,16.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.4,0.0,0,0.0,1.0,0.0,0.0,0.0
12949,1,56,a0be685cc6038cb3fbd04b74a783903fb40f9776,"['[chip dv] Implement the E2E JTAG debug and inject tests', '', 'This commit fully implements the E2E ROM based JTAG', 'debug and SRAM code injection tests for DV.', '', 'The JTAG RISCV debugger model is reasonably fully', 'implemented to mimic the GDB->OpenOCD paths (not fully', 'mimic, but close).', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",10.0,0.0,1.0,12.0,FALSE,"['other', 'source']",12.0,6.0,9.0,0.0,0.0,1273.0,106.0,216.0,21.0,101.0,2.0,118.0,50.0,6.0,132.0,4.0,12.0,23.0,2.0,8.0,1.4545455,2.0,36.0,3.6190476,2.1666667,1.0,0.5,0,0.0,1.0,0.0,0.0,1.0
12958,1,67,4aad44dbc7d6e8ebaadfacc1f3f6ae1b36c4a7c1,"['[dv] Address #6628', '', 'The issue #6628 suggests disabling TLUL assertion based on the TLUL interface', ""that it's being tested."", '', 'This is the path of tlul_assert.', '> tb.dut.tlul_assert_device.gen_device', '', 'If we want to support it, we have to enforce a rule that users use `ral_name` as part of', 'the tlul_assert bind name, for example', '`bind uart tlul_assert#(...) tlul_assert_device_uart_reg_block(...);`', '', ""I don't think it's worth doing that, since we only disable tlul_assert when we test tl_error"", ""and tl_intr_err. Perhaps don't make things too compicated."", '', 'Hence, I would like to remove the TODO and close the issue.', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",14.0,3.0,2.0,12.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,0.0,9.0,0.0,9.0,0.0,0.0,0.0,0.0,0.0,38.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.68421054,0.0,0,0.0,1.0,0.0,0.0,0.0
12959,1,67,5030f8e1087dca0379ea5cd5b7c2eb4a7d41cfa8,"['[dv] Remove interrupt suffix and indices support', '', ""We recommend to consolidate interrupts to only a few, so I don't think"", 'we will have more than 32 interrupts for a block.', 'Removing the suffix and indices support to resolve the TODO.', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",15.0,3.0,2.0,12.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,20.0,0.0,5.0,0.0,0.0,92.0,14.0,4.0,76.0,6.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,1.3571428,1.75,0.3026316,0.333333333,0,0.0,1.0,0.0,0.0,0.0
12960,1,67,3e4bf3506e22e45b45b947d5816a7e4c35d0b84c,"['[dv] Resolve TODOs in cip_macros', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",15.0,3.0,2.0,12.0,TRUE,"['doc', 'other', 'source']",32.0,32.0,30.0,0.0,0.0,33.0,51.0,0.0,8.0,0.0,0.0,18.0,9.0,3.0,89.0,2.0,10.0,0.0,0.0,10.0,0.0,0.0,1.0,1.7777778,1.5,0.61904764,0.0,0,1.0,1.0,0.0,0.0,1.0
12961,1,67,8d83ba3d3ab3b7df91bcaf4b9f482c8a24cdf28f,"['[spi_device/dv] Fix regression failures', '', 'Fixed a race condition that was introduced in a recent agent update:', 'the vif.sck_phase/polarity was updated in monnitor, but in the meanwhile, host relied on it', 'to drive, which is too late and host ended up using a wrong value.', '', 'Used a different approach to get the sck_phase/polarity', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",16.0,3.0,2.0,12.0,TRUE,['source'],4.0,1.0,4.0,0.0,0.0,23.0,21.0,0.0,0.0,0.0,0.0,35.0,9.0,2.0,41.0,3.0,3.0,0.0,0.0,0.0,0.0,0.0,2.0,1.2,1.0,0.7027027,1.0,0,0.0,1.0,0.0,0.0,0.0
12964,1,40,fe8458ea305972acf11179c80413c8f6b2d4648c,"['[tl_lc_gate] Add FSM countermeasure labels to instantiating IPs', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",19.0,3.0,2.0,12.0,FALSE,"['source', 'other']",17.0,10.0,5.0,0.0,0.0,79.0,0.0,8.0,0.0,0.0,0.0,24.0,7.0,0.0,145.0,2.0,22.0,0.0,0.0,12.0,0.0,0.0,1.0,1.2857143,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
12973,1,32,a8a4069dd750caaf0bf7d5482ae38e425bfbf055,"['[i2c,dv] host mode regression fix', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",23.0,3.0,2.0,12.0,TRUE,"['other', 'source']",8.0,5.0,6.0,0.0,0.0,51.0,10.0,14.0,1.0,3.0,2.0,37.0,16.0,5.0,39.0,2.0,1.0,0.0,0.0,11.0,0.0,0.0,5.0,1.375,1.0,0.71428573,1.0,0,0.0,1.0,0.0,0.0,1.0
12978,1,67,7411ac9c6fc12949199bfe70fe43e7fd205c7ef3,"['[dv] Address a few TODO in cip_base', '', '1. fix names', 'm_alert_agent_cfg[string] -> m_alert_agent_cfgs[string]', 'm_edn_pull_agent_cfg[] -> m_edn_pull_agent_cfgs[]', '', '2. Remove some addressed TODOs', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",13.0,3.0,2.0,12.0,TRUE,['source'],26.0,15.0,26.0,0.0,0.0,97.0,96.0,4.0,7.0,0.0,0.0,94.0,39.0,11.0,79.0,6.0,2.0,0.0,1.0,0.0,0.0,1.0,3.0,2.1538463,2.75,0.8125,1.0,0,0.0,1.0,0.0,0.0,0.0
12979,1,12,587d8592405d80c64cc7f3e6f173ff60442ec128,"['[dv/kmac] Fix regression error', '', 'Issue #16681 reports an assertion error.', 'The root cause for this error is the entropy wait timer expired.', 'However, in normal cases, the testbench does not intent to trigger the', 'timer expired error. This is because when calculating the min wait time,', 'I did not count for each KMAC requests four entropies.', '', 'So this assertion error should be resolved if the timer expired', 'threshold sets to a larger value.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,2.0,1.0,12.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,3.0,1.0,0.0,0.0,0.0,59.0,14.0,7.0,50.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.2857143,1.1428572,0.42,1.0,1,0.0,1.0,0.0,0.0,0.0
12981,1,32,b654eeec5d16423a4472c0c6dbd5691c67657809,"['[i2c,dv] ack stop test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>', '', 'add extra feed tx fifo data', '', 'change intr name to seq', '', 'mix with nack', '', 'regression clean']",21.0,4.0,1.0,12.0,FALSE,"['other', 'source']",10.0,4.0,8.0,1.0,0.0,302.0,102.0,35.0,8.0,20.0,2.0,97.0,46.0,5.0,48.0,3.0,2.0,5.0,1.0,0.0,3.0,1.0,10.0,3.7714286,3.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
12985,1,67,d378f7b3523c5c8582a2f4af6f8f55db7ad4e813,"['[chip, dv] Fix some tl toggle coverage holes', '', '1. use wildcard to exclude a_address, as rv_dm, ibex names the the TL port like *_tl_d_i/o', ""2. force the ast tl at ast level rather than top_earlgrey's port. This can also test the"", 'connectivity between ast and top_earlgrey, as well as addressing uncover toggle coverage on', 'the AST.', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",16.0,2.0,1.0,12.0,TRUE,"['other', 'source']",4.0,2.0,1.0,0.0,0.0,196.0,196.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,52.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.6,0.0,0,0.0,1.0,0.0,0.0,1.0
12989,1,26,0c564013cb9df978d86f695421a617a3ebad3fad,"['[dv/pwrmgr] Remove scoreboard references from sequences', '', 'Add code in scoreboard to detect events that needed access to the', 'scoreboard from sequences.', '', 'Fixes #16331', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",10.0,2.0,1.0,12.0,FALSE,['source'],10.0,2.0,10.0,0.0,0.0,102.0,137.0,15.0,27.0,5.0,22.0,36.0,10.0,3.0,50.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,7.0,1.5,1.0,0.875,1.0,0,0.0,1.0,0.0,0.0,0.0
12990,1,40,aab7907833cc6c2ba6420672ded03fc12cf7f6ff,"['[prim_sparse_fsm_flop] Make DV statement x-prop safe', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",14.0,2.0,1.0,12.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,2.0,1.0,0.0,0.0,0.0,2.0,0.0,0.0,8.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.375,0.0,0,0.0,1.0,0.0,0.0,0.0
13006,1,61,aef50ddfaf05653aa044eaaa51f4627f6d65372e,"['[i2c] Improve the trigger conditions for ""ack_stop"" interrupt', '', 'Rename to unexpected ack to reflect its function.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",9.0,1.0,1.0,12.0,FALSE,"['doc', 'source', 'other']",15.0,9.0,8.0,0.0,0.0,90.0,85.0,10.0,10.0,1.0,1.0,204.0,107.0,0.0,500.0,3.0,37.0,0.0,0.0,11.0,0.0,0.0,1.0,1.1682243,0.0,0.49019608,1.0,1,1.0,1.0,0.0,0.0,1.0
13008,1,12,5cd41095054e27a4054a078591e51e09599cd5b7,"['[dv/lc_ctrl] Support clk_byp_check', '', 'According to issue #16529, this PR drives ext_clock_en csr before lc', 'transition.', 'This pr also drives this register without an actual lc transition.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",15.0,1.0,1.0,12.0,TRUE,['source'],3.0,2.0,3.0,0.0,0.0,24.0,1.0,2.0,0.0,1.0,0.0,47.0,20.0,0.0,36.0,1.0,2.0,3.0,0.0,0.0,2.3333333,0.0,6.0,1.95,0.0,0.6818182,1.0,1,0.0,1.0,0.0,0.0,0.0
13011,1,12,b84473ba722a54579957dcb7152a35c4bb28b140,"['[dv/lc_ctrl] Fix regression warning', '', 'Fix issue #10258. Fix lc regression warnings.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,1.0,1.0,12.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,3.0,0.0,0.0,0.0,0.0,86.0,15.0,0.0,14.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.1333333,0.0,0.14285715,0.0,0,0.0,1.0,0.0,0.0,0.0
13019,1,67,46b4fdbe9bcd21856353f2748303c1e3721ca66e,"['[dv] Fix freq constraint', '', 'as per the Verilog LRM, for a signed operation all operands must be signed.', 'Cast the freq diff to `int` to fix the constraint issue.', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",11.0,0.0,1.0,12.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,2.0,1.0,0.0,0.0,0.0,20.0,1.0,0.0,48.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.4375,0.0,0,0.0,1.0,0.0,0.0,0.0
13020,1,2,685d43c5abde2abebb28a5aa0a052cf16cd8e8ec,"['[sim] Configure verilated strap sampling to match ASIC', '', 'The configuration for the pinmux was different from the FPGA and ASIC.', 'Make chip_earlgrey_verilator match the other two.', '', 'Signed-off-by: Alexander Williams <awill@google.com>']",15.0,0.0,1.0,12.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,9.0,13.0,0.0,5.0,0.0,0.0,2.0,0.0,0.0,39.0,0.0,4.0,0.0,0.0,4.0,0.0,0.0,1.0,0.0,0.0,0.23076923,0.0,0,0.0,1.0,0.0,0.0,0.0
13023,1,12,ab847f301f5f837266757ea82008ccb0dc37e127,"['[dv/alert_handler] Fix regression failure', '', 'Fix nightly regression failure because the time delay for', '`classX_clr_shadowed` register.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",16.0,0.0,1.0,12.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,30.0,8.0,0.0,0.0,0.0,0.0,96.0,58.0,9.0,17.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,5.0,2.5344827,3.0,0.9411765,1.0,0,0.0,1.0,0.0,0.0,0.0
13025,1,32,b3edf790933b63851d5deb66ca473de780852ccc,"['[i2c,dv] regression fix - csr_rw test', '', 'i2c.OVRD can set scl/sda and causes un-intended interrupt set during', 'random csr_rw test.', 'Clear i2c.OVRD.TXOVRDEN at the end of each csr_rw test round to remove', 'spurious interrupt set error.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",19.0,0.0,1.0,12.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,11.0,0.0,4.0,0.0,0.0,0.0,2.0,0.0,0.0,15.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,0.06666667,0.0,0,0.0,1.0,0.0,0.0,0.0
13029,1,26,2335e46e6e4429f74e68cf1f897f9f62c99b8648,"['[dv/pwrmgr] Add covergroup for rom related inputs', '', 'Create a covergroup to check all rom related inputs that can prevent the', 'pwrmgr to get into the active state.', 'Create cip macros to ease the creation of bins for lc_tx_t and mubi4_t', 'coverpoints.', 'Minor changes for readability and replace a custom function by one provided', 'by cip.', '', 'Fixes #10241', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",20.0,4.0,1.0,12.0,FALSE,['source'],9.0,3.0,9.0,0.0,0.0,89.0,25.0,3.0,0.0,6.0,1.0,30.0,10.0,3.0,49.0,4.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,1.5,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
13030,1,26,4ff6fe7e46e5a8561805535f5b8a8e4290d57420,"['[dv/cov] Exclude coverage of dv-only code', '', 'There is a number of places in the RTL where some code is created', 'exclusively to support SVA, and the code is not synthesized.', 'This code needs to be marked to avoid coverage collection so we', ""don't try to increase its coverage."", 'This PR handles code under `ifdef INC_ASSERT.', '', 'Partially addresses #15423', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",9.0,0.0,1.0,12.0,FALSE,['source'],8.0,4.0,8.0,0.0,0.0,39.0,0.0,36.0,0.0,3.0,0.0,55.0,34.0,1.0,52.0,2.0,12.0,0.0,0.0,3.0,0.0,0.0,1.0,2.0,1.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
13036,1,61,e4699b52f296ed46f652182bf40885dfa13edbaa,"['[i2c] re-name interrupts', '', '- rename tx_empty to tx_stretch.', '  This reflects the new behavior where tx is stretched not just because', '  there is no data, but also because an unhandled write transaction may be', '  waiting.', '', '- rename trans_complete to cmd_complete', '  This aligns the design to the spec, since a transaction is usually', '  start -> stop, whereas a command is start -> restart / stop.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",19.0,3.0,1.0,12.0,FALSE,"['source', 'other']",18.0,10.0,10.0,0.0,0.0,185.0,185.0,15.0,15.0,0.0,0.0,204.0,107.0,3.0,498.0,3.0,37.0,0.0,0.0,11.0,0.0,0.0,2.0,1.8378378,3.0,0.5714286,1.0,0,0.0,1.0,0.0,0.0,1.0
13042,1,32,b7c7b3f237fcf58441c7335f1d3f8bab22561a0e,"['[i2c,dv] remove nonempty check from overflow test', '', 'Due to unpredictable time delay between write tx fifo and', 'read / transfer data from tx fifo, remove fifo nonempty check', 'from this test.', 'Fifo nonempty will be covered by separate test.', 'Also remove stretch ctrl to align with the latest rtl update', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",4.0,2.0,5.0,11.0,FALSE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,5.0,4.0,0.0,0.0,0.0,0.0,81.0,37.0,3.0,46.0,3.0,1.0,1.0,0.0,0.0,1.0,0.0,3.0,1.8378378,3.0,0.23913044,0.666666667,0,0.0,1.0,0.0,0.0,1.0
13044,1,12,05269d0f1c196060cfc702b024c9ed8e61e3377e,"['[dv/chip] Disable alert ping scb default check', '', 'This PR disabled alert_esc_agent ping timeout check in chip-level scb', 'because:', '1). the check is mainly made for block level, so it is not properly', '  configured.', '2). chip level can read out loc_alert_cause register to check ping', '  timeout. It does not need to rely on agent results.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",15.0,4.0,1.0,12.0,FALSE,"['other', 'source']",7.0,5.0,4.0,0.0,1.0,6.0,30.0,2.0,4.0,1.0,2.0,27.0,11.0,0.0,403.0,25.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,2.090909,0.0,0.33333334,0.08,0,0.0,1.0,0.0,0.0,1.0
13045,1,61,c5965e8741bfc425a62da4c40c5c5940f2c5f0f3,"['[i2c] Remove stretch_ctrl register', '', '- remove nonempty interrupt', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",15.0,3.0,1.0,12.0,FALSE,"['source', 'other']",25.0,12.0,13.0,0.0,0.0,566.0,1492.0,342.0,444.0,0.0,117.0,204.0,107.0,3.0,497.0,3.0,37.0,0.0,0.0,11.0,0.0,0.0,2.0,1.8333334,3.0,0.5,1.0,1,0.0,1.0,0.0,0.0,1.0
13048,1,67,f5c5a3302dd37566c4cc97b0533a906995d993c0,"['[chip, dv] Fix SVA errors due to X', '', 'Fixed 2 issues in chip-level sim', '1. In foundry sim, we have different delays for combination pathes.', 'Then, we see CSB and CIO take different to reach spi_host from pads.', ""We used core clk to check CIO is known, which isn't the right clock."", 'Switched to use SPI clock.', '', '2. In founday sim, due to the pullup delay, when no one drives SPI CIO,', 'the pullup may takes some delay to take effect and assign weak high to CIO,', ""which leads to unkown value. However, this unkown value won't be used by either side."", ""Removed checking `passthrough_o.s` is known, as it's an input passed through to spi"", 'device. Changed the SVA to do a connectivity check.', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",12.0,4.0,1.0,12.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,3.0,3.0,0.0,0.0,0.0,14.0,0.0,0.0,36.0,0.0,7.0,0.0,0.0,2.0,0.0,0.0,1.0,0.0,0.0,0.055555556,0.0,0,0.0,1.0,0.0,0.0,0.0
13058,1,12,8f9ad6f06c6a9237ef22666b95075735e86f0467,"['[dv/edn] Fix compile warning', '', 'This PR fixes VCS compile warning:', '1). uvm_hdl_read check results.', '2). Fix interface with undriven ports.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",17.0,3.0,1.0,12.0,TRUE,['source'],5.0,4.0,5.0,0.0,0.0,6.0,12.0,0.0,0.0,0.0,0.0,5.0,1.0,1.0,17.0,0.0,6.0,0.0,0.0,4.0,0.0,0.0,1.0,1.0,1.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
13060,1,4,1e1691552bf6ba9af52d9f10416b5374602a834f,"['[top_earlgrey/dv] Fix waiting for rom_ctrl after reset', '', 'The previous method of waiting for `CFG_REGWEN` of KMAC no longer worked', ""reliably, because it's currently possible that the simulation is"", 'hundreds of cycles before or after the deassertion of reset when the', '`wait_rom_check_done` function is called, so the transition from 0 to 1', 'of `CFG_REGWEN` can no longer be reliably detected with CSR spinwaits.', '', 'Instead, we now wait for digest 0 in the rom_ctrl registers to become', 'non-zero, which happens only after the post-reset rom_ctrl checks have', 'completed.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",14.0,3.0,1.0,12.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,7.0,2.0,4.0,0.0,0.0,17.0,1.0,0.0,78.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.012820513,0.0,0,0.0,1.0,0.0,0.0,0.0
13061,1,32,fae4230ae53aedd41ca63f1ba82ee54b56a2dffe,"['[flash_ctrl,chip] fix chip_sw_flash_crash_alert failure', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",3.0,4.0,1.0,12.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,4.0,11.0,0.0,1.0,1.0,0.0,80.0,1.0,0.0,49.0,2.0,12.0,0.0,0.0,4.0,0.0,0.0,1.0,1.0,0.0,0.6666667,0.0,0,0.0,1.0,0.0,0.0,0.0
13062,1,18,bf8a8ddefc76d8520dc74d1d5d207fe7ac3bc648,"['[chip/scrap] implemented SW side for chip_lc_scrap', '', 'Signed-off-by: Dror Kabely <dror.kabely@opentitan.org>']",20.0,0.0,4.0,11.0,FALSE,['source'],2.0,2.0,1.0,0.0,0.0,107.0,80.0,22.0,6.0,11.0,0.0,4.0,0.0,0.0,4.0,0.0,0.0,0.0,0.0,3.0,0.0,0.0,3.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
13063,1,61,0b27b8f480844ca399869b2693b15ca95c00cc59,"['[i2c] Do not make timeouts persist.', '', 'After timeout (and interrupt triggered), recount the timeout period', 'again instead of allowing it to immediately re-trigger.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",16.0,1.0,5.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,8.0,0.0,3.0,0.0,0.0,0.0,205.0,108.0,0.0,46.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.1666666,0.0,0.4347826,1.0,0,0.0,1.0,0.0,0.0,0.0
13068,1,12,c547d6344269e0c2750376ecf7fc6e3d9c1fa0cd,"['[dv/edn] Fix regression illegal bin failure', '', 'this pr fixes regression failure regarding the recent update on CSRNG', 'agent illegal bins.', 'The `sts` is a random input for EDN and thus agent can randomly drive', 'true or false.', 'There is a constraint in CSRNG side that sts will also be pass if it is', 'genbits command. But since it has no effect on EDN side, I think it', 'might be better to keep it driving random values.', 'So I separate coverage collection for host and device agent.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",10.0,3.0,1.0,12.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,47.0,18.0,5.0,1.0,5.0,1.0,5.0,2.0,0.0,7.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,4.0,1.0,0.0,0.5714286,1.0,0,0.0,1.0,0.0,0.0,0.0
13069,1,26,e0ebd5dfecd92b106b4610d4a64244632733493f,"['[dv/pwrmgr] Fix occasional failures and improve coverage', '', 'Add missing illegal bins to coverage groups.', 'Remove unnecessary assertion disables.', 'Fixes some loose ends in sequences that caused occasional failures.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",23.0,2.0,5.0,11.0,TRUE,"['other', 'source']",18.0,5.0,15.0,1.0,1.0,98.0,102.0,16.0,9.0,1.0,3.0,76.0,23.0,3.0,78.0,4.0,2.0,0.0,0.0,16.0,0.0,0.0,1.0,1.5,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
13071,1,32,46d0948d8e6d973786ecb0da39e7faf5e8e27ad2,"['[i2c,dv] Host timeout interrupt test', '', 'Host timeout is created by pausing scl drive from the i2c driver.', 'Once pause is requested from sequence, driver wait for', ""'active drive period - between transaction start and stop' and stop"", ""when scl is high for a 'host_scl_pause_cyc' clock cycles."", 'After driver acknowledged pause, sequence wait for HostTimeout interrupt', 'set and clear it.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>', '', '[dv,i2c] target timeout test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",19.0,4.0,3.0,11.0,FALSE,"['other', 'source']",8.0,4.0,6.0,1.0,0.0,107.0,7.0,18.0,2.0,9.0,0.0,82.0,36.0,3.0,43.0,2.0,1.0,0.0,0.0,2.0,0.0,0.0,2.0,1.8333334,3.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
13073,1,67,67ee4376ba1dcc9e58cc8da24a1fa24d0b00423a,"[""[spi_device/dv] Update seq to not test polariy/phase = 'b11"", '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",16.0,1.0,4.0,11.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,2.0,11.0,1.0,3.0,0.0,1.0,75.0,15.0,2.0,46.0,2.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0666667,1.0,0.925,1.0,1,0.0,1.0,0.0,0.0,0.0
13078,1,65,64b32daa3cd66f289f902ba673dbc1f82152f200,"['[test] Verify the data transmission over I2C', '', 'Co-authored-by: Andreas Kurth <adk@lowrisc.org>', 'Signed-off-by: Vladimir Rozic <vrozic@lowrisc.org>']",9.0,3.0,3.0,10.0,FALSE,"['source', 'other']",8.0,5.0,4.0,2.0,0.0,295.0,13.0,46.0,0.0,42.0,1.0,14.0,7.0,0.0,396.0,24.0,0.0,7.0,0.0,0.0,2.142857,0.0,14.0,2.142857,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
13084,1,0,63686d93098138defd823b20b28be0974d2e4fd9,"['[sysrst_ctrl/cov] SYSRST_CTRL FSM coverage fix', '', 'Make it possible to be wait_cycles == set_timer + 1 in', 'sysrst_ctrl_edge_detect test to see a transition from', 'DetectSt to IdleSt in sysrst_ctrl_detect instantiations.', '', 'Signed-off-by: Abdullah Varici <abdullah.varici@lowrisc.org>']",17.0,4.0,4.0,11.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,17.0,11.0,3.0,0.0,1.0,1.0,15.0,2.0,0.0,7.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.14285715,0.0,0,0.0,1.0,0.0,0.0,0.0
13097,1,0,0c596da4150e075fae199187dd0c22ae3f7aa467,"['[sysrst_ctrl/cov] Fix sysrst_ctrl_combo_intr_status_cg coverage', '', ""This increases the coverage for 'sysrst_ctrl_combo_detect_action_cg' to approx"", '90%. It was due to missing sampling of intr_actions for covergroup. Also', 'added more randomization by increasing num_trans.', '', 'Signed-off-by: Abdullah Varici <abdullah.varici@lowrisc.org>']",15.0,0.0,4.0,11.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,3.0,0.0,0.0,1.0,0.0,24.0,4.0,0.0,9.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.5,0.0,0.11111111,0.0,0,0.0,1.0,0.0,0.0,0.0
13099,1,62,a0602acd967eae230ab77f2c3122447633f1ada1,"['[rom_e2e,dv] move lc_state array to `chip_common_pkg`', '', 'Signed-off-by: Timothy Trippel <ttrippel@google.com>']",23.0,1.0,5.0,11.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,7.0,7.0,0.0,0.0,1.0,1.0,1.0,0.0,0.0,14.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
13103,1,9,3bf94b7acb3280ffc4326aca459627c8b646f55b,"['[prim] Reset assertion improvement', '', 'Previous assertion was only allowing resets to happen in a single', 'clock window. This commit makes it more flexible by checking the', 'reset flag not getting high until other reset flag also drops.', '', 'Signed-off-by: Canberk Topal <ctopal@lowrisc.org>']",10.0,2.0,5.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,17.0,8.0,0.0,13.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.125,0.0,0.07692308,0.0,0,0.0,1.0,0.0,0.0,0.0
13104,1,32,b55d205521cfe7c782ca23c15da99906c60b0b85,"['[i2c,dv] host mode regression fix', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",23.0,0.0,4.0,11.0,TRUE,"['other', 'source']",5.0,4.0,3.0,0.0,0.0,20.0,11.0,8.0,0.0,2.0,0.0,22.0,4.0,2.0,36.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,3.0,1.0,1.0,0.6666667,1.0,0,0.0,1.0,0.0,0.0,1.0
13105,1,0,fde91edd9b6e0130e0659c616d5d2418b8e69465,"['[sysrst_ctrl/cov] Fix SYSRST_CTRL FSM coverage', '', 'Increase the possibility of *_cycles = *_timer + 1 in', 'sysrst_ctrl_ultra_low_pwr test to see a transition from DetectSt', 'to IdleSt in sysrst_ctrl_ulp.*_sysrst_ctrl_detect FSM blocks.', '', 'Check wakeup only when *_cycles > *_timer + 1.', '', 'Signed-off-by: Abdullah Varici <abdullah.varici@lowrisc.org>']",12.0,2.0,4.0,11.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,14.0,8.0,3.0,0.0,0.0,0.0,2.0,0.0,0.0,8.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,0.125,0.0,0,0.0,1.0,0.0,0.0,0.0
13106,1,47,14c36927946721b752d2f3881d4fbffa992db8b9,"['[kmac] Fix usage of sideload key if masking is disabled', '', 'Previously, only Share 0 for the sideload key (always provided in masked', 'form) was used despite the KMAC documentation stating: ""KeyMgr provides', 'the sideloaded key in two-share masked form regardless of the', 'compile-time parameter EnMasking. If EnMasking is not defined, the KMAC', 'merges the shared key to the unmasked form before uses the key.""', '', 'This commit fixes the RTL to XOR the two shares for the unmasked design', 'and align the RTL with the documentation. The masked design is not', 'affected.', '', 'This is related to lowRISC/OpenTitan#16550 and reverts commit', 'ded4e7a4200a81ec18f9636f10b5542f1490af23 .', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",14.0,3.0,4.0,11.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,2.0,7.0,0.0,1.0,0.0,0.0,190.0,123.0,17.0,81.0,0.0,3.0,0.0,0.0,1.0,0.0,0.0,2.0,4.9593496,3.3529413,0.08108108,0.0,0,0.0,1.0,0.0,0.0,0.0
13110,1,40,10d6e41577f6602010c342cf8575cd71f62029f6,"['[prim_mubi*_sync] Remove clk/rst tie-offs to improve coverage', '', 'See #16586', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",17.0,0.0,4.0,11.0,FALSE,['source'],4.0,4.0,4.0,0.0,0.0,14.0,14.0,4.0,6.0,0.0,0.0,46.0,6.0,1.0,132.0,0.0,27.0,0.0,0.0,4.0,0.0,0.0,1.0,1.5,2.0,0.7692308,0.0,0,0.0,1.0,0.0,0.0,0.0
13113,1,30,7a661ea0f33401005128a5e2cd6564826047268e,"['[ast] Update OS ADC model to check channels connectivity', '', 'Signed-off-by: Jacob Levy <jacob.levy@nuvoton.com>']",14.0,2.0,4.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,15.0,5.0,0.0,2.0,1.0,0.0,1.0,0.0,0.0,2.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
13116,1,40,fbb09b7742c73e07c438b9ad86b3c4b100d7e83f,"['[sysrst_ctrl] Fix CSR layout bug', '', 'Fix #16519', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",15.0,0.0,4.0,11.0,TRUE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,36.0,36.0,7.0,7.0,0.0,0.0,4.0,1.0,0.0,27.0,1.0,8.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,0.0,0.6666667,0.0,0,0.0,1.0,0.0,0.0,1.0
13120,1,55,37dc910e1b3d80202a94d45f5381ed46d8e6e4ae,"['[chip,dv] Call pre_dut_init() before memories backdoor access', '', 'Signed-off-by: Sharon Topaz <sharon.topaz@nuvoton.com>']",16.0,1.0,5.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,17.0,1.0,0.0,77.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.038961038,0.0,0,0.0,1.0,0.0,0.0,0.0
13121,1,25,d20fe23d160fea56980790b8d43a73c80e25855c,"['Update lowrisc_ibex to lowRISC/ibex@9696b80c', '', 'Update code from upstream repository', 'https://github.com/lowRISC/ibex.git to revision', '9696b80c88250afeb57b866e39c032f2f47478f1', '', '* [doc] Add V2/V2S checklists and declare V2S (Greg Chadwick)', '* [dv] Add more code coverage waivers (Greg Chadwick)', '* [dv] Add new test to help hit pmp_wr_exec_region cross (Greg', '  Chadwick)', '* [fcov] Add coverage for making PMP regions executable. (Greg', '  Chadwick)', '* [dv] Add instruction stream to toggle Ibex specific features (Greg', '  Chadwick)', '* Update google_riscv-dv to google/riscv-dv@68ab823 (Greg Chadwick)', '* [dv] Add coverage waivers (Greg Chadwick)', '* [dv] Coverage flow fixes (Greg Chadwick)', '* [dv] Increase timeout on riscv_debug_triggers_test (Greg Chadwick)', '* [dv] Add pass on timeout option (Greg Chadwick)', '* [fcov] Add missing security related coverpoints (Greg Chadwick)', '* [doc] Add security countermeasure to coverpoint mapping (Greg', '  Chadwick)', '* [dv, icache] Add functional coverage (Greg Chadwick)', '* [doc] Add coverage plan to ICache dv documentation (Greg Chadwick)', '* [rtl] Flush pipe on MSECCFG CSR write (Greg Chadwick)', '* [dv] Add direct instruction stream to hit pmp boundary cross', '  coverage (Greg Chadwick)', '* [dv] Various fcov fixes and tweaks (Greg Chadwick)', '', 'Signed-off-by: Greg Chadwick <gac@lowrisc.org>']",7.0,1.0,5.0,11.0,FALSE,"['doc', 'source', 'config', 'other']",28.0,14.0,11.0,7.0,0.0,1329.0,41.0,36.0,0.0,120.0,2.0,62.0,27.0,4.0,47.0,0.0,3.0,12.0,0.0,2.0,1.8333334,0.0,15.0,2.7407408,3.0,1.0,0.0,0,1.0,1.0,0.0,1.0,1.0
13122,1,26,81bf4676745b84b7304a0454f2fa82b2d18cc600,"['[dv,top-level] Tighten chip_sw_pwrmgr_random_sleep_power_glitch_reset', '', ""Reduce the delay for main glitch reset so it doesn't end up occurring"", 'past the concurrent normal or deep sleep resets, or the test setup', 'cannot handle the situation and ends up without a way to wake up the', 'device.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",14.0,2.0,4.0,11.0,FALSE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,4.0,2.0,0.0,0.0,0.0,0.0,9.0,1.0,2.0,390.0,24.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,1.0,0.25,0.125,0,0.0,1.0,0.0,0.0,1.0
13131,1,40,407d32b4264b02d5821b21be9d178265be9e06d5,"['[rstmgr_cnsty] Do not hold child handshake under reset', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",18.0,3.0,3.0,11.0,FALSE,"['source', 'other']",5.0,3.0,3.0,0.0,0.0,76.0,45.0,6.0,2.0,4.0,1.0,20.0,15.0,0.0,15.0,0.0,6.0,2.0,0.0,3.0,1.0,0.0,2.0,1.6666666,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,1.0
13135,1,2,e75d935d568be1ef40166564d8dd28128dc061e8,"['[dv] Fix up errors in chip_sw_power_sleep_load', '', 'Add missing run mode for chip_sw_power_sleep_load. The missing', 'configuration prevented successful simulation, as required', 'dependencies (like OTP generation) were not produced.', '', 'Add randomization of the sleep parameters, and test that the plusargs', 'are provided before attempting to get their value.', '', 'Signed-off-by: Alexander Williams <awill@google.com>']",10.0,1.0,4.0,11.0,TRUE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,50.0,31.0,0.0,0.0,4.0,1.0,9.0,0.0,0.0,387.0,24.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.5,1.0,1,0.0,1.0,0.0,0.0,1.0
13137,1,25,042513a711de667eb70403822ff1a631f0d76c27,"['[dv, alert_handler] Disable some constraints for escalate sequences', '', 'Without disabling these constraints the escalate sequences rarely', 'trigger an escalation.', '', 'Signed-off-by: Greg Chadwick <gac@lowrisc.org>']",20.0,4.0,4.0,11.0,FALSE,['source'],4.0,2.0,4.0,0.0,0.0,20.0,0.0,0.0,0.0,4.0,0.0,2.0,0.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
13139,1,25,5af4ad37777f38efc31c579efce649dddaa2541b,"['[dv] Fix typo in ibex port name', '', 'Signed-off-by: Greg Chadwick <gac@lowrisc.org>']",11.0,4.0,4.0,11.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,36.0,17.0,1.0,6.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.7058823,2.0,0.33333334,0.0,0,0.0,1.0,0.0,0.0,0.0
13140,1,38,04af4e61412bfda84aaa90bdb40668d3e22ce3a5,"['[edn] Add extra stable error state assert', '', 'Signed-off-by: Marno van der Maas <mvdmaas+git@lowrisc.org>']",11.0,2.0,4.0,11.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,4.0,2.0,0.0,0.0,0.0,0.0,33.0,14.0,0.0,19.0,1.0,1.0,0.0,0.0,1.0,0.0,0.0,1.0,1.2142857,0.0,0.11764706,1.0,1,0.0,1.0,0.0,0.0,0.0
13144,1,38,06c905e99b6b83a5cdcf67d2873c46f575ced825,"['[csrng] Assert that error states imply error output', '', 'Signed-off-by: Marno van der Maas <mvdmaas+git@lowrisc.org>']",12.0,2.0,4.0,11.0,FALSE,['source'],4.0,1.0,4.0,0.0,0.0,10.0,1.0,4.0,0.0,0.0,0.0,31.0,21.0,0.0,30.0,1.0,2.0,0.0,0.0,1.0,0.0,0.0,1.0,3.8095238,0.0,0.15384616,1.0,0,0.0,1.0,0.0,0.0,0.0
13146,1,32,f517f2dc3fdd82a0eeb9774395673151dd611ca9,"['[dv,i2c] host_perf failure fix', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",21.0,2.0,4.0,11.0,TRUE,"['other', 'source']",6.0,3.0,5.0,0.0,0.0,21.0,15.0,1.0,2.0,0.0,1.0,82.0,36.0,3.0,42.0,1.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,3.7714286,3.0,0.5,1.0,0,0.0,1.0,0.0,0.0,1.0
13153,1,47,b39a7feb9f45ee18ec6e504e3d0038c386d5ea5f,"['[csrng, dv] Add uninstantiate command to csrng_alert test', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",23.0,1.0,4.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,7.0,0.0,1.0,0.0,1.0,0.0,3.0,0.0,0.0,14.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.2857143,0.0,0,0.0,1.0,0.0,0.0,0.0
13172,1,12,6e49b68870c3e6126f80e811e73b716dc02267c6,"['[dv/kmac] Fix unmasked regression err', '', 'This PR fixes kmac unmasked regression error from PR #14178.', 'The RTL changes the key masking for register input only, but the DV', 'changes impacts the sideload key as well.', 'So this PR adds a logic to gate key masking if it is sideload key.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",15.0,1.0,4.0,11.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,1.0,1.0,0.0,0.0,0.0,191.0,124.0,17.0,80.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,4.959677,3.3529413,0.375,0.0,0,0.0,1.0,0.0,0.0,0.0
13173,1,9,11351ac3adb3b120a7fc1ee975672118c5e2ebd6,"['[csrng,dv] Coverage hole fixes for sw_cmd_sts CSR', '', 'We need to sample while waiting for the request being done to catch', 'not ready state in the register. Also, implemented a new function to', 'force sts output of SW app to see that part of the register field can', 'also be set...', '', 'Signed-off-by: Canberk Topal <ctopal@lowrisc.org>']",16.0,1.0,4.0,11.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,23.0,0.0,9.0,0.0,3.0,0.0,48.0,14.0,7.0,32.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,2.1111112,1.7142857,0.22222222,0.0,0,0.0,1.0,0.0,0.0,0.0
13176,1,67,908d975e6e2d0fb3aafc4d1ae81c1fbac361ea56,"['[chip, dv] Fix X detected in chip_csr_hw_reset', '', 'Some of chip pins are driven X, when we enable them for wakeup via writing', 'WKUP_DETECTOR_EN, the X will be propagated to everywhere.', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",11.0,1.0,4.0,11.0,TRUE,"['source', 'other']",4.0,3.0,1.0,0.0,0.0,10.0,5.0,2.0,0.0,1.0,0.0,4.0,0.0,0.0,64.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.24324325,0.0,0,0.0,1.0,0.0,0.0,1.0
13177,1,12,ed43b2d75749d36ff9a79f393864a35021e8bba6,"['[dv/lc_ctrl] Fix sec_cm error', '', 'This PR fixes regression lc_ctrl_sec_cm error.', 'When lc_ctrl goes to Scrap state, two of the prim_flop errors are gated.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",14.0,1.0,4.0,11.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,36.0,26.0,2.0,1.0,1.0,0.0,10.0,1.0,0.0,10.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,4.0,1.0,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
13178,1,4,8382e8200e9fab8cae7a88057526dd6ebbd7a51e,"['[csrng/dv] Extend `csrng_cmds` test to randomly disable and re-enable CSRNG', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",18.0,0.0,3.0,11.0,FALSE,['source'],4.0,4.0,4.0,0.0,0.0,180.0,22.0,20.0,0.0,28.0,0.0,18.0,5.0,3.0,44.0,0.0,6.0,1.0,1.0,5.0,1.0,1.0,7.0,1.4,1.0,0.1,0.0,0,0.0,1.0,0.0,0.0,0.0
13185,1,4,36e1896b1981ae8122c36e5ad2f140d5e79519d7,"['[csrng/rtl] Fix disable value of `entropy_src` FFs in `csrng_core`', '', 'The `entropy_src_seed_q` and `entropy_src_fips_q` FFs are currently not', 'cleared on disable.  This means their value for the first command is', 'wrong, as the RTL relies on them being zero to correctly handle', '*Instantiate* commands that do not use entropy from `entropy_src`: The', 'first *Instantiate* after re-enable does not have `cmd_entropy_avail`', 'yet, and if `flag0[1]` is set, the previous value of the seed and the', 'FIPS bit in those registers gets used instead of all-zeroes.  If the', 'previous value is also all-zeroes, there is no difference and this case', 'is handled correctly.  If the previous value is non-zero, this case is', 'handled incorrectly.', '', 'This commit fixes that problem by making the value after re-enable of', 'those registers equal to their value after reset.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",9.0,1.0,4.0,11.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,1.0,0.0,0.0,0.0,0.0,12.0,0.0,0.0,64.0,0.0,14.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,0.03125,0.0,0,0.0,1.0,0.0,0.0,0.0
13187,1,12,e81c6e1f34bf29569e71b15e572534f982a458bc,"['[dv/lc_ctrl] Fix lc_ctrl regression failure', '', 'There are lc_ctrl regression failure regarding comparing with X output.', 'The issue is the index of EscalationSt should use the decoded version.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",12.0,1.0,4.0,11.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,42.0,14.0,0.0,35.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,1.2857143,0.0,0.42857143,0.0,0,0.0,1.0,0.0,0.0,0.0
13188,1,32,82b2e8940bb20d8fdf10c48589a680e83f016527,"['[i2c,dv] host mode regression fix', '', ""Revert previous refactoring for 'host_send_trans'"", '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",18.0,1.0,4.0,11.0,TRUE,"['source', 'other']",9.0,3.0,8.0,0.0,0.0,21.0,24.0,4.0,0.0,1.0,1.0,82.0,36.0,3.0,41.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.8333334,3.0,0.6,1.0,0,0.0,1.0,0.0,0.0,1.0
13191,1,28,672dde58672d360bff128d6fac45ccce10263dcb,"['[spi_host/dv] Refactor spi_agent cmd_rsp_seq state machine', '', 'Signed-off-by: Harry Callahan <hcallahan@lowrisc.org>']",14.0,4.0,3.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,68.0,82.0,13.0,12.0,9.0,5.0,17.0,3.0,0.0,10.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,14.0,1.3333334,0.0,0.2,0.0,0,0.0,1.0,0.0,0.0,0.0
13193,1,67,c2492b947ad79578d05f4b35dc8f7f99ef2db079,"['[dv] Increase MAX_CYCLE to 30 in sec_cm SVA', '', 'Addressed [comment]https://github.com/lowRISC/opentitan/issues/16416#issuecomment-1320408800)', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",15.0,4.0,3.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,19.0,15.0,0.0,0.0,1.0,0.0,0.0,0.0,0.0,10.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.3,0.0,0,0.0,1.0,0.0,0.0,0.0
13194,1,70,8593490fbe22b7743e8392cf773519c389b42655,"['Test AES sideload key is correctly used by AES core', '', 'Tests whether keymgr AES sideloading works correctly by comparing the result of a 256-bit AES block encryption operation (using the AES sideload key) with the equivalent computation (using a C model of the AES) - issue #14141', '', 'Signed-off-by: {Ghada Dessouky} <gdessouky@google.com>']",14.0,1.0,2.0,11.0,TRUE,"['source', 'other']",10.0,5.0,4.0,2.0,1.0,271.0,165.0,10.0,0.0,15.0,0.0,11.0,0.0,0.0,385.0,23.0,0.0,0.0,0.0,45.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
13195,1,47,b15fa805be3bae4528310e614372d91761faef28,"['[csrng, dv] Adjust max genbits_ready delay to hit genbits_depth_cross cp', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",15.0,1.0,4.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,7.0,1.0,6.0,0.0,0.0,0.0,2.0,0.0,0.0,9.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.11111111,0.0,0,0.0,1.0,0.0,0.0,0.0
13196,1,38,932177ea6058150343f77a17d55c4336de8605f2,"['[csrng/rtl] Ignor SW app for HW exception status', '', 'Signed-off-by: Marno van der Maas <mvdmaas+git@lowrisc.org>']",12.0,1.0,4.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,12.0,0.0,0.0,63.0,0.0,14.0,0.0,1.0,5.0,0.0,1.0,3.0,0.0,0.0,0.015873017,0.0,0,0.0,1.0,0.0,0.0,0.0
13200,1,26,4d991c505ad6f0bd9b03967652d722a9909fe6c6,"['[dv/rstmgr_cnsty_chk] Add exclusion files in sim_cfg', '', 'The exclusion files are already merged. Mention them in sim_cfg.', '', 'Fixes #9314', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",11.0,5.0,3.0,11.0,FALSE,['source'],2.0,2.0,1.0,0.0,0.0,17.0,8.0,0.0,0.0,0.0,0.0,9.0,0.0,6.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,1.0,0.33333334,0.0,0,0.0,1.0,0.0,0.0,0.0
13201,1,47,0986f40632fbc6f8484f429ee037cfe219e6f15d,"['[csrng, dv] Tune fatal_err distribution for csrng_intr test', '', 'Similar to commit 935b9fab9f20eada99d0b9b7269856de1da18281 which tuned', 'the err_code distribution for the csrng_err test, this commit tunes', 'the distribution of fatal_err used in the csrng_intr test.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",9.0,1.0,4.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,9.0,2.0,5.0,2.0,0.0,0.0,15.0,5.0,3.0,42.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.4,1.0,0.0952381,0.0,0,0.0,1.0,0.0,0.0,0.0
13204,1,68,196d9ebce56dd166452fd10af9cb0e26fe6bc06c,"['[chip level] test for chip_sw_power_sleep_load', '', 'Signed-off-by: Yehuda Bahar <yehuda.bachar@nuvoton.com>']",9.0,3.0,3.0,11.0,FALSE,"['source', 'other']",7.0,4.0,2.0,2.0,0.0,563.0,6.0,12.0,0.0,18.0,0.0,14.0,0.0,0.0,384.0,22.0,0.0,0.0,0.0,0.0,0.0,0.0,14.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
13205,1,40,aff117347a6e8a9167589fe4c025294846e5c4f0,"['[test] Updates to chip_sw_flash_rma_unlocked test', '', 'As discussed in #15911, this adds more readout checks through', 'the LC JTAG. It also makes the RMA transition request more realistic', 'by initiating it via the LC TAP, and by leveraging the status CSR in', 'to determine whether the transition is done or not (instead of', 'using a hierarchical signal probe into the DUT).', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",23.0,3.0,3.0,11.0,FALSE,"['source', 'other']",5.0,3.0,3.0,0.0,0.0,145.0,74.0,18.0,7.0,15.0,7.0,59.0,21.0,6.0,124.0,3.0,0.0,0.0,0.0,43.0,0.0,0.0,5.0,3.6190476,2.1666667,0.25,0.0,0,0.0,1.0,0.0,0.0,1.0
13208,1,18,bdcc993a2487e08bac63594a8df0870a63e3606a,"['[dv/top_earlgrey] added regression for chip_sw_lc_ctrl_scrap test', '', 'Signed-off-by: Dror Kabely <dror.kabely@opentitan.org>']",15.0,3.0,3.0,11.0,FALSE,"['source', 'other']",9.0,5.0,2.0,0.0,2.0,224.0,223.0,9.0,21.0,5.0,6.0,58.0,20.0,6.0,383.0,22.0,0.0,0.0,0.0,3.0,0.0,0.0,3.0,3.6,2.1666667,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
13212,1,2,3904792e098995840ff1398a82515fe67c27d8b4,"['[dv/top_earlgrey] Add test for uploaded flash commands', '', 'Add the option to the software to have write commands uploaded to', 'software instead of passed through. Use interrupts to trigger the', 'software respones, and have software copy the command out.', '', 'The virtual sequence checks that commands get uploaded as required and', 'that the SPI device agent receives all the appropriate commands, whether', 'they are copied out or passed through.', '', 'Signed-off-by: Alexander Williams <awill@google.com>']",8.0,1.0,2.0,11.0,FALSE,"['source', 'other']",9.0,5.0,4.0,1.0,0.0,673.0,29.0,50.0,0.0,16.0,0.0,54.0,18.0,6.0,380.0,22.0,0.0,9.0,1.0,42.0,1.5555556,2.0,16.0,3.2222223,2.1666667,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
13216,1,26,3da48dc628793270dd871352d8b41b7a38b96487,"['[dv/pwrmgr] Reshape SVAs to avoid need for specialization', '', 'The pwrmgr SVAs need to be shuffled to avoid unnecessary SVAs', 'bound at different unit levels or top level.', 'Break some SVA interfaces into multiple ones.', 'The pwrmgr_ast SVAs are really useless at the unit level.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",11.0,0.0,3.0,11.0,FALSE,"['other', 'source']",19.0,9.0,15.0,2.0,2.0,248.0,244.0,40.0,49.0,30.0,16.0,29.0,2.0,3.0,76.0,4.0,6.0,2.0,0.0,4.0,1.0,0.0,3.0,1.0,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
13217,1,4,51acfe4c786293be9045976589a55c73eecb3f64,"['[dv_macros] Kill live assertions when disabling in `DV_ASSERT_CTRL`', '', '`DV_ASSERT_CTRL` currently disables assertions but does not kill', 'assertion instances that are already live, i.e., for which the', 'preconditions have been met but the sequence has not terminated yet.', 'Thus, when assertions are later re-enabled, assertions that survived', 'between disabling and re-enabling can still fail.', '', 'This commit extends `DV_ASSERT_CTRL` to kill assertions when disabling', 'them.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",18.0,0.0,3.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,42.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.023809524,0.0,0,0.0,1.0,0.0,0.0,0.0
13220,1,47,7dd9dccccf78a99f9d039bdb42e243ca9cde8ccf,"['[csrng, dv] Add additional CMD FIFO read coverpoints', '', 'This commit adds addtional coverpoints for read side of the CMD FIFOs.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",17.0,0.0,3.0,11.0,FALSE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,42.0,11.0,15.0,0.0,0.0,0.0,3.0,1.0,0.0,22.0,0.0,1.0,0.0,0.0,6.0,0.0,0.0,1.0,1.0,0.0,0.31578946,0.0,0,0.0,1.0,0.0,0.0,1.0
13223,1,26,21db8a1708191d19ffa2510e9d055c0a9bc7417b,"['[dv/rstmgr] Add stimulus with multiple resets bits set', '', 'Test the reset_info register captures all transitions in rstreqs_i during', 'a reset event.', 'Test scenarios with both software and hardware resets during a reset event.', '', 'Fixes #11161', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",4.0,5.0,3.0,11.0,FALSE,['source'],7.0,1.0,7.0,0.0,0.0,236.0,182.0,7.0,7.0,12.0,6.0,29.0,11.0,0.0,43.0,1.0,0.0,7.0,0.0,0.0,1.5,0.0,12.0,1.1818181,0.0,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
13224,1,25,8ef845b4d5a7d90fb5acb394869e9bfdb49e5cd9,"['[dv] Fix chip_sw_rv_core_ibex_lockstep', '', 'Adjusts the conditions for expecting a glitch following an icache tag', 'read corruption. The icache checks ECC across all ways for any valid', 'lookup. The hit signal is only relevant to ECC checking when a hit has', 'occurred (which then runs the ECC check on the data).', '', 'Fixes #16423', '', 'Signed-off-by: Greg Chadwick <gac@lowrisc.org>']",16.0,0.0,3.0,11.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,9.0,1.0,0.0,0.0,0.0,0.0,36.0,17.0,1.0,5.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.7058823,2.0,0.2,0.0,0,0.0,1.0,0.0,0.0,0.0
13226,1,38,943ada2193860db2db90439ae581bc9405336478,"['[csrng/dv] Add asserts to guarantee error states are stable', '', 'Signed-off-by: Marno van der Maas <mvdmaas+git@lowrisc.org>']",9.0,0.0,3.0,11.0,FALSE,['source'],4.0,1.0,4.0,0.0,0.0,15.0,2.0,8.0,0.0,0.0,2.0,31.0,21.0,0.0,29.0,1.0,2.0,0.0,0.0,1.0,0.0,0.0,1.0,3.8095238,0.0,0.12,1.0,1,0.0,1.0,0.0,0.0,0.0
13230,1,47,935b9fab9f20eada99d0b9b7269856de1da18281,"['[csrng, dv] Tune err_code distribution for csrng_err test', '', 'This commit tunes the err_code distribution for the csrng_err and', 'csrng_intr test to improve functional coverage numbers. This is useful', 'as for many error codes, actually multiple error sources are collected', 'in the same error bit. For example, aes_cipher_sm_err collects errors', 'from 4 distinct countermeasures of which each can be triggered in three', 'different logic rails. Similarly, every FIFO can experience 3 different', 'errors (write, read, state).', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",16.0,4.0,3.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,12.0,0.0,6.0,0.0,1.0,0.0,15.0,5.0,3.0,41.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.4,1.0,0.07317073,0.0,0,0.0,1.0,0.0,0.0,0.0
13248,1,56,ac433bc602dd6a9416ad6e4556670c8153eda2b4,"['[chip dv] Implement and use JTAG RV debugger model', '', 'The debugger model is built on top of JTAG DMI agent. It', 'will eventually provide all debugging capabilities required', 'to adequately test the chip.', '', 'In this commit, it provides ability to execute abstract register', 'access command to read and write CPU registers (abstract memory', 'access and quick access commands are unsuported in the PULP', 'implementation), enter debug mode, issue halt request, resume', 'request and ndm reset request. The SBA access methods that', 'originally lived in a separate sba_access_utils_pkg are moved', 'into the model so that everything is in one place. 2 new SBA', 'access methods have been added for convenience.', '', 'The sba_access_reg_frontdoor uses the debugger handle to run', 'the SBA access method for chip level CSR reads and writes. This', 'unlocks the ability to read and write the full chip CSRs over SBA', 'by using our existing CSR utility methods.', '', 'Finally, the `chip_sw_rv_dm_ndm_reset_when_cpu_halted` test', 'sequence is updated to use the debugger to demonstrate the', 'abstract register access command and the SBA frontdoor method.', '', 'The chip_if now has additional probes into the CPU registers to', 'cross check what we read from the debugger matches the probed', 'value.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",17.0,2.0,3.0,11.0,TRUE,"['doc', 'source', 'other']",18.0,7.0,14.0,3.0,1.0,846.0,261.0,174.0,55.0,83.0,19.0,80.0,16.0,2.0,379.0,22.0,12.0,16.0,2.0,42.0,1.8125,1.5,41.0,2.6666667,1.5,1.0,0.5,0,1.0,1.0,0.0,0.0,1.0
13250,1,32,712f958c88de210ab8f265728ed6cda171f03ede,"['[i2c,dv] interrupt test part2', '', 'Target mode interrupt test and add drooling tx fifo write.', 'Drooling_tx_fifo_write is called upon receiving read command', 'from acq fifo.', 'When it is called, it pour data to random level, and possibly triggers', 'tx_overflow and tx_nonempty.', 'Following interrupts are tested.', '', '- tx_nonempty', '- tx_overflow', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",19.0,4.0,3.0,11.0,FALSE,"['source', 'other']",8.0,4.0,5.0,1.0,0.0,151.0,18.0,28.0,1.0,16.0,0.0,82.0,36.0,3.0,40.0,1.0,2.0,3.0,0.0,0.0,2.0,0.0,8.0,3.7714286,3.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
13252,1,38,b44450be44bbf03f2b9d430673ad9e538aa2101a,"['[csrng/dv] Also writing rdata when testing FIFO pop', '', 'Signed-off-by: Marno van der Maas <mvdmaas+git@lowrisc.org>']",20.0,4.0,3.0,11.0,FALSE,['source'],3.0,1.0,3.0,0.0,0.0,26.0,16.0,0.0,0.0,1.0,0.0,37.0,13.0,7.0,29.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,2.0,2.5384614,1.7142857,0.36363637,0.0,0,0.0,1.0,0.0,0.0,0.0
13261,1,26,4e368a8a810f9bbbfa43ba1d4f2ef0fdf0232f3e,"['[dv/pwrmgr_ast] Fix pwrmgr_ast SVAs', '', 'When the power glitch occurs the AST reacts by changes in *clk_val.', 'Previously there was an assertion requiring changes in the pwrmgr', '*clk_en outputs, which were violated.', 'Also, the assertions are really edge triggered by changes on por_n_i.', 'The *clk_en to *clk_val handshake are also triggered by edges.', 'The maximum number of cycles to wait for transitions is increased.', 'The macros local to this file are undefined before the end of file.', '', 'This fixes one of the failure scenarios in #14164.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",22.0,3.0,3.0,11.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,25.0,18.0,1.0,1.0,1.0,1.0,2.0,0.0,0.0,7.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.5714286,0.0,0,0.0,1.0,0.0,0.0,0.0
13262,1,12,5d1d047b96abb7f5022b5e12a5596ce012f5e6e7,"['[fpv/sec_cm] Update assertion for sec_cm failure', '', 'This PR updates sec_cm assertion gated condition according to PR #15962.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",10.0,4.0,3.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,20.0,13.0,4.0,72.0,0.0,11.0,0.0,0.0,7.0,0.0,0.0,1.0,2.6153846,3.5,0.055555556,0.0,0,0.0,1.0,0.0,0.0,0.0
13268,1,62,126379ca510866a9e55abb2c9524077d3309ad05,"['[dv] add slot for debug SRAM image', '', 'This facilitates running JTAG inject / debug ROM E2E tests in DV.', '', 'Signed-off-by: Timothy Trippel <ttrippel@google.com>']",11.0,4.0,3.0,11.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,4.0,1.0,2.0,1.0,0.0,0.0,27.0,11.0,0.0,108.0,3.0,1.0,0.0,0.0,41.0,0.0,0.0,1.0,2.090909,0.0,0.12037037,0.333333333,0,0.0,1.0,0.0,0.0,0.0
13271,1,67,83de2de3fd507c826e0a5dbef5595f949ac1d732,"['[keymgr/dv] Add cov_if for lc_keymgr_en', '', ""It's a lc_tx_t port, need to bind an interface to collect coverage"", '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",16.0,3.0,3.0,11.0,FALSE,"['other', 'source']",3.0,2.0,1.0,1.0,0.0,14.0,1.0,5.0,0.0,1.0,0.0,1.0,0.0,0.0,31.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
13272,1,67,a14ecb13a65fa282f97092fe8284c3cf3b514d05,"['[spi_host/dv] Fix a VCS compile error', '', 'pre_randomize has to be a function', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",16.0,3.0,3.0,11.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,5.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.2,0.0,0,0.0,1.0,0.0,0.0,0.0
13273,1,38,b24a8e000b8303321c056b3a69602e00f9813e58,"['[csrng/dv] Minor alignment fixes in package', '', 'Signed-off-by: Marno van der Maas <mvdmaas+git@lowrisc.org>']",12.0,4.0,3.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,19.0,19.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,10.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.1,1.0,1,0.0,1.0,0.0,0.0,0.0
13276,1,47,3ac696b2c7067877104a61664c39e7ca79cb758d,"['[csrng, dv] Add SVAs to check CSRNG.AES_CIPHER.DATA_REG.LOCAL_ESC', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",12.0,4.0,3.0,11.0,FALSE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,24.0,2.0,2.0,0.0,2.0,0.0,3.0,0.0,0.0,28.0,1.0,5.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,1.0
13278,1,47,efd782fc218d83045644ec16a7a518c18ca4cc6e,"['[csrng, dv] Add verification for AES_CIPHER.CTRL.SPARSE countermeasure', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",22.0,3.0,3.0,11.0,FALSE,"['source', 'other']",5.0,3.0,4.0,0.0,0.0,27.0,10.0,3.0,4.0,1.0,0.0,25.0,10.0,3.0,40.0,1.0,0.0,0.0,0.0,1.0,0.0,0.0,2.0,2.2222223,1.0,0.42857143,0.0,0,0.0,1.0,0.0,0.0,1.0
13279,1,9,5cf78ee97f2ea27069d6e97b0bed12fafc987b74,"['[csrng,dv] Sample cfg_cg in regwen test', '', 'Signed-off-by: Canberk Topal <ctopal@lowrisc.org>']",23.0,3.0,3.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,0.0,0.0,0.0,1.0,0.0,4.0,0.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
13284,1,65,766accde8e5133d7d49b94352da058c49e6c9f44,"['[csrng] Add verification for CSRNG.AES_CIPHER.CTR.REDUN', '', 'Signed-off-by: Vladimir Rozic <vrozic@lowrisc.org>']",13.0,3.0,3.0,11.0,FALSE,"['source', 'other']",5.0,3.0,4.0,0.0,0.0,28.0,8.0,1.0,2.0,1.0,0.0,24.0,9.0,3.0,39.0,1.0,0.0,0.0,0.0,1.0,0.0,0.0,2.0,2.125,1.0,0.16666667,0.0,0,0.0,1.0,0.0,0.0,1.0
13285,1,47,a781eadb035917a43007c54bbfc75d489c2d7a08,"['[aes] Improve FI detection when OR-combining multi-rail signals', '', 'Previously, OR-combination and error detection for multi-bit, multi-rail', 'signals was done in a single for loop inside an always_comb block. In', 'every loop iteration, the current combined signal was only compared to', 'the current signal added to the combination. This is not ideal from a', 'fault detection perspective.', '', 'For example, when faulting the last rail of the round counter to 1 when', ""the counter is actually 0 wouldn't be detected immediately. For the"", 'first and second loop iteration, the OR-combined value was still 0. For', 'the last rail, the OR-combined value would be 1 which is equal to the', ""faulted counter. In practice this didn't really matter because a faulted"", ""round counter itself isn't problematic. But the faulted round counter"", 'changes the control flow of one rail which is always detected, e.g., by', 'a register write enable signal taking on an invalid encoding as the', 'different rails driving that get out of sync.', '', 'This minimal RTL change performs the comparison in a separate loop to', 'effectively compare all rails with the total OR-combined value. In the', 'example above, the final OR-combined counter value is compared against', 'both un-faulted rails and the fault is immediately detected.', '', 'The associated area impact of this change is neglibile. With Yosys +', 'nangate45, AES is now 110.17 kGE vs. 109.86 kGE (+0.28%). But it', 'improves FI detection and most importantly simplifies DV as faults in', 'the round counter are detected immediately and independent whether', 'the AES cipher core is busy or idle.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",0.0,4.0,3.0,11.0,FALSE,['source'],3.0,1.0,3.0,0.0,0.0,8.0,0.0,0.0,0.0,0.0,0.0,16.0,3.0,3.0,66.0,0.0,4.0,0.0,0.0,2.0,0.0,0.0,2.0,1.0,1.3333334,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
13287,1,26,81785325ec6bfcb64d9e0143d46511f67eab548a,"['[dv/rstmgr_cnsty_chk] Reach coverage for dedicated environment', '', 'The dedicated test environment needs to reach above 90% coverage on all', 'metrics.', 'Change the test strategy to scan events past each other.', 'Inject sparse fsm faults and check they fire.', '', 'Fixes #9314', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",1.0,3.0,3.0,11.0,FALSE,"['source', 'other']",5.0,1.0,1.0,2.0,0.0,293.0,57.0,20.0,5.0,17.0,2.0,13.0,3.0,0.0,4.0,0.0,3.0,2.0,0.0,2.0,1.0,0.0,11.0,1.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
13288,1,28,ef2bd52cdfb9e0e10c396a328df3c8c94bdd48e3,"['[dv,chip] Randomly select instance in chip_spi_host_tx_rx TLT', '', 'Use the randomized constant kSPIHostIdx to choose which spi_host instance to', 'test, where the randomization occurs in the vseq and the value is', 'backdoor_overwritten into the sw.', '', 'The plusarg ""+spi_host_idx"" can be used to explicity select an instance if needed.', '', 'Signed-off-by: Harry Callahan <hcallahan@lowrisc.org>']",20.0,0.0,2.0,11.0,FALSE,"['other', 'source']",4.0,3.0,2.0,0.0,0.0,216.0,50.0,8.0,0.0,3.0,1.0,78.0,1.0,0.0,99.0,6.0,12.0,0.0,0.0,4.0,0.0,0.0,1.0,1.0,0.0,0.33333334,0.0,0,0.0,1.0,0.0,0.0,1.0
13291,1,32,5230ce03517bee8cace456d5665ffd533b70facb,"['[dv,i2c] interrupt test part1', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",17.0,2.0,3.0,11.0,FALSE,"['other', 'source']",14.0,6.0,12.0,0.0,0.0,230.0,200.0,19.0,32.0,16.0,31.0,67.0,35.0,5.0,39.0,1.0,2.0,12.0,3.0,0.0,2.0833333,3.0,19.0,3.7714286,3.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
13292,1,12,274d0e0860068a114a71864bcada6515ee805ead,"['[dv/chip] Support exclude certain alert injections in all_escalation test', '', 'This PR enhances the all_escalation test with a plusarg option to', 'exclude certain alerts from being injected.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",14.0,3.0,3.0,11.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,38.0,6.0,9.0,0.0,3.0,0.0,5.0,0.0,0.0,41.0,1.0,0.0,1.0,0.0,0.0,1.0,0.0,4.0,0.0,0.0,0.25,0.0,0,0.0,1.0,0.0,0.0,0.0
13295,1,68,74c3a91499f6471910654abbd8c238f94690d995,"['[chip level] test for chip_sw_power_idle_load', '', 'Signed-off-by: Yehuda Bahar <yehuda.bachar@nuvoton.com>']",12.0,2.0,3.0,11.0,FALSE,"['source', 'other']",7.0,5.0,2.0,2.0,0.0,483.0,8.0,12.0,0.0,16.0,0.0,9.0,0.0,0.0,375.0,22.0,0.0,0.0,0.0,0.0,0.0,0.0,9.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
13296,1,30,8a01aebeb5a85db63dd7cb19be7bb26f90cf1b3a,"['[ast] Regulator block interface update (implementation)', '', 'Signed-off-by: Jacob Levy <jacob.levy@nuvoton.com>']",16.0,3.0,3.0,11.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,13.0,17.0,3.0,4.0,0.0,1.0,22.0,11.0,0.0,53.0,1.0,19.0,0.0,0.0,3.0,0.0,0.0,2.0,1.9090909,0.0,0.72,1.0,0,0.0,1.0,0.0,0.0,0.0
13297,1,9,86998f9c95b8841eed7d407447082033397881b2,"['[csrng,dv] Extend err_code_cg to check SFIFO err', '', 'This commit introduces cp_fifo_err_type and fifo_err_type_cross for', 'checking which SFIFO had an error and what type. Illegal bin in that', 'cross also makes sure that whenever we see a SFIFO error we expect', 'either FIFO_WRITE_ERR FIFO_READ_ERR or FIFO_STATE_ERR.', '', 'Signed-off-by: Canberk Topal <ctopal@lowrisc.org>']",13.0,3.0,3.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,30.0,4.0,3.0,0.0,3.0,0.0,3.0,1.0,0.0,14.0,0.0,1.0,0.0,0.0,6.0,0.0,0.0,2.0,1.0,0.0,0.21428572,0.0,0,0.0,1.0,0.0,0.0,0.0
13298,1,38,aa8212c986dc537531efe9d7d435c2704daf2889,"['[csrng/dv] Fix sampling for recov_alert_sts', '', 'Signed-off-by: Marno van der Maas <mvdmaas+git@lowrisc.org>']",19.0,3.0,3.0,11.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,3.0,0.0,0.0,8.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.375,0.0,0,0.0,1.0,0.0,0.0,0.0
13303,1,67,cd5a1c94dedff8f8c992c5573cf6f2a7937db403,"['[top, dv] Fix SVA FpvSecCmIbexLoadRespIntgErrCheck_A', '', 'Address #16416', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",22.0,2.0,3.0,11.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,1.0,1.0,0.0,0.0,0.0,12.0,4.0,0.0,86.0,1.0,17.0,0.0,0.0,8.0,0.0,0.0,1.0,1.25,0.0,0.034883723,0.0,0,0.0,1.0,0.0,0.0,0.0
13304,1,38,6dd3752183166a1070946f6d00a0211876714cfc,"['[csrng] Minor comment formatting for command and main FSMs', '', 'Signed-off-by: Marno van der Maas <mvdmaas+git@lowrisc.org>']",11.0,3.0,3.0,11.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,57.0,58.0,57.0,57.0,0.0,1.0,31.0,21.0,0.0,28.0,0.0,2.0,0.0,0.0,1.0,0.0,0.0,1.0,3.8095238,0.0,0.083333336,0.0,0,0.0,1.0,0.0,0.0,0.0
13310,1,38,0749facebb90fca4d14b9aadcad6d194ff1d4667,"['[csrng/dv] Disabling CMD stage state assert during err test', '', 'Signed-off-by: Marno van der Maas <mvdmaas+git@lowrisc.org>']",12.0,2.0,3.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,0.0,0.0,0.0,0.0,0.0,19.0,6.0,0.0,13.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.6666666,0.0,0.30769232,0.0,0,0.0,1.0,0.0,0.0,0.0
13315,1,47,2807f454179b593fd978449c7af7ddab0946328e,"['Revert ""[csrng] Temporarily hack-in disable handling""', '', 'The reverted commit was originally introduced as part of', 'lowRISC/OpenTitan#14410 to work around a temporary issue until', 'lowRISC/OpenTitan#14534 got merged. It seems we forgot to remove that', 'temporary workaround before merging the PR.', '', 'The workaround is critical because it weakens a security countermeasure', 'inside CSRNG: errors injected into the command stage FSMs are no longer', 'fatal. By disabling and re-enabling the module these FSMs can be made to', 'leave the ""terminal"" error state.', '', 'For this reason, we need to remove this workaround. This reverts commit', 'f4df12fa7e2bc1f4249ae21e94e258ad00aa9756.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",1.0,2.0,3.0,11.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,0.0,6.0,0.0,1.0,0.0,2.0,35.0,31.0,0.0,26.0,0.0,2.0,0.0,0.0,1.0,0.0,0.0,1.0,1.8387097,0.0,0.038461536,0.0,0,0.0,1.0,0.0,0.0,0.0
13317,1,56,bf7c95880cb2556ed46478954d640d7bde49b2d8,"['[chip dv] Implement chip_sw_rv_dm_access_after_escalation_reset test', '', 'This commit implements the `chip_sw_rv_dm_access_after_escalation_reset` test.', 'It reuses the `alert_handler_escalation_test.c` SW test from a different test.', 'It implements a custom SV sequence that runs a JTAG CSR RW sequence on a forever', 'loop, which ""pauses"" until escalation reset is through, and resumes after.', '', 'THis is the first time the CSR RW sequence is run on the JTAG DMI space while', 'the CPU is actively executing code (the automated test suite runs in stub CPU', 'mode). So 2 more exclusions were needed.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",19.0,1.0,3.0,11.0,FALSE,"['source', 'other']",9.0,5.0,5.0,1.0,0.0,101.0,7.0,16.0,0.0,14.0,0.0,78.0,10.0,0.0,373.0,21.0,12.0,0.0,0.0,4.0,0.0,0.0,3.0,2.1,0.0,1.0,0.5,0,0.0,1.0,0.0,0.0,1.0
13325,1,34,c1e8a819c8e02f2608c6fa797bd769adf87bac76,"['[DV] Fix timout issue in #14164', '', 'Signed-off-by: Joshua Park <jeoong@google.com>']",9.0,2.0,3.0,11.0,TRUE,['source'],2.0,2.0,1.0,0.0,0.0,6.0,3.0,0.0,1.0,0.0,0.0,9.0,1.0,2.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,1.0,0.6666667,0.0,0,0.0,1.0,0.0,0.0,0.0
13327,1,40,787525093887fb9f80e5d9088e65a5e8ef0c79ab,"['[rstmgr/dv] Correct tlul_device bind reset connection', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",14.0,2.0,3.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,23.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.04347826,0.0,0,0.0,1.0,0.0,0.0,0.0
13331,1,56,4a1202bd4ac38772c10af742502e22b0428f0d9a,"['[prim-cdc-rand-delay] Fix bug due to dv macro', '', 'The use of dv macros requires including dv_macros.svh,', 'which we are avoiding in RTL (and related) components.', '', 'This change replaces the `DV_CHECK_*` invovation with its', 'expanded version.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",9.0,2.0,3.0,11.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,4.0,2.0,0.0,6.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.5,0.0,0.33333334,0.0,0,0.0,1.0,0.0,0.0,0.0
13333,1,29,d38e18f6df5f20495ba242d967fe09f304104e40,"['[test/top] RV_DM access after wakeup test', '', '- Added a test that covers `chip_rv_dm_access_after_wakeup`', '  in the earlgrey testplan.', '', '- Slight tweak to the jtag_if to delay activity by one cycle after', '  reset. Without doing, so the jtag_dmi_agent collides with the', '  reset and always attempt to skip the first transaction.', '', 'Co-authored-by: Timothy Chen <timothytim@google.com>', 'Signed-off-by: Hugo McNally <hugo.mcnally@gmail.com>']",12.0,4.0,3.0,10.0,FALSE,"['other', 'source']",8.0,6.0,3.0,2.0,0.0,303.0,1.0,23.0,0.0,25.0,0.0,4.0,0.0,0.0,369.0,21.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
13334,1,26,a8887f1620851fc6907c2200d648036717faf313,"['[dv/pwrmgr] Add ndm reset and fix clock control', '', 'Recent RTL changes made pwrmgr handle ndm reset. The unit tests', 'need to add this as a stimulus.', 'The lc and esc clocks need to be stopped and restarted due to resets.', '', 'Fixes #16292', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",11.0,2.0,3.0,11.0,TRUE,"['other', 'source']",8.0,4.0,7.0,0.0,0.0,38.0,28.0,1.0,3.0,0.0,5.0,76.0,23.0,3.0,77.0,4.0,2.0,0.0,0.0,2.0,0.0,0.0,2.0,1.5,1.0,0.8,1.0,0,0.0,1.0,0.0,0.0,1.0
13344,1,67,414a16341a94a0912842c2b9ee39c8f4335e06f8,"['[top, dv] Update i2c test to support multiple instances', '', 'Address #16271', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",20.0,1.0,3.0,11.0,FALSE,"['source', 'other']",4.0,4.0,2.0,0.0,0.0,151.0,51.0,0.0,5.0,1.0,1.0,78.0,1.0,0.0,367.0,21.0,12.0,0.0,0.0,4.0,0.0,0.0,1.0,1.0,0.0,0.33333334,0.142857143,0,0.0,1.0,0.0,0.0,1.0
13351,1,25,5050d25832b54ad79f07a48fd26bd2b84bbb8f72,"['Update lowrisc_ibex to lowRISC/ibex@581f5d45', '', 'Update code from upstream repository', 'https://github.com/lowRISC/ibex.git to revision', '581f5d45da9f90327296be50706039571f6d5b2b', '', '* [lint] Minor lint fixes (Greg Chadwick)', '* [dv] Fixup coverage collection to match OT dvsim flow (Greg', '  Chadwick)', '* [fpv] Only include double fault prediction logic where RVFI exists', '  (Greg Chadwick)', '* [dv] Add assertions checking double_fault_seen_o (Greg Chadwick)', '* [dv] Add debug_mode to rvfi_ext (Greg Chadwick)', ""* [dv] Don't set rvfi_trap when executing ebreak into debug (Greg"", '  Chadwick)', '* [dv] Fix iside error notification to cosim (Greg Chadwick)', '* [fpv] Fix linting issues in oustanding access tracking logic (Greg', '  Chadwick)', '* [fpv] Add asserts to check crash dump connectivity (Greg Chadwick)', '* Update google_riscv-dv to google/riscv-dv@d7c50c1 (Greg Chadwick)', '* [rtl] Fix zbs bitmanip instruction tracer output (Greg Chadwick)', '* [dv] fixed uvm check for mstatus.MPIE when interrupt is nmi (Saad', '  Khalid)', '* [dv,pmp] Put test done/fail sections before main for PMP tests', '  (Marno van der Maas)', '* [dv] added functional coverpoints (Saad Khalid)', '* [dv] Generate random writes in custom CSRs (Canberk Topal)', '* [dv] Add coverage for debug requests and interrupts while executing', '  a dummy instruction (Andreas Kurth)', '* [dv] Add coverpoints for dummy instructions in each stage (Andreas', '  Kurth)', '* [dv] V2S Coverage Implementation (Canberk Topal)', '* [dv] Disable bad integrity on uninit accesses for mem error tests', '  (Greg Chadwick)', '* [cosim] Add write suppress support (Greg Chadwick)', '* Fixup RVFI connection for pc_wdata (Canberk Topal)', '* [cosim] Cosim integration of internal NMI (Canberk Topal)', '* [ibex,dv] Add new test for memory integrity errors (Canberk Topal)', '* [dv] Add probe and wait functionality for traps (Greg Chadwick)', '* [dv] Add custom test done functionality (Greg Chadwick)', '* [dv] Set rdata on write response in sequence not driver (Greg', '  Chadwick)', '* Fix-up new_seq_lib to start after stopping (Canberk Topal)', ""* [dv] Don't inject mem errors at test_control_addr (Canberk Topal)"", '* [ibex,dv] Switch to new sequence for memory errors (Canberk Topal)', ""* [dv] Don't set sync_exc_seen in Debug Mode (Canberk Topal)"", '* [dv] Add test glitching icache data or tag (Andreas Kurth)', '* [dv] Create signal probe functions in `core_ibex_dut_probe_if`', '  (Andreas Kurth)', '* [dv] Add icache signals to `core_ibex_dut_probe_if` (Andreas Kurth)', '* [dv] Add test glitching register file read data (Andreas Kurth)', '* [dv] Create signal probe functions in `core_ibex_dut_probe_if`', '  (Andreas Kurth)', '* [dv] Add RF signals to `core_ibex_dut_probe_if` (Andreas Kurth)', '* [dv] Compile `dv_assert.sv` before `prim_util_pkg.sv` (Andreas', '  Kurth)', '* [dv] Fix random data on uninit accesses (Greg Chadwick)', '* [dv] Add missing isolation forks (Greg Chadwick)', '* [xlm] Enable access to signals without dumping waves (Andreas Kurth)', '* [doc] Add RF write enable glitch detection (Andreas Kurth)', '* Increase iterations for PMP tests to improve coverage (Harry', '  Callahan)', '* Applied riscv-dv patch (Harry Callahan)', ""* Merge coverage using db's in a file (Harry Callahan)"", '* Move tests to their own directory, out/run/tests (Harry Callahan)', '* Cleanup check_logs.py, remove redundant cosim_trace check (Harry', '  Callahan)', '* [dv] Add test glitching PC (Andreas Kurth)', '* [dv] Add assert control for `NoAlertsTriggered` (Andreas Kurth)', '* [dv] Add a matching NA4 in pmp_full_random_test (Canberk Topal)', '* [dv] Randomize MPRV in pmp_full_random_test (Canberk Topal)', '* [dv] Add directed instruction for random MSECCFG (Canberk Topal)', '* [dv] Fix riscv_mem_error_test (Greg Chadwick)', '* [dv] Access CPUCTRLSTS and SECURESEED in riscv_rand_instr_test (Greg', '  Chadwick)', '* [cov] Add illegal bin for misaligned data accesses (Greg Chadwick)', '* [rtl] Fix dummy instructions (Greg Chadwick)', '* Rework reset handling for UVM env (Harry Callahan)', '* Break-out load_binary_to_mem for ISS and DUT seperately (Harry', '  Callahan)', '* [cosim] Fixup ebreak behaviour (Greg Chadwick)', '* Increase delay between irq stimulus for nested_interrupt_test (Harry', '  Callahan)', '* Bump up timeout for irq_stimulus to accomodate fetch_enable changes', '  (Harry Callahan)', '* Change defaults for bad_intg on uninit accesses for Dmem/Imem (Harry', '  Callahan)', '* Add new uvm test to hit hardware breakpoints coverpoints (Harry', '  Callahan)', ""* Redefine ECALL handler to no-longer jump to 'write_tohost:' (Harry"", '  Callahan)', '* Generate test_done: and test_fail: sections using handshake', '  mechanism (Harry Callahan)', '* [rtl] Fix id_exception_o signal (Greg Chadwick)', '* Update google_riscv-dv to google/riscv-dv@be9c75f (Harry Callahan)', '* [dv,fcov] MPRV Effect Cross improvements (Canberk Topal)', '* Extend illegal bin for None config in M-Mode (Canberk Topal)', '* [cov] Remove ignored_csrs coverpoints (Greg Chadwick)', '* [cov] Add waived CSRs IGNORED_CSRS (Greg Chadwick)', '* [cov] Fix debug_wfi_cross (Greg Chadwick)', '* [cov] Add some illegal bins related to instruction categories (Greg', '  Chadwick)', '* [cov] Remove pointless cross (Greg Chadwick)', '* [rtl] Remove unused transition in ibex_controller FSM (Greg', '  Chadwick)', '', 'Signed-off-by: Greg Chadwick <gac@lowrisc.org>']",11.0,2.0,3.0,11.0,TRUE,"['doc', 'source', 'config', 'other']",63.0,21.0,45.0,2.0,0.0,2330.0,582.0,279.0,57.0,252.0,9.0,131.0,44.0,4.0,46.0,0.0,11.0,6.0,4.0,3.0,2.0,1.0,26.0,3.8095238,2.25,1.0,0.0,0,1.0,1.0,0.0,1.0,1.0
13357,1,62,86fa2efb3c48b13f429129b7f17b04376b886c3a,"['[dv] continue sim even if SW logs database files are missing', '', 'Some ROM E2E tests load corrupted software images that have no SW', 'logging database files. This simplifies the testbench to not crash if', 'these files are not present. Additionally, this removes the need to add', 'the ""no_sw_logs_db"" flag to such images in the dvsim config file.', '', 'This addresses review feedback in #16335.', '', 'Signed-off-by: Timothy Trippel <ttrippel@google.com>']",12.0,1.0,3.0,11.0,FALSE,"['other', 'source']",3.0,3.0,2.0,0.0,0.0,23.0,27.0,0.0,0.0,0.0,0.0,54.0,18.0,6.0,80.0,2.0,0.0,0.0,0.0,2.0,0.0,0.0,1.0,3.2222223,2.1666667,0.7894737,1.0,1,0.0,1.0,0.0,0.0,1.0
13361,1,40,0e33ad24863b24aa8c69fda2e72bab91a136f163,"['[dv] Wait for ROM in post_apply_reset in stub_cpu mode', '', 'Fixes #16028.', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",13.0,1.0,3.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,2.0,0.0,0.0,1.0,0.0,8.0,0.0,1.0,24.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,1.0,0.125,0.0,0,0.0,1.0,0.0,0.0,0.0
13362,1,25,4cb68377a9688081d1e3d4140565714e4cb31272,"['[fpv, rv_core_ibex] Add asserts to check various errors result in alerts', '', 'Signed-off-by: Greg Chadwick <gac@lowrisc.org>']",11.0,2.0,2.0,11.0,FALSE,"['other', 'source']",2.0,2.0,1.0,0.0,0.0,26.0,1.0,1.0,1.0,1.0,0.0,12.0,4.0,0.0,85.0,1.0,17.0,0.0,0.0,8.0,0.0,0.0,2.0,1.25,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,1.0
13365,1,12,fcf4fc61b057e8ba4d84ceb5765f22f19383159b,"['[dv/alert_esc_agent] Temp fix to support pwrmgr with multi-reset', '', 'This PR temp fix alert firing issue in pwrmgr where cip_base_vseq and', 'alert_esc_agent have different clk and reset.', 'The better way to solve this is documented in issue #16374.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",14.0,1.0,3.0,11.0,TRUE,['source'],3.0,2.0,3.0,0.0,0.0,8.0,1.0,3.0,0.0,1.0,0.0,94.0,14.0,4.0,74.0,6.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,1.3571428,1.75,1.0,0.333333333,0,0.0,1.0,0.0,0.0,0.0
13366,1,12,32f6af2e2d1cec9340e6a577312eefeeb24dd652,"['[dv/edn] Improve CSRNG agent cov', '', 'This PR improves CSRNG agent coverage by:', '1). Declare ignored bins', '2). Remove illegal cmds', '3). Add legal cmds and its sequence.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,1.0,3.0,11.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,12.0,5.0,3.0,1.0,1.0,0.0,5.0,0.0,0.0,20.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.6,1.0,1,0.0,1.0,0.0,0.0,0.0
13368,1,61,c1fe4b19223b3f42548abc000ce2b93dd3d1ac99,"['[i2c] Fix target empty interrupt handling.', '', 'This is a temporary patch until #16361 is addressed.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",9.0,1.0,3.0,11.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,5.0,0.0,4.0,0.0,0.0,0.0,205.0,106.0,0.0,45.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.1698114,0.0,0.42222223,1.0,0,0.0,1.0,0.0,0.0,0.0
13369,1,38,b81b7319f7df2c7bb917bd6b77cda8683d80465c,"['[csrng/dv] Generate a random app in the env for err and alert tests', '', 'Signed-off-by: Marno van der Maas <mvdmaas+git@lowrisc.org>']",15.0,1.0,3.0,11.0,FALSE,['source'],4.0,2.0,4.0,0.0,0.0,29.0,22.0,1.0,0.0,2.0,1.0,18.0,5.0,3.0,37.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,2.0,1.8,1.0,0.4,0.0,0,0.0,1.0,0.0,0.0,0.0
13372,1,61,1478611c05a6a0e82f41b471415c35c1fdff2b99,"['[aon_timer] Workaround for concurrent resets', '', 'This is not really the right fix, but extends the previous fix', 'so that the resets are made concurrent (even by routines that call', 'apply_reset and not apply_reset_concurrently).', '', 'The right fix probably needs to happen in the dv_base somewhere so that', 'there is a notion of what kind of reset relationship we want.', '', 'Leaving that to another day and just get the regressions cleaner for now.', 'This resolves both csr_outstanding and stress_all failures.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",12.0,1.0,3.0,11.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,11.0,7.0,3.0,0.0,2.0,0.0,5.0,1.0,0.0,14.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,0.0,0.14285715,0.0,0,0.0,1.0,0.0,0.0,0.0
13374,1,32,95fba940c08451445fac85b1aac4a8117cee452b,"['[i2c,dv] target mode clock stretch tests', '', 'stretch test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",23.0,3.0,2.0,11.0,FALSE,"['other', 'source']",15.0,5.0,12.0,3.0,0.0,361.0,33.0,54.0,2.0,51.0,1.0,58.0,21.0,5.0,38.0,1.0,1.0,4.0,1.0,2.0,1.5,1.0,8.0,1.5238096,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
13381,1,8,ac7c39534d77aaf4ddd0225ff8395f0b5cdc5e91,"['[chip-test] Reduce the scope of chip_sw_alert_handler_lpg_clkoff', '', 'Reduce the scope of the chip_sw_alert_lpg_clkoff test such that it will', 'only verifies that the alert-ping mechanism is stable accross LPG clock', 'gating events.', '', '- Remove the fatal-alert-related part from the description because this part shall be', 'covered by ""chip_sw_alert_handler_lpg_sleep_mode_alerts"" test.', '', '- Update the C and *_vseq.sv files accordingly', '', 'Resolves the issue #14126.', '', 'Signed-off-by: Bilgiday Yuce <bilgiday@google.com>']",22.0,6.0,2.0,11.0,TRUE,"['source', 'other']",3.0,3.0,1.0,0.0,0.0,0.0,160.0,0.0,13.0,0.0,10.0,1.0,0.0,0.0,303.0,14.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.75,0.0,0,0.0,1.0,0.0,0.0,1.0
13383,1,0,e6ae8aff180c5b338a8cb31b963ad391570a15cd,"['[spi_host/dv] Fix spi_host_stress_all test', '', 'Before starting sequences running back to back in spi_host_stress_all', 'test, the req fifos were not empty and this was causing misbehaviours.', 'Stop previously started reactive-sequences and flush fifos.', 'Increase test time-out and decrease number of transaction and runs.', '', 'Signed-off-by: Abdullah Varici <abdullah.varici@lowrisc.org>']",8.0,1.0,3.0,11.0,TRUE,"['other', 'source']",3.0,2.0,2.0,0.0,0.0,21.0,3.0,3.0,0.0,2.0,0.0,28.0,3.0,2.0,15.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,3.0,1.3333334,1.0,0.33333334,0.0,0,0.0,1.0,0.0,0.0,1.0
13384,1,62,2bd45746474988f55021bf5078502f5f411d12c6,"['[rom_e2e,dv] increase timeouts for `sigverify_always` tests', '', 'The test that operate in the test_unlocked0 LC state tests need longer', 'timeouts.', '', 'Signed-off-by: Timothy Trippel <ttrippel@google.com>']",23.0,0.0,2.0,11.0,FALSE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,7.0,7.0,0.0,0.0,0.0,0.0,4.0,0.0,0.0,18.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
13391,1,10,2fbc7eb941a345b8a5259388963978543edcd3e8,"['[verilator] Simulate GPIOs with weak pull up/down.', '', '1. Enable the `pull_en` and `pull_select` bits in the pinmux registers', '   on verilator.', '2. Collect all of the `pull_en` and `pull_select` signals and make them', '   available to the GPIO dpi functions.', '3. Enhance the `gpio-write` interface to accept the signifier `w` to', '   indicate that a GPIO should simulate a weak pull.', '', 'Signed-off-by: Chris Frantz <cfrantz@google.com>']",13.0,0.0,1.0,11.0,FALSE,['source'],6.0,4.0,4.0,0.0,0.0,173.0,67.0,13.0,5.0,7.0,3.0,3.0,0.0,0.0,37.0,0.0,8.0,0.0,0.0,4.0,0.0,0.0,1.0,0.0,0.0,0.25,0.0,0,0.0,1.0,0.0,0.0,0.0
13393,1,47,6c2bf2e9dddb881a3c1c96d7df6104c004fc8a39,"['[csrng, dv] Extend csrng_alert_vseq.sv to also test CTRL.MUBI', '', 'This CM was previously untested. The test now also verifies that', 'upon writing an Application Interface Command Header for an Instantiate', 'or Reseed command with invalid MUBI value in the FLAG0 field on one of', 'the application interfaces, a recoverable alert is fired and the', 'corresponding bit in the RECOV_ALERT_STS register is set.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",23.0,4.0,2.0,11.0,FALSE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,67.0,7.0,12.0,1.0,11.0,1.0,3.0,0.0,0.0,10.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,0.4,0.0,0,0.0,1.0,0.0,0.0,1.0
13395,1,65,d9c8b180c1ca1267e410716a104b126569bae9d6,"['[csrng] Add test to verify CONFIG.REGWEN countermeasre', '', 'Add test to verify the following:', '  -REGWEN cannot be set back to 1 after being set to 0', '  -If REGWEN is not set, the CTRL and ERR_CODE_TEST registers', '   cannot be modified', '', 'Signed-off-by: Vladimir Rozic <vrozic@lowrisc.org>']",13.0,0.0,2.0,11.0,FALSE,"['source', 'other']",8.0,5.0,4.0,2.0,0.0,75.0,3.0,7.0,0.0,17.0,0.0,4.0,0.0,0.0,12.0,1.0,0.0,0.0,0.0,3.0,0.0,0.0,4.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
13396,1,4,6a8f6a417e5b282984330281c60b3be6b3738264,"['[entropy_src/rtl] Move `ack_sm` state definition into separate package', '', 'This is a follow-up on lowrisc/opentitan#16252 to be consistent with the', 'existing `entropy_src_main_sm_pkg`.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",10.0,0.0,2.0,11.0,FALSE,"['other', 'source']",6.0,3.0,4.0,2.0,0.0,66.0,41.0,27.0,23.0,3.0,2.0,21.0,6.0,0.0,26.0,3.0,1.0,0.0,0.0,1.0,0.0,0.0,1.0,1.5,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
13397,1,61,5ebd4769beae91a2120307212173a951675fc3af,"['[i2c] fix minor stretching bug', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",22.0,5.0,2.0,11.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,12.0,7.0,6.0,2.0,0.0,0.0,205.0,106.0,0.0,44.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.1698114,0.0,0.4090909,1.0,0,0.0,1.0,0.0,0.0,0.0
13403,1,61,3657762a8f7c8634e39acad62e1e286fc2982063,"['[pwrmgr] Identify power glitch reset issues', '', 'Two issues were identified', '', '1. The fault status would self clear without reset', '2. the fault status and reset request could get out of sync', '', 'This commit fixes the issue above by only clearing the reset', 'request if one is actually observed.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",17.0,0.0,2.0,11.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,5.0,2.0,0.0,0.0,0.0,0.0,39.0,17.0,1.0,51.0,2.0,12.0,0.0,0.0,8.0,0.0,0.0,1.0,1.0,1.0,0.7804878,0.0,0,0.0,1.0,0.0,0.0,0.0
13404,1,62,7d93c75776da8020aadc42ecc74bd330a4aad73f,"['[dv] add flag to skip loading of SW logger database files', '', 'Some ROM E2E tests load corrupted images into flash. Such images do not', 'have SW logging database files generated, as they are not generated via', 'the traditional `opentitan_flash_binary` Bazel macros. This adds a flag', 'to allow intentionally skipping loading said files into the testbench.', '', 'Signed-off-by: Timothy Trippel <ttrippel@google.com>']",16.0,3.0,2.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,1.0,0.0,0.0,0.0,0.0,55.0,19.0,7.0,79.0,1.0,0.0,0.0,1.0,0.0,0.0,1.0,2.0,3.1052632,2.142857,0.088607594,0.0,0,0.0,1.0,0.0,0.0,0.0
13408,1,40,4c28fb98f555aa176c56e52fbcd99e13d205e4ad,"['[usbdev] Make integ alert fatal', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",13.0,0.0,2.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,1.0,28.0,5.0,0.0,78.0,1.0,10.0,0.0,0.0,3.0,0.0,0.0,1.0,1.2,0.0,0.17948718,1.0,0,0.0,1.0,0.0,0.0,0.0
13410,1,3,8f8652870c593901447f6c95457055c243e75dad,"['[test, bazel] Add fake_ prefix to the names of fake keys in bazel files', '', 'Signed-off-by: Alphan Ulusoy <alphan@google.com>']",15.0,0.0,2.0,11.0,FALSE,"['other', 'source']",5.0,4.0,1.0,0.0,0.0,49.0,49.0,2.0,2.0,0.0,0.0,27.0,10.0,0.0,106.0,6.0,1.0,1.0,0.0,0.0,1.0,0.0,2.0,2.1,0.0,0.4903846,0.333333333,0,0.0,1.0,0.0,0.0,1.0
13413,1,40,ef005df269d612cadc8d39560876d12d8d3e50e7,"['[dv] RAW -> SCRAP LC transition is unconditional', '', 'This transition is unconditional and does not require an unlock token.', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",12.0,0.0,2.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,1.0,1.0,0.0,0.0,0.0,54.0,18.0,6.0,78.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,3.2222223,2.1666667,0.08974359,0.0,0,0.0,1.0,0.0,0.0,0.0
13419,1,32,1c553e14b7492a0eb8567e476f926e3405c14d82,"['[chip,dv,i2c] en_monitor update for top_earlgrey', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",21.0,0.0,2.0,11.0,FALSE,['source'],4.0,3.0,4.0,0.0,0.0,12.0,6.0,2.0,2.0,1.0,2.0,29.0,10.0,5.0,46.0,1.0,1.0,1.0,0.0,0.0,1.0,0.0,3.0,1.2,1.0,0.3,1.0,0,0.0,1.0,0.0,0.0,0.0
13420,1,67,d6ce715c65e628b41cfac2f7d83bfe104388c4a3,"['[top, dv] Clean up spi en_monitor', '', 'No need to disable the SPI monitor as CSB is assigned to 1 (inactive),', 'when SPI enable is off.', '', '```', '  assign spi_device0_if.csb = __enable_spi_device[0] ?', ""      {'1, dios[top_earlgrey_pkg::DioPadSpiHostCsL]} : '1;"", '```', 'Signed-off-by: Weicai Yang <weicai@google.com>']",12.0,0.0,2.0,11.0,FALSE,['source'],4.0,2.0,4.0,0.0,0.0,0.0,16.0,0.0,8.0,0.0,2.0,54.0,17.0,6.0,77.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,3.235294,2.1666667,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
13421,1,12,1aee37b1f0ef0c077ca249b62419d8e2efca7f47,"['[rtl/edn] Move local_escalate_i and edn_enable_i out of case statement', '', 'This PR moves the two common conditions:', '1). local_escalate', '2). edn_enable', 'Outside of each individual case statement to avoid duplications.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",20.0,6.0,2.0,11.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,61.0,152.0,6.0,0.0,1.0,0.0,33.0,14.0,0.0,17.0,0.0,1.0,9.0,0.0,1.0,5.0,0.0,11.0,1.2142857,0.0,0.13333334,0.0,0,0.0,1.0,0.0,0.0,0.0
13430,1,26,a6a3a9336873904cc552df7d2f3fc5f727f25d8b,"['[dv/rstmgr] Fix failing tests', '', 'Recent RTL changes need tests to be fixed. Specifically ndm reset', 'requests are folded under hw_req.', 'Fix rstmgr_sw_rst test logic. This also fixes a coverage hole.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",23.0,5.0,2.0,11.0,TRUE,"['other', 'source']",8.0,3.0,7.0,0.0,0.0,71.0,66.0,12.0,15.0,3.0,3.0,19.0,7.0,1.0,42.0,1.0,1.0,1.0,0.0,0.0,1.0,0.0,3.0,1.2857143,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
13431,1,61,79301a5f799c7738afd74b26239291883427f56b,"['[pwrmgr] rdc fixes', '', '- Handle the case where a power glitch can cause the main power state', '  to change asynchronously.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",21.0,4.0,2.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,21.0,20.0,5.0,3.0,1.0,1.0,25.0,11.0,0.0,24.0,0.0,2.0,0.0,0.0,1.0,0.0,0.0,2.0,1.0,0.0,0.875,0.0,0,0.0,1.0,0.0,0.0,0.0
13432,1,4,3aa60ff341b0a79587b287abb79e156fa65bee91,"['[csrng/dv,doc] Verify `MAIN_SM.CTR.LOCAL_ESC` CM and update doc on `ERR_CODE.CMD_GEN_CNT_ERR`', '', 'This is a combination of three changes (squashed into a single commit on', 'reviewer request):', '- DV: Check for error state when faulting the counters protected by the', '  mentioned CM.', '- Doc: Fix description of `ERR_CODE.CMD_GEN_CNT`.', '- sec_cm testplan: Remove stray TODO on the description of local', '  escalation from `sec_cm_main_sm_ctr_local_esc`.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",14.0,0.0,2.0,11.0,TRUE,"['source', 'other']",3.0,2.0,1.0,0.0,0.0,7.0,4.0,2.0,0.0,0.0,0.0,17.0,5.0,0.0,57.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.8,0.0,0.25,1.0,0,0.0,1.0,0.0,0.0,1.0
13434,1,38,451569ab039e4f2c631d84d1d93aac6dca784ec8,"['[csrng/dv] Removed unused requested_bits variable', '', 'Signed-off-by: Marno van der Maas <mvdmaas+git@lowrisc.org>']",16.0,0.0,2.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,0.0,2.0,0.0,0.0,0.0,0.0,65.0,24.0,5.0,34.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.7083334,2.0,0.05882353,1.0,1,0.0,1.0,0.0,0.0,0.0
13448,1,37,034eaeadf38cb682ff168b348cdf9750b778d32f,"['[edn/rtl] add bit 2 to ERR_CODE register', '', 'The output FIFO added has a related fatal error, but a test bit was', 'not also added but is now.', 'Fixes #16218.', '', 'Signed-off-by: Mark Branstad <mark.branstad@wdc.com>']",6.0,4.0,2.0,11.0,FALSE,"['source', 'other']",4.0,2.0,3.0,0.0,0.0,53.0,7.0,9.0,4.0,6.0,0.0,8.0,1.0,0.0,52.0,2.0,9.0,0.0,0.0,5.0,0.0,0.0,1.0,1.0,0.0,0.6818182,0.0,0,0.0,1.0,0.0,0.0,1.0
13449,1,9,d9c72bec839dbe698ee53553eb1d161ed974796d,"['[dv,csrng_agent] Add UNI ACMD for host mode', '', 'Signed-off-by: Canberk Topal <ctopal@lowrisc.org>']",16.0,4.0,2.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,5.0,0.0,0.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.25,0.0,0,0.0,1.0,0.0,0.0,0.0
13452,1,12,47d4bfa34b424d29fcaf2d13e2a64ce1bd815ec7,"['[dv/edn] Increase edn genbit max size', '', 'This PR increases genbits max size to increase toggle and functional', 'coverage.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",22.0,5.0,2.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,5.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.2,0.0,0,0.0,1.0,0.0,0.0,0.0
13453,1,67,07170ff977c1f3aab22198a88939b7020de6267e,"['[keymgr/dv] A small regression fix', '', 'Accidentally removed a check condition in #16288', 'When sw_share is updated to random value, need to skip checking in vseq', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",20.0,6.0,2.0,11.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,26.0,6.0,0.0,47.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,0.0,0.80851066,1.0,1,0.0,1.0,0.0,0.0,0.0
13454,1,26,0c7a6f3105a6dfff19687e566be5cbe99e9a5ef9,"['[dv/pwrmgr] Fix recent unit test failures', '', 'Some of the fixes:', '', 'The change in clock for alert handling being clk_lc rather than clk (and', 'the same change for reset) caused the cip scoreboard to loose track of', 'alert expectations. Rather than changing cip, this creates a couple of', 'functions that enable the pwrmgr to assist cip track resets, and adds', 'calls to these in various test sequences.', '', 'The aborted_low_power test was unreliable, so this changes the test to', 'rely on internal state machines to determine when to send stimulus and', 'to predict expected results.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",16.0,4.0,2.0,11.0,TRUE,['source'],11.0,4.0,11.0,0.0,0.0,109.0,43.0,29.0,9.0,18.0,5.0,94.0,14.0,4.0,73.0,6.0,3.0,0.0,0.0,2.0,0.0,0.0,2.0,1.5,1.75,0.90909094,1.0,1,0.0,1.0,0.0,0.0,0.0
13455,1,39,c6e23812a8ec4d497db7c8d607dbfe350d58e394,"['[entropy_src/rtl] No SHA disable alerts in bypass mode', '', 'There is no reason to signal an alert for disabling the SHA3 conditioner', 'in fw_ov mode if the the conditioner is not active, when all the data is', 'flowing through the bypass path.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",10.0,5.0,2.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,6.0,0.0,0.0,117.0,2.0,17.0,0.0,0.0,7.0,0.0,0.0,1.0,0.0,0.0,0.22222222,0.5,0,0.0,1.0,0.0,0.0,0.0
13456,1,39,4669791a03e4ef6fad6cd502423b02eb3ae26a66,"['[entropy_src/dv] Functional Coverage Improvements', '', 'This commit modifies the regression parameters to deal with the recent', 'OTP coverpoint changes added by @andreaskurth (support for both OTP', ""inputs, coverage of Invalid Mubi8's as well as True and False)"", '', 'In general the `entropy_src_rng` and `entropy_src_fw_ov` tests have been', 'halved in duration, but with 6x more tests.  The simulated time is now', 'roughly 3x of the original, to account for the fact that the size of the', 'largest cross-coverage points have grown by somewhere between 3x and', '4.5x (depending on the crosspoint).', '', 'The tradeoff in performing more numerous shorter sims is important', 'because the OTP settings are fixed through out a run, and so any gaps or', 'imbalances in OTP coverage have to come from more runs.', '', 'This commit also adjusts the constraints so that (where-applicable) there are', 'equal numbers of all three types of MuBi values.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",13.0,6.0,2.0,11.0,FALSE,"['source', 'other']",3.0,2.0,2.0,0.0,0.0,10.0,7.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,35.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.9166667,1.0,0,0.0,1.0,0.0,0.0,1.0
13461,1,67,4fdcda7a1f46ad4fb61e8929ce47280feab287f9,"['[keymgr/dv] Add keymgr_sideload_protect test', '', '1. Randomly advance to a functional state and start a sideload operation.', '2. Flip either data_sw_en or data_valid.', '3. Read sw_share* for check:', "" - if hw_key_sel is flipped but data_sw_en is not, it doesn't match either the"", ' previously flopped value or the sideload value.', ' - if hw_key_sel is not flipped but data_en is, you should see the previous value.', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",20.0,4.0,2.0,11.0,FALSE,"['source', 'other']",10.0,4.0,7.0,1.0,0.0,132.0,15.0,21.0,1.0,14.0,2.0,57.0,18.0,3.0,46.0,1.0,1.0,1.0,0.0,11.0,1.0,0.0,8.0,1.0555556,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
13462,1,56,6352fed61bc481b24a1a439e4c222ee22dd2ac28,"['[chip dv] SV parts of the chip_sw_alert_handler_lpg_clkoff test', '', 'This test updates the chip_sw_alert_handler_lpg_clkoff test to add', 'the SV portion for the DV version of the test. The SV test sequence', 'injects a fatal alert in the peripherals tested.', '', 'The test is currently failing due to #16190.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",18.0,2.0,2.0,11.0,FALSE,"['source', 'other']",8.0,4.0,4.0,1.0,0.0,160.0,140.0,20.0,0.0,14.0,2.0,54.0,17.0,6.0,364.0,21.0,0.0,0.0,0.0,0.0,0.0,0.0,11.0,3.235294,2.1666667,0.33333334,1.0,1,0.0,1.0,0.0,0.0,1.0
13467,1,12,e5ba54f06a8ee0901f5ee7847edb87288ffaf443,"['[dv/edn] Fix auto_req_mode regression error', '', 'This PR fixes auto_req_mode regression error.', '1). The auto-req mode will always request another CSRNG entropy, and waiting', 'for another EDN request to read out the FIFO (after it is full).', 'For CSRNG agent, this will be a forever non-ending request.', '', 'To resolve this issue without disabling the EDN again, we can consider', 'issue a reset.', '', '2). The probing for state_q is not very accurate right at the posedge of', '  the clock cycle. So this PR change the sampling to the negedge to', '  avoid race conditions.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",15.0,4.0,2.0,11.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,10.0,1.0,1.0,0.0,1.0,0.0,19.0,8.0,5.0,21.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.625,1.4,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
13476,1,67,f2df4e67a69b12513204a5b0f2c960bc0763a931,"['[keymgr] Revert FSM update for reducing UNR coverage', '', 'Vcs wrongly recognizes all states can transition to StTx.', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",16.0,4.0,2.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,10.0,1.0,2.0,0.0,0.0,20.0,16.0,0.0,34.0,1.0,1.0,0.0,0.0,1.0,0.0,0.0,1.0,1.5,0.0,0.05882353,1.0,1,0.0,1.0,0.0,0.0,0.0
13478,1,20,2b1388ad4b25d9767b18bf7c83e9a6ecbffb7b18,"['[clkmgr] Add MUBI Synchronizer to Idle', '', 'Idle comes from other peripherals as mubi4_t type. When other modules', ""are reset, there's chance the idle signal abruptly changes, which"", 'results in the meta stability issue in the idle counter inside clkmgr.', '', 'This commit adds mubi synchronizers to not create metastability issue.', '', 'Signed-off-by: Eli Kim <eli@opentitan.org>']",13.0,4.0,2.0,11.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,17.0,3.0,2.0,0.0,1.0,0.0,3.0,1.0,0.0,6.0,0.0,6.0,0.0,0.0,6.0,0.0,0.0,1.0,1.0,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
13480,1,4,92854aec8b782ea5eb54c823e4a73584018b1438,"['[top/dv] Invalidate icache multiple times in `rv_core_ibex_icache_invalidate` test', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",7.0,3.0,2.0,11.0,FALSE,['source'],2.0,2.0,1.0,0.0,0.0,73.0,8.0,11.0,2.0,6.0,0.0,1.0,0.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
13485,1,47,2b62072dabacb679c5dfc1faaf7afbbbea0b80ab,"['[top/dv] Increase expected mismatch delay for data inputs in lockstep test', '', 'When glitching data_gnt_i to 0, this is detected as a mismatch in', 'data_req_o still being asserted one clock cycle later. Similarly, the when', 'glitching data_rdata_i, it can take an additional clock cycle for the alert', 'to be triggered.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",17.0,4.0,2.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,36.0,17.0,1.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.7058823,2.0,0.75,0.0,0,0.0,1.0,0.0,0.0,0.0
13489,1,4,ec2d5e9b26b927c7747d9dc9741b1c544c4c336b,"['[csrng/rtl] Unconditionally propagate FSM errors to alert', '', 'An FSM state error must trigger an alert, regardless of the', 'corresponding FSM being enabled or not.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",18.0,4.0,2.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,5.0,4.0,1.0,1.0,0.0,0.0,12.0,0.0,0.0,62.0,0.0,14.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,0.016129032,0.0,0,0.0,1.0,0.0,0.0,0.0
13492,1,38,afeebc738ad9e89c70527fb9b6dc15c49809662a,"['[csrng,dv] Check drbg_upd ctr/gen redun', '', 'Check the redundancy of the counters in drbg_upd and drbg_gen:', '- Randomly select cmd_gen_cnt, drbg_upd_cnt or drbg_gen_cnt', '- Create function force_cnt_err which flips a random bit in the counter', '- Check that any one of these cause a cmd_gen_cnt_err', '', 'Signed-off-by: Marno van der Maas <mvdmaas+git@lowrisc.org>']",16.0,4.0,2.0,11.0,FALSE,['source'],5.0,2.0,5.0,0.0,0.0,62.0,4.0,10.0,0.0,4.0,0.0,34.0,5.0,7.0,32.0,0.0,0.0,0.0,1.0,15.0,0.0,1.0,4.0,1.8,1.4285715,0.25,0.0,0,0.0,1.0,0.0,0.0,0.0
13493,1,65,a3fb60716335c977afa011464bc1762433c854c1,"['[entropy_src, dv] Add test for CONFIG.REGWEN countermeasure', '', 'Add test to verify the following:', '  -ME REGWEN and SW_REGUPD cannot be set back to 1 after being set to 0 once', '  -If ME_REGWEN is not set, MODULE_ENABLE cannot be modified', '', 'Signed-off-by: Vladimir Rozic <vrozic@lowrisc.org>']",11.0,4.0,2.0,11.0,FALSE,"['source', 'other']",8.0,5.0,4.0,2.0,0.0,71.0,5.0,7.0,0.0,16.0,0.0,4.0,0.0,0.0,33.0,1.0,0.0,0.0,0.0,3.0,0.0,0.0,4.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
13494,1,26,3ba0b5a3bb02b01272f341fc4d399ac3214b31a4,"['[dv/pwrmgr] Fix bug in objection count handling', '', 'The slow clock io_clk_en pipelines stopping or starting the clock', 'and updating io_clk_val. These actions need to be in separate threads', 'or some changes weill be missed if they happen in close temporal', 'proximity.', 'Instrument the objection count updates so it is easier to detect', 'problems.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",12.0,4.0,2.0,11.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,59.0,33.0,4.0,0.0,3.0,0.0,23.0,1.0,3.0,43.0,3.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,1.0,0.627907,0.666666667,0,0.0,1.0,0.0,0.0,0.0
13499,1,67,a255a8939052de8dcaeae6c83b32e759c63203de,"['[top, dv] Enable spi_monitor for bootstrap', '', 'No need to disable the monitor since we switch to flash mode for bootstrap', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",20.0,3.0,2.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,1.0,1.0,0.0,0.0,51.0,16.0,4.0,74.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,3.375,2.75,0.13513513,0.0,0,0.0,1.0,0.0,0.0,0.0
13501,1,0,a8755be792fed312dc2ee0bb7095d35355a585f5,"['[spi_host dv] Fix drive conflict when spi_agent responsing read requests', '', 'Reorganize the fsm in decode_cmd. It was causing failure.', 'Set cfg.spi_mode for every transaction.', 'Set active_csb to 0. It is causing problems when it is randomly', 'chosen as we have only one agent connected to spi_host.', 'Increase the rx data size in order to prevent disabling', 'iso_fork until csb is deasserted.', '', 'Signed-off-by: Abdullah Varici <abdullah.varici@lowrisc.org>']",19.0,2.0,2.0,11.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,13.0,13.0,0.0,2.0,2.0,0.0,20.0,7.0,2.0,21.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,5.0,1.5714285,1.0,0.125,0.0,0,0.0,1.0,0.0,0.0,0.0
13505,1,28,9e9512d2cbc5acec5bc35be39630477af5813ffc,"['[spi_host/dv] Decrease num_trans and num_runs for spi_host_sw_reset', '', 'A large number of transactions-per-run, combined with many runs was causing this', 'test to timeout.', '', 'Signed-off-by: Harry Callahan <hcallahan@lowrisc.org>']",11.0,4.0,2.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,8.0,0.0,0.0,0.0,1.0,0.0,2.0,0.0,0.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.25,0.0,0,0.0,1.0,0.0,0.0,0.0
13506,1,61,9c4f32bf690dc03c324d650b951837ead261525a,"['[keymgr] Adjust keymgr_en handling', '', '- addresses #16234', '- The disable control was not correctly handled in the init states or', '  in when an operation is completed on exactly the same cycle.', '', '- Address both scenarios by allowing ""early"" disable error and not', '  always wait for the fsm to transition.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",23.0,3.0,2.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,15.0,3.0,5.0,0.0,2.0,1.0,57.0,21.0,11.0,60.0,0.0,7.0,0.0,0.0,2.0,0.0,0.0,1.0,1.4761904,1.7272727,0.8833333,0.0,0,0.0,1.0,0.0,0.0,0.0
13507,1,61,43788d00115f9458707db439068deb7caee8acf9,"['[keymgr] Clarify and update the key redundancy controls', '', '- fixes #16233', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",17.0,3.0,2.0,11.0,FALSE,"['source', 'other']",4.0,2.0,3.0,0.0,0.0,68.0,28.0,9.0,5.0,2.0,1.0,57.0,21.0,11.0,75.0,0.0,13.0,2.0,0.0,6.0,1.0,0.0,2.0,1.5,1.7272727,0.88135594,0.0,0,0.0,1.0,0.0,0.0,1.0
13515,1,39,3dfa50408c65610b1ba2e1d2493a3be1a5d92161,"['[entropy_src/dv] More efficient config coverage', '', 'This commit adds enhancments to the RNG vseq to perform more reconfigs', 'per iteration and thus close more cover points with less simulation time.', '', '- Identifies certain configurations as ""Silent"" meaning that they are', '  blocked either by OTP or by inconsistent CSR configurations. These do', '  not generate seeds and thus do not close any configuration CPs.', '  - A new max_silent_reconfig_time parameter has been added to prompt', '    a faster reconfig for these silent configurations.', '', '- Identifies a bug in which random reconfigurations were not getting', '  changed in Xcelium (it seems that if randomize() is called twice on', '  the same object, the randomize routine is called, but the object', '  is not updated in the calling task!).   This is fixed by creating a', '  new copy of the dut_cfg object each time before randomizing.', '', '- Removes long pauses when reconfiguring the DUT', '', '- Removes the ""Do NOT Disturb"" flag in the RNG vseq. This debugging', '  feature was incorrectly implemented and thus was preventing most', '  reconfig trigger events it is also not needed anyway', '', '- Includes a number of small constraint or knob changes to get more', '  efficient coverage.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>', 'Co-authored-by: Matute <maturana@google.com>']",9.0,2.0,4.0,10.0,TRUE,['source'],6.0,3.0,6.0,0.0,0.0,90.0,29.0,20.0,4.0,11.0,2.0,58.0,24.0,6.0,55.0,3.0,1.0,1.0,0.0,0.0,1.0,0.0,4.0,1.625,1.4,0.7083333,1.0,0,0.0,1.0,0.0,0.0,0.0
13517,1,61,1e0ce1b0101240aeebcc7e565e464cdf89362327,"['[pwrmgr] Minor fixes to address constantly firing faults', '', '1. Shift prim_alert_sender also to lc domain.', '2. Capture power glitch fault status only during a limited', ""   window so we don't always trigger an escalation."", '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",21.0,3.0,1.0,11.0,FALSE,['source'],4.0,4.0,3.0,0.0,0.0,43.0,71.0,0.0,3.0,0.0,3.0,9.0,2.0,2.0,23.0,0.0,1.0,0.0,0.0,2.0,0.0,0.0,3.0,1.0,1.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
13520,1,47,4ade15f128044fbe77423d757b56674dbea33f07,"['[csrng, dv] Actually verify alert signaling in csrng_alert_vseq.sv', '', 'Previously, the sequence would just wait for some time and then check', 'the RECOV_ALERT_STS register. Now it also verifies that the actual', 'alert is signaled before checking the status register.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",15.0,4.0,2.0,11.0,FALSE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,17.0,9.0,3.0,5.0,6.0,0.0,1.0,0.0,0.0,6.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.33333334,0.0,0,0.0,1.0,0.0,0.0,1.0
13522,1,4,4b92bbdc8aa8dacc2789d8416032166e1453c46a,"['[entropy_src/dv] Check for error state when faulting counter', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",11.0,4.0,2.0,11.0,FALSE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,6.0,4.0,2.0,0.0,0.0,0.0,21.0,6.0,0.0,6.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.1666666,0.0,0.33333334,1.0,1,0.0,1.0,0.0,0.0,1.0
13525,1,16,3f38bcfedf5503ab75a14b2b374f6c0ceeca1967,"['[dv, sram_ctrl] Merge tests retention and main sram scrambling access', '', 'Signed-off-by: Douglas Reis <doreis@lowrisc.org>']",10.0,3.0,4.0,10.0,FALSE,"['source', 'other']",8.0,5.0,1.0,1.0,2.0,436.0,602.0,0.0,4.0,5.0,0.0,9.0,0.0,6.0,359.0,20.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,1.0,1.0,0.1,0,0.0,1.0,0.0,0.0,1.0
13529,1,12,d49135c3d92c480b58b25c6b06d7131c44771e40,"['[dv/edn] Fix disable auto_req_mode regression error', '', 'The current version has a few errors:', '1). CSRNG monitor did not handle reset.', '2). EDN disable auto_req_mode sequence error: After the EDN is disaled,', '  to re-enable EDN, we need to clear the FIFOs and rewrite all the', '  previous FIFOs.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",14.0,3.0,2.0,11.0,TRUE,"['other', 'source']",4.0,3.0,3.0,0.0,0.0,63.0,44.0,5.0,0.0,6.0,2.0,19.0,8.0,5.0,20.0,1.0,1.0,4.0,2.0,0.0,1.5,2.0,7.0,1.625,1.4,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
13532,1,61,3e3eb59aa29f1ca00994efbd001fa8beb99e1d4e,"['[i2c] Address comments', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>', '', 'Minor fixes to get around xcelium', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",11.0,3.0,2.0,11.0,FALSE,"['doc', 'source']",2.0,2.0,1.0,0.0,0.0,27.0,12.0,21.0,6.0,1.0,0.0,221.0,117.0,0.0,39.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,1.3162394,0.0,0.33333334,1.0,0,1.0,1.0,0.0,0.0,0.0
13536,1,67,705f8a76dd112a41e40c0135ffda691ad60f6d4c,"['[keymgr/dv] Fix keymgr_cfg_regwen', '', 'Update scb to predict CSR `start` correctly', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",15.0,3.0,2.0,11.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,5.0,0.0,1.0,0.0,0.0,0.0,192.0,111.0,6.0,88.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,2.5945945,2.0,0.65909094,0.0,0,0.0,1.0,0.0,0.0,0.0
13537,1,67,6be5e2fa965d0257697ebdcce0c6551c1d97c761,"['[dv] some small fix on spi_agent to enable item comparison', '', '1. Constrain dummy_* to random value only in the related mode', '2. Update read_size in device_driver', '3. Update top-level vseq to compare SPI items directly', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",16.0,3.0,2.0,11.0,TRUE,['source'],4.0,2.0,4.0,0.0,0.0,25.0,15.0,0.0,0.0,0.0,0.0,34.0,9.0,2.0,35.0,3.0,1.0,0.0,0.0,0.0,0.0,0.0,3.0,1.25,1.0,0.6857143,1.0,0,0.0,1.0,0.0,0.0,0.0
13538,1,26,87cd85b3b3f271a8e9d4f593f81197b57ff74fc0,"['[dv/pwrmgr] Enable CDC instrumentation and fix tests', '', 'Change some delays in order for CDC instrumentation to work.', 'Fixed some corner cases in tests that were failing.', 'Many changes for verible-format.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",0.0,1.0,2.0,11.0,TRUE,"['other', 'source']",16.0,2.0,15.0,0.0,0.0,180.0,170.0,13.0,17.0,1.0,3.0,23.0,3.0,2.0,42.0,3.0,0.0,0.0,1.0,0.0,0.0,1.0,3.0,1.5,2.0,0.90909094,1.0,1,0.0,1.0,0.0,0.0,1.0
13539,1,62,86a7c5ed3949c531a322d736965a042d833a9794,"['[dv] enable loading flash images signed with different keys', '', 'This updates the testbench to support different signing keys used by', 'Bazel, which is needed to bring-up specific ROM E2E test in DV (e.g.,', 'the `sigverify_always` test uses images with different signing keys).', '', 'Signed-off-by: Timothy Trippel <ttrippel@google.com>']",15.0,3.0,2.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,11.0,3.0,4.0,2.0,0.0,0.0,27.0,10.0,0.0,105.0,3.0,1.0,1.0,0.0,0.0,1.0,0.0,2.0,2.1,0.0,0.114285715,0.333333333,0,0.0,1.0,0.0,0.0,0.0
13546,1,39,da2ce7e64a498de5d907015975ec6cd0287efb39,"['[entropy_src/rtl] Minor core timing tweaks', '', '- Prevent sprurious `health_test_esbus_vld` pulses when FIFOs', '  are being cleared.', '- Keep main_fsm enabled for one more cycle (even if no data in flight)', '  to capture any final HT results.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",12.0,3.0,2.0,11.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,5.0,3.0,3.0,1.0,0.0,0.0,6.0,0.0,0.0,116.0,2.0,17.0,0.0,0.0,7.0,0.0,0.0,1.0,0.0,0.0,1.0,0.5,0,0.0,1.0,0.0,0.0,0.0
13547,1,39,84bf3b94f606d408a42151fe7ab571f85b080c10,"['[entropy_src/dv] Delay modelling of DUT shutdown', '', 'Fixes mismatches in REPCNT statistics due the scoreboard prematurely', 'clearing the DUT model after shutdown.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",11.0,3.0,2.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,9.0,17.0,4.0,3.0,0.0,1.0,152.0,59.0,25.0,80.0,4.0,0.0,3.0,0.0,0.0,1.0,0.0,6.0,2.4237287,2.28,0.675,1.0,0,0.0,1.0,0.0,0.0,0.0
13550,1,12,07c989de3aa3beed3f66d02cd8ef9c0705075458,"['[dv/edn] Random write reserved value to err_code_test reg', '', 'This PR randomly writes reserved value to err_code_test reg in all', 'tests. And sequence ensures no alert or error will be triggered.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,3.0,2.0,11.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,22.0,0.0,1.0,0.0,2.0,0.0,36.0,8.0,5.0,20.0,0.0,0.0,0.0,0.0,12.0,0.0,0.0,2.0,1.25,1.0,0.2,0.0,0,0.0,1.0,0.0,0.0,0.0
13551,1,61,e5c997412ce97ac4de1b3386f06a1e89294edb7b,"['[pwrmgr] Change the power glitch reset clear handshake.', '', 'The previous mechanism did not always work if the reset duration', 'was short.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",10.0,3.0,2.0,11.0,FALSE,['source'],3.0,1.0,3.0,0.0,0.0,22.0,20.0,10.0,4.0,1.0,0.0,39.0,17.0,1.0,49.0,2.0,12.0,0.0,0.0,8.0,0.0,0.0,2.0,1.0,1.0,0.8095238,0.0,0,0.0,1.0,0.0,0.0,0.0
13562,1,4,c13458d32422bc07473f27ef5280086d744f1499,"['[entropy_src/rtl] Unconditionally propagate FSM errors to alert', '', 'An FSM state error must trigger an alert, regardless of the', 'corresponding FSM being enabled or not.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",16.0,3.0,2.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,3.0,0.0,0.0,0.0,0.0,6.0,0.0,0.0,115.0,2.0,17.0,0.0,0.0,7.0,0.0,0.0,1.0,0.0,0.0,0.008695652,0.0,0,0.0,1.0,0.0,0.0,0.0
13565,1,39,9bc610e0b57e051d57227cc0bf8070bd30d0c3aa,"['[entropy_src/dv] Minor RNG VSeq Updates', '', '- DUT Enable only occurs after other threads have started (needed for', '  FSM coverage closure)', '- Modified delay constraints to have reduced probability of long', '  response delays (e.g., to interrupt events etc).', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",9.0,1.0,2.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,37.0,11.0,3.0,1.0,7.0,1.0,56.0,24.0,5.0,47.0,3.0,1.0,0.0,0.0,0.0,0.0,0.0,3.0,1.625,1.4,0.70212764,1.0,0,0.0,1.0,0.0,0.0,0.0
13567,1,32,24294e011cfba3609a3b28ed76599f1a80f3fd35,"['[i2c,dv] smoke test', '', 'Target smoke test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",21.0,4.0,1.0,11.0,FALSE,"['other', 'source']",16.0,5.0,14.0,0.0,0.0,618.0,193.0,80.0,29.0,40.0,16.0,47.0,35.0,5.0,37.0,1.0,1.0,11.0,2.0,11.0,1.7272727,1.0,24.0,3.7714286,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
13568,1,12,d57225bfd39f8d93b13574a92647e53df6b9385f,"['[rtl] EDN remove unreachable logic', '', 'This PR removes an unreachable condition:', 'The signal `local_escalate_i` is a super set of `ack_sm_err_o`.', 'So the following case will never happen:', 'local_escalate_i = 0 but ack_sm_err_o = 1.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",14.0,2.0,2.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,13.0,5.0,0.0,14.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.2,0.0,0.071428575,0.0,0,0.0,1.0,0.0,0.0,0.0
13569,1,39,f942e842d569e2d896e9797ecab6808e38d25e5e,"['[entropy_src/dv] No backpressure on AST RNG agent', '', 'The Raw RNG source used by the top-level AST top is expected to not', 'respect the `ready` output from the `entropy_src`.  This commit modifies', 'the host/push variant of the `push_pull_driver`, to optionially mimic', 'such an external device.', '', 'This change is helpful in in closing the `main_sm` transition coverage.', 'The transition StartupHTStart->Idle transition can be blocked if there', 'is always an RNG sample waiting at the RNG IF, as many parts of the DUT,', 'including the FSM, wait for the state of the internal FIFOs to', 'self-clear before fully shutting down.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>', 'Co-authored-by: Andreas Kurth <github@akurth.net>']",13.0,6.0,1.0,11.0,FALSE,['source'],8.0,4.0,8.0,0.0,0.0,22.0,1.0,9.0,0.0,4.0,0.0,15.0,0.0,2.0,52.0,2.0,7.0,0.0,0.0,4.0,0.0,0.0,2.0,0.0,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
13570,1,39,d37c76f2ebd26bad95886abda2e1324121f1e58f,"['[entropy_src/dv] Synchonize ExtHT and other HT scoreboarding', '', 'Prior to this commit, the ExtHT vs. the Repcnt and windowed tests all ran', 'in  separate threads.  This commit makes the health test scoring driven', 'by ExtHT events (sample received, window closed), thus all health tests', 'can be scored in the same task.', '', 'ExtHT Req events are now checked to see that they match the RNG data and', 'that the window-close events are occuring at the correct time.', '', 'The original intent was to find a predict/access collision in the alert', 'count registers.   This commit does not fix that bug unfortunately. It', 'does however simplify the code, and remove one more thread from the', 'scoreboard.   It also supports better scoring of ExtHT events.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",12.0,1.0,1.0,11.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,46.0,18.0,16.0,2.0,5.0,1.0,153.0,59.0,25.0,78.0,4.0,0.0,1.0,0.0,0.0,1.0,0.0,7.0,2.4237287,2.28,0.67948717,1.0,0,0.0,1.0,0.0,0.0,0.0
13571,1,40,56cb500333658409f9f2b293a8ce25f9a9a4cd2a,"['[lc_ctrl] Enumerate all lc_ctrl statuses', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",21.0,2.0,2.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,1.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,70.0,1.0,0.0,0.0,0.0,41.0,0.0,0.0,1.0,0.0,0.0,0.08571429,0.0,0,0.0,1.0,0.0,0.0,0.0
13574,1,39,21be1d7def0b8f2bf972082bd5fdb9a975c9ddf4,"['[entropy_src/dv] Support for ""delayed"" enables', '', '- Performs proper timing of REGWEN predictions, noting that', '  the REGWEN prediction must be updated whenever module_enable', '  is set, but there may be some delay until the module itself', '  has reasserted REGWEN.', '- When configuring the DUT it is important to note that there', '  may be a delay between when the DUT is disabled and when it', '  is ready for configuration.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",14.0,5.0,1.0,11.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,52.0,29.0,6.0,1.0,1.0,2.0,152.0,61.0,25.0,77.0,4.0,1.0,0.0,1.0,0.0,0.0,1.0,5.0,2.3934426,2.28,0.6753247,1.0,0,0.0,1.0,0.0,0.0,0.0
13575,1,39,5c492ff966873f869f1316e1bbd76244bebadb59,"['[entropy_src/rtl] Consistent core enable masking', '', 'The entropy_src core module has many activities that persist after', 'disablement, notably the closing of health_test statistics data', 'and the processing of SHA conditioning outputs.  Prior to this', 'commit there have been many ad-hoc signals to allow these individual', 'processes to finish before clearing the relavant fifos or state', 'machines.  This lack of consistency makes it hard to track', 'how these delays interact.', '', 'Ideally the external module interfaces (CSR locks and RNG inputs)', 'would also be closed during these shutdown period to prevent', 'the admission of new RNG data (bad for verification) or new CSR', 'commands (which can cause spurious events due to poorly timed', 'changes in configuration).', '', 'This commit creates a new delayed copy of the module enable', 'signals.  The falling edge of this delayed copy signals when', 'it is safe to clear the last few internal FIFOs, and the rising', 'edge signals when the FSM has actually received a pending idle', 'request.', '', 'This new enable signal is generated by a new module in order', 'to cleanly encapulate and document the logic and motivation for', 'the delay calculations.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",13.0,5.0,1.0,11.0,FALSE,"['source', 'other']",3.0,2.0,2.0,1.0,0.0,155.0,49.0,53.0,7.0,19.0,3.0,6.0,0.0,0.0,114.0,2.0,17.0,0.0,0.0,7.0,0.0,0.0,2.0,0.0,0.0,1.0,0.5,0,0.0,1.0,0.0,0.0,1.0
13577,1,47,2b08b0bea262fe5c4b30c005211a75b10c20c837,"['[entropy_src, dv] Fix typo in entropy_src_rng_test constraint', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",12.0,1.0,2.0,11.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,30.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.03333333,0.0,0,0.0,1.0,0.0,0.0,0.0
13580,1,65,1f7eda046e9b72b4358698e433a010198f59187d,"['[kmac/rtl] Add key sharing to unmasked KMAC implementation', '', 'This enables SW to set the KMAC key in two shares even when', 'parameter EnMasking = 0. The key is computed by XORing of the two', 'shares. This feature was already possible for masked implementation', '(EnMasking =1), but according to specifications it should also be', 'enabled for the unmasked version.', '', 'Signed-off-by: Vladimir Rozic <vrozic@lowrisc.org>']",13.0,2.0,2.0,8.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,11.0,21.0,0.0,3.0,0.0,0.0,190.0,123.0,17.0,105.0,0.0,15.0,0.0,0.0,2.0,0.0,0.0,2.0,4.9593496,3.3529413,0.012658228,0.0,0,0.0,1.0,0.0,0.0,0.0
13582,1,4,09dc7984402fd16005ffa3e15382c25c4c12f6f2,"['[dv/mubi] Parenthesize other args of `_DV_MUBI_DIST`', '', 'This prevents unexpected behavior involving operator precedence when', 'those arguments are expressions.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",7.0,3.0,2.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,11.0,11.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,10.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.2,0.0,0,0.0,1.0,0.0,0.0,0.0
13584,1,56,822605a6cfb6fefbca6c849062003eb94fa3f708,"['[chip dv] chip_sw_rom_ctrl_integrity_check test update', '', 'Limit the bit flip to data bits to get the test to reliably', 'pass all iterations.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",19.0,2.0,2.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,1.0,1.0,0.0,0.0,0.0,3.0,0.0,0.0,6.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.33333334,1.0,0,0.0,1.0,0.0,0.0,0.0
13585,1,12,faebeb4a76f09445aa0b2805a8a6074a3e18f894,"['[dv/edn] Disable EDN during auto_req_mode', '', 'This PR tries to disable EDN during auto_req_mode.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",14.0,2.0,2.0,11.0,FALSE,"['source', 'other']",8.0,4.0,5.0,2.0,0.0,156.0,1.0,16.0,0.0,25.0,0.0,35.0,8.0,5.0,19.0,0.0,0.0,1.0,1.0,3.0,1.0,1.0,5.0,1.25,1.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
13589,1,67,13205cdbdd207dfce0cba571fa19d0da7448fa0b,"['[keymgr/dv] Update scb to check debug CSR', '', '1. Update scb and sequence to check `debug` CSR', ""2. Remove regwen coverage as it's done in the base lib"", '3. Remove debug_csr_cg as we have alread had a fcov for that', '4. small clean-up in keymgr_if', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",22.0,1.0,2.0,11.0,FALSE,"['source', 'other']",5.0,3.0,4.0,0.0,0.0,57.0,69.0,9.0,1.0,1.0,2.0,191.0,110.0,6.0,87.0,1.0,1.0,3.0,0.0,2.0,2.0,0.0,4.0,2.6,2.0,0.875,1.0,0,0.0,1.0,0.0,0.0,1.0
13591,1,40,db04be7d6f8ef931de947d4213ffe45b7824dd9d,"['[prim_sync_reqack_data] Add check flag to better capture async resets', '', 'This is similar to the flag that was added to the prim_sync_reqack', 'module itself.', '', 'Fixes #16115.', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",17.0,2.0,2.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,37.0,7.0,8.0,0.0,2.0,1.0,6.0,5.0,0.0,9.0,0.0,1.0,1.0,0.0,0.0,1.0,0.0,2.0,1.4,0.0,0.11111111,0.0,0,0.0,1.0,0.0,0.0,0.0
13593,1,61,98bd47a79e5f4191c3e233bfd7b6576c0109f2fc,"['[keymgr] Fix alert disable', '', ""- keymgr's usage of certain prim_mubi4_sync is only for buffered"", '  copies.  This means inside the module the clock/reset is not', '  actually used by any real logic.  This led to lint errors.', '  Previously, this was worked around by tying clock and reset to', '  0, but this had the unintentional side effect of also disabling', '  alerts and leading to coverage issues.', '', '- The lint issue has now been addressed by the presence of dummy', '  logic, so it is safe to just connect the clocks and resets', '  normally and allow the assertions to properly function.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",15.0,2.0,2.0,11.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,7.0,0.0,0.0,74.0,0.0,13.0,0.0,0.0,4.0,0.0,0.0,1.0,0.0,0.0,0.7567568,0.0,0,0.0,1.0,0.0,0.0,0.0
13594,1,61,9e93e069ba3e5a36669927054a6bd0879033b652,"['[edn] Tweak disable timing', '', '- address #16152', '- previously, when edn was disabled, the feedback signal was immediately', '  silenced.  However, the flopped version of that signal was not also', '  qualified, leading to a situation where we may push unknown data into', '  the command fifos.', '- This commit moves the qualification to after the flopped version so', '  it is more up to date.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",9.0,2.0,2.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,5.0,9.0,0.0,0.0,0.0,0.0,8.0,0.0,0.0,51.0,2.0,9.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,0.1764706,0.5,0,0.0,1.0,0.0,0.0,0.0
13595,1,61,23464777cf3f5e837ab690d42eaa9f7f256f1cf5,"['[keymgr] Improve tx state transition', '', '- If rounds cannot be 0, do not attempt to evaluate', '  rounds == 0, this helps improve coverage a tiny bit.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",14.0,2.0,2.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,10.0,7.0,2.0,2.0,0.0,0.0,21.0,16.0,0.0,33.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,2.0,1.5,0.0,0.72727275,0.0,0,0.0,1.0,0.0,0.0,0.0
13600,1,40,24799a917f79ed12d02d35c952382d9fec5d3030,"['[hmac] Make alert fatal', '', 'Fixes #16159.', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",13.0,2.0,2.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,1.0,0.0,0.0,0.0,0.0,28.0,12.0,2.0,53.0,0.0,9.0,0.0,0.0,2.0,0.0,0.0,1.0,1.1666666,1.0,0.1509434,0.0,0,0.0,1.0,0.0,0.0,0.0
13601,1,61,d6966166253096018a24642937923bc88579da3e,"['[keymgr] WIP make debug csr more accurate', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",9.0,2.0,2.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,6.0,0.0,0.0,0.0,0.0,7.0,0.0,0.0,73.0,0.0,13.0,0.0,0.0,4.0,0.0,0.0,1.0,0.0,0.0,0.75342464,0.0,0,0.0,1.0,0.0,0.0,0.0
13602,1,61,e4c19bfce3b629a4da079a0873d557d4a93c826f,"['[prim] Adjust reset assertion', '', '- the current assertions do not work well when clocks are also', '  killed around the time of reset. It makes the detection of', '  rose / fell unreliable and triggers false positives.', '', '- instead switch to using async flags (not very elegant) that', '  should in theory serve very similar purposes.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",14.0,0.0,1.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,39.0,2.0,13.0,0.0,6.0,0.0,17.0,8.0,0.0,12.0,0.0,1.0,2.0,0.0,0.0,1.0,0.0,3.0,1.125,0.0,0.25,0.0,0,0.0,1.0,0.0,0.0,0.0
13623,1,9,be6dbfc24588988a97d3e02105741e4be0751cb3,"['[csrng,dv] Use aes_pkg for Sp2V signal in DV code', '', 'Signed-off-by: Canberk Topal <ctopal@lowrisc.org>']",16.0,1.0,2.0,11.0,FALSE,['source'],3.0,2.0,3.0,0.0,0.0,8.0,11.0,1.0,1.0,0.0,0.0,14.0,4.0,0.0,6.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,2.0,1.75,0.0,0.33333334,0.0,0,0.0,1.0,0.0,0.0,0.0
13627,1,61,3891c4a993f8daeac4e966978b2922b17ad23e2c,"['[pwrmgr] remove assertion', '', 'The window for fault status capture is now wider and no', 'longer valid with the old assertions.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",12.0,1.0,2.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,0.0,9.0,0.0,2.0,0.0,1.0,7.0,3.0,0.0,48.0,2.0,12.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,0.0,0.7291667,0.0,0,0.0,1.0,0.0,0.0,0.0
13635,1,40,f827911d7a97580c863501c02212d090e6e79f6e,"['[aes] Add coverage instrumentation pragmas', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",20.0,1.0,2.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,5.0,0.0,4.0,0.0,1.0,0.0,46.0,6.0,7.0,41.0,0.0,7.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,1.0,0.07317073,0.0,0,0.0,1.0,0.0,0.0,0.0
13636,1,61,82278f92b83d280102116941dd1d6c19e6953bd8,"['[top] Remove kmac_reset_test', '', 'The kmac_reset_test was originally added because kmac / lc_ctrl', 'used different reset roots.', '', 'This is no longer the case since the recent reset domain organization.', 'This test is no longer required.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",13.0,1.0,2.0,11.0,FALSE,"['source', 'other']",7.0,5.0,2.0,0.0,2.0,0.0,262.0,0.0,20.0,0.0,21.0,1.0,0.0,0.0,356.0,20.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.5,0.214285714,0,0.0,1.0,0.0,0.0,1.0
13637,1,61,5ec6c1f5a07a9ee5fce747cb89491317bc108c3e,"['[top] Address regression failure', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",15.0,1.0,2.0,11.0,FALSE,['source'],2.0,2.0,1.0,0.0,0.0,12.0,1.0,0.0,0.0,0.0,0.0,78.0,1.0,0.0,39.0,2.0,12.0,0.0,0.0,4.0,0.0,0.0,1.0,1.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
13638,1,12,58448f69de394180461fc8e1f641eac91b5086c8,"['[dv/edn] Allow randomly select a EDN endpoint to enable', '', 'The current logic will always enable EDN endpoint 0 because', 'cfg.num_endpoint = 1.', 'This PR allows testbench to randomly pick an EDN endpoint instead of', 'fixing the index to 0.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",15.0,1.0,2.0,11.0,FALSE,['source'],4.0,3.0,4.0,0.0,0.0,22.0,18.0,5.0,2.0,1.0,0.0,23.0,7.0,2.0,27.0,0.0,2.0,1.0,0.0,0.0,1.0,0.0,3.0,1.2857143,2.0,0.75,0.0,0,0.0,1.0,0.0,0.0,0.0
13639,1,40,e8b249165ac65bc1d07b3a9dcbfaabcab16631ba,"['[aes] Exclude SVA helper logic from synthesis', '', 'This fixes a DC elab issue.', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",16.0,1.0,2.0,11.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,3.0,3.0,2.0,0.0,0.0,46.0,6.0,7.0,40.0,0.0,7.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,1.0,0.05,0.0,0,0.0,1.0,0.0,0.0,0.0
13642,1,39,8de5cfb8b8bc4bd63f9cc6538e41d9efd51f4f8d,"['[entropy_src/dv] Cumulative constraint and knob changes', '', 'This commit contains the a number of changes to the knobs used', 'in the RNG and FW_OV tests as wells as some updates to the', 'constraints, which should cumulatively bring entropy_src', 'to the 90% coverage levels.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",10.0,0.0,2.0,10.0,FALSE,['source'],4.0,2.0,4.0,0.0,0.0,32.0,20.0,7.0,2.0,4.0,1.0,20.0,3.0,0.0,51.0,3.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.3333334,0.0,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
13643,1,12,6dd9594de653435f5ba3fdb69a15f7e23c8c5d77,"['[fpv/keymgr] Fix keymgr FPV error', '', 'This PR fixes a countercase regarding kmac_if counter error.', 'Because FPV cut logic for `state_q` and `cnt_error`, so in my JasperGold', 'run, the `state_d` went to `StError` but `state_q` is at `Idle` state.', 'And eventually the `fsm_err_o` is not asserted.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",10.0,1.0,2.0,11.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,22.0,17.0,0.0,32.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,1.0,1.5294118,0.0,0.03125,0.0,0,0.0,1.0,0.0,0.0,0.0
13644,1,12,487acd17c0c8288379e312cbbc263ee0837115d4,"['[fpv/edn] Fix EDN FPV errors', '', 'There is a countercase in FPV run regarding main_sm error.', 'Looks like the simple solution is to report error immediately after the', 'state machine went to default state.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",10.0,1.0,2.0,11.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,1.0,0.0,0.0,0.0,0.0,52.0,48.0,0.0,16.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.6458334,0.0,0.0625,0.0,0,0.0,1.0,0.0,0.0,0.0
13645,1,39,2c1649d204ca7d03f4c74847f935c9c246311729,"['[entropy_src/dv] Minor Coverpoint Updates', '', '- More smaller cross coverpoints, as a subset of the larger', '  configuration crosspoints, which are easier to interpret at a glance.', '- Stardardization of RNG_BIT_SEL/RNG_BIT_ENABLE as a single coverpoint', '  in on all covergroups.', '- Renormalization of REPCNTS ""scoring"" in the `cont_ht` covergroup to', '  put it on the same likelihood as the REPCNT test, so that it makes', '  sense to compare them in the same bin definitions.', '- Corresponding pdates to sampling calls in the scoreboard.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",9.0,1.0,2.0,11.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,109.0,66.0,23.0,8.0,6.0,6.0,149.0,61.0,24.0,76.0,4.0,1.0,0.0,0.0,7.0,0.0,0.0,1.0,2.918033,2.5833333,0.875,1.0,0,0.0,1.0,0.0,0.0,0.0
13649,1,12,f4cef86d1d9fd79170965a2d1ae175193af7e10c,"['[dv/csrng_agent] Only increment the count if the ack is sent', '', 'This PR moves the timing to increment counters.', 'Currently the counter will increment when we see the gen request.', 'With this change, will only increment the count if the `ack` is sent.', 'This will eliminate the case where reset is issued.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",12.0,1.0,2.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,11.0,7.0,1.0,0.0,3.0,0.0,21.0,8.0,5.0,19.0,1.0,1.0,3.0,0.0,0.0,1.3333334,0.0,5.0,1.625,1.4,0.15789473,1.0,1,0.0,1.0,0.0,0.0,0.0
13653,1,39,32361f60c2a0a3816c457a30e12cc1aa10db5df6,"['[entropy_src/dv] Better cross coverage of FW_OV parameters', '', 'Though the `FW_OV_ENTROPY_INSERT` setting should do nothing when', '`FW_OV_MODE` is false there are many cross coverpoints that look for', 'this combination.   This update to the `dut_cfg` constraints randomly', 'picks a 50-50 value for `FW_OV_ENTROPY_INSERT` when `FW_OV_MODE` is', 'false, regardless of the other knobs say, simply to get coverage', 'closure, and confirm that this behaivior is obeyed.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",22.0,1.0,4.0,10.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,19.0,3.0,5.0,0.0,0.0,0.0,20.0,3.0,0.0,12.0,3.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.3333334,0.0,0.9166667,1.0,0,0.0,1.0,0.0,0.0,0.0
13654,1,39,f05726f56af6e570e4e16d3d55d3347c3143685a,"['[entropy_src/rtl] Bad timing of alert clear signal', '', 'Fixes a bug found when closing FSM coverage', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",14.0,5.0,1.0,11.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,59.0,42.0,0.0,35.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.8333334,0.0,0.25714287,0.0,0,0.0,1.0,0.0,0.0,0.0
13656,1,62,dd21c8a81c8c395b2c5a918bb1ef436840878ae4,"['[dv,test] simplify `chip_tap_straps_prod`', '', 'This implements review feedback from #16053.', '', 'Signed-off-by: Timothy Trippel <ttrippel@google.com>']",23.0,0.0,1.0,11.0,FALSE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,2.0,7.0,0.0,0.0,0.0,0.0,24.0,5.0,0.0,354.0,20.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.21428572,0.5,1,0.0,1.0,0.0,0.0,1.0
13666,1,47,25b4745593aa3e151c1ea57be3e4be2b61756620,"['[top/dv] Disable TL-UL SVAs for Ibex when glitching outputs of main core', '', 'When glitching TL-UL outputs of the main Ibex core, Ibex might violate', 'the TL-UL bus specification, thereby triggering assertion failures', 'before the glitch is detected. Therefore, these assertions should be', 'disabled when glitching TL-UL output signals of the main core.', '', 'This is related to lowRISC/OpenTitan#15538.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",1.0,1.0,2.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,20.0,0.0,3.0,0.0,0.0,0.0,33.0,16.0,1.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.6875,2.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
13667,1,67,32d4a1eefdbc2d6c440385e8153a48f6227ad6a2,"['[keymgr/dv] Fix 2 regression failures', '', '1. Fixed scb for direct_to_disable test', '2. Disabled EDN SVA for CSR tests', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",16.0,0.0,1.0,11.0,TRUE,['source'],3.0,2.0,3.0,0.0,0.0,7.0,3.0,2.0,0.0,0.0,0.0,189.0,108.0,6.0,86.0,1.0,2.0,0.0,0.0,2.0,0.0,0.0,2.0,2.398148,1.3333334,0.75,1.0,0,0.0,1.0,0.0,0.0,0.0
13668,1,62,9899bab796c8761eb9b7a85534808730af1c1bfc,"['[dv,test] fix `rom_e2e_shutdown_exception_c` test', '', 'This fixes the `rom_e2e_shutdown_exception_c` test by implementing a', 'sequence to check the UART output for a specific boot fault message,', 'since the ROM does not allow use of the DV backdoor logging mechanism.', '', 'Signed-off-by: Timothy Trippel <ttrippel@google.com>']",15.0,0.0,1.0,11.0,TRUE,"['source', 'other']",4.0,3.0,2.0,1.0,0.0,31.0,2.0,9.0,0.0,5.0,0.0,1.0,0.0,0.0,109.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
13670,1,67,3ff1b64b5dce7b3dca31c4d2f098152da37fd43f,"['[keymgr] use sparse_fsm for sideload FSM', '', 'Also removed an unreachable transition and update vseq to the right CSR field.', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",15.0,0.0,1.0,11.0,FALSE,['source'],4.0,2.0,4.0,0.0,0.0,12.0,16.0,2.0,1.0,0.0,1.0,22.0,17.0,0.0,72.0,1.0,13.0,0.0,0.0,4.0,0.0,0.0,2.0,1.6666666,0.0,0.7368421,1.0,0,0.0,1.0,0.0,0.0,0.0
13671,1,67,860bf1b7acfac2f4ae9417f3186471367dbb2bfb,"['[top, dv] Update testplan for keymgr tests', '', 'As discussed in #16058', '1. Updated to only test the Sealing CDI.', '2. Removed optional part in the kmac sideload test.', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",12.0,0.0,1.0,11.0,FALSE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,6.0,4.0,1.0,1.0,0.0,0.0,11.0,0.0,0.0,291.0,13.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.8,1.0,0,0.0,1.0,0.0,0.0,1.0
13672,1,61,fb37d77073c4fce4157d5af847bccce0a29dd685,"['[top/dv] Fix addresse used for fault triggering.', '', 'The current address used ends up being a ""bad"" out of range address', 'that triggers the bus exception handler instead.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",13.0,0.0,1.0,11.0,TRUE,['source'],2.0,2.0,1.0,0.0,0.0,5.0,5.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
13673,1,40,2ae045de64aa5fb0b7d5a91f6b7c2399b3b2bf6d,"['[rv_core_ibex] Fix a fetch enable assertion', '', 'The SVA failed because it did not take the latched fetch', 'disable state into account.', '', 'Fixes #15899', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",17.0,0.0,1.0,11.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,8.0,2.0,0.0,81.0,1.0,17.0,0.0,0.0,8.0,0.0,0.0,1.0,1.0,0.0,0.16049382,1.0,0,0.0,1.0,0.0,0.0,0.0
13676,1,12,a818e25c0a2ce472bc764a55716363c3ba9f11e9,"['[dv/edn] support csrng agent disablement', '', 'When the EDN is disabled, we expect the CSRNG to also disable.', 'The current CSRNG agent does not know that the CSRNG is disabled, and', 'will still try to response to the current CSRNG request (dropped due to', 'disablement).', ""So I connect the csrng agent's reset. This will help drop the CSRNG"", 'request.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,0.0,1.0,11.0,FALSE,"['source', 'other']",9.0,3.0,8.0,1.0,1.0,67.0,48.0,15.0,9.0,9.0,7.0,11.0,3.0,1.0,28.0,0.0,6.0,0.0,0.0,4.0,0.0,0.0,2.0,1.0,1.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
13677,1,62,a590977e6531837ff2a8668f03464c6509038d5e,"['[rom_e2e] add rom_e2e_shutdown_output to DV', '', 'This adds the `rom_e2e_shutdown_output` test to DV. Since this test', 'relies on a custom OTP image, this test demonstrates how to use Bazel to', 'generate an OTP image for use in a DV top-level test. This test has a', 'custom sequence for iterating over the lifecycle states of interest and', 'checking the ROM console outputs. Additionally, since ROM does not make', 'use of the `LOG_*` macros, the UART agent had to used to read ROM', 'outputs over the UART directly, rather than checking messages via the', 'DV backdoor logging interface.', '', 'This test will also serve as an example on how to write other ROM E2E', 'tests in the DV environment that check ROM console outputs over UART.', '', 'This partially addresses #14634.', '', 'Signed-off-by: Timothy Trippel <ttrippel@google.com>']",17.0,2.0,1.0,11.0,FALSE,"['source', 'other']",6.0,5.0,2.0,1.0,0.0,133.0,3.0,15.0,0.0,16.0,0.0,4.0,0.0,0.0,108.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,4.0,0.0,0.0,1.0,0.666666667,0,0.0,1.0,0.0,0.0,1.0
13678,1,56,2a6284b002fb48193ac9cfee06b679cdd76538d5,"['[chip dv] Fix chip_sw_rom_ctrl_integrity_check test', '', '- Check rom_ctrl is reporting bad intg with an internal probe', '- Pick a digest addr randomly to indroduce corruption, rather the only the', '  last digest word.', '- Corrupt the digest with only a single bit-flip in the digest word, including', '  the integrity bits, rather than corrupting the whole word.', '- In the second phase of the test, wait for the ROM operation to be completed first', '  (this is the main issue described in #16013).', '', 'Fixed #16013.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",15.0,4.0,1.0,11.0,TRUE,['source'],4.0,4.0,3.0,0.0,0.0,69.0,52.0,15.0,18.0,4.0,1.0,78.0,1.0,1.0,38.0,2.0,12.0,0.0,0.0,4.0,0.0,0.0,3.0,1.0,1.0,0.47368422,1.0,1,0.0,1.0,0.0,0.0,0.0
13679,1,26,6bcaab562abdd3e8dc697bd9228fe997ca553163,"['[dv/rstmgr] Enable cdc instrumentation', '', 'Allow cascading SVA time an extra cycle for sys drop due to CDC extra delay.', 'Avoid rstmgr_sec_cm_scan_intersig_mubi defeating scan_reset, since it causes', 'scan_resets to be skipped in the rstmgr_smoke sequence.', 'Update UNR exclusions, resulting in a healthy reduction in exclusions.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",14.0,4.0,1.0,11.0,FALSE,"['source', 'other']",6.0,4.0,4.0,0.0,0.0,40.0,320.0,2.0,0.0,2.0,1.0,17.0,1.0,0.0,41.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.8,1.0,0,0.0,1.0,0.0,0.0,1.0
13680,1,26,fd54ae6cb609d348e4f8b3210bdea80f6a3ee434,"['[dv/clkmgr] Enable cdc instrumentation', '', 'Relax the expected clock measurements to account for extra CDC.', 'Change some delays due to extra sync cycles.', ""Reduce the frequency of mubi changes: the logic doesn't handle"", 'very quick mubi changes: they are assumed quasi-static.', 'Refresh UNR exclusions, which reduces the number of exclusions.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",12.0,4.0,1.0,11.0,FALSE,"['other', 'source']",10.0,6.0,8.0,0.0,0.0,54.0,97.0,5.0,4.0,1.0,1.0,19.0,5.0,1.0,20.0,1.0,1.0,0.0,0.0,5.0,0.0,0.0,1.0,1.2,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
13681,1,39,140e189eeb30b0474eb8483a2604b9a8d6f753f2,"['[entropy_src/dv] Updates to FSM closure (PR #15663)', '', ""- Fixes an interrupt handler bug by from the DV_WAIT watchdog's added in"", '  PR #15663. (Thanks for the suggestion @waicaiyang).', '- Adds more states the list of rare transitions.', '- Updates RNG VSEQ to force some transtions using backdoor operations', '  (when frontdoor CSR transactions are not fast enough to rapidly turn', '  the FSM on and off)', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",10.0,5.0,5.0,10.0,TRUE,['source'],4.0,3.0,4.0,0.0,0.0,57.0,33.0,9.0,6.0,0.0,2.0,54.0,25.0,5.0,48.0,3.0,7.0,1.0,2.0,4.0,1.0,1.5,4.0,1.6,1.4,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
13682,1,39,814f39d33fd5e4a19b7741ab36be61e0fc40754e,"['[entropy_src/rtl] Proper checking of fw_ov_wr_fifo_full', '', 'In `es_bypass_mode` FW_OV data goes to directly to the bypass FIFO, not', 'to the precon fifo.  This commit updates the fw_ov_wr_fifo_full register', 'to reflect that.', '', 'In a related vein, the es_bypass_mode signal now updates immediately when', 'even fips_enable, es_route or es_type are updated so that changes in', 'the states of this signal can be tracked in FW.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",12.0,6.0,5.0,10.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,17.0,26.0,2.0,5.0,1.0,0.0,6.0,0.0,0.0,113.0,2.0,16.0,0.0,0.0,7.0,0.0,0.0,1.0,0.0,0.0,0.20353982,0.5,0,0.0,1.0,0.0,0.0,0.0
13683,1,62,99d174fa5adc93c975543dc2072545f20e1e607a,"['[dv,test] refactor `chip_tap_straps_vseq`', '', 'This refactors the `chip_tap_straps_vseq` test to read the current LC', 'state directly from OTP, to avoid using what was passed to the', '`use_otp_image` flag as the ground truth, and this can now accept a', '""custom"" image.', '', 'Signed-off-by: Timothy Trippel <ttrippel@google.com>']",12.0,0.0,1.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,10.0,16.0,0.0,0.0,3.0,3.0,25.0,5.0,0.0,13.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,0.0,0.15384616,0.0,0,0.0,1.0,0.0,0.0,0.0
13685,1,67,1d9f84fc6186fa8f32b9aa8d7e6fa9a10e2a9c11,"['[keymgr/dv] Update sec_cm test', '', '1. Addressed a TODO', '2. Added coverage sampling', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",21.0,6.0,1.0,11.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,24.0,4.0,0.0,1.0,0.0,1.0,20.0,12.0,0.0,18.0,1.0,0.0,4.0,0.0,0.0,1.0,0.0,8.0,1.6666666,0.0,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
13687,1,26,995f1018b94271e443a3ffe88abd36915baa9563,"['[dv,top-level,sva] Enhance pwrmgr SVAs for reset domain changes', '', 'Keep a simple binding for parmgr_ast SVAs into pwrmgr, and bind to', 'top_earlgrey an instance with all necessary top-level inputs.', 'This new split binding is similar to that for pwrmgr_rstmgr.', 'Fix pwrmgr_ast_sva_if dealing with clock activity to handle more rapid', 'changes in *clk_val.', 'Add input connected to por_n_i[1] at top-level pwrmgr_ast_sva_if to handle', 'changes for reset domain changes.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",22.0,4.0,1.0,11.0,TRUE,"['source', 'other']",10.0,2.0,6.0,1.0,0.0,114.0,62.0,11.0,4.0,3.0,2.0,5.0,2.0,0.0,22.0,1.0,2.0,0.0,0.0,2.0,0.0,0.0,2.0,1.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
13688,1,12,c7bbf647cac088c78a9c560bfdaf2256329fd3f8,"['[dv/edn] Enhance edn_disablement test to hit all boot mode st.', '', 'This PR enhances the current edn_disablement test so it tries to hit all', 'Boot mode related states.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,0.0,1.0,11.0,FALSE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,41.0,18.0,5.0,2.0,1.0,1.0,5.0,0.0,1.0,17.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,3.0,0.0,1.0,0.5,0.0,0,0.0,1.0,0.0,0.0,1.0
13689,1,39,217dd2365d2e18bd98b8be5a9ae253f45b9db409,"['[entropy_src/rtl] Fix handshaking delay', '', 'Because of CS_AES_REQ/ACK DELAYs the conditioner can time to receive', 'more input to before the processing actually begins. This commit fixes the', 'msg timing mask so that input is stalled as soon as the req goes to the', 'AES handshake.', '', 'Also, for this to be effective, the 4-phase ACK has to be closed before', 'starting a new digest, otherwise delays in the ACK signals can cause', 'similar problems.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",22.0,6.0,5.0,10.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,11.0,11.0,1.0,1.0,0.0,0.0,59.0,42.0,0.0,112.0,2.0,16.0,0.0,0.0,7.0,0.0,0.0,2.0,1.8333334,0.0,0.23529412,0.5,0,0.0,1.0,0.0,0.0,0.0
13691,1,39,fd30f188b5b1c67956afa59981f195ab1f7d6095,"['[entropy_src/dv] FW_OV updates', '', '- Check OTP FW_OVER enable instead of OTP FW_READ to check allowability', '  of FW_OV mode.', '- More consistant use of monitor clocking blocks for generating single', '  cycle pulses from the precon fifo monitor', '- Monitor es_bypass_fifo for in fw_ov + bypass modes for FW errors', '  This commit adds a second FIFO monitoring interface to detect FIFO', '  overflow conditions inside the DUT, and to properly predict alerts', ""  and changes to the output seeds when such sim'd errors occur."", '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",13.0,6.0,5.0,10.0,FALSE,['source'],4.0,2.0,4.0,0.0,0.0,75.0,50.0,12.0,9.0,8.0,4.0,149.0,61.0,24.0,75.0,4.0,7.0,4.0,0.0,4.0,2.75,0.0,9.0,2.918033,2.5833333,0.6666667,1.0,0,0.0,1.0,0.0,0.0,0.0
13696,1,47,93f547b2f6dc98fec9c182b87f9bde45fd98ffdd,"['[aes, dv] Add previously missing call to covergroup sampling function', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",14.0,0.0,1.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,8.0,10.0,0.0,5.0,0.0,0.0,4.0,0.0,0.0,2.0,0.0,1.0,0.0,0.0,2.0,0.0,0.0,2.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
13698,1,61,41330b19aec489f2fd4115e369389563e6453cd2,"['[i2c] Adjust bit count idx', '', '- do not increment bit count based on start', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>', '', 'More clean-up', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>', '', 'continued ...', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",16.0,4.0,1.0,11.0,FALSE,"['source', 'other']",3.0,3.0,1.0,0.0,0.0,29.0,64.0,10.0,14.0,2.0,3.0,220.0,116.0,0.0,36.0,1.0,1.0,1.0,0.0,0.0,1.0,0.0,3.0,1.3103448,0.0,0.2777778,1.0,0,0.0,1.0,0.0,0.0,1.0
13706,1,65,dd7ce2b0af27fbb4794b0f6257c5b5c51ea2e482,"['[toplevel] Fix timeout errors in pwrmgr_random_sleep_all_reset', '', 'Test pwrmgr_random_sleep_all_reset sometimes experiences tomeout errors.', 'This is happening because sv sequence sometimes expects a LOG_INFO', 'before the c test produces it.', '', 'This PR addresses this issue by using a LOG_INFO message ""New reset event""', 'to improve synchronization between sv sequence and the c test.', 'Signed-off-by: Vladimir Rozic <vrozic@lowrisc.org>']",13.0,0.0,1.0,11.0,TRUE,['source'],2.0,2.0,1.0,0.0,0.0,5.0,0.0,0.0,0.0,0.0,0.0,8.0,2.0,0.0,14.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.125,0.0,0,0.0,1.0,0.0,0.0,0.0
13710,1,23,f3f2a41794c1cf2a143a941d5e52c1a5f5d248f4,"['[chip-test, kmac] Check KMAC sideload', '', 'Checks whether keymgr KMAC sideloading works correctly by comparing', 'the result of a KMAC operation (which uses sideload hw key) with a test', 'vector computed within dv.', '', 'Signed-off-by: Fatih Balli <fatihballi@google.com>']",7.0,3.0,1.0,11.0,FALSE,"['source', 'other']",7.0,4.0,3.0,0.0,0.0,41.0,17.0,1.0,1.0,6.0,0.0,11.0,0.0,0.0,107.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,1.0
13716,1,40,2fda8fa3159893257d289e93047565d0ec301af5,"['[test] Minor updates to sysrst_ctrl_ec_rst_l test', '', 'Aligns some names, adds more comments, checks and debug printouts.', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",18.0,4.0,1.0,11.0,FALSE,['source'],2.0,2.0,1.0,0.0,0.0,32.0,37.0,6.0,1.0,2.0,2.0,6.0,2.0,1.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,2.0,0.33333334,0.0,0,0.0,1.0,0.0,0.0,0.0
13722,1,2,db60a6ae14e1186afddd7e114986cd65f87fad79,"['[top_earlgrey/dv] Add filtering variant of SPI passthrough test', '', 'Add variant of SPI passthrough test that incorporates the use of', 'filtered opcodes.', '', 'Signed-off-by: Alexander Williams <awill@google.com>']",10.0,4.0,4.0,10.0,FALSE,"['other', 'source']",3.0,2.0,1.0,0.0,0.0,90.0,27.0,7.0,3.0,4.0,2.0,12.0,3.0,0.0,93.0,6.0,0.0,2.0,0.0,0.0,1.0,0.0,8.0,1.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
13725,1,32,acb56f95ef9e357950aa095df6e89e87ae294d53,"['[i2c,dv] target mode write path tb', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",3.0,4.0,1.0,11.0,FALSE,"['source', 'other']",18.0,6.0,15.0,2.0,0.0,307.0,32.0,48.0,1.0,32.0,3.0,40.0,35.0,2.0,36.0,1.0,1.0,1.0,0.0,11.0,1.0,0.0,4.0,3.7714286,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
13729,1,67,a029fa5c6c48ddb5e23d473c793f1f279a943fe9,"['[keymgr/dv] Test fsm_consistency', '', 'Test one more custom countermeasure', ' - Set `ral.control_shadowed` to OpDisable, so that no Advance or Generate operation', '  is selected.', ' - Force internal `tb.dut.u_ctrl.adv_en_o` or `tb.dut.u_ctrl.gen_en_o` to 1', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",16.0,4.0,1.0,11.0,FALSE,"['source', 'other']",4.0,3.0,3.0,0.0,0.0,40.0,11.0,3.0,0.0,1.0,0.0,53.0,17.0,3.0,43.0,0.0,1.0,0.0,0.0,11.0,0.0,0.0,7.0,1.0588236,1.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
13734,1,61,484e732d31951d1b1995a21e7e0db6aa382d2a56,"['[prim] Add an internal check flag', '', '- The check flag always disables upon reset.  When the', '  first rising edge of the request is seen, it is then activated', '  again until the next reset.  This ensures we check only during', '  active periods and not accidentally across a reset, which is', '  what caused the failure previously.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",16.0,4.0,1.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,18.0,3.0,5.0,1.0,1.0,0.0,15.0,5.0,0.0,11.0,0.0,1.0,1.0,0.0,0.0,1.0,0.0,2.0,1.0,0.0,0.18181819,0.0,0,0.0,1.0,0.0,0.0,0.0
13735,1,26,e79ed27d68a104c310817f18b577808d246fcf85,"['[dv/rstmgr] Update reset consistency checker instances', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",20.0,4.0,1.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,5.0,7.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,19.0,0.0,0.0,0.0,0.0,17.0,0.0,0.0,1.0,0.0,0.0,0.6315789,0.0,0,0.0,1.0,0.0,0.0,0.0
13736,1,40,fd97785a85b530dd3bbcabcfcd24b0210194ff5c,"['[rv_core_ibex] Add assertions for ibex fetch enable', '', 'Fixes #15217', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",14.0,4.0,1.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,26.0,0.0,1.0,0.0,1.0,0.0,8.0,2.0,0.0,80.0,1.0,17.0,0.0,0.0,8.0,0.0,0.0,1.0,1.0,0.0,0.15,1.0,1,0.0,1.0,0.0,0.0,0.0
13740,1,61,c4d8f81cdb72d5fd294afbcc05684a4c557a42e4,"['Revert ""Revert ""[edn] Tweak fifo clear logic""""', '', 'This reverts commit 8aff88ccc12afd90179361987c611f07409e8410.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",11.0,1.0,1.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,8.0,0.0,0.0,0.0,0.0,8.0,0.0,0.0,50.0,2.0,9.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,0.16,0.5,0,0.0,1.0,0.0,0.0,0.0
13746,1,67,fb80b7ab8909c8f9d45683c77258624e986a28b3,"['[dv] Skip checking alert if scb is disabled', '', 'scb may be disabled in the middle of sim. Check if scb is off before firing an error.', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",14.0,3.0,1.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,76.0,23.0,1.0,75.0,1.0,2.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0434783,1.0,0.42666668,0.0,0,0.0,1.0,0.0,0.0,0.0
13750,1,61,10e7b2251fc01f0bbf2934804f466310810c2f2f,"['[pwrmgr] Fix cdc issues', '', '- fix cdc crossing issue between rv_core_ibex and pwrmgr', '- fix potentialy cdc crossign issue between rom_ctrl and', '  pwrmgr', '', '- fixes #15960', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",23.0,2.0,1.0,11.0,TRUE,['source'],12.0,5.0,12.0,0.0,0.0,86.0,51.0,15.0,12.0,5.0,1.0,42.0,19.0,1.0,79.0,2.0,17.0,0.0,0.0,8.0,0.0,0.0,3.0,1.5,1.0,0.8,0.0,0,0.0,1.0,0.0,0.0,0.0
13756,1,47,a09d5ca30df75679de69d417dbe40e2d3d899601,"['[aes, dv] Depending on FI target signal, force different values', '', ""For some FI target signals, forcing certain values doesn't have any"", 'impact on the functionality of the design. For example:', '- Forcing a 1 on a handshake signal that is only read if the FSM is', '  anyway ready to proceed, or if the handshake is backed up by an', '  additional local counter.', '- Forcing a 0 where multiple copies of the signal are OR-comibined', '  together.', 'This commit changes the FI tests to force values depending on the target', 'signal.', '', 'This resolves lowRISC/OpenTitan#13572.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",1.0,4.0,1.0,11.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,85.0,13.0,26.0,4.0,2.0,0.0,17.0,4.0,1.0,6.0,2.0,1.0,2.0,1.0,2.0,2.0,2.0,5.0,1.5,2.0,0.6666667,1.0,1,0.0,1.0,0.0,0.0,0.0
13763,1,4,affb06d8de0973bfdc271a6aa4b5ed7dc0b575bb,"['[dv] Add `wait_clks_or_rst` to `clk_rst_if`', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",17.0,2.0,1.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,8.0,0.0,1.0,0.0,1.0,0.0,18.0,0.0,0.0,21.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,0.04761905,0.0,0,0.0,1.0,0.0,0.0,0.0
13765,1,47,bbd528074e34fa543b2482eec46340d46a2ce717,"['[aes, dv] Bias mode distribution towards CTR mode for FI tests', '', 'The handshakes with the CTR mode FSM only happen when using CTR mode. In', 'other modes, the main control FSM may ignore the corresponding input', 'signals. Thus, it makes more sense to perform operations in CTR mode for', 'FI testing.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",23.0,3.0,1.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,5.0,5.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
13772,1,12,e7fc3e92ecfd31ceae40963f80caa447e2b6a7e4,"['[dv/edn] Fix assertion error', '', 'Fix #16000.', 'A seperate PR will add assertions in prim_edn_req.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",19.0,3.0,1.0,11.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,7.0,3.0,2.0,1.0,1.0,0.0,4.0,0.0,0.0,22.0,1.0,3.0,0.0,0.0,2.0,0.0,0.0,1.0,0.0,0.0,0.13636364,1.0,0,0.0,1.0,0.0,0.0,0.0
13776,1,12,486824971574f7810d5a00540130113a868d6dce,"['[dv/edn] edn_sec_cm enhancement', '', 'This PR enhance the v2s task:', '1). Map and add more descriptions to the sec_cm testplan', '2). Enhance the edn_sec_cm test by adding more register and interface', '  checking after the fatal alerts occurred.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,3.0,1.0,11.0,FALSE,"['source', 'other']",3.0,3.0,2.0,0.0,0.0,68.0,8.0,8.0,1.0,11.0,0.0,5.0,2.0,0.0,21.0,1.0,3.0,0.0,0.0,2.0,0.0,0.0,3.0,1.0,0.0,0.6,1.0,0,0.0,1.0,0.0,0.0,1.0
13777,1,32,4c401e97209f96cab3fc8c82ab69a813223488be,"['[i2c,dv] i2c tb refactoring', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>', '', '[i2c,dv] initial tb refactoring', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>', '', '[i2c,dv] refactoring host mode tb', '', ""- rewrite 'host_send_trans' task to simplify randomization"", '- Add place holder for device mode monitor', '- Remove unnecessary code from i2c_base_seq', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",22.0,2.0,1.0,11.0,FALSE,"['other', 'source']",12.0,5.0,11.0,0.0,0.0,50.0,56.0,5.0,7.0,1.0,3.0,24.0,10.0,2.0,35.0,1.0,1.0,0.0,0.0,2.0,0.0,0.0,2.0,1.6666666,1.0,0.5,1.0,0,0.0,1.0,0.0,0.0,1.0
13778,1,56,891bd8c89d6a2f8cde5c0665c8799394f73f79e1,"['[chip dv] Fix pin mio_dio_val and pin wakeup tests', '', 'This commit makes some fixes and enhancements to these 2 tests:', '', 'chip_sw_sleep_pin_wake:', '- randomize wakeup detector in C test - no need of SW symbol override', '- Monitor sleep / sleep exit events using probes rather than SW logs', '- Avoid subtraction of 2 in chosen MIOs for wakeup (its a SW programming', '  artifact that SV does not need to know)', '- Disconnect the pin chosen for wakeup once we are back in active power', '- Drive the SW strap pins again after sleep reset (since we disconnected', '  all interfaces before sleep)', '', 'chip_sw_sleep_pin_mio_dio_val:', '- Disable assertions in spi_device - setting sleep retention values in light', '  sleep messes up the SPI device in unexpected ways.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",11.0,3.0,1.0,11.0,TRUE,['source'],6.0,4.0,5.0,0.0,0.0,99.0,58.0,28.0,11.0,3.0,2.0,78.0,19.0,11.0,116.0,2.0,12.0,0.0,0.0,10.0,0.0,0.0,5.0,2.0,1.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
13804,1,12,1a0c43025eb0a475db5cf1ae5944e2063736629c,"['[dv/csrng_agent] Update coverage collection', '', 'This PR splits CSRNG command coverage to two parts:', 'On device mode, some acmd values are illegal,', 'but in host mode, we want to check how csrng response to these illegal', 'cmds.', '', 'Related issue: #15947', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",10.0,3.0,1.0,11.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,96.0,54.0,6.0,3.0,12.0,6.0,5.0,0.0,0.0,3.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,5.0,0.0,0.0,0.6666667,0.0,0,0.0,1.0,0.0,0.0,0.0
13812,1,40,04fca3d61575294a79ede9e8416fc396ba925783,"['[lc_ctrl] Expose INITIALIZED bit in CSRs', '', 'In addition to READY, we sometimes also need to know the initialization', 'status of the life cycle controller.', '', 'See #15963 for context.', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",18.0,2.0,1.0,11.0,FALSE,"['doc', 'source', 'other']",13.0,7.0,8.0,0.0,0.0,93.0,45.0,15.0,14.0,2.0,3.0,49.0,16.0,4.0,71.0,1.0,11.0,0.0,0.0,41.0,0.0,0.0,2.0,3.375,3.5,0.875,0.0,0,1.0,1.0,0.0,0.0,1.0
13814,1,40,2bc726a522e13664e90079702efdb3645a922c11,"['[pwrmgr] Reorder FSM states so they are listed in order', '', 'This is a purely aesthetic change to make it easier to parse the FSM.', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",10.0,3.0,1.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,5.0,5.0,0.0,0.0,1.0,1.0,40.0,18.0,1.0,37.0,0.0,3.0,0.0,0.0,8.0,0.0,0.0,1.0,1.0,1.0,0.13513513,0.0,0,0.0,1.0,0.0,0.0,0.0
13818,1,58,29be573fbce0ac24dd1e85ad40b25d282ecda27e,"['[edn/dv] Disable test', '', 'Signed-off-by: Steve Nelson <steve.nelson@wdc.com>']",7.0,1.0,1.0,11.0,FALSE,"['source', 'other']",13.0,6.0,9.0,2.0,0.0,151.0,30.0,31.0,20.0,18.0,1.0,52.0,48.0,5.0,27.0,0.0,0.0,0.0,0.0,3.0,0.0,0.0,3.0,1.6458334,2.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
13824,1,12,2161715b558cb25b4c38e3fa0a282f602b9c2d8f,"['[dv/edn] Add csr_rd for locked regs', '', 'This PR adds a csr_rd after locking the locked register so we can', 'collect coverage for the auto-generate regwen.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",15.0,2.0,1.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,0.0,1.0,0.0,1.0,0.0,32.0,7.0,5.0,17.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.2857143,1.0,0.11764706,0.0,0,0.0,1.0,0.0,0.0,0.0
13827,1,56,3e32a31a2ba47298a1041913daa27e827b5068b0,"['[chip dv] Fixes for failing CSR tests', '', 'Fixes chip_csr_hw_reset test with failure signature:', '```', '  UVM_ERROR @ 2823.589889 us: (chip_if.sv:146) [tb.dut.chip_if] Detected an X on MioPadIor13', '```', '- Added weak pulls on DIOs for this test, since it randomly writes pinmux pad attr', '  and wake up registers and inadvertently creates a combination that ends up spewing Xs.', '', 'Fixes chip_csr_bit_bash test with failure signature:', '```', 'Job chip_earlgrey_asic-sim-vcs_run_cover_reg_top killed due to: Exit reason: User job exceeded', 'runlimit: User job timed out has 1 failures:', '```', '- Limited the number of CSRs tested for bit bash to 200 at a time, increased', '  test timeout to 180 minutes.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",22.0,2.0,1.0,11.0,FALSE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,7.0,3.0,0.0,0.0,0.0,0.0,4.0,0.0,0.0,348.0,18.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.3888889,1.0,1,0.0,1.0,0.0,0.0,1.0
13829,1,26,36f0619185e9a8e5dfd1dd94dc4a608c6d2a874a,"['[dv/cdc] Use cycle based CDC instrumentation', '', 'This changes the DCD instrumentation to be cycle-based, randomly adding an', 'extra cycle in the inputs to the first flop in prim_flop_2sync, replacing', 'the time-delay instrumentation.', '', 'Fixes #15768', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",16.0,0.0,5.0,10.0,FALSE,"['source', 'other']",13.0,4.0,9.0,0.0,0.0,97.0,257.0,13.0,61.0,4.0,34.0,19.0,5.0,2.0,18.0,0.0,6.0,1.0,0.0,1.0,1.0,0.0,3.0,1.0,1.5,0.5,0.0,0,0.0,1.0,0.0,0.0,1.0
13830,1,12,997f806b87f13b44253e0efc20753500682ce21f,"['[dv/prim_edn_req] Check data valid', '', 'This PR fixes issue #14049, it adds two assertions to check EDN output', 'data are not all zeros, all ones, or same as previous data.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",12.0,2.0,1.0,11.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,18.0,0.0,1.0,0.0,3.0,0.0,11.0,6.0,0.0,13.0,0.0,2.0,1.0,0.0,1.0,1.0,0.0,2.0,1.0,0.0,0.15384616,0.0,0,0.0,1.0,0.0,0.0,0.0
13831,1,12,6c6fb3069aaa84d786a65d9fc2b03c0a46f7c53f,"['[dv/edn] Add an assertion to check EDN data stable', '', 'This PR adds an assertion in EDN design code to ensure that EDN output', 'data stays stable (once valid), until next EDN request.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",23.0,1.0,1.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,0.0,1.0,0.0,0.0,0.0,4.0,0.0,0.0,20.0,1.0,3.0,0.0,0.0,2.0,0.0,0.0,1.0,0.0,0.0,0.05,1.0,1,0.0,1.0,0.0,0.0,0.0
13833,1,56,6332f7d134774681b1db2a335f04779c75cb41ef,"['[chip dv] Remove extra ROM check wait in padctrl test', '', 'The ROM check done wait got added to the stub CPU base vseq,', 'causing this test to timeout.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",15.0,2.0,1.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,0.0,5.0,0.0,0.0,0.0,1.0,59.0,19.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.7894737,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
13834,1,40,ba9eccf37e2f6b5f44d84ad02f2c5d8f9a6154e8,"['[pinmux] use JTAG TAP input assumptions only in FPV', '', 'Simulations may fail if the TAP inputs are not fully stable (which', 'cannot be guaranteed within the pinmux).', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",18.0,2.0,1.0,11.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,3.0,8.0,1.0,1.0,0.0,3.0,25.0,6.0,0.0,11.0,1.0,5.0,0.0,0.0,3.0,0.0,0.0,1.0,1.1666666,0.0,0.72727275,0.0,0,0.0,1.0,0.0,0.0,0.0
13835,1,34,2d3aa1765af8141675d8f3aee3b3a691d1a0db02,"['[RSTMGR|PWRMGR|TOP|PINMUX|SYS_RST] Reorganizing reset domains', '', '- This draft PR is to resolve items in #15317', '- LC reset domain and SYS reset domains are re-organized', '- rst_sys is connected to rv_dm and pinmux while rst_lc is connected to all the other logics', '- rst_sys_ni is newly added and connected to pinmux/pinmux_strap_sampling logic', '- This PR includes RTL/DV/DIF updates to be reviewed further', '- This PR needs to be verified by multiple tests such as chip_rv_dm_ndm_reset_req', '', 'Signed-off-by: Joshua Park <jeoong@google.com>']",17.0,2.0,3.0,10.0,TRUE,"['source', 'other']",37.0,27.0,19.0,0.0,0.0,711.0,693.0,43.0,38.0,20.0,10.0,78.0,20.0,4.0,490.0,2.0,37.0,2.0,0.0,8.0,1.0,0.0,5.0,2.0,1.0,0.5,1.0,0,0.0,1.0,0.0,0.0,1.0
13836,1,40,f3da3f66ef03e2485f51e7626d5dc46a93273ac5,"['[dv] Always preload ROM in chip_base_vseq', '', 'chip_stub_cpu_base_vseq which caused the ROM init done check in', 'dut_init() of the chip_rv_dm_lc_disabled_vseq to hang forever.', '', 'This PR removes the ROM init check from chip_rv_dm_lc_disabled_vseq', 'to fix that. In addition, it always pre-loads a valid ROM image', 'during the pre_start() phase of chip_base_vseq to make sure that', 'the ROM check can succeed successfully. Note that the real hardware', 'will always contain a valid ROM image, so this is not a simulation-only', 'hack and bring simulations closer to the behavior of the real hardware.', '', 'This fixes #15893.', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",13.0,2.0,1.0,11.0,TRUE,"['source', 'other']",5.0,3.0,4.0,0.0,0.0,53.0,34.0,19.0,7.0,4.0,2.0,16.0,3.0,1.0,347.0,17.0,0.0,0.0,0.0,41.0,0.0,0.0,2.0,1.0,1.0,1.0,0.058823529,0,0.0,1.0,0.0,0.0,1.0
13845,1,56,e8232e4624ebc4d05b97d0caf90fe69877423a37,"['Revert ""[i2c,dv] initial tb refactoring""', '', 'This reverts commit 62844d571109f0ad2d02dc762528e6d097e7cc74.']",15.0,2.0,1.0,11.0,FALSE,"['other', 'source']",13.0,5.0,12.0,0.0,0.0,65.0,65.0,8.0,8.0,3.0,2.0,24.0,10.0,2.0,34.0,1.0,1.0,0.0,0.0,2.0,0.0,0.0,2.0,1.6666666,1.0,0.33333334,0.0,0,0.0,1.0,0.0,0.0,1.0
13851,1,30,a5deee053c8c8c95396b0ebd7b4bfefac018ec11,"[""[ast] Add 'plusargs' for regulators power-up acceleration"", '', 'Signed-off-by: Jacob Levy <jacob.levy@nuvoton.com>']",13.0,1.0,4.0,10.0,FALSE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,183.0,57.0,20.0,12.0,3.0,0.0,22.0,11.0,0.0,24.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,3.0,1.9090909,0.0,0.7777778,1.0,1,0.0,1.0,0.0,0.0,1.0
13853,1,0,0526196043521f6610e36d9d0e98c1326230639a,"['[top-level/pwrmgr] Extend chip_sw_pwrmgr_main_power_glitch_reset', '', 'Add three groups of assertions to check that:', '- the clock valids are deasserted if a power glitch is detected.', '- clocks are stopped if their valid is deasserted.', '- clocks are running if their valid is asserted.', 'Enable pwrmgr_ast_sva_if.sv assertions in _vseq file.', 'Add main_, io_, usb_ clock inputs to pwrmgr_ast_sva_if and', 'create a binding in tb.sv for that.', '', 'Signed-off-by: Abdullah Varici <abdullah.varici@lowrisc.org>']",20.0,2.0,4.0,10.0,FALSE,"['source', 'other']",9.0,5.0,7.0,1.0,1.0,114.0,47.0,17.0,12.0,10.0,4.0,7.0,3.0,0.0,43.0,2.0,11.0,0.0,0.0,2.0,0.0,0.0,2.0,1.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
13854,1,61,3a7c11f8b3fbabd45ce31e9fd4ed1a2fb0b6eb86,"['[top/dv] Add missing queue constraint', '', '- fixes #15895', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",23.0,1.0,1.0,11.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,3.0,1.0,1.0,0.0,0.0,0.0,34.0,9.0,2.0,34.0,3.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.1111112,1.0,0.5,1.0,1,0.0,1.0,0.0,0.0,0.0
13855,1,61,1062efb7307c02f843df032491b05d22dccb2249,"['[xbar] Reduce fifo depth', '', ""- Reduce socketm1/socket1n default fifo's to depth of 1"", '- There is no need for deeper fifos in our current system', '- Add rationale for why xbar nodes are configured as they are', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",20.0,1.0,1.0,11.0,FALSE,"['other', 'source']",8.0,6.0,3.0,0.0,0.0,82.0,51.0,0.0,0.0,0.0,0.0,11.0,51.0,0.0,489.0,1.0,4.0,0.0,0.0,2.0,0.0,0.0,1.0,23.17647,0.0,0.5254237,0.0,0,0.0,1.0,0.0,0.0,1.0
13858,1,32,62844d571109f0ad2d02dc762528e6d097e7cc74,"['[i2c,dv] initial tb refactoring', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>', '', '[i2c,dv] refactoring host mode tb', '', ""- rewrite 'host_send_trans' task to simplify randomization"", '- Add place holder for device mode monitor', '- Remove unnecessary code from i2c_base_seq', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",4.0,0.0,5.0,10.0,FALSE,"['other', 'source']",13.0,5.0,12.0,0.0,0.0,65.0,65.0,8.0,8.0,2.0,3.0,24.0,10.0,2.0,33.0,1.0,1.0,0.0,0.0,2.0,0.0,0.0,3.0,1.6666666,1.0,0.5,1.0,1,0.0,1.0,0.0,0.0,1.0
13873,1,12,e1671fddf58976e5e11db41cd51fa17de54dea14,"['[dv/csrng_agent] Add csrng_agent cov', '', 'This PR adds some coverage for CSRNG agent.', 'It includes coverage for cmd and genbits.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",16.0,1.0,1.0,11.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,55.0,1.0,2.0,1.0,7.0,0.0,19.0,6.0,5.0,18.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,1.3333334,1.4,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
13875,1,56,a40885552d0776e909a41cdb71095b76cd3bbcbf,"['[rtl, chip dv] Coverage exclusions for pinmux / padring', '', 'This commit adds a large number of exclusions for pinmux / padctrl', '/ top_earlgrey, related to the tieoffs in `*attr*` signals.', '', 'It also marks unused signals in `prim_generic_pad_wrapper` with', 'inline coverage off pragmas, and excludes `prim_generic_pad_attr`', 'entirely from coverage collection (LOW_RISK).', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",11.0,4.0,4.0,10.0,FALSE,"['doc', 'other', 'source']",5.0,3.0,1.0,2.0,0.0,2825.0,1.0,12.0,0.0,0.0,0.0,2.0,2.0,0.0,345.0,16.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.5,0.0,1.0,0.0,0,1.0,1.0,0.0,0.0,1.0
13885,1,61,8c2fa15f90d7f27d824203e7843c493fa5dccb14,"['[keymgr] Clarify the sideload_sel error function', '', '- clarifies some issues found in #15862, #15858', '- This better describes what the check does and makes it', '  slightly more useful.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",16.0,1.0,1.0,11.0,FALSE,"['source', 'other']",3.0,2.0,2.0,0.0,0.0,51.0,44.0,6.0,5.0,3.0,2.0,12.0,6.0,0.0,57.0,0.0,3.0,3.0,0.0,2.0,1.6666666,0.0,3.0,1.3333334,0.0,0.9411765,0.0,0,0.0,1.0,0.0,0.0,1.0
13886,1,32,d7c5dc733049089cfad0a6a48a42a457e79b52bf,"['[flash_ctrl,dv] more coverage update', '', '- Increase reseed for lc_ctrl input tests', '- Add non-true value to mubi cfg registers', ""- Increase weight for 'other' values for lc_tx and mubi rand."", '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",0.0,2.0,1.0,11.0,FALSE,"['other', 'source']",4.0,2.0,3.0,0.0,0.0,54.0,13.0,0.0,1.0,2.0,0.0,135.0,34.0,11.0,72.0,4.0,1.0,0.0,0.0,0.0,0.0,0.0,15.0,1.7058823,1.0909091,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
13891,1,40,f3e95c6d0bc66483c94bc07fed6aab8b9d38b25c,"['[prim_diff_decode] Update SVAs to make them compatible with sim CDC', '', 'This is done in preparation for CDC instrumentation in simulation,', 'see here: #15863', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",11.0,1.0,1.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,34.0,39.0,0.0,2.0,0.0,1.0,17.0,8.0,0.0,9.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,2.5,0.0,0.44444445,0.0,0,0.0,1.0,0.0,0.0,0.0
13893,1,12,b8e333b6fce7ac746ce4f6a031ba42c11ab4877c,"['[dv/edn] regwen test', '', 'This PR adds a regwen test to randomize ctrl register value after the', 'regwen is locked.', 'This test will ensure that ctrl register cannot be written anymore after', 'regwen is set.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",17.0,0.0,5.0,10.0,FALSE,"['source', 'other']",6.0,4.0,3.0,1.0,0.0,37.0,1.0,6.0,0.0,6.0,0.0,31.0,7.0,5.0,16.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.2857143,1.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
13894,1,12,0b3200b1707706f524a8a2f45d932764665293a0,"['[dv/edn] Update EDN TB', '', '1). Change the signoff tool from Xcelium to VCS, just because the new DV', '  contributor (me) is more familiar with VCS.', '  But can still use `-t xcelium` to run in xcelium.', '2). Update sec_cm testbench with sec_cm common test.', '3). Remove a TODO in common test because PR #15829 is merged.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",15.0,0.0,5.0,10.0,FALSE,"['source', 'other']",3.0,3.0,1.0,0.0,0.0,4.0,13.0,0.0,1.0,0.0,1.0,2.0,2.0,0.0,14.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,1.0
13895,1,23,11c21b226ecf2add1e7135fb3dac81a3284a29cf,"['[chip_sw, sysrst_ctrl] Test ulp wakeup of sysrst_ctrl', '', 'Implements chip_sw_sysrst_ctrl_ulp_z3_wakeup.', '', 'Signed-off-by: Fatih Balli <fatihballi@google.com>']",18.0,1.0,2.0,10.0,FALSE,"['source', 'other']",7.0,5.0,2.0,2.0,0.0,334.0,1.0,20.0,0.0,20.0,0.0,2.0,0.0,0.0,341.0,16.0,0.0,0.0,0.0,1.0,0.0,0.0,2.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
13899,1,47,a546e9fb892cbcbecaafc14069855300e0951f2f,"['[aes, dv] Fix test descriptions, update security testplan', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",15.0,1.0,1.0,11.0,TRUE,"['source', 'other']",9.0,3.0,8.0,0.0,0.0,116.0,48.0,20.0,13.0,0.0,0.0,15.0,4.0,0.0,10.0,2.0,1.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,0.0,0.6666667,1.0,0,0.0,1.0,0.0,0.0,1.0
13901,1,56,6f00d58c2028dcd984d0c56ac6bc9a3a6b530880,"['[prim-lfsr] Fix DefaultSeedLocal compile scope', '', 'Use `ifdef SIMULATION` compilation scope for DefaultSeedLocal`', 'setting in prim_lfsr / prim_double_lfsr.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",10.0,0.0,5.0,10.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,10.0,4.0,2.0,0.0,2.0,0.0,28.0,9.0,4.0,37.0,1.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,1.1111112,1.0,0.42857143,1.0,0,0.0,1.0,0.0,0.0,0.0
13902,1,42,8aff88ccc12afd90179361987c611f07409e8410,"['Revert ""[edn] Tweak fifo clear logic""', '', 'This reverts commit 3ad51c3b4fa9a10c865d9e9ea0b6b87266ebd392.', '', 'Signed-off-by: Miles Dai <milesdai@google.com>']",11.0,1.0,1.0,11.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,8.0,2.0,0.0,0.0,0.0,0.0,8.0,0.0,0.0,49.0,2.0,9.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,0.020408163,0.5,1,0.0,1.0,0.0,0.0,0.0
13911,1,47,6ac6bbcdba84d84e3d33f3830f58989c65876d5c,"['[aes, dv] Add SVAs for SEC_CM: DATA_REG.LOCAL_ESC to RTL', '', ""These new SVAs ensure that upon escalation, the AES cipher core doesn't"", 'leak intermediate state into the readable output data or IV registers.', '', 'During FI testing, all internal SVAs are disabled as many of them would', 'fire due to illegal encodings. These new SVAs thus need to be enabled', 'explicitly.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",17.0,0.0,5.0,10.0,FALSE,"['source', 'other']",6.0,3.0,5.0,0.0,0.0,40.0,2.0,3.0,0.0,3.0,0.0,63.0,6.0,9.0,90.0,2.0,8.0,0.0,0.0,2.0,0.0,0.0,2.0,1.5,1.1111112,0.9222222,1.0,1,0.0,1.0,0.0,0.0,1.0
13914,1,67,53874025b840788d5e66ffddae8fe7840a9cf4df,"['[dv] Update dv_base_reg_field to handle status interrupts', '', 'Related to #15580', 'Use CSR access (RO/W1C) to distinguish status interrupt or regular interrupt', 'It determines how intr_test affects the corresponding intr_state value.', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",23.0,6.0,5.0,10.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,19.0,2.0,5.0,0.0,0.0,0.0,94.0,14.0,4.0,72.0,5.0,2.0,1.0,0.0,0.0,1.0,0.0,3.0,1.3571428,1.75,0.4375,1.0,1,0.0,1.0,0.0,0.0,0.0
13915,1,61,3ad51c3b4fa9a10c865d9e9ea0b6b87266ebd392,"['[edn] Tweak fifo clear logic', '', '- Currently, the generate and reseed command fifos can only be', '  cleared when edn is enabled. This means when software disables', '  the edn to reset it into a different mode (boot to auto for', '  example), it has to actually wait until edn is re-enabled to', '  clear the FIFOs.  This can lead to some odd corner cases where', '  the edn / csrng interface can actually get stuck because a', '  previous command accidentally goes through.', '', '- To get around this, allow the reseed / generate command fifos', '  to be cleared regardless of the edn enable state.', '', '- This fixes #14506', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",11.0,0.0,5.0,10.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,8.0,0.0,0.0,0.0,0.0,8.0,0.0,0.0,48.0,1.0,9.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,0.14583333,1.0,1,0.0,1.0,0.0,0.0,0.0
13916,1,20,3142c5da06b9d0a82d9680d0f033af5848342db2,"['[spi_device] Remove RDFIFO field', '', 'As the Read FIFO has been increased to max TPM transfer size, 64B,', 'current DIF, DV test sequence do not use the rdfifo not empty signal nor', 'rdfifo depth field in `TPM_STATUS`.', '', 'In previous commit, the approach to resolve the metastability issue on', 'RDC was to add 2FF. However, this commit removes the field so that the', 'data never crosses the reset domain.', '', 'Signed-off-by: Eli Kim <eli@opentitan.org>']",16.0,2.0,4.0,10.0,TRUE,"['source', 'other']",8.0,3.0,4.0,0.0,0.0,20.0,160.0,14.0,30.0,0.0,11.0,76.0,38.0,2.0,131.0,1.0,27.0,0.0,0.0,2.0,0.0,0.0,1.0,1.8421053,2.0,0.28,0.0,0,0.0,1.0,0.0,0.0,1.0
13919,1,61,da28430b27aa27f33a3e11ade1cf2132d2a03d68,"['[flash_ctrl] Fix hardware info page attribute', '', 'fixes #15659', '', 'Now the seed page are properly read back as both ECC and', 'scramble enabled.', '', 'This commit only addresses the top level change, the block', 'level changes still need to be done.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",22.0,2.0,4.0,10.0,TRUE,"['source', 'other']",6.0,6.0,3.0,0.0,0.0,100.0,50.0,3.0,9.0,14.0,1.0,18.0,6.0,4.0,89.0,1.0,1.0,3.0,0.0,8.0,1.6666666,0.0,10.0,1.5,1.0,0.9032258,0.0,0,0.0,1.0,0.0,0.0,1.0
13920,1,32,537762432bd3166d951bd67f79a491f6b6d1eecd,"['[flash_ctrl,dv] update tb with hw_cfg secret partitions', '', 'After hw_cfg update for secret partition, data in the secret', ""partition 'always' scrambled and ecc enabled."", 'Following updates has been done in this PR to absorb the change.', '', '- Create key before memory init and write always scrambled / ecc enabled', '  data to owner / creator partition.', '- Secret partition access are excluded dfrom non-scrambed tests.', '- Update sw cfg for secret partition to have scramble and ecc always', '  enabled for secret partitions', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",21.0,6.0,5.0,10.0,FALSE,['source'],16.0,2.0,16.0,0.0,0.0,297.0,64.0,40.0,3.0,50.0,12.0,174.0,85.0,11.0,71.0,3.0,2.0,0.0,1.0,17.0,0.0,1.0,4.0,2.108108,2.4,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
13921,1,12,53985ea52d0f722e9afe189c26c488fa77b3a42f,"['[dv/edn] Support sec_cm', '', 'This test supports edn sec_cm test:', '1). Add bind interfaces', '2). Add checking before and after sec_cm injection.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,0.0,5.0,10.0,FALSE,"['source', 'other']",3.0,3.0,2.0,0.0,0.0,21.0,1.0,2.0,0.0,1.0,0.0,11.0,3.0,0.0,26.0,0.0,0.0,2.0,0.0,0.0,1.0,0.0,2.0,1.0,0.0,0.33333334,0.0,0,0.0,1.0,0.0,0.0,1.0
13925,1,61,27b97cb8f39298901bf61226a559aa91980cf958,"['[edn] Refactor edn_enable_fanout', '', 'Convert to use enum so that future changes do not need', 'to shift bits.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",19.0,4.0,4.0,10.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,28.0,27.0,0.0,0.0,0.0,0.0,8.0,0.0,0.0,47.0,0.0,9.0,0.0,0.0,5.0,0.0,0.0,2.0,0.0,0.0,0.12765957,0.0,0,0.0,1.0,0.0,0.0,0.0
13927,1,61,e6ad72707a61ccf4f06c5d04383c50d1c66b06e3,"['[csrng] Disable assertion check based on enable', '', '- Currently, the prim_arbiter_ppc assertion checks are always', '  active. This creates a problem when csrng is disabled during', '  testing.  When csrng is disabled, it drops any live arbiter', '  request, which violates the arbiter handling protocol of keeping', '  request high until it is granted.', '', '- This update allows us to disable that check whenever csrng', '  is disabled because we no longer care about the behavior of the', '  arbiter when csrng is disabled.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",11.0,0.0,5.0,10.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,3.0,0.0,0.0,0.0,0.0,12.0,0.0,0.0,61.0,0.0,14.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,0.04918033,0.0,0,0.0,1.0,0.0,0.0,0.0
13931,1,8,84018ef7fb67ea5d8c3427c904c6ea0768291eab,"['[alert_handler] Add alert_handler_lpg_reset_toggle_test', '', 'Code to implement the chip_sw_alert_handler_reset_toggle_test described', 'in #14130.', '', '/sw/device/tests/alert_handler_lpg_reset_toggle.c:', '   - 2 test phases', '      - Phase 0: Negative test (ping_timeout =2, FPGA-only)', '      - Phase 1: Official test (ping_timeout=256, FPGA+DV)', '', 'Signed-off-by: Bilgiday Yuce <bilgiday@google.com>']",14.0,3.0,3.0,10.0,FALSE,"['source', 'other']",8.0,5.0,3.0,2.0,1.0,630.0,26.0,10.0,10.0,4.0,4.0,1.0,0.0,0.0,339.0,16.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
13932,1,39,78944e3d4b0af31133ccca88395de4a74d0c6b8b,"['[entropy_src/dv] Remove bad call to uvm_reg.reset()', '', 'The ""reset()"" method for uvm_reg does not actually reset or even', ""attempt to reset the DUT's register, only the mirrored value and"", 'associated mirror state.  This is a problem if the register is locked', 'from the hardware side.', '', 'This commit removes a redundant call to reset, that apparently had', 'already been supplemented with a call to `csr_wr(ral.<reg>.get_reset())`', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",16.0,1.0,4.0,10.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,0.0,1.0,0.0,0.0,0.0,0.0,39.0,5.0,5.0,47.0,3.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.4,1.2,0.5744681,1.0,0,0.0,1.0,0.0,0.0,0.0
13933,1,39,f8e96b2fe401da26b747ca2f6ad8381a4dd2993c,"['[entropy_src/dv] Prevent alert_sts race condition', '', 'The `RECOV_ALERT_STS` register is continuously updating while enabled,', 'and race conditions can sometimes cause scoreboarding failures.  This', 'commit delays checks on this register until after the DUT is disabled.', '', '(Note: Though the interrupts are continuously updating as well they are', 'not strictly scoreboarded and so they can be checked while live', 'with out causing test failures.)', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",11.0,5.0,5.0,10.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,7.0,17.0,2.0,5.0,2.0,2.0,52.0,23.0,5.0,46.0,3.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.4782609,1.4,0.6888889,1.0,0,0.0,1.0,0.0,0.0,0.0
13934,1,39,ddde171ff735a25fa13077bb28c05101086dc32c,"['[entropy_src/rtl] Support tight HT thresholds', '', 'Adds a new `tight_thresholds_pct` knob to support occasion regressions', 'with tight HT thresholds.  These tighter thresholds are very good for', 'emulating the behavior of the DUT when operating with RNG streams with', 'marginal HT quality, as the tighter thesholds will induce infrequent HT', 'failures.  Therefore these thresholds are important for closing behavioral', 'coverage.', '', 'This PR:', ' - Adds constraints so that only one HT is using tight constraints at', '   a time, otherwise the frequent failure of multiple alernating tests', '   will lead to zero passing HT windows.', '   - Adds new parameters for a second range of tighter thresholds to', '     use then tight thresholds are endabled.', ' - Limits the fraction of regressions using this feature.', ' - Establishes default values for these knobs, and an initial estimate', '   for the correct value `entropy_src_rng_test` to provide reasonable', '   coverage.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",14.0,6.0,4.0,10.0,FALSE,['source'],4.0,2.0,4.0,0.0,0.0,146.0,56.0,12.0,15.0,10.0,3.0,19.0,3.0,0.0,28.0,3.0,0.0,0.0,0.0,0.0,0.0,0.0,3.0,1.3333334,0.0,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
13937,1,61,223d918d4af07565ce8c15f755efedcf83d6b95e,"['[edn] Address possible 0-entropy on disable', '', '- helps mititage issue raised in #15349', '- Currently, if edn disable happens during the acknowledge state, the acknowledge is', ""  still sent, and one cycle later, the entropy is 0'd.  Normally, this is not an issue,"", '  but a large number of blocks communicate with edn through an async interface', '  (prim_edn_req).  Prim_edn_req currently assumes that the data remains stable with the', '  ack until a new request is made, the disable function makes this untrue.', '', '- This commit tweaks the fsm slightly to not ack when enable goes low. We cycle back to', '  a Disabled state that waits for edn to be enabled again.  This function relies on', '  `edn_i.req` being fed directly from external consumers and not latched/cleared inside', '  edn.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",16.0,4.0,4.0,10.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,59.0,48.0,28.0,23.0,1.0,5.0,13.0,4.0,0.0,45.0,0.0,9.0,0.0,0.0,5.0,0.0,0.0,3.0,1.25,0.0,0.16666667,0.0,0,0.0,1.0,0.0,0.0,0.0
13938,1,67,ea2bc0dad0d8ccc7cac031af6483d6efc1458cef,"['[spi_device/dv] Update scb as tpm_header_not_empty is a status interrupt', '', 'Aligned with recent design update #15580', ""Since tpm_header_not_empty is a status interrupt now, need to clear when it's read out"", '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",22.0,6.0,5.0,10.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,0.0,1.0,0.0,0.0,0.0,183.0,86.0,13.0,66.0,3.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.9651163,1.7692307,0.77272725,1.0,0,0.0,1.0,0.0,0.0,0.0
13939,1,49,999afeda7cc6f4ac00380b37610f53b80c7de304,"['added assertions for  sec_cm_data_reg_local_esc tests', '', 'Signed-off-by: Rasmus Madsen <rasmus.madsen@wdc.com>']",2.0,4.0,2.0,10.0,FALSE,"['source', 'other']",4.0,3.0,3.0,0.0,0.0,53.0,25.0,1.0,3.0,3.0,2.0,2.0,0.0,0.0,10.0,1.0,0.0,0.0,0.0,3.0,0.0,0.0,1.0,0.0,0.0,0.85714287,1.0,0,0.0,1.0,0.0,0.0,1.0
13944,1,47,8a62c0995e88c747a530edaaba21bd7eacb68cd2,"['[kmac] Randomly advance the PRNG if its output not used', '', 'This commit adds some logic to randomly advance the PRNG in clock', ""cycles where it's output is not used. This has two advantages:"", '- The 800-bit wide PRNG can serve as an integrated noise source.', '- As KMAC outputs the state in 2 shares it would theoretically be', '  be possible (although difficult) to predict the PRNG state and exploit', '  that for attacks. By randomizing how many times the PRNG is updated', '  we can further aggravate such attacks.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",11.0,3.0,4.0,10.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,21.0,0.0,6.0,0.0,5.0,0.0,49.0,24.0,4.0,39.0,0.0,3.0,0.0,0.0,2.0,0.0,0.0,2.0,2.75,2.0,0.20512821,0.0,0,0.0,1.0,0.0,0.0,0.0
13946,1,67,3f88b0938fc839b6c3d4b153b04072b6d1d9029b,"['[spi_device/dv] Fix a constraint error', '', 'Recent constraint update affected the direct test - read_buffer_direct', 'Changed to call a uvm_reg_field randomize instead of vseq randomize,', ""since this direct test doesn't need to the complex constraint in base_vseq."", '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",21.0,6.0,5.0,10.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
13947,1,12,51e216d8b38330b0bfbdc63356fa5f79aeaf758f,"['[dv/edn] Fix stress_all_with_rand_reset test', '', 'This PR fixes stress_all_with_rand_reset test for EDN.', '1). Use a valid uvm_test', '2). Handle reset in csrng device agent.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",17.0,4.0,4.0,10.0,TRUE,"['other', 'source']",4.0,2.0,3.0,0.0,0.0,20.0,13.0,0.0,0.0,0.0,1.0,18.0,6.0,5.0,17.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.3333334,1.4,0.14285715,0.0,0,0.0,1.0,0.0,0.0,1.0
13948,1,67,c32b3887d1fdce34d50068061a61b4926126e6be,"['[keymgr/dv] Update the checks after fault injection', '', 'Updated it to check any operation and move it to base_vseq for other vseq to reuse.', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",17.0,4.0,4.0,10.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,16.0,14.0,3.0,4.0,1.0,1.0,26.0,6.0,0.0,43.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.7906977,1.0,1,0.0,1.0,0.0,0.0,0.0
13949,1,32,811cd61fd9637a4c72c162c04fae707dc869970a,"['[chip,dv,flash_ctrl] Add flash crush escalation test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",4.0,4.0,3.0,10.0,FALSE,"['source', 'other']",7.0,5.0,2.0,2.0,0.0,322.0,0.0,11.0,0.0,4.0,0.0,2.0,0.0,0.0,338.0,16.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
13955,1,40,d08861804d912f28b37443ccaa249e1f61e28a91,"['[tlul] Add comment regarding refactor to tlul_adapter_reg', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",16.0,4.0,4.0,10.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,8.0,0.0,0.0,0.0,0.0,0.0,13.0,6.0,0.0,20.0,0.0,3.0,0.0,0.0,2.0,0.0,0.0,1.0,1.3333334,0.0,0.3,0.0,0,0.0,1.0,0.0,0.0,0.0
13956,1,39,db94c5ddc182e95207eb87a63151423cd37c0e41,"['[entropy_src/rtl] Window_cntr disable timing', '', 'This commit delays the clear of the window_cntr after disable until the', 'last data admitted has cleared the health checks', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",21.0,1.0,4.0,10.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,13.0,2.0,6.0,0.0,1.0,0.0,6.0,0.0,0.0,110.0,2.0,16.0,0.0,0.0,7.0,0.0,0.0,1.0,0.0,0.0,0.19090909,0.5,0,0.0,1.0,0.0,0.0,0.0
13957,1,39,e8e9dff58b67e162414973c846a5163a929a46f0,"['[entropy_src/dv] FSM coverage closure support', '', 'This commit adds support in the entropy_src_rng vseq for closing', 'coverage of rare FSM transitions.', '', '- Adds a new thread `targeted_transition_thread` to monitor the upcoming', '  state of the `main_sm`, and a helper function to immediately send a', '  disable command, at appropriate times to close coverage.', '  - The helper function functions by temporarily removing delays in the', '    `tl_agent`.  (Note that such disable commands still have to be done', '    by frontdoor CSR transactions if the scoreboard is to continue', '    functioning properly.)', '  - The _upcoming_ state is not visible via the CSR interface and so a', '    new `entropy_src_fsm_cov_if` has been added to monitor the state', '    machine internals.', '  - Changes have also been added to the interrupt handler thread to', '    coordinate these targeted transitions and ensure that these new', '    CSR events do not disrupt other processes in the vseq.', '- The `entropy_src_rng` now maintains a list of rare transitions, and', '  a checklist vector of those that have been triggered in this run.', '  - The checklist aims to ensure that this feature does not force each', '    transistion more than once per run.', '- Since each rare transition does not need to be induced every run,', '  there is also a new `induce_targeted_transition_pct` knob in the', '  `env_cfg` to limit the frequency of these new CSR events.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",23.0,1.0,3.0,10.0,FALSE,"['source', 'other']",11.0,5.0,9.0,1.0,0.0,220.0,7.0,48.0,2.0,38.0,0.0,53.0,23.0,5.0,49.0,3.0,7.0,6.0,1.0,14.0,2.0,1.0,9.0,1.4782609,1.4,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
13958,1,61,07c9c2ba9e989d0d4030e032e7509cc848cc1ec0,"['[i2c/dv] Correctly model i2c connections', '', '- fixes #15066', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",10.0,3.0,4.0,10.0,FALSE,"['other', 'source']",5.0,4.0,4.0,1.0,0.0,74.0,45.0,10.0,3.0,6.0,5.0,67.0,2.0,0.0,31.0,1.0,12.0,0.0,0.0,4.0,0.0,0.0,2.0,1.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
13959,1,40,175e33f823e21781f368773083b097f4e7edd809,"['[rv_dm] Add support for R/W errors', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",20.0,3.0,4.0,10.0,FALSE,"['source', 'other']",6.0,4.0,5.0,0.0,0.0,53.0,103.0,3.0,14.0,0.0,9.0,23.0,5.0,0.0,101.0,3.0,9.0,0.0,0.0,4.0,0.0,0.0,1.0,1.4,0.0,1.0,0.333333333,0,0.0,1.0,0.0,0.0,1.0
13963,1,12,da1c2ed8171934c90d44a3b6f56e2c19b06a268d,"['[dv/edn] Fix nightly regression failure', '', 'This PR fixes nightly regression failure in intr_pin comparison.', 'Scb compares intr pin value with intr_state read out value at the', 'read_data_phase time, but intr_pin might change at that time.', '', 'So a better solution is to store the intr_pin at read_addr_phase, and compare', 'the read results later in read_data_phase time.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",12.0,4.0,4.0,10.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,8.0,5.0,1.0,0.0,1.0,0.0,23.0,7.0,1.0,25.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,3.0,1.2857143,2.0,0.12,0.0,0,0.0,1.0,0.0,0.0,0.0
13964,1,39,af907a42040b901a9579e92806af3f2eb3016e3d,"['[entropy_src/dv] Properly count coincident HT failures', '', ""If Windowed, Continuous and/or External HT's simultaneously fail in the same sample"", ""the DUT's alert count only registers one failure, for the sample, which in generally"", 'fine.  However the previous approach at counting these coincident failures', 'overestimated the overcounting factor and was unable to predict certain alerts.', '', 'This commit corrects the accounting for alert counts when simultaneous alerts occur.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",17.0,1.0,4.0,10.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,10.0,3.0,4.0,0.0,1.0,0.0,148.0,60.0,24.0,74.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,2.95,2.5833333,0.6621622,1.0,0,0.0,1.0,0.0,0.0,0.0
13965,1,12,f41d652e70c88058532a499b0026cd2c36fac5ef,"['[dv/edn] Add valid CSRs to scb', '', 'This PR adds more valid CSRs in scb to pass the', 'stress_all_with_rand_reset test.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",17.0,3.0,4.0,10.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,1.0,1.0,0.0,0.0,0.0,22.0,6.0,1.0,24.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.3333334,2.0,0.083333336,0.0,0,0.0,1.0,0.0,0.0,0.0
13969,1,39,56192c6421f620ea4b06d5d0f5d45187865d64e4,"['[entropy_src/rtl] Put main_sm state defs in pkg', '', 'In order to close FSM coverage it may be neccesary issue carefully timed', 'disable or alert commands.', '', 'This commit separates the definitions of the parse main_sm state enum', 'into a separate package so that the enumeration is visible to DV. This', 'allows DV to refer to the states by name, track future changes to this', 'spare FSM and generate meaningful debugging messages.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",12.0,4.0,3.0,10.0,TRUE,"['source', 'other']",4.0,2.0,2.0,2.0,0.0,82.0,50.0,49.0,43.0,5.0,2.0,59.0,42.0,0.0,33.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.8333334,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
13970,1,67,51f3bd5ee181f88f7d33aa821f4e51e2126fdd64,"['[keymgr/dv] Update common vseq', '', '1. Excluded checking working_state in the csr_rw thread in tl_err or shadow_reg tests,', ""because it's hard to update predicted value due to a timing issue."", '2. Disabled some SVAs for sec_cm test', '3. small consolidation to remove some duplicated code', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",16.0,3.0,4.0,10.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,22.0,14.0,5.0,5.0,0.0,2.0,14.0,3.0,0.0,16.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,0.0,0.6875,0.0,0,0.0,1.0,0.0,0.0,0.0
13971,1,39,ae4960e1159a09a16611ce5883da8217d84c405a,"['[entropy_src/dv] Fine tune extht timing cases (DV)', '', 'This commit fixes DV corner cases to capture the last RNG data accepted', 'into the DUT before it is disabled.  Since the new EXTHT agent', 'introduces a slight synchronization delay this adjustment is needed to', 'make sure that all samples are counted.', '', 'In the worst case the window_wrap_pulse ends two cycles after the DUT', 'has been disabled. (One cycle if RNG bit selection is disabled two', 'if it is enabled) Rather than dumping the a partial HT window', 'immediately when the DUT is disabled, wait these extra two cycles to', 'catch the last sample.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",21.0,1.0,4.0,10.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,1.0,2.0,0.0,0.0,0.0,148.0,60.0,24.0,73.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,2.95,2.5833333,0.65753424,1.0,0,0.0,1.0,0.0,0.0,0.0
13973,1,40,839eec77e69327a6708f9163bd78965a008a879c,"['Update lowrisc_ibex to lowRISC/ibex@5f5a70fc', '', 'Update code from upstream repository', 'https://github.com/lowRISC/ibex.git to revision', '5f5a70fca90917cc6152be4b1e4d9679d0357a3b', '', '* Tweak regressions around PMP, allow for double_faults,', '  uninit_accesses (Marno van der Maas)', '* [dv] Disable bad integrity on uninitialised memory for selected', '  tests (Greg Chadwick)', '* [dv] Add single step over exception coverpoint (Greg Chadwick)', '* [dv] Remove `cp_insn_trigger_exception` coverpoint (Greg Chadwick)', '* [rtl] Fix ebreak debug cause (Greg Chadwick)', '* Fix bug in passing cosim_agent handle to the data_intf_seq (Harry', '  Callahan)', '* Update google_riscv-dv to google/riscv-dv@ada58fc (Harry Callahan)', '* [rtl] Protect core_busy_o with a multi-bit encoding (Pirmin Vogel)', '* [dv] Add cpuctrlsts writes to riscv_rand_instr_test (Greg Chadwick)', '* [dv] Fix RVFI stage valid logic (Greg Chadwick)', '* [cosim] Implement double fault detection (Greg Chadwick)', '* Add wall-clock timeout within rtl simulation to gracefully end', '  (Harry Callahan)', '* Add mechanism for test-specific timeout (Harry Callahan)', '* Fixup mem_intf seq to update cosim mem on DMEM uninit accesses', '  (Harry Callahan)', '* Change ibex_mem_intf_response_seq to handle uninit memory', '  differently (Harry Callahan)', '* [lint] Shellcheck bash scripts in repo (Marno van der Maas)', '* [rtl] Assert that dummy instructions only write R0 (Andreas Kurth)', '* [fcov,pmp] Illegal PMP write coverpoints check dside request error', '  not low (Marno van der Maas)', '* Update google_riscv-dv to google/riscv-dv@e0eae9e (Canberk Topal)', '* [vcs] Fix Ibex DV runs for VCS (Canberk Topal)', '* Change double_fault detector to on by default, fatal error if', '  triggered (Harry Callahan)', '* Add a double_fault detector to core_ibex uvm environment (Harry', '  Callahan)', '* [dv] Use fetch enable sequence by default (Greg Chadwick)', '* [dv] Increase various timeouts (Greg Chadwick)', '* [dv] fetch_enable_seq tweaks (Greg Chadwick)', '* [rtl] Immediately stop execution when fetch disabled (Greg Chadwick)', '* Fixup signal used when checking for ebreak cause (Harry Callahan)', '* [rtl] Change how we record debug causes (Canberk Topal)', '* [rtl/dv] Bring back data integrity check on write responses (Greg', '  Chadwick)', '* [dv] Remove riscv_perf_counter_test (Greg Chadwick)', '* [dv] Remove CPUCTRLSTS from riscv_csr_test (Greg Chadwick)', '* [rtl] Ignore MIE bit in U mode (Greg Chadwick)', ""* [rtl] Don't take interrupts when single stepping (Greg Chadwick)"", '* Update google_riscv-dv to google/riscv-dv@c6acc18 (Harry Callahan)', '* [dv] Shellcheck prettify script (Marno van der Maas)', '* [dv] Shellcheck objdump script and check for RISCV_TOOLCHAIN', '  variable (Marno van der Maas)', '* [dv] Add MHPM Counter number param to SpikeCosim (Canberk Topal)', '* [doc] Add NAPOT address mode to coverage plan (Marno van der Maas)', '* [pmp] Add coverpoints for large NAPOT regions (Marno van der Maas)', '* single_step test : only drive debug_req_i after stepping finishes', '  (Harry Callahan)', '* Single step debugging test changes for fcov (Harry Callahan)', '* [if,pmp] Check second bit instead of third for instruction alignment', '  (Marno van der Maas)', '* Change failure modes and add comments with more clarifying details', '  (Harry Callahan)', '* Record test failure due to timeout in regr.log (Harry Callahan)', '* Update docs for (s/ms)context (Harry Callahan)', '* Update SCONTEXT address, add MSCONTEXT csr to match riscv_debug 1.0', '  (Harry Callahan)', '* [pmp] Remove off mode from pmp_*_mode_cross coverpoints (Marno van', '  der Maas)', '* [cosim] Fix spike cosim instruction count (Greg Chadwick)', '* [cosim] Pass Ibex config through for verilator cosim (Greg Chadwick)', ""* [rtl] Don't cache instructions in debug mode (Greg Chadwick)"", '* [rtl] Switch FF RF to use unpacked arrays (Greg Chadwick)', '* [dv] Fix timeout issues (Greg Chadwick)', '* [rtl] Add ic_scr_key_valid field to CPUCTRL (renamed CPUCTRLSTS)', '  (Greg Chadwick)', '* [cosim] Pass SecureIbex and ICache paramters through to cosim (Greg', '  Chadwick)', '* [doc] Bump privileged spec version to v1.12 (Greg Chadwick)', '* [rtl] Remove/reword comments referring to specific specifications', '  (Greg Chadwick)', '* [rtl] Clear mprv on mret to non M-mode (Greg Chadwick)', '* [rtl, dv] Add new CSRs for latest priviledged spec (Greg Chadwick)', '* [dv] Prevent PMP setup for riscv_mem_error_test (Greg Chadwick)', '* Update google_riscv-dv to google/riscv-dv@9c2b007 (Greg Chadwick)', '* [dv] Increase generated CSR instructions in riscv_rand_instr_test', '  (Greg Chadwick)', '* [cosim] Fix various CSR mismatches (Greg Chadwick)', '* [dv, cosim] Fix mcycle setting (Greg Chadwick)', '* [dv] Improve riscv_core_setting.sv template (Greg Chadwick)', '* [dv] Add makefile step for generating core config file from template', '  (Greg Chadwick)', '* [rtl] Integrity errors only relevant to loads (Greg Chadwick)', '* [dv] Drive read data/integrity to X for write response (Greg', '  Chadwick)', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",21.0,3.0,4.0,10.0,TRUE,"['config', 'other', 'doc', 'test', 'source']",90.0,24.0,52.0,6.0,2.0,2215.0,1203.0,342.0,118.0,129.0,14.0,207.0,45.0,6.0,45.0,0.0,11.0,5.0,1.0,9.0,2.0,2.0,10.0,4.081081,3.0,1.0,0.0,0,1.0,1.0,1.0,1.0,1.0
13975,1,47,39eb0210e1bc6a378f052cbd43c41d502e1bac98,"['[aes, dv] Align and fix FI test sequences', '', 'This commit aligns the different FI test sequences for the AES main FSM,', 'the cipher core FSM and the CTR mode FSM. Thanks to this code', 're-alignment a bug inside aes_control_fi_vseq.sv has been identified and', 'fixed which caused about 20% of these tests to fail.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",22.0,3.0,4.0,10.0,TRUE,['source'],3.0,1.0,3.0,0.0,0.0,6.0,13.0,2.0,2.0,0.0,5.0,4.0,0.0,0.0,3.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
13978,1,67,5a4e508f3e81e0a17eb7a040f8b439e5de7b5d31,"['[spi_device/dv] Fix regression issues', '', 'This will make most of tests 100% pass, except stress_all', '1. Update constrain for flash_mode, need to check mailbox_en before pick an address', '2. Update scb to fix prediction of flash_status for a corner case that dummy item involves', '3. Fix some regression timeout', ""4. Remove dummy item in stress_all as it's added in subseq already"", '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",13.0,3.0,4.0,10.0,TRUE,"['other', 'source']",6.0,3.0,5.0,0.0,0.0,18.0,29.0,2.0,2.0,0.0,1.0,183.0,86.0,13.0,65.0,3.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,1.9651163,1.7692307,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
13979,1,61,92440a24af6e09e52551aa112c85dd0b5588acef,"['[top/dv] Add lc_ctrl wait to wait_rom_check_done', '', 'After the reset domain change, the rom_ctrl checks happen', 'in parallel with life cycle control initilization.', '', 'This means waiting for rom_ctrl alone to be done is insufficient', 'and we need to wait for life cycle control to be done as well.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",12.0,3.0,4.0,10.0,FALSE,['source'],3.0,1.0,3.0,0.0,0.0,16.0,4.0,7.0,3.0,2.0,0.0,15.0,1.0,1.0,71.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,1.0,0.12676056,0.0,0,0.0,1.0,0.0,0.0,0.0
13981,1,67,807f3e272010794af0c49549cc3fc04d5063563a,"['[top, dv] Update max TL req to 3', '', 'Aligned with design update #15766', 'Addressed this regression failure #14204', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",16.0,2.0,4.0,10.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,2.0,2.0,1.0,0.0,0.0,23.0,5.0,0.0,100.0,3.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.4,0.0,0.17,0.0,0,0.0,1.0,0.0,0.0,0.0
13993,1,67,27a5beeb0622e0f1a5353bc3f426ef3a938f5337,"['[spi_device/dv] Constrain dummy transaction due to a design issue', '', 'Updated the sequence due to #15721', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",16.0,2.0,4.0,10.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,7.0,1.0,4.0,0.0,0.0,0.0,34.0,9.0,2.0,33.0,2.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.1111112,1.0,0.6969697,1.0,0,0.0,1.0,0.0,0.0,0.0
14001,1,2,b1675c8734e812ac80544eee9282c4c794f51348,"['[dv/top_earlgrey] Add spi passthrough test', '', 'Add a passthrough test with no filtering or software involvement in the', 'middle (other than to instruct the spi_device IP how to drive the', 'passthrough I/Os for the supported commands). Check that the', 'transactions on both ends match what was submitted.', '', 'Signed-off-by: Alexander Williams <awill@google.com>']",13.0,4.0,5.0,9.0,FALSE,"['source', 'other']",8.0,5.0,3.0,2.0,0.0,665.0,2.0,33.0,0.0,23.0,0.0,49.0,16.0,4.0,337.0,16.0,0.0,0.0,0.0,0.0,0.0,0.0,4.0,3.375,2.75,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
14011,1,61,06432121cfff5218e163f0e25fbba27f9e394e1c,"['[flash_ctrl] Move macro_err from fatal to recoverable error', '', 'fixes #15702', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",17.0,2.0,4.0,10.0,FALSE,"['source', 'other']",10.0,4.0,6.0,0.0,0.0,191.0,185.0,74.0,74.0,12.0,10.0,12.0,1.0,0.0,144.0,1.0,20.0,0.0,0.0,5.0,0.0,0.0,1.0,1.0,0.0,0.84761906,1.0,0,0.0,1.0,0.0,0.0,1.0
14013,1,47,d850f024af6cfc0d9a7877f394374775d2e848c0,"['[test] Add DV component for AES masking off test, add it to the testplan', '', 'This commit adds the AES masking off test to the testplan. As the', 'masking itself is transparent to software, a DV component is added to', 'probe into AES and verify that 1) all prerequisites are met to switch', 'off the masking and 2) that the second share of the state as well as', 'mask input and output of SubBytes are all zero, i.e., masking is indeed', 'switched off.', '', 'This is related to lowRISC/OpenTitan#14240.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",23.0,0.0,4.0,10.0,FALSE,"['source', 'other']",6.0,5.0,2.0,1.0,0.0,250.0,3.0,27.0,0.0,31.0,0.0,12.0,6.0,0.0,335.0,16.0,0.0,6.0,0.0,0.0,1.0,0.0,12.0,1.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
14014,1,61,f46226d1f3149b49aaf89963b7f7bd02e0eb6ab8,"['[top] Reduce async fifo depth', '', 'Fix issue identified in #14204', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",16.0,2.0,4.0,10.0,TRUE,"['other', 'source']",2.0,2.0,1.0,0.0,0.0,11.0,10.0,0.0,8.0,0.0,0.0,4.0,51.0,0.0,38.0,0.0,4.0,0.0,0.0,2.0,0.0,0.0,1.0,23.17647,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,1.0
14015,1,47,f58cda5ab437a3a2a5b60427c2963f97e7336c18,"['[aes] Rework SecAllowForcingMasks parameter', '', 'Previously, if enabled this parameter would allow forcing the output of', 'the masking PRNG to 0 requiring 160 MUXs. This was okay for FPGA but not', 'for ES.', '', 'With this commit, the design is changed as follows:', '- Upon enabling the parameter and setting the FORCE_MASKS bit in the', '  auxiliary control register (protected by both a shadow register and', ""  REGWEN register), the PRNG is no longer advanced. It's output is kept"", '  constant.', '- To switch off the masking, EDN/CSRNG have further to be configured to', '  produce a special seed. Only with this seed and the PRNG output being', '  held constant, the masking is off.', '', 'This is related to lowRISC/OpenTitan#14240.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",22.0,0.0,2.0,6.0,FALSE,"['source', 'other']",23.0,8.0,11.0,0.0,0.0,287.0,296.0,42.0,30.0,17.0,16.0,75.0,39.0,9.0,487.0,1.0,9.0,0.0,0.0,2.0,0.0,0.0,2.0,2.1538463,2.75,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
14017,1,61,517edba6abe68b919742d7c1d0a687361b9fe32b,"['[top/dv] Address review comments', '', 'Address comments from #15297', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",11.0,2.0,4.0,10.0,FALSE,['source'],5.0,4.0,3.0,0.0,0.0,60.0,63.0,2.0,0.0,3.0,3.0,49.0,16.0,4.0,67.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,3.375,2.75,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
14025,1,26,850f2ac7ba4b301e8bd7bda17884fff5157230c7,"['[dv/rstmgr] Fix rstmgr_sec_cm_scan_intersig_mubi_vseq', '', 'The scanmode_i changes need to track scan_rst_ni so the underlying test', 'will correctly predict when scan reset occur. Change the duration of', 'settings of scanmode_i so it will have a chance to change value when', 'scan_rst_ni changes.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",16.0,1.0,4.0,10.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,11.0,1.0,2.0,0.0,0.0,0.0,2.0,0.0,0.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.75,0.0,0,0.0,1.0,0.0,0.0,0.0
14026,1,67,f929c4ea71d04020b11c71d46b2d21b22ca9b6f2,"['[spi_device/dv] Disable overflow/underflow SVAs', '', ""It's fine to have these SVA, but disable them when the test verifies"", 'underflow/overflow.', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",22.0,1.0,4.0,10.0,FALSE,['source'],3.0,1.0,3.0,0.0,0.0,16.0,3.0,1.0,0.0,0.0,1.0,18.0,10.0,0.0,45.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,1.5,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
14034,1,12,8c40959740be6f198278f772638433a105652fda,"['[dv/edn] Minor regression fix', '', 'This PR fixes two minor issues in EDN regression:', '1). Add `alert_test` as a valid csr in scb', '2). Add functional coverage for interrupts in edn', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",13.0,1.0,4.0,10.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,25.0,3.0,1.0,2.0,0.0,0.0,22.0,6.0,1.0,23.0,0.0,0.0,1.0,0.0,12.0,1.0,0.0,6.0,1.3333334,2.0,0.05882353,0.0,0,0.0,1.0,0.0,0.0,0.0
14035,1,67,daa68ca17d2da4e089414a26160634ddd2c18055,"['[spi_device/dv] Fix some regression issues', '', '1. Fixed the null point for a coverage object', '2. Fixed `start_at_mailbox`, need to consider a case when payload.size == 0', ""3. Disabled scb for spi_device_read_buffer_direct, as it's a direct test"", '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",15.0,1.0,4.0,10.0,TRUE,"['other', 'source']",4.0,3.0,3.0,0.0,0.0,9.0,3.0,2.0,0.0,1.0,1.0,183.0,86.0,13.0,64.0,3.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,1.9651163,1.7692307,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14038,1,40,d83c59f074cc4081ef362d525cf21bb4f2ac3b5b,"['[mubi/lc] Add comment regarding mubi encoding changes', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",16.0,1.0,4.0,10.0,FALSE,"['other', 'source']",2.0,2.0,1.0,0.0,0.0,4.0,0.0,2.0,0.0,0.0,0.0,5.0,2.0,0.0,35.0,0.0,1.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,0.0,0.85714287,0.0,0,0.0,1.0,0.0,0.0,1.0
14039,1,32,337aa5951de15779ec37b23c48ea9c58854dfc0e,"['[flash_ctrl,dv] regression fix', '', '- sec_cm:', '  prim_reg_we_check triggers fatal_std_err while', '  prim_reg_check under eflash triggers fatal_prim_fatal_alert.', '  Adjust sb accordingly.', '- flash_ctrl_disable:', ""  flash_ctrl.dis is effective if bit3 or bit0 is '0'"", '- Add apply_reset and stop_sequences for some error tests', '- update apply_reset to call one physical clock interface', '- replace polling status csr with csr_spinwait to be aware reset event', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",3.0,0.0,4.0,10.0,TRUE,"['other', 'source']",12.0,4.0,10.0,0.0,0.0,86.0,25.0,16.0,1.0,10.0,2.0,119.0,73.0,10.0,70.0,4.0,1.0,3.0,0.0,1.0,1.3333334,0.0,5.0,2.30137,1.5,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14040,1,20,f5cb3de38d68ec9e068b50337ceaa8d6e83961d3,"['[rstmgr] Add `u_` to instance name', '', 'Signed-off-by: Eli Kim <eli@opentitan.org>']",15.0,1.0,4.0,10.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,3.0,2.0,0.0,13.0,0.0,3.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.07692308,0.0,0,0.0,1.0,0.0,0.0,0.0
14042,1,39,d33a8151443316f68f63f4fa1f576dccd2c2035d,"['[entropy_src/rtl] Remove redundant AlertState transition', '', 'This commit cleans up an inconsistency in the `main_sm` which has', 'been identified in FSM coverage maps.', '', 'Background:', '', 'In commit 84a680b3cf (PR #14391) the `entropy_src_main_sm` was', 'modified to check and trigger health test alerts _before_ starting the', 'SHA3 condititioner.  This is is important for verification which expects', 'failing entropy to remain in the conditioner until a successful health', 'check.  (Such is the behavior of the Startup Phase, though the', 'Continuous phase did not follow this convention at first).', '', 'However in PR #14391 the _original_ transition to the AlertState was', 'left in place.  This transition is still an error, because in the', 'Startup and Continuous phases, the alert checks are to be done when all', 'the health test results have been completed at the end of the health', 'test window.', '', 'This second post-SHA alert transition is theoretically still reachable,', 'and so it would not be removed by UNR coverage exclusions. It would', 'however take a very unusual set of coincidences to reach it. (For', 'example, a new health test failure, likely a REPCNT failure, would have', 'to occur immediately after the end of the previous successfull window,', 'while the SHA conditioner is still processing.) So it is unlikely to', 'be seen in verification, and it has never to my knowledge been seen in', 'FSM coverage.', '', 'It is still an incorrect transition which should have been removed', 'in PR #14391, particularly since the UNR analysis says that it could', 'still be triggered under some events.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",9.0,6.0,4.0,10.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,0.0,2.0,0.0,0.0,0.0,0.0,59.0,42.0,0.0,32.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.8333334,0.0,0.1875,0.0,0,0.0,1.0,0.0,0.0,0.0
14043,1,2,0573dd72b4b63bd528c52a489bf8fc24b097b486,"['[spi_host] Adjust passthrough not-X assertions', '', 'The assertions for the passthrough-related I/Os were overzealous and did', 'not account for conditions where X is allowable. Adjust them to focus on', 'SCK and CSB only and have the SCK assertion activate only when CSB is', 'asserted.', '', 'Signed-off-by: Alexander Williams <awill@google.com>']",8.0,0.0,4.0,10.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,1.0,0.0,0.0,0.0,0.0,14.0,0.0,0.0,35.0,0.0,7.0,0.0,0.0,2.0,0.0,0.0,1.0,0.0,0.0,0.028571429,0.0,0,0.0,1.0,0.0,0.0,0.0
14048,1,67,e01285f81810f08fa1c41988cff9ac75d901d7ea,"['[spi_device/dv] Add test - spi_device_flash_and_tpm_min_idle', '', 'It inherits from spi_device_flash_and_tpm_vseq and configure the min idle period btw 2 SPI items.', 'Signed-off-by: Weicai Yang <weicai@google.com>']",12.0,1.0,4.0,10.0,FALSE,"['source', 'other']",9.0,4.0,6.0,1.0,0.0,43.0,9.0,8.0,1.0,5.0,2.0,75.0,15.0,2.0,44.0,1.0,1.0,1.0,0.0,0.0,1.0,0.0,3.0,2.0,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14049,1,26,6923df040fc87f664a1307e56ba5ba9f65301a8a,"['[dv/rstmgr] Exclude sw_rst_ctrl_n CSR from unit csr tests', '', 'Rapid flips of these CSR bits can occasionally trigger alerts, which', 'can unpredictably update err_code CSR bits.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",15.0,4.0,3.0,10.0,FALSE,"['source', 'other']",3.0,3.0,1.0,0.0,0.0,7.0,6.0,1.0,1.0,0.0,0.0,17.0,0.0,0.0,50.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.7,1.0,0,0.0,1.0,0.0,0.0,1.0
14053,1,40,b0cdccec0f46da022ecc45cc2576cc9b9d785726,"['[alert_handler] Increase chance that pinged alert ID is valid', '', 'See https://github.com/lowRISC/opentitan/issues/15280#issuecomment-1289816964', 'for context.', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",17.0,0.0,4.0,10.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,16.0,2.0,10.0,0.0,0.0,0.0,19.0,8.0,0.0,15.0,1.0,3.0,0.0,0.0,1.0,0.0,0.0,1.0,1.25,0.0,0.73333335,1.0,0,0.0,1.0,0.0,0.0,0.0
14055,1,61,bc5a982def614a03d33c8bb916600e79eef24309,"['[top/dv] Add spi_tpm test', '', '- The test issues writes from the host to spi device.', '- Spi device then loops back data back to the host', '  on a read command.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",20.0,1.0,2.0,10.0,FALSE,"['doc', 'other', 'source']",12.0,8.0,4.0,2.0,0.0,367.0,14.0,13.0,1.0,18.0,0.0,69.0,2.0,2.0,333.0,16.0,11.0,0.0,0.0,3.0,0.0,0.0,6.0,1.0,1.0,1.0,0.166666667,0,1.0,1.0,0.0,0.0,1.0
14056,1,12,b001ebce67385ae7fa47649d792b9361362ee6b6,"['[fpv/pinmux] Fix pinmux compile error', '', 'This PR fixes pinmux compile error due to the intg_error hierarchy', 'change.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",16.0,0.0,4.0,10.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,7.0,5.0,0.0,25.0,0.0,0.0,0.0,0.0,3.0,0.0,0.0,1.0,1.0,0.0,0.88,0.0,0,0.0,1.0,0.0,0.0,0.0
14062,1,67,7a7139c8af345f423ac27a0186febdda027f7127,"['[spi_device/dv] Add connectivity test for ram_cfg', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",15.0,0.0,4.0,10.0,FALSE,"['source', 'other']",5.0,4.0,2.0,1.0,0.0,39.0,0.0,4.0,0.0,3.0,0.0,1.0,0.0,0.0,39.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14068,1,26,0dcb77b9c681e44e4fdde639caa5736f0d6a415f,"['[dv,top-level] Refine and update all_escalations_reset test', '', 'Add testpoint for chip_sw_all_escalation_resets.', 'Fix alert_handler configuration: set accumulation_threshold to 0.', 'Remove redundant clkmgr_escalation_reset test.', 'Flag missing escalation tests. See #15663.', '', 'Fixes #15631', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",12.0,0.0,4.0,10.0,TRUE,"['source', 'other']",7.0,4.0,3.0,0.0,1.0,65.0,76.0,10.0,14.0,0.0,6.0,8.0,1.0,0.0,272.0,10.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,1.0,0.333333333,0,0.0,1.0,0.0,0.0,1.0
14069,1,67,d0f667d861f326466299fdcf7ce9e06b3bd0bba1,"['[spi_device/dv] Fix some coverage issues', '', '1. fixed wrong variable type int -> bit', ""2. fixed dummy_cycles cross, as write doesn't allow dummy_cycles"", '3. reduced auto_bin to reduce cross coverage', '4. adjusted randomization to increase chance for swap data/addr', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",13.0,0.0,4.0,10.0,TRUE,"['other', 'source']",5.0,4.0,4.0,0.0,0.0,11.0,7.0,2.0,0.0,0.0,0.0,75.0,15.0,2.0,38.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0666667,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14070,1,40,c74963e3e06eedf3f2870f5d2be570db9302ac6f,"['[top/test] Add chip_rv_dm_lc_disabled test', '', 'This addresses #14147.', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",17.0,1.0,2.0,10.0,FALSE,"['source', 'other']",3.0,3.0,1.0,0.0,0.0,116.0,55.0,30.0,17.0,3.0,3.0,11.0,3.0,0.0,332.0,16.0,0.0,0.0,0.0,0.0,0.0,0.0,6.0,1.0,0.0,1.0,0.1,0,0.0,1.0,0.0,0.0,1.0
14074,1,67,d68e7cbb925fee1d1daa09dd1fc3e697774fb31b,"['[spi_device/dv] Fix a race condition', '', '`1ps` is already used to handle downstream item comparison.', 'Increased to 2ps. This fixes many failures in flash related tests.', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",13.0,0.0,4.0,10.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,1.0,1.0,0.0,0.0,182.0,85.0,13.0,63.0,3.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.9764706,1.7692307,0.7619048,1.0,0,0.0,1.0,0.0,0.0,0.0
14075,1,12,0ed3e590cbf35c4a0e7d3f658e64d068ea66f5df,"['[dv/shadow_reg] Add shadow reg fcov', '', ""This PR collects the following coverage for shadow register's each field:"", '1). update error', '2). storage error', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",10.0,0.0,4.0,10.0,FALSE,"['source', 'other']",5.0,1.0,4.0,1.0,0.0,46.0,0.0,7.0,0.0,9.0,0.0,42.0,10.0,0.0,34.0,0.0,1.0,0.0,0.0,2.0,0.0,0.0,2.0,1.2,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
14077,1,34,824c6681de1afc9ca3107474b275d373dbf6746e,"['[RSTMGR] fixed a bug in rstmgr sw reg access', '', '- Updatred from rw1c to ro', '', 'Signed-off-by: Joshua Park <jeoong@google.com>']",10.0,0.0,4.0,10.0,TRUE,"['source', 'other']",3.0,3.0,1.0,0.0,0.0,12.0,23.0,0.0,0.0,0.0,3.0,3.0,1.0,0.0,49.0,1.0,7.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,0.0,0.05,0.0,0,0.0,1.0,0.0,0.0,1.0
14081,1,26,87b32f8848525e6b9296f98a6b7b9b77ac72a614,"['[dv,top-level] Add data_integrity_escalation_reset test', '', 'Fixes #14128', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",13.0,2.0,3.0,10.0,FALSE,"['source', 'other']",8.0,5.0,3.0,2.0,0.0,533.0,8.0,7.0,0.0,8.0,0.0,49.0,16.0,4.0,331.0,16.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,3.375,2.75,1.0,0.333333333,0,0.0,1.0,0.0,0.0,1.0
14089,1,0,e7b94fb06556e3e00fcf7766c9537f53a1c57121,"['[test] Add chip_sw_sysrst_ctrl_in_irq', '', 'Test for SYSRST CTRL to detect input and key combo change.', 'On DV side the inputs of the SYSRST_CTRL are changed and', 'this change causes an interrupt on PLIC. Necessary', 'configuration are done for SYSRST_CTRL and PLIC. SW handles', 'the interrupt when triggerred, verifies the pin input value', 'and key_intr_status for correctness and clears the', 'interrupt status.', '', 'Signed-off-by: Abdullah Varici <abdullah.varici@lowrisc.org>']",14.0,0.0,3.0,10.0,FALSE,"['source', 'other']",8.0,6.0,2.0,2.0,0.0,499.0,2.0,13.0,0.0,25.0,0.0,4.0,0.0,0.0,330.0,16.0,0.0,0.0,0.0,0.0,0.0,0.0,4.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
14090,1,47,23dc40e81e83aa575650d76bccf6d53959278dcb,"['[top] Enable SecAesAllowForcingMasks parameter for top_earlgrey ES', '', 'It has been decided to enable this feature for ES. For reference,', 'see lowRISC/OpenTitan#14240.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",10.0,4.0,3.0,10.0,FALSE,"['source', 'other']",4.0,4.0,2.0,0.0,0.0,10.0,2.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,98.0,1.0,4.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,0.12244898,0.0,0,0.0,1.0,0.0,0.0,1.0
14092,1,19,68d16cf7c32b9edbc19828b90aa2ea9ad4833506,"['Small updates to flash_ctrl_rand_ops_base_vseq', '', 'Signed-off-by: Eitan Shapira <eitanshapira89@gmail.com>']",17.0,3.0,3.0,10.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,3.0,0.0,0.0,0.0,0.0,31.0,7.0,2.0,21.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.4285715,1.5,0.5714286,0.0,0,0.0,1.0,0.0,0.0,0.0
14093,1,61,bd9f6d0199af9e3358289c0b3a3900921afe8d02,"['[flash_ctrl] Handle faulted reads', '', 'In the current design, if a read were faulted to a non-existant location', 'AFTER the memory properties check, the return data could be unknown', 'and that makes the assertions go wild.', '', 'Since we are already detecting for this type of attack, use the same signals', 'to force the returning data and error conditions to a known value.', '', 'This removes the need for DV to individually turn off asertions for this', 'case.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",11.0,4.0,3.0,10.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,22.0,13.0,12.0,8.0,2.0,0.0,16.0,14.0,0.0,60.0,2.0,8.0,0.0,0.0,4.0,0.0,0.0,1.0,1.2142857,0.0,0.8666667,1.0,0,0.0,1.0,0.0,0.0,0.0
14094,1,67,abb3e6b2c196830aa8571286e82bb596cbaccb72,"['[spi_device/dv] Fix a few xcelium compile errors', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",14.0,4.0,3.0,10.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,6.0,5.0,0.0,0.0,0.0,0.0,182.0,85.0,13.0,62.0,3.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,1.9764706,1.7692307,0.9,1.0,0,0.0,1.0,0.0,0.0,0.0
14095,1,67,b7876d125150608b87bc9717fbb6731e07b66119,"['[spi_device/dv] Test incomplete opcode for tpm and flash mode', '', '1. Update spi_host_driver to send incomplete opcode as a dummy item', '2. update vseq to send dummy transaction following normal items with 5% chance', '3. update scb as dummy item also latches the flash_status', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",23.0,3.0,3.0,10.0,FALSE,['source'],9.0,4.0,9.0,0.0,0.0,52.0,29.0,12.0,4.0,2.0,2.0,182.0,85.0,13.0,61.0,3.0,1.0,0.0,0.0,3.0,0.0,0.0,2.0,1.9764706,1.7692307,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
14096,1,67,3ee779e37f75a4dde12b08a6474ed52e3e484478,"['[xbar/dv] Fix regression failures', '', ""Recent update enabled randomising on instr_type but didn't update scb."", ""Whhen instr_type == True, xbar returns all 0s if it's OOB, which is"", 'a consistent behavior in other IPs.', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",16.0,4.0,3.0,10.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,8.0,1.0,2.0,0.0,0.0,0.0,19.0,5.0,0.0,5.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.2,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
14098,1,32,fbfe19a07cde010c7947c2a451c45ff4d1fa34c7,"['[flash_ctrl,dv] update coverage for prim reg', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",22.0,4.0,3.0,10.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,9.0,10.0,0.0,1.0,1.0,0.0,28.0,9.0,1.0,10.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,4.0,2.2222223,1.0,0.8,0.0,0,0.0,1.0,0.0,0.0,0.0
14102,1,67,108e4a3d1374678b02e2fcbe0850a911008a73b8,"['[uart/dv] Fix regression timeout', '', 'Avoid using the lowest baud rate in uart_perf as this test using minimum delay to', 'poll status via TLUL, which make sim run 1hr+', 'With this change, it takes <30 min', 'Signed-off-by: Weicai Yang <weicai@google.com>']",21.0,3.0,3.0,10.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,0.0,1.0,0.0,0.0,0.0,1.0,0.0,0.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.75,0.0,0,0.0,1.0,0.0,0.0,0.0
14107,1,40,120153126b18d216e3ba065868e9384fe3cf776a,"['[rv_dm] Move debug memory definitions into rv_dm.hjson', '', 'Moving the register definitions for the debug memory into the', 'rv_dm.hjson file allows us to more conveniently access these registers', 'in DV sequences at the top-level since they become part of the', 'chip-ral. This also removes an aliasing issue that existed in top-level', 'sims between the window exposed in rv_dm.hjson and the separate RAL model', 'that was defined by rv_dm_debug_mem.hjson.', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",16.0,2.0,3.0,10.0,TRUE,"['source', 'other']",16.0,7.0,10.0,0.0,1.0,11419.0,258.0,2021.0,15.0,2024.0,5.0,69.0,6.0,2.0,98.0,3.0,11.0,0.0,0.0,41.0,0.0,0.0,4.0,1.4,1.0,1.0,0.333333333,0,0.0,1.0,0.0,0.0,1.0
14109,1,67,8b1c3bd1c8bf2d8194b4e966fc7de77ad55ee5fe,"['[spi_device/dv] Add a test to verify memory parity error', '', 'For #9613', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",15.0,3.0,3.0,10.0,FALSE,"['source', 'other']",5.0,4.0,2.0,1.0,0.0,60.0,0.0,9.0,0.0,7.0,0.0,2.0,0.0,0.0,37.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14110,1,67,1a0732fb20ad71e22c48c26a162ab88fb15f2219,"['[spi_deivce/dv] Fix the out of mem error', '', 'I probably accidentally added a wrong bracket `[]` after I tested my change locally.', 'This causes all spi_device tests ran out of mem in nightly', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",11.0,4.0,3.0,10.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,4.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.75,0.0,0,0.0,1.0,0.0,0.0,0.0
14112,1,4,f54491d31c43f8a181a941da78bd6fb89aa15311,"['[top/dv] Fix filename of Ibex lockstep glitch vseq', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",7.0,2.0,2.0,10.0,TRUE,"['source', 'other']",4.0,2.0,3.0,1.0,1.0,576.0,576.0,95.0,95.0,42.0,42.0,32.0,14.0,1.0,93.0,2.0,0.0,14.0,1.0,0.0,1.7857143,2.0,32.0,1.7857143,2.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
14115,1,47,f18d5c4ce836e6b7fa92c0eb24619fe666c77c16,"['[fpga] Enable AES PRNG reseeding on CW310', '', 'So far, we have been skipping reseeding operations for AES on the CW310', 'to simplify SCA (the reseeding disturbs the actual measurement). In the', 'meantime we have added an alternative but safe way to skip the', 'reseeding in software if really desired. Thus we no longer need the', 'hardware modification on the CW310.', '', 'It is however still needed for the CW305 where the entropy complex', ""isn't implemented."", '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",22.0,1.0,2.0,10.0,FALSE,"['other', 'source']",2.0,2.0,1.0,0.0,0.0,0.0,2.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,97.0,0.0,6.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,0.13333334,0.0,0,0.0,1.0,0.0,0.0,1.0
14116,1,61,69edd8a26ab882b19a207556e8bd170183146f2e,"['[flash_ctrl] Increase flash rma program burst', '', '- addresses #15632', '- increase the burstiness by 2x. This should be cleaned', '  up to be more parameterizable in the future.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",20.0,3.0,3.0,10.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,10.0,7.0,0.0,0.0,0.0,0.0,55.0,34.0,0.0,51.0,0.0,7.0,0.0,0.0,3.0,0.0,0.0,1.0,1.2352941,0.0,0.8235294,0.0,0,0.0,1.0,0.0,0.0,0.0
14118,1,25,938687bba3afcf236488299fb31ed036df450102,"['[dv] Fix race condition in otbn_escalate_if', '', 'Previously this interface used blocking assignment to set these. This', 'led to the updates happening in the wrong place in the simulation', 'scheduler. In particular it led to the failure of the `OutputDelay_A`', 'assertion in prim_lc_sync in some cases.', '', 'Signed-off-by: Greg Chadwick <gac@lowrisc.org>']",17.0,1.0,3.0,10.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,10.0,10.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,5.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.2,0.0,0,0.0,1.0,0.0,0.0,0.0
14120,1,25,7d9b5775cb6c9de18e13a9b6b2be73051f25d658,"['[otbn,rtl] Latch various internal state errors', '', 'FPV has revealed it was possible for some internal state errors to be', 'ignored, so no alert was triggered, if they occurred the same cycle or', 'the cycle before a start command was issues to OTBN. This was due to', 'some errors only appearing for a single cycle and others getting reset', 'by the start command.', '', 'This adds latching behaviour to various internal errors, so once seen', 'they will remain asserted until reset.', '', 'Signed-off-by: Greg Chadwick <gac@lowrisc.org>']",12.0,3.0,3.0,10.0,FALSE,['source'],4.0,1.0,4.0,0.0,0.0,66.0,18.0,0.0,1.0,12.0,0.0,86.0,19.0,1.0,141.0,3.0,7.0,0.0,0.0,2.0,0.0,0.0,1.0,1.6315789,1.0,0.53846157,0.0,0,0.0,1.0,0.0,0.0,0.0
14127,1,12,0ef51bce17833826f248dc31f4735f3e2f17e506,"['[dv/chip] Fix xcelium stub_cpu mode issue', '', 'The stub_cpu mode uses `CPU_HIER.clk_i` as the cpu_clk to drive tlul', 'transaction.', 'But in tb.sv, the current code force this wire to be 0 if we are in', 'stub_cpu mode.', 'I think the intention is to not force this clock in the stub_cpu mode.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",23.0,2.0,3.0,10.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,5.0,0.0,0.0,1.0,1.0,8.0,1.0,11.0,113.0,2.0,5.0,0.0,0.0,9.0,0.0,0.0,1.0,2.0,1.0,0.07964602,0.0,0,0.0,1.0,0.0,0.0,0.0
14128,1,56,16361ecd2148510209b54fabb3d9164c4b33139b,"['[rv_dm dv] Fix regression failures', '', '- Quite a few fallouts with the DV_CHECK macros failing uncovered bugs in', 'the sba_access_utils_pkg.', '- The stimulus in sba_access_utils_pkg and the sba_access_monitor work', 'together to infer indirectly SBA accesses that are expected to show up', 'on the TL interface. The required bug fix resulted in larger changes', 'that were needed in both, the stimulus and the monitor.', '- The rv_dm scoreboard also required fixes because the sba_access_monitor', 'was not setting rdata correctly, causing read checks to vacuously', 'pass.', '- The design was updated to support sberror=2,7 cases. The test sequence', 'was updated to fix that.', '- Updated testplan as well to reflect testing improvements.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",2.0,3.0,3.0,10.0,TRUE,"['other', 'source']",7.0,5.0,5.0,0.0,0.0,166.0,83.0,27.0,15.0,10.0,0.0,33.0,13.0,2.0,22.0,0.0,2.0,5.0,0.0,8.0,2.4,0.0,7.0,2.6666667,1.5,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
14130,1,67,dd9e2b7d9b12ac6c1e79cb613f73bd74cb15334e,"['[spi_device/dv] Change to SW only update addr_4b after reset', '', 'Due to #15543', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",22.0,2.0,3.0,10.0,FALSE,['source'],3.0,2.0,3.0,0.0,0.0,10.0,3.0,1.0,0.0,1.0,0.0,74.0,15.0,2.0,42.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0666667,1.0,0.9142857,1.0,0,0.0,1.0,0.0,0.0,0.0
14131,1,12,26f2ee3db18fadbb4198bc763aba61b44b64e558,"['[dv/chip] Skip creating dv_base_reg coverage', '', 'This PR adds the following flag:', 'In dv_base_reg_block, add a flag to skip creating fcov for mubi and', 'regwen regs.', '', 'This flag is only disabled in chip level because we do not sample these', 'values in chip level env.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",18.0,0.0,2.0,10.0,FALSE,"['other', 'source']",5.0,3.0,4.0,0.0,0.0,77.0,4.0,12.0,0.0,13.0,0.0,42.0,10.0,1.0,97.0,3.0,1.0,0.0,0.0,0.0,0.0,0.0,3.0,1.5,2.0,0.72727275,0.0,0,0.0,1.0,0.0,0.0,1.0
14134,1,3,b003b78a2cf2f74bdbeb1f660163ee61623cad50,"['[sw/silicon_creator] Add OTP items for RMA check in early boot', '', 'This commit adds the `CREATOR_SW_CONFIG_RMA_SPIN_EN` and', '`CREATOR_SW_CONFIG_RMA_SPIN_CYCLES` OTP items for derisking RMA entry in', 'PROD.', '', 'Signed-off-by: Alphan Ulusoy <alphan@google.com>']",9.0,3.0,3.0,10.0,FALSE,"['doc', 'source', 'other']",5.0,3.0,2.0,0.0,0.0,41.0,1.0,1.0,1.0,0.0,0.0,1.0,0.0,0.0,107.0,0.0,0.0,0.0,0.0,3.0,0.0,0.0,1.0,0.0,0.0,0.28947368,0.0,0,1.0,1.0,0.0,0.0,1.0
14136,1,61,8f2e52bf9999f39a19bfc0a8496fe48ff642d74c,"['[top/dv] Fix to chip_tap_strap tests', '', 'The test had three issues previously', ""1. There were no default pulls on the JTAG pins, so when the tb's default pull downs"", ""   were removed, x's would propagate into jtag_if when the jtag interface was not enabled."", '   Normally this would not matter, but the test specifically checks that the interface', ""   is inactive with 0's."", '', '2. The DFT tap test randomly toggles the JTAG pins through forces and releases.', '   After the last release the trst_n line can sometimes remain 0.', '   This causes jtag transactions to fall through and the whole test to', '   misbehave.', '', '3. Similar to issue 1, if the jtag taps were actively driven to 0, the jtag_if', ""   became completely floating, this also interfered with the test's expectations."", '', 'These fixes should allow the chip_strap_tap tests to run again.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",0.0,2.0,3.0,10.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,19.0,3.0,2.0,0.0,2.0,1.0,69.0,5.0,2.0,26.0,1.0,11.0,0.0,0.0,3.0,0.0,0.0,2.0,1.0,1.0,0.1923077,0.0,0,0.0,1.0,0.0,0.0,0.0
14141,1,12,2a9bfc422332ab89c91d30928e82537ddeb7c218,"['[dv/chip] improve assigning the initial value in sysctrl_rst test', '', 'PR #15546 fixes a regression issue by assigning an initial value to', 'sysrst_ctrl input. However, a better way (I think) to do it is to use', 'the pulldown method.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",15.0,1.0,3.0,10.0,TRUE,['source'],3.0,2.0,3.0,0.0,0.0,31.0,30.0,1.0,1.0,1.0,2.0,9.0,3.0,2.0,65.0,1.0,0.0,0.0,0.0,41.0,0.0,0.0,1.0,1.0,2.0,0.6666667,0.0,0,0.0,1.0,0.0,0.0,0.0
14142,1,67,a28800f5bf6874b38c20ed723e0bfab1d36519d4,"['[spi_device/dv] Add stress_all test', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",16.0,0.0,3.0,10.0,FALSE,"['other', 'source']",11.0,5.0,8.0,1.0,0.0,102.0,18.0,16.0,1.0,11.0,2.0,73.0,15.0,2.0,41.0,1.0,1.0,2.0,0.0,0.0,1.0,0.0,6.0,1.0666667,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14143,1,39,5dfb450fa2b90c627ced69c30e9de2a385142579,"['[entropy_src/dv] Update error tests & coverage', '', 'The `entropy_src_functional_errors` test was formerly called the', '`entropy_src_err` (or `fifo_errs`) test.  These errors signals can be', 'generated by writing to a test CSR or by forcing the undesirable error', 'condition.  This test serves the latter function, and is hence renamed.', '', 'This test also has some changes to constraints to point out that', 'a couple of events that were previously considered errors are now', 'legal (the `esrng` and `esfinal` fifos are now providing proper', 'backpressure).  In order to support this the constraints have been', 'rewritten to prevent spurious test failures.', '', 'The constraints have also been changed to balance the coverage.', 'Notably since there are so many cases of counter errors, this', 'these need significantly more coverage.', '', 'Also the number of iteratations for these very short tests 1s.', 'has been increased significantly.  250 randomized iterations', 'is enough to often get full coverage, but 1000 is good for', 'reliably reaching 100%.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",17.0,0.0,3.0,10.0,FALSE,"['source', 'other']",12.0,6.0,9.0,1.0,1.0,95.0,62.0,9.0,5.0,10.0,7.0,148.0,60.0,24.0,72.0,4.0,1.0,0.0,0.0,6.0,0.0,0.0,1.0,2.95,2.5833333,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14146,1,67,d1721e2cabc8cad3c1d48f7f2e1e763aa1107fa9,"['[spi_device/dv] Add covergroups for flash/passthrough mode', '', '1. Implement covergroups and sample them in scb', '2. Minor updates in testplan', '  - consolidate 2 covergroups', '  - add sw_update_addr4b_cg', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",22.0,1.0,3.0,10.0,FALSE,"['source', 'other']",4.0,2.0,3.0,0.0,0.0,291.0,25.0,13.0,2.0,28.0,0.0,181.0,85.0,13.0,60.0,3.0,1.0,5.0,1.0,11.0,1.5,2.0,7.0,2.0,1.7692307,0.75,1.0,0,0.0,1.0,0.0,0.0,1.0
14153,1,58,e56aa66a33989dc12615479f80c7847b0dd58686,"['[edn/dv] Randomly deassert cmd_ready', '', 'Signed-off-by: Steve Nelson <steve.nelson@wdc.com>']",9.0,2.0,2.0,10.0,FALSE,['source'],4.0,2.0,4.0,0.0,0.0,15.0,10.0,1.0,1.0,1.0,1.0,18.0,6.0,5.0,16.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,1.3333334,1.4,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
14164,1,56,9aecdcfc5207e4e1de541c581fc7d1272cfb87a3,"['[rom_ctrl dv] Fix FSM state invalid check', '', 'The fsm state check that was added for the sec_cm tests was not', 'actually probing the FSM state. This change fixes that. This was', 'caught by the fix made to the DV_CHECK macros.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",10.0,1.0,3.0,10.0,TRUE,['source'],3.0,3.0,3.0,0.0,0.0,4.0,2.0,0.0,0.0,1.0,0.0,3.0,0.0,0.0,10.0,0.0,6.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
14165,1,8,c3d5426cf92c9153bc66326e898d8a28548d9c02,"['[alert_handler] Add chip_sw_lpg_clock_off_test', '', 'Initial test code to understand the alert_handler and', 'to develop the chip_sw_alert_handler_lpg_clock_off test described in', 'https://github.com/lowRISC/opentitan/issues/14126', '', 'sw/device/tests/alert_handler_lpg_clkoff_test.c:', '   - 2 test phases', '\t- Phase 0: Negative test (timeout=2, fpga-only)', '\t- Phase 1: Test each peripheral forping_timeout=256', '', 'Signed-off-by: Bilgiday Yuce <bilgiday@google.com>']",15.0,0.0,2.0,10.0,FALSE,"['source', 'other']",9.0,6.0,2.0,2.0,0.0,727.0,1.0,10.0,0.0,4.0,0.0,1.0,0.0,0.0,326.0,16.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
14175,1,39,611d56f934a36991b1a61b46690243373e6806fe,"['[entropy_src/dv] Update coverage for interrupts', '', 'This commit implements coverage sampling in the entropy_src scoreboard.', '', 'The `cov.intr_cg` covergroup is used only for functional interrupts, not', 'those driven by the `intr_test` register.  CSR driven interrupts are', 'sampled exclusively in `cov.intr_test_cg`.  Furthermore, in order to', 'prevent confusion between the two, if the `intr_test` CSR', 'register is used at any point in a test, it is assumed that all', 'pending interrupts are related to the CSR-driven test, and the `intr_cg`', '(for functional interrupts) will not be sampled until a reset).', '', 'The `cov.intr_pins_cg` covergroup is sampled whenever an event is seen', 'at the DUT interrupt pins, regardless of whether the test originated', 'from the CSR or from a functional event.', '', 'The `entropy_src_intr` test is easily confused with the autogenerated', 'CSR-based `entropy_src_intr_test`.  This test is meant to provide', 'additional coverage for events not generated by the other tests.', 'Currently the `entropy_src_rng` and `entropy_src_fw_ov` covergroups are', 'capable of providing full coverage of functional interrupts.  Before the', '`entropy_src_intr` test can be applied in this fashion however it would', 'need to be updated to support scoreboarding. (It also needs some', 'maintainance at this time as it is frequently failing). Rather than', 'provide this maintainance at this time, responsibility for the interrupt', 'test points is relegated to the general `entropy_src_rng` and', '`entropy_src_fw_ov` tests.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",4.0,0.0,3.0,10.0,FALSE,"['source', 'other']",8.0,5.0,6.0,0.0,0.0,52.0,12.0,4.0,0.0,5.0,0.0,148.0,60.0,24.0,71.0,4.0,1.0,2.0,0.0,0.0,1.0,0.0,4.0,2.95,2.5833333,0.8888889,1.0,0,0.0,1.0,0.0,0.0,1.0
14179,1,32,059aa08d33a8e01bd033b0c81d0c0ecee5e1800e,"['[flash_ctrl,dv] update coverage collection', '', '- Add coverage collection to wr_intg test', '- Remove reg_intg cover point because it is covered by autogen', '  covergroup', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",22.0,1.0,3.0,10.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,4.0,0.0,0.0,10.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
14180,1,32,8416883cbe3ddad4d60a4c62bef5619c3ab071cd,"['[flash_ctrl,dv] config_regwen test fix', '', 'Replace default csr check(scoreboard) with write read back', 'check (sequence)', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",16.0,5.0,3.0,10.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,23.0,14.0,6.0,0.0,0.0,0.0,115.0,73.0,6.0,52.0,0.0,1.0,1.0,0.0,1.0,1.0,0.0,3.0,2.30137,1.5,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
14182,1,12,9ca43a9f2dbfa676a6c5b38857eb024704bafe65,"['[dv/jtag_riscv_agent] Fix rv_dm activation error', '', 'This PR fixes the nightly regression failure due to rv_dm activation', 'failure.', 'Because rv_dm activation consists a series of steps, so initially I', 'forget to assign the final status to return to the activation sequence.', 'This error is caught by `DV_CHECK` macro updates.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",10.0,1.0,3.0,10.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,2.0,0.0,0.0,0.0,0.0,22.0,12.0,0.0,12.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.4166666,0.0,0.5833333,0.0,0,0.0,1.0,0.0,0.0,0.0
14183,1,67,54fa34484ef4ac6cfcf1f054bb4f283e08a211b1,"['[spi_device/dv] Update CSR exclusions', '', 'Removed some unnecessary exclusions', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",12.0,4.0,2.0,10.0,FALSE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,5.0,11.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,66.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,1.0
14184,1,67,e3ed05d2d4cc17cfa94b3ba28e08fb751c71250c,"['[chip, dv] Fix uncovered *tl*.a_user.instr_type', '', 'Remove unnecessary constraint on a_user.instr_type in xbar tests.', ""For other IPs, this needs to be MubiFalse, but xbar doesn't process this"", 'field, we could just randomize it.', '', 'This will fix uncovered toggle coverage at this TLUL field.', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",22.0,0.0,3.0,10.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,3.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
14188,1,37,8d42791caf287191c0f5ee1d8a48165d982edcc0,"['[edn/rtl] fix to handle ready de-asserted', '', 'The EDN module does not delay commands when the CSRNG bus interface', 'ready signal is de-asserted. This is a handshake violation.', 'An output FIFO has been added to make all modes and variations work.', '', 'Signed-off-by: Mark Branstad <mark.branstad@wdc.com>']",9.0,3.0,2.0,10.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,56.0,5.0,3.0,1.0,6.0,0.0,8.0,0.0,0.0,44.0,0.0,9.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,0.75,0.0,0,0.0,1.0,0.0,0.0,0.0
14190,1,67,2f2a5fd4e32aca76082537b7396e35b2039f4bdd,"[""[spi_device] Test SPI phase/polarity = 'b11"", '', '1. Update spi_host_driver to support this clk config', ""2. Update sequence to avoid using 'b11 configuration when tpm mode is enabled"", '3. Also randomize mailbox setting', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",16.0,0.0,3.0,10.0,FALSE,['source'],5.0,3.0,5.0,0.0,0.0,57.0,26.0,8.0,4.0,5.0,2.0,161.0,72.0,10.0,59.0,3.0,1.0,2.0,0.0,0.0,1.0,0.0,5.0,1.9166666,1.6,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
14192,1,39,769e1ca8c86fb4c3817575f3f19902efb4220c1e,"['[entropy_src/dv] Simplify recoverable alert coverage', '', 'The `entropy_src_alert` is intended to ensure that all recoverable alert', 'codes are detected.  However it was created before many of the required', 'features it tries to test were implemented in scoreboarding.', '', 'In order to enhance maintainability, this commit updates this test to make', 'better use scoreboarding and of the configuration features in the', 'entropy_src_base_vseq.  It also adds a new covergroup to catch all the', 'recoverable alert conditions not included in the `mubi_err_cg`.', '', 'Since almost of the `recov_alert` coverpoints can be accessed by the', '`entropy_src_rng` test and confirmed in scoreboarding, most of the', '`entropy_src_alert` test has been trimmed down to just perform the tests', 'that can not be performed elsewhere.', '', 'The `entropy_src_alert` testpoint has also been renamed to', '`entropy_src_functional_alerts`, to highlight the difference with the', '`entropy_src_alert_test` which tests the alert system through the CSR', 'test interface, but does not replicate the actual functional conditions.', '', 'In addition to streamlining the `entropy_src_alert_vseq` this', 'test simplifies the `entropy_src_smoke_vseq` to use basic', '`push_pull_host_seq` (as opposed to the indefinite variety).', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",11.0,4.0,2.0,10.0,FALSE,"['source', 'other']",8.0,6.0,6.0,0.0,0.0,86.0,256.0,12.0,44.0,14.0,26.0,145.0,58.0,23.0,70.0,4.0,1.0,1.0,0.0,6.0,1.0,0.0,3.0,2.913793,2.5652175,0.85714287,1.0,0,0.0,1.0,0.0,0.0,1.0
14193,1,61,ade09d9c411c00d3de72b6fe7791547fd5639778,"['[top/dv] Give pins a default value before enabling wakeup', '', 'Without a default value, the pin value becomes X and', 'triggers an unintended prim_sync assertion.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",12.0,0.0,3.0,10.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,0.0,1.0,0.0,1.0,0.0,10.0,0.0,0.0,7.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.14285715,0.0,0,0.0,1.0,0.0,0.0,0.0
14194,1,32,202b67e8eb8de3ae5d24e191bbcf903f96918c89,"['[flash_ctrl,dv] filesystem_support test fix', '', '- Add address redundency check to guarantee singgle bit error injection', '- Assert error to tb ref mem when singble error is asserted to rtl.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",16.0,5.0,3.0,10.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,53.0,26.0,4.0,0.0,4.0,0.0,55.0,21.0,0.0,16.0,3.0,1.0,2.0,0.0,0.0,1.5,0.0,5.0,1.4761904,0.0,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
14200,1,61,4b867c56f4dc553d78485e6b4192d48ef4c72892,"['[top/dv] Automatically backdoor load ROM_EXEC_EN', '', 'This is the same fix as the one applied to lc_walkthrough.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",12.0,0.0,3.0,10.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,5.0,0.0,0.0,0.0,1.0,0.0,1.0,0.0,0.0,8.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.125,1.0,1,0.0,1.0,0.0,0.0,0.0
14201,1,12,86b9fe7752fb84a5cd8713f9d4d10ae097841b33,"['[dv/chip] Fix sysrst_ctrl nightly regression failure', '', 'This PR fixes sysrst_ctrl nightly failure regarding havig X in sysrst', 'output. The reason is in the inital test, the C test sets up sysrst_ctrl', 'by configuring pinmux mio values to sysrst outputs such as keys.', 'However, this pinmux mio values are not driven, so ended up having', 'output unknown assertion errors.', 'The solution is to initialize the mio pins before running the C test.', 'Fix issue #15537', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",20.0,0.0,3.0,10.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,20.0,0.0,2.0,0.0,3.0,0.0,9.0,3.0,2.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,2.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
14203,1,67,d698f0375c7d23919b20826f3cd269f8f7d9bf5d,"['[spi_device/dv] Update spi_device_driver to collect payload', '', 'Updated spi_device_driver to collect payload so that vseq can have the completed', 'payload to check.', '', 'Thanks Alex for pointing this out.', 'Signed-off-by: Weicai Yang <weicai@google.com>']",17.0,4.0,2.0,10.0,FALSE,['source'],3.0,2.0,3.0,0.0,0.0,41.0,23.0,1.0,0.0,4.0,3.0,18.0,4.0,2.0,16.0,1.0,1.0,3.0,1.0,0.0,1.0,1.0,7.0,1.0,1.0,0.6666667,1.0,0,0.0,1.0,0.0,0.0,0.0
14205,1,20,559bcc276afc56be90e696337f0d4f1b297e4773,"['fix(chip): check `logic` compare and pins connection', '', 'In the prev codes there were three bugs that falsely passes the test.', '', '1. The sample_gpio() should sample `ios_if.pins` not `ios_if.pins_o`.', '2. The DV checker should use `===` rather than `==`. The PADs are', '   `logic` so the checker strictly compares all four types.', '3. The SW did not clear pinmux status after waking up from the sleep.', '', 'Signed-off-by: Eli Kim <eli@opentitan.org>']",18.0,1.0,2.0,10.0,TRUE,['source'],2.0,2.0,1.0,0.0,0.0,13.0,3.0,0.0,0.0,0.0,0.0,3.0,0.0,1.0,6.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,1.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
14209,1,12,8f985b9f2af6271bb5bf2e5f567bc57662989f7d,"['[dv/adc_ctrl] Fix adc_ctrl regression error', '', 'This PR fixes adc_ctrl regression error due to reset_aon_ni and reset_ni', 'not issuing at the same time.', 'Because the reset_aon_ni has very small frequency compares to reset_ni', 'clock, so issuing reset with normal `apply_reset` task would cause the', 'following issue:', 'The reset_ni will finsh toggle but reset_aon_ni has not start activation', 'yet.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",14.0,4.0,2.0,10.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,24.0,11.0,8.0,0.0,0.0,3.0,14.0,5.0,1.0,13.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,2.0,1.0,0.30769232,0.0,0,0.0,1.0,0.0,0.0,0.0
14210,1,20,f8c9972ec1c6f1e7365fa2b7321e4444f535cd5e,"['refactor(spid): Remove unused mailbox_hit port', '', 'Passthrough logic has `mailbox_hit_i` port to filter the read command', 'hitting the mailbox space. However, that function is deprecated and the', 'HW allows a Read command to cross the mailbox region and the', 'passthrough.', '', 'So, `intercept` data structure has `mbx` field to change the mux from', 'Passthrough to internal datapath. While implementing the intercept, the', '`mailbox_hit_i` port supposes to be removed but tied.', '', 'Issue has been reported by @weicaiyang', '', 'Signed-off-by: Eli Kim <eli@opentitan.org>']",16.0,3.0,2.0,10.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,1.0,29.0,0.0,13.0,0.0,6.0,53.0,30.0,1.0,128.0,0.0,26.0,0.0,0.0,2.0,0.0,0.0,2.0,1.8333334,2.0,0.04347826,0.0,0,0.0,1.0,0.0,0.0,0.0
14212,1,12,632c5ef80ff35b4245fdaae8ea87729dffc18fd3,"['[dv/kmac] Fix edn timeout regression failure', '', 'This PR fixes edn_timeout sequence regression failure.', 'The current testbench expects the operation to continue, but without a', 'correct EDN, the FSM will always stays at `Reset` state.', 'So we need to exit the current iteration and continue to next iteration.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",13.0,4.0,2.0,10.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,1.0,2.0,0.0,0.0,0.0,29.0,23.0,2.0,41.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.3043479,2.0,0.41463414,1.0,1,0.0,1.0,0.0,0.0,0.0
14213,1,9,abe5191ac73a736ccb378852e07008ac9d585402,"['[otbn,dv] Add test for RF integrity error FIs', '', 'This commit introduces two tests that are used for injecting integrity', 'errors by making bit flips on base register file (rf_intg_err) or bignum', 'register file (rf_bignum_intg_err). Relevant V2S countermeasures are mapped', 'as well.', '', 'Signed-off-by: Canberk Topal <ctopal@lowrisc.org>']",16.0,3.0,2.0,10.0,FALSE,"['source', 'other']",9.0,5.0,6.0,2.0,0.0,258.0,6.0,39.0,0.0,37.0,0.0,13.0,3.0,0.0,55.0,2.0,1.0,1.0,0.0,2.0,1.0,0.0,5.0,1.3333334,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
14224,1,39,7aa862374f40d29ec7dd2029b20aec650c1f79b0,"['[entropy_src/dv] Close sw_update_cg', '', 'This commit updates the RNG test, dut_cfg structure and RNG vseq to close the', 'sw_update_cg.  This includes:', '', '- Adding randomized config variables to _not_ disable the DUT before', '  reconfiguration', '- Randomizing the sw_regupd field', '- Forcing the DUT into the enabled state when the disabled state is not', '  requested.', '- Forcing an _unlocked_ reconfiguration (and if needed a reset) once a', '  locked reconfiguration has been attempted.', '- Only sampling coverage when a new attempted setting is different', '  from the current setting (and thus any lock errors are detectable).', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",19.0,3.0,2.0,10.0,FALSE,['source'],7.0,4.0,7.0,0.0,0.0,97.0,38.0,18.0,5.0,13.0,2.0,144.0,58.0,22.0,69.0,4.0,1.0,1.0,0.0,6.0,1.0,0.0,4.0,2.913793,2.5454545,0.875,1.0,0,0.0,1.0,0.0,0.0,0.0
14225,1,39,84fdd3bf374f168367ba7ffcb07cfa4d79c54875,"['[entropy_src/rtl] Clear window_cntr on disable', '', 'This commit reverts the window_cntr_clr behavior to the original design', 'where this counter is cleared on disable.   When health_test_clr was', 'changed to a pulse emitted on enable, this counter was left uncleared', 'after disable.', '', ""This has been observed to cause spurious `window_wrap_pulse`'s when"", 'reconfiguring the module, particularly if the window_size is shrunk', 'while reconfiguring the DUT.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",10.0,4.0,2.0,10.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,18.0,18.0,0.0,0.0,0.0,0.0,6.0,0.0,0.0,109.0,2.0,16.0,0.0,0.0,7.0,0.0,0.0,1.0,0.0,0.0,0.18348624,0.5,1,0.0,1.0,0.0,0.0,0.0
14226,1,32,8c8a3a83645ee23ef762234371ce77f58dea6190,"['[flash_ctrl,dv] hw fault_status coverage', '', ""- Add a few new tests to hit covergropu 'hw_error_cg'"", '- Add flip_2bits function to accomodate asserting 2 bit error', '- Reactor flash_ctrl_err_base_vseq and childrun sequences to be more reusable', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",2.0,4.0,2.0,10.0,FALSE,"['source', 'other']",14.0,4.0,12.0,3.0,0.0,340.0,71.0,53.0,8.0,33.0,0.0,119.0,34.0,10.0,69.0,4.0,7.0,2.0,1.0,17.0,1.5,1.0,11.0,1.7058823,1.1,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
14227,1,12,c5f7bfefb64eee68205111b5b7abff7f086a4e0d,"['[dv/otp_ctrl] Fix scb X value', '', 'This PR fixes scb X value because I missed the part to assign the value', 'from interface.', 'Thanks Sri for finding these.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",16.0,4.0,2.0,10.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,149.0,118.0,5.0,124.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,7.415254,7.0,0.82258064,0.0,0,0.0,1.0,0.0,0.0,0.0
14228,1,56,84ab1058db3805798f43ea3e42402940ec618b6b,"['[chip dv] Fixes in chip_if and GPIO tests', '', 'THis commit makes the following fixes to chip_if:', '- Fix the GPIO pin assignments (allocate the full set of', '  32 chip IOs for the GPIO function)', '- Remove the default pulldowns on muxed IOs - these are not', '  required.', '- Add default pulldown for the TAP strap and DFT IOs for certain', '  LC states / pwrmgr phase. For the bulk of the tests, we use the', '  RMA LC image which enables HW debug and DFT. This ends up allocating', '  some of he muxed IOs for strap sampling. We may not intentionally', '  exercise the TAP strap pins for most of these tests, so we need', '  these pulldowns to prevent the strap sampling logic to interpret', '  undriven IOs as Xs.', '- The removal of pulldowns on muxed IOs impacts UART tests. The', '  UART smoke vseq is thus updated accordingly.', '- Finally, the GPIO test sequences are fixed to test the full', '  set of 32 GPIOs.', '- Make ALL pins_if instances declared with PullStrength = Weak', '  parameter.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",11.0,4.0,1.0,10.0,TRUE,['source'],8.0,2.0,8.0,0.0,0.0,125.0,99.0,32.0,19.0,4.0,4.0,68.0,2.0,3.0,70.0,1.0,11.0,1.0,0.0,3.0,1.0,0.0,3.0,1.0,1.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
14232,1,61,dcedef98780b50578aaf3a6f71d3491aae14387c,"['[dv/top] Add option to automatically set rom_exec_en', '', '- addresses #15371', '- allows a test to automatically set rom_exec_en when apply_reset', '  is called.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",16.0,1.0,2.0,10.0,FALSE,['source'],3.0,2.0,3.0,0.0,0.0,37.0,1.0,4.0,0.0,7.0,0.0,18.0,1.0,1.0,69.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,1.0,0.125,0.0,0,0.0,1.0,0.0,0.0,0.0
14235,1,61,a360d2b93025e76a97fc5d6a7e4e502e33e0cfcb,"['[top] Audit xbar', '', '- Allow sba to access all the peripherals ibex_cored can access.', '- For some reason rv_dm.mem was previously left off the list.  While', '  there may be not be a ton of utility in allowing that access,', '  there does not seem a good reason to be different either.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",15.0,3.0,2.0,10.0,FALSE,"['source', 'other']",6.0,6.0,3.0,0.0,0.0,118.0,103.0,12.0,10.0,2.0,0.0,4.0,51.0,0.0,486.0,1.0,4.0,1.0,0.0,2.0,1.0,0.0,1.0,23.17647,0.0,0.51724136,0.0,0,0.0,1.0,0.0,0.0,1.0
14237,1,67,045f122c7138a184b4789fa85d4df62a9a1515e9,"['[spi_device/dv] Update coverage plan and implement covergroup', '', '1. Largely updated the coverage plan', '2. Implemented covergroup for fw and tpm mode. Will add for flash mode', 'in the next PR', '3. Add 2 more tests in testplan - stress all and', 'tpm_and_flash_trans_with_min_inactive_time', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",11.0,3.0,2.0,10.0,FALSE,"['source', 'other']",5.0,2.0,3.0,0.0,0.0,308.0,57.0,7.0,0.0,18.0,0.0,161.0,72.0,10.0,58.0,3.0,1.0,3.0,0.0,11.0,1.6666666,0.0,6.0,2.0,1.6,0.7413793,1.0,0,0.0,1.0,0.0,0.0,1.0
14238,1,12,90a664757cbf18b06663bfcd06a183a8e433e4f7,"['[dv/chip] Enhance lc_ctrl_program_err toggle coverage', '', 'This PR adds small enhancement in `chip_sw_lc_ctrl_program_error` test', 'to cover the toggle coverage case where we miss the transition from 1 to', '0.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",10.0,3.0,2.0,10.0,FALSE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,7.0,1.0,2.0,0.0,2.0,0.0,1.0,0.0,0.0,261.0,10.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.2,0.3,0,0.0,1.0,0.0,0.0,1.0
14239,1,4,4f8e48ea9d32bc3dacd1fb10f70f5c8917f80fec,"['[rv_dm] Fix lint', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",12.0,2.0,2.0,10.0,TRUE,"['source', 'other']",3.0,3.0,1.0,1.0,0.0,57.0,5.0,1.0,1.0,0.0,0.0,52.0,37.0,2.0,10.0,0.0,2.0,1.0,1.0,0.0,2.0,1.0,4.0,3.7027028,4.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
14241,1,39,96e2c3580cb64d1526609031c2163ed3f7207c7e,"['[entropy_src/rtl] Remove unused state from ack_sm', '', 'In the `entropy_src_ack_sm`, the ACK_IMMED state allows the', '`entropy_src` to immediately output any seeds which may be available', 'when the module is first enabled.  Since the `entropy_src` flushes its', 'internal state when it is enabled, this condition is not expected, and', 'so this state is never expected, and appears as an FSM coverage gap.', '(Note: interestingly enough, UNR analysis seems to claim that this state', 'is somehow still reachable, even though this condition is not expected.)', '', ""Given that this state is at best an unused optimization, it's here"", 'removed to help close FSM coverage.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",8.0,4.0,2.0,10.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,11.0,20.0,9.0,10.0,1.0,0.0,10.0,4.0,0.0,12.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.5,0.0,0.083333336,0.0,0,0.0,1.0,0.0,0.0,0.0
14243,1,67,f403427bedb97c2a36cb4b3ba95eceaf470f60d5,"['[spi_device/dv] Update seq to utilize tpm level interrupt', '', 'Exit loop without finishing reading all the requests and rely on interrupt to fire again.', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",22.0,3.0,2.0,10.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,8.0,5.0,2.0,0.0,0.0,0.0,5.0,3.0,1.0,4.0,1.0,1.0,1.0,0.0,0.0,1.0,0.0,3.0,2.0,2.0,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
14244,1,12,2feaad033cdc8c64ca5f47433c54f61efb119390,"['[fpv/flash_ctrl] Fix flash_ctrl_sec_cm failures', '', 'This PR fixes flash_ctrl sec_cm failures by:', '1). Black box prim_ram_1p to avoid flash_ctrl being too large to', '  compile.', '2). Add a stopat at `u_rma_reg`.', '3). Add a direct err_o at FSM default stage.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",12.0,1.0,2.0,10.0,TRUE,"['source', 'other']",6.0,3.0,4.0,0.0,0.0,20.0,28.0,0.0,0.0,0.0,4.0,55.0,34.0,0.0,59.0,1.0,7.0,0.0,0.0,4.0,0.0,0.0,1.0,1.2857143,0.0,0.7777778,0.0,0,0.0,1.0,0.0,0.0,1.0
14245,1,56,1901fcd9dd8ed6bbfc9786be951c4e1c01e17671,"['[dv] Use positive check in DV_CHECK* macros', '', 'See #15451 for details.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",16.0,2.0,2.0,10.0,FALSE,['source'],3.0,3.0,3.0,0.0,0.0,25.0,19.0,0.0,0.0,0.0,0.0,92.0,14.0,4.0,71.0,4.0,3.0,0.0,0.0,2.0,0.0,0.0,4.0,1.3571428,1.75,0.46153846,0.0,0,0.0,1.0,0.0,0.0,0.0
14252,1,67,d69dde7d5e961775853231d976585649b9f7a95b,"['[chip, dv] Change m_tl_agent_cfg.max_outstanding_req to 8', '', 'This TL agent is used in stub_cpu mode and connected with ibex data port.', 'It can have up to 8 outstanding items due to the async fifos in the xbar.', 'However, the actual ibex data port can only support 1 outstanding item.', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",13.0,2.0,2.0,10.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,5.0,0.0,3.0,0.0,1.0,0.0,25.0,5.0,0.0,96.0,3.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.4,0.0,0.16666667,0.0,0,0.0,1.0,0.0,0.0,0.0
14253,1,12,bc610413bb4fe97bb501685a389039952921554c,"['[dv/sysctrl] Fix CDC assertion failure', '', 'The CDC assertion failure is because there are two resets in sysctrl:', '1). rst_ni', '2). rst_aon_ni', 'The aon reset is very slow that in current testbench, that with random', 'pre-reset delay, it might be asserted after rst_ni finishes toggling.', '', 'So this PR I uses `scheme 0` to avoid this assertion failure.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",16.0,3.0,2.0,10.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,1.0,2.0,0.0,0.0,0.0,4.0,0.0,0.0,9.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.11111111,1.0,1,0.0,1.0,0.0,0.0,0.0
14254,1,26,b3f3b128c77846c8cd3d094f51138d9ebc1e0423,"['[dv,chip] Add chip_sw_random_sleep_all_wake_ups', '', 'Fixes #14166', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",11.0,2.0,2.0,10.0,FALSE,"['source', 'other']",8.0,4.0,1.0,1.0,0.0,176.0,30.0,10.0,10.0,2.0,0.0,10.0,0.0,0.0,323.0,16.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
14256,1,12,1b6f413536e929860e4b85065ec481232dd20189,"['[dv/common] Fix common alert_test failure', '', 'In OTP_CTRL and FLASH_CTRL, there are `alert_test` failure due to', 'accessing `alert_test` register together.', 'This is because there are too many `fork join_none` inside the', 'alert_test.', 'It is not necessary to have these parallel tasks because we cannot write', 'two CSRs together in tlul bus. So I removed the forks and keep the for', 'loop instead.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",13.0,3.0,2.0,10.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,42.0,48.0,12.0,6.0,5.0,3.0,92.0,14.0,4.0,70.0,4.0,2.0,3.0,1.0,0.0,1.6666666,3.0,5.0,1.3571428,1.75,0.41428572,0.5,1,0.0,1.0,0.0,0.0,0.0
14257,1,12,daad15d95d10895a2a2260b0bbbdfec807ad5c15,"['[dv/otp] Fix stress_all_with_rand_reset nightly failure', '', 'This PR fixes the stress_all_with_rand_reset test failure when the base', 'sequence access all CSRs to check their default values after reset.', 'The current testbench did not enable `dft_en`, so the test failed due to', 'illegal access.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",8.0,3.0,2.0,10.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,0.0,1.0,0.0,0.0,0.0,25.0,10.0,1.0,23.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.2,1.0,0.9130435,0.0,0,0.0,1.0,0.0,0.0,0.0
14258,1,32,8eb15e17d709a074df24fe91ae2a3ee7c79f6ca3,"['[flash_ctrl,dv] std_fault covergroup', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",17.0,2.0,2.0,10.0,FALSE,"['source', 'other']",11.0,4.0,10.0,0.0,0.0,114.0,18.0,9.0,0.0,8.0,3.0,117.0,72.0,9.0,68.0,3.0,7.0,2.0,0.0,17.0,1.5,0.0,3.0,2.2638888,1.5,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14259,1,39,bcab2e16acc40f1c6e0445e26b90f720717ea81d,"['[entropy_src/dv] Adjustments to alert_cnt_cg', '', '- Expanded to alert_cnt_cg to cover both when a alert threshold is', '  chosen, and when an HT alert is actually fired.', '  - Since for the highest possible bins, alerts are unlikely to fire,', '    the cross bin corresponding to firing with the highest thresholds', '    is ignored.', '- Lined up alert_threshold constraints with the covergroup', '- When using high alert thresholds, the dut may never detect a failure', '  in the RNG stream, therefore the RNG agent is reset whenever the DUT', '  is disabled, to clear any undetected failures.', '- Unrelated minor bugfix in the testbench: the cs_aes_halt_if must be', '  reset whenever the DUT is reset otherwise the agent will encounter an', '  handshaking assertion.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",21.0,2.0,2.0,10.0,FALSE,['source'],5.0,4.0,5.0,0.0,0.0,45.0,14.0,14.0,1.0,5.0,0.0,142.0,56.0,22.0,68.0,4.0,6.0,0.0,0.0,6.0,0.0,0.0,2.0,2.892857,2.5454545,0.85714287,1.0,1,0.0,1.0,0.0,0.0,0.0
14261,1,34,0681ffa10a42f151309530fc10511e284a76fc18,"['[SPI_DEVICE|SPI_FLASH] Added a write-protection on en4b/ex4b to avoid SW overwrite', '', '- Issue : as reported in #14940, hhen CSB has a short deassertion time, the next sck_csb_asserted_pulse can show up at the next SPI transaction while the previous propagation is still ongoing. Since spi_reg_cfg_addr_4b_en_sync still shows the old value different from spi_cfg_addr_4b_en_o, spi_cfg_addr_4b_en_o is written again by the old value.', '- In this fix, the HW source-of-truth value is protected till its mirrorred SW regs is updated', '', 'Signed-off-by: Joshua Park <jeoong@google.com>']",16.0,3.0,1.0,10.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,23.0,2.0,0.0,0.0,4.0,0.0,4.0,6.0,0.0,3.0,1.0,2.0,2.0,0.0,1.0,1.0,0.0,2.0,1.0,0.0,0.33333334,1.0,1,0.0,1.0,0.0,0.0,0.0
14269,1,67,a34170ca0111f99e8bd1f742819710c3f9872156,"['[spi_device/dv] Test async fifo empty/full status', '', 'Added in spi_device_intr to check async fifo empty/full status', ""Also adjusted constraint for spi_device_fifo_full, so that it doesn't run more than 1hr"", '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",22.0,1.0,2.0,10.0,FALSE,['source'],3.0,1.0,3.0,0.0,0.0,29.0,4.0,9.0,0.0,2.0,0.0,18.0,10.0,1.0,13.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.5,1.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
14272,1,12,01ed7c95e7f08d00b78bd9e93db7afc112d1a33c,"['[dv/otp] Fix sec_cm timeout error', '', 'This PR fixes OTP regression sec_cm timeout error.', 'Because OTP has many sec_cm items and everytime triggering reset', 'requires to initialized OTP module again, which takes a long time.', 'So to avoid timeout, I reduce the amount of iterations for sec_cm test.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",16.0,2.0,2.0,10.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,7.0,1.0,2.0,0.0,0.0,0.0,25.0,10.0,1.0,22.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.2,1.0,0.90909094,0.0,0,0.0,1.0,0.0,0.0,0.0
14273,1,9,8d74e1215334ee071e9aed1f38e2491cc0c0627b,"['[otbn,sva] Remove Blaking and SecWipe SVA groups', '', 'They are now reset with respect to errors that cause them to fail.', 'There is no need to group them anymore.', '', 'Signed-off-by: Canberk Topal <ctopal@lowrisc.org>']",16.0,4.0,5.0,9.0,FALSE,['source'],6.0,2.0,6.0,0.0,0.0,0.0,77.0,0.0,3.0,0.0,6.0,34.0,4.0,10.0,86.0,1.0,10.0,0.0,0.0,10.0,0.0,0.0,1.0,1.5,1.4,0.44444445,0.0,0,0.0,1.0,0.0,0.0,0.0
14275,1,20,dd3d4e46aa33d10ca2d89312345d158fe1a0c6fa,"['refactor(spid): Change `tpm_header_not_empty` to level', '', '_Related Issue: https://github.com/lowRISC/opentitan/issues/15282_', '', 'The current interrupt scheme assumes the input is an event (pulse). If', 'the input is a status, it was recommented to add an edge detector to', 'create a pulse.', '', 'In certain cases, this may create unwanted (phantom) interrupts or', 'missing interrupts depending on the SW approach to handling the', 'interrupts.', '', 'To remove the race condition, HW now connects the status signal to the', 'interrupt in this commit. With the change, now SW is responsible to mask', 'the interrupt while the SW queues the interrupt to event queues.', '', 'Signed-off-by: Eli Kim <eli@opentitan.org>']",9.0,2.0,2.0,10.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,17.0,5.0,2.0,0.0,2.0,46.0,6.0,1.0,127.0,0.0,26.0,0.0,0.0,2.0,0.0,0.0,1.0,1.5,2.0,0.023622047,0.0,0,0.0,1.0,0.0,0.0,0.0
14281,1,67,613668a8e7bb2d369334ec6c385feae0ab3bff7f,"['[spi_device/dv] Add a direct test to read CSB values from CSR', '', 'Assign both CSB pins with random values and read the CSB CSRs to check the values', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",14.0,1.0,2.0,10.0,FALSE,"['other', 'source']",6.0,5.0,3.0,1.0,0.0,52.0,1.0,7.0,0.0,5.0,0.0,8.0,0.0,0.0,33.0,1.0,0.0,0.0,0.0,2.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14286,1,32,a1ae9ba979aa1b47f978d8f5cd9bca6501f8e891,"['[flash_ctrl,dv] Add clocking block and input output slack', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",23.0,1.0,2.0,10.0,FALSE,['source'],4.0,3.0,4.0,0.0,0.0,24.0,10.0,0.0,0.0,2.0,0.0,115.0,32.0,9.0,67.0,1.0,7.0,0.0,0.0,7.0,0.0,0.0,1.0,1.71875,1.1111112,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
14289,1,30,f7cbbb47e1d07ed6798d697082ad994dd7b0ea10,"[""[ast] Add 'plusargs' for entropy rate and add cast width for logical shift"", '', 'Signed-off-by: Jacob Levy <jacob.levy@nuvoton.com>']",23.0,6.0,2.0,10.0,FALSE,['source'],3.0,1.0,3.0,0.0,0.0,26.0,15.0,4.0,2.0,2.0,0.0,9.0,11.0,0.0,52.0,0.0,20.0,0.0,0.0,3.0,0.0,0.0,1.0,1.75,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
14292,1,49,a49528cf0b786dcacdd12df4eeebc4a0d4633d84,"['Added misssing sec test and udpated sec doc', '', 'Signed-off-by: Rasmus Madsen <rasmus.madsen@wdc.com>']",5.0,2.0,1.0,10.0,FALSE,"['source', 'other']",10.0,5.0,6.0,1.0,0.0,172.0,26.0,24.0,1.0,30.0,0.0,75.0,39.0,4.0,46.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,14.0,2.1538463,2.75,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14299,1,61,e79e3525c284efe83f957ba62a24cd91be94370b,"['[flash_ctrl] Clean-up comments', '', '- Address #15392', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",13.0,1.0,2.0,10.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,4.0,3.0,4.0,0.0,0.0,55.0,34.0,0.0,49.0,0.0,7.0,0.0,0.0,3.0,0.0,0.0,1.0,1.2352941,0.0,0.8367347,0.0,0,0.0,1.0,0.0,0.0,0.0
14300,1,32,fae03e2bb88a1c931179305696e45837c9df436f,"['[flash_ctrl,dv] ram wipe error injection test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",1.0,1.0,2.0,10.0,FALSE,"['source', 'other']",8.0,4.0,5.0,1.0,0.0,169.0,1.0,34.0,0.0,31.0,0.0,123.0,37.0,9.0,69.0,3.0,1.0,0.0,0.0,17.0,0.0,0.0,3.0,2.108108,2.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14301,1,12,1752a8bd6035ff367837cb6bb9ec69a6098e8c62,"['[dv/otp_ctrl] Fix tl_intg_error nightly failure', '', 'This PR fixes the TL_intg_error failure in nightly regression.', 'The issue is that: the prim_otp_tl interface does not set any err_code,', 'only triggers a prim_otp_alert.', 'And the tl_intg_err task is share for sec_cm one_hot check and', 'tl_intg_error check.', '', 'So we need to distinguish which tlul interface has integrity and sec_cm', 'error.', 'Because these two tests have different input: ral_name and proxy_path,', 'so otp_ctrl_common_vseq create an internal flag to store which tlul', 'interface is used.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",16.0,1.0,2.0,10.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,23.0,17.0,7.0,4.0,3.0,2.0,24.0,10.0,1.0,21.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,4.0,1.2,1.0,0.9047619,1.0,0,0.0,1.0,0.0,0.0,0.0
14308,1,39,54c366862318692b39c8d8013372119f7513fd81,"['[entropy_src/dv] New agent to test external health test interface', '', 'In order to test the ExtHT interface, this commit adds a simple agent', 'to monitor the ExtHT interface, and occassionally signal health test', 'failures back to the DUT.', '', '- Most of the new files are related to this new agent, which is loosely', '  based on the push_pull agent. However this interface has no', '  acknowlegement handshaking, so this agent is much simpler.', '- A simple base_sequence is provided which consumes entropy from the DUT', '  and calculates an arbitrary figure of merit, a partial SHA3 digest of', '  the window data.  This figure of merit can later be used to tune the', '  failure rate of the simulated health test.', '- An initial attempt is made at incorporating the new agent into the', '  `entropy_src` environment, and to provide some scoreboarding.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",15.0,4.0,4.0,9.0,FALSE,"['source', 'other']",19.0,5.0,17.0,11.0,0.0,496.0,27.0,66.0,3.0,72.0,1.0,142.0,56.0,22.0,67.0,3.0,6.0,4.0,0.0,13.0,1.25,0.0,8.0,2.892857,2.5454545,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14309,1,26,90c670abcbfdeb55ae5c0ef9af4406d25c8cef1c,"['[dv/pwrmgr] Remove pwrmgr_clk_ctrl code', '', 'The code under pwrmgr_clk_ctrl_agent was disabled some time ago. This', 'just removes the code.', '', 'Fixes #15315', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",13.0,1.0,2.0,10.0,FALSE,"['doc', 'source', 'other']",21.0,6.0,16.0,0.0,14.0,6.0,486.0,0.0,88.0,1.0,67.0,9.0,2.0,0.0,22.0,1.0,6.0,0.0,0.0,16.0,0.0,0.0,1.0,1.0,0.0,0.7647059,0.0,0,1.0,1.0,0.0,0.0,1.0
14310,1,40,90b3e6d7fa4f4152c38e9b40018742bd53d92918,"['[usbdev] Stub out logic in top_englishbreakfast', '', 'This is done due to resource constraints and since it is easier to do', 'than to omit the USB instance and disentangle with pinmux.', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",15.0,1.0,2.0,10.0,FALSE,"['source', 'other']",6.0,6.0,2.0,0.0,0.0,162.0,91.0,30.0,6.0,9.0,3.0,28.0,5.0,0.0,485.0,1.0,37.0,0.0,0.0,5.0,0.0,0.0,2.0,1.2,0.0,0.53333336,1.0,0,0.0,1.0,0.0,0.0,1.0
14313,1,67,904e5ccf7370baf7308dc3d67ec8923f76f16bf5,"['[spi_device] update state default assignment', '', 'Same as #15225, changed to `st_d = st_q`, so that VCS can automatically exclude', 'any state -> idle state transition coverage.', 'Related to a tool issue #15236', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",11.0,0.0,2.0,10.0,TRUE,['source'],3.0,1.0,3.0,0.0,0.0,4.0,2.0,1.0,0.0,0.0,0.0,25.0,16.0,0.0,9.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,1.0,1.2307693,0.0,0.14285715,0.0,0,0.0,1.0,0.0,0.0,0.0
14314,1,67,17a89ad860106aa5ad5d018c80eea27dc2f81c3a,"['[spi_device/dv] Update interrupt fcov and add TPM interrupt checker', '', '1. Sample interrupt fcov', '2. Update scb to check TPM interrupt with an enable knob', '3. Disable TPM interrupt checkers for tpm_all test', '4. Update TL max_outstanding_num', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",23.0,0.0,2.0,10.0,FALSE,['source'],4.0,3.0,4.0,0.0,0.0,37.0,5.0,9.0,1.0,5.0,0.0,149.0,63.0,10.0,57.0,3.0,3.0,2.0,0.0,0.0,1.0,0.0,3.0,2.015873,2.0,1.0,1.0,1,0.0,1.0,0.0,0.0,0.0
14315,1,4,f0d65e65aeefdc0ca79097acf7c79e1fd683ac92,"['[top/dv] Add test glitching outputs of Ibex or lockstep core', '', 'This commit contributes to resolving lowRISC/ibex#1757.  A subsequent', 'commit shall extend this test to also glitch the inputs of the lockstep', 'core.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",17.0,4.0,5.0,9.0,FALSE,"['source', 'other']",5.0,4.0,2.0,1.0,0.0,196.0,0.0,38.0,0.0,19.0,0.0,5.0,0.0,0.0,317.0,15.0,0.0,0.0,0.0,0.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
14319,1,20,31f73ced5dce3c3c4e20b22373ef6eadb818d8d0,"['feat(chip): Entering/Exiting sleeps', '', 'This commit implements the test entering and exiting the normal sleeps.', 'DV ENV drives IOA8 PAD to wake up from sleep state. Test code configures', 'the PINMUX to get the interrupt event and enters to sleep by WFI().', '', 'Signed-off-by: Eli Kim <eli@opentitan.org>']",13.0,3.0,1.0,10.0,FALSE,"['other', 'source']",3.0,2.0,1.0,0.0,0.0,125.0,2.0,1.0,0.0,1.0,0.0,2.0,0.0,0.0,77.0,5.0,0.0,0.0,0.0,1.0,0.0,0.0,2.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
14320,1,39,08334590b8b26212fc4525f4b5cb14d3ec5fdec3,"['[entropy_src/dv] Refactor scoreboarding collect_entropy', '', 'When scoreboarding results from the ExtHT agent the scoreboard needs to', 'wait for the ExtHT agent to report back.  Since the agent is slightly', 'delayed by the DUT, this means that the health test scoring must also', 'be delayed.', '', 'This commit breaks entropy collection and health test scoring into', 'separate threads so that the health test scoring can be done at the', 'appropriate time.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",9.0,0.0,2.0,10.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,171.0,162.0,26.0,28.0,11.0,6.0,140.0,56.0,22.0,66.0,3.0,0.0,11.0,0.0,0.0,1.7272727,0.0,19.0,2.892857,2.5454545,0.6212121,1.0,1,0.0,1.0,0.0,0.0,0.0
14321,1,61,cc7d363b4eaf952dd08a79eeacaa4d4d7a58f35a,"['[rv_dm] Stall tlul transactions when issuing ndm reset', '', '- fixes #15242', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",20.0,4.0,1.0,10.0,FALSE,"['source', 'other']",7.0,7.0,6.0,0.0,0.0,67.0,9.0,23.0,0.0,2.0,1.0,24.0,8.0,0.0,143.0,2.0,22.0,1.0,0.0,12.0,1.0,0.0,2.0,1.2857143,0.0,0.84615386,1.0,1,0.0,1.0,0.0,0.0,1.0
14330,1,26,67f9be4f430ad61e85afeff1b4959e1982ec5a2e,"['[dv/prim] Disable coverage for unused logic', '', 'The prim_mubi*sync modules have some logic inserted for linters only,', ""and doesn't get synthesized, so coverage is unnecessary."", '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",10.0,4.0,1.0,10.0,FALSE,"['other', 'source']",5.0,2.0,4.0,0.0,0.0,30.0,0.0,16.0,0.0,8.0,0.0,7.0,1.0,2.0,9.0,0.0,6.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,1.5,0.11111111,0.0,0,0.0,1.0,0.0,0.0,1.0
14331,1,67,314d16628eba3e10bd4d21a86cdf55b1f54cd5dc,"['[spi_device/dv] Fix a regression failure', '', 'flash/tpm interrupt is updated from spi domain to sys clk domain, which takes 3+ cycles.', ""scb allow the 1st interrupt read doesn't aligned with the exp value, but if SW issues 2 interrupt"", ""read with no delay, the 2nd one may also doesn't match."", 'add some cycle delays to make it close to design behavior, so that the 2nd interrupt read', 'must match.', ""This doesn't match scb cycle accurate, but it shortens the uncertain period."", '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",15.0,0.0,2.0,10.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,16.0,4.0,5.0,0.0,1.0,0.0,147.0,60.0,10.0,56.0,2.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,2.0333333,1.6,0.73214287,1.0,0,0.0,1.0,0.0,0.0,0.0
14333,1,39,4d2919378237dcea45594c29c12d3a8999521c6e,"['[entropy_src/rtl] Drop corrupted SHA seeds', '', 'Fixes #15257', '', 'Specifically this follows the ""Focused RTL solution"" in that issue.', '', 'This commit creates a 2-bit shift register that gets set when a SHA', 'corruption event is detected.  This shift register is used to drop', 'the following two SHA outputs after the corruption event.', 'Once those two outputs have been dropped the shift register is clear', 'and further outputs are accepted.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",11.0,5.0,2.0,10.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,18.0,2.0,5.0,0.0,4.0,1.0,6.0,0.0,0.0,108.0,1.0,16.0,0.0,0.0,7.0,0.0,0.0,1.0,0.0,0.0,0.17592593,0.0,0,0.0,1.0,0.0,0.0,0.0
14334,1,67,9c30fd63b24fb4317ea8e8e28b9fad26c88f4341,"['[spi_device/dv] Test upload payload overflow', '', 'Updated seq and scb to test it.', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",12.0,0.0,2.0,10.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,10.0,2.0,1.0,0.0,0.0,0.0,147.0,60.0,10.0,55.0,2.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,2.0333333,1.6,0.90625,1.0,0,0.0,1.0,0.0,0.0,0.0
14337,1,67,6d0baaabd9033aba3159df38b7a0f13465c5d1fd,"['[dv, top] Exclude TL integrity error fcov', '', 'Add 2 knobs for enable/disable tl error fcov and integrity fcov', 'disable the integrity fcov in chip-level', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",22.0,6.0,2.0,10.0,FALSE,['source'],4.0,2.0,4.0,0.0,0.0,51.0,33.0,4.0,0.0,4.0,3.0,75.0,23.0,1.0,95.0,3.0,2.0,8.0,0.0,0.0,1.25,0.0,10.0,1.4,1.0,0.42553192,0.0,0,0.0,1.0,0.0,0.0,0.0
14340,1,20,378625019df4067f60c61dcf2223839e280a69d3,"['fix(tpm): TPM_HASH_START address', '', 'Related Issue: https://github.com/lowRISC/opentitan/issues/15133', '', 'The TPM spec mentioned `TPM_HASH_START` should be return in one wait', 'state or less. TPM IP processes the request in HW to meet the', 'requirement.', '', 'However, TPM spec describes the HASH_START address as **0x20** in one', 'part and **0x28** in other parts (register table). The typo has existed', 'from early verion till now (v1.05).', '', 'This commit changes the address to **0x28** following the register', 'table. However, the register table also seems to have another typo,', 'which describes the `TPM_HASH_START` register size as two DWORDs (0x28', 'to 0x2F) not one DWORD (0x28 to 0x2B).', '', 'Signed-off-by: Eli Kim <eli@opentitan.org>']",8.0,2.0,4.0,9.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,1.0,1.0,0.0,0.0,76.0,38.0,2.0,22.0,0.0,2.0,0.0,0.0,2.0,0.0,0.0,1.0,1.8421053,1.5,0.18181819,0.0,0,0.0,1.0,0.0,0.0,0.0
14341,1,56,1686400fc3e0d68c8d13dfd6da4a60ed98e6c61d,"['[dv] Add a global end-of-test signaling for RTL', '', 'See #14913 for details.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",13.0,4.0,1.0,10.0,FALSE,"['source', 'other']",4.0,3.0,2.0,0.0,0.0,19.0,0.0,5.0,0.0,1.0,0.0,3.0,0.0,0.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
14342,1,39,2c75f63674cd0f8ad14474588d1eb64b5b1bf137,"['[entropy_src/rtl] More Ext. HT port updates', '', 'This comment makes the following changes that were observed to be needed', 'when implementing the Ext HT agent:', '', '- Adds support for high and low test counts (much like the outputs', '  maintained by the Markov and Adaptp tests).', '- Reinstates the window_size field in the entropy_src_xht_req structure.', '  Without this the only way to determine when a window has been', '  completed is to look at the window_wrap_pulse.  However once', '  `window_wrap_pulse` arrives, it is one cycle too late to send the test', '  results.  The window_wrap_pulse is still needed for synchronization,', '  but it is not sufficient to achieve proper timing.', '- Adds a continuous_test field in the entropy_src_xht_req structure', '  in order to support the possibility of non-windowed external tests.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",13.0,0.0,4.0,9.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,21.0,14.0,0.0,0.0,0.0,2.0,6.0,0.0,0.0,107.0,1.0,16.0,0.0,0.0,7.0,0.0,0.0,1.0,0.0,0.0,0.1682243,0.0,0,0.0,1.0,0.0,0.0,0.0
14345,1,39,8967853905109dbba172fc512a0af781c6112e0a,"['[entropy_src/dv] Closing some functional coverage gaps', '', 'This commit changes the entropy_src_base_vseq to update a handful of', 'previously unused registers in order to close some coverpoints', '', 'Where needed this commit also includes a number of fixes to previously', 'unseen DV bugs.', '', 'Detailed list of changes:', '- Randomizes threshold_scope, alert_threshold, and window sizes (for', '  fips windows)', '- Updates RNG Vseq to only change threshold_scope & window sizes after', '  a reset.  These registers have a major impact on the output of the', '  health tests.  Meanwhile the health test thresholds can only be', '  adjusted in one direction after reset, so if the average health test', '  output changes, the thresholds cannot be moved to set a meaningful', '  value.', '- Changed base vseq to update more registers on initialization,', '  particularly ones that were not being randomized before. Some', '  registers whose usual initialization value is usually fixed are also', '  updated on initialization particularly if the dut_cfg indicates that', '  it is time to stress the bad-mubi detection alerts.', '- Modified the coverage sampling for the win_ht_deep_threshold_cg to', '  check the actual DUT register values rather than relying on the', '  dut_cfg. Note that dut_cfg values may not stick due to one-way', '  constraints or write protect issues).  Since the covergroup sampling', '  is done in terms of sigmas instead of actual thresholds, this requires', '  a new function to compute sigma values from the thresholds.', ""- Vseq's now use the disable_dut() function more frequently (as opposed"", '  to simply deasserting module_enable).  The has to be done because', '  certain interrupts status registers were not being cleared on disable.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",17.0,2.0,1.0,10.0,FALSE,['source'],8.0,3.0,8.0,0.0,0.0,197.0,82.0,19.0,13.0,27.0,3.0,137.0,53.0,22.0,65.0,3.0,1.0,1.0,0.0,12.0,1.0,0.0,6.0,3.0566037,2.5454545,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
14346,1,39,e3230722e78d33e1f0abd809b2925ca97d869b70,"['[entropy_src/rtl] Minor predictability fix', '', 'This commit fixes a minor timing hiccup that was previously missed when', 'in RNG-mode.', '', 'The precon packer FIFO should not be cleared on disable if it has a full', '64-bit data word. This is because once a word is completed and presented', 'to the condititioner input, our scoreboarding assumes that it has been', 'added to the SHA internal state.  Not clearing this FIFO allows the', 'conditioner to absorb the word later once the module is re-enabled.', '', 'This subtlety has previously been properly applied in FW_OV mode. This', 'commit also applies it in RNG mode as well.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",10.0,5.0,2.0,10.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,6.0,0.0,0.0,106.0,1.0,16.0,0.0,0.0,7.0,0.0,0.0,1.0,0.0,0.0,0.16037735,0.0,0,0.0,1.0,0.0,0.0,0.0
14356,1,32,0887ccecb0039b5cb162209f75c7b47a5ff754af,"['[chip,pattgen,dv] Add pattgen io test', '', 'This PR has following updates', ' - Add a new pattgen io test (#14135)', ' - Add block tb pattgen agent to chip tb', "" - Update the pattgen agent to check 'pcl'"", ' - Add a new sequence to randomize pattgen config', '   and check outputs', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",14.0,2.0,1.0,10.0,FALSE,"['other', 'source']",15.0,6.0,10.0,2.0,0.0,463.0,10.0,35.0,0.0,35.0,1.0,66.0,5.0,2.0,315.0,15.0,11.0,0.0,0.0,41.0,0.0,0.0,6.0,1.4,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14357,1,47,1f3cde897555f1e504e244683823b3dfc45b4251,"['[prim_sync_reqack] Disable reset checks by default, enable inside OTBN', '', 'This commit adds a new SV parameter to the prim_edn_req and', 'prim_sync_reqack(data) modules to only enable the reset checks if', 'explicitly enabled. For now, the checks are only enabled within OTBN.', '', 'The reason for doing this is that currently we expect quite a few test', 'failures based on this change. Once the reset domains have been', 're-organized (see lowRISC/OpenTitan#15317) this commit can be reverted', 'and the checks can be enabled system wide without causing a large amount', 'of test failures.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",18.0,4.0,1.0,10.0,FALSE,['source'],5.0,2.0,5.0,0.0,0.0,23.0,9.0,5.0,1.0,0.0,0.0,31.0,8.0,0.0,180.0,1.0,13.0,0.0,0.0,5.0,0.0,0.0,2.0,1.3333334,0.0,0.75,0.0,0,0.0,1.0,0.0,0.0,0.0
14360,1,67,5ed2fcbac1ecd25c4a0b4485213b08985aaeaac6,"['[spi_device/dv] Add flash and TPM concurrent sequence', '', '1. Run both sequences in parallel', '2. update seq/scb to fix a few issues', '  - CSB needs to be set via transactions', '  - avoid accessing the same CFG csr at the same time', '  - In some extrem case, tpm_write_spi_q may contains 2 items', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",16.0,4.0,1.0,10.0,TRUE,"['other', 'source']",14.0,5.0,11.0,1.0,0.0,97.0,28.0,24.0,8.0,15.0,4.0,146.0,60.0,10.0,54.0,2.0,3.0,0.0,0.0,0.0,0.0,0.0,1.0,2.0333333,2.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14361,1,32,ef2c138e048e191c4fe9d3bba0bc4fd869346fd0,"['[flash_ctrl,dv] flash_ctrl.ctrl_regwen test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",21.0,4.0,1.0,10.0,FALSE,"['source', 'other']",5.0,4.0,2.0,1.0,0.0,84.0,2.0,19.0,0.0,12.0,0.0,2.0,0.0,0.0,49.0,3.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14362,1,41,6913573c70e0bd2916c76294bb0229f38a8f9fac,"['[top-test] csrng_lc_hw_debug_en_test', '', 'This commits adds a default OTP image for unlocked_test0 LC state, and', 'implements the csrng_lc_hw_debug_en_test as a sim_dv target.', '', 'There are additional changes made to the entropy_src firmware override', 'interface to enable conditioner bypass mode. An additional test case', 'will be added later to cover that functionality.', '', 'Signed-off-by: Miguel Osorio <miguelosorio@google.com>']",17.0,0.0,1.0,10.0,FALSE,"['source', 'other']",18.0,8.0,3.0,3.0,0.0,617.0,130.0,13.0,0.0,10.0,0.0,25.0,5.0,0.0,314.0,15.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.4,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
14364,1,40,00b2357aa558c1ac74ae7acee9bb5046c9b28072,"['[otp-img] Add PROD image for use in simulation', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",16.0,4.0,1.0,10.0,FALSE,"['source', 'other']",4.0,3.0,1.0,1.0,0.0,97.0,0.0,0.0,0.0,0.0,0.0,25.0,5.0,0.0,313.0,15.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.4,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
14367,1,12,760a0b635e060d1b7a2087aede139fca9bd6da98,"['[dv/chip] Remove uart agent coverage in chip level', '', 'Branch from PR #15325, this PR skips creating the uart agent functional', 'coverage for chip level testing.', 'Thanks @sri and @weicai for the suggetions!', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",12.0,4.0,1.0,10.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,0.0,1.0,0.0,0.0,0.0,25.0,5.0,0.0,91.0,2.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.4,0.0,0.054945055,0.0,0,0.0,1.0,0.0,0.0,0.0
14368,1,61,8b107c473157f391d25654168b62911b02f3d205,"['[top/dv] Add exit_test_unlock test.', '', 'The primary difference between this test and the existing unlock', 'test is that this sequence tries to simulate the liklihood system', 'usage.', '', 'Specifically, the ROM_EXEC_EN and the advance to PROD are done in', 'the same power cycle.  Upon reboot, an image is then bootstrap', 'into the device to ensure the behavior is correct.', '', 'The bootstrap portion for this test is still missing.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",14.0,2.0,1.0,10.0,FALSE,"['other', 'source']",12.0,9.0,5.0,2.0,0.0,305.0,14.0,28.0,8.0,42.0,0.0,49.0,16.0,4.0,311.0,14.0,0.0,0.0,1.0,0.0,0.0,1.0,3.0,3.375,2.75,1.0,0.2,0,0.0,1.0,0.0,0.0,1.0
14371,1,26,ae555a64d8ed255165cbc02603724259317b933b,"['[dv/clkmgr] Add exclusions and coverage pragmas', '', 'To get coverage back above 90% for all metrics this adds some UNR', 'and manual exclusions (for cases UNR fails to detect).', 'Add coverage pragmas to turn off coverage for non-synthesized', 'code.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",16.0,0.0,1.0,10.0,FALSE,"['other', 'source']",12.0,6.0,8.0,4.0,0.0,298.0,11.0,55.0,5.0,15.0,0.0,58.0,15.0,7.0,52.0,1.0,3.0,0.0,0.0,2.0,0.0,0.0,1.0,1.25,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14373,1,61,4369d88a4223bc7fdd318e9d1686a70e0f327890,"['[prim] Simplify defensive coding', '', 'The previous code in this area was somewhat ""conservative"" and', 'qualified the ack with the busy condition.  However, coverage', 'tools were able to show that the inverse condition does not happen,', 'so instead move the qualification to an assertion to simplify', 'the coverage waivers.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",15.0,3.0,1.0,10.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,1.0,3.0,0.0,1.0,0.0,3.0,4.0,0.0,8.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.875,0.0,0,0.0,1.0,0.0,0.0,0.0
14374,1,26,df662bf3dee4df9b99296054a139daee867153d5,"['[dv/pwrmgr] Fixes for recent RTL changes', '', 'The change in handling of reset had a big impact on DV.', 'Some test sequences need to be adjusted to stop during lc reset or clock', 'stops, and reset handling needs to change.', 'The pwrmgr_clk_ctrl_agent was out of sync with the counterpart in', 'pwrmgr_base_vseq, so we are moving all functionality to the latter.', 'This PR disables that agent and a subsequent one will remove it.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",21.0,2.0,4.0,9.0,FALSE,['source'],13.0,4.0,13.0,0.0,0.0,161.0,116.0,7.0,21.0,14.0,11.0,21.0,6.0,1.0,39.0,2.0,7.0,0.0,0.0,4.0,0.0,0.0,3.0,1.5,1.0,0.8888889,0.5,0,0.0,1.0,0.0,0.0,0.0
14377,1,32,8d806f0428199346851603832521419b49a69b25,"['[flash_ctrl,dv] Coverage update', '', 'This PR has following updates', ' - Update testplans for v2s', ' - Fix eviction cover point from vector to index', ' - Move sampling point of fetch code cover group', ' - Increase test runs of some tests', "" - Update flash_ctrl_disable error condition to '!= true'"", ' - Add error injection to fetch code test.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",5.0,3.0,1.0,10.0,TRUE,"['source', 'other']",10.0,5.0,7.0,0.0,0.0,61.0,57.0,3.0,3.0,3.0,1.0,114.0,72.0,6.0,50.0,3.0,1.0,1.0,0.0,1.0,1.0,0.0,3.0,2.2638888,1.5,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14380,1,67,144e5112df44eecab06d510455a77435551946a7,"['[spi_device] Add tpm_all test', '', 'This test has the following sequence', '- Configure `TPM_CFG.EN` to On and fully randomize other TPM configuration.', '- Run these 3 threads to randomly access TPM HW registers and other addresses.', '- Host issues random TPM reads/writes to spi_device.', '- SW polls the TPM interrupt `tpm_header_not_empty`, then read command/address and', 'the corresponding FIFO.', ' - SW randomly updates TPM HW registers.', '- Ensure all the data is correct in the scoreboard.', '', 'Also fix some small issues in the scb', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",23.0,2.0,1.0,10.0,TRUE,"['source', 'other']",9.0,4.0,6.0,1.0,0.0,122.0,32.0,13.0,4.0,12.0,1.0,146.0,60.0,10.0,53.0,2.0,1.0,3.0,1.0,0.0,2.0,2.0,5.0,2.0333333,2.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14381,1,67,88df7011bc3d682700fab5637d3661bfb2040f9a,"['[spi_device/dv] Re-construct init tasks', '', ""1. Moved clk configure from spi_device_init so that it won't be updated multiple times"", ""2. Renamed spi_device_init -> spi_device_fw_init, as it's configured for FW mode"", '3. Removed unnecessary spi_device_fw_init in tpm sequences', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",14.0,3.0,1.0,10.0,FALSE,"['doc', 'source']",16.0,3.0,15.0,0.0,0.0,33.0,23.0,3.0,1.0,2.0,1.0,71.0,15.0,2.0,39.0,1.0,1.0,1.0,0.0,0.0,1.0,0.0,3.0,1.4444444,1.0,1.0,1.0,0,1.0,1.0,0.0,0.0,0.0
14384,1,12,cc15a925b80c71a7a503948afbda78840cca9a44,"['[dv/kmac] Fix KMAC errors', '', 'This PR fixes two KMAC nightly issues:', '1). entropy failure: Cannot write `err_process` and `entropy_ready`', '  field together after an entropy error.', '  Design will clarify that in the design doc.', '2). Add a testplan entry for kmac_entropy_ready test.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,3.0,1.0,10.0,TRUE,"['source', 'other']",3.0,2.0,2.0,0.0,0.0,25.0,14.0,2.0,3.0,0.0,1.0,59.0,23.0,7.0,49.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,1.3043479,2.0,0.40816328,0.0,0,0.0,1.0,0.0,0.0,1.0
14385,1,40,10daa25ec9d8bebe6d86b6b20694cad1c2a40448,"['[prim_mubi] Fix sampling issue in MUBI sync assertions', '', 'Fix #15234', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",16.0,2.0,1.0,10.0,TRUE,"['other', 'source']",6.0,2.0,5.0,0.0,0.0,173.0,47.0,75.0,30.0,1.0,0.0,7.0,1.0,2.0,15.0,0.0,6.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,1.5,0.53333336,0.0,0,0.0,1.0,0.0,0.0,1.0
14387,1,20,1bc7ba3536a2240ef209e9acd4b7fed1e32cac91,"['feat(chip): Scaffolds SV test env for sleep_pin_retention', '', 'Signed-off-by: Eli Kim <eli@opentitan.org>']",11.0,3.0,1.0,10.0,FALSE,"['source', 'other']",4.0,3.0,2.0,1.0,0.0,53.0,0.0,8.0,0.0,18.0,0.0,2.0,0.0,0.0,309.0,14.0,0.0,0.0,0.0,1.0,0.0,0.0,2.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
14405,1,67,a6029f80747ce13bf1955919bb80e6a8316d04a2,"['[spi_device/dv] Fix regression failures', '', '1. Fixed spi_monitor to allow it to collect byte data across multiple CSB,', 'which fixed byte/bit transfer related test', '2. Fixed a data width in scb', '3. Remove unnecessary configure in pass_base_vseq', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",23.0,2.0,1.0,10.0,TRUE,['source'],3.0,3.0,3.0,0.0,0.0,15.0,7.0,2.0,0.0,1.0,0.0,148.0,61.0,10.0,52.0,2.0,3.0,0.0,0.0,0.0,0.0,0.0,2.0,2.0327868,1.6,0.8965517,1.0,0,0.0,1.0,0.0,0.0,0.0
14410,1,49,b9d3d8f858e828dc39a28ab4e877c77fc1663e89,"['added mubi cov if to esc_en issue#13579', '', 'Signed-off-by: Rasmus Madsen <rasmus.madsen@wdc.com>']",2.0,2.0,1.0,10.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
14416,1,67,883c2711350a72ff8172cfe01b0b07c903d61b25,"['[spi_device/dv] Enable testing unaligned address when read TPM HW regs', '', '1. Enabled testing unaligned address when read TPM HW regs', '2. updated scb to support to drop HW reg write when host writes invalid locality', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",15.0,1.0,1.0,10.0,FALSE,['source'],4.0,2.0,4.0,0.0,0.0,40.0,17.0,5.0,2.0,2.0,1.0,148.0,61.0,10.0,51.0,2.0,1.0,0.0,0.0,11.0,0.0,0.0,2.0,2.0327868,1.6,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
14418,1,61,4afba27874da8a78d0c5f3d66759cb75f74f047a,"['[top/dv] Additional test updates to check isolated flash partition.', '', 'The accessibility of the isolated partition should not be affected', 'by the insertion of a scrambling key since it is in a region that', 'is not scramble enabled.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",21.0,4.0,5.0,9.0,FALSE,"['other', 'source']",3.0,2.0,1.0,0.0,0.0,96.0,9.0,5.0,0.0,3.0,0.0,3.0,0.0,0.0,69.0,5.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
14422,1,34,51513fb937079b89b53129e69fc548702cb782df,"['[PWRMGR|RSTMGR|ESC_ALERT] ESC domain separated from LC domain as requested in #14785', '', 'This RTL update is to separate ESC domain async from LC domain as requested in pwrmgr.', 'The bug was found in pwrmgr_esc_clk_rst_malfunc and caused by esc_timeout in LC domain and fixed by this RTL update.', 'This PR also includes reset domain adjustment in rstmgr. LC rst is moved to AON domain.', 'Connectivity files are updated.', '', 'Signed-off-by: Joshua Park <jeoong@google.com>']",14.0,2.0,4.0,9.0,TRUE,"['other', 'source']",24.0,16.0,12.0,0.0,0.0,267.0,231.0,0.0,1.0,1.0,0.0,17.0,6.0,0.0,484.0,2.0,37.0,0.0,0.0,5.0,0.0,0.0,2.0,1.0,0.0,0.6666667,1.0,1,0.0,1.0,0.0,0.0,1.0
14427,1,26,6c710842200064ace0bcf6da58605e6ce57fb1b4,"['[rtl/prim] Fix some prim_esc_receiver SVAs', '', 'Delay the start of EscRespCheck_A by a cycle because it uses $past.', 'Minor formatting changes.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",9.0,3.0,5.0,9.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,22.0,23.0,0.0,0.0,0.0,0.0,14.0,5.0,0.0,18.0,1.0,5.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,0.0,0.055555556,1.0,1,0.0,1.0,0.0,0.0,0.0
14433,1,61,5b8e3a5b416fac698f142a84406aa36826a0e3ec,"['[flash_ctrl] Fix assert bit location', '', '- fixes #15231', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",16.0,0.0,1.0,10.0,TRUE,"['source', 'other']",3.0,3.0,2.0,0.0,0.0,9.0,3.0,4.0,0.0,0.0,0.0,12.0,0.0,0.0,142.0,0.0,20.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,0.8446602,0.0,0,0.0,1.0,0.0,0.0,1.0
14439,1,20,71f19edb3fd7331291abd6c2bbe5c51557faba39,"['fix(spid): Latch FIFOADDR at correct time', '', '_Related Issue: https://github.com/lowRISC/opentitan/issues/15266_', '', 'This PR fixes a bug for unaligned access in TPM read commands.', '', ""fifoaddr is latched with the counter being `'h1F`. The counter, however,"", 'runs on SPI_CLK, while the latching logic is running on inverted SPI_CLK', 'domain.', '', 'As a result, the latching logic captures the fifo address at a cycle', 'earlier with prematured address. So it always assume address[1] as', 'address[0].', '', 'This commit fixes the issue by:', '', '1. Convert `sck_fifoaddr_latch` into iSCK domain.', '2. To not shift the address one bit more, use `sck_cmdaddr_wdata_q`', '   rather than `sck_cmdaddr_wdata_d`.', '', 'Signed-off-by: Eli Kim <eli@opentitan.org>']",15.0,1.0,1.0,10.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,35.0,3.0,24.0,1.0,1.0,0.0,76.0,38.0,2.0,21.0,0.0,2.0,0.0,0.0,2.0,0.0,0.0,2.0,1.8421053,1.5,0.14285715,0.0,0,0.0,1.0,0.0,0.0,0.0
14444,1,67,2512ca0da80635a4677c522b1f8b8b8d5bc23789,"['[spi_device/dv] Add tpm_read_hw_reg test and update scb to check HW regs', '', '1. Create a test that has both SW and host access the HW regs to test #15134', '2. Consolidate tpm init tasks', '3. Update scb to allow SPI host to read back either the new value or the old one.', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",17.0,0.0,1.0,10.0,FALSE,"['source', 'other']",12.0,4.0,9.0,1.0,1.0,293.0,158.0,36.0,17.0,30.0,19.0,146.0,60.0,10.0,50.0,2.0,1.0,5.0,2.0,11.0,1.0,1.5,19.0,2.0333333,1.6,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14447,1,20,5561a35189a0543b5cd112474b528a96e86108f8,"['fix(spid): To not push cmdaddr for invalidlocality', '', '_Related Issue: https://github.com/lowRISC/opentitan/issues/15251_', '', 'As described in the issue above, the TPM module uploaded a CMDADDR entry', 'even for an invalid locality command. The read command pointing to', ""invalid locality space, TPM HW returns itself with `0xFF`. There's no"", 'need for SW to consume the command and process.', '', 'If SW wants to receive the command in any case, SW may turn off invalid', 'locality feature and process the command manually.', '', 'Signed-off-by: Eli Kim <eli@opentitan.org>']",10.0,1.0,1.0,10.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,13.0,3.0,5.0,1.0,4.0,1.0,75.0,38.0,2.0,20.0,0.0,2.0,0.0,0.0,2.0,0.0,0.0,1.0,1.8421053,1.5,0.1,0.0,0,0.0,1.0,0.0,0.0,0.0
14448,1,20,4d61a42c688712c06fba4fad0296050bfe0e3a5d,"['fix(spid): TPM_HASH_START return value', '', '`TPM_HASH_START` return value should be 0xFF. The HW returned 0x00.', '', '_Related Issue: https://github.com/lowRISC/opentitan/issues/15241 _', '', 'Signed-off-by: Eli Kim <eli@opentitan.org>']",9.0,1.0,1.0,10.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,75.0,38.0,2.0,19.0,0.0,2.0,0.0,0.0,2.0,0.0,0.0,1.0,1.8421053,1.5,0.05263158,0.0,0,0.0,1.0,0.0,0.0,0.0
14449,1,67,3cd03728a90b2e5b6d55b9d79a27fd64555a2082,"['[spi_device] Fix CmdAddrInfo_A assertion', '', 'Need to add a condition - is_tpm_reg before checking the addr', ""Without is_tpm_reg, locality won't be latched"", '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",16.0,0.0,1.0,10.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,75.0,38.0,2.0,18.0,0.0,2.0,0.0,0.0,2.0,0.0,0.0,1.0,1.8421053,1.5,0.055555556,0.0,0,0.0,1.0,0.0,0.0,0.0
14450,1,39,7aee16bd0c2cc7543a3ec719894830b8d88befc6,"['[entropy_src/rtl] Cleanup timing enable network', '', 'As discussed in PR #14660 there are many places where enable-clearing', 'RNG data or masking internal control signals can cause verification', 'challenges. This is a primary motivation for keeping delayed copies of', 'the enable signals, to apply delayed enable signals at the appropriate', 'points in the pipeline.', '', 'Such fine-tooth timing management of the enable/disable signals is not', 'good for maintainability.  This commit aims to simplify the network of', 'enable signals in the entropy_src core, while fixing a number of', 'regression failures.', '', 'Data pathways that had previously been blocked the instance the module', 'was disabled have now been allowed to flow, letting data propagate until', 'it stalls at the SHA3 conditioner or gets dropped at the bypass FIFO.', '', 'At the same time, this commit simplifies and documents the timing of the', 'module enable signals, both the `es_enable` level signal as well as the', '`module_enable_pulse`.', '', 'The module_enable_pulse is now one cycle long, and generated from an', 'explicit flop. (As opposed to using a prim_mubi4_sync),  AsyncOn=1. The', 'es_enable level signal starts in the cycle right after the', 'module_enable_pulse, but falls immediately when the module_enable', 'register is set to MuBi4False.', '', 'Since both the enable pulse, and the enable level signal are derived', 'from the same Mubi field, they are fanned-out in MuBi representation.', '', ""All of the prim_mubi_sync's now use AsyncOn(0)."", '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",10.0,2.0,5.0,8.0,FALSE,['source'],3.0,2.0,3.0,0.0,0.0,132.0,115.0,19.0,16.0,8.0,5.0,59.0,43.0,0.0,105.0,1.0,16.0,2.0,0.0,7.0,1.0,0.0,2.0,1.8372093,0.0,0.33333334,0.0,0,0.0,1.0,0.0,0.0,0.0
14452,1,40,86a7fa8179b01f741afb2eb759acb15131390bd3,"['[sram_ctrl_ret] Tie off debug enable', '', 'The retention SRAM does not support the execute from SRAM feature,', 'and hence the debug enable can be tied off.', '', 'Fixes #15223.', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",13.0,4.0,5.0,9.0,FALSE,"['source', 'other']",3.0,3.0,1.0,0.0,0.0,1.0,5.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,483.0,0.0,37.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,0.2628205,0.0,0,0.0,1.0,0.0,0.0,1.0
14454,1,32,fa5abdb5cb9f7157a6c1a0f3318257e52a742aae,"['[flash_ctrl,dv] fix regression fail', '', 'Adjust error conditions of following error tests', '- flash_ctrl_sec_cm', '- flash_ctrl_derr_detect', '- flash_ctrl_phy_arb_redun', '- flash_ctrl_phy_host_grant_err', '- flash_ctrl_phy_ack_consistency', '', 'Disable irrelevant assert from flash_ctrl_hw_rma_rest', 'Set ecc/scramble randomize for error tests', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",23.0,6.0,1.0,10.0,TRUE,"['other', 'source']",9.0,2.0,8.0,0.0,0.0,69.0,38.0,4.0,2.0,2.0,1.0,171.0,84.0,10.0,37.0,3.0,2.0,0.0,0.0,0.0,0.0,0.0,3.0,1.5714285,2.4,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14455,1,20,c4431db093aff020f9013950b97b496ea04655f9,"['feat(kmac): Error Check for Entropy Ready', '', '_Related Issue: https://github.com/lowRISC/opentitan/issues/15140 _', '', 'This commit adds logic inside `kmac_errchk` module. It checks if SW', 'requests a KMAC op. without configuring the entropy.', '', 'The error is reported as `ErrSwHashingWithoutEntropyReady (0x09)` error', 'code. The internal error status is cleared by `err_process`.', '', 'Signed-off-by: Eli Kim <eli@opentitan.org>']",13.0,0.0,1.0,10.0,TRUE,"['doc', 'source']",4.0,2.0,3.0,0.0,0.0,76.0,3.0,10.0,0.0,17.0,0.0,57.0,25.0,5.0,103.0,1.0,15.0,4.0,0.0,11.0,1.0,0.0,7.0,1.64,1.8,0.05882353,0.0,0,1.0,1.0,0.0,0.0,0.0
14457,1,32,709af834e3ba2b35f958f91e6c30508f73e0ce99,"['[flash_ctrl,dv] Update filesystem support test', '', 'Update filesystem support test(#15037)', "" - Shift focus from 'erase' to 'double write'"", "" - Improve access resolution from 'page' to '8bytes'"", '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",3.0,4.0,5.0,9.0,FALSE,"['source', 'other']",6.0,5.0,4.0,0.0,0.0,191.0,108.0,29.0,17.0,13.0,6.0,171.0,84.0,10.0,68.0,3.0,2.0,5.0,3.0,0.0,1.8,3.3333333,17.0,2.108108,2.4,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
14460,1,12,0ae6084f93bda2ed59726094378ebafb2e97ef83,"['[rtl/kmac] Change idle state assignment', '', 'This PR changes idle state assignment so the VCS tool can automatically', 'exclude any state -> Idle state (if there is no direct logic transaction),', 'which means if the only way to hit this coverage is by issuing random', 'reset.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",15.0,4.0,5.0,9.0,FALSE,['source'],8.0,1.0,8.0,0.0,0.0,8.0,8.0,0.0,0.0,0.0,0.0,62.0,25.0,7.0,102.0,0.0,15.0,0.0,0.0,9.0,0.0,0.0,1.0,2.75,2.0,0.07692308,0.0,0,0.0,1.0,0.0,0.0,0.0
14462,1,61,67a41e3bc3ff025554a024cdb15fbf892c4752b3,"['[i2c] fix target mode start / stop handling', '', '- instead of looking for start / stop in specific states, jump directly', '  to AcquireSrP when in target mode.', '', '- stop detection is cleared in AcquireSrP, while start_detection is', '  only cleared once we cycle through start address decode handling', '  again.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",11.0,2.0,3.0,9.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,74.0,29.0,27.0,1.0,6.0,0.0,235.0,128.0,0.0,30.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,3.0,1.296875,0.0,0.13333334,1.0,1,0.0,1.0,0.0,0.0,0.0
14468,1,16,5fb5570a8d5d1673b72ec02d6a795f0e480d1444,"['Revert ""[rv_core_ibex] Add SVA to check PC is not advancing""', '', 'This reverts commit c43e2906516442dec36022f101e109c050d2dd69.', '', 'Signed-off-by: Douglas Reis <doreis@lowrisc.org>']",12.0,4.0,5.0,9.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,0.0,9.0,0.0,3.0,0.0,2.0,7.0,2.0,0.0,78.0,0.0,17.0,0.0,0.0,8.0,0.0,0.0,1.0,1.0,0.0,0.012820513,0.0,0,0.0,1.0,0.0,0.0,0.0
14475,1,9,0bb2c9b9039f8aef4ddc632296e58bee340ef075,"['[otbn,dv] Disable V2S assertions for FI tests', '', 'Signed-off-by: Canberk Topal <ctopal@lowrisc.org>']",15.0,3.0,5.0,9.0,FALSE,['source'],4.0,1.0,4.0,0.0,0.0,27.0,0.0,0.0,0.0,3.0,0.0,12.0,4.0,0.0,26.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.5,0.0,0.16666667,0.0,0,0.0,1.0,0.0,0.0,0.0
14478,1,67,c64e5f1785046c9a545427bd280100c2ddd92e3f,"['[spi_device/dv] update scb for TPM HW returned reg', '', '1. predict and compare HW returned reg in scb', '2. renamed tpm_locality_vseq -> tpm_sts_read_vseq', '3. Removed some unused parameters', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",16.0,3.0,5.0,9.0,FALSE,"['source', 'other']",9.0,4.0,6.0,1.0,1.0,181.0,62.0,14.0,6.0,22.0,7.0,125.0,52.0,10.0,49.0,2.0,1.0,4.0,0.0,11.0,1.0,0.0,17.0,2.1538463,1.6,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14480,1,61,e3e20f58c0591ebf0090c3936a378baa229952d9,"['[flash] Fixes to host_gnt_err handling for more graceful handling', '', '- currently if the conditions to host_gnt_err trigger, the flash controller', '  will most definitely lock-up.  While this is somewhat acceptable', '  behvaior since thse conditions occur only when attacked, it is still a', '  little difficult for software to use.', '', '- This commit massages the logic around host_gnt_err to make it slightly', '  more recoverable.  It is not 100% proof, since fault attacks in certain', '  parts of the logic will just be unrecoverable.', '', '- Specifically, do not use ctrl_fsm_idle to qualify host returns, instead', '  use host_outstanding.  This eliminates a single point of failure that', '  could lead to lock-ups.', '', '- Better handling for host grants to info partitions.  When such an error', '  occurs, future host transactions are not accepted until the existing', '  pipeline of reads are fully flushed.  This ensures we get back to a clean', '  state.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",15.0,1.0,4.0,9.0,FALSE,"['source', 'other']",5.0,3.0,4.0,0.0,0.0,113.0,33.0,38.0,7.0,11.0,1.0,17.0,14.0,0.0,141.0,1.0,20.0,0.0,0.0,6.0,0.0,0.0,1.0,1.2142857,0.0,0.87931037,1.0,0,0.0,1.0,0.0,0.0,1.0
14486,1,32,6b8e4cfb79cdd0dc0485cb407ca3bf0f18f6326c,"['[flash_ctrl,dv] Add fault tests', '', 'Follwoing v2s test items has been implemented here.', ' - sec_cm_phy_arbiter_ctrl_redun', ' - sec_cm_phy_host_grant_ctrl_consistency', ' - sec_cm_phy_ack_ctrl_consistency', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",17.0,1.0,4.0,9.0,FALSE,"['source', 'other']",14.0,5.0,11.0,4.0,0.0,282.0,21.0,32.0,0.0,29.0,1.0,169.0,83.0,10.0,67.0,2.0,7.0,0.0,0.0,7.0,0.0,0.0,4.0,2.309859,2.4,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14490,1,20,33f2dbf6e9d02181416c03ff1e1248757a5d0bb8,"['refactor(prim): rst_sync to have scanchain', '', 'Based on the feedback in previous rst_sync PR, `prim_rst_sync` now has', 'scanchain inputs.', '', 'Signed-off-by: Eli Kim <eli@opentitan.org>']",11.0,3.0,5.0,9.0,FALSE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,34.0,9.0,4.0,1.0,4.0,0.0,3.0,0.0,0.0,2.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
14491,1,67,1a4303f143565bd52df87bb5e8b25c5a729e49eb,"['[spi_device/dv] Fix flash mode failures', '', 'Fixed failures due to recent updates', ""1. `output` doesn't work for a task if it's killed, changed to `ref`"", '2. The address order was updated wrongly', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",17.0,2.0,4.0,9.0,TRUE,['source'],3.0,3.0,3.0,0.0,0.0,3.0,3.0,0.0,0.0,0.0,0.0,124.0,51.0,10.0,48.0,2.0,3.0,0.0,0.0,0.0,0.0,0.0,1.0,2.1568627,1.6,0.89285713,1.0,0,0.0,1.0,0.0,0.0,0.0
14495,1,26,43ad5a53274c5d62c544140ff02a369c5d3d3144,"['[dv/sv] Fix comment typos and improve format', '', 'This only changes comments.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",17.0,2.0,4.0,9.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,8.0,8.0,8.0,8.0,0.0,0.0,20.0,4.0,0.0,46.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.25,0.0,0.055555556,0.0,0,0.0,1.0,0.0,0.0,0.0
14497,1,20,53135de258fd00475d3004d33b2a593558ba05d9,"['feat(prim): prim_rst_sync', '', 'This commit adds a reset synchronizer for async resets.', '', 'Signed-off-by: Eli Kim <eli@opentitan.org>']",17.0,2.0,4.0,9.0,FALSE,"['source', 'other']",4.0,3.0,1.0,3.0,0.0,99.0,0.0,17.0,0.0,6.0,0.0,2.0,0.0,0.0,48.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
14500,1,67,fdffaa9259a9ea549c8ea2d426c2a037d36a03e5,"['[spi_device/dv] Update scb for TPM', '', '1. Added checking to compare TPM items for CRB mode', '2. Minor updates to fix some issues on spi_monitor', '', 'Next PR will add checking for TPM Fifo mode', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",13.0,2.0,4.0,9.0,TRUE,['source'],3.0,2.0,3.0,0.0,0.0,148.0,58.0,13.0,6.0,5.0,3.0,124.0,51.0,10.0,47.0,2.0,3.0,3.0,2.0,3.0,1.5,1.0,10.0,2.1568627,1.6,0.68085104,1.0,0,0.0,1.0,0.0,0.0,0.0
14501,1,12,8aac62279ba7ce918c436248eae8d341a5a7705e,"['[dv/kmac] Check app interface is blocked after lc_escalation', '', 'This PR adds a task in lc_escalation sequence to check after', 'lc_escalation is issued, if app requests are sent out, they are ignored', 'by kmac.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",23.0,2.0,4.0,9.0,FALSE,['source'],5.0,4.0,5.0,0.0,0.0,19.0,9.0,0.0,3.0,2.0,0.0,60.0,15.0,7.0,48.0,0.0,8.0,0.0,0.0,5.0,0.0,0.0,1.0,1.2666667,1.1428572,0.8,0.0,0,0.0,1.0,0.0,0.0,0.0
14506,1,40,e4116b590bb573a35f51cfff9889a2fe336fd2d8,"['[rv_dm] Declare RV_DM debug memory as RW region', '', 'Since the RV_DM debug memory contains both writeable and readable regions,', 'the corresponding window in rv_dm.hjson needs to be marked accordingly.', '', 'Note that that window is only a stub and cannot be used to build an accurate', 'RAL model (we model the memory and registers inside rv_dm more accurately', 'in rv_dm_debug_mem.hjson for simulation purposes).', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",19.0,1.0,4.0,9.0,FALSE,"['source', 'other']",35.0,19.0,17.0,1.0,1.0,216.0,215.0,24.0,24.0,15.0,15.0,25.0,50.0,0.0,481.0,2.0,37.0,0.0,0.0,5.0,0.0,0.0,2.0,22.7,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
14511,1,40,c9f6c6e93c8f10904df3bf253a3206753e26b9be,"['[mubi/lc] Relax transient SVA checks', '', 'Fix #14925.', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",16.0,4.0,4.0,9.0,TRUE,"['source', 'other']",28.0,20.0,21.0,0.0,0.0,69.0,495.0,30.0,64.0,5.0,51.0,66.0,15.0,2.0,68.0,2.0,10.0,0.0,0.0,6.0,0.0,0.0,1.0,3.1333334,1.5,0.5,0.0,0,0.0,1.0,0.0,0.0,1.0
14515,1,20,b3c01f26e484bd45cc2523431baedfc5e1dfeb4d,"['feat(spid): Connect TPM CSb to STATUS CSR', '', 'This commit add a 2FF sync to sys_tpm_csb signal then connect to reg', 'block for SW to poll TPM CSb.', '', 'Signed-off-by: Eli Kim <eli@opentitan.org>']",9.0,1.0,4.0,9.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,15.0,1.0,2.0,0.0,2.0,0.0,46.0,6.0,1.0,126.0,0.0,26.0,0.0,0.0,2.0,0.0,0.0,1.0,1.5,2.0,0.015873017,0.0,0,0.0,1.0,0.0,0.0,0.0
14525,1,32,0a24890956704735cddc5ee104a04944aeb60d04,"['[flash_ctrl,dv] regression fix', '', 'DV clean up for regression failtures 9/23', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",4.0,1.0,4.0,9.0,TRUE,"['other', 'source']",10.0,3.0,9.0,0.0,0.0,68.0,37.0,4.0,2.0,8.0,6.0,169.0,83.0,10.0,66.0,2.0,2.0,1.0,0.0,1.0,1.0,0.0,3.0,2.3142858,2.4,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14527,1,61,9ce6bde100e84fb26608fe14fd7eee504efd563a,"['[i2c] Remove scl glitch on transaction start', '', '- addressess #14961', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",10.0,2.0,3.0,9.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,7.0,4.0,4.0,0.0,1.0,0.0,239.0,130.0,0.0,29.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,1.3307692,0.0,0.10344828,0.0,0,0.0,1.0,0.0,0.0,0.0
14528,1,11,b358d54a6b796d6a70d9c59f1741e45e31ad0479,"['[fpv] fix random seed syntax error', '', 'FPV does not support rand dist and FPV_INIT with a non-constant.', 'So this PR fixes the syntax error by using the default LFSR seed.', '', 'Signed-off-by: Cindy <chencindy@google.com>']",20.0,1.0,4.0,9.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,4.0,0.0,0.0,0.0,1.0,28.0,9.0,4.0,36.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.1111112,1.0,0.027777778,0.0,0,0.0,1.0,0.0,0.0,0.0
14529,1,61,97d123b67eccfea340e56717afdbc1dfe5d8a510,"['address review comments', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",14.0,0.0,4.0,9.0,FALSE,"['other', 'source']",5.0,4.0,1.0,0.0,0.0,60.0,61.0,0.0,1.0,0.0,1.0,2.0,0.0,0.0,35.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
14531,1,61,d88dbea26b41919620bedf4dd89e6d65e8287f64,"['[i2c] flop i2c scl and sda outputs', '', '- fixes #15003', '- various dv updates are made to account for the scl 1 cycle delay.', '- additionally, update the test such that any unexpected error will', '  cause the test to fail.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",9.0,2.0,3.0,9.0,FALSE,"['doc', 'source']",6.0,6.0,4.0,0.0,0.0,87.0,33.0,14.0,2.0,0.0,0.0,240.0,130.0,0.0,32.0,1.0,1.0,0.0,0.0,2.0,0.0,0.0,2.0,1.3307692,0.0,1.0,1.0,0,1.0,1.0,0.0,0.0,0.0
14532,1,67,b40e28862c7f82b149d7f233bedb211366a58fa8,"['[spi_device/dv] Update monitor for TPM mode', '', '1. small refactor to reuse the part that kills threads after CSR drops', '2. Completed `collect_tpm_trans` task', '3. Renamed a few task as they can be reused for TPM mode', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",16.0,0.0,4.0,9.0,FALSE,['source'],5.0,1.0,5.0,0.0,0.0,242.0,202.0,35.0,28.0,14.0,10.0,34.0,8.0,2.0,32.0,2.0,2.0,7.0,1.0,3.0,1.8571428,1.0,27.0,1.125,1.0,0.6551724,1.0,0,0.0,1.0,0.0,0.0,0.0
14533,1,12,f5a882dc8e123dfb713f7173cb55ab186f62d984,"['[dv/kmac] Add coverpoints for entropy timer', '', 'This PR adds coverpoint for entropy timer to make sure all values ranges are', 'configured when kmac masking is enabled/disabled, and when edn mode is', 'set or not.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",16.0,4.0,4.0,9.0,FALSE,"['source', 'other']",3.0,2.0,2.0,0.0,0.0,30.0,0.0,0.0,0.0,0.0,0.0,191.0,124.0,17.0,78.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,2.0,4.959677,3.3529413,0.4,0.0,0,0.0,1.0,0.0,0.0,1.0
14535,1,11,81dec1a1c64a8048560c501c4dfd184c9872bd4b,"['[dv/kmac] Enhance lc_escalation test', '', 'FSM coverage is low for kmac due to the transaction to lc_escalation', 'stage.', 'This PR adds more possibility for DUT to issue lc_escalation during kmac', 'busy.', '', 'Signed-off-by: Cindy <chencindy@google.com>']",18.0,1.0,4.0,9.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,19.0,1.0,0.0,0.0,2.0,0.0,5.0,1.0,0.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,0.0,0.25,0.0,0,0.0,1.0,0.0,0.0,0.0
14543,1,67,f781bc270191c7ce152ddc55618ea36d992abb31,"['[spi_device] Update max_rd_size to 64 bytes', '', 'Also update the corresponding parameter in TB', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",15.0,0.0,4.0,9.0,FALSE,"['source', 'other']",3.0,3.0,2.0,0.0,0.0,3.0,3.0,0.0,1.0,0.0,0.0,9.0,1.0,1.0,74.0,1.0,8.0,0.0,0.0,11.0,0.0,0.0,1.0,2.0,1.0,0.55,1.0,0,0.0,1.0,0.0,0.0,1.0
14544,1,11,eb59b2bce0a5b6fe15337dfea8602a15ba085d3c,"['[dv/kmac] Add service rejected error', '', 'This PR adds a service rejected error check in kmac app interface.', 'Once issue #15140 is resolved, we will add the similar cases for sw', 'interface.', '', 'Signed-off-by: Cindy <chencindy@google.com>']",1.0,1.0,4.0,9.0,TRUE,"['source', 'other']",5.0,3.0,3.0,1.0,0.0,50.0,12.0,6.0,2.0,7.0,0.0,190.0,123.0,17.0,77.0,0.0,1.0,1.0,0.0,0.0,1.0,0.0,3.0,4.9430895,3.3529413,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
14551,1,2,56ebcd9dd2e737a3a2e9a1ee47900d98f7d65867,"['[top] Sync verilated earlgrey board model with others', '', 'Make the pin-out for the verilated earlgrey model match the GPIOs', 'available on the FPGA board.', '', 'Signed-off-by: Alexander Williams <awill@google.com>']",13.0,0.0,4.0,9.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,36.0,9.0,8.0,0.0,1.0,0.0,2.0,0.0,0.0,34.0,0.0,4.0,0.0,0.0,4.0,0.0,0.0,1.0,0.0,0.0,0.23529412,0.0,0,0.0,1.0,0.0,0.0,0.0
14552,1,61,6028b2035db694e9f77517dcd7e0dedaa632a7c5,"['[i2c] fix how sda_interference is detected.', '', '- fixes #15067', '- instead of checking the input value immediately after changing', '  sda, we instead wait through the rise time and sychronization delays.', '- After waiting through that delay, if the input does not match the', '  output, then assert sda interference.', '', 'In the process of making this fix, the fsm was simplified a tiny bit', 'on the host side.  The SetupBit states were removed since they do not', 'serve any function.  There is no need for the host to wait until the', 'setup window before driving its output.', '', 'Additioanlly, minor fixes were made to the testbench to correct some', 'of the ack and nak sampling behavior.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",15.0,4.0,4.0,9.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,96.0,91.0,33.0,16.0,9.0,4.0,239.0,130.0,0.0,27.0,0.0,1.0,2.0,0.0,2.0,1.0,0.0,2.0,1.3307692,0.0,0.07692308,0.0,0,0.0,1.0,0.0,0.0,0.0
14553,1,26,5b95d019b95423b14e590a285475abf4d99c50f6,"['[dv/rstmgr] Fix dv for recent changes in reset', '', 'The recent RTL changes required big changes in the dv environment.', 'This change disables non-aon clocks upon reset, and improves the', 'flow of reset stimulus.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",13.0,0.0,3.0,9.0,TRUE,"['other', 'source']",12.0,4.0,11.0,0.0,0.0,165.0,59.0,31.0,7.0,6.0,0.0,18.0,6.0,1.0,39.0,1.0,5.0,0.0,0.0,17.0,0.0,0.0,5.0,1.3333334,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14554,1,40,c43e2906516442dec36022f101e109c050d2dd69,"['[rv_core_ibex] Add SVA to check PC is not advancing', '', 'The PC must not advance if the CPU is not enabled.', 'Addresses part of #11208.', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",15.0,4.0,4.0,9.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,9.0,0.0,3.0,0.0,2.0,0.0,7.0,2.0,0.0,77.0,0.0,17.0,0.0,0.0,8.0,0.0,0.0,1.0,1.0,0.0,0.14285715,0.0,0,0.0,1.0,0.0,0.0,0.0
14555,1,67,fcefd065d4c444f090b42534cd19d7511950f538,"['[spi_device/dv] Update TPM sequences', '', '1. Update locality sequence to use the new method', '2. Remove csb_consecutive and clean up used task/functions', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",16.0,4.0,4.0,9.0,FALSE,['source'],9.0,3.0,9.0,0.0,0.0,26.0,121.0,2.0,16.0,3.0,10.0,32.0,8.0,2.0,39.0,2.0,1.0,0.0,0.0,11.0,0.0,0.0,2.0,2.0,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
14557,1,20,c3d265a897ae9a6f4ffb7e801e9b96c16879c86b,"['feat(chip): pin_mio_dio_val random sleep mode', '', 'This commit revises `chip_sw_sleep_pin_mio_dio_val` to enter normal', 'sleep or deep sleep randomly.', '', 'Signed-off-by: Eli Kim <eli@opentitan.org>']",9.0,3.0,4.0,9.0,FALSE,"['other', 'source']",3.0,2.0,1.0,0.0,0.0,69.0,11.0,0.0,0.0,0.0,0.0,17.0,2.0,0.0,67.0,4.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,0.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14561,1,4,f2a41db4f41ef6fe666c47340c3dc47b3e7169bc,"['[otbn,dv] Initialize `insn_addr_cg`', '', 'This covergroup had not been initialized prior to this commit, so calls', 'to `sample()` would result in an error.  This likely caused the last two', 'OTBN nightly regression runs to fail.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",8.0,0.0,4.0,9.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,49.0,14.0,2.0,51.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,2.4285715,2.0,0.019607844,0.0,0,0.0,1.0,0.0,0.0,0.0
14563,1,32,0c214bdb36ac9d76b05078a1813d10034b4d27e7,"['[flash_ctrl,dv] general filesystem support test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",21.0,3.0,4.0,9.0,FALSE,"['source', 'other']",5.0,4.0,2.0,1.0,0.0,184.0,0.0,28.0,0.0,20.0,0.0,14.0,0.0,5.0,47.0,2.0,0.0,0.0,5.0,0.0,0.0,1.0,14.0,0.0,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14570,1,39,f3b5cf89960dc332e12fbe4cb1e04e1b8aa7aa67,"['[entropy_src/dv] VCS compatibility', '', 'Minor VCS-related bug fix', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",16.0,4.0,4.0,9.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,1.0,0.0,0.0,1.0,0.0,40.0,10.0,4.0,39.0,2.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.4,1.5,0.64102566,1.0,0,0.0,1.0,0.0,0.0,0.0
14576,1,30,4cae521adffffe848846221951a98ac9ece75611,"['[ast] Update AST files header with auto-generated information', '', 'Signed-off-by: Jacob Levy <jacob.levy@nuvoton.com>']",16.0,3.0,4.0,9.0,FALSE,['source'],14.0,1.0,14.0,0.0,0.0,56.0,0.0,56.0,0.0,0.0,0.0,20.0,11.0,0.0,50.0,0.0,20.0,0.0,0.0,3.0,0.0,0.0,1.0,1.9090909,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
14578,1,67,652feab098227e4d13442a54b292a9077422e193,"['[spi_device/dv] Rename tpm_read_vseq -> tpm_rw_vseq', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",21.0,3.0,4.0,9.0,FALSE,"['source', 'other']",7.0,4.0,4.0,1.0,1.0,50.0,50.0,5.0,5.0,5.0,5.0,10.0,3.0,1.0,28.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14584,1,26,0590730b592955456c067c00036a6fe528b14293,"['[dv/clkmgr] Fix handling of lost calibration', '', 'Add stimulus to trigger a loss of clock calibration.', 'When calibration is expect the measure_ctrl_regwen CSR is set to 1, and', 'all *meas_ctrl_en CSR to be set to MuBi4False.', 'Add SVAs to check on these changes.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",16.0,3.0,4.0,9.0,TRUE,"['other', 'source']",10.0,3.0,9.0,2.0,0.0,227.0,36.0,17.0,2.0,13.0,0.0,58.0,8.0,7.0,51.0,1.0,1.0,0.0,0.0,2.0,0.0,0.0,8.0,1.2,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14588,1,12,45c4af7f7897731fed233e17500a888b97b8bc98,"['[dv/shadow_reg] Update comment', '', 'This PR updates a comment in shadow reg RAL prediction.', 'The comment mentioned the update condition is during the update error,', 'which is incorrect.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",8.0,4.0,4.0,9.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,41.0,10.0,0.0,32.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.2,0.0,0.71875,0.0,0,0.0,1.0,0.0,0.0,0.0
14589,1,12,ed38dc4038d513bb105c490f59901edad36dfe6f,"['[dv/kmac] Check kmac lock after global/local escalation', '', 'This PR adds checkings after kmac global/local escalation to make sure:', '1). Kmac does not take any SW requests', '2). Kmac does not take any APP requests', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",16.0,2.0,3.0,9.0,FALSE,"['source', 'other']",8.0,5.0,6.0,0.0,0.0,87.0,22.0,8.0,2.0,10.0,0.0,60.0,15.0,7.0,47.0,0.0,1.0,3.0,0.0,18.0,1.0,0.0,5.0,1.2666667,1.1428572,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
14595,1,9,3506890bb969b33e336f367c54c592d32413bb8c,"['[otbn,dv] Add assertions to check I/DMEM SEC_WIPE', '', 'Added assertions are making sure that two things happen. First, a', 'secure wipe would trigger a change of key value in I/DMEM in which', 'the new value should come from URND. Second, after that change key', 'should change a second time, this time with valid being high and', 'value should come from OTP interface (meaning it is sideloaded).', '', 'Signed-off-by: Canberk Topal <ctopal@lowrisc.org>']",13.0,3.0,3.0,9.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,18.0,0.0,2.0,0.0,2.0,0.0,31.0,6.0,0.0,179.0,1.0,13.0,0.0,0.0,5.0,0.0,0.0,1.0,1.1666666,0.0,0.03351955,0.0,0,0.0,1.0,0.0,0.0,0.0
14596,1,9,b72304ab6bc403b819e54329ee8e153c6438f4e6,"['[otbn,fcov] Add RND spurious ack error coverpoint', '', 'In the comment linked below, a spurious ack check feature said to', 'include RND as well as URND. This commit extends bad_internal_cg to', 'include that error as well.', '', 'https://github.com/lowRISC/opentitan/issues/11546#issuecomment-1172031776', '', 'Signed-off-by: Canberk Topal <ctopal@lowrisc.org>']",15.0,3.0,3.0,9.0,FALSE,['source'],3.0,3.0,3.0,0.0,0.0,6.0,1.0,0.0,0.0,0.0,0.0,49.0,14.0,2.0,85.0,1.0,1.0,0.0,0.0,2.0,0.0,0.0,1.0,2.4285715,2.0,0.26,0.0,0,0.0,1.0,0.0,0.0,0.0
14599,1,9,57c5726d76c44f6b816ab97c6691b36e45442012,"['[otbn,dv] Add dist to offset in sw_no_acc test', '', 'This commit makes it more likely to pick beginning or end of the', 'Scratchpad memory in DMEM. Also disables checking for errorneous', 'tl access check so that OTBN scoreboard would actually catches what', 'we are trying to do.', '', 'Signed-off-by: Canberk Topal <ctopal@lowrisc.org>']",16.0,6.0,3.0,9.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,8.0,3.0,0.0,0.0,0.0,0.0,49.0,14.0,2.0,47.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,2.4285715,2.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
14600,1,9,42313dc0381e53a01e6b251d6596089b9898afbf,"['[otbn,dv] Turn off some assertions in FI tests', '', 'This commit groups blanking assertions and DMEM assertions with', 'DV_ASSERT_CTRL macro and turns them off in fault injection tests', 'since it is not guaranteed to be able to blank in those cases.', '', 'Signed-off-by: Canberk Topal <ctopal@lowrisc.org>']",9.0,4.0,3.0,9.0,FALSE,['source'],3.0,2.0,3.0,0.0,0.0,66.0,5.0,7.0,2.0,7.0,2.0,34.0,4.0,10.0,83.0,1.0,10.0,0.0,0.0,10.0,0.0,0.0,3.0,1.0,1.4,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
14603,1,61,be4132c4f87303e9bb83c81e6fc38b40a1716132,"['[i2c/dv] update scoreboard handling for chained reads', '', '- fixes #14990', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",13.0,3.0,4.0,9.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,25.0,8.0,9.0,1.0,2.0,0.0,38.0,34.0,0.0,29.0,0.0,1.0,2.0,0.0,0.0,1.0,0.0,4.0,3.8529413,0.0,0.03448276,0.0,0,0.0,1.0,0.0,0.0,0.0
14604,1,67,bf7d122e1fa514d17f0a732718e66f0504244efe,"['[device/dv] Update to handle TPM transaction in spi agent (part2)', '', '1. Moved TPM read/write sequence to spi_host_driver and added spi_host_tpm_seq', '2. Simplified the virtual sequences in order to support more free random sequences', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",23.0,2.0,3.0,9.0,FALSE,"['other', 'source']",12.0,3.0,11.0,1.0,0.0,180.0,66.0,12.0,8.0,16.0,5.0,71.0,15.0,2.0,29.0,2.0,1.0,1.0,1.0,3.0,2.0,1.0,4.0,1.25,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14606,1,17,8bf8012ef4548b7b783ee50a7b81c37107c8f18d,"['[i2c dif] Add headers for functions to control i2c device in the dif', '', '* Changed documentation references to consistently refer to FMT and RX', '  buffers as FIFOs when applying names and short descriptions', '* Added a documentation referring to ability to reset the I2C block', '  (because it might be useful)', '* Changed documentation references to RESTART to repeated START to', '  make them more consistent with I2C standards', '* Annotated states with Shared, host and device mode to help track', '  which features acted in which modes', '* Updated header for i2c_dif to support device mode and clarify', '  which registers control which modes', '* corrected FIFO references in device tx rx test portion of', '  testplan and added requirement to perform an I2C read', '* fixed i2c_dif_unittest that swapped rx and fmt fifo levels', '', 'Signed-off-by: Drew Macrae <drewmacrae@google.com>']",10.0,4.0,3.0,9.0,FALSE,"['doc', 'source', 'other']",8.0,6.0,1.0,0.0,0.0,866.0,85.0,3.0,0.0,0.0,0.0,261.0,142.0,0.0,248.0,9.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.3028169,0.0,0.33333334,0.0,0,1.0,1.0,0.0,0.0,1.0
14607,1,20,9d0b3194bc63906274478d3c96a6e57d751021bc,"['fix(kmac): Check SHA3 done loosely for false value', '', 'Related Issue: https://github.com/lowRISC/opentitan/issues/15002', '', 'KMAC checks `sha3_done` false value strictly. It opened the attackers', 'making KMAC not finished and keep feeding messages.', '', 'By checking `sha3_done` loosely in this commit, the state always moves', 'to next state when `sha3_absorbed` is true.', '', 'Signed-off-by: Eli Kim <eli@opentitan.org>']",9.0,3.0,4.0,9.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,56.0,25.0,5.0,101.0,0.0,15.0,0.0,0.0,2.0,0.0,0.0,1.0,1.64,1.8,0.00990099,0.0,0,0.0,1.0,0.0,0.0,0.0
14609,1,32,468e69c56f627c66b7fe44b07ac43057afe22d25,"['[flash_ctr,dv] Add more v2s tests', '', '- Add local escalation test', '- Update test plan with auto_gen csr tests for regwen and shadow', '- Remove unused arg from otf_direct_read', '- Add ctrl only option to random op send', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",22.0,1.0,3.0,9.0,FALSE,"['source', 'other']",7.0,4.0,4.0,1.0,0.0,218.0,105.0,27.0,7.0,16.0,6.0,169.0,83.0,10.0,46.0,2.0,2.0,5.0,1.0,0.0,1.8,2.0,10.0,1.6666666,2.4,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14611,1,34,8202f9f45697287e4d19588745b71c1b067bda73,"['[CLOCK group] Fixed some unclear clock groups raised in #5305', '', 'Moved clk_i to the powerup clock group in rstmgr', 'Moved pwm to the peri clock group', 'Moved sysrst_ctrl to secure clock group', 'Some files are updated automatically by running topgen', 'Updated DV file(s) to resolve connectivity errors', '', 'Signed-off-by: Joshua Park <jeoong@google.com>']",13.0,3.0,3.0,9.0,TRUE,"['other', 'source']",9.0,7.0,5.0,0.0,0.0,99.0,119.0,5.0,6.0,0.0,2.0,3.0,0.0,0.0,480.0,0.0,37.0,0.0,0.0,9.0,0.0,0.0,1.0,0.0,0.0,0.125,0.0,0,0.0,1.0,0.0,0.0,1.0
14618,1,34,b1895e1ce74c9b791759a3df85467283a1ce902e,"['[SYSRST_CTRL] Added sysrst_ctrl_ec_rst_l test in #14116 and #14119', '', '- Verify that ec_rst_l stays asserted as the chip is brought out of reset.', '- Verify that the pin continues to remain low until SW is alive.', '- Have the SW write to pin_allowed|out_ctrl CSRs to control the ec_rst_l value and', '  verify the value at the chip output.', '- verify ec_rst_l pulse stretching by setting the ec_rst_ctl register', '  with a suitable pulse width.', '- Verify that the flash_wp_l stays asserted on power-on-reset until SW can control it.', '', 'Signed-off-by: Joshua Park <jeoong@google.com>']",16.0,3.0,3.0,9.0,FALSE,"['source', 'other']",7.0,5.0,2.0,2.0,0.0,428.0,2.0,13.0,0.0,26.0,0.0,9.0,3.0,2.0,297.0,14.0,0.0,3.0,2.0,0.0,1.0,2.0,9.0,1.0,2.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
14628,1,32,d7415674079c483a85503bb266d10bfe1339008b,"['[pwrmgr,dv] Add more test to stretch coverage', '', '- Add disable_rom_integrity_check test #11773', '- Add all states to invalid_state test to improve fsm coverage', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",19.0,0.0,3.0,9.0,FALSE,"['source', 'other']",9.0,4.0,6.0,3.0,0.0,428.0,2.0,48.0,0.0,62.0,0.0,29.0,10.0,1.0,23.0,0.0,0.0,3.0,1.0,0.0,1.0,1.0,19.0,1.5,1.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
14633,1,20,6978ac72828fabd72fd9aaf3c071d07157c125b9,"['fix(chip): Fix index size', '', 'Index size of `miodio_to_ios()` function was incorrect.', '', 'Signed-off-by: Eli Kim <eli@opentitan.org>']",18.0,1.0,3.0,9.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,4.0,0.0,0.0,0.0,0.0,12.0,0.0,0.0,13.0,1.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,0.0
14635,1,12,8c549ba8212522740f994b56211f222da588fe7e,"['[fpv/pwrmgr] Add assertions to check escalation', '', 'This PR adds an assertion to check that the escalation request is', 'unstoppable and will always trigger reset request.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",10.0,1.0,3.0,9.0,FALSE,"['source', 'other']",5.0,5.0,2.0,0.0,0.0,44.0,20.0,3.0,0.0,1.0,0.0,7.0,3.0,0.0,41.0,1.0,11.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,0.0,0.7878788,1.0,0,0.0,1.0,0.0,0.0,1.0
14636,1,67,a339c389b819905dcc52c3dc3472b86df6364f70,"['[dv] Reduce the length of POR and fix regression failures', '', 'Reset took too long which caused wait timeout.', '', 'Addressed #15026 and fixed these 2 tests', '- chip_sw_lc_ctrl_transition', '- chip_sw_clkmgr_external_clk_src_for_lc', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",16.0,1.0,3.0,9.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,1.0,1.0,0.0,0.0,10.0,1.0,0.0,67.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.13432837,0.0,0,0.0,1.0,0.0,0.0,0.0
14651,1,26,b465af6cff561d6636708c9905dee644f42b5fb4,"['[rtl/tlul] Fix typo in tlul_cmd_intg_gen.sv', '', 'Also, it is much better to use SV a "":"" module_identifier with an', 'endmodule, since the compiler checks the identifier matches the module', 'name. This is also a good practice for other constructs, like tasks,', 'functions, interfaces, packages, classes, etc.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",11.0,0.0,3.0,9.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,1.0,0.0,0.0,2.0,0.0,0.0,7.0,0.0,2.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,0.14285715,0.0,0,0.0,1.0,0.0,0.0,0.0
14652,1,12,8bee7aa0fe3a882a96866ce621ec77f3847fa443,"['[dv/kmac] Add random pre-scaler and edn timeout val', '', 'Previously if we do not want EDN timeout, we will just turn off the', 'timer. This pr calculates the max edn return time with some buffer, then', 'configure the EDN prescaler and wait time to make sure it should not', 'timeout.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",16.0,1.0,3.0,9.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,19.0,5.0,1.0,2.0,1.0,0.0,56.0,14.0,7.0,46.0,0.0,0.0,0.0,0.0,17.0,0.0,0.0,3.0,1.2857143,1.1428572,0.36956522,0.0,0,0.0,1.0,0.0,0.0,0.0
14653,1,20,4358baf636fea6358e7ad8cbfeb060f94138473c,"['refactor(chip): Convert MIO/DIO retention type to IOS type', '', 'This commit adds `miodio_to_ios()` function. The function converts', 'MIO/DIO specific retention type to ios_if map.', '', 'With the conversion, the test code can have unified test regardless of', 'MIO/DIO types.', '', 'Signed-off-by: Eli Kim <eli@opentitan.org>']",15.0,1.0,3.0,9.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,39.0,22.0,5.0,1.0,7.0,1.0,9.0,0.0,0.0,11.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,3.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
14657,1,67,614df919a602a105be4ff0c105204c05a7cb72ee,"['[chip, dv] Fix chip_tap_straps failures', '', 'Fixed typo on the variable and use CASE_EQ to compare as signals could be unknown', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",15.0,1.0,3.0,9.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,9.0,9.0,0.0,0.0,0.0,0.0,25.0,5.0,0.0,9.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,3.0,1.0,0.0,0.6666667,1.0,0,0.0,1.0,0.0,0.0,0.0
14659,1,32,254d065c499020e953b3482c0327f54b75a89b37,"['[flash_ctrl,dv] update read path mem.bus.intg test', '', '- Shift error injection point to the output of read buffer', '- Add ecc_mode=1 init option', '- Change parent class from rw_vseq to otf_base_vseq', '- Add multiple runs to write path', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",14.0,3.0,3.0,9.0,FALSE,"['other', 'source']",6.0,3.0,5.0,0.0,0.0,157.0,79.0,17.0,6.0,13.0,3.0,168.0,82.0,10.0,47.0,2.0,2.0,1.0,0.0,1.0,1.0,0.0,4.0,2.3428571,2.4,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14669,1,12,69984284ab5f0919acf1cce1023e1731e468389b,"['[dv/scb] Fix alert unexpected ping faliures', '', 'This PR fixes the regression error from alert_test:', '```', 'UVM_ERROR @ 3371.559689 us: (cip_base_scoreboard.sv:200) uvm_test_top.env.scoreboard [uvm_test_top.env.scoreboard] alert lc_ctrl_fatal_prog_error has unexpected alert ping response', '```', '', 'This check is not necessary because:', '1). In chip level, having alert/esc ping from the background is normal', '  and expected, should not flag an error', '2). We cannot accurately predict when we are expecting a ping request,', '  so there is no need to add this checking in chip level scb.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",12.0,1.0,3.0,9.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,0.0,2.0,0.0,0.0,0.0,0.0,72.0,15.0,1.0,73.0,1.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,1.0,0.26027396,0.0,0,0.0,1.0,0.0,0.0,0.0
14682,1,56,902ca28e32018f7fb4f3db9e71fdf395ced7ed09,"['[chip dv] Fix JTAG interface enablement', '', 'THe previous code relied on the test bench setting the TAP', 'strap pins to enable the JTAG interface, rather than adding', 'a dedicated `enable_jtag` mux signal.', '', 'The existing code looked at the `tap_straps_if.pins`, which', 'is just a wire which will reflect the value of the pins', 'IOC5,8 which may have been wiggled for a different test with', 'a different interface, and that would inadvertantly end up', 'enabling JTAG, causing contention.', '', 'This commit makes it look at both, the `pins_o` and `pins_oe`', 'values, so that the actual intent of setting the TAP straps', 'is what causes the JTAG to be enabled.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",18.0,0.0,3.0,9.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,66.0,2.0,2.0,21.0,1.0,10.0,0.0,0.0,3.0,0.0,0.0,1.0,1.0,1.0,0.61904764,0.0,0,0.0,1.0,0.0,0.0,0.0
14687,1,20,e6d3ac0a7833c957ae0d6ce665b11f74c5796d2b,"['fix(chip_if): Disconnect SPI HOST IF (for SPID)', '', 'Signed-off-by: Eli Kim <eli@opentitan.org>']",15.0,0.0,3.0,9.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,2.0,0.0,2.0,0.0,0.0,66.0,2.0,2.0,20.0,1.0,10.0,0.0,0.0,3.0,0.0,0.0,1.0,1.0,1.0,0.15,1.0,0,0.0,1.0,0.0,0.0,0.0
14689,1,12,97ca83996d00a1865f60f8dc0604939d610110d2,"['[dv/kmac] Add more coverage sampling points', '', 'This PR fixes three empty fcov bins:', '1). Cmd_process_cg: this samples when command process is issued, what is', '  the internal state. I created an interface to probe and sample it.', '2). Msgfifo_level_cg: add sampling in scb.', '3). Sha3_status_cg: add sampling in scb.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",15.0,0.0,3.0,9.0,FALSE,"['source', 'other']",6.0,2.0,5.0,1.0,0.0,90.0,19.0,6.0,5.0,19.0,4.0,188.0,121.0,17.0,76.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,2.0,5.0082645,3.3529413,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
14693,1,56,cdbab62550468412698e60542a15463032722913,"['[dv] Fix clk_rst_if limitation', '', 'The clock and reset drivability was limited to', 't = 0 time setting. There is no need to have', 'this limitation.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",17.0,0.0,3.0,9.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,4.0,13.0,1.0,2.0,0.0,1.0,66.0,2.0,2.0,20.0,1.0,10.0,0.0,0.0,3.0,0.0,0.0,1.0,1.0,1.0,0.6315789,0.0,0,0.0,1.0,0.0,0.0,0.0
14695,1,12,343e4faf144f69ef4c862e6c86933859cf0a3284,"['[dv/kmac] Force random internal mubi values', '', 'This PR adds a sequence for mubi sec countermeasures to make sure when', 'forcing mubi value to non-true or non-false, the IP behaves as expected.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",13.0,5.0,3.0,9.0,FALSE,"['source', 'other']",9.0,5.0,4.0,3.0,0.0,81.0,4.0,7.0,0.0,8.0,0.0,2.0,0.0,0.0,28.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
14696,1,20,6aff2cd4435d78b82cc55ea05cf45189e6c2eaf7,"['fix(chip_if): Direct disconnect for ext_clk_rst', '', 'vseq can only call `set_active()` function in `clk_rst_if.sv` at t=0.', 'This commit revises disconnect_all_interfaces() to avoid the fatal', 'error.', '', 'Signed-off-by: Eli Kim <eli@opentitan.org>']",14.0,4.0,3.0,9.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,1.0,1.0,0.0,1.0,0.0,66.0,2.0,2.0,18.0,1.0,10.0,0.0,0.0,3.0,0.0,0.0,1.0,1.0,1.0,0.11111111,1.0,0,0.0,1.0,0.0,0.0,0.0
14697,1,20,0533297fb9424de131d92701c302d78d142e07b8,"['refactor(chip): Define MIO/ DIO map to IOs', '', 'This commit adds maps from MIO/DIO index to actual PAD (chip_io_e).', 'These parameter are helpful when vseq needs to deal with PINMUX config', 'as PINMUX does not have PAD info but the index of MIO/DIO.', '', 'Signed-off-by: Eli Kim <eli@opentitan.org>']",18.0,3.0,3.0,9.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,71.0,0.0,64.0,0.0,1.0,0.0,1.0,0.0,0.0,8.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,0.125,0.0,0,0.0,1.0,0.0,0.0,0.0
14698,1,67,d183fc800818994068025b62e3275fdb3ad1c407,"['[spi_device/dv] Update to handle TPM transaction in spi agent (part1)', '', '1. Update spi sequence to be able to select CSB', '2. update agent to switch polariy/phase when CSB is changed', '3. Update agent to pick CSB from either cfg or item', 'Also fixed TPM tests due to a polarity issue', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",12.0,0.0,3.0,9.0,TRUE,['source'],15.0,4.0,15.0,0.0,0.0,123.0,70.0,13.0,6.0,10.0,2.0,114.0,44.0,8.0,46.0,2.0,1.0,4.0,0.0,11.0,1.0,0.0,6.0,2.1363637,1.25,0.88461536,1.0,0,0.0,1.0,0.0,0.0,0.0
14699,1,32,318a5af53ee41d4030ab6a4b3a81f2402ec62e77,"['[flash_ctrl,dv] Add checker for flash_ctrl_sec_cm test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",18.0,4.0,3.0,9.0,FALSE,"['other', 'source']",3.0,3.0,2.0,0.0,0.0,125.0,25.0,3.0,0.0,2.0,0.0,29.0,10.0,3.0,63.0,2.0,0.0,6.0,0.0,17.0,1.6666666,0.0,11.0,1.6,1.0,0.6,1.0,0,0.0,1.0,0.0,0.0,1.0
14700,1,67,3d8aaefa4dd79b284cd65907b5728f5384399119,"['[spi_device/dv] Fix xcelium errors', '', '2 places that kill the thread when csb is dropped, which caused errors in xcelium', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",23.0,6.0,3.0,9.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,12.0,25.0,0.0,0.0,1.0,1.0,15.0,1.0,1.0,13.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,5.0,1.0,1.0,0.30769232,1.0,0,0.0,1.0,0.0,0.0,0.0
14705,1,67,fdbd80ef827b93d73480764b13c97e2153fafbed,"['[spi_device/dv] Update spi_agent interface', '', '1. Updated interface to take sio as inout ports', ""2. Fixed an issue caused by recent update that SPI host assigns z when it's idle, while"", 'the sio[1] is assigned with a DUT output.', '3. This enables chip-level to test dual/quad mode on SPI device', '', 'Also fixed failed test - chip_sw_spi_device_tx_rx', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",22.0,4.0,3.0,9.0,TRUE,['source'],6.0,3.0,6.0,0.0,0.0,48.0,40.0,4.0,8.0,6.0,3.0,66.0,7.0,2.0,31.0,2.0,10.0,0.0,0.0,3.0,0.0,0.0,2.0,1.1428572,1.0,0.5833333,1.0,0,0.0,1.0,0.0,0.0,0.0
14713,1,20,4e3eac69d6bd3d17cb106f2507834546ff256f0d,"['refactor(chip): Remove unused tasks', '', 'Signed-off-by: Eli Kim <eli@opentitan.org>']",13.0,4.0,3.0,9.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,0.0,8.0,0.0,0.0,0.0,2.0,5.0,0.0,0.0,3.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
14726,1,20,d4214070b91694a4656507cf705ec56e000219c7,"['refactor(chip): Use override_test_status_and_finish()', '', 'Signed-off-by: Eli Kim <eli@opentitan.org>']",11.0,4.0,3.0,9.0,FALSE,['source'],3.0,1.0,3.0,0.0,0.0,3.0,6.0,0.0,0.0,0.0,0.0,3.0,0.0,2.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,1.0,0.25,0.0,0,0.0,1.0,0.0,0.0,0.0
14728,1,12,6ea75e8c34dcb115edc51747255ff386ab7df2a1,"['[dv/kmac] Add scb checkings for entropy', '', 'Upon entropy request or hash_cnt reaches threshold, we expect to see an', 'entropy fetch.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",10.0,3.0,3.0,9.0,FALSE,['source'],4.0,2.0,4.0,0.0,0.0,30.0,26.0,4.0,2.0,2.0,0.0,187.0,120.0,17.0,75.0,0.0,1.0,1.0,0.0,17.0,1.0,0.0,3.0,4.991667,3.3529413,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
14733,1,61,476fd521585a806fcbce21a41e6e5dded2207c4b,"['[util/topgen] Update alert lpg generation', '', '- fixes #14954', '', 'The alert lpg generation currently uses the clock group, clock domain', 'and power domain of a particular clock to uniquely identify lpg groups.', '', 'As a result, it lumps all the transactional clocks of the same domains', 'into one group.  This behavior however is not correct, as the', 'transactional clocks are unique and can be individually gated.', '', 'This commit updates the lpg generation to take this into account.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",16.0,3.0,3.0,9.0,FALSE,"['source', 'other']",6.0,5.0,2.0,0.0,0.0,453.0,68.0,4.0,1.0,0.0,0.0,1.0,0.0,0.0,479.0,0.0,37.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,0.6,0.0,0,0.0,1.0,0.0,0.0,1.0
14740,1,61,38b8c5e626ec6f975db50daadb25ca3b41a91941,"['[top/dv] Add i2c_tx_rx test', '', '- this is an early version that does not have interrupts yet.', '- The test sends a random number of bytes to the tb i2c agent,', '  which then loops the data back to the host for comparison.', '- The host (DUT C test) then is responsible for making sure what', '  was sent out was read back correctly.', '', '- This PR is the DV side integration', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>', '', 'address some comments', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>', '', 'fixes to enable i2c testing', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",18.0,2.0,1.0,9.0,FALSE,"['other', 'source']",15.0,6.0,12.0,1.0,1.0,160.0,70.0,18.0,11.0,28.0,13.0,64.0,5.0,2.0,291.0,14.0,9.0,0.0,0.0,40.0,0.0,0.0,4.0,1.6666666,1.0,1.0,0.5,0,0.0,1.0,0.0,0.0,1.0
14742,1,20,4cbd30c1a12d66713f42b0be28308ba4014aac98,"['feat(chip): Add Deep Powerdown Indicator', '', '`pwrmgr_low_power_if.low_power` represents if the chip enters low power', 'mode or not. The low power is the moment PWRMGR gating clocks to peri.', '', 'Deep powerdown happens after a few additional steps.', '', 'This commit uses AST main_pok feeding into pwrmgr as deep powerdown', 'indicator.', '', 'Signed-off-by: Eli Kim <eli@opentitan.org>']",16.0,3.0,3.0,9.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,5.0,1.0,1.0,0.0,1.0,0.0,62.0,2.0,0.0,14.0,1.0,9.0,0.0,0.0,3.0,0.0,0.0,1.0,1.0,0.0,0.25,1.0,1,0.0,1.0,0.0,0.0,0.0
14743,1,61,2fb276797e0dcda96195b1e4617f2aac82a925f0,"['[sw] Add spi_host_tx_rx_test', '', 'Add a basic spi host tx rx test.', 'This test uses the spi_agent\'s native ""loopback"" behavior.', 'The spi agent, when in device mode, by default just plays', 'back whatever data is sent to it by the host.', '', 'The test prepares a random payload, sends it to the device agent,', 'and just reads back to make sure the data is matched.', '', 'This test DOES NOT do any kind of flash protocol checking.', '', '- Add a device value for high speed peripehral clock', '- Add a minor fix for dif_spi_host clock divider setting', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>', '', '[sw] test updates', '', '- update spi_host_tx_rx_test', '- minor fix for spi_host clock divider', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>', '', '[dv] Add test sequence', '', '- updates to testplan', '- add if_mode setup into chip_base_test', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>', '', '[top/dv] Minor updates', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>', '', '[top/dv] spi_host configuration fix', '', 'spi host does not support outputting at 1:1 frequencies.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>', '', '[top/dv] Various updates for spi_host testing', '', '- integrate with latest chip_if', '- add support for multiple spi_device agents', '- add enum to access pad pull-up attributes', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",12.0,4.0,2.0,9.0,TRUE,"['source', 'other']",23.0,12.0,8.0,2.0,0.0,427.0,58.0,28.0,12.0,28.0,7.0,62.0,5.0,0.0,290.0,14.0,9.0,0.0,0.0,3.0,0.0,0.0,4.0,1.4,0.0,1.0,0.5,0,0.0,1.0,0.0,0.0,1.0
14745,1,34,9fb4b238b90d3feb9aebc3a99f9dd564675af10e,"['[CDC][SPI] added synchronizer between sys_clk and spi_clk', '', 'Signed-off-by: Joshua Park <jeoong@google.com>', '', 'Fixed an unclear prefix issue', '', 'Fixed lint errors']",9.0,4.0,4.0,6.0,TRUE,"['source', 'other']",5.0,2.0,3.0,0.0,0.0,169.0,104.0,25.0,14.0,16.0,14.0,75.0,38.0,2.0,124.0,0.0,26.0,0.0,1.0,2.0,0.0,1.0,6.0,1.8421053,2.0,0.5,0.0,0,0.0,1.0,0.0,0.0,1.0
14747,1,67,074ef5f53302fa64ef9dda02a55611a0c3713261,"['[spi_device/dv] Add random idle after CSB de-asserts', '', '1. add max/min_idle_ns_after_csb_drop in agent_cfg to control the idle period', '2. consolidate csb drops, and cio = x to one place', '3. removed delay after a flash item in vseq', '4. fix regression failures - in passthrough interface more than one CSB is active', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",23.0,2.0,2.0,9.0,TRUE,['source'],7.0,3.0,7.0,0.0,0.0,23.0,13.0,6.0,1.0,5.0,0.0,71.0,15.0,2.0,29.0,2.0,5.0,0.0,0.0,5.0,0.0,0.0,2.0,2.3333333,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
14753,1,56,1923e596f5ad0cc4d3f3477b3c93eee001a8f7e6,"['[chip dv] Fix for UARt smoketest signed', '', 'Contention on IOC4 caused due to external weak pull up', 'from the testbench and weak pull down by the ROM', 'code. Quick and dirty patch applied for now, by', 'disabling the X check on IOC4.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",3.0,3.0,3.0,9.0,TRUE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,6.0,0.0,2.0,0.0,0.0,0.0,2.0,0.0,0.0,5.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
14768,1,12,7d941705c42a8bec8f360f5468dd08e28a07d740,"['[dv/kmac] support entropy request reg', '', 'This PR supports entropy_req reg to request entropy.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",12.0,2.0,2.0,9.0,FALSE,['source'],4.0,2.0,4.0,0.0,0.0,43.0,2.0,10.0,1.0,2.0,0.0,184.0,117.0,17.0,74.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,3.0,5.7606835,4.1764708,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
14770,1,30,4ba47bb4622ae5e9331f658d383002e806bdd51e,"['[ast] Update the useability of the Jitter model', '', 'Signed-off-by: Jacob Levy <jacob.levy@nuvoton.com>']",14.0,0.0,2.0,9.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,24.0,5.0,3.0,1.0,4.0,0.0,4.0,3.0,0.0,25.0,0.0,4.0,3.0,0.0,0.0,1.0,0.0,2.0,1.0,0.0,0.64,0.0,0,0.0,1.0,0.0,0.0,0.0
14776,1,56,976c5e68f25916fb0f39897311967226e5275746,"['[chip dv] Disable X-check on DIOs', '', 'Not needed because there is only one interface', 'attached to DIOs. This also fixes the SPI device', 'tests (SPI agent drives an X on sio pin).', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",16.0,2.0,2.0,9.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,7.0,2.0,3.0,1.0,1.0,0.0,58.0,2.0,0.0,10.0,0.0,9.0,0.0,0.0,3.0,0.0,0.0,2.0,1.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
14790,1,39,18419550510bc8327550cfb9a49beacbb66c535b,"['[entropy_src/rtl] Standardize Ext. Health Test Interface', '', 'In preparation for creating an agent for the external health test,', 'this commit updates the extht interface to make it more consistent', 'with the current implementation of the other health checks.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",17.0,5.0,3.0,2.0,FALSE,"['doc', 'source']",4.0,2.0,3.0,0.0,0.0,7.0,4.0,0.0,0.0,0.0,0.0,7.0,0.0,0.0,104.0,1.0,16.0,0.0,0.0,6.0,0.0,0.0,1.0,0.0,0.0,0.14423077,0.0,0,1.0,1.0,0.0,0.0,0.0
14791,1,39,f2b3bbb77096c156074e37539360251a6c8ed92c,"['[entropy_src/dv] Test cs_aes_halt_req/ack port', '', 'The `cs_aes_halt_req`/`ack` ports allow the top level design the ability', 'to stall the `entropy_src` SHA engine to prevent power spikes.  This', 'commit adds a push_pull agent to the environment exercise this port', 'properly.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",21.0,6.0,3.0,8.0,FALSE,['source'],4.0,2.0,4.0,0.0,0.0,25.0,4.0,1.0,0.0,1.0,0.0,6.0,0.0,0.0,46.0,1.0,5.0,0.0,0.0,4.0,0.0,0.0,1.0,0.0,0.0,0.4347826,1.0,0,0.0,1.0,0.0,0.0,0.0
14792,1,39,ed6d2336c34d520e9eb848dbcc760986db0a07de,"['[entropy_src/rtl] Corner cases in handling delays', '', 'This commit handles a number of corner cases that can occur due to the', 'non-zero processing time of the SHA engine. Though all of these were', 'identified as by long delays in verifying the cs_aes_halt_req/ack', 'handshake, the following issues could all come up due to rapid', 'poorly-timed programming sequences.', '', 'The general issues are that:', '1. The SHA engine is unresponsive to disable events while processing,', 'and', '2. The bypass FIFO can stall for a number of reasons (BOOT mode', 'finished, mismatch between HT window size and seed size, etc).', '', 'The following corner-case delay scenarios are handled in this commit.', '', '**Missed Disable Pulses**', '', 'The `main_sm` does not see disable pulses while the SHA block is', 'processing. (NOTE: For the purposes of this discussion AES-halt', 'handshakes are considered part of the SHA process time).  This', ""is by design as the SHA engine needs to complete it's sequence once"", 'started. This can cause the module to remain in Continuous mode after', 'enabled rather than go back to Startup mode as required.', '', 'The correction here is to monitor for disable events that occur during', 'SHA processing and hold the `main_sm` disabled until processing has', 'completed. This forces the SM to return to Idle before proceeding.', '', 'If such stalls occur in the `main_sm` the rest of the core stalls as', 'well thanks to backpressure on the FIFOs', '', '**Lingering SHA Outputs**', '', 'If SHA processing were instantaneous, a disable event would clear the', '`esfinal` FIFO, and this FIFO would remain clear after re-enablement.', 'However if a disable event occurs during SHA processing, this ongoing', 'seed conditioning will continue, a possibly end up in the output FIFO.', '', 'For consistency and verifiability, these core now monitors for these', '""stale"" seeds, snd flushes them at the input of the `esfinal` FIFO.', '', '**Configuration Change During SHA processing**', '', 'The core can toggle between bypass and non-bypass mode while disabled.', 'Since the core does not respond to disable pulses immediately, the', 'SHA3 block may also have inputs stalled waiting to be added to a', 'following seed.', '', 'Verification assumes that any 64-bits gathered in conditioning mode', 'will be instantly loaded into the conditioner, and will become part', 'of any following seed.  However if the conditioner stalls for processing', 'and the core is reconfigured the seed could be re-rerouted to the', 'bypass FIFO.', '', 'This mostly presents a big challenge for verification, However', 'maintainin gconsistency in this data-flow modele will help prevent', 'potential security issues.  This scenario merits a few changes:', '', '1. The Pre-conditioning FIFO is now reserved for only conditioning data.', 'This lets the verification environment know that once any 64-bit word', 'has been submitted to the SHA3 engine, that word can considered already', 'aborbed regardless of delays.  Bypass data is now picked up directly at', 'the PostHT FIFO', '', '2. Because many registers control the selection of bypass mode, the', 'signal `es_bypass_mode` is now a register which is only latched at', 'enable time.  This prevents misrouting of RNG data dues to transients', 'in configuration', '', '**Non-Blocking Bypass FIFO**', '', 'The Bypass FIFO can block the rest of the pipeline when in bypass mode', 'for its own unique reasons.  If the bypass health-test window is larger', 'than a seed (or just a non-integer multiple of a seed), the Bypass FIFO', 'can become full before a full HT window.  Since bypass mode only', 'generates one seed per enable, these FIFO can also become full once', 'this single seed in generated.  For these reasons the Bypass FIFO is', 'left non-blocking.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",7.0,1.0,4.0,8.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,131.0,55.0,35.0,1.0,9.0,2.0,60.0,42.0,0.0,103.0,1.0,16.0,2.0,0.0,6.0,1.0,0.0,4.0,1.8333334,0.0,0.13592233,0.0,0,0.0,1.0,0.0,0.0,0.0
14795,1,56,c5d8f21c077a99996589ef8189ef7b591251025d,"['[chip dv] Conditionally drive the default interfaces', '', 'The interfaces driven by default are the to the dedicated', 'IOs, external clocks source and the SW strap interface. All these', 'are removed. The external clock source interface and the', 'SW strap interface are driven in the base test sequence', 'class only if plusargs are set. The default pulls with `ios_if`', 'continue to remain (will be revisited in future).', '', 'The previous commit detangled the external clock source from a', 'legacy chip_rst_if instance by using a dedicated instance in', 'chip_if (called ext_clk_if). This new interface is now used to', 'drive the external clock source. Most tests do not need it, since', 'clocks are provided internally by the AST.', '', 'The ext_clk_if drove the chip pin IO6 be default, causing the', 'IO to get locked out of other usages. This commit fixes that', 'by only conditionally enabling it, via a plusarg (+chip_clk_source).', 'The side effect of this is - the legacy clk_rst_if which used', 'the pin IO6 as its (passive) clock port no longer had an active', 'clock to monitor, causing a widespread breakage. As it turns out,', 'the interface cfg.clk_rst_vif (i.e. the legacy clk_rst_if instance)', 'is used by several tests (including the base classes) to wait for', 'clocks. With an active clock no longer present, the wait_clk()', 'invocation ended up hanging.', '', 'To fix this, the clock port of the legacy clk_rst_if was left', 'unconnected, and the clock port was made active so that the', 'wait_clks() invocation worked again. Now the issue with that is', 'tests are waiting on clocks that is not even used. This is ok for', 'now becuase tests were waiting for posedges of the external clock', 'attached to IOC6, which was unused as well!', '', 'The other issue was with the XBAR UVM env which replaces the', 'chip env when `xbar_mode` is active. It requires the reset', 'to the chip to be driven using the legacy clk_rst_if instance.', 'This is fixed in the testbench.', '', 'This commit also fixes other interfaces that were driving the', 'chip IOs by default in the base sequence, including the SW strap', 'interface which is not condition on bootstrap being enabled (it', 'will also be refactored in a future commit).', '', 'In addition, this commit adds chip_if::disconnect_all_interfaces()', 'method as a convenience to disconnect everything from the chip', 'IOs in one shot.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",23.0,1.0,2.0,9.0,TRUE,"['other', 'source']",6.0,5.0,5.0,0.0,0.0,118.0,66.0,43.0,21.0,4.0,4.0,58.0,2.0,11.0,112.0,2.0,9.0,0.0,0.0,9.0,0.0,0.0,3.0,2.0,1.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
14798,1,12,85600eec69b9c79423fbb93a3b186f3e953ca729,"['[dv/otp_ctrl] Sec_cm test update', '', 'This PR update otp_ctrl_sec_cm test after design moves prim_otp alerts', 'to the OTP_CTRL standard wrappers.', 'With this movement, we need to slightly change the testbench because:', '1). prim_otp module output to a separate alerts.', ""2). prim_otp module's alert only bypass OTP_CTRL, it does not create any"", '  actual error.', '3). tl_integrity error coming from prim_otp module will only bypass', '  OTP_CTRL as well.', '4). LC_gate module will output to a different alert output.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",16.0,1.0,2.0,9.0,FALSE,['source'],4.0,4.0,4.0,0.0,0.0,99.0,47.0,16.0,4.0,14.0,5.0,24.0,10.0,1.0,126.0,1.0,22.0,9.0,1.0,20.0,1.2222222,1.0,10.0,1.2857143,1.0,0.8947368,1.0,0,0.0,1.0,0.0,0.0,0.0
14812,1,22,b6f1ac7835b81041dd7e1241efe5c0a4b74ef001,"['feat(kmac): Allow ENTROPY SEED update after REGWEN off', '', '_Related Issue: https://github.com/lowRISC/opentitan/issues/14902 _', '', '`ENTROPY_SEED[i]` is being used to issue LFSR seeds in the SW entropy', 'mode. The updating of the seeds is one-time event. After the first', 'update, SW is not permitted to change the seeds.', '', 'The CSRs were also blocked by `CFG_REGWEN`. If SW clears the', '`CFG_REGWEN` before it updates the seeds, the SW is not able to update', 'the seeds again until reset.', '', 'This commit releases the restriction. It allows the `ENTROPY_SEED[i]`', 'can be updated afer the SW clearing of `CFG_REGWEN`.', '', 'Signed-off-by: Eunchan Kim <eunchan@opentitan.org>']",16.0,1.0,2.0,9.0,TRUE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,10.0,26.0,0.0,5.0,0.0,0.0,7.0,1.0,0.0,73.0,1.0,10.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,0.0,0.56164384,0.0,0,0.0,1.0,0.0,0.0,1.0
14813,1,67,bf9bd4a1f1cbd0a2ba7645106df7e1dea5e2a678,"['[chip, dv] Fix chip_sw_keymgr_key_derivation', '', 'Addressed #14835', 'fixed SW and SV key version mismatch', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",11.0,1.0,2.0,9.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,4.0,0.0,4.0,1.0,0.0,11.0,0.0,0.0,7.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.85714287,1.0,0,0.0,1.0,0.0,0.0,0.0
14814,1,12,eb071dc3bfb4a4de51329990ebe78ac4b54d4578,"['[dv/kmac] Entropy_refresh sequence', '', 'This PR moves the entropy_refresh sequence from V3 to V2 stage, and', 'implement the logic to clear the hash_cnt and add threshold to the', 'hash_cnt.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",12.0,1.0,2.0,9.0,FALSE,"['source', 'other']",8.0,4.0,5.0,1.0,0.0,77.0,26.0,12.0,0.0,5.0,1.0,183.0,116.0,17.0,73.0,0.0,1.0,1.0,0.0,0.0,1.0,0.0,3.0,5.7586207,4.1764708,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
14817,1,32,c9132d3d19be0621e1da5ec5e5e0373882f6135e,"['[dv,flash_ctrl] lc_ctrl mubi input test', '', ' - Add not equal match to mem_bkdr_read_check', ' - Add a new test to drive lc_ctrl inputs with invalid value', ' - Add sw disable mode to flash_ctrl_disable test', ' - Add mubi rand to flash_ctrl_disable test and flash_ctrl_connect test', ' - Update testplans', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",4.0,6.0,2.0,9.0,FALSE,"['source', 'other']",12.0,5.0,8.0,1.0,0.0,241.0,40.0,27.0,3.0,22.0,5.0,168.0,82.0,10.0,65.0,2.0,2.0,4.0,1.0,0.0,1.0,1.0,15.0,2.108108,2.4,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14819,1,9,b1cc27a98e2c21dbe93aceca6f1c34e0da852ac7,"['[otbn,dv] Fix OTBN block level tests for xlm', '', 'Signed-off-by: Canberk Topal <ctopal@lowrisc.org>']",14.0,1.0,2.0,9.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,2.0,3.0,0.0,0.0,0.0,0.0,55.0,18.0,10.0,53.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.2222222,1.4,0.2857143,0.0,0,0.0,1.0,0.0,0.0,0.0
14830,1,48,85057ad934a7e13fd28ed4f142fc943259f328a6,"['[otbn, dv] Added a testcase to verify *_STACK.ADDR.INTEGRITY', '', 'This commit adds a new testcase called otbn_stack_addr_integ_chk to', 'verify OTBN.CALL_STACK.ADDR.INTEGRITY and OTBN.LOOP_STACK.ADDR.INTEGRITY', 'countermeasures.', '', 'Signed-off-by: Prajwala Puttappa <prajwalaputtappa@lowrisc.org>']",10.0,1.0,5.0,8.0,FALSE,"['source', 'other']",5.0,4.0,2.0,1.0,0.0,142.0,2.0,10.0,0.0,6.0,0.0,10.0,3.0,1.0,54.0,2.0,1.0,3.0,1.0,0.0,1.0,2.0,10.0,1.0,2.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14842,1,67,f4a8a3af6ec38c27fc0ec7a57ec29d962d2c75e5,"['[spi_device/dv] Update spi agent for CSB', '', 'Update agent to be able to control CSB via an item, rather than just via', 'agent_cfg, so that we could start TPM seq across with flash seq, as they use', 'different CSB.', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",23.0,4.0,1.0,9.0,FALSE,['source'],7.0,1.0,7.0,0.0,0.0,64.0,24.0,5.0,3.0,9.0,0.0,25.0,7.0,1.0,29.0,2.0,1.0,0.0,0.0,3.0,0.0,0.0,3.0,1.1428572,1.0,0.5833333,1.0,1,0.0,1.0,0.0,0.0,0.0
14843,1,56,c968b398355afa9443eeff98a33bfd5e7ec845a0,"['[chip dv] Address bug 14882', '', 'Fixes #14882.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",11.0,0.0,2.0,9.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,8.0,6.0,2.0,0.0,0.0,0.0,56.0,2.0,0.0,8.0,0.0,9.0,0.0,0.0,3.0,0.0,0.0,1.0,1.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
14854,1,12,a00ce54bf6341a296c0d3864008487e0b65e5787,"['[dv/kmac] clean up void usage in predict function', '', 'This PR cleans up using `void` for ral predict function, instead I', 'should use `DV_CHECK`.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",14.0,3.0,2.0,9.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,8.0,5.0,3.0,0.0,0.0,0.0,180.0,113.0,17.0,72.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,5.2743363,3.3529413,0.33333334,0.0,0,0.0,1.0,0.0,0.0,0.0
14863,1,32,348e0a467f6b1f3993e3bf554a977299c28786a8,"['[flash_ctrl,dv] mem bus integrity tests', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",14.0,6.0,1.0,9.0,FALSE,"['source', 'other']",8.0,4.0,5.0,2.0,0.0,159.0,13.0,16.0,0.0,14.0,0.0,168.0,82.0,10.0,46.0,2.0,2.0,0.0,0.0,1.0,0.0,0.0,3.0,2.3428571,2.4,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14864,1,12,28d4235ed758eb8edc988e96a68f82fd0c68bb5f,"['[dv/kmac] Fix err_code regression error', '', 'This PR fixes err_code regression error because we removed the cycle', 'accurate model. Now we do not know which sha3 state from design so I', 'masked these bits when checking the readout value.', 'However, I will create some direct sequence test to make sure design', 'reflects the correct error bits regarding the sha3 states.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,2.0,1.0,9.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,48.0,26.0,9.0,3.0,3.0,4.0,177.0,110.0,17.0,70.0,0.0,1.0,1.0,0.0,17.0,1.0,0.0,3.0,5.2545457,3.3529413,0.31428573,0.0,0,0.0,1.0,0.0,0.0,0.0
14878,1,32,c4d76f7d41a4072a5d0a8e1da5634af66209a4b3,"['[chip,dv,i2c] add loopback mode to i2c agent', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",17.0,1.0,1.0,9.0,FALSE,"['source', 'other']",9.0,3.0,8.0,2.0,0.0,220.0,49.0,30.0,3.0,28.0,3.0,17.0,3.0,2.0,17.0,0.0,1.0,3.0,0.0,1.0,1.6666666,0.0,6.0,1.6666666,1.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
14879,1,56,b05a44082aadb68759622caa3d819296a9327042,"['[chip dv] Replace chip_if with individual interfaces', '', 'This commit starts replacing the individual interfaces', 'connected to the DUT in tb with the ones in chip_if.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>', '', '[dv, xbar_autogen] Minor update the topgen XBAR template', '', 'Create and connect the rst_n wire.', 'Use chip_if::clk_rst_if for driving reset in XBAR seqs.', '', 'Squashed with chip level pinout commit.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",9.0,1.0,1.0,9.0,FALSE,"['other', 'source']",35.0,7.0,34.0,0.0,0.0,684.0,818.0,203.0,202.0,42.0,81.0,46.0,14.0,11.0,110.0,2.0,9.0,2.0,0.0,38.0,1.5,0.0,35.0,3.5,1.3333334,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
14889,1,34,12e3dd9c231754fa533afbc8255a33b0e03bca5b,"['[pwrmgrr/|rstmgr] Moved fault_status regs into LC domain', '', 'Addresses #12284', '', 'Signed-off-by: Joshua Park <jeoong@google.com>', '', '[PWRMGR/RSTMGR/REG_TOP] This PR is a fix to resolve the issue in PR #12284.', '', 'Fault status registers, error detection logics, and alert propagation logics are moved to LC domain.', '', 'pwrmgr : clk_esc_i and rst_esc_ni are renamed to clk_lc_i and rst_lc_ni', 'rstmgr : clk_i and rst_ni on por domain are changed to lc domain except scanmode sync logic, LC rstmgr_ctrl, and sys rstmgr_ctrl', 'reg_top : 1. err_q generation logic is moved to LC domain', '          2. sync clock/reset are connected to corresponding registers', '', '     sync:', '            1. indicates the register needs to be on another', '               clock/reset domain. The value shown here should', ""               correspond to one of the module's clocks."", ""            2. It can be configured in hjson in the same way as 'async'"", '', 'DV files : clk_esc_i/rst_esc_ni are renamed to clk_lc_i and rst_lc_ni', '', 'Signed-off-by: Joshua Park <jeoong@google.com>', '', 'Moved alert_info back to POR domain', '', 'Moved alert_sender back to POR domain']",16.0,0.0,1.0,8.0,TRUE,"['source', 'other']",32.0,22.0,15.0,0.0,0.0,428.0,188.0,47.0,16.0,9.0,2.0,31.0,3.0,0.0,477.0,1.0,37.0,0.0,0.0,5.0,0.0,0.0,2.0,1.0,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,1.0
14890,1,4,e5c765423b0dd29a1df919cf44c604d0805d9f83,"['[otbn] Relax assertion for blanking of Adder Y', '', 'For `BN.SUBM` with `a >= b` (thus the result of Adder X has the carry', 'bit set), the result of Adder Y is not used, but it cannot be blanked', 'solely based on the carry bit (see issue #14603).', '', 'This commit relaxes the assertion that checks the blanking of Adder Y to', 'allow this case, and thereby fixes #14603.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",9.0,2.0,5.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,5.0,1.0,3.0,0.0,0.0,0.0,41.0,5.0,0.0,41.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,1.0,1.2,0.0,0.12195122,0.0,0,0.0,1.0,0.0,0.0,0.0
14897,1,30,d69661298dfff10fdd0772b3ca57cae497e130ed,"[""[ast] Add 'plusargs' to set Calibrated SYS clock to 70MHz"", '', 'Signed-off-by: Jacob Levy <jacob.levy@nuvoton.com>']",13.0,3.0,2.0,9.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,8.0,3.0,3.0,2.0,0.0,0.0,3.0,0.0,0.0,24.0,0.0,4.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.625,0.0,0,0.0,1.0,0.0,0.0,0.0
14899,1,34,ec81414ee206d73d50902a680316e67ee1a3b01d,"['[CDC/PRIM] Updated prim_fifo_sync and prim_fifo_async to avoid CDC in rdata', '', '- rdata_o is qualified with rvalid_o to avoid being used when rvalid_o is 0', '- This CDC error is found in #13834', '', 'Signed-off-by: Joshua Park <jeoong@google.com>', '', 'Reverted back prim_fifo_sync to reduce area increase', '', 'Added OutputZeroIfInvalid to support read domain qualification']",9.0,2.0,1.0,8.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,24.0,4.0,2.0,0.0,0.0,0.0,18.0,9.0,1.0,20.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,5.0,1.0,1.0,0.14285715,0.0,0,0.0,1.0,0.0,0.0,0.0
14900,1,13,bd23a1439ac86a0261a489f125071167cbc62655,"['Fix various typos in Markdown files', '', ""I started a pass through the repo's markdown files with `aspell`, but"", 'stopped at `hw/lint/doc/index.md`.', '', 'I used the command below, but note that it has a few deficiencies. For', ""one, `aspell` does not show the name of the file you're viewing. As a"", 'result, I sometimes found myself in vendored code or changelogs, which', ""should not be edited. Secondly, it's difficult to quit halfway through"", 'as it requires exiting from `aspell` N times.', '', ""    find . -name '*.md' -exec aspell check {} \\;"", '', 'After the initial upload, CI complained about trailing whitespace. I', 'ran the suggested command on the offending files.', '', '    util/fix_trailing_whitespace.py \\', '      doc/ug/directory_structure.md util/i2csvg/README.md', '', 'Signed-off-by: Dan McArdle <dmcardle@google.com>']",11.0,2.0,1.0,9.0,TRUE,"['doc', 'source']",36.0,23.0,1.0,0.0,0.0,70.0,71.0,0.0,0.0,0.0,0.0,39.0,4.0,5.0,49.0,3.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.5,1.2,0.5,0.0,0,1.0,1.0,0.0,0.0,0.0
14902,1,61,0646cccccb2482a73134f9097c93d43c4a8b1ecf,"['[flash_ctrl/dv] update the flash interrupt read handling', '', '- add better handling for flash that deposits data', '  too fast for interrupts to be practical', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",15.0,2.0,1.0,9.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,15.0,3.0,11.0,1.0,1.0,0.0,114.0,32.0,9.0,63.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.71875,1.1111112,0.11111111,0.0,0,0.0,1.0,0.0,0.0,0.0
14903,1,12,98be28c73e9599f1c3ebb98c9de5582199a61d06,"['[dv/common] Same csr outstanding test support multi ral', '', 'This PR fixes the same_csr_outstanding test to support multi-ral.', 'Previous code uses default virtual sequencer for the `tl_access` task,', 'which does not include the case where the model has more than one RAL.', 'Fix issue #14789', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",15.0,1.0,1.0,9.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,39.0,33.0,4.0,4.0,4.0,3.0,92.0,14.0,4.0,69.0,3.0,2.0,0.0,0.0,0.0,0.0,0.0,6.0,1.2857143,1.5,0.4057971,0.333333333,0,0.0,1.0,0.0,0.0,0.0
14912,1,40,04b62e40022da4d12d9715b713cb0d9bfb398022,"['[pwm/dv] Fix ENUMERR in DV environment', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",17.0,2.0,1.0,9.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,45.0,22.0,2.0,17.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,2.409091,2.0,0.05882353,0.0,0,0.0,1.0,0.0,0.0,0.0
14924,1,26,85ded644498db5ddfaf3ae680871c680941cd9c0,"['[dv/clkmgr] Add clib_rdy_i input', '', 'Randomize this input for clkmgr_frequency test sequence. When the input', ""is not MuBi4True clock frequency measurements won't run and"", 'measure_ctrl_regwen is set to 1.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",16.0,1.0,5.0,8.0,FALSE,['source'],3.0,3.0,3.0,0.0,0.0,38.0,5.0,5.0,1.0,5.0,0.0,18.0,4.0,5.0,39.0,1.0,6.0,0.0,0.0,4.0,0.0,0.0,2.0,1.25,1.0,0.9285714,1.0,0,0.0,1.0,0.0,0.0,0.0
14931,1,32,5fbaea1b6bf25f0213a16a24db66948e87428071,"['[flash_ctrl,dv] closed source regression fix', '', 'flash_ctrl_cov_if is located under cov directory.', 'When such module or dv component is used in env class, it', 'can cause compile error in closed source test.', 'Remove flash_ctrl_cov_if reference from env class.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",15.0,2.0,1.0,9.0,TRUE,"['source', 'other']",11.0,4.0,10.0,0.0,1.0,23.0,50.0,1.0,5.0,1.0,3.0,120.0,69.0,6.0,64.0,2.0,7.0,1.0,0.0,7.0,1.0,0.0,3.0,2.3623188,2.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14932,1,39,9cf8ab1e1d082418550bd5e78f10599344201fa0,"['[entropy_src/dv] Support complete backpressure', '', 'Testing the cs_aes_halt_req/ack port calls for improving backpressure', 'support in the entire entropy_src pipeline, as submitted in PR #14644.', 'These changes in turn actually simplify some of the timing subtleties', 'that have to be done in the DV scoreboard.  Some of the DV timing', 'hacks done prior to this commit no longer accurately predict', 'the timing of the entropy source.  Most notably, data samples', 'no longer linger in the RNG bit-select FIFO until another RNG', 'sample is recieved.', '', 'This commit also updates the assertion tweaks that need to be', 'done to support the backpressure changes.  This is because', 'there is another instance of prim_mubi4_sync that needs to be', 'relaxed when bad Mubi values are injected into the pipeline.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",20.0,5.0,4.0,8.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,10.0,30.0,0.0,8.0,2.0,0.0,136.0,53.0,22.0,63.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,3.0566037,2.5454545,0.61904764,1.0,0,0.0,1.0,0.0,0.0,0.0
14933,1,39,474d74afd1bad8b3edec2bf7ee9635bdbddc92be,"['[entropy_src/rtl] Provide backpressure on core FIFOs', '', 'The DV changes added in PR #14643 immediately revealed that there are', 'some gaps in the backpressure pipeline in the entropy_src core, and', 'that stalls from the cs_aes_halt_ack can cause entropy to be dropped', 'before it gets SHA conditioner, which could lead to poor entropy', 'outputs if enough entropy is dropped.', '', 'This PR corrects the problem by applying consistent backpressure', 'throughout the entropy_src data processing chain.  With a', 'long enough delay entropy can be stalled all the way back at the', 'RNG input. Even if the external RNG source does not support', 'backpressure, this is fine because entropy dropped at the is not', 'counted when calculating the number of inputs gathered to create', 'the output seeds.', '', 'Applying backpressure all the way back to the RNG input also helps', 'for verification, as the test environement does support backpressure', 'at this interface.', '', '-----', '', 'This commit also manipulates the timing of the internal enable', 'signals, as the new backpressure changes introduce one timing wrinkle.', 'Since RNG bit-select mode introduces an additional packer fifo stage', 'this creates a one cycle delay that comes and goes whether the RNG', 'bit select fifo is enabled, which can cause dropped samples at', 'disable time, and these particular samples are difficult to handle in', 'verification.  Therefore the enable/disable signal for most of the core', 'is delayed by one additional clock cycle.', '', 'This delayed enable signal is only used by processing stages after the', 'RNG bit select FIFO (which is most of the core).  Inputs to the', 'bit-select and RNG input FIFOs use separate enable signals.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>', 'Co-authored-by: Mark Branstad <mark.branstad@wdc.com>']",19.0,0.0,5.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,144.0,102.0,23.0,1.0,12.0,4.0,6.0,0.0,0.0,102.0,1.0,16.0,0.0,0.0,6.0,0.0,0.0,2.0,0.0,0.0,0.12745097,0.0,0,0.0,1.0,0.0,0.0,0.0
14934,1,26,779e8f1b895f14f2f12d2a2bdcb5fef39a418472,"['[dv,top,jtag_mem] Fix chip_jtag_mem_access test', '', 'This test occasionally times-out. Make it take a more predictable amount', 'of time by explicitly setting the number of accesses, and randomizing', 'the addresses.', '', 'Fixes #14654', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",11.0,2.0,1.0,9.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,25.0,22.0,0.0,2.0,4.0,1.0,13.0,1.0,0.0,58.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,3.0,1.0,0.0,0.33333334,0.0,0,0.0,1.0,0.0,0.0,0.0
14935,1,61,3fef5173c38588a050a1e7bc062e90719b40a8a0,"['[sensor_ctrl/clkmgr] update both to use mubi ast_init_done', '', '- fixes #14724', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",20.0,1.0,1.0,9.0,FALSE,"['source', 'other']",15.0,12.0,8.0,0.0,0.0,100.0,82.0,2.0,10.0,1.0,1.0,9.0,2.0,0.0,476.0,1.0,37.0,0.0,0.0,9.0,0.0,0.0,2.0,1.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
14940,1,61,c2205162dd645326801e649269e7fa8a8504a94e,"['[top/dv] Update dv / test to work with ast usb calibration', '', '- companion commmit to #14618', '- we now have the option to do a ""fast"" sof calibration,', '  since otherwise the system would just sit around for 20ms.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>', '', 'update xdc to make sure usbdev clock is async from its root', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",17.0,4.0,1.0,9.0,FALSE,"['other', 'source']",15.0,10.0,8.0,0.0,0.0,53.0,38.0,1.0,1.0,4.0,2.0,3.0,0.0,0.0,475.0,14.0,37.0,0.0,0.0,8.0,0.0,0.0,2.0,0.0,0.0,1.0,0.071428571,0,0.0,1.0,0.0,0.0,1.0
14944,1,4,1088e5c9ddc32aa70dc10e591a7323e4574995ef,"['[otbn,rtl] Ignore bignum `rd` indirect error on call stack error', '', 'Prior to this commit, a `BN.LID` where the index of `rd` comes from an', 'empty call stack would raise an illegal instruction error (through the', 'internal bignum `rd` indirect error) if the index of `rd` exceeded 31.', 'Whether an illegal instruction error was raised or not would depend on', 'the residual value in the empty call stack.  Because call stack values', 'are not reset, this could be physically random or residual charge from', 'an earlier run (in silicon) or unknown (in RTL simulation).  Therefore,', 'the illegal instruction error would be uncorrelated with the current', 'program, which should be avoided.  This scenario already raises a call', 'stack error, so the instruction is not committed.', '', 'This problem can be reproduced by running the `bnlid-2.s` test program,', 'which is run as part of the `otbn_multi_err` test.', '', 'This commit fixes the described problem by ignoring bits [31:5] of the', 'index of `rd` when a call stack error occurs.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",12.0,1.0,5.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,86.0,19.0,1.0,140.0,3.0,6.0,0.0,0.0,2.0,0.0,0.0,1.0,1.6315789,1.0,0.114285715,0.666666667,1,0.0,1.0,0.0,0.0,0.0
14945,1,22,8d1849cbdc4b1302cda220c56011b73a6ad3f1b1,"['fix(flash): remove generic reference', '', 'This commit removes generic references outside of if PrimGeneric', 'statement. These codes blocked partner dv elaboration.', '', 'The codes are already in https://cs.opensource.google/opentitan/opentitan/+/master:hw/ip/flash_ctrl/dv/tb/tb.sv;l=299;bpv=1', '', 'Signed-off-by: Eunchan Kim <eunchan@opentitan.org>']",15.0,1.0,1.0,9.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,0.0,7.0,0.0,0.0,0.0,1.0,8.0,0.0,3.0,61.0,1.0,7.0,0.0,0.0,7.0,0.0,0.0,1.0,0.0,1.0,0.016393444,0.0,0,0.0,1.0,0.0,0.0,0.0
14947,1,13,b73727cd502c1a66545c7f84d7861a1474342963,"['Fix common typos of ""partition""', '', 'I ran the following commands to make these changes:', '', '    git sed paritition partition', '    git sed Paritition Partition', '    git sed parition partition', '    git sed partitition partition', '', 'Signed-off-by: Dan McArdle <dmcardle@google.com>']",18.0,1.0,1.0,9.0,TRUE,"['other', 'source']",8.0,6.0,2.0,0.0,0.0,11.0,11.0,2.0,2.0,0.0,0.0,46.0,14.0,2.0,54.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,3.5,1.0,0.5,0.0,0,0.0,1.0,0.0,0.0,1.0
14949,1,30,2258e3c758340097b28a63ea5914362c6d55663b,"['[ast/sensor_ctrl] Turn ast_init_done_o to Mubi and remove flash/otp alerts from AST', '', 'Signed-off-by: Jacob Levy <jacob.levy@nuvoton.com>']",23.0,6.0,1.0,9.0,FALSE,"['source', 'other']",10.0,7.0,7.0,0.0,0.0,48.0,357.0,22.0,65.0,3.0,52.0,5.0,4.0,0.0,474.0,1.0,20.0,0.0,0.0,5.0,0.0,0.0,1.0,1.0,0.0,0.6530612,0.0,0,0.0,1.0,0.0,0.0,1.0
14951,1,12,044666d48e2d86ac831c377bdf4d23849519be33,"['[dv/alert_handler] Add a direct sequence to enhance ping mechanism', '', 'This PR is based on issue #14556 where it is hard to hit the timing', 'corner case in the current mask setting.', 'To be able to cover this case faster, in block level I create a direct', 'sequence test to simulate the chip level scenario but force the', '`wait_cyc_mask_i` to a much smaller value.', 'This will increase the chance of finding the corner case like issue #14556.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",10.0,3.0,4.0,8.0,TRUE,"['source', 'other']",14.0,8.0,8.0,2.0,0.0,268.0,6.0,36.0,0.0,40.0,0.0,42.0,4.0,0.0,13.0,1.0,1.0,0.0,0.0,4.0,0.0,0.0,7.0,1.0,0.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14954,1,32,96923417d1822da220ac564776e481e2e503ea1f,"['[flash_ctrl,dv] flash disable test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>', '', '[flash_ctrl,dv] flash disable test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",19.0,3.0,1.0,9.0,FALSE,"['other', 'source']",11.0,5.0,9.0,1.0,0.0,215.0,39.0,21.0,1.0,31.0,5.0,168.0,82.0,10.0,63.0,2.0,2.0,4.0,0.0,1.0,1.25,0.0,9.0,2.3623188,2.4,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14959,1,22,620c8c0c07dc0ab05448c0e1ad707d82072f58da,"['fix(kmac): Not advance the ErrChk FSM in error cases', '', '_Related Issue: https://github.com/lowRISC/opentitan/issues/14470 _', '', ""The `kmac_errchk` module reports errors in case of SW's mis-config/"", 'mis-control. When the module detects any errors, `kmac_errchk` blocks', 'the SW command and report via **ERR_CODE**.', '', 'However, the module has advanced to the next state internally. The', 'internal FSM inside the `kmac_errchk` is to track the external and check', 'the correctness.', '', 'In this commit, the `kmac_errchk` stops moving to the next state in case', 'of `block_swcmd` occurs.', '', 'It is best to add the block condition in the `always_ff` of the `st`.', 'However, the sparse FSM coding style prevents it from adding the latch', 'enable condition. The issue', 'https://github.com/lowRISC/opentitan/issues/14631 has been created to', 'enhance the macro and the flop module.', '', 'Signed-off-by: Eunchan Kim <eunchan@opentitan.org>']",9.0,0.0,5.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,11.0,1.0,6.0,0.0,2.0,0.0,48.0,13.0,0.0,16.0,1.0,1.0,0.0,0.0,11.0,0.0,0.0,1.0,1.0769231,0.0,0.375,1.0,1,0.0,1.0,0.0,0.0,0.0
14960,1,61,94d650983c4bbc06ea6bd84f84aa7b2c27280241,"['[flash_ctrl] fix is_fatal connection', '', 'follow-up to #14744', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",18.0,4.0,1.0,9.0,TRUE,"['source', 'other']",3.0,3.0,2.0,0.0,0.0,3.0,3.0,0.0,0.0,0.0,0.0,12.0,0.0,0.0,140.0,0.0,20.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,0.84158415,0.0,0,0.0,1.0,0.0,0.0,1.0
14965,1,26,9a38e6fd398e94f7f82fee9405358176fe6ab3fb,"['[dv,chip_sw] Add all_escalation_resets_test', '', 'This supersedes the pwrmgr and rstmgr escalation reset tests, and replaces', 'the clkmgr_escalation_reset test. In addition, it tests most other ip instances.', '', 'This test is run with 60 reseeds: it is trying to cover close to 50 different', 'possible IPs, so that number may need to be even larger.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",16.0,0.0,4.0,8.0,FALSE,"['source', 'other']",16.0,7.0,10.0,3.0,0.0,1180.0,15.0,24.0,0.0,24.0,0.0,35.0,5.0,11.0,280.0,14.0,12.0,1.0,0.0,37.0,1.0,0.0,8.0,1.5,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14966,1,32,8e6df20469136f9697000a39fc6549f6010c6561,"['[flash_ctrl,dv] Enable random device param for all tests', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",21.0,4.0,1.0,9.0,FALSE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,13.0,0.0,0.0,0.0,1.0,0.0,30.0,20.0,0.0,28.0,2.0,2.0,0.0,0.0,0.0,0.0,0.0,2.0,1.35,0.0,0.71428573,1.0,0,0.0,1.0,0.0,0.0,1.0
14967,1,32,b88d8cc4e48dd8fc769cf4d8ffead2f1581f3c3f,"['[flash_ctrl,dv] regression fix', '', 'following regression failures are fixed', '- flash_ctrl_mp_regions', '  add local function to access local region_cfg db', '- flash_ctrl_derr_detect', '  reset tb mem model (for last-mile-sb) before multiple', '  test runs', '  increase txn number to guarantee at least one double bit error', '- flash_ctrl_mid_op_rst', '  remove diable fork having csr thread', '- Other misc clean up', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",20.0,1.0,5.0,8.0,TRUE,"['other', 'source']",8.0,2.0,7.0,0.0,0.0,41.0,27.0,3.0,2.0,2.0,0.0,153.0,76.0,10.0,36.0,2.0,2.0,1.0,0.0,0.0,1.0,0.0,4.0,1.5657895,2.4,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14968,1,32,151e4062e1348b5c01854ec8404b1174e159c363,"['[flash_ctrl,dv]Add covergroups for newly added features', '', 'This PR added covergroups for follwoing features as part of', 'addression issue #14527', '', '- Flash instruction execution enable', '- RMA entry without flash initialization', '- Adjust rd_err sampling point', '', 'Other features can be checked by code coverage.', '', 'Also moved flash_ctrl_dv_if to flash_ctrl_cov_if', 'as part of covarege code clean up.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",23.0,0.0,5.0,8.0,TRUE,"['source', 'other']",13.0,5.0,11.0,0.0,0.0,241.0,156.0,23.0,18.0,6.0,5.0,151.0,76.0,10.0,62.0,2.0,7.0,24.0,0.0,7.0,3.0833333,0.0,23.0,2.3432837,2.4,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
14973,1,9,ffc7b06ceabf85e53f8dc84cc5319e3a70bc3f62,"[""[otbn,dv] Add RegFile we_err's to bad_internal_cg"", '', 'Signed-off-by: Canberk Topal <ctopal@lowrisc.org>']",14.0,3.0,4.0,8.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,21.0,3.0,0.0,0.0,0.0,0.0,49.0,14.0,2.0,46.0,0.0,1.0,0.0,0.0,2.0,0.0,0.0,1.0,2.4285715,2.0,0.19565217,0.0,0,0.0,1.0,0.0,0.0,0.0
14982,1,40,e8a79ceefb60cccdf7d20007941d5096c5141ddb,"['[lc_ctrl] Fix for unconnected WE checker on tap side', '', 'This integrity error remained unconnected because initially the reg_top', 'only checked for bus integrity errors (and the TAP side does not support', 'that). However, since we now also have WE checkers inside the reg_top,', 'this signal should be connected for the TAP side also.', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",16.0,3.0,1.0,9.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,17.0,13.0,3.0,1.0,0.0,0.0,20.0,13.0,4.0,70.0,0.0,11.0,0.0,0.0,7.0,0.0,0.0,1.0,2.6153846,3.5,0.71428573,0.0,0,0.0,1.0,0.0,0.0,0.0
14989,1,61,05efad117b9256ca0fa7f467d33d86c6e5fb6956,"['[prim] Patch up design to help with coverage', '', 'fixes #14700', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",12.0,3.0,1.0,9.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,20.0,12.0,3.0,0.0,1.0,0.0,17.0,12.0,0.0,8.0,0.0,3.0,4.0,0.0,0.0,1.75,0.0,3.0,1.25,0.0,0.875,0.0,0,0.0,1.0,0.0,0.0,0.0
14990,1,61,be7c99c92dfbcb73070abefe1b3b2b380223353a,"['[flash_ctrl] Properly error bus access during disable', '', '- fixes #14616', '- previously, when flash was disabled, an access to the program', '  read fifos would hang.', '- this update makes it so the accesses error back properly.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",17.0,3.0,1.0,9.0,FALSE,"['source', 'other']",6.0,3.0,4.0,0.0,0.0,90.0,21.0,10.0,4.0,4.0,0.0,12.0,1.0,0.0,139.0,0.0,20.0,0.0,0.0,8.0,0.0,0.0,1.0,1.0,0.0,0.90163934,0.0,0,0.0,1.0,0.0,0.0,1.0
14991,1,61,8b517f2b759fb613b136742f887d2de627197f8e,"['[top/dv] Patch up CI failures', '', '- The number of alerts now exceed 64, so the previous structure', '  for alert dumps is no longer sufficient.  This should be', '  further improved in the future.', '', '- Swap the order of prim_fatal and prim_recov alerts to match what', '  was defined in the hjson for flash.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",13.0,4.0,1.0,9.0,FALSE,"['source', 'other']",4.0,4.0,2.0,0.0,0.0,74.0,35.0,0.0,0.0,0.0,0.0,12.0,0.0,0.0,138.0,0.0,20.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,0.83838385,0.0,0,0.0,1.0,0.0,0.0,1.0
14992,1,30,620a6bdc349149394c98ed7a9dec3215e5f480ee,"['[AST] USB Clock Calibrate Test Supports', '', 'Signed-off-by: Jacob Levy <jacob.levy@nuvoton.com>']",1.0,5.0,4.0,8.0,FALSE,"['source', 'other']",8.0,5.0,4.0,0.0,0.0,265.0,63.0,17.0,2.0,19.0,3.0,6.0,4.0,0.0,48.0,1.0,20.0,1.0,0.0,3.0,1.0,0.0,2.0,1.0,0.0,0.75,0.0,0,0.0,1.0,0.0,0.0,1.0
14993,1,67,05c9debf344478582365763bf50db54ac527c8c0,"['[spi_device/dv] Fix regression failures', '', '1. fix spi_device_abort - clear fifo when abort occurs', '2. fix spi_device_bit_transfer - simplify it to send less than 7 bit for partial byte', 'and check the RX part data', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",16.0,3.0,1.0,9.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,12.0,3.0,4.0,1.0,1.0,0.0,113.0,44.0,8.0,45.0,2.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,2.1363637,1.25,0.6666667,1.0,1,0.0,1.0,0.0,0.0,0.0
14996,1,26,d368ffd8d8e3d61751efee7b46bb2d724feec45b,"['[dv/sensor_ctrl] Fix alert for WE_ONEHOT_ERROR assertion', '', 'Fixes #14735', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",7.0,4.0,1.0,9.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,9.0,0.0,0.0,25.0,0.0,6.0,0.0,0.0,2.0,0.0,0.0,1.0,0.0,0.0,0.04,0.0,0,0.0,1.0,0.0,0.0,0.0
15003,1,67,4d3449f83a4f8b7ae2ab763ad4d9d43ef6f5fb47,"['[spi_device/dv] Fix spi_device_tx_async_fifo_reset', '', 'Updated scb to reset tx_word_q when receiving `rst_txfifo`', 'Fixed seq that sets pointers to 0.', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",22.0,2.0,5.0,8.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,5.0,4.0,0.0,1.0,0.0,0.0,113.0,44.0,8.0,44.0,1.0,1.0,1.0,0.0,0.0,1.0,0.0,3.0,2.1363637,1.25,0.65909094,1.0,1,0.0,1.0,0.0,0.0,0.0
15004,1,40,fd74330200b33a4f86aed310b7db556e92cb1402,"['[top] Add a SV enum for enumerating alerts', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",13.0,3.0,1.0,9.0,FALSE,"['other', 'source']",2.0,2.0,1.0,0.0,0.0,132.0,0.0,2.0,0.0,2.0,0.0,1.0,0.0,0.0,70.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.4,0.0,0,0.0,1.0,0.0,0.0,1.0
15008,1,40,88829b65a0960271121209f996ce47ceeff71882,"['[flash_ctrl] Use comportable channels for alerts emanating from prim_flash', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",11.0,3.0,4.0,8.0,FALSE,"['source', 'other']",37.0,20.0,21.0,0.0,0.0,2670.0,2115.0,394.0,321.0,84.0,8.0,16.0,1.0,3.0,471.0,2.0,37.0,0.0,0.0,17.0,0.0,0.0,1.0,1.0,1.0,0.5531915,0.0,0,0.0,1.0,0.0,0.0,1.0
15010,1,67,94febdbe378603da3cbe5fd12d9fdd77b2f819c6,"['[dv] Fix CSR sequence with shadow regs', '', 'Disabled TL abort for shadow reg.', '', ""if there is any shadow reg, we shouldn't abort TL access, otherwise, it may do only one"", 'write to the shadow reg, which may cause an unexpected recoverable error.', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",16.0,2.0,5.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,13.0,2.0,2.0,0.0,1.0,1.0,91.0,14.0,4.0,68.0,3.0,2.0,0.0,0.0,0.0,0.0,0.0,5.0,1.2857143,1.5,0.29411766,0.333333333,1,0.0,1.0,0.0,0.0,0.0
15011,1,4,6d7e5dd10741acda2fe7b8ab16cb48a4d4fe97fa,"['[otbn,rtl] Fix `BAD_DATA_ADDR` unknown on pop from empty call stack', '', 'Prior to this commit, when a load or store used the call stack as', 'address and the call stack was empty, that may or may not result in a', '`BAD_DATA_ADDR` error depending on the residual value in the empty call', 'stack.  However, a value popped from an empty stack is by definition', 'undefined and can thus not be decided as bad data address.  Furthermore,', 'this was problematic in most RTL simulators, where an empty call stack', 'that has never been pushed contains an unknown (X) value, so the', '`BAD_DATA_ADDR` error bit became unknown.  This is described in more', 'detail in #13641.', '', 'These problems can be reproduced with the `bnlid-1.s` test program,', 'which is run as part of the `otbn_multi_err` test.', '', 'This commit fixes these problems by explicitly *not* setting the', '`BAD_DATA_ADDR` error bit when a load or store uses the call stack as', 'address and the call stack is empty.  It therefore fixes #13641.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",11.0,1.0,5.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,24.0,1.0,8.0,0.0,3.0,0.0,86.0,19.0,1.0,139.0,2.0,6.0,0.0,0.0,2.0,0.0,0.0,1.0,1.6315789,1.0,0.107913665,0.5,1,0.0,1.0,0.0,0.0,0.0
15019,1,4,07159d5952ab29f981950c72e289846e1389a2d7,"['[otbn,rtl] Separate wipe value of last WDR and ACC register', '', 'Prior to this commit, WDR[31] and the ACC register had the same value', 'after secure wipe (#14324).  This commit fixes #14324 by extending the', 'secure wipe by one cycle, so that WDR[31] is now wiped in the cycle', 'before the ACC register is wiped.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",18.0,0.0,5.0,8.0,FALSE,"['other', 'source']",3.0,3.0,2.0,0.0,0.0,26.0,12.0,10.0,0.0,0.0,0.0,36.0,18.0,0.0,100.0,2.0,1.0,0.0,0.0,3.0,0.0,0.0,2.0,1.6923077,0.0,0.2972973,0.5,1,0.0,1.0,0.0,0.0,1.0
15020,1,67,76ce9ec3a0e37046b306b23eb4a982e8e856d5fe,"['[chip, dv] Test chip_sw_lc_ctrl_key_div', '', 'Enabled `chip_sw_keymgr_key_derivation_vseq` to run in PROD state', 'and checked another key_div is used in the advance operation', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",16.0,1.0,5.0,8.0,FALSE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,26.0,1.0,1.0,0.0,3.0,0.0,11.0,0.0,0.0,277.0,13.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,0.8333333,1.0,1,0.0,1.0,0.0,0.0,1.0
15044,1,67,fc393b28ef56787819d848da95061ac7eabe5661,"['[spi_device/dv] Update scb to check upload related CSRs', '', 'Scb updates:', '1. Added checker for upload interrupt and upload status CSRs', '2. Consolidated 2 types of queue for upload cmd/addr', '3. Aligned with design change #14640 that last_read_addr is only updated in', 'flash mode', '', 'Minor sequence updates', '1. Use a separate thread to read upload data and clear busy bit. Another', 'thread to drive SPI command and wait for busy to clear', '2. Skip reading upload status unless there is an upload interrupt, so that scb', ""doesn't need to model upload status cycle accurately"", '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",21.0,0.0,5.0,8.0,FALSE,['source'],4.0,2.0,4.0,0.0,0.0,109.0,93.0,15.0,11.0,9.0,7.0,111.0,42.0,8.0,43.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,4.0,2.3333333,1.25,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
15045,1,56,fe8a53a299d244d254b4a80eb83d8747d4c046a4,"['[flash_ctrl dv] Reorg flash_ctrl_mem__if bind', '', 'This commit moves the `flash_ctrl_mem_if` bind to the', 'testbench under the prim_impl generate block, becuase', 'its a core testbench component and not an SVA component.', '', 'The closed repo will then have a similar change, except', 'the bind point will be at the ""real"" flash bank hierarchy.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",11.0,1.0,5.0,8.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,24.0,27.0,0.0,0.0,2.0,1.0,8.0,0.0,3.0,58.0,1.0,8.0,0.0,0.0,7.0,0.0,0.0,1.0,0.0,1.0,0.2,0.0,0,0.0,1.0,0.0,0.0,0.0
15048,1,32,43357f60f09148546b10334e8a9a7a402a32b11d,"['[flash_ctrl,dv] DV AI update', '', '- Address #12820', '- Add jtag / ast io connectivity test', '- Add random flash_ctrl.init csr assert to rma test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",20.0,0.0,4.0,8.0,FALSE,"['source', 'other']",6.0,3.0,4.0,1.0,0.0,121.0,14.0,12.0,1.0,11.0,2.0,105.0,64.0,6.0,42.0,2.0,1.0,0.0,0.0,1.0,0.0,0.0,2.0,2.328125,1.5,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
15049,1,40,a836c21da9116be160a50553ac41b645c8b81a33,"['Update lowrisc_ibex to lowRISC/ibex@37745c5c', '', 'Update code from upstream repository', 'https://github.com/lowRISC/ibex.git to revision', '37745c5c729110d0cde2c8fb1c9c0e7365feea0f', '', '* [lint] Make case statements unique case (Michael Schaffner)', '* [dvsim] Make sure results_html_name key is defined (Michael', '  Schaffner)', '* [testplan] Align milestone/stage terminology (Michael Schaffner)', '* [dv] Double timeout for an RTL run in regression flow (Greg', '  Chadwick)', '* [dv,pmp] Minor fixes to PMP full random test (Marno van der Maas)', '* Update google_riscv-dv to google/riscv-dv@68e3bca (Marno van der', '  Maas)', '* [dv] Stop write PMP CSR routine when using full randomization (Marno', '  van der Maas)', '* Bring back +disable_cosim to instead de-escalate fatal to info', '  (Harry Callahan)', '* Remove the final cosim flags from core_ibex uvm environment (Harry', '  Callahan)', '* Change method to locate ibex root to relative paths (Harry Callahan)', '* [dv] Use lowRISC IP dir from imports instead of re-deriving it', '  (Marno van der Maas)', '* [dv] Made dedicated gitignore file and add coverage files (Marno van', '  der Maas)', '* [rtl] Cannot add M mode executable PMP regions when MML = 1 (Greg', '  Chadwick)', '* [dv] Add sim selection to icache make file (Greg Chadwick)', '* [dv] Add MCAUSE and MSTATUS to the riscv_csr_test (Greg Chadwick)', '* Made values of mcause 32 bits (Marno van der Maas)', '* Fix isinstance error with Union types (Harry Callahan)', '* Switch to using pathlib3x to get backported features (Harry', '  Callahan)', '* Fix using built-in types as type hints not supported before Python', '  3.9 (Harry Callahan)', '* core_ibex dv build system refactor (Harry Callahan)', '* [dv] Reduce riscv_pmp_full_random_test iterations (Greg Chadwick)', '* [rtl] Make PMP CSRs illegal in non PMP configurations (Greg', '  Chadwick)', '* [cosim] Pass PMP configuration through to spike (Greg Chadwick)', '* [rtl] Fix MaxOutstandingDSideAccessesCorrect assertion (Greg', '  Chadwick)', '* [rtl, icache] Rework invalidation logic (Greg Chadwick)', '* Add special-case signature for test_done in riscv_csr_test (Harry', '  Callahan)', '* Change test_done mechanism to use riscvdv handshake, not ecall', '  (Harry Callahan)', '* [rtl] Alter some CSR WARL behaviour to match spike (Greg Chadwick)', '* [rtl] Fix MISA (Greg Chadwick)', '* [dv,cosim] Add memory region to match UVM env (Canberk Topal)', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",10.0,0.0,5.0,8.0,TRUE,"['config', 'other', 'doc', 'test', 'source']",138.0,40.0,28.0,19.0,11.0,3892.0,2810.0,147.0,54.0,63.0,9.0,206.0,40.0,6.0,44.0,0.0,11.0,9.0,1.0,5.0,1.25,2.0,27.0,7.6060605,3.0,1.0,0.0,0,1.0,1.0,1.0,1.0,1.0
15050,1,12,dd673c1c9de9e6abdac5298ff9e66af456abd58d,"['[fpv/otp] Update assertion ports', '', 'This PR updates assertion ports for OnehotRegen check from port 1 to', 'port2.', 'Fix issue #14614. thanks @matute.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>', 'Signed-off-by: Michael Schaffner <msf@google.com>']",13.0,4.0,4.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,24.0,7.0,0.0,125.0,0.0,22.0,0.0,0.0,6.0,0.0,0.0,1.0,1.2857143,0.0,0.104,0.0,0,0.0,1.0,0.0,0.0,0.0
15051,1,4,f21a889a74aec84b3615ca983ccdb3f1e99f45da,"['[otbn] Fix DMEM/IMEM rdata bus enabled assertions', '', 'These assertions tried to capture all conditions when a core would not', 'access DMEM or IMEM to assert that DMEM or IMEM would then be accessible', 'via the bus.  However, the conditions were not sufficiently specific,', 'and when DMEM or IMEM were not accessible while the conditions held, the', 'assertion would fail.  One option would be to make the conditions more', 'specific, but that would approach the definition of the enable signal,', 'which is not the point of an assertion.', '', 'Instead, an assertion should check if an implementation behaves as', ""specified.  OTBN's specification states that DMEM/IMEM can be read via"", 'the bus when OTBN is *Idle*.', '', 'This commit changes those assertions to match the specification, thereby', 'closing #14602.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",11.0,4.0,4.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,4.0,0.0,0.0,0.0,0.0,29.0,6.0,0.0,176.0,1.0,13.0,0.0,0.0,5.0,0.0,0.0,1.0,1.1666666,0.0,0.0625,0.0,0,0.0,1.0,0.0,0.0,0.0
15052,1,47,751fbf5b7ccd54abe54dd387b4f7c2e220d2e43c,"['[otbn] Raise bad_internal_state error on invalid MuBi values', '', 'Previously, invalid MuBi values were not handled in a consistent way. In', ""some cases, invalid values weren't detected. Sometimes, signals were"", ""checked but invalid values didn't set an error cause, whereas in some"", 'cases a bad_internal_state error was raised.', '', 'This commit aligns things to 1) check all MuBi signals for invalid', 'values and 2) to raise a bad internal state error in case of invalid', 'values.', '', 'This is related to lowRISC/OpenTitan#14541.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",9.0,0.0,5.0,8.0,FALSE,['source'],4.0,1.0,4.0,0.0,0.0,48.0,5.0,11.0,1.0,5.0,0.0,86.0,19.0,1.0,175.0,2.0,13.0,0.0,0.0,5.0,0.0,0.0,3.0,1.6923077,1.0,0.083333336,0.0,0,0.0,1.0,0.0,0.0,0.0
15056,1,39,92638b92c0b2b23e56e952bc5ccc2a838e1c83cd,"['[entropy_src/dv] Relax RNG testing', '', 'This commit relaxes the RNG test to be less abusive, and allow better', 'coverage through the generation of more seeds in regresion.', '', '- Relaxes the HT thesholds to always previde a reasonable chance of', 'passing the health tests.', '- Temporarily disables random CSR driven alerts.', '- Fixes one bug in which the test thresholds were not correctly calcuted', '  to match their threshold_scope, leading to constant failures.', '- The RNG vseq also makes more frequent use of the disable_dut task', '  to avoid caused by uncleared interrupts', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",9.0,0.0,3.0,8.0,TRUE,['source'],4.0,3.0,4.0,0.0,0.0,60.0,33.0,15.0,5.0,6.0,0.0,40.0,10.0,5.0,41.0,3.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,1.5,1.5,0.8,1.0,0,0.0,1.0,0.0,0.0,0.0
15057,1,56,d6e78a77990f84d353b743b011be6f14fa5762c7,"['[dv, mem_bkdr_util] Fix derived cls constructor', '', 'The base class constructor gained an extra arg. Fix the derived', 'class constructor so that the new arg is propagated.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",17.0,0.0,5.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,2.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,3.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.6666667,0.0,0,0.0,1.0,0.0,0.0,0.0
15058,1,22,a1236a065c58149beb6785e26c98ff0a9cd1acc3,"['feat(spid): Update last_read_addr only in FlashMode', '', 'This commit limits the update of `last_read_addr` CSR only when the', 'SPI_DEVICE is set to flash mode.', '', 'Related Issue: https://github.com/lowRISC/opentitan/issues/14612', '', 'In previous design, SPI_DEVICE updated the last_read_addr if mailbox is', 'enabled but the intercept.mailbox is off in passthrough mode. As SW', ""won't use `last_read_addr` in passthrough mode, it would be easier just"", 'limiting the update in Flash mode.', '', 'Signed-off-by: Eunchan Kim <eunchan@opentitan.org>']",14.0,0.0,5.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,7.0,1.0,1.0,0.0,2.0,0.0,25.0,19.0,0.0,39.0,0.0,3.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0526316,0.0,0.7948718,0.0,0,0.0,1.0,0.0,0.0,0.0
15059,1,67,6436724c9c764885c311563051a5ede3d860bec6,"['[spi_device/dv] Align last_read_addr behavior with design', '', 'Updated scb to align the behavior. Now last_read_addr shows last address,', 'rather than the next address', '', 'Moved interrupt clear before updating mem, to avoid a new interrupt comes before', ""it's cleared"", '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",16.0,4.0,4.0,8.0,FALSE,['source'],4.0,2.0,4.0,0.0,0.0,60.0,29.0,10.0,3.0,4.0,3.0,114.0,41.0,5.0,42.0,1.0,1.0,1.0,0.0,0.0,1.0,0.0,4.0,1.8780488,1.2,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
15066,1,40,621b69ea0c35c5d30373755f65fc4108fbceb0dc,"['[otp_ctrl] Use comportable channels for alerts emanating from prim_otp', '', 'This is done to leverage the common DV infrastructure for alerts /', 'standardized countermeasures. Further, increasing the level of', 'standardization at the prim_otp interface will make it easier to develop', 'new prim_otp wrappers in the future.', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",18.0,1.0,4.0,8.0,FALSE,"['source', 'other']",30.0,18.0,16.0,0.0,0.0,2681.0,2202.0,425.0,346.0,79.0,7.0,29.0,14.0,0.0,470.0,1.0,37.0,0.0,0.0,20.0,0.0,0.0,1.0,1.5714285,0.0,0.7407407,0.0,0,0.0,1.0,0.0,0.0,1.0
15068,1,67,43afe22e5ac1e1a67b29adc10ed5f7fa746d1eb1,"['[dv] Replace wait_timeout with DV_WAIT_TIMEOUT', '', 'follow-up cleanup PR of #14593', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",17.0,4.0,4.0,8.0,FALSE,['source'],6.0,6.0,6.0,0.0,0.0,22.0,33.0,0.0,1.0,0.0,1.0,64.0,18.0,3.0,44.0,0.0,1.0,0.0,0.0,4.0,0.0,0.0,1.0,1.75,1.3333334,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
15070,1,39,b05280af49cb8e08b1a2c3f4716c5fc8fe66d6cb,"['[entropy_src/rtl] Adjustment to main SM for FW_OV mode.', '', 'This commit makes it possible to jump straight from IDLE to the FWInsertMsg', 'state, sending a SHA3 start pulse in the process.  This is for cases when', 'the SHA3_Start signal in sent immediately after `module_enable` is inserted.', 'This change is neccessary as the module_enable signal passes through a 2-clock', 'synchronizer in the fanout module, and thus may be delayed to catch up with the', 'SHA3 start signal.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",15.0,3.0,3.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,1.0,0.0,0.0,0.0,0.0,61.0,43.0,0.0,29.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.8837209,0.0,0.10344828,0.0,0,0.0,1.0,0.0,0.0,0.0
15071,1,39,2835ce19d77fa179dc648041522ccfe4227ab51a,"['[entropy_src/rtl] Fine-tune SHA3 in FW_OV mode.', '', 'The PR makes a couple of minor adjustments after #14390, notably to', 'revert the FIFO clear mechanism in FW_OV_INSERT_ENTROPY mode.', 'Both changes treat minor corner cases, yet ones that come up often', 'in regression.', '', 'FW_OV mode requires special treatment as the FW_OV write FIFO does', 'not apply any backpressure when the IP is disabled (which the', 'RNG mode does have), thus we cannot assume that the user will', 'not _try_ to insert entropy during this time.  This is a narrow', 'corner case, and one which generates an exception, but it is', 'still important for the DUT to behave in a predictable fashion.', '', 'This commit also corrects the cases where the user inserts entropy', 'at a valid time, but then disables the DUT before the SHA3 block can', 'accept it.  This is technically legal, and should result in the word', 'being accepted and remembered by the SHA3 block.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",9.0,4.0,3.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,40.0,20.0,21.0,4.0,2.0,0.0,5.0,0.0,0.0,101.0,1.0,16.0,0.0,0.0,6.0,0.0,0.0,1.0,0.0,0.0,0.11881188,0.0,0,0.0,1.0,0.0,0.0,0.0
15072,1,39,5c42f8c4fe3aa48d020c2f70421cf4062c08cc1d,"['[entropy_src/dv] Refine scoreboard handling of data', '', 'The SHA conditioner does not always get reset during a disable event.', 'When the scoreboard gets detected a disable event it needs to determine', 'which data will be purged as raw data, living in a FIFO vs. data', 'that has been absorbed in the SHA conditioning state.  In order to', 'simplify this these two classes of data are now stored in separate FIFOs.', '', 'This commit also adds some further timing adjustments to properly predict', 'a number of corner cases in dealing with processing of enable or disable', 'pulses close to SHA data inputs or SHA3 start commands.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",20.0,5.0,3.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,163.0,85.0,34.0,25.0,14.0,4.0,139.0,54.0,22.0,62.0,2.0,0.0,2.0,4.0,0.0,1.5,2.75,4.0,3.0185184,2.5454545,0.61290324,1.0,0,0.0,1.0,0.0,0.0,0.0
15073,1,56,cf46a3486f309ac796db92d20a51636bb447fba9,"['[prim_lfsr] Initial block label', '', 'Add label to initial block to fix lint error.', 'Fixes #14628.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",9.0,0.0,5.0,8.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,28.0,9.0,4.0,35.0,1.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,1.1111112,1.0,0.33333334,1.0,1,0.0,1.0,0.0,0.0,0.0
15075,1,32,1ef3681c0e5ee27765a683f7185d3c81fcf5ad5a,"['[flash_ctrl,dv] overwrite overread test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",2.0,1.0,4.0,8.0,FALSE,"['source', 'other']",10.0,4.0,7.0,1.0,0.0,144.0,5.0,14.0,0.0,9.0,1.0,150.0,75.0,10.0,62.0,2.0,2.0,2.0,0.0,1.0,1.5,0.0,4.0,2.328125,2.4,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
15085,1,61,f84f49a5b292c32da8ce55c715817378f6a1d78e,"['[dv/top] Regression triage', '', '- fixes part of #14585', '- in addition to the aon_timer related assertion failure, there is also', '  one in usbdev.', '', '- to fix these issues, update prim_reg_cdc_arb to only create a handshake', '  event when the update actually contains a different value from the', '  one currently sitting in the transit register.   This ensures that', ""  even if the instantiator ties a particular register's de to 1, it will"", '  not generate continuous update requests unless it actually has a', '  different value.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",19.0,3.0,4.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,11.0,4.0,3.0,0.0,2.0,0.0,12.0,15.0,0.0,7.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,1.1333333,0.0,0.85714287,0.0,0,0.0,1.0,0.0,0.0,0.0
15086,1,56,8c0cbaec09b09e20bee9e0013dd5623b312a9629,"['[prim_lfsr] Enable randomization of initial seed', '', 'This commit enables the randomization of the initial seed in the', 'RTL itself, within an ifdef SYNTHESIS block.', '', 'The prim_lfsr testbench required some associated fixes to get it', 'working again.', '', 'The prim_double_lfsr also required changes to ensure both internal', 'LFSRs start off with the same seed value.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",22.0,3.0,4.0,8.0,FALSE,"['source', 'other']",4.0,2.0,3.0,0.0,0.0,127.0,81.0,30.0,20.0,11.0,15.0,28.0,9.0,4.0,34.0,1.0,2.0,3.0,3.0,1.0,2.0,3.0,5.0,1.75,2.5,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
15089,1,12,eb936d651c909eff697d5944ff45b5a1f305fd21,"['[dv/kmac] Change how scb fetches sideload key', '', 'The current scoreboard only fetches sideload key when the valid bit', 'dropped and reset to 1, but does not count the scenario where we change', 'the key value on the fly.', 'Changing the key value on the fly is not a valid operation, but we want', ""to test it to make sure it won't create any unexpected errors."", '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",10.0,4.0,4.0,8.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,24.0,6.0,4.0,0.0,2.0,1.0,173.0,108.0,17.0,69.0,0.0,1.0,0.0,1.0,0.0,0.0,1.0,3.0,5.212963,3.3529413,0.33333334,0.0,0,0.0,1.0,0.0,0.0,0.0
15090,1,30,c3428cc997f5d5697c925e427972b0b020a6408e,"['[AST] Suppress Lint warnings in rng.sv', '', 'Signed-off-by: Jacob Levy <jacob.levy@nuvoton.com>']",0.0,5.0,4.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,4.0,4.0,0.0,16.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.625,0.0,0,0.0,1.0,0.0,0.0,0.0
15091,1,22,0fd627e1f5c227b26322e270e8ab53f392124ec7,"['feat(spid): TPM Read to wait full payload before send', '', 'This commit is a follow-up of https://github.com/lowRISC/opentitan/pull/14544', '', 'TPM, now, waits for the read FIFO having enough data.', '', 'Signed-off-by: Eunchan Kim <eunchan@opentitan.org>']",10.0,2.0,4.0,8.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,28.0,15.0,4.0,0.0,3.0,0.0,76.0,40.0,2.0,122.0,0.0,26.0,0.0,0.0,2.0,0.0,0.0,1.0,1.8,2.0,0.9375,0.0,0,0.0,1.0,0.0,0.0,0.0
15094,1,67,6f70c386e2feb358eea258def16a3b0b7aa1cab5,"['[dv] Fix timeout log', '', 'Changed the wait_timeout to a macro.', '', ""Without this fix, the timeout error can't really tell which line causes the timeout"", '> UVM_FATAL @ * ps: (dv_utils_pkg.sv:147)', '[uvm_test_top.env.virtual_sequencer.spi_device_flash_all_vseq] timeout occurred!', '', 'After this fix, now it tells which line causes it. This is quite useful when the sequence', 'contains multiple waits with timeout timer', '', '> UVM_FATAL @ * ps: (spi_device_base_vseq.sv:228) uvm_test_top.env.virtual_sequencer', '[uvm_test_top.env.virtual_sequencer.spi_device_flash_all_vseq] timeout occurred!', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",15.0,3.0,4.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,11.0,1.0,1.0,0.0,1.0,0.0,0.0,0.0,0.0,36.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,3.0,0.0,0.0,0.3888889,0.0,0,0.0,1.0,0.0,0.0,0.0
15096,1,26,2a51257aa88ba2623a3a87421976ab995b270e29,"['[dv,chip,rom_integ] Add mechanism to disable rom integrity check', '', 'During DV development there is no need to perform rom integrity', 'checks on each chip reset. This provides a build time mechanism', 'to configure the hardware to remove the scrambling and integrity', 'checks.', '', 'To use it, pass the following flag to dvsim:', '  --build-opts +define+DISABLE_ROM_INTEGRITY_CHECK', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",15.0,3.0,4.0,8.0,FALSE,"['other', 'source']",6.0,5.0,5.0,0.0,0.0,41.0,7.0,4.0,0.0,1.0,1.0,46.0,14.0,11.0,107.0,2.0,11.0,0.0,0.0,8.0,0.0,0.0,2.0,3.5,1.0,0.07476635,0.5,0,0.0,1.0,0.0,0.0,1.0
15098,1,32,d28851b156875a2f6d2e3ad4faf9ecc4f456b81f,"['[chip,dv] Add seed_hw_rd_en check to flash_init', '', 'At LcStProd, check otp_ctrl secret0/2 digest with seed_hw_rd_en value.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",21.0,3.0,4.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,36.0,4.0,5.0,0.0,3.0,0.0,14.0,8.0,4.0,7.0,1.0,1.0,1.0,0.0,0.0,1.0,0.0,3.0,1.75,1.0,0.2857143,1.0,1,0.0,1.0,0.0,0.0,0.0
15100,1,56,915a624a796cc7f05472a581ccdb17298eaf384f,"['[rtl] Randomize srate value in AST RNG', '', 'This commit randomizes the dv_srate_value in', 'AST RNG model so that the randomness fetched from', 'AST is different for different simulation seeds.', '', 'It provides `rng_stage_value_min` and rng_srate_value_max`', 'variables that can be set via plusargs - these are the', 'bounds within which the `dv_srate_value` is randomized', 'within. By default, the bound is {[32:128]}. These bounds', 'must stay within {[5:500]} range.', '', 'The chip_sim_cfg.hjson is also updated to set these', 'plusargs correctly.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",9.0,5.0,3.0,8.0,FALSE,"['source', 'other']",4.0,3.0,1.0,0.0,0.0,18.0,5.0,2.0,0.0,1.0,0.0,4.0,4.0,0.0,273.0,12.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.2857143,0.0,0,0.0,1.0,0.0,0.0,1.0
15101,1,37,edc3accc977ff4c57703f36460bb60c0e4cd02bd,"['[entropy_src/rtl] check cs_ack before new cs_req', '', 'The entropy_src to csrng req/ack bus follows the 4 phase req/ack protocol very closely.', 'By checking that the ack is deassert before a new request is made will complete the', 'protocol behavior.', 'This also allows for verification to use the proper req/ack vip model.', '', 'Signed-off-by: Mark Branstad <mark.branstad@wdc.com>']",6.0,4.0,4.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,1.0,0.0,0.0,0.0,0.0,60.0,42.0,0.0,28.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.8571428,0.0,0.75,0.0,0,0.0,1.0,0.0,0.0,0.0
15102,1,67,a5ec7192f7e23069689681d1aaa45cb52da1fdaa,"['[spi_device/dv] Update scb to check read buffer interrupts', '', 'Model read buffer interupts and last_read_addr in scb', ""Since it crosses clock domain and don't want to do cycle accurate check,"", 'create an interrupt pending scheme, which skips the 1st interrupt read when', 'interrupt is just triggered.', '', 'Small update on the sequence to make sequence only clean the interrupt it proccessed', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",16.0,3.0,4.0,8.0,FALSE,['source'],4.0,2.0,4.0,0.0,0.0,136.0,64.0,16.0,4.0,17.0,7.0,108.0,40.0,5.0,41.0,1.0,1.0,4.0,0.0,0.0,1.25,0.0,10.0,1.85,1.2,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
15103,1,22,e228dd2cde1624212b4ae619cd6f7fe0f68867b7,"['fix(spid): Latch read command address only for Readbuffer', '', 'Related Issue: https://github.com/lowRISC/opentitan/issues/14538', '', 'This commit revises logic to latch read address only pointing to the', 'read buffer space.', '', 'The change is to latch the `addr_q` only when FSM is sending the data', '(`main_st` is `MainOutput`). Previous design latches `addr_d` (pointing', 'the next byte).', '', 'Signed-off-by: Eunchan Kim <eunchan@opentitan.org>']",13.0,3.0,4.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,22.0,12.0,8.0,0.0,0.0,0.0,25.0,19.0,0.0,38.0,0.0,3.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0526316,0.0,0.7894737,0.0,0,0.0,1.0,0.0,0.0,0.0
15106,1,16,f28b035d68bfdf784ee7f9f0364caf8efe1b4932,"['[dv, csrng] Add `fuse_en_sw_app_read` test', '', 'Signed-off-by: Douglas Reis <doreis@lowrisc.org>']",12.0,1.0,3.0,8.0,FALSE,"['source', 'other']",5.0,4.0,1.0,1.0,0.0,198.0,3.0,3.0,0.0,0.0,0.0,2.0,0.0,0.0,271.0,12.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.166666667,0,0.0,1.0,0.0,0.0,1.0
15110,1,4,8a158a7655e06f9bc4c67292c3c84093bc872c59,"['[otbn,rtl] Only handle RMA request if strictly Mubi-true', '', 'OTBN should only handle a Mubi-encoded RMA request if it is strictly', 'true, thereby reducing the potential for FI on RMA requests.  OTBN', 'already detected Mubi-invalid RMA requests and would lock if such a', '(likely tampered) request is detected.  This commit only adds another', 'safety net to this mechanism.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",13.0,3.0,4.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,29.0,13.0,0.0,34.0,1.0,1.0,0.0,0.0,3.0,0.0,0.0,1.0,1.6923077,0.0,0.29411766,0.0,0,0.0,1.0,0.0,0.0,0.0
15116,1,47,585cbfb85091acccdb115df7c0342448fec2473d,"['[otbn] Separate spurious write enable and integrity errors in RFs', '', 'Previously these two error types were both reported as integrity errors.', 'However, spurious write enable errors should better be collected in the', 'bad internal error class.', '', 'This is related to lowRISC/OpenTitan#14540', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",16.0,3.0,4.0,8.0,FALSE,['source'],4.0,1.0,4.0,0.0,0.0,65.0,42.0,11.0,5.0,5.0,0.0,85.0,19.0,1.0,137.0,2.0,11.0,0.0,0.0,2.0,0.0,0.0,1.0,1.6315789,1.0,0.36363637,0.0,0,0.0,1.0,0.0,0.0,0.0
15117,1,47,80b99560bd8cac62c3b358fe5cae3e1d94be3b04,"['[otbn] Fix Verilator lint warning', '', 'Extending the width of dmem_index_bus is no longer needed as it has the', 'same width as dmem_index_core now that we have increased the bus', 'accessible DMEM part.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",18.0,3.0,4.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,29.0,6.0,0.0,174.0,1.0,13.0,0.0,0.0,5.0,0.0,0.0,1.0,1.1666666,0.0,0.040229887,0.0,0,0.0,1.0,0.0,0.0,0.0
15118,1,9,d81cd6eb4b99283e81a4330e3bb30232e86d675a,"['[otbn,dv] Verible formatting for base_vseq', '', 'Also fixes a failure in VCS related with forcing loop warp value.', '', 'Signed-off-by: Canberk Topal <ctopal@lowrisc.org>']",15.0,0.0,4.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,129.0,133.0,14.0,14.0,5.0,4.0,61.0,7.0,11.0,52.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,3.0,1.1428572,1.0909091,0.15384616,0.0,0,0.0,1.0,0.0,0.0,0.0
15119,1,32,d04a229426d0ce2bfb8a0c74669aa5980e1a2543,"['[dv,chip,pwrmgr] update escalate parameter for running test shorter.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",20.0,2.0,4.0,8.0,FALSE,['source'],2.0,2.0,1.0,0.0,0.0,31.0,16.0,0.0,0.0,0.0,0.0,7.0,4.0,0.0,9.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.25,0.0,0.2857143,0.0,0,0.0,1.0,0.0,0.0,0.0
15121,1,22,4ae68f9bbdc2616b0ab5084b680440ee13c1f08b,"['refactor(spid): Split xfer_size TPM_CAP', '', 'This commit splits `max_xfer_size` into write/read transfer sizes.', '', 'The TPM design may have different write/read FIFO sizes. Previous design', 'only shows the maximum write FIFO size to SW.', '', 'Signed-off-by: Eunchan Kim <eunchan@opentitan.org>']",9.0,3.0,4.0,8.0,FALSE,"['source', 'other']",9.0,3.0,5.0,0.0,0.0,107.0,44.0,19.0,14.0,5.0,0.0,76.0,40.0,2.0,121.0,1.0,26.0,0.0,0.0,2.0,0.0,0.0,1.0,1.8,2.0,0.93333334,0.0,0,0.0,1.0,0.0,0.0,1.0
15124,1,67,3d272aa3bc04ea7f0e44d5cacf97d50315e04af3,"['[spi_device/dv] Update read buffer sequence', '', '1. Simplify mem update thread to depend on flip interrupt only. Will have', 'scb to check both flip and watermark event', '2. Update constraint to have higher change to test read buffer and its interrupts', '3. Store read_buffer_addr in cfg as read buffer needs to use incremental address', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",14.0,2.0,4.0,8.0,FALSE,['source'],6.0,2.0,6.0,0.0,0.0,94.0,71.0,17.0,20.0,8.0,3.0,55.0,10.0,2.0,36.0,1.0,1.0,4.0,0.0,11.0,1.5,0.0,6.0,1.1666666,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
15125,1,32,36188dd0032c389cf8f6c0ff94f6fb7f954c2c22,"['[dv,flash_ctrl] last mile write scoreboard and new eviction test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",7.0,5.0,3.0,8.0,FALSE,"['other', 'source']",24.0,8.0,21.0,5.0,0.0,1162.0,249.0,102.0,22.0,103.0,10.0,148.0,73.0,10.0,61.0,2.0,8.0,27.0,4.0,17.0,2.0,1.0,37.0,3.1666667,2.4,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
15126,1,61,9c65fce77c6293c059a92b5f06c37cff07ea1eaa,"['[dv/top] update signal read check', '', '- fixes #14205', '- the previous code would miscompare.  Cast to the type', '  we wish to compare before proceeding.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",16.0,2.0,4.0,8.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,6.0,4.0,1.0,1.0,0.0,0.0,14.0,1.0,1.0,57.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,1.0,0.6,0.0,0,0.0,1.0,0.0,0.0,0.0
15134,1,40,94ebb69dc55c0b3dd3e5547b2ef9f826a7daea98,"['[alert_handler] Hold ping id stable while pinging', '', 'This fixes a bug where spurious pings are detected due to reseeding', 'operations taking place while a ping is ongoing.', 'Holding the ping ID stable while the ping is ongoing prevents this from', 'happening.', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",14.0,2.0,4.0,8.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,32.0,8.0,4.0,0.0,2.0,0.0,19.0,8.0,0.0,14.0,1.0,3.0,1.0,0.0,1.0,1.0,0.0,3.0,1.25,0.0,0.71428573,1.0,0,0.0,1.0,0.0,0.0,0.0
15136,1,9,45113864c667e22e2b2ec0739da576961d1d1770,"['[otbn,dv] Relax assert for DMEM/IMEM in SecWipeInt', '', 'Update to idle checker is needed to reflect OTBN not doing blanking', 'while doing an internal secure wipe. Also, doing the internal secure', 'wipe affects idle_o output. So, we need to add that condition to our', 'checkers as well.', '', 'Signed-off-by: Canberk Topal <ctopal@lowrisc.org>']",16.0,1.0,4.0,8.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,6.0,4.0,2.0,1.0,0.0,0.0,55.0,18.0,4.0,52.0,0.0,1.0,0.0,0.0,2.0,0.0,0.0,2.0,1.2222222,1.25,0.125,0.0,0,0.0,1.0,0.0,0.0,0.0
15139,1,48,166b3db58fc4a5acafbfcd81779a9d568f44636f,"['[otbn, dv] Adds TC to verify missed grant fault in Imem / Dmem', '', 'This commit adds a new testcase called otbn_mem_gnt_acc_err to verify', 'missed grant from Imem and Dmem when there is a request to access the', 'memory.', '', 'Signed-off-by: Prajwala Puttappa <prajwalaputtappa@lowrisc.org>']",15.0,2.0,3.0,8.0,FALSE,"['source', 'other']",5.0,4.0,2.0,1.0,0.0,82.0,0.0,6.0,0.0,6.0,0.0,6.0,0.0,2.0,53.0,2.0,1.0,0.0,2.0,0.0,0.0,1.0,6.0,0.0,1.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
15140,1,4,10fdc4a9dfd69e717c29d7624fcb404adf22e2f6,"['[otbn,dv] Unset `recov_alert_seen` on reset', '', 'Prior to this commit, the OTBN scoreboard would not reset the flag that', 'tracks if a recoverable alert has been seen (`recov_alert_seen`) on a', 'reset.  This caused errors (such as ""Double recoverable alert seen"") in', 'tests that reset before the recoverable alert has been handled (such as', '`otbn_reset`).  This could be reproduced with `otbn_reset` and the seeds', '`2209004860` and `542535943`.', '', 'This commit adds the missing reset.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",14.0,1.0,4.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,1.0,2.0,1.0,0.0,0.0,55.0,18.0,4.0,51.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.2222222,1.25,0.11764706,0.0,0,0.0,1.0,0.0,0.0,0.0
15141,1,32,514f199692cad015dd32e3d313c228324380b8b0,"['[flash_ctrl,dv] fix fpv compile error', '', 'move ctrl_dv_if binding to tb.sv', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",21.0,2.0,4.0,8.0,TRUE,['source'],3.0,3.0,3.0,0.0,0.0,25.0,21.0,0.0,0.0,3.0,1.0,6.0,0.0,2.0,56.0,1.0,8.0,0.0,0.0,7.0,0.0,0.0,1.0,0.0,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
15142,1,12,e18e0b642a0f72482421600d243acb35e0bea6f6,"['[dv/chip] Fix chip_sw_alert_handler_entropy failure', '', 'This PR fixes regression failure for alert_handler_entropy by:', '1). Force the wait_cycs to a even smaller value to reduce the ping wait', '  time.', '2). Disable the final alert check, because responsing to pings will be', '  categorized as an alert in ready_to_end alert check.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",16.0,2.0,4.0,8.0,TRUE,"['source', 'other']",3.0,3.0,1.0,0.0,0.0,3.0,3.0,0.0,0.0,0.0,0.0,4.0,0.0,0.0,268.0,12.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.428571429,0,0.0,1.0,0.0,0.0,1.0
15145,1,61,f577e9d6b2d081476d960b236c5bf8936575cbc6,"['[dv/top] Adjust seed checking.', '', '- fixes #14208', '- due to #14323, the default comparison value for flash seeds', '  has changed from the ""old"" value to the reset value.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",16.0,2.0,4.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,4.0,2.0,2.0,0.0,0.0,12.0,6.0,4.0,6.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.8333334,1.0,0.16666667,0.0,0,0.0,1.0,0.0,0.0,0.0
15157,1,58,98b4cad5fe32ea6240ff8a7babda59605a987ca1,"['[csrng/edn/rtl] Ensure enable/local_escalate in every state in main fsms', '', 'Signed-off-by: Steve Nelson <steve.nelson@wdc.com>']",19.0,1.0,4.0,8.0,FALSE,['source'],3.0,2.0,3.0,0.0,0.0,249.0,107.0,6.0,5.0,1.0,0.0,52.0,48.0,0.0,23.0,0.0,2.0,30.0,0.0,1.0,4.6,0.0,23.0,2.152174,0.0,0.0952381,0.0,0,0.0,1.0,0.0,0.0,0.0
15158,1,61,b20a33c0454551ce121dd4abd61effb45485bde7,"['[prim] Fix missing case from prim_reg_cdc_arb assert', '', '- should fix #14526', '', '- The assertion forgot to account for the case where a hardware update', '  request was received while there is already an ongoing handshake', '  either from software or from a previous hardware update.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",8.0,2.0,4.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,2.0,2.0,1.0,0.0,0.0,12.0,15.0,0.0,6.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,1.1333333,0.0,0.8333333,0.0,0,0.0,1.0,0.0,0.0,0.0
15161,1,67,f85fef42207d2d8db267b59bdd5c263cde46d2aa,"['[spi_device/dv] Move scb functions to env_cfg', '', 'No functional change. Only moved some functions from scb/pkg to env_cfg', 'as sequences will use them too.', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",15.0,1.0,4.0,8.0,FALSE,['source'],5.0,2.0,5.0,0.0,0.0,80.0,84.0,5.0,4.0,8.0,12.0,103.0,36.0,5.0,40.0,1.0,1.0,2.0,0.0,11.0,1.0,0.0,12.0,1.8333334,1.2,0.85,1.0,0,0.0,1.0,0.0,0.0,0.0
15164,1,56,88ab6e2b78e22ea03766ef083f4b8b8e337aceb2,"['[chip dv] Fixes for chip level falures', '', 'Fixes chip_sw_example_rom, chip_tap_straps_* tests.', '', 'Fixes ##14192, #14321.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",20.0,1.0,4.0,8.0,FALSE,"['source', 'other']",3.0,3.0,1.0,0.0,0.0,10.0,12.0,0.0,1.0,0.0,1.0,25.0,5.0,0.0,266.0,12.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.4347826,0.0,0,0.0,1.0,0.0,0.0,1.0
15167,1,4,2a329e4c03ad143e2dc61decc0ecef91f8c6569d,"['[otbn,dv] Fix `otbn_controller_ispr_rdata_err` test', '', 'Since 64bf228e401a5b927f676bfdaf9bef1a1fa6d48e, `otbn_controller`', 'determines for each word of `ispr_rdata` if that word was used or not', 'and ignores integrity errors for unused words.', '`otbn_controller_ispr_rdata_err_vseq`, however, randomly injected errors', 'into *any* word of `ispr_rdata_intg_i` and was not aware of used and', 'unused bytes.  Thus, if the test sequence injected an error into an', 'unused word, `otbn_controller` correctly ignores it, but the test', 'signals an expected error to the model, causing a mismatch between model', 'and RTL and a test failure.', '', 'This commit fixes these spurious failures of the', '`otbn_controller_ispr_rdata_err` test.  For this, the base class', '`otbn_intg_err_vseq` is extended to track used and corrupted words.  It', 'now only signals an expected error to the model if there are words that', 'are corrupted *and* used.  The function that randomly corrupts words,', '`corrupt_data()` is extended to take a per-word chance of corruption.', 'This allows to corrupt used words with a higher probability than unused', 'words (to improve coverage).', '', 'The other two test sequences that use the same base class,', '`otbn_alu_bignum_mod_err_vseq` and `otbn_mac_bignum_acc_err_vseq` are', 'updated.  The three interfaces that probe the signals inside the DUT,', '`otbn_alu_bignum_if`, `otbn_controller_if`, and `otbn_mac_bignum_if`', 'are updated to report per-word usage.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",9.0,3.0,3.0,8.0,TRUE,['source'],7.0,2.0,7.0,0.0,0.0,104.0,77.0,20.0,17.0,5.0,2.0,6.0,2.0,0.0,6.0,0.0,1.0,1.0,0.0,1.0,1.0,0.0,4.0,1.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
15168,1,4,683b65d40b26199bd6e1c407b47fb7b0ca2f8c17,"['[otbn,rtl] Remove locking timing difference for secure wipe', '', 'When `otbn_controller` enters the *Locked* state during an initial', '(i.e., post-reset) secure wipe, it immediately sets the `locking_o`', 'output. When `otbn_controller` enters the *Locked* state during a', 'post-execution secure wipe, however, it waits for the secure wipe to', 'complete before setting the `locking_o` output (see #14269).', '', 'This commit changes the `locking_o` signal for the initial secure-wipe', 'to wait for the secure wipe to complete and thereby aligns it with the', 'post-execution secure wipe.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",17.0,4.0,3.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,5.0,2.0,3.0,1.0,0.0,0.0,85.0,19.0,1.0,136.0,1.0,6.0,0.0,0.0,2.0,0.0,0.0,1.0,1.6315789,1.0,0.10294118,0.0,0,0.0,1.0,0.0,0.0,0.0
15169,1,9,babf278dd048ac656d52d72076406a7403a0aa3c,"['[otbn,dv] Fix timeout issues for ctrl_redun test', '', 'In some options we are sitting on a while loop waiting for a', 'specific condition to happen (e.g. ispr_rd_en). However, that', 'condition might not happen at the first place (because maybe', ""we don't generate the relevant instruction for that condition)."", '', 'Using join_any in the fork solves that problem.', '', 'Signed-off-by: Canberk Topal <ctopal@lowrisc.org>']",18.0,1.0,2.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,36.0,4.0,10.0,6.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,1.4,0.16666667,0.0,0,0.0,1.0,0.0,0.0,0.0
15174,1,58,0c6a9d5d09fef1bfbed276b08043b93ece2e45a5,"['[csrng/dv] Remove forces for reset/error state transitions', '', 'Signed-off-by: Steve Nelson <steve.nelson@wdc.com>']",11.0,1.0,4.0,8.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,1.0,19.0,0.0,1.0,0.0,3.0,29.0,5.0,6.0,31.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.4,1.5,0.8333333,0.0,0,0.0,1.0,0.0,0.0,0.0
15175,1,67,fc2548b36edfffa91f64afa68fa5ad5be592da2b,"['[spi_device/dv] Add direct test to verify read buffer CSRs', '', 'directly verify read buffer related CSRs', '  - readbuf_watermark, readbuf_flip and last_read_addr', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",22.0,0.0,4.0,8.0,FALSE,"['source', 'other']",6.0,4.0,3.0,1.0,0.0,112.0,1.0,11.0,0.0,18.0,0.0,56.0,14.0,2.0,27.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.1428572,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
15176,1,12,400eb6bbff4fb6e907d4d4b3684bade71c88bb9d,"['[dv/kmac] Remove unnecessary forever loops', '', 'This PR removes two task with forever loop that was used for the cycle', 'accurate scb.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",16.0,1.0,4.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,31.0,94.0,5.0,22.0,2.0,7.0,172.0,108.0,16.0,68.0,0.0,1.0,1.0,0.0,0.0,1.0,0.0,3.0,5.212963,3.5,0.29411766,0.0,0,0.0,1.0,0.0,0.0,0.0
15179,1,56,543297d5de3a8275040112fde97241651f3aec7d,"['[chip dv] SW symbol override enhancement', '', 'The mem in which the symbol is expected to exist is', 'supplied as an external argument. Instead, we can', 'search our memories to know which mem does the address', 'belong to. That way, we can get rid of the mem argument', 'in sw_symbol_bkdr_override() method.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",9.0,5.0,3.0,8.0,FALSE,['source'],3.0,1.0,3.0,0.0,0.0,25.0,8.0,4.0,0.0,1.0,0.0,46.0,14.0,4.0,52.0,0.0,1.0,1.0,0.0,0.0,1.0,0.0,3.0,3.5,1.0,0.4,0.0,0,0.0,1.0,0.0,0.0,0.0
15182,1,56,1a91a1c2609e53f4c821783a3935f48b249d2169,"['[dv, mem_bkdr_util] Add system base addr', '', 'This commit adds a system base address for the memory backdoor', 'util instances, which is set in the new() method. The usecase', 'is to be able to check whether a system address belongs to', 'this memory instance.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",18.0,4.0,3.0,8.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,14.0,3.0,1.0,0.0,2.0,0.0,67.0,0.0,1.0,16.0,1.0,1.0,0.0,0.0,9.0,0.0,0.0,1.0,0.0,1.0,0.5,1.0,1,0.0,1.0,0.0,0.0,0.0
15186,1,12,ec7a14ff3af407eeaf506de47d2a0599531d1b30,"['[dv/kmac] Work on code TODO items', '', 'This PR works on a few TODO items in the code:', '1). Add assertions to check `masking_o`.', '2). Remove error mode to only set `en_unsupported_modestrength = 1`', '3). Remove a TODO comment that is already implemented.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,0.0,4.0,8.0,FALSE,['source'],7.0,3.0,7.0,0.0,0.0,27.0,58.0,1.0,6.0,3.0,3.0,52.0,23.0,7.0,40.0,0.0,8.0,0.0,0.0,5.0,0.0,0.0,2.0,1.5,2.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
15188,1,61,49c00f465a6b39f9790406e86a09765e1f7b502f,"['[dv/top] Add usb clock calibration test', '', '- addresses #14137', '- fake the usb portions since usb chip level test is not ready', '- measurement the clocks pre/post calibration to ensure it is', '  as expected', '- tweak the ast logic slightly such that we can introduce a', '  large ""drift"" using run time options', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",20.0,1.0,3.0,8.0,FALSE,"['source', 'other']",12.0,8.0,6.0,2.0,0.0,238.0,4.0,14.0,0.0,25.0,0.0,34.0,3.0,11.0,264.0,12.0,11.0,0.0,0.0,8.0,0.0,0.0,2.0,1.5,1.0,1.0,0.5,0,0.0,1.0,0.0,0.0,1.0
15190,1,4,54f10e22f8c268768f21e23b2e38771c7fb43f29,"['[otbn,rtl] Relax assertions on DMEM and IMEM blanking', '', 'DMEM and IMEM are blanked during execution, during a secure wipe that', 'ends up in a locked state, and when OTBN is locked.  There are other', 'non-Idle states, though, so the `NonIdle{D,I}memReadsZero_A` assertions', 'are not correct.  In particular, DMEM and IMEM are not blanked during', 'the secure wipe after reset or during the secure wipe after execution', 'that does not end up in a locked state.  As argued in #14066, this is', 'not a problem because DMEM and IMEM are either re-scrambled in this case', '(after reset) or would be readable anyway as soon as the secure wipe has', 'finished.', '', 'This commit relaxes the assertion so that it matches the behavior of the', 'RTL.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",17.0,4.0,3.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,4.0,0.0,0.0,0.0,0.0,29.0,6.0,0.0,173.0,1.0,13.0,0.0,0.0,5.0,0.0,0.0,1.0,1.1666666,0.0,0.057803467,0.0,0,0.0,1.0,0.0,0.0,0.0
15192,1,4,abff66ac0378495ba20be414350b6fa1d051d2b2,"['[otbn,dv] Fix path to `lock_immediately_q` in `lock_immediately()`', '', 'The path was relative, but it must be absolute.  This can be reproduced', 'with the test `otbn_urnd_err` and seed `3804402244`.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",14.0,0.0,4.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,28.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,1.0,0.0,0.0,0.071428575,0.0,0,0.0,1.0,0.0,0.0,0.0
15193,1,9,7f919bac0ae594149028fb1df2daf6e1c694dad5,"['[otbn,rtl] Delete redundant register in rf_base', '', 'We deal with call stack (x1) in a different module (otbn_stack)', 'so there is no need to instantiate x1 inside rf_base.', '', 'Signed-off-by: Canberk Topal <ctopal@lowrisc.org>']",15.0,0.0,4.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,1.0,1.0,0.0,1.0,0.0,5.0,1.0,0.0,6.0,1.0,2.0,0.0,0.0,1.0,0.0,0.0,2.0,1.0,0.0,0.16666667,1.0,1,0.0,1.0,0.0,0.0,0.0
15206,1,40,f8144ad6236d2eb3dc963d20d58c0e89e920397d,"['[top_earlgrey, dv] Add support for tiled OTBN Dmem memory', '', 'The physical implementation of this memory has to be tiled due to its', 'large width. This commit adds support for this.', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",15.0,0.0,4.0,8.0,FALSE,['source'],6.0,4.0,6.0,0.0,0.0,19.0,9.0,0.0,0.0,1.0,0.0,33.0,3.0,11.0,104.0,2.0,11.0,0.0,0.0,36.0,0.0,0.0,2.0,1.5,1.0,0.17307693,0.0,0,0.0,1.0,0.0,0.0,0.0
15210,1,67,6192d9ff77d9937cebb9d236a57eedf53c2bf89c,"['[spi_device/dv] Enhance read buffer sequences', '', 'Created a parallel thread to update read buffer based on watermark or', 'flip event.', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",12.0,0.0,4.0,8.0,FALSE,['source'],5.0,1.0,5.0,0.0,0.0,130.0,22.0,24.0,3.0,13.0,1.0,56.0,14.0,2.0,18.0,1.0,0.0,7.0,0.0,0.0,1.2857143,0.0,11.0,2.3333333,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
15216,1,61,8404e479b4c122158d58fd1de9121e197c22fa6f,"['[entropy_src] Remove stale configuration', '', '- an lfsr mode is no longer configurable for entropy_src, therefore', '  the related seed registers no longer exist.', '', '- remove the usage of seed registers as part of the parameterized', '  stub mode.', '', '- fixes #14427', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",13.0,0.0,4.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,14.0,0.0,0.0,0.0,2.0,7.0,0.0,0.0,42.0,0.0,4.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,0.14285715,0.0,0,0.0,1.0,0.0,0.0,0.0
15217,1,12,2ac365310d43a144402e39098ec1d76a0e424684,"['[dv/chip] implement alert_handler_entropy_test', '', 'This PR implements chip level alert_handler_entropy_test with a C test', 'and a SV sequence.', 'The C test configures alert_handler, the SV test force alert_handler to', 'send ping more frequently and make sure all alerts are being pinged at', 'least once without any error.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",13.0,1.0,3.0,8.0,FALSE,"['source', 'other']",7.0,5.0,2.0,2.0,0.0,173.0,3.0,8.0,0.0,8.0,0.0,4.0,0.0,0.0,261.0,12.0,0.0,0.0,0.0,0.0,0.0,0.0,4.0,0.0,0.0,1.0,0.428571429,0,0.0,1.0,0.0,0.0,1.0
15219,1,32,1c178b8a22cd4491237b48e9400f43b419af7c1a,"['[flash_ctrl,dv] remove redundant constraint', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",16.0,4.0,3.0,8.0,FALSE,['source'],7.0,1.0,7.0,0.0,0.0,26.0,541.0,3.0,52.0,2.0,114.0,31.0,7.0,2.0,32.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.4285715,1.5,0.6,1.0,0,0.0,1.0,0.0,0.0,0.0
15227,1,32,feb9da73235fc52c099904f4645905ac34560e87,"['[chip,dv,pwrmgr] fix pwrmgr_deep_sleep_all_reset_reqs', '', 'This test is timed out for multiple reasons.', 'r1. SV sequence wait for either hw por or sysrst to generate', '    external reset triggering event.', '    But event gets randomized and these two event are not', '    always show up at the c test. This can causes timeout event', '    at the sv sequence.', 'r2. Another issue was from the c test, after the test prints', '    a LOG_INFO sv sequence is waiting for, if the c test put another', '    LOG_INFO, before sv sequence goes back to the beginning of the loop,', '    sv sequence misses the LOG_INFO.', '', 'This PR address those two issues as below.', '1. Create dummy wait state in sv sequence s.t. the number of iteration', '   is same as the c test.', '   This can remove spurious timeout event cause by r1.', ""2. Add wait 'SwTestStatusInBootRom' at the end of sv loop s.t."", '   loop in c and sv in sync at each iteration.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",23.0,4.0,2.0,8.0,TRUE,"['source', 'other']",6.0,3.0,2.0,0.0,0.0,107.0,100.0,12.0,2.0,2.0,4.0,8.0,4.0,0.0,260.0,12.0,0.0,3.0,0.0,0.0,1.6666666,0.0,3.0,1.25,0.0,0.16666667,0.083333333,0,0.0,1.0,0.0,0.0,1.0
15228,1,67,a1d24f32d4f7cbfd1d04c45bf67453db335d75fb,"['[spi_device/dv] Test flash mode read buffer', '', '1. add `spi_device_flash_mode_vseq` to enable flash_mode', '2. update scb', '  1. add upstream_spi_req_fifo to get the item when opcode and address', '  are collected', '  2. check read command on read buffer while payload is being collected', '  3. extract `compare_mem_byte` to convert addr and compare with exp mem', '3. rename `spi_device_pass_all` to `spi_device_flash_all` as it randomly', '  test flash_mode and passthrough_mode', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",17.0,3.0,3.0,8.0,FALSE,"['source', 'other']",11.0,4.0,8.0,1.0,1.0,180.0,162.0,23.0,17.0,15.0,17.0,112.0,38.0,5.0,39.0,1.0,1.0,2.0,0.0,11.0,1.0,0.0,6.0,1.7894737,1.2,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
15230,1,61,1a610af88e65d9d8504a3566587b7b7a77a7f28a,"['Switch to run-time options instead', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",18.0,4.0,3.0,8.0,FALSE,"['source', 'other']",16.0,11.0,8.0,0.0,0.0,52.0,142.0,0.0,16.0,3.0,3.0,29.0,20.0,2.0,469.0,12.0,37.0,0.0,0.0,7.0,0.0,0.0,2.0,1.35,1.0,0.9375,0.083333333,0,0.0,1.0,0.0,0.0,1.0
15233,1,9,72e092e3837aa2ab96e4a58cb3c5f416e52a19a7,"['[otbn,dv] Extend otbn_escalate to have RMA request', '', 'Since RMA requests are very similar with escalation signals from', 'lifecycle controller, this change makes it so that we test either', 'one of the funcionality -randomly- when we call otbn_escalate test.', '', 'Signed-off-by: Canberk Topal <ctopal@lowrisc.org>']",19.0,0.0,3.0,8.0,FALSE,"['other', 'source']",2.0,2.0,1.0,0.0,0.0,45.0,13.0,14.0,8.0,2.0,0.0,8.0,0.0,0.0,52.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,3.0,0.0,0.0,0.25,0.0,0,0.0,1.0,0.0,0.0,1.0
15235,1,4,99c4ebac86600b1dbe0ac0ef5f096173a103661f,"['[otbn,dv] Fix wait for valid instruction in `otbn_ctrl_redun_vseq`', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",19.0,4.0,3.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,36.0,4.0,10.0,5.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,1.4,0.8,0.0,0,0.0,1.0,0.0,0.0,0.0
15239,1,48,873380951689ab2018805c5df4336cc22d276ca6,"['[otbn, dv] Adds testcase to verify OTBN.DATA.MEM.SW_NOACCESS', '', 'This commit adds a testcase to verify OTBN.DATA.MEM.SW_NOACCESS', 'countermeasure. It writes or reads from 1st Kib of address space in DMEM', 'whcih is inaccessible to Ibex.', '', 'Signed-off-by: Prajwala Puttappa <prajwalaputtappa@lowrisc.org>']",11.0,3.0,2.0,8.0,FALSE,"['source', 'other']",5.0,4.0,2.0,1.0,0.0,58.0,1.0,4.0,0.0,8.0,0.0,2.0,0.0,0.0,51.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
15240,1,9,fdf456cb19475b19d5a1b6e84a9dd21359408f58,"['[otbn,dv] Change string match to uvm_re_match', '', 'It looks like in XCelium using string.match is only allowed when', 'we pass a flag. In other parts of the codebase we use uvm_re_match', 'and that seems to work with both VCS and XCelium.', '', 'Signed-off-by: Canberk Topal <ctopal@lowrisc.org>']",10.0,4.0,3.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,12.0,5.0,0.0,23.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.4,0.0,0.04347826,0.0,0,0.0,1.0,0.0,0.0,0.0
15246,1,39,84a680b3cfff516bcd7e37de23f656003c213062,"['[entropy_src/rtl] Corrections to Main SM', '', 'This commit fixes a number of deviations from spec in the main SM', '', '- The most important fixes come in the exit from the `ContHTRunning`', 'state.  Previously this state moved to start SHA processing of', 'the raw entropy at the end of each HT window, regardless of the HT', 'results.   Errors or alerts were to be handled in later states', 'as the SHA engine shut down.  This had two big problems:', '  1. Data from failing windows would be permitted in the conditioned', '     output, rather than being blocked.', '  2. Since the SM clears the failure counter and issues the alert', '     from different states, there is a possiblity that an alert', '     can be cleared before action is taken.  This provides a pathway', '     for the _release_ of low-grade entropy, with _no alert_.', '- The `CondHTRunning` state also did not go straight to Idle once', '  disabled, instead it would close out the SHA processing pipline', '  first. (This ""clean exit"" was also the motivation for moving to SHA', '  processing even in HT error condictions).  Unfortunately this is', '  the only situation where the SHA is shut down cleanly like this,', '  making it hard to predict whether old data will be squeezed from', '  the SHA or not.', '- Having a full esfinal FIFO would cause the SM to take different', '  tranitions than normal.  Given that this condition is impossible', '  to predict, this leads to unverifiable outputs.', '- Though no data is to be output after the single BOOT mode seed', '  is generated, health test data still needs to be processed and', '  --unless in FW_OV mode-- alerts need to be signalled.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",15.0,3.0,3.0,8.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,21.0,7.0,2.0,1.0,0.0,0.0,59.0,41.0,0.0,100.0,1.0,16.0,3.0,0.0,6.0,2.0,0.0,4.0,1.8780488,0.0,0.11,0.0,0,0.0,1.0,0.0,0.0,0.0
15247,1,39,3c2cf13118993e640a0711fe85502aae0a4f0d9e,"['[entropy_src/rtl] Fine-tune SHA3 intake pipline', '', 'Since the SHA3 conditioner is not cleared on disable, it is important', 'to in verification carefully predict which words actually get inserted', 'into it as disable events occur.', '', 'This type of verificaiton problem has already been solved for the health', 'test statistics.   Therefore this commit lets all samples that have', 'already been health checked into the SHA engine, so that verification', 'can use the complete health-checked dataset when predicting conditioning', 'outputs.', '', 'This will also preserve a handful of observe-fifo words that were', 'previously being marked as ""Dropped"" by verification.  Also some bypass', 'words will also be preserved in the pipeline for one additional cycle as', 'they linger in the precon FIFO, but they will be cleared immediately', 'afterwards, and thus should not impact verification.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",9.0,4.0,3.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,21.0,15.0,6.0,0.0,0.0,0.0,5.0,0.0,0.0,99.0,1.0,16.0,0.0,0.0,6.0,0.0,0.0,1.0,0.0,0.0,0.1010101,0.0,0,0.0,1.0,0.0,0.0,0.0
15252,1,61,01e57369053afc164ab77d7f85522271ab3ecfde,"['[prim] Tweak code slightly to avoid UNR entries', '', '- there is no functional change', '- the code is tweaked slightly to make UNR spit out fewer', '  unreachable sections.', '- the original code made the intent clearer, so to compensate,', '  an assertion was added for the original spirit of operation.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",17.0,4.0,2.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,19.0,1.0,16.0,0.0,1.0,0.0,3.0,4.0,0.0,7.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.85714287,0.0,0,0.0,1.0,0.0,0.0,0.0
15253,1,61,19a07f8d8987b9b9e8afe9d167e6024fbd5bf880,"['[prim] Add () to s_eventually', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",12.0,4.0,3.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,12.0,15.0,0.0,5.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,1.1333333,0.0,0.8,0.0,0,0.0,1.0,0.0,0.0,0.0
15264,1,32,7c0892b6c990a39db0865bd31afca726c568f2b9,"['[chip,dv,flash_ctrl] rma test failure fix', '', ' rma test was timed out due to not enough time out value.', ' In sim dv, rma requires about 110 msec to complete.', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",20.0,3.0,3.0,8.0,TRUE,"['source', 'other']",3.0,3.0,1.0,0.0,0.0,14.0,8.0,1.0,0.0,1.0,0.0,1.0,0.0,0.0,257.0,12.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.2,0.083333333,0,0.0,1.0,0.0,0.0,1.0
15265,1,12,5d52aa5f45e6c6afc6df3be2a3453d9c3c223ef2,"['[dv/chip] Remove assertoff from pinmux', '', 'This PR removes an assertoff statement from tb.sv regarding pinmux', 'output X value.', 'I removed the assertion and ran the chip level nightly, and did not see', 'any assertion failures.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",10.0,3.0,3.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,0.0,5.0,0.0,3.0,0.0,1.0,12.0,2.0,11.0,103.0,2.0,11.0,0.0,0.0,8.0,0.0,0.0,1.0,1.5,1.0,0.0776699,0.0,0,0.0,1.0,0.0,0.0,0.0
15267,1,61,1366f10298c49cfd318cccec21b1e775eb73fd88,"['[flash_ctrl] Reset keymgr seeds', '', '- addresses #14137', '- This just gives the seeds a reset value so that on reset if', ""  lc_hw_rd_en is off it doesn't somehow maintain the prior seed"", '  values.', '', '- Longer term it may be even better to scramble the seed values', '  with random data upon initialization. So that if lc_hw_rd_en', '  is 1, we read the actual seed. If it is 0, we just randomize', '  to some other data.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",9.0,2.0,3.0,8.0,FALSE,"['source', 'other']",13.0,6.0,7.0,0.0,0.0,200.0,132.0,2.0,1.0,5.0,0.0,55.0,34.0,0.0,467.0,0.0,37.0,1.0,0.0,8.0,1.0,0.0,2.0,1.2352941,0.0,0.9,0.0,0,0.0,1.0,0.0,0.0,1.0
15269,1,32,029dbbc3ec3e0b7b17185e24c9b0bbd6ea146b16,"['[flash_ctrl,dv] add misc cg', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",17.0,1.0,3.0,8.0,FALSE,"['source', 'other']",10.0,4.0,8.0,0.0,0.0,185.0,99.0,14.0,10.0,10.0,9.0,116.0,58.0,9.0,60.0,2.0,2.0,5.0,1.0,1.0,1.5,1.0,9.0,2.3793104,2.5555556,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
15270,1,39,c6b04721be3ded86f8ac42433e69a6b9e5b10d73,"['[entropy_src/dv] Recover from RNG failures', '', ""This commit refactors the RNG and Base VSeq's to recover from simulated"", 'failures of the RNG push-pull agent.', '', 'The interrupt handler thread in then the RNG Vseq  has been reorganized', 'to take advantage of the fact that the main thread is now responsible', 'for doing random reconfigurations whenever any failure has been', 'detected.  A RNG-failure recovery sequence has then been added to the', 'main thread.  The health test interrupt thus just triggers a shutdown', 'of all background operations and a transition to the main thread.', '', 'Furthermore, the random health-check statistics gathering operations', '(which were previously only performed after health test failures), have', 'now been added to a general disable_dut task in the base entropy_src', 'vseq, along with the associated random variables.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",8.0,2.0,3.0,8.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,70.0,58.0,22.0,14.0,7.0,3.0,39.0,10.0,5.0,40.0,3.0,1.0,1.0,0.0,0.0,1.0,0.0,3.0,1.5,1.5,0.6388889,1.0,0,0.0,1.0,0.0,0.0,0.0
15271,1,12,8d1cea1a55cdf364775dec80859cd2d530890402,"['[dv/kmac] remove KMAC cycle accurate scb [Part2]', '', 'This PR finishes two TODOs:', '1). From issue #14286, remove the check where when fifo empty is not', '  set, the fifo depth cannot be 0.', '2). Re-enable checkings for status register with masked value on FIFO', '  status.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,3.0,3.0,8.0,TRUE,['source'],3.0,2.0,3.0,0.0,0.0,33.0,35.0,15.0,11.0,4.0,5.0,181.0,110.0,11.0,66.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,3.6636364,2.7272727,0.29411766,0.0,0,0.0,1.0,0.0,0.0,0.0
15279,1,47,3b3072747f786ebfe20159ebc046ccb16837acc1,"['[top_earlgrey, dv] Initialize OTBN IMEM and DMEM to all 0', '', 'For some chip-level tests such as otbn_mem_scramble selected memories', 'may need to be initialized to enable these tests reading the memories', 'before writing. Obviously, this will then trigger ECC integrity errors,', 'but this is what these tests usually want to observe anyways. Therefore,', 'this commit initializes OTBN IMEM and DMEM with all 0.', '', 'Without initializing these memories, software running on Ibex and OTBN', 'has to completely write these memories which is rather slow. Otherwise,', 'unknown values will propagate into the system e.g. through the bus and', 'trigger various assertion failures thereby aborting the test.', '', 'This is related to lowRISC/OpenTitan#14196.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",19.0,3.0,3.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,0.0,3.0,0.0,1.0,0.0,13.0,1.0,1.0,55.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,1.0,0.018181818,0.0,0,0.0,1.0,0.0,0.0,0.0
15285,1,26,28a843b74865b89c590383a3013cab336605c0ab,"['[dv,chip_sw] Fix pwrmgr_deep_sleep_all_reset_reqs', '', 'This test times out because it lasts too long. This change sets the various', 'timers in time units for sim_dv, and scales up the resulting cycle counts by', 'a factor of 10 for non-sim_dv devices.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",13.0,0.0,3.0,8.0,TRUE,['source'],3.0,2.0,1.0,0.0,0.0,65.0,39.0,0.0,0.0,0.0,0.0,8.0,2.0,0.0,8.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.5,0.0,0.25,1.0,1,0.0,1.0,0.0,0.0,0.0
15287,1,61,8c9f8efd7dd465df96cc3e1eeac558fd24af58a2,"['[prim] More refactoring to remove UNR generation', '', '- the old design had the term `dst_update_i & dst_latch_d`.', '- the UNR tool determined the case where dst_update_i = 0 and dst_latch_d = 1 does not exist.', '- this is true, because the conditions that would `dst_latch_d` to become 1 would also always lead', '  to dst_update_i to be true.  However, writing the terms as the above makes the intent clearer.', '', '- re-write the code a bit to indicate the actual scenario that occurs, and also add a couple of', '  assertiosn to ensure the original spirit of the design is always met.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",15.0,0.0,3.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,15.0,6.0,5.0,1.0,3.0,0.0,12.0,15.0,0.0,4.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,1.1333333,0.0,0.75,0.0,0,0.0,1.0,0.0,0.0,0.0
15291,1,4,3438582995a64afca6e28ba6b3b2ce6ae7b974d4,"['[otbn,dv] Fix alert cause for faults in TLUL adapter counters', '', 'Faults injected into the counters of an OTBN TLUL adapter manifest as', 'bus integrity violation and not as bad internal state.  This commit', 'fixes `check_sec_cm_fi_resp()` in `otbn_common_vseq` accordingly,', 'resolving failures in the `otbn_sec_cm` test.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",12.0,2.0,3.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,8.0,1.0,2.0,0.0,0.0,0.0,12.0,5.0,0.0,22.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.4,0.0,0.09090909,0.0,0,0.0,1.0,0.0,0.0,0.0
15292,1,4,2c70edcbb7ef145cacf961c7433489af974b0e42,"['[otbn,dv] Fix unknown FIFO output in `otbn_sec_cm` test', '', 'The generic countermeasure test for `prim_count` manipulates the', 'redundant counter register to check if a fault injected into one of the', 'counter registers gets detected.  When this test exercises the counters', 'inside the response FIFO of the TLUL adapter at the instruction memory,', 'the `DataKnown_A` assertion in the response FIFO fails.  This is', 'correct, but it prevents the test from checking the countermeasure.', 'This commit disables that assertion for the described test case.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",17.0,0.0,3.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,20.0,0.0,0.0,0.0,0.0,0.0,11.0,4.0,0.0,21.0,0.0,0.0,2.0,0.0,0.0,1.0,0.0,5.0,1.5,0.0,0.04761905,0.0,0,0.0,1.0,0.0,0.0,0.0
15301,1,56,4954c02de21fac7ddabdfc7b4f738ad2585736de,"['[xcelium warning] Cleanup unexpected semicolon warning', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",17.0,2.0,3.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.25,0.0,0,0.0,1.0,0.0,0.0,0.0
15314,1,12,932f64c72b82d89ca607451c2ed9b321aadbb7fd,"['[dv/alert_handler] shadow reg error fix', '', 'This PR fixes a regression warning that saying alert_handler does not', 'have `alert_test` register.', 'The solution is to gate the `uvm_reg alert_test_reg =', 'ral.get_reg_by_name(""alert_test"");` when num_alerts == 0.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",10.0,1.0,3.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,3.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,18.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,0.8333333,1.0,1,0.0,1.0,0.0,0.0,0.0
15316,1,67,de87d8c2772f1c22b9dc03c60292e03e84b606ec,"['[spi_device/dv] Test addr 4b mode', '', '1. Update spi agent to support addr_mode - addrDisable, AddrCfg, Addr4b/3b', '2. Update sequence to randomly configure en4b and ex4b commands, also send', '  these 2 commands along with others', '3. update scb to update addr mode when these 2 commands are received', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",17.0,1.0,3.0,8.0,FALSE,"['other', 'source']",12.0,5.0,11.0,0.0,0.0,112.0,65.0,5.0,3.0,10.0,3.0,105.0,36.0,5.0,38.0,1.0,1.0,2.0,0.0,11.0,1.0,0.0,6.0,2.3333333,1.2,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
15318,1,26,6d801de42478d6c689bd957294734700ca8f736a,"['[dv,chip_sw] Add clkmgr_escalation_reset test', '', 'Fixes #14107', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",9.0,0.0,3.0,8.0,FALSE,"['source', 'other']",15.0,8.0,6.0,3.0,0.0,378.0,25.0,9.0,0.0,6.0,1.0,34.0,3.0,9.0,254.0,12.0,11.0,0.0,0.0,8.0,0.0,0.0,2.0,1.5,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
15319,1,39,cab5ffb9055258dcad355d60ac2c655519fbc000,"['[entropy_src/dv] Scoreboarding (and stimuli) for bad Mubis', '', 'With this commit the scoreboard can now comprehend bad MuBi entries,', 'as well as bad alert count thresholds.  Meanwhile the DUT_CFG', 'structure contraints are expanded to randomly inject bad Mubi', 'configurations, while the RNG and Base vseqs can recover', 'from them.', '', 'The goal of this commit is to not just confirm that the DUT can flag', 'bad register settings in the recov_alert_sts register, but also', 'that the alert is triggered when expected.  Furthermore the relevant', 'coverpoints for these alerts are only sampled when the alerts', 'are expected and seen.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",17.0,6.0,3.0,7.0,FALSE,['source'],12.0,3.0,12.0,0.0,0.0,380.0,153.0,68.0,26.0,57.0,22.0,133.0,50.0,20.0,61.0,3.0,1.0,2.0,1.0,0.0,1.0,2.0,9.0,2.82,2.0,1.0,1.0,1,0.0,1.0,0.0,0.0,0.0
15320,1,32,ffd3bdfc34d8caf2ba0b80ba7062189101608e16,"['[chip,flash,dv] fix flash_init test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",19.0,1.0,3.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,1.0,4.0,0.0,1.0,0.0,12.0,6.0,4.0,4.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.8333334,1.0,0.25,0.0,0,0.0,1.0,0.0,0.0,0.0
15325,1,67,3a04c93a25c9f2284953be4da8a69eb70eb05d6d,"['[chip/dv] Constrain uart baudrate to > 115k', '', 'This constrains not to use 2 out of 6 defined baudrates, otherwise, some tests', 'may run a few hours.', 'Randomly using 4 baudrates is good enough for chip-level', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",14.0,1.0,3.0,8.0,FALSE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,2.0,6.0,1.0,0.0,0.0,0.0,5.0,1.0,1.0,253.0,12.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,1.0,0.85714287,0.166666667,0,0.0,1.0,0.0,0.0,1.0
15329,1,12,56c5ad29c7d26f3fdb2fb76b7526c5a502534bb5,"['[dv/chip] Remove redundant variable', '', 'This PR removes the `lc_ctrl_state_pkg::dec_lc_state_e state_val =', 'lc_ctrl_state_pkg::DecLcStRaw;`', 'I think this is not used anywhere.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,1.0,3.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,0.0,5.0,0.0,0.0,0.0,4.0,4.0,0.0,1.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,1.0,0.25,0.0,0,0.0,1.0,0.0,0.0,0.0
15330,1,12,1c5be328b142082e5c869a579c78f2becc93746f,"['[dv/kmac] remove cycle accurate model [Part1]', '', 'This PR removes the scb logic for cycle-accurate prediction in kmac', 'processing fifo status.', 'To make sure we still check the status fifo, upcoming PRs here use', 'directly sequence to check:', '1). When KMAC is still processing keys, check fifo depth increment until', '  fifo full.', '2). When KMAC does not need to process key, check kmac empty status and', '  interrupt.', 'The following PRs will also support:', '1). Add a timeout to check when kmac done is asserted.', '2). Simplify the error detection logic.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",17.0,0.0,3.0,8.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,45.0,1201.0,10.0,379.0,3.0,114.0,181.0,111.0,11.0,65.0,0.0,1.0,1.0,0.0,17.0,1.0,0.0,2.0,3.6486487,2.7272727,0.26153848,0.0,0,0.0,1.0,0.0,0.0,0.0
15331,1,67,8326ddbdf2ef08d84ca610c3e9c44e8e192bea54,"['[spi_device/dv] Test WREN and WRDI commands', '', '1. add spi_device_cfg_cmd_vseq to test these 2 commands', '2. Update scb to support testing them', '3. Update base vseq to randomly enable them', '4. Fix the flash_status_t field order', '5. Rename `flash_status_tl_allow_q` to `flash_status_tl_pre_val_q`', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",22.0,0.0,3.0,8.0,TRUE,"['other', 'source']",8.0,3.0,6.0,1.0,0.0,121.0,23.0,11.0,2.0,16.0,1.0,105.0,36.0,5.0,37.0,1.0,1.0,3.0,0.0,11.0,1.0,0.0,6.0,2.5,1.2,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
15333,1,30,294dec4e2a8d2ac2a87dfeb9f8da62157ecbc22b,"['[AST] Fix RNG srate_rng_val and update comments', '', 'Signed-off-by: Jacob Levy <jacob.levy@nuvoton.com>']",21.0,0.0,3.0,8.0,TRUE,['source'],3.0,1.0,3.0,0.0,0.0,12.0,9.0,3.0,3.0,2.0,0.0,20.0,11.0,0.0,22.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,1.9090909,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
15338,1,39,d2ed4da7e1a4e6db141636d2465b7306e6fc19cf,"['[entropy_src/dv] Disable RNG failures by default.', '', 'This commit ensures that RNG input sequence will not simulate hard or', 'soft AST RNG failures unless explicitly requested by the test.', '', 'Furthermore, the smoke test is configured to always use very relaxed', 'health test thresholds as the smoke VSEQ is not sophisticated enough to', 'recover from HT failures.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",4.0,1.0,3.0,8.0,FALSE,['source'],4.0,2.0,4.0,0.0,0.0,33.0,14.0,6.0,0.0,2.0,2.0,36.0,4.0,5.0,38.0,2.0,1.0,0.0,0.0,0.0,0.0,0.0,3.0,1.5,1.2,1.0,1.0,1,0.0,1.0,0.0,0.0,0.0
15339,1,22,0502c2abc03409174d67a855329809b50222f317,"['feat(kmac): Check AppCfg::Mode & Entropy Ready', '', 'This commit adds checker in kmac_app. It checks the `AppCfg::Mode` with', 'the entropy status (`entropy_configured` in `kmac_entropy`).', '', 'If a KMAC app requests without the field configured, the app interface', 'gracefully returns the request with an error.', '', 'Signed-off-by: Eunchan Kim <eunchan@opentitan.org>']",15.0,3.0,2.0,8.0,FALSE,['source'],4.0,1.0,4.0,0.0,0.0,99.0,11.0,37.0,7.0,19.0,3.0,62.0,25.0,7.0,100.0,0.0,15.0,1.0,0.0,2.0,1.0,0.0,4.0,2.75,2.0,0.61702126,0.0,0,0.0,1.0,0.0,0.0,0.0
15340,1,39,49865fa6267b4142959b11fea2f91b0714de098d,"['[entropy_src/dv] Support One-way Thresholds', '', 'This commit provides support for the one-way threshold registers, which', 'prohibit updates to the HT registers which relax previously-programmed', 'thresholds.', '', 'In addition to scoreboarding, this commit adds a coverpoint to ensure', 'that this feature is exercised for all registers and modes.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",16.0,6.0,2.0,8.0,FALSE,"['source', 'other']",3.0,3.0,2.0,0.0,0.0,112.0,2.0,18.0,0.0,11.0,0.0,131.0,50.0,20.0,60.0,1.0,1.0,0.0,0.0,6.0,0.0,0.0,2.0,2.82,2.0,0.8181818,1.0,0,0.0,1.0,0.0,0.0,1.0
15341,1,61,f261548bb4615b210627e08a9045119b77530a20,"['[dv/mem_bkdr] Fix digest update', '', '- follow up #13883.', '- fix the digest update routine to propertly account for the', '  new kmac/rom_ctrl interface', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",18.0,0.0,3.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,17.0,10.0,7.0,3.0,2.0,2.0,15.0,0.0,1.0,10.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,1.0,0.1,0.0,0,0.0,1.0,0.0,0.0,0.0
15342,1,32,4410d4590b4a1c613eb6a7e0b8e59ec1959edf4d,"['[dv,flash_ctrl] regression fix', '', '- Disable tl_err check for prim reg', '- Increase timeout for wr_intr test to 500ms', '- Disable scoreboard rd_check for csr/reset test', '- Update expect alert to fifo base', '- Skip debug_state from sb rd_check', '- Add wip wait to post_reset', '- Add anystate to disable state', '- Remove unnecesasry fork - csr_wr', '- Add state stransition coverage tests', '- Add prim reg handle', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",23.0,2.0,1.0,8.0,TRUE,"['other', 'source']",23.0,5.0,21.0,1.0,0.0,708.0,304.0,115.0,30.0,34.0,24.0,111.0,57.0,9.0,60.0,2.0,7.0,6.0,1.0,17.0,2.0,1.0,19.0,2.3508773,2.5555556,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
15344,1,9,c72dbae20f85290c1fca62588a07fb2ccee53198,"['[otbn,dv] Fix loop warping force', '', 'Signed-off-by: Canberk Topal <ctopal@lowrisc.org>']",18.0,0.0,3.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,63.0,9.0,11.0,51.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.1111112,1.2727273,0.13725491,0.0,0,0.0,1.0,0.0,0.0,0.0
15345,1,47,be25a8b21465e692ed056b0ac9760726d3dc5096,"['[rom_ctrl] Protect digest comparison address counter with prim_count', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",12.0,3.0,2.0,8.0,FALSE,"['source', 'other']",6.0,4.0,3.0,0.0,0.0,57.0,21.0,6.0,6.0,3.0,2.0,15.0,3.0,1.0,39.0,1.0,9.0,0.0,0.0,6.0,0.0,0.0,1.0,2.0,2.0,0.25,1.0,1,0.0,1.0,0.0,0.0,1.0
15359,1,4,13133c112b819b604065d6ed1dcc61e86494014e,"['[otbn,dv] Verify spurious URND acknowledge', '', 'This commit adds a test sequence that injects a spurious acknowledge', 'into the EDN URND handshake in OTBN.  When a fault is injected, OTBN is', 'expected to raise a fatal alert and immediately lock up (i.e., without', 'completing the secure wipe, because it cannot use the entropy it got on', 'the manipulated URND interface).', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",14.0,2.0,2.0,8.0,FALSE,"['source', 'other']",4.0,3.0,2.0,1.0,0.0,107.0,1.0,23.0,0.0,19.0,0.0,7.0,3.0,3.0,50.0,1.0,1.0,3.0,3.0,0.0,1.0,1.6666666,7.0,1.0,1.6666666,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
15369,1,67,3ed0c17539214476d6b9c913948a04f5af86653a,"['[spi_device/dv] extract a common task for monitor and diver', '', 'This reduces some replicated code', 'Signed-off-by: Weicai Yang <weicai@google.com>']",14.0,4.0,2.0,8.0,FALSE,['source'],3.0,1.0,3.0,0.0,0.0,52.0,72.0,1.0,1.0,4.0,5.0,23.0,6.0,1.0,25.0,1.0,1.0,1.0,0.0,0.0,1.0,0.0,6.0,1.2,1.0,0.5,1.0,1,0.0,1.0,0.0,0.0,0.0
15370,1,67,e25a1782f7a9756aad6b9d3962777f232d906484,"['[spi_device/dv] Enhance seq/scb for upload cmd and busy bit', '', '1. update pass_all_vseq to 2 threads, both sides (upstream and SW) can updata', ' and read busy bit independently', '2. upload scb', '  1. handle racing condition case on busy bit', '  2. handle upload content is read out before spi item completes', '  3. block passthrough when busy is set', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",15.0,4.0,2.0,8.0,FALSE,['source'],4.0,2.0,4.0,0.0,0.0,208.0,44.0,27.0,0.0,20.0,3.0,103.0,32.0,5.0,36.0,1.0,1.0,1.0,1.0,0.0,2.0,1.0,10.0,2.5,1.2,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
15372,1,3,776d2abdfa22b2df0de8d70dadc1962811b9b301,"['[sw/silicon_creator] Rename mask_rom to rom', '', 'Signed-off-by: Alphan Ulusoy <alphan@google.com>']",16.0,5.0,2.0,8.0,FALSE,"['config', 'other', 'doc', 'test', 'source']",217.0,57.0,2.0,42.0,42.0,6380.0,6384.0,6.0,6.0,0.0,0.0,44.0,13.0,2.0,466.0,12.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,3.6923077,1.0,1.0,1.0,0,1.0,1.0,1.0,1.0,1.0
15374,1,12,a9c3288c35b19abfcd449305e3ccaaeff0f05c77,"['[dv/chip] Add prim_tl_access test', '', 'This PR adds a prim_tl_access test that will do the following things in', 'the stub cpu mode:', '1). randomly backdoor a lc state.', '2). access prim_tl_o/i interface in OTP and LC_CTRL.', '3). check if FLASH tl access can always be accessible', '4). check if certain LC state can gate OTP access.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",10.0,4.0,2.0,8.0,FALSE,"['source', 'other']",5.0,4.0,2.0,1.0,0.0,101.0,5.0,8.0,0.0,15.0,0.0,8.0,3.0,0.0,249.0,12.0,0.0,3.0,0.0,0.0,1.0,0.0,8.0,1.0,0.0,1.0,0.428571429,0,0.0,1.0,0.0,0.0,1.0
15375,1,67,d6c88d687b2fcf889f4f9000b5b94d53b8cef736,"['[spi_device/dv] Fix payload check', '', 'Need to consider z/x as high z may be collected', 'Also changed mem_model data type from bit to logic', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",17.0,4.0,2.0,8.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,13.0,12.0,0.0,0.0,0.0,0.0,91.0,27.0,4.0,35.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.6,1.25,0.5714286,0.0,0,0.0,1.0,0.0,0.0,0.0
15379,1,61,6db829446b8e2471b26f410c200e1879ea35844d,"['[flash_ctrl] fix rma loaded word count', '', 'Address issue found in #14214', '', 'Previously, the rma program counter was loading an incorrect value', 'and causing the rma process to only erase but not randomly program.', '', 'This change should now cause rma entry to both erase and program.', 'As a result, the test now takes MUCH longer to run.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",13.0,4.0,2.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,55.0,33.0,0.0,47.0,0.0,7.0,0.0,0.0,3.0,0.0,0.0,1.0,1.2424242,0.0,0.82978725,0.0,0,0.0,1.0,0.0,0.0,0.0
15380,1,61,ccb53d39747aacad39086ea88f72a9c3bee68be7,"['[flash_ctrl] Qualify update with forward hints', '', 'Addresses issue found in #14056', '', 'Previously, when a buffer update is forwarded, it does not', 'prevent the update from happening again (with the same data)', 'in the subsequent cycle. Most of the time this is not an issue,', 'unless an allocation in the subsequent cycle happens to hit the', 'same buffer.', '', 'This commit adds the `hint_forward` qualification to the update', 'selection to ensure that if an update has already been forwarded,', 'there is no need to do it again.', '', 'Assertions are also added to check that updates can only happen', 'to a buffer that is ""work in progress"".  If a buffer is already', '""valid"", then it cannot see another update command until it has', 'been allocated for another transaction.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",11.0,4.0,2.0,8.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,10.0,3.0,3.0,0.0,2.0,0.0,14.0,6.0,0.0,46.0,2.0,8.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,0.0,0.9,1.0,0,0.0,1.0,0.0,0.0,0.0
15381,1,61,8261563bbfd27d93951de07b60d81098ec4a876d,"['[flash_ctrl] Split hardware / software interface reads.', '', 'Fix issue identified in #14011', '', 'In the original design, the life cycle interface and software interface', 'shared the read data path. This works fine except in RMA entry.', '', 'Upon RMA entry, since the datapath is shared, the life cycle interface', 'clears out all the read FIFO contents so that it can take over the', 'FIFO.  However, this means any data deposited in the FIFO that software', 'was intending to read is now no longer valid.', '', 'Practically speaking, this is not a problem. As we really do not care if', 'a host can successfully read when RMA entry begins.  However, this', 'behavior creates a situation where it is difficult for DV to predict', 'hardware behavior around RMA entry without probing internal signals.', '', 'By splitting the read path (very little overhead), we allow the software', 'data already depositted to stay alive while the RMA wipe begins.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",16.0,3.0,2.0,8.0,TRUE,"['doc', 'source', 'other']",7.0,4.0,4.0,0.0,0.0,216.0,203.0,23.0,21.0,23.0,7.0,20.0,7.0,0.0,134.0,0.0,20.0,0.0,0.0,5.0,0.0,0.0,1.0,1.2857143,0.0,1.0,0.0,0,1.0,1.0,0.0,0.0,1.0
15383,1,37,ac4f569bcc4ca751ea100e07ce55e523337c0ee2,"['[entropy_src/rtl] make sha3_rst_storage_err fatal', '', 'Connecting the sha3 output cakk sha3_rst_storage_err as another', 'source for fatal errors, similar to sha3_count_error.', 'Fixes #14183.', '', 'Signed-off-by: Mark Branstad <mark.branstad@wdc.com>']",12.0,4.0,2.0,8.0,FALSE,"['source', 'other']",4.0,2.0,3.0,0.0,0.0,91.0,48.0,45.0,42.0,6.0,1.0,5.0,1.0,0.0,98.0,2.0,16.0,0.0,0.0,6.0,0.0,0.0,1.0,1.0,0.0,0.75,1.0,0,0.0,1.0,0.0,0.0,1.0
15384,1,62,d69bcd72c1ec822a85c415ab079c2ce83d1143ac,"['[dvsvim] ensure ELF file with proper ext gets copied to `run_dir`', '', 'This update the dvsim `sim.mk` file to ensure ELF files with proper', 'file extensions/naming schemes are copied to the dvsim run_dir in both', 'signed and unsigned cases so signed tests can run in DV sim with mask', 'ROM.', '', 'Signed-off-by: Timothy Trippel <ttrippel@google.com>']",8.0,4.0,2.0,8.0,FALSE,"['source', 'other']",3.0,3.0,1.0,0.0,0.0,5.0,5.0,0.0,0.0,0.0,0.0,44.0,13.0,2.0,51.0,3.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,3.6923077,1.0,0.50980395,1.0,0,0.0,1.0,0.0,0.0,1.0
15387,1,4,1377f16cfc95c04b901889eb39a2b46c800a810e,"['[otbn,dv] Replace `wait()`s in `otbn_sec_wipe_err_vseq`', '', '`otbn_sec_wipe_err_vseq`, which got added in #14091, contained', '`wait()`s, which are no longer allowed (#13402).  This commit replaces', 'them with a `` `DV_WAIT()``.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",12.0,0.0,3.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,6.0,0.0,0.0,0.0,0.0,10.0,5.0,8.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.2,1.25,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
15389,1,61,3452553ef943b7ca107e4e81dbc8a95454c97520,"['[prim] Assertion update for prim_reg_cdc', '', '- The assertion was not updated to account for the latest', '  prim_reg_cdc design.', '- The dst_update_i only takes effect if there are no', '  conflicting higher priority requests. If the value', '  differs after high priority requests are completed, then', '  a separate synchronization event is generated.', '', '- the update to clkmgr_meas_chk is required as the assertion', '  update to use s_eventually now means an incompelte assertion', '  at the end of a sim will actually be registered as an error.', '  The fix ensures that a particular hw event is only a pulse', '  event and not a level event.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",16.0,2.0,2.0,8.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,21.0,2.0,2.0,0.0,3.0,0.0,12.0,15.0,0.0,3.0,0.0,4.0,2.0,0.0,1.0,1.0,0.0,2.0,1.1333333,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
15391,1,26,b76d588da506c3320c85a25911f8783bbcca8f05,"['[dv,chip] Remove duplicate uvm_config_sb get and set', '', 'Remove the duplicate set in tb.sv and get in chip_env.sv for pwrb_in_vif.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",1.0,4.0,2.0,8.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,0.0,6.0,0.0,0.0,0.0,1.0,33.0,2.0,9.0,99.0,2.0,11.0,0.0,0.0,8.0,0.0,0.0,1.0,1.5,1.0,0.09677419,1.0,1,0.0,1.0,0.0,0.0,0.0
15392,1,56,d66b67bef195634dbb47cb209c76dd57697d7bef,"['[prim_lfsr dv] Designate a primary build', '', 'Fixes #14245 by setting the primary_build_mode for', 'prim_lfsr, which does not indicate one.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",11.0,4.0,2.0,8.0,FALSE,"['source', 'other']",4.0,2.0,2.0,1.0,1.0,234.0,231.0,35.0,35.0,30.0,30.0,11.0,4.0,2.0,9.0,1.0,2.0,4.0,2.0,0.0,1.75,2.5,11.0,1.75,2.5,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
15393,1,39,a8501891a03fd063282797f6ebc20b150c497681,"['[entropy_src/dv] Fixes for VCS', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",10.0,4.0,2.0,8.0,FALSE,['source'],3.0,2.0,3.0,0.0,0.0,4.0,4.0,0.0,0.0,0.0,0.0,129.0,49.0,20.0,59.0,1.0,5.0,0.0,0.0,4.0,0.0,0.0,1.0,2.8163266,2.0,0.59322035,1.0,1,0.0,1.0,0.0,0.0,0.0
15394,1,39,b93fa597559697a89e986067ca266427b9733e1b,"['[entropy_src/dv] Exercise REPCNT & REPCNTS tests', '', 'This commit randomizes the thresholds for the REPCNT & REPCNTS tests and', 'activates random hard failures in the RNG stream to introduce alert', 'conditions.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",10.0,5.0,1.0,8.0,FALSE,['source'],4.0,3.0,4.0,0.0,0.0,65.0,4.0,24.0,2.0,10.0,0.0,35.0,7.0,5.0,37.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.5,1.5,0.6666667,1.0,1,0.0,1.0,0.0,0.0,0.0
15397,1,39,ffc6ec4adbb145f963fdd6d7c49e42d43ae5a6f1,"['[entropy_src/dv] Scoreboarding of REPCNT & REPCNTS', '', 'This commit fixes many subtle in scoreboard accuracies regarding the', 'behavior of the REPCNT and REPCNTS tests.', '', 'Moreover in order to bring the entropy_src_rng test to 100% passing', 'these changes assume the fixes proposed in issue #14078 and implemented', 'in PR #14083.', '', 'Additionally this PR addresses a scoreboarding issue wherein HT alerts', 'will not fire if the DUT main SM has been forced into an error state', '(notably due to a local escalation, which is the only SM error that', 'the scoreboard can predict).', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",17.0,0.0,2.0,8.0,TRUE,['source'],3.0,1.0,3.0,0.0,0.0,276.0,143.0,32.0,10.0,45.0,12.0,129.0,49.0,20.0,58.0,0.0,0.0,4.0,1.0,12.0,1.75,1.0,7.0,2.8163266,2.0,0.5862069,0.0,0,0.0,1.0,0.0,0.0,0.0
15398,1,39,0a2a3011a85564508374656b148b2c0130b78a4b,"['[entropy_src/rtl] Shift repcnt HT sampling pulse', '', 'In the repcnt_ht and repcnts_ht modules, this commit adjusts the timing', 'of the test_fail_pulse_o pulses to put them as close as possible to the', 'failing samples.  Previous to this commit the failure pulses would', 'be lined up with the sample after the failing sample.  This extra', 'delay could allow a window to pass with a failing REPCNT test.', '', 'It also creates several scoreboarding challenges in predicting', 'failing REPCNT outputs and statistics.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",16.0,3.0,2.0,8.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,64.0,46.0,9.0,5.0,8.0,8.0,3.0,0.0,0.0,14.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.22222222,0.0,0,0.0,1.0,0.0,0.0,0.0
15399,1,39,7cfb62c96c1bc71f3df6b49068f893d8170a0986,"['[entropy_src/rtl] Suppress watermarks after disable', '', 'Prior to this commit the HT watermarks are set to update even after', 'the IP is disabled.  This makes the watermark behavior different', 'from the alert and failure counter, because all of the test', 'failure pulses are masked once the IP is turned off.', '', 'This state of affairs means that the dataset used for watermarking', 'is effectively different then the data set used in calculating', 'failures and alerts, which creates big challenges for', 'verification.', '', 'By masking health_test_done_pulse with a copy of es enable,', 'this stops the watermarks from updating after disable and', 'makes the watermarks agree with the failure counters.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",16.0,3.0,2.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,19.0,20.0,0.0,0.0,0.0,1.0,5.0,0.0,0.0,97.0,1.0,16.0,0.0,0.0,6.0,0.0,0.0,1.0,0.0,0.0,0.0927835,0.0,0,0.0,1.0,0.0,0.0,0.0
15400,1,32,9dc54e9b6f6e577f28e46eb960eb27279efd4656,"['[flash_ctrl,dv] interrupt mode test', '', ' - Randomize wr/rd_lvl', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",23.0,1.0,4.0,7.0,FALSE,"['source', 'other']",11.0,5.0,8.0,2.0,0.0,329.0,22.0,36.0,2.0,32.0,3.0,112.0,57.0,10.0,58.0,2.0,7.0,9.0,2.0,7.0,1.4444444,1.0,12.0,2.3508773,2.25,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
15401,1,61,aee408b9100e8a4ca313fbabb7caa231ec84fcdf,"['[top] revert ast pok bypass', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",13.0,2.0,2.0,8.0,FALSE,"['other', 'source']",3.0,2.0,2.0,0.0,0.0,16.0,15.0,0.0,0.0,4.0,3.0,2.0,0.0,0.0,88.0,0.0,6.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,0.39772728,0.0,0,0.0,1.0,0.0,0.0,1.0
15405,1,16,99aa8b8dfe13c7bc99fb40da4fa0243e229a3941,"['[test, entropy_src] Add the test `chip_sw_entropy_src_fuse_en_fw_read`', '', 'Signed-off-by: Douglas Reis <doreis@lowrisc.org>']",11.0,2.0,2.0,7.0,FALSE,"['source', 'other']",7.0,5.0,2.0,2.0,0.0,278.0,1.0,4.0,0.0,8.0,0.0,2.0,0.0,0.0,246.0,11.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,1.0,0.181818182,0,0.0,1.0,0.0,0.0,1.0
15410,1,4,473676fbdedb1742fbb5174e4a15897bba77d7b2,"['[otbn,dv] Verify `START_STOP_CTRL.STATE.CONSISTENCY` CM', '', 'This commit adds a test sequence that injects faults into the handshake', 'between `otbn_controller` and `otbn_start_stop_control` used to request', 'and acknowledge a secure wipe.  When a fault is injected, OTBN is', 'expected to raise a fatal alert and lock up, and this expectation is', 'communicated to the model.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",15.0,0.0,2.0,8.0,FALSE,"['source', 'other']",5.0,4.0,2.0,1.0,0.0,167.0,1.0,34.0,0.0,33.0,0.0,10.0,5.0,8.0,48.0,1.0,0.0,5.0,8.0,0.0,1.2,1.25,10.0,1.2,1.25,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
15413,1,22,8f6da639073ffabb0ee39df13953d23f2b403691,"['feat(kmac): Check `rst_storage` integrity', '', 'This commit adds a condition to the fatal error raised if `rst_storage`', 'is asserted unexpectedly.', '', '`rst_storage` in `keccak_round` supposes to be high when `clear_i` is', 'high at `StIdle` state.', '', 'Signed-off-by: Eunchan Kim <eunchan@opentitan.org>']",14.0,1.0,2.0,8.0,FALSE,['source'],4.0,2.0,4.0,0.0,0.0,49.0,5.0,11.0,0.0,8.0,0.0,56.0,25.0,5.0,99.0,1.0,16.0,1.0,0.0,6.0,1.0,0.0,3.0,2.0,1.8,0.54545456,0.0,0,0.0,1.0,0.0,0.0,0.0
15415,1,12,5574bf7f3e6380833b5b5a09fcfdc462c867adfa,"['[dv/shadow_reg] Fix shadow_reg error with random csr_rw', '', 'This PR fixes a case where in shadow_reg_error_with_rand_csr_rw test:', 'random csr_rw test writes to alert_test register and causes an', 'unexpected alert.', 'This PR fixes it by excluding the alert_test reg from the csr_rw', 'sequence.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,3.0,2.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,9.0,1.0,3.0,1.0,1.0,0.0,0.0,0.0,0.0,17.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,0.8235294,0.0,0,0.0,1.0,0.0,0.0,0.0
15428,1,22,13fe1aff890ddd4e6270235fda77d571bb014f67,"['feat(kmac): Turn on MSGFIFO pointer protection', '', '_Related Issue: https://github.com/lowRISC/opentitan/issues/13855_', '', 'This commit turns on the `Secure` feature in `prim_fifo_sync` in', '`kmac_msgfifo`. The compile-time parameter protects the internal', 'counters against FI attacks.', '', 'The error (counter mismatch) is reported via Alert interface along with', 'ERR_CODE.', '', 'Signed-off-by: Eunchan Kim <eunchan@opentitan.org>']",10.0,3.0,2.0,8.0,TRUE,['source'],3.0,1.0,3.0,0.0,0.0,55.0,22.0,7.0,2.0,6.0,1.0,56.0,25.0,5.0,98.0,0.0,15.0,1.0,0.0,2.0,1.0,0.0,2.0,1.64,1.8,0.8,0.0,0,0.0,1.0,0.0,0.0,0.0
15431,1,9,0feb39a066ee066f4a238b665f1ffbca2834ccb5,"['[prim,dv] Reg CDC hardware request fix', '', 'Having `dst_update_i` does not necessarily mean we have a valid request', 'from hardware. Since software has priority over hardware, we need to', 'have this checker inside arbitration module and only enable it when', ""we don't have a software update request going on."", '', 'Signed-off-by: Canberk Topal <ctopal@lowrisc.org>']",17.0,1.0,1.0,8.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,6.0,17.0,1.0,1.0,1.0,3.0,11.0,13.0,0.0,6.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,1.1538461,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
15434,1,22,8f0dce96707ea37fef2cffe14217191ace0ce5c5,"['fix(sha3): Incorrect msg_ready_o timing', '', 'As reported in', 'https://github.com/lowRISC/opentitan/pull/13921#discussion_r935911685', 'and https://github.com/lowRISC/opentitan/issues/14090 , SHA3 asserted', '`msg_ready_o` when it moves to `StPad` state even after `process_i` has', 'been asserted.', '', 'The behavior may cause incorrect process (the behavior is checked by', 'an assumption though)', '', 'Signed-off-by: Eunchan Kim <eunchan@opentitan.org>']",10.0,2.0,2.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,7.0,1.0,2.0,0.0,2.0,0.0,60.0,23.0,1.0,30.0,0.0,2.0,0.0,0.0,1.0,0.0,0.0,1.0,1.173913,1.0,0.6,0.0,0,0.0,1.0,0.0,0.0,0.0
15435,1,22,cff3705f551fb4bbe745c0ce40e5504c65a76977,"['refactor(kmac): Change `done` to `mubi4_t`', '', '_Related Issue: https://github.com/lowRISC/opentitan/issues/13855_', '', '`clear_i` triggers `rst_storage` in `keccak_round`. `rst_storage`', 'signal integrity is checked in the PR', 'https://github.com/lowRISC/opentitan/pull/14103', '', 'However, `clear_i` may be a victim of FI attacks. Then the consequences', 'are same to the FI attacks on `rst_storage`. Whenever the hashing', 'operation is completed and early `clear_i` signal is issued prior to SW', 'read, the result digest is 0. (It will be great if SW checks two shares', 'of the digests are not all zero)', '', 'This commit converts the `sha3_done` to `mubi4_t` and following logics', 'to check the signal to `prim_mubi_pkg::MuBi4True` strictly.', '', 'Signed-off-by: Eunchan Kim <eunchan@opentitan.org>']",17.0,1.0,2.0,8.0,TRUE,['source'],8.0,2.0,8.0,0.0,0.0,67.0,37.0,3.0,2.0,1.0,0.0,60.0,35.0,5.0,97.0,1.0,16.0,1.0,0.0,9.0,1.0,0.0,2.0,2.0,1.8,0.78571427,0.0,0,0.0,1.0,0.0,0.0,0.0
15438,1,12,ca7f4841917235e26c9c69ef673bb453804ecaad,"['[dv/chip] lc_ctrl_kmac_reset test', '', 'This PR implements the lc_ctrl_kmac_reset test.', 'This test includes the following sequence:', '1). In SV side, pre-load OTP image with count 8. Backdoor override the', '  image to `TestUnlocked1` state.', '2). In C side, initiate a LC state transition to DEV state, but input', '  incorrect exit token.', '3). During and after the token handshake with KMAC, in SV side, force', ""  kmac's reset line."", '4). Still expect to see a LC transition failure afterwards.', '', 'Then repeat the following sequence but let C side input correct exit', 'token. Then expect the LC state transition to pass.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",14.0,0.0,2.0,8.0,FALSE,"['source', 'other']",10.0,6.0,3.0,2.0,0.0,274.0,5.0,20.0,0.0,21.0,1.0,7.0,1.0,5.0,244.0,11.0,0.0,1.0,5.0,0.0,1.0,1.4,7.0,1.0,1.4,1.0,0.428571429,0,0.0,1.0,0.0,0.0,1.0
15449,1,32,131cb7125ddeee34843ac281ae49787a24a88ed4,"['[dv,flash_ctrl] rma test fix', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",3.0,1.0,1.0,8.0,TRUE,['source'],4.0,2.0,4.0,0.0,0.0,80.0,31.0,17.0,9.0,4.0,4.0,101.0,21.0,8.0,59.0,2.0,1.0,2.0,0.0,15.0,1.0,0.0,10.0,1.8571428,1.125,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
15451,1,48,828ec30c0be8411172a68f518f6be89ad19a1e28,"['[otbn, dv] Enabled prim count tests to verify stack REDUN cms', '', 'This commit enables prim count tests to verify', 'OTBN.STACK_WR_PTR.CTR.REDUN and OTBN.LOOP_STACK.CTR.REDUN', 'countermeasures.', 'It also adds a function to disable stack intgegrity checks when errors', 'are  injected on otbn_loop_controller and call_stack.', '', 'Signed-off-by: Prajwala Puttappa <prajwalaputtappa@lowrisc.org>']",10.0,1.0,1.0,8.0,FALSE,"['source', 'other']",9.0,5.0,3.0,0.0,0.0,45.0,9.0,0.0,0.0,2.0,0.0,7.0,0.0,0.0,74.0,1.0,0.0,0.0,0.0,2.0,0.0,0.0,2.0,0.0,0.0,0.35,0.0,0,0.0,1.0,0.0,0.0,1.0
15462,1,67,2a78a7907c3dea3e430a3f03fbc71d21da0fdcb1,"['[sram_ctrl/dv] Update sec_cm to test `TLUL_FIFO.CTR.REDUN`', '', 'Update seq for new added cm `TLUL_FIFO.CTR.REDUN`', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",17.0,0.0,2.0,8.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,17.0,2.0,0.0,0.0,1.0,0.0,72.0,16.0,1.0,72.0,1.0,2.0,1.0,0.0,0.0,1.0,0.0,3.0,1.0,1.0,0.6666667,0.0,0,0.0,1.0,0.0,0.0,0.0
15470,1,22,ef6576c9ff250f650be896ba269b1c84f32b037c,"['feat(spid): Revise spi_tpm pre_dv', '', 'Revised TPM module to issue more than 4 Byte TPM transfer.', '', 'In this commit, I fixed a few TB issues, too.', '', '- The exit condition of SW was wrong. It created a TIMEOUT error in case', '  of Xfer size is greater than 1B.', '- SW could not catch the Write data correctly due to race condition.', '  Revised the TB to use `iff` rather than `&&`', '', 'Signed-off-by: Eunchan Kim <eunchan@opentitan.org>']",17.0,2.0,1.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,33.0,16.0,1.0,0.0,4.0,0.0,12.0,0.0,2.0,2.0,0.0,6.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,1.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
15472,1,39,4337d56ca6c3fc63b8c9669b559a62cbbaeeea59,"['[entropy_src/dv] Impl. covergroup for continuous HTs', '', 'The cont_ht_cg provides functional coverage for the REPCNT and REPCNTS', 'health tests.  These so-called continuous health tests do not operate', 'on fixed windows of data, and thus have different sampling and', 'binning conditions.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",9.0,5.0,1.0,8.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,123.0,11.0,24.0,5.0,34.0,5.0,114.0,45.0,18.0,57.0,0.0,1.0,0.0,0.0,6.0,0.0,0.0,2.0,2.8888888,2.1111112,0.8,0.0,0,0.0,1.0,0.0,0.0,0.0
15473,1,22,36353a21e4f38ca3bb44ba170639e22b5aacf686,"['feat(kmac): Add FI attack protection on packer pos', '', 'This commit protects the packer position variables against FI attacks.', 'It instantiates `prim_count` to duplicate the position counter.', '', 'If error occurs, KMAC reports the error via Alert interface and', 'ERR_CODE.', '', 'Signed-off-by: Eunchan Kim <eunchan@opentitan.org>']",14.0,0.0,2.0,8.0,FALSE,"['doc', 'other', 'source']",9.0,6.0,6.0,0.0,0.0,177.0,47.0,29.0,5.0,31.0,0.0,54.0,22.0,3.0,96.0,0.0,14.0,3.0,0.0,2.0,1.3333334,0.0,5.0,1.4090909,1.3333334,0.7692308,0.0,0,1.0,1.0,0.0,0.0,1.0
15475,1,26,5053c41fc20bc4656a2fdc029a9d16f97f56040a,"['[dv/clkmgr] Keep count check assertions enabled', '', 'Remove the sec_cm_fi_ctrl_svas function: it was added as a workaround,', 'and is no longer needed.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",8.0,1.0,2.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,0.0,16.0,0.0,0.0,0.0,1.0,5.0,0.0,0.0,10.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.6,1.0,0,0.0,1.0,0.0,0.0,0.0
15478,1,67,23cf68b6e7f45075b662432983763e3ee7ab3be7,"['[spi_devce] Fix Intercept assertion', '', 'Addressing #13934', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",15.0,0.0,2.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,41.0,6.0,1.0,117.0,0.0,26.0,0.0,0.0,2.0,0.0,0.0,1.0,1.5,2.0,0.017094016,0.0,0,0.0,1.0,0.0,0.0,0.0
15479,1,67,3fd71c0f99e91a4654a9392fbdc4c05d52f7626d,"['[spi_device/dv] Add upload sequence', '', '1. randomly enable upload for non-read cmd and randomize busy bit', '2. read upload status, fifo depth and read all items in fifos', '3. updata scb to check upload cmd, addr, payload', '4. small refactor scb to handle internally processed cmd', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",11.0,0.0,2.0,8.0,FALSE,"['other', 'source']",13.0,5.0,10.0,1.0,0.0,385.0,97.0,29.0,9.0,32.0,3.0,91.0,27.0,4.0,34.0,1.0,1.0,6.0,2.0,11.0,2.5,1.0,13.0,2.5,1.25,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
15481,1,40,68fa536e00188a1cfd53ba82fed392688dd51709,"['[rom_ctrl] Remove a TODO', '', 'The block has passed the security review (D2S) hence this comment can be', 'removed.', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",12.0,0.0,2.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,0.0,5.0,0.0,5.0,0.0,0.0,9.0,3.0,0.0,10.0,0.0,0.0,0.0,0.0,3.0,0.0,0.0,1.0,1.0,0.0,0.2,0.0,0,0.0,1.0,0.0,0.0,0.0
15484,1,22,6a616cb93527be810ed5d1f0a2b4492e917284a8,"['fix(spi_device): Invalid command in Flash mode', '', 'Issue is reported by @weicaiyang in', 'https://github.com/lowRISC/opentitan/issues/14057.', '', 'The cmdparse FSM supposes to move to `StWait` state if an invalid', 'command has been received. The condition was missed in the previous', 'design. If an invalid command is received, `cmd_info_d.valid` is 0.', '', 'In this commit, the behavior is fixed by checking `module_active &&', 'data_valid_i` in `StIdle`.', '', 'Signed-off-by: Eunchan Kim <eunchan@opentitan.org>']",9.0,0.0,2.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,5.0,1.0,3.0,0.0,0.0,0.0,39.0,18.0,1.0,23.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,2.0,1.9444444,1.0,0.82608694,0.0,0,0.0,1.0,0.0,0.0,0.0
15485,1,22,0d5ac3ca61d49e64ca6886b64d5cfead077d9424,"['refactor(spi_device): TPM FIFO Pointers to param', '', 'This commit splits TpmFifoPtrW into Read/Write parameters. And define', 'those parameters in `spi_device.hjson` to match with the design.', '', 'Signed-off-by: Eunchan Kim <eunchan@opentitan.org>']",15.0,2.0,1.0,8.0,FALSE,"['source', 'other']",3.0,2.0,2.0,0.0,0.0,28.0,8.0,2.0,1.0,0.0,0.0,41.0,6.0,1.0,116.0,0.0,26.0,0.0,0.0,2.0,0.0,0.0,1.0,1.5,2.0,0.7446808,0.0,0,0.0,1.0,0.0,0.0,1.0
15493,1,48,ea126e8bb0d30e53c4afe82508ba90fae6551d8e,"['[otbn, dv] Adds otbn_ctrl_redun testcase to verify OTBN.CTRL.REDUN cm', '', 'This commit adds a testcase called otbn_ctrl_redun to verify', 'OTBN.CTRL.REDUN countermeasure.', '', 'Signed-off-by: Prajwala Puttappa <prajwalaputtappa@lowrisc.org>']",18.0,1.0,4.0,7.0,FALSE,"['source', 'other']",5.0,4.0,2.0,1.0,0.0,240.0,1.0,13.0,0.0,5.0,0.0,35.0,4.0,9.0,46.0,1.0,1.0,4.0,9.0,0.0,1.0,1.4444444,35.0,1.0,1.4444444,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
15496,1,12,ac0797e746669281cd3c8b186ed5fe3a3346f969,"['[dv/kmac] Update err code info', '', 'This PR updates error code information for SwCmdSequence according to', 'design change #13884.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,0.0,2.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,4.0,0.0,0.0,0.0,0.0,251.0,173.0,29.0,64.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,3.6763005,3.1034484,0.25,0.0,0,0.0,1.0,0.0,0.0,0.0
15499,1,12,584c7af4e28efdccbc8ce5b549a7d52a4bb011f5,"['[dv/alert_handler] Add timing check for pings', '', 'This PR adds more timing check to make sure ping is triggered within the', 'expected timeframe.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",15.0,3.0,5.0,6.0,FALSE,"['other', 'source']",9.0,5.0,7.0,0.0,0.0,215.0,20.0,14.0,0.0,12.0,0.0,96.0,58.0,9.0,29.0,1.0,1.0,1.0,0.0,11.0,1.0,0.0,4.0,2.5344827,3.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
15505,1,4,09043c99f1d88143870a15452a7949bc396f9a2a,"['[otbn,rtl] Fix DMEM read bus blanking for illegal access', '', 'Prior to this commit, the DMEM read data bus would be blanked upon', 'illegal accesses to the IMEM but not the DMEM.  This seems to be a typo,', 'which is fixed in this commit.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",18.0,4.0,1.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,29.0,6.0,0.0,171.0,1.0,13.0,0.0,0.0,5.0,0.0,0.0,1.0,1.1666666,0.0,0.046783626,0.0,0,0.0,1.0,0.0,0.0,0.0
15514,1,39,e548aea173abe44cf4ac2236ff32ae48504e9c6f,"['[entropy_src.dv] Expect SHA3_disable alert', '', 'This commit fixes the scoreboard to expect the ES_FW_OV_DISABLE_ALERT', 'recoverable alert.', '', 'It also increases the stress level produced by the fw_ov test,', 'in order to better detect this alert condition.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",9.0,4.0,1.0,8.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,4.0,1.0,0.0,0.0,0.0,0.0,112.0,45.0,18.0,56.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,2.8888888,2.1111112,0.6060606,0.0,0,0.0,1.0,0.0,0.0,0.0
15516,1,39,4c3491dc76ba638862e9d65b63d750ed24f15500,"['[entropy_src/rtl] Adjustments to SHA3 handshaking & alert', '', 'This commit introduces minor fixes to the SHA handshaking', 'implementation put forward in PR #13921.', '', '- The `sha3_ready_mask` is now deasserted starting with the', '  fw_ov_sha3_disable_pulse (previously it just covered words', '  starting at the process pulse).  Expanding the mask by these', '  few clock cycles out ensures that SHA message inputs inserted', '  (illegally) after the SHA block is closed, still yield', '  verifiable outputs.', '- This mask is now applied both to the SHA input as', '  well as to the FIFO pop signal on the preconditioning FIFO', '  (The last lint fix removed the mask from the SHA inputs,', '  leading to new assertion failures in the most stressful tests)', '- The SHA disable alert is now triggered by `fw_ov_sha3_start_pfe`', '  as opposed to `fw_ov_sha3_start_pfa` (which is only asserted', '  if fw_ov_sha3_start contains an invalid MuBi value.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",10.0,4.0,1.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,16.0,8.0,5.0,0.0,1.0,1.0,5.0,0.0,0.0,94.0,1.0,16.0,0.0,0.0,6.0,0.0,0.0,1.0,0.0,0.0,0.08510638,0.0,0,0.0,1.0,0.0,0.0,0.0
15517,1,39,7e6048eab57449e5c024fed2442465a4eb042975,"['[entropy_src/rtl] Fewer alert cnt clear pulses in FW_OV mode', '', 'In order to increase predictability this commit modifies the main SM to', 'not clear the alert counters when finishing a SHA3 digest in FW_OV mode.', '', 'Though FW_OV mode does not send alerts for HT failures, the HTs continue', 'to gather statistics, and the outcome of these statistics are still', 'scoreboarded.  However FW_OV mode does break many of the assumptions', 'about this mode such as relative timing of the health tests, vs.', 'the SHA3 controls.   This makes it very hard to predict the', 'timing of the CLR pulse that gets sent to the HT fail counters.', '', 'Suppressing these CLR pulses allows the alert counters to accumulate', 'regardless of when FW closes off a SHA3 digest, allowing the', 'test environment to correctly predict the HT diagnostic counters.', '', 'Also makes a minor clarification to the DV logs to help diagnose', 'this problem.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",23.0,3.0,1.0,8.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,9.0,1.0,6.0,0.0,0.0,0.0,112.0,45.0,17.0,55.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,2.8888888,1.882353,0.56363636,0.0,0,0.0,1.0,0.0,0.0,0.0
15519,1,40,7fa4aa06e67b48e6fca06422fbd17e2a0ea21c98,"['Update lowrisc_ibex to lowRISC/ibex@4975c7fa', '', 'Update code from upstream repository', 'https://github.com/lowRISC/ibex.git to revision', '4975c7fa4bea96ad3000f1b1e3fdc508f7905d20', '', '* [lint] Minor fixes (Michael Schaffner)', '* [dv,prim] Fix build and assert errors for vendored prim changes', '  (Marno van der Maas)', '* [rtl] Flush controller in PMP CSR write ops (Canberk Topal)', '* Fix incorrect debug_cause priority against riscv-debug 1.0.0-STABLE', '  (Harry Callahan)', '* [dv] Locking PMP regions in disable all regions tests (Marno van der', '  Maas)', '* [dv] Allowing DV to disable PMP based on Ibex config (Marno van der', '  Maas)', '* [dv] Add README for Ibex DV (Marno van der Maas)', '* [dv] Write ePMP tests and enable ePMP in DV (Marno van der Maas)', '* Update google_riscv-dv to google/riscv-dv@808fb16 (Marno van der', '  Maas)', '* [dv,testlist] Enable irq_timer, allow WFI in Umode (Canberk Topal)', '* [dv,core_ibex] Add push_pull agent for Scramble IF (Canberk Topal)', '* [rtl] Deny no-match X access in M-Mode while MML=1 (Canberk Topal)', '* [dv] Make Xcelium wave dumping includes unpacked arrays (Greg', '  Chadwick)', '* [dv,fcov] IRQ and NMI detection fixes for fcov (Canberk Topal)', '* [dv] Fix IbexDataRPayloadX assertion (Greg Chadwick)', '* [dv,fcov] Fix `cp_mem_raw_hz` implementation (Canberk Topal)', '* [dv] Add option to ignore cosim log to testlist (Greg Chadwick)', '* [dv] Fix csr_description file (Greg Chadwick)', '* [dv] Pass end_signature_addr to generate test step (Greg Chadwick)', ""* Don't check MCAUSE[31] in debug_mode to identify sync/async trap"", '  (Harry Callahan)', '* Rework spike_cosim::step() to handle exception on 1st ISR instr', '  (Harry Callahan)', '* [cosim,dv] Add support to set mcount registers (Canberk Topal)', '* [dv,test] Fix race condition to catch ecall (Canberk Topal)', '* [dv,test] Enable FENCE.I instruction generation (Canberk Topal)', '* [dv,fcov] Fix collecting non-waking IRQs in WFI (Canberk Topal)', '* [util] Add query functionality to ibex_config.py (Greg Chadwick)', '* [dv,fcov] Implement Misaligned Mem Error coverage (Canberk Topal)', '* [dv] Fix traps in simple system cosim (Greg Chadwick)', '* Create riscv_assorted_traps_interrupts_debug_test (Harry Callahan)', '* Fix randomize bug, add assertion for cnt != 0 (Harry Callahan)', '* Commenting UVM testbench code, tidy formatting, minor refactoring', '  (Harry Callahan)', '* [lint] Remove whitespace from non-vendored source files (Marno van', '  der Maas)', '* [dv] Check privilege after DRET (Canberk Topal)', '* [dv/doc] Tweaks/fixes to functional coverage (Greg Chadwick)', '* [fcov] Adding debug related functional coverage (Canberk Topal)', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",12.0,4.0,1.0,8.0,TRUE,"['doc', 'source', 'config', 'other']",152.0,40.0,37.0,94.0,1.0,22681.0,699.0,162.0,148.0,73.0,27.0,131.0,47.0,3.0,43.0,0.0,11.0,4.0,1.0,8.0,1.25,1.0,7.0,7.6060605,2.5,1.0,0.0,0,1.0,1.0,0.0,1.0,1.0
15527,1,40,05f21b95e96ffc592a7830864217773e596c95fa,"['[rv_core_ibex] Trim long lines', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",19.0,3.0,1.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,32.0,32.0,32.0,32.0,0.0,0.0,0.0,0.0,0.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.25,0.0,0,0.0,1.0,0.0,0.0,0.0
15536,1,12,d1e42cd80d588437d519db973f25d8eb57a47f6b,"['[dv/kmac] enhance app sequence', '', 'This PR enhances the kmac_app sequence to randomly set en_sideload key', 'to 0 or 1.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",12.0,2.0,1.0,8.0,FALSE,['source'],4.0,1.0,4.0,0.0,0.0,28.0,24.0,4.0,6.0,2.0,0.0,52.0,22.0,7.0,38.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.3181819,2.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
15539,1,67,71cfedc14801eb3a470fa016cfabdb9ef732359a,"['[dv] Add return when reset occurs', '', 'Add return when reset occurs, in order to avoid printing many logs', 'during reset.', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",15.0,1.0,1.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,37.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,0.6756757,0.0,0,0.0,1.0,0.0,0.0,0.0
15541,1,32,7be0751e964b30618d9d46c695778851ec87926f,"['[flash_ctrl,dv] tb refactoring', '', ""- removed 'most' of redundent seqs"", '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",19.0,2.0,1.0,8.0,FALSE,"['source', 'other']",9.0,5.0,7.0,0.0,0.0,98.0,252.0,9.0,9.0,3.0,12.0,111.0,47.0,8.0,56.0,2.0,1.0,0.0,0.0,0.0,0.0,0.0,3.0,1.7142857,2.25,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
15547,1,26,f9e6675507fdd81e0b0dd3481c0a4bca634f322d,"['[dv/pwrmgr] Cleanup sequence side-effects in post_apply_reset', '', 'The reset sequences need to leave a healthy configuration even', 'when killed by an external reset. Adds undo actions in the base', 'post_apply_reset task.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",17.0,3.0,1.0,8.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,7.0,0.0,1.0,0.0,1.0,0.0,17.0,1.0,0.0,37.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,0.0,0.6486486,1.0,1,0.0,1.0,0.0,0.0,0.0
15548,1,12,0a90e107d282e20668401bd0fc525b6e89b0edd9,"['[fpv/pinmux] Fix chip level pinmux compile error', '', 'This PR fixes chip level pinmux compile error by using the correct port', 'names.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",9.0,2.0,1.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,8.0,57.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,3.0,0.0,1.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
15551,1,12,769fe3f0356cf2a3ffaa118e1f417566727351a0,"['[dv/kmac] Enhance app mode constraints', '', 'This PR removes the constraint to always input the correct strength when', 'using kmac app interface.', 'Instead, it will randomly choose a valid strength mode.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,2.0,1.0,8.0,FALSE,['source'],3.0,2.0,3.0,0.0,0.0,3.0,8.0,0.0,1.0,0.0,1.0,251.0,173.0,29.0,63.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,3.6763005,3.1034484,0.25,0.0,0,0.0,1.0,0.0,0.0,0.0
15553,1,39,8af309c7f995246c97c089d69ffc876eabdddffb,"['[entropy_src/dv] Track FW_OV FIFO exceptions', '', 'This commit aims to support verification of the the new', 'recoverable ES_FW_OV_WR_ALERT by tracking FIFO overflow conditions', 'inside the DUT', '', 'To a achieve this a new entropy_subsys_fifo_exception_if class is', 'added.  This interface can be bound to either a packer FIFO or', 'a synchronous FIFO.  (Though these two primitives have some port', 'differences, the interface is parametrizeable to attach to either,', 'leaving unbound/non-existent ports unused).', '', 'This new FIFO exception interface is identified as specific to the', 'entropy subsystem, as only the IPs in this subsystem have exceptions', 'for these FIFO events.', '', 'This new interface is then bound to the Pre-conditioning packer', 'FIFO, and the scoreboard is updated to properly predict future', 'DUT outputs should one of these events occur.', '', 'Further more the FW_OV test, now runs on average at a higher rate,', 'in order to both test the new testbench functionality, but also', 'to generate more seeds for better coverage in each test.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",12.0,5.0,5.0,7.0,FALSE,"['doc', 'source', 'other']",11.0,4.0,8.0,3.0,0.0,241.0,18.0,33.0,0.0,30.0,1.0,112.0,44.0,17.0,54.0,0.0,5.0,4.0,0.0,12.0,2.5,0.0,8.0,2.8863637,1.882353,1.0,0.0,0,1.0,1.0,0.0,0.0,1.0
15559,1,12,bdf768bb195af71763c2084dd51879d41b431612,"['[dv/kmac] Kmac fi enhancement', '', 'This PR fixes the compile error from PR #13884', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",14.0,1.0,1.0,8.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,54.0,14.0,7.0,37.0,0.0,0.0,0.0,0.0,17.0,0.0,0.0,1.0,1.2857143,1.1428572,0.21621622,0.0,0,0.0,1.0,0.0,0.0,0.0
15566,1,26,e201c9f8b554eadcc9f528fb50776ec8745bd778,"['[dv/clkmgr] Fix clkmgr resets', '', 'There have been changes in how the clkmgr handles reset in the RTL, and the', 'dv components need to be adjusted to match.', 'Move the call to initialize_on_start to post_apply_reset since it consumes', 'time, and causes randomized sequences with random reset to fail.', 'Block some CSR checks when the dut is under reset.', 'Undo some side effects of frequency tests in apply_resets_concurrently.', 'Use csr_rd_check in more places, since it deals with reset better.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",8.0,2.0,1.0,8.0,TRUE,['source'],9.0,4.0,9.0,0.0,0.0,129.0,75.0,3.0,9.0,10.0,5.0,88.0,14.0,7.0,67.0,2.0,6.0,0.0,0.0,4.0,0.0,0.0,4.0,1.2857143,1.5,1.0,1.0,1,0.0,1.0,0.0,0.0,0.0
15570,1,56,b0f2f65dc29fc771d74c331d5ae5fedb0e2db77f,"['[rv_dm, dv] Fixes for sberror=2,7 support', '', 'Previously, if the SBA TL access returned an error response,', 'it would have not impact (i.e. it would not show up) in the', 'DMI SBCS status register, and the debugger would have no way', 'of knowing an erroneous response occurred. Likewise, if the', 'SBA TL response had a data integrity error, it would also not', 'show up.', '', 'The recent changes to the PULP debug module added support for', 'indicating device error response as sberror=2 and also allowed', 'TL device intg error to be indicated as other error (sberror=7).', '', 'This commit updates the sba_access_utils_pkg (monitor and the', 'utility tasks) and the RV_DM testbench (sequences and the', 'scoreboard with fixes needed to support this design change.', '', 'The sba access monitor can only predict sberror=3,4. It now', 'wires the actual sberror value seen when polling the sbcs for', 'status into the predicted SBA access item that is written to the', 'analysis port. The rv_dm scoreboard which retrieves the item', 'checks the correctness of sberror=2,7 based on the monitored', 'TL transaction.', '', 'The sba access util tasks have minor flow related enhancements', 'to ensure the accesses to SBA registers in the DMI space are', 'sequenced corrected to properly facilitate a SBA TL access.', '', 'The rv_dm sba test sequences have similar fixes to properly', 'sequence events to avoid unexpected bahaviors. The injection of', 'SBA TL device error response and SBA TL device intg error is', 'now disbled in the base sequence class, which now does only', 'does clean accesses. These are constrained-randomized in the', 'extended vseq classes instead, since they have a real impact', ""on the behavior of the PULP debug module's SBA logic."", '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",1.0,1.0,1.0,8.0,FALSE,['source'],5.0,3.0,5.0,0.0,0.0,228.0,169.0,61.0,20.0,12.0,11.0,32.0,13.0,2.0,13.0,0.0,2.0,7.0,1.0,8.0,1.5,1.0,12.0,2.1111112,1.5,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
15573,1,40,5d4d4e522848ee15d5423836cf00c334296a1c45,"['[rom_ctrl] KMAC interface optimization', '', 'As discussed in #12429, the KMAC interface actually supports byte', 'strobes. Since the ROM controller only reads out 39bit per cycle,', 'it therefore makes sense to only transmit 5 bytes worth of data to KMAC', 'per cycle instead of a zero padding to the maximum interface with', 'and transferring 8 bytes per cycle.', '', 'This change should improve the ROM hash time by almost 50%.', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",19.0,2.0,4.0,7.0,FALSE,"['other', 'source']",4.0,3.0,3.0,0.0,0.0,40.0,14.0,21.0,2.0,1.0,0.0,26.0,5.0,1.0,37.0,0.0,10.0,0.0,1.0,14.0,0.0,1.0,3.0,1.0,1.0,0.16666667,0.0,0,0.0,1.0,0.0,0.0,1.0
15575,1,40,ca403c5fe0c5103100b7289626e3f8b7bd5649d5,"['[flash_ctrl] Add generic registers for the flash wrapper', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",18.0,4.0,5.0,7.0,FALSE,"['source', 'other']",13.0,7.0,7.0,1.0,0.0,8004.0,73.0,828.0,7.0,932.0,1.0,12.0,1.0,0.0,133.0,0.0,20.0,1.0,0.0,5.0,1.0,0.0,2.0,1.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
15582,1,61,297d8cf1ce88d78c54703c49d418ecfcdf3c9687,"['[flash_ctrl] Protect ADDR from modification while transaction is ongoing.', '', '- Other transaction attributes were already protected, but ADDR was', '  missing. This led to issues in #13933', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",8.0,1.0,1.0,8.0,FALSE,"['source', 'other']",7.0,5.0,2.0,0.0,0.0,44.0,10.0,4.0,0.0,0.0,0.0,7.0,1.0,0.0,100.0,1.0,9.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,0.0,0.84615386,1.0,0,0.0,1.0,0.0,0.0,1.0
15584,1,32,59a7dd1add134c57769fd31384c61d3299e107e5,"['[dv,flash_ctrl] integrity test fix', '', '- check outstanding same address traffice for ierr assertion', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",13.0,2.0,1.0,8.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,4.0,2.0,0.0,0.0,0.0,0.0,111.0,47.0,8.0,55.0,2.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,1.7142857,2.25,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
15589,1,12,cfa122fbb1e4767fab9246c9b5e450f49d44e30c,"['[fpv/prim_onehot_check] Fix prim_onehot_check compile error', '', 'This PR fixes prim_onehot_check compile error due to missing a package', 'dependency in the core file.', 'This PR also fixes some small typos inside the code comments.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",15.0,1.0,1.0,8.0,TRUE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,5.0,3.0,3.0,3.0,0.0,0.0,9.0,3.0,1.0,7.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,2.0,1.0,0.25,0.0,0,0.0,1.0,0.0,0.0,1.0
15591,1,39,044b8e8cb9f2505d48870dbf697ba06cdfbd5e8d,"['[entropy_src/rtl] Manage early SHA3 disablement', '', 'A handfull of FW_OV tests have been failing when the SHA3 conditioner', 'but the SHA block has for whatever reason encountered a delay', 'ingesting the last word of the ""message"".  This highlights the', 'need to also check the FW_OV_WR_FIFO_FULL register before', 'disabling SHA3.', '', 'This commit:', '- Updates the documentation for the FW_OV_SHA3_START register to', '  add a warning about this problem.', '- Adds a new recoverable alert field ES_FW_OV_DISABLE_ALERT to', '  notify users when they violate this recommendation.', '- Tidies up the ready signal for the sha3_msgfifo_ready signal so', '  that it is more predictable when this recommendation is violated.', '  This makes for better scoreboarding and easier testing of', '  ES_FW_OV_DISABLE_ALERT field.', '  - Data left in the prim_packer fifo is held there either until', '    the SHA3 is reenabled or until the IP is disabled.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",21.0,5.0,5.0,7.0,FALSE,"['source', 'other']",4.0,2.0,3.0,0.0,0.0,145.0,70.0,47.0,40.0,11.0,2.0,5.0,1.0,0.0,93.0,2.0,16.0,0.0,0.0,6.0,0.0,0.0,1.0,1.0,0.0,0.07526882,0.0,0,0.0,1.0,0.0,0.0,1.0
15592,1,39,d2eca35d801fafaeca73ce355d5e2f50b5aef903,"[""[entropy_src/dv] Leave CSRNG & RNG Seq's running during RST."", '', 'This commit makes a clean break between the csrng_rst_ni (used by the', 'CSRNG and RNG pull-push monitors) and the rst_ni used by the DUT.', '', 'The purpose is to allow the DUT to be reset in the middle of the', 'simulation without stopping the other I/O sequences running around it.', '', 'This change prevents assertion failures that may occur if there', 'are CSRNG/RNG sequences are shutdown before the DUT.  It also', 'gives a stronger test of how the DUT behaves if there is activity', 'on the pins during reset.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",12.0,1.0,1.0,8.0,FALSE,['source'],3.0,2.0,3.0,0.0,0.0,52.0,42.0,10.0,19.0,8.0,2.0,35.0,6.0,5.0,36.0,0.0,5.0,0.0,0.0,4.0,0.0,0.0,2.0,1.5,1.5,0.58064514,0.0,0,0.0,1.0,0.0,0.0,0.0
15593,1,32,5132d787f6901c666c80cc0a2a0c7aff371952a8,"['[dv,flash_ctrl] move dv_if to env directory to avoid foundry comp err', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",0.0,2.0,1.0,8.0,FALSE,"['other', 'source']",4.0,2.0,2.0,1.0,1.0,16.0,16.0,3.0,3.0,1.0,1.0,1.0,0.0,0.0,36.0,2.0,1.0,0.0,0.0,2.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
15594,1,39,4907e28b077b50cb8f5a1a9ce041b91ae5ceab01,"['[entropy_src/dv] Add CGs for alert & obsfifo thresholds', '', 'This commit implements the alert_cnt_cg and observe_fifo_thresh_cg', 'covergroups, and clarifies their documentation in the testplan.', '', 'In order to support this, a number of other DV changes are added:', '', '- Since sampling the observe_fifo_thresh_cg requires that both', '  the interrupt and the associated data be fetched before sampling', '  this commit adds better support for monitoring the interrupt', '  pins using cov_vif, and the intr_state register.', '- Health test thresholding has been re-enabled to test the alert_cnt_cg', '  (It was previously disabled while debugging other issues with the', '  RNG VSEQ)', '', 'Also a couple points of cleanup:', '- The prefix ""entropy_src_"" has been removed from the older', '  coverpoints to match their testplan names.', '- A number of RO registers or registers which have unpredictable', '  values have been noted as such in the scoreboard.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>', 'Co-authored-by: weicaiyang <49293026+weicaiyang@users.noreply.github.com>']",21.0,6.0,5.0,7.0,FALSE,"['source', 'other']",8.0,4.0,6.0,0.0,0.0,335.0,154.0,46.0,5.0,25.0,6.0,103.0,39.0,17.0,53.0,0.0,1.0,4.0,1.0,6.0,2.25,1.0,6.0,2.6923077,2.1176472,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
15596,1,22,8a5ba3d759c1486fb1c1e8009bf5ce44a43bdd55,"['refactor(spi_device): Remove `bitcnt`', '', '`bitcnt` is 12 bit data counting how many bits `spi_s2p` has received.', 'The signal is then sent to the following modules along with the valid', 'signal and a byte data.', '', 'The signal assumes the max data transfer in a SPI transaction to 256B.', '256B is common for SPI Flash page size.', '', 'However, the host can read more than a page size. And the signal is', 'never used in the following modules (spi_readcmd, spid_upload)', '', 'Signed-off-by: Eunchan Kim <eunchan@opentitan.org>']",12.0,0.0,1.0,8.0,FALSE,['source'],4.0,1.0,4.0,0.0,0.0,0.0,33.0,0.0,3.0,0.0,5.0,41.0,19.0,1.0,115.0,0.0,26.0,0.0,0.0,2.0,0.0,0.0,1.0,1.5,2.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
15598,1,32,47e018e5e3130cb1bc71d9cc97e31dad890df124,"['[flash_ctrl,dv] more reset tests', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",20.0,1.0,4.0,7.0,FALSE,"['source', 'other']",12.0,6.0,8.0,3.0,0.0,199.0,8.0,39.0,0.0,12.0,1.0,109.0,26.0,3.0,54.0,2.0,7.0,1.0,0.0,7.0,1.0,0.0,2.0,1.6923077,2.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
15599,1,32,75e2af4ebccab1820725184950422bdfc3e3fe18,"['[flash_ctrl,dv] otf regression clean up', '', 'Fixed multiple regression test failure', '- Add reset taks to phy_prim_monitor', ""- Add a new class 'flash_otf_read_entry' to mitigate read cache problem"", '  for error injection', '- Expand error injection table to have address and part', '- Fix to check error injection redundency and outstanding transaction', '  per 8bytes.', '- Remove misplaced ierr_created from add_bit_err function', ""- clean up analysis_fifo's and write_buffer for multiple runs"", '- Fix tb info page overflow issue', '- Constraint single program access limit to 512B per page for info partition', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",14.0,0.0,1.0,8.0,TRUE,"['other', 'source']",13.0,3.0,12.0,1.0,0.0,290.0,63.0,31.0,1.0,19.0,3.0,109.0,57.0,8.0,58.0,2.0,1.0,4.0,0.0,15.0,1.5,0.0,9.0,3.0,2.25,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
15602,1,67,e94d021411aec03147b017e3ca3e832af11c5388,"['[dv] Update TL max_outstanding_req for aes, edn, entropy_src, csrng', '', 'These blocks only support 1 TL outstanding_req item.', 'This change will make `m_max_outstanding_cg` reach 100%', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",14.0,0.0,1.0,8.0,FALSE,['source'],4.0,4.0,4.0,0.0,0.0,12.0,0.0,4.0,0.0,4.0,0.0,21.0,5.0,3.0,41.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.4,1.0,0.12820512,0.0,0,0.0,1.0,0.0,0.0,0.0
15607,1,4,a6b63f79610b5efa1dcee0cb4babdbf0f141b9d0,"['[otbn,rtl] Fix lint warning on `u_lc_rma_req_sync`', '', 'See #13926.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",9.0,1.0,1.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,29.0,6.0,0.0,170.0,1.0,13.0,0.0,0.0,5.0,0.0,0.0,1.0,1.1666666,0.0,0.04117647,0.0,0,0.0,1.0,0.0,0.0,0.0
15609,1,26,a79ca638323fd1339a29f69763693fa8e920530e,"['[dv/clkmgr] Exclude hint_status reads and fix max_outstanding', '', 'Disable generated checks of hint_status register since it depends on', 'idle inputs.', 'Set the tl_agent max_outstanding_req to 1.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",15.0,0.0,1.0,8.0,TRUE,"['source', 'other']",3.0,3.0,1.0,0.0,0.0,7.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,65.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.7,0.0,0,0.0,1.0,0.0,0.0,1.0
15610,1,12,81cc9d09c2c34edb155ee83d63130bc760400add,"['[dv/alert_handler] Fix regression error', '', 'Fix regression error regarding alert_handler_sec_cm:', '1). Add a checking about ping timeout.', '2). Add one cycle wait period after disabled assertions because the', '  assertion lasts for two clock cycles.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",14.0,0.0,1.0,8.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,40.0,6.0,8.0,4.0,6.0,0.0,12.0,2.0,0.0,7.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,3.0,1.0,0.0,0.42857143,1.0,0,0.0,1.0,0.0,0.0,0.0
15612,1,22,5f689344c7769892e27621ebaabeba81d8b58b23,"['fix(spi_device): Intercept Assertion', '', 'Mailbox intercept behavior was revised to support mailbox crossing event', '(from passthrough -> mailbox or mailbox -> passthrough). In this case,', '`intercept_en` signal will be dropped when the read address crosses', 'upper mailbox boundary.', '', 'This commit revises the assertion to check intercept_en stability only', 'for Read Status, Read JEDEC ID, Read SFDP case.', '', 'Signed-off-by: Eunchan Kim <eunchan@opentitan.org>']",13.0,0.0,1.0,8.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,2.0,1.0,1.0,0.0,0.0,41.0,6.0,1.0,114.0,0.0,26.0,0.0,0.0,2.0,0.0,0.0,1.0,1.5,2.0,0.6754386,0.0,0,0.0,1.0,0.0,0.0,0.0
15613,1,61,0671b52e2902f5b99ab33ae99e964ff5c111fcfa,"['[adc_ctrl] Explicitly declare the debug cable as a usecase', '', '- This allows adc_ctrl to be generic and calls out debug', '  cable as a unique usecase.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",16.0,2.0,4.0,7.0,FALSE,"['doc', 'source']",2.0,2.0,1.0,0.0,0.0,12.0,5.0,2.0,2.0,0.0,0.0,3.0,0.0,0.0,13.0,0.0,3.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,0.7692308,0.0,0,1.0,1.0,0.0,0.0,0.0
15617,1,26,856f42f9308ed0290e13b699a2055713a1de1309,"['[dv,ast_ext_clk] Fix tests expecting ast to enable external clock', '', 'Extend the timeout, and start waiting closer to when the external clock', 'should be enabled.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",12.0,0.0,1.0,8.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,10.0,4.0,0.0,0.0,0.0,0.0,3.0,1.0,3.0,17.0,0.0,1.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,1.3333334,0.6,0.0,0,0.0,1.0,0.0,0.0,0.0
15624,1,22,a25e162b8f91bd0ca32258c83d1d480f93327204,"['refactor(rv_timer)!: Rearrange INTERRUPT regs', '', '**This commit breaks the SW API**', '', 'Put INTR related CSRs prior to the comparator registers for SW to', 'compute the INTR easily.', '', 'refactor(rv_timer)!: Remove unnecessary code', '', 'As HW puts INTR_* CSRs prior to the comparator CSRs, calculating IRQ', 'offset is not needed in DIF.', '', 'This commit removes the test and the function from RV_TIMER DIF.', '', 'Signed-off-by: Eunchan Kim <eunchan@opentitan.org>']",15.0,4.0,5.0,7.0,FALSE,"['source', 'other']",6.0,3.0,2.0,0.0,0.0,267.0,304.0,33.0,33.0,20.0,20.0,3.0,1.0,0.0,34.0,1.0,8.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,0.0,0.3888889,0.0,0,0.0,1.0,0.0,0.0,1.0
15627,1,67,61ffa8a34c8d8d7c1fc849a5f2f3e581cc162330,"['[spi_device/dv] Add mailbox sequence', '', 'spi_device agent update', '1. use logic for data/payload as they can be high-z', '2. check no X for all data, no high-z for opcode and address', '', 'spi device env/seq update', '1. constrain dual/quad read with >= 2 dummy cycles', '2. add mailbox sequence to test all mailbox read, including crossing boundary', '3. update scb to check mailbox data', '4. update scb to move item check to the place that processes upstream item, as', 'not all item appears at downstream port', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",17.0,4.0,5.0,7.0,FALSE,"['other', 'source']",13.0,4.0,11.0,1.0,0.0,164.0,70.0,22.0,10.0,16.0,8.0,72.0,26.0,4.0,33.0,1.0,1.0,2.0,0.0,11.0,1.5,0.0,7.0,1.8846154,1.25,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
15628,1,67,f4bf5a54e007d95abf0762e3425e3fd691f25785,"['[chip/dv] replace wait with DV_WAIT', '', 'Addressed #13402', 'Replace wait or non-forever while loop with DV_WAIT', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",17.0,4.0,4.0,7.0,FALSE,['source'],30.0,2.0,30.0,0.0,0.0,121.0,112.0,1.0,0.0,1.0,3.0,44.0,13.0,4.0,48.0,2.0,1.0,0.0,1.0,0.0,0.0,1.0,4.0,3.6923077,2.0,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
15638,1,56,880d289d97d1ecced9a3b9af9e2c3100e10a97c5,"['[rv_dm dv] Fix DTM RAL CSR failures', '', 'There are 2 fixes - write exclusion on `dtmcs.dmihardreset` field', 'and write of 0 to `dmi.op` field before CSR suite tests commence.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",19.0,5.0,5.0,7.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,5.0,0.0,3.0,0.0,0.0,0.0,2.0,0.0,0.0,6.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
15639,1,26,1dfc6c5b4cd13c1dc98305a6206de8c1f75c1cf3,"['[dv,chip] Fix a few chip level failures', '', 'Remove the pwrmgr_rstmgr_sva bound to the rstmgr instance: we already', 'bind it to the top_earlgrey instance, and the sva bound to rstmgr is only', 'suitable for unit level tests.', ""The fork in ast_ext_clk_if's detect_io_active_window task needs to be"", 'removed. It clearly was a programming mistake.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",17.0,4.0,5.0,7.0,TRUE,"['source', 'other']",10.0,4.0,6.0,2.0,0.0,148.0,102.0,23.0,13.0,10.0,8.0,5.0,1.0,1.0,20.0,0.0,1.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,1.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
15642,1,61,c338253224f4c24d50f4fe97159418f055c566aa,"['[dv] Support extra test type for test_in_rom', '', 'Currently, tests that meant to be executed in ROM get an extra', '""_rom_prog"" suffix when compared to the normal ROM.', '', 'This causes a memory load error in chip_sw_base_vseq since the name', 'no longer matches.', '', 'This commit introduces a flag that would be recognized by', 'the load routine to ensure the correct version is loaded.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",15.0,3.0,4.0,7.0,FALSE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,11.0,4.0,4.0,1.0,0.0,0.0,23.0,3.0,0.0,231.0,9.0,0.0,1.0,0.0,0.0,1.0,0.0,2.0,1.3333334,0.0,0.09210526,0.5,1,0.0,1.0,0.0,0.0,1.0
15649,1,67,a8fabd9ee03f1f652d9bfa16d4290dbeb5896160,"['[chip/dv] Fix ext_clk selection that causes uart failures', '', 'in dv_base_test, we invoke initialize and then cfg.randomize', ""Need to disable cfg.clk_freq_mhz rand_mode in initialize, since it's set according"", 'to plus-arg', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",14.0,3.0,4.0,7.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,8.0,2.0,1.0,1.0,0.0,0.0,23.0,2.0,0.0,75.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.18666667,0.0,0,0.0,1.0,0.0,0.0,0.0
15651,1,56,8d516bedd9c7750a8407132cb78ce44419ababe2,"['[dv, xccelium] Disable assertions on $finish', '', 'This commit kills assertions in specific modules that', 'do not predictably complete when $finish is called. One of the', 'modules is `prim_reg_cdc`, which is used all over the design.', 'The CDC assertion starts every few clock cycles, and its', 'implication is satisfied a couple of clock cycles later.', 'Unfortunately, it is not possible to predictably call $finish', '(i.e. end the sim) after the implication is satisfied. So', 'we just kill the assertions in these blocks in a `final`', 'block. This is ok, because these assertions fire several times', 'over during the course of the simulation, and complete successfully.', 'Its only the last one that causes a failure to be signaled', 'and cause the test to fail) AFTER the simulation is complete.', '', 'Strangely, this failure enhibited by Xcelium, not VCS.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",15.0,0.0,4.0,7.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,22.0,0.0,14.0,0.0,2.0,0.0,12.0,2.0,9.0,98.0,1.0,11.0,0.0,0.0,8.0,0.0,0.0,1.0,1.5,1.0,0.2244898,0.0,0,0.0,1.0,0.0,0.0,0.0
15659,1,47,cef545f0ae549ef76417582e518489d1f045754f,"['[otbn] Add SVA to ensure were not using X from uninitialized registers', '', 'Using X from uninitialized GPRs and WDRs indicates that something', 'during the initial secure wipe went wrong. This commit adds some', 'SystemVerilog assertions to detect this.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",12.0,4.0,5.0,7.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,10.0,0.0,4.0,0.0,2.0,0.0,3.0,1.0,0.0,21.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,0.0,0.3,0.0,0,0.0,1.0,0.0,0.0,0.0
15660,1,22,d95d53edde0b78ac811ebbaea8d5993a61f6ae93,"['fix(kmac): Use `mode_q` to request EDN', '', 'Issue https://github.com/lowRISC/opentitan/issues/13872', '', 'Problem', '-------', '', 'KMAC Entropy module reports Unknown Assertion error if SW changes the', 'entropy mode from SW to Edn while operating.', '', 'Analysis', '--------', '', 'The entropy module latches the entropy mode when SW configures the', ""`entropy_ready` bit. The mode is to select the LFSRs' seed input data"", 'between EDN data and SW seed CSR.', '', 'Somehow, the module reseeds LFSRs from EDN if SW changes the mode while', 'active. The state machine moves to `StRandEdn` state. The FSM sees', '`mode_i` in `StRandReady` rather than the latched version `mode_q`.', '', 'Resolution', '----------', '', 'Changed the logic to look at `mode_q`.', '', 'Signed-off-by: Eunchan Kim <eunchan@opentitan.org>']",15.0,3.0,4.0,7.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,47.0,24.0,4.0,35.0,0.0,2.0,0.0,0.0,2.0,0.0,0.0,1.0,2.75,2.0,0.54285717,0.0,0,0.0,1.0,0.0,0.0,0.0
15661,1,67,909424e7e8504c5c7872e3e488bfd5b4628a5005,"['[sram/dv] Fix lc_esc test', '', 'lc escalation no longer gates the sram access, update scb for update', 'simplify the sequence to avoid driving lc_esc and issue sram access at the same time', ""as it's hard to predict due to async timing"", '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",17.0,3.0,4.0,7.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,32.0,31.0,5.0,5.0,3.0,0.0,36.0,9.0,0.0,49.0,1.0,2.0,0.0,0.0,0.0,0.0,0.0,3.0,1.4444444,0.0,0.6,1.0,0,0.0,1.0,0.0,0.0,0.0
15664,1,53,18563abecc18c4802476d48df61d8c477eb42ad1,"['[otbn] Update bus accessible size to 3kiB', '', 'After some discussion, this looks like the safest approach: the', '1kiB scratchpad should still be big enough to hold any key data but', ""we've got a bit more headroom on the bus accessible part."", '', 'To make the RSA routines work with the reduced scratchpad, we need to', 'reduce the software buffers accordingly:', '- m0d occupies always 32 bytes.', '- RR occupies N*32 bytes where N is the number of 256 limbs per bignum', '  which is 16 for RSA-4096. This means RR needs at most 512 bytes.', '- work_buf occupies the remaining 480 bytes of the scratchpad.', '', 'Signed-off-by: Rupert Swarbrick <rswarbrick@lowrisc.org>', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",23.0,1.0,4.0,2.0,FALSE,"['doc', 'source', 'other']",8.0,5.0,3.0,0.0,0.0,18.0,17.0,0.0,0.0,0.0,0.0,5.0,1.0,0.0,106.0,1.0,8.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,0.0,1.0,0.0,0,1.0,1.0,0.0,0.0,1.0
15668,1,67,39ba9d7ff06bb0c2bd60efe80fece8868ed81b07,"['[spi_device/dv] Test flash mailbox', '', '1. Enable testing mailbox', '2. Move opcode, payload size, address to rand class-member variables,', 'with base constraint, and extended classes can override the constraint', 'to control them', '3. Update scb to check mailbox read data', '', 'Only test case `ReadAddrWithinMailbox`, will test crossing boundary in', 'another PR', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",17.0,2.0,4.0,7.0,FALSE,['source'],7.0,2.0,7.0,0.0,0.0,172.0,77.0,21.0,1.0,19.0,6.0,69.0,24.0,4.0,32.0,1.0,1.0,2.0,0.0,11.0,1.5,0.0,5.0,2.0,1.25,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
15669,1,32,dd8b96c0b0de8f5b7afd7f7c6704aae99c31c3de,"['[flash_ctrl,dv] mp conig support and region test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>', '', 'd_err test complete', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>', '', '[flash_ctrl,dv] info region test', '', ' - write / read path complete', ' - pass single bit error test', '', '[flash_ctrl,dv] info region test', '', ' - write / read path complete', ' - pass single bit error test']",16.0,3.0,2.0,7.0,FALSE,"['other', 'source']",21.0,6.0,20.0,1.0,0.0,583.0,214.0,55.0,17.0,47.0,11.0,106.0,57.0,8.0,71.0,2.0,2.0,5.0,5.0,15.0,1.2,2.8,14.0,2.3508773,2.2857144,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
15678,1,22,1e033babff8dc92f0947f4d30c16a937e322c72e,"['doc(hmac): Make endian_swap / digest_swap consistent', '', 'This commit revises `CFG.endian_swap` to be consistent to', '`CFG.digest_swap`.', '', 'To make it clear, an example is added to the document.', '', 'Signed-off-by: Eunchan Kim <eunchan@opentitan.org>']",9.0,2.0,4.0,7.0,FALSE,"['doc', 'source', 'other']",11.0,8.0,4.0,0.0,0.0,48.0,25.0,1.0,1.0,0.0,0.0,50.0,38.0,2.0,56.0,0.0,9.0,0.0,0.0,2.0,0.0,0.0,1.0,2.368421,3.5,0.375,0.0,0,1.0,1.0,0.0,0.0,1.0
15679,1,32,8169fb4bc0331a177fab0b737539d3e274c721f8,"['[chip,dv] sw logger update', '', ' - Pick up file name only without directory', ' - Add fatal if logger is enabled but cannot pick up the file', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",18.0,3.0,4.0,7.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,19.0,13.0,0.0,0.0,2.0,0.0,2.0,0.0,0.0,14.0,0.0,0.0,2.0,0.0,2.0,1.5,0.0,4.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
15680,1,12,9a202b52d8a7c026ae9ac8f25f0c1a4d714bb9a1,"['[dv/kmac] Add cfg_regwen register check', '', 'This PR adds checkings that cfg_regwen will be reset to 0 when kmac is', 'not idle.', 'Also write locked registers with random values if the cfg_regwen is', 'locked.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",16.0,2.0,4.0,7.0,FALSE,['source'],3.0,2.0,3.0,0.0,0.0,20.0,0.0,1.0,0.0,6.0,0.0,251.0,173.0,29.0,62.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,3.6763005,3.1034484,0.22580644,0.0,0,0.0,1.0,0.0,0.0,0.0
15681,1,40,314afa2068a991bdb60e9a42f8c3e2dec39e472c,"['[kmac] Remove outdated comment', '', 'As discussed in https://github.com/lowRISC/opentitan/issues/12429#issuecomment-1125258307', 'this comment is not actually true, hence it is removed in this commit.', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",18.0,2.0,4.0,7.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,0.0,2.0,0.0,2.0,0.0,0.0,1.0,0.0,0.0,40.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.075,0.0,0,0.0,1.0,0.0,0.0,0.0
15685,1,2,ae9a6baef1c1e73cc4c73ce33b8cf5ad8e40a26d,"['[cw310] Connect all pads', '', 'This adds all the pads that were previously removed, including PMOD', 'connections for a UART, I2C, and PWM.', '', 'The LEDs and DIP switches have been moved, and the common pinmux', 'function no longer automatically configures GPIOs. Adjust tests that use', 'the GPIOs to set up their own pinmux config and map them to IOA2-IOA8', 'only.', '', 'Signed-off-by: Alexander Williams <awill@google.com>']",17.0,3.0,3.0,7.0,FALSE,"['doc', 'source', 'other']",14.0,11.0,1.0,0.0,0.0,402.0,283.0,41.0,1.0,0.0,0.0,2.0,0.0,0.0,462.0,2.0,6.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,0.6,0.0,0,1.0,1.0,0.0,0.0,1.0
15686,1,47,09115123e5481699ef91c490e9206161290540cc,"['[top] Daisy chaining of LC RMA req/ack interface for Flash and OTBN', '', 'It has been decided that in addition to Flash also some non-reset', 'registers inside OTBN should be securely wiped before LC can enter RMA.', 'Since LC is already in D3, meaning we want to avoid changes to LC if', 'possible, it has been decided to daisy chain the LC RMA req/ack', 'interface. More precisely, LC will send the REQ to Flash as before,', 'but Flash will send the ACK to the REQ input of OTBN, and OTBNs ACK is', 'then connected to the LC ACK.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",12.0,0.0,3.0,7.0,FALSE,"['source', 'other']",3.0,3.0,1.0,0.0,0.0,76.0,49.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,461.0,0.0,37.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,0.0845987,0.0,0,0.0,1.0,0.0,0.0,1.0
15691,1,47,b009abd2b9734e4b7cd9df0cc02282512f30cc5d,"['[otbn,rtl] Remove reset from FF-based regfiles', '', 'This removes the reset from the flip-flop based general-purpose', 'registers (GPRs and wide data registers (WDRs) as well as the `ACC` and', 'the `MOD` register.  This improves security:  If a register holds a', 'random mask to be applied to some other register (remember that the', 'masking is implemented in SW here) and an attacker manages to reset that', 'register while OTBN is running, the masking is effectively switched off.', '', 'Co-authored-by: Andreas Kurth <adk@lowrisc.org>', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",16.0,4.0,2.0,6.0,FALSE,['source'],5.0,1.0,5.0,0.0,0.0,19.0,26.0,4.0,0.0,1.0,0.0,41.0,5.0,1.0,39.0,0.0,5.0,1.0,0.0,1.0,1.0,0.0,3.0,1.2,1.0,0.4,0.0,0,0.0,1.0,0.0,0.0,0.0
15694,1,22,5ede35cd4d2b5af311cc747f156000da930232e2,"['fix(entropy_src): Change port type to mubi4_t', '', 'SHA3 absorbed signal is converted to mubi4_t. entropy_src uses SHA3', 'internally.', '', 'Signed-off-by: Eunchan Kim <eunchan@opentitan.org>']",16.0,1.0,4.0,7.0,TRUE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,4.0,2.0,0.0,0.0,0.0,0.0,5.0,0.0,0.0,92.0,1.0,16.0,0.0,0.0,6.0,0.0,0.0,1.0,0.0,0.0,0.04347826,0.0,0,0.0,1.0,0.0,0.0,1.0
15698,1,32,c523fbf05f5607e9f9ae3fed6ac8486b0eb9f5a9,"['[flash_ctrl,dv] double bit error tests and tb support', '', ' - Add double bit error detect test', ' - Add integrity ecc test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>', '', '[dv,flash_ctrl] double bit error test and tb update', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",12.0,0.0,3.0,7.0,FALSE,"['other', 'source']",14.0,6.0,11.0,1.0,0.0,582.0,105.0,47.0,8.0,31.0,11.0,100.0,55.0,8.0,65.0,2.0,2.0,9.0,0.0,15.0,1.5,0.0,15.0,2.3636363,2.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
15700,1,4,3345f7d4285d33ae4237ed76fe0d4e2fb17631c4,"['[otbn,rtl,dv] Replace zeroing in secure wipe with writing random data', '', 'As reasoned in #13499, the second round of a secure wipe should not', 'write zeroes but PRNG-provided values.  This should make FI attacks that', 'rely on a known (or even zero) register state much more difficult.', 'Before that second round using PRNG-provided values, the PRNG has to be', 'reseeded.  This is needed so the PRNG state that provided the values for', 'the first wipe cannot be inferred from reading out registers after the', 'wipe.', '', 'This commit adds an URND reseed between the two rounds of a secure wipe', 'and changes the second round from zeroing to using URND-provided values,', 'like the first round.  This is mainly implemented in', '`otbn_start_stop_control`, which controls the secure wipe.', 'Additionally, the bignum ALU and MAC are slightly modified as follows:', '- In `otbn_alu_bignum`, the `sec_wipe_zero_i` input is no longer used to', '  zero the `MOD` register.  It is still used to zero the flags, though.', '- In `otbn_mac_bignum`, the `sec_wipe_zero_i` input has been removed.', '  The MAC only used that input to zero the `ACC` register, which no', '  longer happens.', '', 'This commit also extends the number of cycles the start/stop FSM is', 'allowed to take between an escalation and becoming locked from to 400', '(from 100), which is checked by two assertions in `otbn_core`.', '', 'On OTBN DV, this commit makes the following changes:', '- Extend `otbn_core_model`, which models the URND request, to perform', '  the URND reseed between the two rounds of a secure wipe.  This', '  significantly increases the complexity of that part of the model, but', '  the behavior is still coded independently from RTL (except the number', '  of cycles for one wipe round, which is dictated by the RTL).', '- Change `otbn_scoreboard` to wait for an expected alert for up to 400', '  cycles (instead of 150), as the URND reseed in the middle of a secure', '  wipe potentially delays the raising of an alert.', '- Similarly, change `otbn_base_vseq` to wait for up to 500 cycles', '  (instead of 300) for the initial secure wipe to complete and', '  `otbn_intg_err_vseq` to wait up to 400 cycles (instead of 100) for', '  OTBN to become locked after an injected integrity error.', '- Modify the registers in `otbnsim` to be *invalid* after a secure wipe.', '  This is required because the registers are no longer zero after the', '  secure wipe, yet the simulator does not know the random values written', '  during secure wipe.', '- Modify and extend the `_step_wiping()` function of `otbnsim` to model', '  two rounds of secure wipe with an URND refresh between them.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",12.0,1.0,3.0,7.0,FALSE,"['other', 'source']",15.0,6.0,9.0,0.0,0.0,241.0,96.0,33.0,11.0,14.0,0.0,85.0,19.0,11.0,133.0,2.0,11.0,6.0,0.0,3.0,1.0,0.0,15.0,1.6315789,1.2727273,1.0,0.5,0,0.0,1.0,0.0,0.0,1.0
15707,1,30,488855dbeb2db89fb3b7d537c7f7d11111508e34,"['[AST] Remove temporary fix to alert reset', '', 'Signed-off-by: Jacob Levy <jacob.levy@nuvoton.com>']",9.0,2.0,4.0,7.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,26.0,36.0,5.0,4.0,1.0,2.0,7.0,4.0,0.0,47.0,0.0,20.0,0.0,0.0,3.0,0.0,0.0,1.0,1.0,0.0,0.7692308,0.0,0,0.0,1.0,0.0,0.0,0.0
15708,1,12,e183ffb07c5beb272cb98c92c78b24e663c85ebd,"['[dv/kmac] Fix kmac masked error', '', 'This PR fixes kmac masked error because of the EDN update.', 'Previously kmac masked version only fetches 2 edn requests.', 'The new version enhanced the security and fetched edn 5 times.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",15.0,1.0,4.0,7.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,3.0,1.0,2.0,0.0,0.0,251.0,173.0,29.0,61.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,3.6763005,3.1034484,0.21311475,0.0,0,0.0,1.0,0.0,0.0,0.0
15709,1,61,66998f466fd69fe5e7d97de8d714f6c87fd7bde5,"['[flash_ctrl] Refactor buffer dependency handling into its own module', '', '- mostly a clean-up exercise to make it slightly more readable', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",11.0,4.0,4.0,7.0,FALSE,"['source', 'other']",3.0,2.0,2.0,1.0,0.0,151.0,96.0,36.0,18.0,22.0,14.0,14.0,6.0,0.0,45.0,2.0,8.0,4.0,0.0,2.0,1.0,0.0,10.0,1.0,0.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
15713,1,40,0794cfc4a8c1a5cbcd8d94ae3d8664215185afbf,"['[prim_count] This reworks the primitive to make it more generic', '', 'This reworks the counter primitive and makes it more generic.', 'In particular, it supports both up and down counting, and there is no', 'need to set the counter mode anymore (it will always use cross counter', 'mode). The only remaining parameter is the set-mode which determines', 'which of the two counters is being loaded (the other counter will be', 'adjusted accordingly).', '', 'All SVAs have been reformulated so that the counter primitive can be', 'verified completely in FPV.', '', 'The patch also updates all instantiations of prim_count throughout the', 'design in order to make the patch atomic.', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",19.0,4.0,4.0,7.0,FALSE,"['other', 'source']",67.0,34.0,58.0,0.0,2.0,663.0,858.0,172.0,129.0,21.0,42.0,74.0,53.0,11.0,91.0,1.0,16.0,2.0,2.0,12.0,1.0,2.0,4.0,9.037736,11.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
15715,1,12,a04d74569382e62eb720d66909c8dedc1f6aeb93,"['[dv/kmac] Fix assertion failures in shadow reg', '', 'This PR disable a few assertions when shadow_reg error fires.', 'Because the kmac will go to terminal state.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",18.0,0.0,4.0,7.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,1.0,0.0,0.0,0.0,0.0,6.0,2.0,0.0,8.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.5,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
15716,1,22,0b125d58e5b6a07795c859b15601271a23dc8c45,"['fix(hmac): Remove Unreachable Error', '', 'Issue https://github.com/lowRISC/opentitan/issues/3022', '', '`SwPushMsgWhenDisable` is unreachable as `msg_allowed` signal already', 'protects the error scenario `msg_valid && !sha_en`.', '', 'This commit removes the error signal but leaves the Error code in', '`hmac_pkg` to be compatible to the previous code. Soon, in the next', 'release, the code may be renamed to `DeprecatedSwPushMsgWhenDisable`.', '', 'Signed-off-by: Eunchan Kim <eunchan@opentitan.org>']",14.0,1.0,4.0,7.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,9.0,8.0,6.0,0.0,0.0,0.0,28.0,12.0,2.0,50.0,0.0,9.0,0.0,0.0,2.0,0.0,0.0,1.0,1.1666666,1.0,0.54545456,0.0,0,0.0,1.0,0.0,0.0,0.0
15719,1,39,bee125246928489c7a9dac012c456aa04dd2e483,"['[entropy_src/dv] Account for SHA3 non-reset on disable', '', 'Unlike most of the other blocks within the entropy_src, the SHA3 block', 'is not cleared on a disable event. (The SHA3 requires particular', 'sequencing to be shut down gracefully, and the disable operation', 'is otherwise atomic).', '', 'This is not a security problem as there is no harm if some excess', 'entropy remains in the SHA3 state before starting the next seed.', 'However this does need to be modelled properly in the scoreboard.', '', 'This commit changes the process_fifo_q into a 64-bit fifo to', 'reflect the fact that the SHA block receives data in 64 bit', 'chunks.  This scoreboard FIFO is then not cleared during', 'continuous-mode disable events.', '', 'This SHA behavior is now properly modelled both in the default mode', 'as well as in the FW_OV_INSERT mode.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",21.0,5.0,4.0,7.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,121.0,43.0,54.0,8.0,9.0,1.0,98.0,37.0,16.0,52.0,0.0,0.0,2.0,1.0,0.0,1.5,1.0,4.0,2.7837837,2.1875,0.53846157,0.0,0,0.0,1.0,0.0,0.0,0.0
15720,1,39,c87315e402dc6d76c178a4b56179b76a95b47b4d,"['[entropy_src/dv] Minor scoreboarding updates', '', 'Updates the scoreboard to to more accurately the behavior particularly', 'around the SW_REGUPD register and the ERR_CODE registers.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",12.0,0.0,4.0,7.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,60.0,6.0,10.0,1.0,2.0,0.0,96.0,32.0,16.0,51.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,7.0,2.5625,2.0625,0.5294118,0.0,0,0.0,1.0,0.0,0.0,0.0
15721,1,39,830a7746c197d54fccea0627d1854df19635862a,"['[entropy_src/dv] Establish defaults for random events', '', 'This commit updates the env cfg parameters entropy_src_fw_ov_test.', 'The addition of the variables cfg.mean_rand_reconfig_time and', 'cfg.mean_rand_csr_alert_time is especially critical as leaving', 'these set to zero causes the simulations to evolve very slowly.', '', 'Furthermore defaults have been added to the base config', 'to disable these events if they are not desired for any', 'derived tests.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",9.0,0.0,4.0,7.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,18.0,5.0,4.0,3.0,5.0,0.0,1.0,0.0,0.0,12.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
15722,1,39,0f602f8a98c2cb669a53b63a6eed9b4f0e556811,"['[entropy_src/dv] Refactor entropy_src_rng_vseq', '', 'Rewrites the entropy_src_rng_vseq to be more stable and reliable. The', 'fundamental changes are:', '- Moves all event loops to their own explicit thread function', '- All major DUT reconfigurations, resets or sequence re-initializations', '  are done in a single main thread.', '- Communication between the main thread and the child threads is managed', '  by event signals.  When a reconfiguration is necessary the child', '  threads all exit to let the main thread operate without confusion', '  about the exact state of the DUT.', '- A master timing thread tracks the elapsed time of the simulation', '  and signals all the other threads to shut down once the simulation', '  has run for the desired ammount of time.', '', 'Also includes:', '- A modification to indefinite_host_push_pull_seq.sv to make it', '  easier to get notifications when a certain number of items', '  have been processed, which simplifies the RNG vseq leading to', '  more reliability.', '- Improvements to the random_reconfig feature for better logging', '  and ease of debug after a one of these events.', '- Related cleanup to entropy_src_rng_vseq.sv (removal of obsolete', '  functions, etc)', '', 'In general, the RNG Vseq is now much more stable, and the', 'interactions between threads are simplfied. Thus the background', 'alert stimulus and reconfig event loops have been re-enabled.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",15.0,4.0,4.0,7.0,FALSE,"['other', 'source']",5.0,4.0,4.0,0.0,0.0,339.0,168.0,98.0,41.0,39.0,10.0,34.0,6.0,5.0,34.0,0.0,1.0,8.0,5.0,0.0,2.0,1.4,15.0,1.6666666,1.5,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
15727,1,67,de63345e6c87c403ec11ef4152a22a30c31ed62c,"['[dv] Fix stress_all_with_rand_reset', '', ""The check should be moved out of fork...join_any, otherwise, it's a"", 'thread of the fork and it causes the whoke fork to finish immediately', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",15.0,0.0,4.0,7.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,89.0,14.0,4.0,64.0,1.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,1.2857143,1.5,0.296875,0.0,0,0.0,1.0,0.0,0.0,0.0
15728,1,37,9595dea00edadf0c90c1b93d8ecfb1e42ffd930e,"['[entropy_src/rtl] add recov alert for FW_OV_WR error', '', 'A recoverable alert has been added in the case where the packer FIFO', 'has been written but was full at the time.', '', 'Signed-off-by: Mark Branstad <mark.branstad@wdc.com>']",12.0,0.0,4.0,7.0,FALSE,"['source', 'other']",4.0,2.0,3.0,0.0,0.0,92.0,40.0,44.0,39.0,7.0,0.0,5.0,1.0,0.0,90.0,2.0,16.0,0.0,0.0,6.0,0.0,0.0,1.0,1.0,0.0,0.7619048,1.0,0,0.0,1.0,0.0,0.0,1.0
15729,1,37,507e9b3a2310cfe5829ab82b9cafeb564e7bf0c8,"['[entropy_src/rtl] add sha3 error status bit', '', 'A fatal status bit is added for the case where a sha3 module error occurs.', 'Additionally, an error test code is added to force this status bit on.', 'Fixes #13823.', '', 'Signed-off-by: Mark Branstad <mark.branstad@wdc.com>']",11.0,0.0,4.0,7.0,FALSE,"['source', 'other']",4.0,2.0,3.0,0.0,0.0,87.0,41.0,45.0,40.0,6.0,0.0,5.0,1.0,0.0,89.0,2.0,16.0,0.0,0.0,6.0,0.0,0.0,1.0,1.0,0.0,0.75609756,1.0,1,0.0,1.0,0.0,0.0,1.0
15731,1,12,2f044ef0e564a055f1a0d639eb646fc7af7be606,"['[dv/kmac] Fix EDN timeout assertion failures', '', ""This PR fixes edn_timeout test's assertion failures:"", '1). Req should be asserted until ack -> Fix this assertion error by', '  extending the disable check statement to sequence level.', '2). Fix a path within the disable assertion statement in DV.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",14.0,0.0,4.0,7.0,TRUE,['source'],3.0,3.0,3.0,0.0,0.0,3.0,6.0,0.0,1.0,0.0,0.0,54.0,22.0,3.0,92.0,0.0,14.0,0.0,0.0,2.0,0.0,0.0,1.0,1.4090909,1.3333334,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
15734,1,22,9a396db0aebc2315759fdec5b3a402f320d3d877,"['fix(rv_plic): Typo', '', 'Typo `alerts[0]`. It should be `alerts[i]`.', '', 'Signed-off-by: Eunchan Kim <eunchan@opentitan.org>']",9.0,0.0,4.0,7.0,TRUE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,10.0,2.0,0.0,9.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,0.0,0.33333334,0.0,0,0.0,1.0,0.0,0.0,1.0
15735,1,67,1236bb1b0e800d5c06a41fc01884a9d5ac65f739,"['[spi_device/dv] TPM mode fixes', '', '1. Fix bit order, it supports order 0 rather than 1', '2. Fix CMD code', '3. Add DV_SPINWAIT for while-loop', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",12.0,4.0,4.0,7.0,TRUE,['source'],5.0,2.0,5.0,0.0,0.0,41.0,41.0,4.0,2.0,1.0,4.0,28.0,3.0,2.0,28.0,1.0,0.0,3.0,0.0,11.0,1.0,0.0,5.0,1.0,1.0,0.72727275,1.0,1,0.0,1.0,0.0,0.0,0.0
15738,1,12,106487eba9126c1d7cd0227502c625df29b55813,"['[dv/chip] remove forced lc_dft_en value', '', 'This PR removes the tb.sv file that force lc_dft_en to On.', 'This is not needed because the loaded image is ""rma"" which enables the', ""lc_dft_en signal. And the test waits until otp_init is done, so we won't"", 'drive any tlul transactions when `lc_dft_en` is Off.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",16.0,4.0,4.0,7.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,0.0,12.0,0.0,2.0,0.0,1.0,12.0,2.0,9.0,97.0,1.0,11.0,0.0,0.0,8.0,0.0,0.0,1.0,1.5,1.0,0.072164945,0.0,0,0.0,1.0,0.0,0.0,0.0
15741,1,61,a91d59fa7fc7d87a0a2b2eb0cb033ccda80e5290,"['[flash_ctrl] fixes for hanging transactions', '', '- propagate data error through the read pipeline and store', '  it into the buffer if a buffer had been allocated.', '', '- any future reads that match this location will also error', '  until evicted.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",15.0,4.0,3.0,7.0,FALSE,['source'],3.0,1.0,3.0,0.0,0.0,15.0,2.0,0.0,0.0,1.0,0.0,14.0,6.0,0.0,43.0,2.0,7.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,0.0,0.8888889,1.0,1,0.0,1.0,0.0,0.0,0.0
15743,1,26,95ae6de7a59d44fe55f49857cf7bc2878b400cfc,"['[dv/rstmgr] Fix sec_cm_scan_intersig_mubi failure', '', 'Block wiggling scanmode_i while scan_rst_ni is active, or the smoke', 'sequence will fail to generate a scan reset, and fail.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",14.0,1.0,3.0,7.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,1.0,1.0,0.0,0.0,0.0,2.0,0.0,0.0,3.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,0.6666667,0.0,0,0.0,1.0,0.0,0.0,0.0
15744,1,67,248c03a7dedb172d6a47bf4f1618dc2e37f6c95d,"['[spi_device/dv] Enable testing SFDP command', '', 'Similar to the JEDEC command, enable testing it in intercept_vseq and', 'pass_all_vseq.', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",16.0,3.0,3.0,7.0,FALSE,['source'],5.0,3.0,5.0,0.0,0.0,65.0,8.0,10.0,1.0,8.0,0.0,64.0,23.0,4.0,31.0,0.0,1.0,0.0,0.0,10.0,0.0,0.0,3.0,1.7391304,1.25,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
15745,1,61,23b134f6937ba98b0435abf48b930c0e3c738514,"['[flash_ctrl] Fix info access overflow', '', '- When an out-of-bound info partition address is supplied, the previous', '  memory protection would compare against unknown values even though', '  an invalid address was already registered.', '', '- Move the invalid address indication into the datapath to fix this issue.', '', '- fixes issue identified in #13751', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",12.0,3.0,3.0,7.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,17.0,10.0,1.0,0.0,2.0,0.0,8.0,3.0,1.0,34.0,0.0,1.0,0.0,0.0,3.0,0.0,0.0,1.0,1.3333334,1.0,0.7941176,0.0,0,0.0,1.0,0.0,0.0,0.0
15746,1,32,1239cf154a35d95bda19c4ed4e1e9c5e13e4a01d,"['[flash_ctrl,dv] adjust ctrl / host traffic ratio', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",1.0,4.0,4.0,7.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,3.0,3.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,5.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
15756,1,37,9b186fcf16e3dbe615e8a4ca1720ef7340d48760,"['[edn/doc,rtl] update doc to reflect system hang', '', 'Because of how EDN has different modes that may hang when in operation,', 'an update to the documentation has been made to watch for that condition.', '', 'Also, recoverable alerts have been changed to pulses.', '', 'Signed-off-by: Mark Branstad <mark.branstad@wdc.com>']",8.0,3.0,3.0,7.0,FALSE,"['doc', 'source', 'other']",3.0,3.0,1.0,0.0,0.0,24.0,1.0,0.0,0.0,2.0,0.0,8.0,0.0,0.0,42.0,0.0,9.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,0.7619048,0.0,0,1.0,1.0,0.0,0.0,1.0
15757,1,37,4902c76910a973915908b3f981dacb8d551bbad8,"['[csrng/rtl] detect unsupported CSRNG commands', '', 'Unsupported CSRNG commands will now hang the main FSM.', 'A recoverable alert status bit will be set.', '', 'Also, recoverable alerts will now generate a single pulse.', '', 'Also, the CSRNG command GLEN is now sized to the specification size.', '', 'Signed-off-by: Mark Branstad <mark.branstad@wdc.com>']",8.0,3.0,3.0,7.0,FALSE,"['source', 'other']",7.0,3.0,5.0,0.0,0.0,79.0,12.0,14.0,8.0,8.0,0.0,46.0,32.0,0.0,58.0,1.0,13.0,0.0,0.0,5.0,0.0,0.0,2.0,2.25,0.0,0.8448276,0.0,0,0.0,1.0,0.0,0.0,1.0
15758,1,37,e9ea5d1f887e1e184da6b6ef45422a2dcf86067d,"['[entropy_src/rtl] create recov alert pulses', '', 'To aid the test bench tracking, recov_alerts are now pulse based.', 'This does not affect the actual function of these alerts.', 'Fixes #13746.', '', 'Signed-off-by: Mark Branstad <mark.branstad@wdc.com>']",10.0,2.0,3.0,7.0,FALSE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,18.0,1.0,0.0,0.0,2.0,0.0,5.0,0.0,0.0,88.0,0.0,16.0,0.0,0.0,6.0,0.0,0.0,1.0,0.0,0.0,0.65909094,0.0,0,0.0,1.0,0.0,0.0,1.0
15761,1,67,1a6484f43858c93680b75d80f3b946b8be9d806b,"['[spi_device/dv] Add DV_SPINWAIT for a while loop', '', ""The while loop causes sim to hang, add DV_SPINWAIT so that it doesn't"", 'take too long to finish', 'Will fix the root cause soon', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",17.0,3.0,3.0,7.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,12.0,10.0,0.0,0.0,0.0,0.0,6.0,3.0,0.0,5.0,0.0,0.0,3.0,0.0,0.0,1.0,0.0,5.0,1.0,0.0,0.6,0.0,0,0.0,1.0,0.0,0.0,0.0
15762,1,67,aaa96c532401e30201f80d0f032f60962578f5b2,"['[spi_device/dv] Support testing JEDEC command', '', 'Enable testing it in intercept_vseq and pass_all_vseq', 'Update scb to check the returne data', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",11.0,3.0,3.0,7.0,FALSE,['source'],3.0,2.0,3.0,0.0,0.0,74.0,21.0,2.0,1.0,14.0,1.0,62.0,22.0,4.0,30.0,0.0,1.0,2.0,0.0,0.0,1.0,0.0,5.0,1.6818181,1.25,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
15766,1,44,4f0c07881432bcb87226e7b6c117fbcabaa8abb2,"['[csrng, dv] Fix csrng_intr_vseq bug for cs_hw_inst_exc interrupt test', '', '  - The ""cmd_stage_ack_sts"" was forced to a wrong value so that', '    the cs_hw_inst_exc bug was not caught in the block verification', '', 'Signed-off-by: Muqing Liu <muqing.liu@wdc.com>']",12.0,0.0,3.0,7.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,13.0,4.0,0.0,3.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.75,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
15780,1,67,bc7af960ed4665ae6cd9e2577fa68f83f9ab16be,"['[spi_device/dv] Add read status intercept sequence', '', '1. Test 3 read status intercept and compare returned data in scb', '2. Add spi_device_pass_all_vseq which enables all passthrough features', 'in one seq', ""3. deleted quad/dual_vseq as they don't need to be tested in a dedicated test"", '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",13.0,2.0,3.0,7.0,FALSE,"['other', 'source']",13.0,5.0,10.0,2.0,2.0,228.0,103.0,23.0,31.0,31.0,8.0,54.0,20.0,4.0,29.0,0.0,1.0,4.0,1.0,10.0,2.0,1.0,6.0,2.0,1.25,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
15781,1,61,e7d338784f00bbda505686edf9e8f86161fb25e7,"['[clkmgr/pwrmgr] Support synchronous resets for lc domain', '', '- fixes #13657', '- This adds back support for synchronous resets to support', '  verilator sims and a specific case inside ast.', '', '- This is done by supplying both por and lc resets to the', '  clkmgr.  The por resets are used for clock generation,', '  root clock gating and clock status communication.  While', '  the lc resets are used for general functionality and error', '  checks.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",13.0,3.0,2.0,7.0,FALSE,"['doc', 'source', 'other']",13.0,11.0,6.0,0.0,0.0,403.0,218.0,10.0,9.0,6.0,3.0,36.0,16.0,1.0,459.0,0.0,37.0,0.0,0.0,8.0,0.0,0.0,3.0,1.0,1.0,0.9130435,0.0,0,1.0,1.0,0.0,0.0,1.0
15782,1,44,737e1a4407f5a1f2de4da2311bcab48c7b686a9e,"['[entropy_src, dv] Add covergroup sample functions for entropy_src forced errors', '', ""  - Add covergroup sample functions in the err_vseq for the forced errors that can't be accessed in the scoreboard"", '  - Update alert_vseq to accommodate the updates in recov_alert_sts register', '  - Fix some path reference bugs in the err_vseq', '', 'Signed-off-by: Muqing Liu <muqing.liu@wdc.com>']",16.0,2.0,3.0,7.0,TRUE,['source'],8.0,4.0,8.0,0.0,0.0,106.0,62.0,10.0,8.0,11.0,7.0,33.0,6.0,5.0,40.0,0.0,5.0,0.0,0.0,4.0,0.0,0.0,8.0,1.6666666,1.2,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
15783,1,32,7c4d32f80bfa74bcace17905b174cdba78efd314,"['[flash_ctrl,dv] do_direct_read update', '', ' - pass abort signal to caller', ' - subsequent update all tests uses do_direct_read with a new signature', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",12.0,0.0,3.0,7.0,FALSE,['source'],11.0,3.0,11.0,0.0,0.0,85.0,34.0,6.0,0.0,9.0,3.0,99.0,55.0,8.0,63.0,2.0,2.0,1.0,0.0,1.0,1.0,0.0,3.0,2.3636363,1.5,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
15784,1,22,e7a75b5ae5b2e71dc16dce05fd790caf62cbfd31,"['fix(spid): Check CmdInfo valid condition', '', '`En4B`, `Ex4B`, `WrEn`, `WrDi` are opcode-only commands. They provide', '`valid` and `opcode` fields in the SPI_DEVICE CSR. They are different', 'from other command information slots.', '', 'When the command information slots are configured as:', '', '- slots between idx 11 to 23 has same opcode as one of the command', '  above and valid bit is set and upload bit is not set.', '- above four commands do not have valid bit set in their command', '  information CSRs', '', 'The command parse activates the datapath.', '', ""The fix is to check the four commands' valid field for `opcode_*`"", 'signals.', '', 'This issue is reported by @weicaiyang', '', 'Signed-off-by: Eunchan Kim <eunchan@opentitan.org>']",14.0,2.0,3.0,7.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,8.0,4.0,0.0,0.0,0.0,0.0,38.0,17.0,1.0,22.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,1.0,2.0,1.0,0.8181818,0.0,0,0.0,1.0,0.0,0.0,0.0
15785,1,40,733ebb6022ebceca3fdb3e97fb174d0102d5eeb7,"['[rom_ctrl] Enable secure FIFO counters', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",17.0,2.0,3.0,7.0,FALSE,"['source', 'other']",3.0,2.0,1.0,0.0,0.0,20.0,1.0,3.0,0.0,1.0,0.0,10.0,0.0,0.0,36.0,0.0,10.0,0.0,0.0,6.0,0.0,0.0,1.0,0.0,0.0,0.33333334,0.0,0,0.0,1.0,0.0,0.0,1.0
15786,1,40,7729db80182d777992b104c6e4025a568648c5cf,"['[otbn] Enable secure FIFO pointers in TLUL adapters', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",17.0,2.0,3.0,7.0,FALSE,"['source', 'other']",3.0,2.0,1.0,0.0,0.0,28.0,2.0,3.0,0.0,2.0,0.0,28.0,6.0,0.0,167.0,1.0,13.0,0.0,0.0,5.0,0.0,0.0,1.0,1.1666666,0.0,0.2,0.0,0,0.0,1.0,0.0,0.0,1.0
15788,1,40,85ad3217c2c02cc08c1e666f49decef0fa555049,"['[flash_ctrl] Enable secure FIFO pointers on read path', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",17.0,2.0,3.0,7.0,FALSE,"['source', 'other']",10.0,4.0,4.0,0.0,0.0,63.0,12.0,5.0,0.0,4.0,0.0,14.0,6.0,0.0,131.0,1.0,20.0,0.0,0.0,6.0,0.0,0.0,1.0,1.0,0.0,0.11111111,0.0,0,0.0,1.0,0.0,0.0,1.0
15791,1,40,45f56546c54cae125a8c7bd077cdf596adb27940,"['[tlul_adapter_sram] Update comment describing the ByteAccess parameter', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",16.0,2.0,3.0,7.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,2.0,4.0,2.0,0.0,0.0,18.0,6.0,1.0,58.0,0.0,10.0,0.0,0.0,2.0,0.0,0.0,1.0,1.1666666,1.0,0.27586207,0.0,0,0.0,1.0,0.0,0.0,0.0
15793,1,40,d8deadc1fb5c2a3cea1926fa048430389259a546,"['[sram_ctrl] Enable secure FIFO counters', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",14.0,2.0,3.0,7.0,FALSE,"['source', 'other']",3.0,2.0,1.0,0.0,0.0,29.0,7.0,5.0,3.0,2.0,0.0,7.0,2.0,0.0,44.0,0.0,11.0,0.0,0.0,12.0,0.0,0.0,1.0,1.0,0.0,0.56666666,0.0,0,0.0,1.0,0.0,0.0,1.0
15795,1,39,780788efc8dc7669dbc7314a6026f8bacbc46f7e,"['[entropy_src/dv] Redefine bins for cntr coverpoints', '', 'Creates:', '- A coverpoint with two bins for the counter types with only one', '  instance.', ""- Three cps with four bins each for the HT's that have one cntr"", '  instance per line.', '- A coverpoint with 16 bins for the bucket test counters.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",14.0,2.0,3.0,7.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,18.0,5.0,1.0,0.0,2.0,0.0,2.0,0.0,0.0,8.0,0.0,1.0,0.0,0.0,6.0,0.0,0.0,1.0,0.0,0.0,0.75,0.0,0,0.0,1.0,0.0,0.0,0.0
15797,1,49,9a9f97f35d0f0595e576869b6db0ad503ad359dd,"['[aes/dv] added FI for ctr fsm', '', 'Signed-off-by: Rasmus Madsen <rasmus.madsen@wdc.com>']",3.0,1.0,3.0,7.0,FALSE,"['source', 'other']",9.0,4.0,6.0,3.0,0.0,207.0,2.0,36.0,0.0,33.0,2.0,21.0,1.0,0.0,38.0,2.0,1.0,0.0,0.0,2.0,0.0,0.0,6.0,1.0,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
15799,1,12,2fa5a68ac080a45f7b7a13f37eb647a7633d77ad,"['Revert ""[dv/entropy_src] temp disable entropy_rng_test""', '', 'This reverts commit 12c9d0b5924f0403b3b349e963f36c1796676a0d.', '', 'Signed-off-by: Cindy Chen <cindy.chen0316@gmail.com>']",9.0,2.0,3.0,7.0,FALSE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,7.0,9.0,1.0,3.0,0.0,0.0,5.0,2.0,0.0,25.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.6666667,0.0,0,0.0,1.0,0.0,0.0,1.0
15800,1,58,43c1c3fdd1f94de6520d9d0e560e0a3d7fe41efe,"['[csrng/dv] Add deposit to force states when disabled', '', 'Signed-off-by: Steve Nelson <steve.nelson@wdc.com>']",14.0,2.0,2.0,7.0,FALSE,"['source', 'other']",8.0,5.0,7.0,0.0,0.0,69.0,47.0,37.0,36.0,3.0,1.0,46.0,32.0,6.0,57.0,0.0,12.0,0.0,0.0,5.0,0.0,0.0,2.0,2.25,1.5,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
15804,1,67,05dcfbd00ca893dba034b468d1754f3f50780080,"['[spi_device/dv] Test passthru addr/payload swap', '', '1. Added sequence - spi_device_pass_addr_payload_swap_vseq', '2. Updated scb to compare items with swapped addr/payload', '3. deleted old *addr/data_translation_vseq', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",22.0,0.0,3.0,7.0,FALSE,"['other', 'source']",11.0,5.0,8.0,1.0,2.0,117.0,176.0,11.0,34.0,16.0,29.0,41.0,15.0,4.0,28.0,0.0,1.0,0.0,3.0,0.0,0.0,1.0,8.0,1.4666667,1.25,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
15805,1,39,9d0130e0fb42c2dceaf65257d91aa88a300a09b8,"['[entropy_src/dv] Temporarily disable some stressors', '', 'THe entropy_src_rng sequence is currenly hanging dues to frequent', 'fatal errors and an unreliable reset sequence.   This commit', 'disables the events causing these fatal errors until the reset', 'mechanism can be made more robust.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",1.0,2.0,3.0,7.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,18.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.6111111,0.0,0,0.0,1.0,0.0,0.0,0.0
15806,1,4,fc9528c6775c9f568a1a341e0efeab33127f588d,"['[otbn,rtl,dv] Run secure wipe after reset', '', 'This commit lets OTBN run a secure wipe of its internal registers after', 'reset.  This is a prerequisite for removing the reset signal from (some', 'of) the internal registers, which is an upcoming change, for two', 'reasons:', '', '1.  Registers that are neither reset nor wiped before code execution', '    could contain state from a previous execution that got aborted by', '    a reset.  If this state survives a reset, it could be leaked by a', '    malicious program.', '', '2.  Without a reset, the integrity bits of integrity-protected registers', ""    generally don't match the data bits, which causes any read on such a"", '    register to trigger an integrity error.  This is unexpected behavior', '    for instructions that read, modify, and write a register.  For', '    example, instructions that are guaranteed to set a register to zero,', '    such as `bn.xor wN, wN, wN`, cannot be used with uninitialized', '    registers because they would trigger an integrity error.  This is', '    problematic because these instructions are commonly used to', '    initialize registers.', '', 'The initial secure wipe is exposed to users of OTBN through the `STATUS`', 'register:  A new state, `INIT_SEC_WIPE` (`0x10`), has been added to that', 'register.  This state signals that OTBN is performing its initial secure', 'wipe.  As with other non-`IDLE` states, OTBN does not execute commands', 'while it is in the `INIT_SEC_WIPE` state.  Since the initial secure wipe', 'starts directly after reset, the reset value of the `STATUS` register is', 'now `INIT_SEC_WIPE`.  Once the secure wipe is complete, OTBN', 'automatically changes into the `IDLE` state.  Thus, any software that', 'only assumes OTBN to execute a command when it is idle (as already', 'written in the specification) remains compatible.', '', 'This commit also extends the DV model so that:', '- It also goes through a secure wipe after reset (to match the trace', '  entries the RTL tracer produces); and', '- It asserts that a secure wipe has completed whenever any code is', '  executed.', '', 'Furthermore, this commit changes the UVM sequences to wait for OTBN to', 'enter the `IDLE` state (and thus having completed secure wipe) before', 'sending a command (because OTBN ignores commands during secure wipe).', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",10.0,3.0,4.0,6.0,FALSE,"['doc', 'source', 'other']",28.0,11.0,16.0,0.0,0.0,630.0,370.0,52.0,18.0,12.0,0.0,84.0,19.0,13.0,166.0,2.0,13.0,1.0,0.0,9.0,1.0,0.0,3.0,1.6666666,2.0,0.5,0.5,0,1.0,1.0,0.0,0.0,1.0
15809,1,12,12c9d0b5924f0403b3b349e963f36c1796676a0d,"['[dv/entropy_src] temp disable entropy_rng_test', '', 'This PR temp disables entropy_rng_test with issue #13741 filed for', 'tracking.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",16.0,1.0,3.0,7.0,TRUE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,9.0,7.0,3.0,1.0,0.0,0.0,5.0,2.0,0.0,24.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,1.0
15812,1,12,9fac57c085f9d5910d758a983b7b78087274c96d,"['[dv/kmac] improve app interface sequence', '', 'Remove the constraint to configure kmac cfg_shadow register hash_mode', 'field. Kmac should be able to select the correct mode when using the app', 'interface.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,1.0,3.0,7.0,FALSE,"['source', 'other']",4.0,3.0,3.0,0.0,0.0,48.0,19.0,3.0,0.0,3.0,2.0,251.0,173.0,29.0,60.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,3.6763005,3.1034484,0.26666668,0.0,0,0.0,1.0,0.0,0.0,1.0
15817,1,32,7365f25f56928f457e2d6a61fa96eaf8398730b9,"['[flash_ctrl,dv] single bit error test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",16.0,3.0,2.0,7.0,FALSE,"['other', 'source']",15.0,6.0,12.0,2.0,0.0,422.0,37.0,40.0,1.0,36.0,4.0,89.0,53.0,6.0,55.0,2.0,1.0,5.0,0.0,15.0,1.4,0.0,12.0,3.0,2.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
15822,1,32,cd6c7a400aac659b7e4f738056170dbd2c6c7cca,"['[flash_ctrl,dv] otf rw regression fix', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",22.0,0.0,3.0,7.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,12.0,3.0,0.0,0.0,1.0,0.0,22.0,0.0,3.0,54.0,2.0,0.0,0.0,0.0,15.0,0.0,0.0,2.0,0.0,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
15825,1,25,409c80ece81e6e77e6fdc0bb7b81c48e2d403294,"['[otbn, rtl/doc] Update security countermeasures', '', 'This documents more, already implemented, security countermeasures that', 'had previously been left off the countermeasure list.', '', 'Signed-off-by: Greg Chadwick <gac@lowrisc.org>']",18.0,4.0,3.0,7.0,FALSE,"['source', 'other']",8.0,2.0,6.0,0.0,0.0,93.0,0.0,10.0,0.0,0.0,0.0,84.0,19.0,1.0,165.0,2.0,13.0,0.0,0.0,5.0,0.0,0.0,1.0,1.6315789,1.0,0.4864865,0.0,0,0.0,1.0,0.0,0.0,1.0
15828,1,12,50f9473215091f932d6936c3ebc35a5df14b4488,"['[dv/kmac] Fix unmasked_error code failure', '', 'This PR fixes the regression failure at error sequence.', 'The issue is due to newly support field `en_unsupported_modestrength`.', 'Current randomization only allow this field to be 1. There is still a', 'testbench(scb) error when value is set to 0.', 'I will work on fixing this issue asap.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",17.0,0.0,3.0,7.0,TRUE,['source'],3.0,2.0,3.0,0.0,0.0,13.0,3.0,2.0,0.0,1.0,0.0,251.0,173.0,29.0,59.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,4.0,3.6763005,3.1034484,0.8,0.0,0,0.0,1.0,0.0,0.0,0.0
15829,1,67,a62799f93409c31ed91e8af9475bae555bb7aa16,"['[spi] Fix an assertion', '', 'payload swap constraint should be applied to read command, which is', '`PayloadIn` instead of `PayloadOut`', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",15.0,0.0,3.0,7.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,55.0,31.0,1.0,22.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,1.0,1.8709677,1.0,0.045454547,0.0,0,0.0,1.0,0.0,0.0,0.0
15830,1,12,708102c71096b8114ad542642d8b8753998be1ab,"['[dv/kmac] Fix app_partial_data regression error', '', 'This PR fixes kmac_*_app_partial_data test failures.', 'Because this test disabled scb cycle accurate check, so the entropy and', 'block processing wait time is not accurate in scb. When kmac goes to', 'idle state, we want to make sure the `num_blocks_filled` variable is', 'reset to 0.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",12.0,0.0,3.0,7.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,249.0,172.0,29.0,58.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,3.639535,3.1034484,0.1724138,0.0,0,0.0,1.0,0.0,0.0,0.0
15833,1,12,e9e192a73efc0562cb31daa19e3e58e9a92cc7d8,"['[dv/kmac] Collecting coverage for app interface and sideload', '', 'Update fcov to collect coverage where sideload is set to 0, but kmac', 'keymgr app interface request is sent.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",16.0,3.0,2.0,7.0,FALSE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,6.0,7.0,0.0,0.0,0.0,1.0,4.0,0.0,0.0,29.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.2413793,0.0,0,0.0,1.0,0.0,0.0,1.0
15835,1,49,8fc02d29f7de3c7674a7b7923d291554392aa167,"['[aes/dv] fixing vcs compile issue in #13696', '', 'Signed-off-by: Rasmus Madsen <rasmus.madsen@wdc.com>']",3.0,0.0,3.0,7.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,10.0,2.0,2.0,0.0,2.0,0.0,4.0,0.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
15839,1,67,717a66e5a51dc81764dc2388741bd1b4fba5d4e4,"['[spi_device/dv] Update for passthrough', '', '1. support testing invalid opcodes', '2. support dummy cycles', '3. a few fixes', '4. rename op_code -> opcode', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",16.0,4.0,3.0,7.0,FALSE,['source'],12.0,4.0,12.0,0.0,0.0,199.0,84.0,15.0,6.0,17.0,1.0,34.0,15.0,1.0,29.0,0.0,1.0,1.0,0.0,10.0,1.0,0.0,4.0,1.4666667,2.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
15840,1,12,4d3d45250b0430b0494b71918dceedd903aa8b0e,"['[fpv/kmac] Fix shadow reg assertion error', '', 'When shadow reg assertion error happens, kmac entropy will go to FSM', 'error state and drop the entropy request without waiting for an entropy', 'response.', 'This will cause an assertion error. To avoid this error, I modify the', 'RTL to disable the assertion check when FSM error state is high.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",10.0,0.0,3.0,7.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,54.0,22.0,3.0,91.0,0.0,14.0,0.0,0.0,2.0,0.0,0.0,1.0,1.4090909,1.3333334,0.010989011,0.0,0,0.0,1.0,0.0,0.0,0.0
15848,1,32,62c05c026f8a54b136066c634788fa3e6746c8c5,"['[dv,flash_ctrl] remove scb_set_exp_alert', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",18.0,1.0,2.0,7.0,FALSE,['source'],5.0,2.0,5.0,0.0,0.0,38.0,31.0,7.0,7.0,3.0,6.0,89.0,53.0,6.0,31.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,1.0,2.3962264,1.5,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
15852,1,39,4a7932628d9bca84c7d631528df7175886e2f551,"['[entropy_src] Implement Error and Alert related covergroups', '', 'This PR updates the test plan to expands the err_test_cg in to several', 'smaller covergroups that are easier to sample.', '', 'Since the original err_test_cg covers so many disparate classes of', 'events that happen at different times, it would be hard to write a', 'single sample function that covers them all.   Therefore this CG has', 'been broken into 5 smaller coverpoints:', '', ' - `err_test_cg`: covers that writes to ERR_CODE_TEST generate the', '    expected alerts for all bits', "" - `mubi_err_cg`: covers that we've tested that writes to registers that"", '    expect redundancy in their values (including both MultiBit Booleans', '    and the AlertThreshold numeric register), and that alerts are seen', '    when bad values are inserted.', "" - `sm_err_cg` covers that we've seen alerts when that the MAIN_SM and"", '    ACK_SM are forced into invalid values', "" - `fifo_err_cg` covers that we've seen alerts when the FIFOs"", '    malfunction.', ' - `cntr_err_cg` covers that all redundant counters have been forced to', '    mismatching values.', '', 'NOTE: Alerts related to health tests (i.e. the main_sm _recoverable_', '      alert) are covered by other HT related coverpoints.', '', 'In terms of implementation Sampling and scoreboarding has been updated', 'to support sampling of the new err_test_cg.  entropy_src_rng_vseq', 'has also been updated to generate ERR_CODE_TEST events.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",13.0,6.0,2.0,7.0,FALSE,"['source', 'other']",8.0,6.0,6.0,0.0,0.0,253.0,31.0,27.0,4.0,36.0,0.0,90.0,28.0,16.0,50.0,0.0,1.0,1.0,0.0,11.0,1.0,0.0,3.0,2.357143,2.0625,0.71428573,0.0,0,0.0,1.0,0.0,0.0,1.0
15853,1,39,9080fba0e217d3ef325eaf88fc79cecefb92996c,"['[entropy_src/rtl] Fixes to ERR_CODE_TEST Register', '', '1. ERR_CODE_TEST is no longer under REGWEN.  Writes to this', '   register are only effective when the module is active.', '   Since the module automatically activates REGWEN when', '   enabled, having ERR_CODE_TEST under REGWEN makes the', '   test null.', '', '2. Makes sure that any writes to ERR_CODE_TEST will creat', '   an alert.', '   We add a new signal sfifo_test_err_sum to accumulate', '   artificial FIFO error events, that are not associated', '   with any real FIFO.  These events can be caused by', '   writes to bits 28-30 of ERR_CODE_TEST', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",20.0,2.0,2.0,7.0,FALSE,"['source', 'other']",3.0,2.0,2.0,0.0,0.0,18.0,7.0,8.0,1.0,2.0,0.0,5.0,1.0,0.0,87.0,1.0,15.0,0.0,0.0,6.0,0.0,0.0,1.0,1.0,0.0,0.06896552,0.0,0,0.0,1.0,0.0,0.0,1.0
15875,1,22,907122a02be7ac77c9d82d13aa670c3b4ddf6f75,"['fix(kmac): Maintain Sideload Key', '', 'Issue #13655', '', 'Problem', '-------', '', 'CSR Key is used incorrectly if:', '', '1. App Intf is configured to KMAC mode', '2. App Intf sends short message length.', '', 'Analysis', '--------', '', '`kmac_app` sends sideloaded key to `kmac_core` if:', '', '1. !!CFG.sideload is set', '2. Or, the mux selection is configured to `SelApp`', '', 'The issue here is, the logic does not maintain `mux_sel` value to', '`SelApp` until the hashing operation is completed. Right after the FSM', 'moves to `StAppOutLen`, the `mux_sel` is changed to `SelOutLen` to send', 'the key length to `kmac_core`.', '', 'The FSM moves to `StAppOutLen` when the App Interface logic receives the', 'last message byte. If the message size is small, FSM may move to the', 'state before the `kmac_core` processes the sideloaded key in the SHA3', 'engine.', '', 'The key shall be maintained, at least, until the SHA3 processes the key', 'block. As the key may changed to the CSR key, incorrect key will be used', 'in this case.', '', 'Resolution', '----------', '', '`mux_sel*` signals are for data mux. For sideload keys, it is better to', 'follow `sha3_prefix_o` logic. The logic uses the FSM value to maintain', 'the PREFIX until the hashing op is completed.', '', 'Signed-off-by: Eunchan Kim <eunchan@opentitan.org>']",16.0,3.0,2.0,7.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,31.0,13.0,4.0,2.0,3.0,0.0,56.0,18.0,7.0,29.0,0.0,3.0,2.0,2.0,1.0,1.5,2.5,8.0,1.2777778,1.1428572,0.55172414,0.0,0,0.0,1.0,0.0,0.0,0.0
15886,1,39,d1a2e70e3b102c503def083fe1677012a162bb82,"['[entropy_src/dv] Implement ht_threshold_cg', '', '- Adds two new covergroups for the entropy_src environment:', '', '  - entropy_src_win_ht_cg confirms that the windowed health tests are', '    applied for a variety of health test window sizes, passing', '    and failing examples are seen for each test and each size', '    This covergroup does not cover the thresholds.', '', '  - entropy_src_win_ht_deep_threshold_cg covers a range of', '    thresholds for each windowed health test covering a narrow', '    set of typical window sizes.', '', '- In order to allow for more reuse, the function', '  ideal_threshold_recommendation has been added to entropy_src_env_pkg', '  This function, which estimates thresholds corresponding to various', '  probablity of test failures (or sigma levels), was originally', '  part of threshold_rec in entropy_src_base_rng_seq.', '  This function is now used in defining the deep threshold cover', '  group', '', '- Adds sampling hooks in the scoreboard for these new covergroups', '', '- Creates new enumerations in entropy_src_env_pkg for specifying', '  particular health checks', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",15.0,5.0,3.0,4.0,FALSE,"['source', 'other']",6.0,4.0,5.0,0.0,0.0,408.0,97.0,130.0,40.0,51.0,3.0,90.0,28.0,16.0,49.0,0.0,1.0,0.0,0.0,11.0,0.0,0.0,5.0,2.357143,2.0625,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
15887,1,39,c90ac9b3b2d391621cf1b3220e620b31e4fee0af,"['[edn,entropy_src,csrng] VCS compatibility', '', 'Fixes various issues that were preventing compiliation under VCS', '', '- Entropy_src scoreboarding functions no longer waits for virtual', '  function tlm_analysis_fifo::is_empty', '- All post_randomize functions in the env cfg clases are now', '  declared with a return type of void', '- Config post_randomize methods no longer call $assertoff tasks', '  (calling tasks within a function is strictly prohibited by VCS)', '  - When needed, calls to <IP>_assert_vif.assert_off_alert have been', '    moved to the appropriate virtual sequences.  Any vseq which', '    uses a potentially invalid mubi checks to see if invalid mubis', '    are enabled.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",16.0,1.0,1.0,7.0,FALSE,['source'],8.0,6.0,8.0,0.0,0.0,28.0,9.0,9.0,1.0,5.0,1.0,87.0,28.0,16.0,48.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,2.357143,2.0625,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
15888,1,12,4c81f2388c931e88ee17f53353c2bf566637d9dd,"['[dv/cip_base] Add checking in stress_all_with_rand_reset seq', '', 'This PR adds a checking after reset is issued to check if there are', 'still any outstanding csr items. If so, the following csr checks or', 'sequences are unlikely to pass due to the hanging outstanding item.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",15.0,3.0,2.0,7.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,5.0,0.0,0.0,0.0,1.0,0.0,88.0,18.0,3.0,62.0,1.0,2.0,0.0,0.0,3.0,0.0,0.0,1.0,1.2857143,1.6666666,0.4651163,1.0,0,0.0,1.0,0.0,0.0,0.0
15891,1,4,897650c1d5775a492a7188023fd72048d86310df,"['[otbn,dv] Reset model status in scoreboard when reset is released', '', '`otbn_scoreboard` receives status transitions of the OTBN model from', '`otbn_model_monitor`.  On a reset, the monitor waits until the reset is', 'released before sampling the status (as the status is not guaranteed to', 'have settled directly on the falling reset edge, see 64d77825af).  The', 'scoreboard thus on a reset only receives a transaction to the initial', 'status (Idle), and it cannot know if the model entered the Idle state', 'due to a reset or because OTBN completed execution.', '', 'This commit fills this knowledge gap of the scoreboard by adding the', 'value of the reset signal (before release) to the status transition.  If', 'the status transitions due to reset, the scoreboard resets its mirror of', 'the model status as well before using it for checks.', '', 'As a bonus side effect, this removes the need to keep the initial value', 'of the model status in the scoreboard in sync with RTL and model code.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",18.0,2.0,2.0,7.0,FALSE,['source'],3.0,2.0,3.0,0.0,0.0,11.0,2.0,2.0,0.0,3.0,0.0,54.0,17.0,4.0,48.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,1.1764706,1.25,0.16666667,0.0,0,0.0,1.0,0.0,0.0,0.0
15892,1,4,f4c69a028fe09d6cb0e7a66fc7f79f8442c9a6ea,"['[otbn,rtl] Fix `adder_y_res_used`', '', '`adder_y_res_used` indicates whether `adder_y_res` is used in any way.', 'This is relevant for determining if upstream integrity errors could', 'possibly have any effect.  Prior to this commit, `adder_y_res_used` was', '`0` in one case where `adder_y_res` is used in an `if` condition.  This', 'is wrong, and this commit fixes this flaw.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",9.0,4.0,3.0,7.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,2.0,2.0,0.0,0.0,0.0,42.0,6.0,0.0,36.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,1.0,1.3333334,0.0,0.083333336,0.0,0,0.0,1.0,0.0,0.0,0.0
15893,1,4,b550aa253d8623add22e640cafd1b2d66a02dd7c,"['[otbn,rtl,dv] Add status for internal secure wipe', '', 'After execution OTBN securely wipes its internal state.  Prior to this', 'commit, OTBN remained in the `BUSY_EXECUTE` status during this secure', 'wipe.  The `BUSY_EXECUTE` status, however, is defined as ""OTBN is busy', 'executing software"", which is not accurate: when performing a secure', 'wipe, OTBN no longer executes software.  Additionally, there is work in', 'progress to perform an internal secure wipe after reset as well as on a', 'software command (the latter is already possible for the instruction and', 'the data memories).  The newly added status will be used to represent', 'those operations as well.', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",15.0,2.0,2.0,7.0,FALSE,"['source', 'other']",16.0,10.0,9.0,0.0,0.0,63.0,19.0,2.0,0.0,0.0,0.0,63.0,16.0,13.0,164.0,2.0,13.0,0.0,0.0,27.0,0.0,0.0,2.0,1.2666667,1.25,0.25,0.5,0,0.0,1.0,0.0,0.0,1.0
15895,1,61,4cb2e7d15dc1c29c17d4e77054c356ed4d9a0b07,"['[top/dv] Add lc_ctrl_program_error test', '', '- force otp to respond with an error during lc transition', '- check that an error is seen on the life cycle interface and', '  that an alert is triggered.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",14.0,1.0,2.0,7.0,FALSE,"['source', 'other']",8.0,5.0,3.0,2.0,0.0,189.0,5.0,9.0,0.0,11.0,0.0,1.0,0.0,0.0,225.0,8.0,0.0,0.0,0.0,36.0,0.0,0.0,1.0,0.0,0.0,1.0,0.166666667,0,0.0,1.0,0.0,0.0,1.0
15896,1,37,056c2ae4fdcac5cec4389452fbcbde512237354c,"['[csrng/rtl] fix bug where cmd ack sts is always being set', '', 'The event logic that captures hw_exceptions was inverting', 'the sts bit for all cases, causing false interrupts to fire.', 'Fixes #13633.', '', 'Signed-off-by: Mark Branstad <mark.branstad@wdc.com>']",11.0,3.0,2.0,7.0,TRUE,"['source', 'other']",4.0,2.0,3.0,0.0,0.0,18.0,18.0,6.0,6.0,0.0,0.0,12.0,1.0,0.0,56.0,1.0,13.0,0.0,1.0,5.0,0.0,1.0,3.0,1.0,0.0,0.85714287,0.0,0,0.0,1.0,0.0,0.0,1.0
15897,1,67,ac5c373fcaf419c638dc9b6503084b630ec5470a,"['[spi_dev/dv] Update scb to check passthrough items', '', '1. compare upstream items with downstream items', '2. some minor fixes', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",14.0,3.0,2.0,7.0,FALSE,['source'],6.0,4.0,6.0,0.0,0.0,72.0,22.0,8.0,2.0,7.0,0.0,33.0,15.0,1.0,26.0,0.0,1.0,1.0,0.0,10.0,1.0,0.0,6.0,1.4666667,2.0,0.42307693,0.0,0,0.0,1.0,0.0,0.0,0.0
15898,1,12,dd916f4e187d61734d90659cbda419dd25b2696f,"['[dv/alert_handler] Fix alert_handler ping timeout', '', 'The alert_handler ping timeout sequence is running too long that nightly', 'regression was affected.', 'This PR reduces the length by enabling and locking more alerts, also', 'enabling escalation ping timeout to fasten the process.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,3.0,2.0,7.0,TRUE,"['source', 'other']",6.0,4.0,4.0,0.0,0.0,24.0,12.0,6.0,2.0,0.0,0.0,2.0,0.0,0.0,11.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.8181818,1.0,0,0.0,1.0,0.0,0.0,1.0
15899,1,12,a2603da3ca13097c171169b8815cd4a20459c160,"['[dv/kmac] Allow randomly write sideload and key_len in keymgr_app_intf', '', 'In issue #13606, keymgr_app_intf request always uses sideload keys', 'regardless of the cfg_shadowed register settings.', 'This PR relaxes the sequence to allow this to happen.', '', 'Next PR will work on collecting coverage of random settings when', 'keymgr_app_intf request is completed.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",16.0,1.0,2.0,7.0,TRUE,['source'],4.0,2.0,4.0,0.0,0.0,18.0,7.0,4.0,0.0,2.0,0.0,249.0,172.0,29.0,57.0,0.0,1.0,0.0,0.0,17.0,0.0,0.0,4.0,3.639535,3.1034484,0.2,0.0,0,0.0,1.0,0.0,0.0,0.0
15900,1,26,5de589cd275f9c67b4cf02d80e2471b8f22de231,"['[dv/clkmgr] Fix sporadic stress test failures', '', 'Make sure resets will consistently start clocks. The measurement timeout', 'counter measure tests were leaving some clocks inactive.', 'Fix some log and asserton typos that cause confusion.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",10.0,3.0,2.0,7.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,78.0,17.0,3.0,0.0,6.0,0.0,50.0,8.0,7.0,48.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,1.0,0.6458333,0.0,0,0.0,1.0,0.0,0.0,0.0
15904,1,57,87b269981fbbbc3041cdee21184ba97e6b094184,"['[usbdev] Fix control bug on clear_rdybit', '', 'The clear of the ready bit when a SETUP transaction completed would get', 'overridden by a later conditional block, which had the effect of', 'rewriting the logic function to never set clear_rdybit in response to', 'SETUP transactions.', '', 'Make the conditional blocks exclusive instead of sequential.', '', 'Signed-off-by: Stefan Lippuner <lstefan@iis.ee.ethz.ch>', 'Signed-off-by: Alexander Williams <awill@google.com>']",9.0,2.0,5.0,6.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,5.0,7.0,0.0,0.0,0.0,1.0,25.0,5.0,0.0,76.0,1.0,9.0,1.0,0.0,3.0,1.0,0.0,2.0,1.2,0.0,0.17105263,0.0,0,0.0,1.0,0.0,0.0,0.0
15905,1,22,5b0733bf6688c70548a5ef9bf3bfeb16dc08aa36,"['fix(kmac): Relax KeyLen Assertion conditions', '', '@weicaiyang reported an issue', 'https://github.com/lowRISC/opentitan/issues/13594', '', 'When an Application Interface using KMAC initiates the hashing', 'operation, the `kmac_app` prepares the KMAC configs (strength, mode,', 'keylen, keydata) for the specific App. At the same time, the App FSM', 'asserts the `start` signal for KMAC core to run the SHA3 logic.', '', 'This violates the KeyLengthStable_M assumption as the kmac_core already', 'moved to `StKey` state when `key_len_i` is changed.', '', 'This commit relaxes the condition by checking the previous value of `st`', 'is `StKmacIdle`.', '', 'Signed-off-by: Eunchan Kim <eunchan@opentitan.org>']",16.0,1.0,2.0,7.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,12.0,4.0,0.0,0.0,0.0,1.0,35.0,7.0,0.0,23.0,0.0,2.0,0.0,0.0,9.0,0.0,0.0,1.0,1.0,0.0,0.5652174,0.0,0,0.0,1.0,0.0,0.0,0.0
15906,1,6,9d554c3538e97656e73eea92ffa559017b1ba7fb,"['[otp_ctrl] added new bits to hjson', '', 'Signed-off-by: Arnon Sharlin <arnon.sharlin@opentitan.org>']",9.0,3.0,2.0,7.0,FALSE,"['source', 'other']",4.0,2.0,2.0,0.0,0.0,255.0,5.0,30.0,5.0,30.0,0.0,3.0,1.0,0.0,99.0,1.0,6.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,0.0,0.125,0.0,0,0.0,1.0,0.0,0.0,1.0
15907,1,32,3cbd357277896dd769e6ff2f4c4a0c2ab976f1d5,"['[dv,flash_ctrl] tb ecc support and tests', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",21.0,6.0,2.0,7.0,FALSE,"['other', 'source']",11.0,4.0,10.0,0.0,0.0,361.0,146.0,57.0,19.0,29.0,19.0,76.0,6.0,4.0,53.0,2.0,1.0,1.0,2.0,15.0,1.0,1.5,7.0,1.3333334,2.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
15908,1,49,204e8157ec65ae698d92e49e5679771966125828,"['added test + interface for FI on aes_control_FSM', '', 'Signed-off-by: Rasmus Madsen <rasmus.madsen@wdc.com>']",5.0,0.0,2.0,7.0,FALSE,"['source', 'other']",13.0,6.0,9.0,4.0,0.0,348.0,1.0,55.0,0.0,60.0,1.0,17.0,3.0,0.0,36.0,1.0,1.0,3.0,0.0,3.0,1.0,0.0,11.0,1.0,0.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
15910,1,4,7abb64e34a2eddbb6512914eef2dc5cbc4e0ac2b,"['[otbn,dv] Use existing `is_busy_status()` in scoreboard', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",15.0,2.0,2.0,7.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,4.0,0.0,0.0,0.0,0.0,52.0,16.0,4.0,46.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,1.1875,1.25,0.04347826,0.0,0,0.0,1.0,0.0,0.0,0.0
15921,1,26,f3266dc363ee3c5f0a8a2a65381dfb9797a4fc26,"['[dv/rstrmgr] Update list of rstmgr_leaf_rst', '', 'Update list per design change, and suggest a way to generate the list to', 'ease updates. The incorrect list was causing all rstmgr_leaf_rst_cnsty', 'tests to fail.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",12.0,2.0,2.0,7.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,28.0,25.0,7.0,3.0,0.0,0.0,1.0,0.0,0.0,17.0,0.0,0.0,0.0,0.0,17.0,0.0,0.0,1.0,0.0,0.0,0.5882353,0.0,0,0.0,1.0,0.0,0.0,0.0
15924,1,26,0f7566f207657f39cb045ca18c97c3caef94c22c,"['[dv,chip,rstmgr] Send AON power glitch after CPU is up', '', 'Enhance chip_sw_pwrmgr_full_aon_reset test to send an AON power glitch', 'once the CPU is running.', '', 'Fixes #13502', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",14.0,1.0,2.0,7.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,17.0,6.0,1.0,0.0,1.0,0.0,2.0,0.0,0.0,3.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
15925,1,67,97f24da8bb488090e716ce829f0684f66d2196e5,"['[spi/dv] some renames', '', 'no functional update, just rename as follows, in order to avoid confusion', '1. m_spi_agent -> spi_host_agent', '2. in scb, add downstream/upstream prefix for spi variables/functions', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",14.0,2.0,2.0,7.0,FALSE,"['doc', 'source']",18.0,5.0,17.0,0.0,0.0,84.0,83.0,0.0,0.0,0.0,0.0,28.0,14.0,1.0,28.0,0.0,5.0,1.0,0.0,5.0,1.0,0.0,3.0,1.5,2.0,1.0,0.0,0,1.0,1.0,0.0,0.0,0.0
15927,1,35,bd95f1cf5c5d4254351d30b200e489cba8f7fd4b,"['[spi/dv] Update spi_agent and seq to test flash passthrough', '', '1. agent update', '  - add spi_flash_cmd_info so that driver/monitor understands addr', '    length, direction etc from the received opcode', '  - update device driver, monitor to handle flash item', '  - add flash seq', '2. seq update', '  - update base vseq to configure all cmd_infos', '  - update spi_device_pass_cmd_filtering_vseq to randomly test opcodes', '', 'Will update scb to compare items from both spi interface, depending', 'on the filter enabled or not', '', 'Signed-off-by: Kosta Kojdic <kosta.kojdic@ensilica.com>', 'Signed-off-by: Weicai Yang <weicai@google.com>']",12.0,2.0,2.0,5.0,FALSE,"['other', 'source']",19.0,5.0,18.0,2.0,0.0,471.0,134.0,49.0,19.0,36.0,15.0,28.0,14.0,1.0,27.0,0.0,5.0,1.0,1.0,10.0,2.0,1.0,9.0,1.5,2.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
15931,1,12,170f37016ed77437f48b5648b89baa4a8ba1df2d,"['[dv/alert_handler] Remove regwen related cov', '', 'Regwen cov is replaced by automated coverbins', '""regwen_val_when_new_value_written_cg"" from dv_abse_reg_pkg.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",14.0,1.0,2.0,7.0,FALSE,['source'],4.0,2.0,4.0,0.0,0.0,18.0,668.0,0.0,2.0,0.0,68.0,91.0,55.0,9.0,15.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,2.3636363,2.6666667,0.93333334,1.0,1,0.0,1.0,0.0,0.0,0.0
15932,1,32,e8d064ca5276f5274883dc971fd0edf80371fd73,"['[dv,flash_ctrl] regression fix - rd_buff_evict_test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",22.0,0.0,2.0,7.0,TRUE,"['other', 'source']",2.0,2.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,1.0,24.0,1.0,8.0,14.0,2.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,1.0,0.5,1.0,0,0.0,1.0,0.0,0.0,1.0
15933,1,32,7aad73af8d0e3c9f1df970428b12b5275adda2a0,"['[dv,flash_ctrl] regression fix : mp_region test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",3.0,1.0,2.0,7.0,TRUE,"['source', 'other']",5.0,3.0,4.0,0.0,0.0,42.0,11.0,4.0,0.0,7.0,1.0,99.0,54.0,8.0,52.0,2.0,1.0,1.0,1.0,1.0,2.0,1.0,4.0,2.3703704,2.0,0.33333334,1.0,0,0.0,1.0,0.0,0.0,1.0
15944,1,5,1adf9f1d8ba2fe5f9f85115a1e1fd7964b3bf61b,"[""[otp_ctrl] Prevent broadcast of scrambler's input/intermediate values"", '', 'The scrambler broadcasts initial inputs, intermediate scrambling', 'results, and final scrambling results to its data output.', '', 'This commit adds an additional condition that only enables the final', 'scrambling results or a safe default value (as recommended in the OTs', 'Secure Hardware Design Guidelines) to be broadcast to the data output.', '', 'Signed-off-by: Andres Meza <anmeza@ucsd.edu>']",13.0,4.0,1.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,2.0,2.0,0.0,0.0,0.0,29.0,11.0,0.0,33.0,0.0,3.0,0.0,0.0,3.0,0.0,0.0,1.0,1.3636364,0.0,0.03030303,0.0,0,0.0,1.0,0.0,0.0,0.0
15945,1,40,473bf907482c1d45337303a419457b5e5c17a528,"['[lc_ctrl] Allow clock mux manipulation before initiating a transition', '', 'This allows to steer the clock mux even before initiating a life cycle', 'transition so that the vendor test partition can be exercised during', 'production test before performing a RAW unlock operation.', '', 'See also #13175 for more information.', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",18.0,3.0,1.0,7.0,FALSE,"['source', 'other']",3.0,2.0,2.0,0.0,0.0,31.0,6.0,4.0,0.0,0.0,0.0,44.0,33.0,4.0,69.0,0.0,11.0,1.0,0.0,7.0,1.0,0.0,3.0,5.242424,3.5,0.9111111,0.0,0,0.0,1.0,0.0,0.0,1.0
15947,1,61,bce433e3155b3c09a69bf11f225ff61ea7542dcb,"['[top/dv] Enhance alert_handler_escalation_test', '', '- The enhanced test should now also cover chip_sw_lc_ctrl_alert_handler_escalation', '- Added lc_ctrl broadcast check that can be re-used by other tests', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",17.0,0.0,2.0,7.0,FALSE,"['source', 'other']",6.0,5.0,4.0,0.0,0.0,98.0,17.0,8.0,0.0,11.0,0.0,13.0,1.0,1.0,178.0,5.0,0.0,0.0,0.0,36.0,0.0,0.0,3.0,1.0,1.0,1.0,0.2,0,0.0,1.0,0.0,0.0,1.0
15948,1,61,52f7da058f43ce5d976841f48091366788496862,"['[clkmgr/prim] Make frequency measurement disable more robust', '', '- handles part of #13489', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",17.0,3.0,5.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,86.0,30.0,12.0,4.0,12.0,2.0,16.0,11.0,0.0,7.0,0.0,3.0,5.0,0.0,0.0,1.8,0.0,11.0,1.0,0.0,0.85714287,0.0,0,0.0,1.0,0.0,0.0,0.0
15963,1,40,2b77872afeb218413320ac50664904a4c9b2e8ed,"['[alert_handler] Fix TODO in WaitCycMask SVA', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",16.0,0.0,2.0,7.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,2.0,12.0,0.0,4.0,0.0,0.0,17.0,7.0,0.0,12.0,1.0,3.0,0.0,0.0,1.0,0.0,0.0,1.0,1.2857143,0.0,0.6666667,1.0,1,0.0,1.0,0.0,0.0,0.0
15965,1,61,85bb174a344bdc725fecb981c370c1af799a61a7,"['[flash_ctrl] Minor tweak of arbitration behavior', '', '- make the arbitration count 5', '- only select new fill buffer when there is no match on request', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",17.0,4.0,4.0,6.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,6.0,5.0,0.0,0.0,0.0,0.0,17.0,12.0,0.0,57.0,1.0,7.0,0.0,0.0,4.0,0.0,0.0,1.0,1.25,0.0,0.877193,1.0,1,0.0,1.0,0.0,0.0,0.0
15970,1,12,b8edf95dd01a50a382313b837c50d990ce704244,"['[dv/alert_handler] Fix alert_handler scb typo', '', 'This PR fixes scb typo in finding one of the register name.', 'It also fixes a nit issue.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",10.0,0.0,2.0,7.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,4.0,4.0,0.0,0.0,0.0,0.0,125.0,79.0,19.0,14.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,2.7974684,3.4210527,0.9285714,0.0,0,0.0,1.0,0.0,0.0,0.0
15972,1,61,7ee59a3b34a68b4fb59ca521c2b5c1b82842f570,"['[dv/top] Add alert_handler_escalation test', '', '- this test goes through the full escalation path from a single', '  alert.', '- the secret checking portion during escalation can be further', '  enhanced.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",16.0,3.0,5.0,6.0,FALSE,"['other', 'source']",10.0,8.0,4.0,2.0,0.0,290.0,4.0,9.0,0.0,20.0,0.0,3.0,1.0,1.0,223.0,8.0,0.0,1.0,1.0,4.0,1.0,1.0,3.0,1.0,1.0,1.0,0.2,0,0.0,1.0,0.0,0.0,1.0
15973,1,40,5186d619617bcac1adbb484f9249cd12152c62c5,"['[otbn/lint] rename branch field since it is reserved', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",17.0,4.0,2.0,7.0,FALSE,['source'],6.0,3.0,6.0,0.0,0.0,19.0,19.0,1.0,1.0,0.0,0.0,84.0,21.0,1.0,130.0,2.0,9.0,0.0,0.0,4.0,0.0,0.0,1.0,2.4285715,1.0,0.6666667,1.0,1,0.0,1.0,0.0,0.0,0.0
15983,1,9,a4de3812bf7856afd6fc99c9fa80bfecf59df31f,"['[otbn,fcov] Add coverpoint for UNIMP insn', '', 'When we have this specific CSRRW insn (CSRRW x0, 0xC00, x0)', 'that would be UNIMP. In order to guarantee that we see it', 'an explicit coverpoint is needed.', '', 'Signed-off-by: Canberk Topal <ctopal@lowrisc.org>']",11.0,2.0,5.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,0.0,0.0,0.0,1.0,0.0,49.0,14.0,2.0,40.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,2.4285715,2.0,0.1,0.0,0,0.0,1.0,0.0,0.0,0.0
15985,1,47,6617ebbb5027b8ea76c0090a8bf896ed228b72a2,"['[otbn] Add prim_onehot_mux to logical operation output in bignum ALU', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",17.0,3.0,1.0,7.0,FALSE,['source'],3.0,1.0,3.0,0.0,0.0,59.0,34.0,1.0,3.0,2.0,1.0,47.0,21.0,0.0,76.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,1.0,2.4285715,0.0,0.375,0.0,0,0.0,1.0,0.0,0.0,0.0
15987,1,12,aabcd2c3063cf0d093df10d423b4a6568d90b8de,"['[formal/fpv] support onehot register check [Part1]', '', 'This PR supports onehot register check by blackboxing the', 'prim_onehot_check module, so that the err_o will be triggered randomly,', 'and we will check if alert is firing.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",15.0,4.0,2.0,7.0,FALSE,"['source', 'other']",3.0,3.0,2.0,0.0,0.0,11.0,0.0,4.0,0.0,2.0,0.0,17.0,7.0,0.0,30.0,0.0,3.0,0.0,0.0,1.0,0.0,0.0,1.0,1.2857143,0.0,0.8,0.0,0,0.0,1.0,0.0,0.0,1.0
15991,1,12,4696b83b725c9a0cafd02d3f27e5687893fc1b1c,"['[dv/alert_handler] Add more LPG checkings', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",16.0,3.0,1.0,7.0,FALSE,"['source', 'other']",10.0,8.0,4.0,2.0,0.0,108.0,4.0,12.0,0.0,14.0,0.0,1.0,0.0,0.0,9.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
15993,1,2,45121fcd36aa3e29e086e2a05acf70a564a8e635,"['[top] Separate JTAG from SPIDEV on CW310', '', 'Align ASIC and CW310 JTAG pins on the pinmux. Move the VBUS sense pin', 'for usbdev to IOC7, since IOR0 is used by JTAG.', '', ""This commit connects CW310's JTAG header to the JTAG pins on IOR0-IOR4."", 'Note that TRST_N is only available on the 20-pin header.', '', 'Signed-off-by: Alexander Williams <awill@google.com>']",16.0,2.0,5.0,6.0,FALSE,"['doc', 'source', 'other']",14.0,10.0,3.0,0.0,0.0,203.0,149.0,10.0,2.0,1.0,0.0,2.0,0.0,0.0,458.0,0.0,6.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,0.5,0.0,0,1.0,1.0,0.0,0.0,1.0
16001,1,40,698280f97b840bb87913de3bbb36c7b5f1056655,"['[alert_handler] Make crashdump latching mechanism more consistent', '', 'This ensures that the crashdump latching feature cannot be re-armed by', 'clearing a class that has not escalated yet. This also implies that if a', 'non-clearable class has escalated, the crashdump latching mechanism', 'cannot be re-armed again.', '', 'See #13026 for more details.', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",12.0,3.0,1.0,7.0,FALSE,['source'],4.0,2.0,4.0,0.0,0.0,40.0,34.0,24.0,14.0,2.0,0.0,9.0,1.0,1.0,8.0,0.0,9.0,0.0,0.0,3.0,0.0,0.0,2.0,1.0,1.0,0.4,0.0,0,0.0,1.0,0.0,0.0,0.0
16013,1,12,03a7e9bc90c991374be15a59ea561004e1e55212,"['[dv/otp_ctrl] Move stress_all sequence to a separate function', '', 'This PR moves the stress_all sequence to a separate function to make it', 'easier to override in close source env.', '', 'Signed-off-by: Cindy Chen <chencindy@google.com>']",10.0,4.0,2.0,7.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,16.0,11.0,0.0,0.0,2.0,1.0,6.0,3.0,0.0,12.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
16018,1,48,461b8f3c41f9d1f3341f9a5582a51018daeb6243,"['[otbn, dv] Adds otbn_pc_ctrl_flow_redun testcase', '', 'This commit adds a new testcase to verify OTBN.PC.CTRL_FLOW.REDUN', 'countermeasure.', '', 'Signed-off-by: Prajwala Puttappa <prajwalaputtappa@lowrisc.org>']",11.0,2.0,4.0,6.0,FALSE,"['source', 'other']",5.0,4.0,2.0,1.0,0.0,67.0,2.0,5.0,0.0,6.0,0.0,2.0,0.0,0.0,42.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
16019,1,12,c0a96f9b46e96aa83a2db0469383067c36fcb5e8,"['[dv/alert_handler] Change timeout from actual time to clock cycles', '', 'This PR changes the implementation of EDN request timeout check from', 'measuring actual time to clock cycles. This is becuase in LPG cases, we', 'will stub the clk_i, and it will trigger this timeout check even though', 'the clock is stopped.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",15.0,3.0,1.0,7.0,FALSE,['source'],4.0,2.0,4.0,0.0,0.0,56.0,10.0,6.0,4.0,4.0,0.0,125.0,79.0,19.0,13.0,0.0,1.0,0.0,0.0,12.0,0.0,0.0,2.0,2.7974684,3.4210527,0.9230769,0.0,0,0.0,1.0,0.0,0.0,0.0
16020,1,12,d7360eb5d43d8716a58b0ac43f0770008d6c35f8,"['[dv/alert_handler] Fix multi-thread issue', '', 'This PR fixes the multi-thread fork join issue.', 'The current code added an additional begin end within fork join, so the', 'different threads actually did not run in parallel as I expected.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",14.0,3.0,1.0,7.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,10.0,6.0,2.0,2.0,0.0,0.0,2.0,0.0,0.0,3.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
16028,1,32,49169e769464809f610d8f0cd3965ab21cba5f7d,"['[flash_ctrl,dv] refactoring mp region test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",18.0,2.0,5.0,6.0,FALSE,"['other', 'source']",7.0,5.0,6.0,0.0,0.0,281.0,162.0,39.0,12.0,21.0,15.0,98.0,54.0,8.0,70.0,2.0,2.0,10.0,1.0,1.0,3.2,1.0,16.0,2.3703704,2.0,0.5,1.0,0,0.0,1.0,0.0,0.0,1.0
16029,1,19,5af026874992ae4b67fb537d43be3b728ca05958,"['[flash/dv] Changes to mid-rst test and add tl_check bit', '', 'Signed-off-by: Eitan Shapira <eitanshapira89@gmail.com>']",9.0,2.0,1.0,7.0,FALSE,['source'],5.0,3.0,5.0,0.0,0.0,56.0,6.0,11.0,0.0,3.0,0.0,72.0,16.0,1.0,69.0,1.0,2.0,0.0,0.0,0.0,0.0,0.0,2.0,1.4166666,1.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
16034,1,15,a5691807be2c19a9efb7aca9aa13d6863fb9f31b,"['[PWM/DV]  PWM Functional Coverage And SB Fixes', '', '   Improved FC coverage', '   Added OVF/UF fixes in SB', '   Updated Review Comments', '', 'Signed-off-by: Dharanendra Kumar <dharanendra.kumar@ensilica.com>']",14.0,1.0,1.0,7.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,68.0,18.0,11.0,0.0,4.0,0.0,45.0,22.0,2.0,16.0,1.0,1.0,3.0,0.0,0.0,1.0,0.0,6.0,2.409091,2.0,0.3125,1.0,0,0.0,1.0,0.0,0.0,0.0
16035,1,64,498cdc60b4719bf232a1fdc586ff3addd58c5961,"['[SPI_HOST/DV] Regression Fixes', '', '- Fixed event test when txwm is set 1', '- Txwm and Rxwm checked for edge trigger', '- Fixed txwm and rxwm entries constraint cannot be 0', '- Check event task modified to check intr and state values', '', 'Signed-off-by: Viswanadha Bazawada <viswanadha.bazawada@ensilica.com>']",12.0,1.0,4.0,6.0,FALSE,"['source', 'other']",5.0,2.0,4.0,0.0,0.0,32.0,21.0,0.0,0.0,1.0,0.0,26.0,6.0,2.0,16.0,0.0,1.0,1.0,0.0,0.0,1.0,0.0,3.0,1.3333334,1.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
16042,1,67,96b1d5a9e293a9cf87b431444ffc2d1092a2d403,"['[sram/dv] Fix d_error mismatch', '', 'Fixed a mistake in #13135', 'The `d_error` check should be added for chip_scoreboard, but wrongly added in', 'sram_ctrl_scoreboard. sram_ctrl_scoreboard already checks it in another', 'function.', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",12.0,2.0,1.0,7.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,8.0,2.0,2.0,0.0,0.0,0.0,35.0,9.0,0.0,48.0,1.0,2.0,1.0,0.0,0.0,1.0,0.0,3.0,1.4444444,0.0,0.54545456,1.0,1,0.0,1.0,0.0,0.0,0.0
16044,1,32,c480d3e0b11f0d522a649efda8a1fede13b655cf,"['[dv,flash_ctrl] ecc write path', '', '- Add tb support for write path ecc enabled', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",13.0,2.0,4.0,6.0,FALSE,['source'],10.0,2.0,10.0,0.0,0.0,104.0,35.0,13.0,5.0,13.0,3.0,83.0,16.0,7.0,52.0,2.0,1.0,2.0,0.0,15.0,1.0,0.0,6.0,1.6875,2.0,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
16049,1,44,9591e1f25d02e10673e259d9c29b42bf0686bfcc,"['[pwm, rtl] PWM RTL fix for duty cycle overflow/underflow', '', '  - Fix the PWM RTL duty cycle overflow/underflow issue to match the spec', '  - Fixes #13434', '', 'Signed-off-by: Muqing Liu <muqing.liu@wdc.com>']",13.0,3.0,5.0,6.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,16.0,3.0,2.0,0.0,1.0,0.0,9.0,9.0,0.0,12.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,0.0,0.41666666,0.0,0,0.0,1.0,0.0,0.0,0.0
16052,1,32,9ae5ae66bd43388105d1874bf26e6dc41eb5c4ad,"['[dv,flash_ctrl] Add more scramble test', '', '- Change ditribution of the number of ctrl req', '- Add small word test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",13.0,2.0,4.0,6.0,FALSE,"['other', 'source']",18.0,5.0,15.0,5.0,0.0,410.0,133.0,46.0,10.0,41.0,15.0,71.0,6.0,3.0,51.0,2.0,1.0,3.0,2.0,15.0,2.0,2.0,5.0,2.75,2.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
16053,1,30,da755d904ae8c1e496369e23bd0f2d3610bde429,"['[AST] Misc updates to AST', '', 'Signed-off-by: Jacob Levy <jacob.levy@nuvoton.com>']",17.0,1.0,4.0,6.0,FALSE,"['other', 'source']",6.0,3.0,5.0,1.0,0.0,776.0,77.0,52.0,42.0,12.0,0.0,20.0,11.0,0.0,46.0,0.0,20.0,0.0,0.0,3.0,0.0,0.0,2.0,1.9090909,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
16055,1,14,fc900a583dafc4301221d7b4aa2fb7189209144d,"['[sw,tests] Verify sysrst_ctrl outputs can be set', '', 'For test:', 'chip_sw_sysrst_ctrl_outputs', '', 'Checks that sysrst_ctrl loops back signals from input to output without delay.', 'Checks that output pins can be overriden with known values when configured or otherwise loops back the input.', '', 'Signed-off-by: Dave Williams <dave.williams@ensilica.com>']",17.0,3.0,4.0,6.0,FALSE,"['source', 'other']",10.0,6.0,5.0,2.0,0.0,384.0,18.0,27.0,17.0,34.0,0.0,34.0,2.0,9.0,221.0,8.0,11.0,0.0,0.0,8.0,0.0,0.0,4.0,1.5,1.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
16064,1,56,fb839e641e76466d238b38af4be3d58c5ec9cfb7,"['[dv] Resolve some Xcelium build warnings', '', 'A mix of build warnings from various DV sources.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",16.0,3.0,5.0,6.0,TRUE,['source'],12.0,4.0,12.0,0.0,0.0,45.0,39.0,0.0,0.0,0.0,3.0,44.0,13.0,9.0,95.0,1.0,11.0,1.0,0.0,8.0,1.0,0.0,3.0,3.6923077,1.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
16067,1,15,435d6c889ddf86d116086ea964e125616bfa0c51,"['[PWM/DV] Corrections In PWM Scoreboard', '', '   Made corrections in subcycle_cnt initialization', '   Synchronized the PWM scoreboard and DUT pwm_o pulse', '   Some more tweak to scoreboard', '   Updated review comments related to localparam', '', 'Signed-off-by: Dharanendra Kumar <dharanendra.kumar@ensilica.com>']",19.0,1.0,4.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,29.0,23.0,3.0,0.0,1.0,1.0,40.0,19.0,2.0,15.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,2.631579,2.0,0.26666668,1.0,1,0.0,1.0,0.0,0.0,0.0
16076,1,12,82596a58f2579ada2ab854ea8e991144757d95b5,"['[dv/alert_handler] Use mubi_cov_wrapper to collect lpg mubi cov', '', 'This PR binds lpg_rst and lpg_cg input to collect mubi coverage.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",10.0,2.0,5.0,6.0,FALSE,"['source', 'other']",8.0,4.0,2.0,4.0,0.0,80.0,0.0,10.0,0.0,6.0,0.0,1.0,0.0,0.0,6.0,1.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
16089,1,26,236eaf3da5c596ee891410f7ac4a2e22d848c564,"['[dv,chip,power_glitch] Fix deep_sleep power glitch test', '', 'Trigger the glitch when pwrmgr has just set reset_cause to LowPwrEntry.', 'If the trigger event happens with more relaxed timing the results are', 'unpredictable: either reset happens before low power entry, or pwrmgr', 'could have stopped monitoring power glitches.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",16.0,0.0,4.0,6.0,TRUE,"['source', 'other']",9.0,6.0,5.0,1.0,0.0,70.0,18.0,11.0,1.0,7.0,0.0,14.0,3.0,1.0,219.0,7.0,10.0,0.0,0.0,8.0,0.0,0.0,1.0,1.6666666,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
16094,1,12,54329ed9604fd4ec37cbeaba8c48a17c533d3c2e,"['[dv/pwm] Two small fixes', '', 'Fix two TODOs in issue #13476:', '1). Fix max outstanding access coverage', '2). Fix regression unmapped memory tests.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",12.0,3.0,5.0,6.0,TRUE,"['other', 'source']",2.0,2.0,1.0,0.0,0.0,3.0,1.0,1.0,0.0,1.0,0.0,3.0,0.0,0.0,9.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.2,0.0,0,0.0,1.0,0.0,0.0,1.0
16095,1,12,9c280944cd69aa74e2b98c0d572e232582bcbf87,"['[dv/alert_handler] Enhance EDN timing check', '', 'The spec specifies that EDN request should be refreshed every 500k clock', 'cycles.', 'This PR:', '1). Adds a checking in scb to make sure this timing requirement is', '  satisfied.', '2). Add functional coverage group to make sure we run simulation long', '  enough to capture EDN requests at least 5 times.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",8.0,3.0,5.0,6.0,FALSE,"['source', 'other']",8.0,4.0,6.0,0.0,0.0,88.0,4.0,6.0,0.0,6.0,0.0,124.0,79.0,19.0,12.0,0.0,1.0,0.0,0.0,12.0,0.0,0.0,2.0,2.7974684,3.4210527,0.9166667,0.0,0,0.0,1.0,0.0,0.0,1.0
16098,1,2,be5236c029f018715868d822a97407f6721f5582,"['[usbdev] Do not write to unallocated buffer', '', 'The ""put"" derived from the OUT state machine is not gated by whether a', 'buffer is available. Prevent writing to an unallocated buffer by taking', 'into consideration whether the AV FIFO is empty.', '', 'Signed-off-by: Alexander Williams <awill@google.com>']",14.0,0.0,4.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,14.0,5.0,0.0,40.0,1.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,1.2,0.0,0.375,1.0,1,0.0,1.0,0.0,0.0,0.0
16101,1,47,d7ae2b91705fb23a1fcc375a5d68528356b6d0c6,"['[prim_edn_req] Accumulate repetition errors until the data is consumed', '', 'Previously, the error signal was just a single pulse signaled while', 'storing the received entropy into the packer FIFO. However, the actual', 'use by the consumer might happen later. As a result, repetition check', 'failures could get lost, e.g., in OTBN.', '', 'With this commit, repetition check failures are accumulated inside the', 'prim_edn_req module and forwarded to the consumer together with the', 'actual entropy - just like FIPS check failures.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",14.0,4.0,4.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,16.0,4.0,6.0,3.0,1.0,0.0,10.0,5.0,0.0,11.0,0.0,2.0,0.0,0.0,1.0,0.0,0.0,2.0,1.0,0.0,0.54545456,0.0,0,0.0,1.0,0.0,0.0,0.0
16102,1,47,3d57b477d25635fc37dad9da35eb89a17c5b23f1,"['[otbn] Save one datapath mux input in bignum ALU by leveraging blanking', '', 'Whenever logical_res is actually used,', 'alu_predec_bignum_i.logic_shifter_en is set to 1 and the blanking', 'disabled. Otherwise, logical_op_shifter_res_blanked is blanked to zero.', ""This can be leveraged to drive logical_res to 0 whenever it's not used."", '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",20.0,3.0,4.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,1.0,3.0,0.0,0.0,0.0,47.0,6.0,0.0,33.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,1.0,1.3333334,0.0,0.09090909,0.0,0,0.0,1.0,0.0,0.0,0.0
16103,1,47,254ff9684b12d81715e04ff04f7cd3b76fc95fa4,"['[otbn] Use predecoded, registered selector signals for bignum ALU muxes', '', 'This is useful to prevent undesired SCA leakage due to glitches on mux', 'selector signals in the bignum ALU.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",19.0,3.0,4.0,6.0,FALSE,['source'],3.0,1.0,3.0,0.0,0.0,33.0,35.0,0.0,0.0,0.0,0.0,47.0,21.0,0.0,74.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,1.0,2.4285715,0.0,0.16666667,0.0,0,0.0,1.0,0.0,0.0,0.0
16104,1,47,dd97ef8a84a055a0f0b4d730cdf61bcb6535020e,"['[otbn] Feed blanked shifter output into Adder Y when not using Adder Y', '', 'Previously, the MOD WSR was fed into Adder Y during some ALU operations', 'not requiring Adder Y at all (RSHI, XOR, OR, AND, NOT). Since the', 'output of Adder Y is connected to the zero flag generation (ORing all', 'bits together), this could lead to undesired SCA leakage.', '', 'As we already correctly blank the shifter output connected to Adder Y,', ""it's better select this as input for Adder Y when not using Adder Y to"", 'avoid undesired leakage due to the zero flag generation.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",16.0,3.0,2.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,8.0,2.0,4.0,0.0,0.0,0.0,47.0,6.0,0.0,31.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,1.0,1.3333334,0.0,0.032258064,0.0,0,0.0,1.0,0.0,0.0,0.0
16105,1,39,c18d47641210a2d060550bb2cbf447c98e3d8b61,"['[entropy_src/dv] bit_sel_en timing adjustment', '', 'In bit_sel_en the DUT has a timing idiosyncracy in which', 'the selected RNGs bits remain in the bit select pfifo until', 'one more RNG sample is acquired.  This does not violate the', 'spec in any way, but can lead to test failures if the', 'scoreboard is expecting the last sample to be included in', 'the health checks.', '', 'This commit adjusts the scoreboarding to mimic this feature', 'and properly predict which samples are included in the health', 'test statistics in bit select mode.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",16.0,5.0,4.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,26.0,2.0,6.0,0.0,2.0,0.0,87.0,28.0,16.0,47.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,3.0,2.357143,2.0625,0.4893617,0.0,0,0.0,1.0,0.0,0.0,0.0
16106,1,12,6e3829326c4f49ca43a47a554b96f0d0ba49d679,"['[dv/chip] Fix regression error on lc_ctrl_transition test', '', 'This PR fixes the regression failure on lc_ctrl_transition_test where', 'the testbench expects an external clock switch (PR #13141). However, the', 'default setting for lc_ctrl_transition test is to use internal clock. So', 'I fix it by adding a CSR read to check if the ctrl register is', 'configured to use internal or external clock.', '', 'Signed-off-by: Cindy Chen <chencindy@google.com>']",14.0,1.0,4.0,6.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,22.0,13.0,5.0,4.0,2.0,0.0,3.0,1.0,0.0,14.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.78571427,0.0,0,0.0,1.0,0.0,0.0,0.0
16108,1,40,badbbac145fce9f37c822883e3faf6ba777104d1,"['[alert_handler] Add some more assertions to check wait cycle mask', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",15.0,1.0,4.0,6.0,FALSE,['source'],4.0,2.0,4.0,0.0,0.0,18.0,0.0,12.0,0.0,0.0,0.0,17.0,7.0,1.0,10.0,0.0,9.0,0.0,0.0,3.0,0.0,0.0,1.0,1.2857143,1.0,0.7,0.0,0,0.0,1.0,0.0,0.0,0.0
16111,1,12,a96565ddbe684f14663c187db8a6c17908eebfbc,"['[alert_handler/fpv] Fix local_alert index in regen error', '', 'This PR fixes the alert_handler_sec_cm failure where we expect to see', 'loc_alert[2] to fire when regen failed. But from the spec, loc_alert[2]', 'is alert integfail but loc_alert[4] is for bus integrity failure.', 'So this PR fixes this typo.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",15.0,1.0,4.0,6.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,5.0,0.0,1.0,6.0,0.0,9.0,0.0,0.0,3.0,0.0,0.0,1.0,0.0,1.0,0.33333334,0.0,0,0.0,1.0,0.0,0.0,0.0
16112,1,56,2c25678cfeb84d119761766a9dcd053f72f32e80,"['[chip dv] Cleanup task invoked in func warning', '', 'This cleans up tasks invoked in functions warning and promotes it to', 'an error. This is not allowed by other tools by default.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",12.0,1.0,4.0,6.0,FALSE,"['source', 'other']",3.0,3.0,2.0,0.0,0.0,27.0,20.0,0.0,0.0,2.0,3.0,71.0,6.0,3.0,44.0,1.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.3333334,2.0,0.37931034,0.0,0,0.0,1.0,0.0,0.0,1.0
16117,1,39,67ba900f5e83c07dff0aa3c4acd95005b04d7bea,"['[entropy_src/dv] Test support for SW_REGUPD and CSR autolock', '', '- entropy_src_rng_vseq now randomly reconfigures the DUT while it is', '  enabled or while SW_REGUPD is zero.  Such events should have no', '  impact on the DUT in these states.', '  - Adds a new timing parameter, mean_rand_reconfig_time', '    to control the average frequency of these random events.', '    Like the hard_mtbf, and soft_mtbf parameters, these', '    events occur with an exponential distribution, meaning', '    that on average the probability of such an update occuring', '    in a period of duration dt is:', '    P(t)dt = dt/mean_rand_reconfig_time', '  - These update events are also scheduled to NOT happen', '    during other maintaince events (DUT resets, FIFO reads,', '    etc).', '- Updates the Scoreboard to properly support this feature', '- Adds support in the rng and base vseqs for generating new', '  configurations, subject to the same original constraints.', '- In order to support the randomization of DUT configurations', '  a new entropy_src_dut_cfg class is added to separate the', '  config fields that describe DUT configs from more generic', '  environment or sequence configurations.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",10.0,5.0,1.0,6.0,FALSE,"['other', 'source']",17.0,4.0,16.0,1.0,0.0,702.0,458.0,90.0,45.0,99.0,48.0,85.0,28.0,16.0,46.0,0.0,1.0,9.0,3.0,11.0,3.4444444,4.3333335,14.0,2.357143,2.0625,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
16121,1,44,b342745890ee3faeeb4db1db6aae6b5857c165c2,"['[pwm, rtl] PWM RTL fix for issue mentioned in PR#13295', '', '  - Fix the duty cycle state transistion issue in heart beat mode', '', 'Signed-off-by: Muqing Liu <muqing.liu@wdc.com>', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",10.0,0.0,4.0,6.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,16.0,9.0,2.0,2.0,0.0,0.0,8.0,8.0,0.0,11.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,0.0,0.36363637,0.0,0,0.0,1.0,0.0,0.0,0.0
16122,1,32,2994d340d76787f3ee9cc96aa30a2469b23b63fe,"['[dv,top,pwrmgr] deep_sleep_all_wake_ups regression fix', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",15.0,4.0,4.0,6.0,TRUE,['source'],3.0,2.0,1.0,0.0,0.0,42.0,23.0,10.0,0.0,0.0,0.0,9.0,0.0,0.0,4.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
16124,1,56,ef7847ffe2c4afb52dbe20e5b0d53e41a058a9ff,"['[rv_dm dv] Fix compile warnings.', '', 'Fix warnings related to ignored function returns.', '', 'Signed-off-by: Srikrishna Iyer <sriyer@google.com>']",19.0,0.0,4.0,6.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,3.0,0.0,0.0,0.0,0.0,22.0,5.0,1.0,12.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,1.0,0.8333333,0.0,0,0.0,1.0,0.0,0.0,0.0
16126,1,39,11f740a48227207a609565fd9b25f78698ca3238,"['[ pwm/rtl ] Correct initialization of htbt direction', '', 'The heartbeat direction signal needs to be properly set before', 'starting the blink sequence.  Previously this signal was', 'initialized at reset to a fixed value, but it needs to be', 'further initialized as the register settings are updated.', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",10.0,0.0,3.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,0.0,2.0,0.0,0.0,0.0,7.0,8.0,0.0,10.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.3,0.0,0,0.0,1.0,0.0,0.0,0.0
16129,1,12,179558354cbdf7a844a9c3634b332b50c963d24c,"['[dv/otp_ctrl] Fix lc_dft_en failures', '', 'This PR fixes the regression failures when lc_dft_en is set to On and DV', 'did not expect it to return d_error.', 'This case is hard to align on the scoreboard side because it is timing', 'sensetive regarding the d_channel and a_channel.', 'Because this case is not likely to happen in chip level (lc_dft_en', 'cannot be switched on and off on the fly), I added a TODO to support', 'checking that in otp_ctrl_test_access sequence.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",15.0,0.0,4.0,6.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,3.0,1.0,2.0,0.0,0.0,0.0,18.0,3.0,0.0,18.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
16132,1,26,aa542d23c9711d90e8b039298a6a2c13c710dedd,"['[dv/clkmgr] Fix failure in smoke test', '', 'Updates in idle inputs need some cycles to settle.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",14.0,0.0,4.0,6.0,TRUE,['source'],3.0,1.0,3.0,0.0,0.0,11.0,8.0,4.0,3.0,1.0,0.0,50.0,8.0,1.0,47.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,2.0,0.85,0.0,0,0.0,1.0,0.0,0.0,0.0
16134,1,32,e248e9403c2643fa921d75639510020a2d0c2bde,"['[flash_ctrl,dv] non-otf timeout fix', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",20.0,0.0,4.0,6.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,8.0,6.0,0.0,0.0,0.0,0.0,12.0,4.0,3.0,3.0,1.0,1.0,0.0,1.0,0.0,0.0,1.0,2.0,2.75,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
16135,1,26,24886b8069d1fdf040fc45217459cb77722d0dfb,"['[dv/pwrmgr] Fix sec_cm test failures', '', 'The escalation reset assertion needs to use the faster clock since it', 'can be stopped. This means using the slow clock (which never stops) is', 'bound to have problems with how many cycles to wait.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",9.0,0.0,4.0,6.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,12.0,7.0,4.0,1.0,1.0,1.0,9.0,2.0,0.0,15.0,0.0,0.0,0.0,0.0,3.0,0.0,0.0,1.0,1.0,0.0,0.73333335,0.0,0,0.0,1.0,0.0,0.0,0.0
16136,1,2,45c1e420d635c0eb28557f02f3dd04f4ab028656,"['[usbdev] Remove internal CDC logic', '', 'With the CSR clock now required to be the 48 MHz USB clock, there is no', 'domain crossing between the TL-UL side and the internals (within the', 'module). Instead, the clock domain crossing is outside the module (in', 'xbar_main, in this case).', '', 'Also change AV FIFO empty / RX FIFO full interrupts to reflect the', 'status, instead of waiting for an underflow / overflow event.', '', 'Signed-off-by: Alexander Williams <awill@google.com>']",10.0,3.0,4.0,6.0,FALSE,"['doc', 'source', 'other']",18.0,14.0,8.0,0.0,1.0,434.0,812.0,8.0,49.0,6.0,35.0,26.0,5.0,1.0,457.0,1.0,37.0,2.0,0.0,8.0,1.5,0.0,4.0,1.6666666,1.0,0.3846154,0.0,0,1.0,1.0,0.0,0.0,1.0
16138,1,32,7b8869f7f67463fc0fba65a6413d509565595e98,"['[dv,flash_ctrl] sample write / read test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",17.0,0.0,3.0,6.0,FALSE,"['other', 'source']",20.0,6.0,17.0,3.0,0.0,626.0,120.0,90.0,10.0,59.0,13.0,81.0,16.0,7.0,51.0,1.0,7.0,2.0,1.0,15.0,1.5,1.0,10.0,2.75,2.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
16139,1,12,cccffd8addcf31bba67d3b8252ec7df94776675f,"['[dv/otp] Update prim_tl agent', '', 'As design supports alias register in open/close source for tl_prim_i/o,', 'in open source DV, we switch to use this tl_prim_i/o agent.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",22.0,1.0,3.0,6.0,FALSE,['source'],7.0,3.0,7.0,0.0,0.0,85.0,52.0,3.0,14.0,13.0,4.0,149.0,118.0,5.0,123.0,0.0,6.0,2.0,0.0,20.0,1.5,0.0,4.0,7.415254,7.0,0.88235295,0.0,0,0.0,1.0,0.0,0.0,0.0
16140,1,15,96bf7e38c1405e9ea3c213b66d2470dc432c6461,"['[PWM/DV] Updates For VCS Run', '', '  Updated for VCS Run', '  Changed some of the code to support VCS', '', 'Signed-off-by: Dharanendra Kumar <dharanendra.kumar@ensilica.com>']",18.0,4.0,4.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,45.0,40.0,3.0,3.0,0.0,0.0,41.0,21.0,2.0,14.0,0.0,1.0,3.0,0.0,0.0,2.0,0.0,5.0,2.7619047,2.0,0.21428572,0.0,0,0.0,1.0,0.0,0.0,0.0
16141,1,67,b9db41d13e357dba70b727e2eea5e9ae41833d9e,"['[top, dv] Add checking extclk switch in uart test', '', '1. Create a testutil to enable SW extclk switch', '2. Add a check to ensure uart test uses extclk', 'Signed-off-by: Weicai Yang <weicai@google.com>']",12.0,1.0,3.0,6.0,FALSE,"['source', 'other']",7.0,5.0,2.0,0.0,0.0,62.0,28.0,1.0,0.0,3.0,0.0,5.0,1.0,0.0,214.0,7.0,1.0,0.0,0.0,1.0,0.0,0.0,2.0,1.0,0.0,1.0,0.142857143,0,0.0,1.0,0.0,0.0,1.0
16143,1,2,a7319457e049f55bd628badcd48630d339363eff,"['[usbdev] Fix OUT ZLP handling under FIFO errors', '', 'Previously, zero-length packets could elicit an ACK response even when', 'the AV FIFO is empty or the RX FIFO is full. In the OUT transaction', 'state machine, the state of the FIFOs was only checked when data would', 'be written to a buffer. However, in usbdev_usbif, the transaction would', 'be rejected, so the host would incorrectly think its packet reached the', 'device.', '', 'Fix this up by having the state machine also check FIFO states upon', 'reaching the decision point for a handshake phase. This will be the', ""final gate that will reject ZLPs that can't get an entry for the RX"", 'FIFO.', '', 'Signed-off-by: Alexander Williams <awill@google.com>']",10.0,4.0,4.0,6.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,4.0,4.0,0.0,0.0,0.0,0.0,29.0,22.0,0.0,38.0,0.0,2.0,0.0,0.0,1.0,0.0,0.0,2.0,1.5,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
16144,1,26,5ecc7e1cc83abd761b736bafcf7332f40e070f58,"['[dv,rstmgr] Fix rstmgr leaf_rst tests', '', 'Update the list of rstmgr_leaf_rst instances.', 'Extend the time to wait on shadow_attack tests.', 'Disable cascading reset SVAs in shadow_attack tests since they violate', 'the reset protocol.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",15.0,4.0,4.0,6.0,TRUE,['source'],5.0,3.0,5.0,0.0,0.0,32.0,13.0,5.0,2.0,0.0,0.0,10.0,0.0,0.0,16.0,0.0,5.0,0.0,0.0,17.0,0.0,0.0,2.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
16145,1,61,c52c3027ff4507e62c2c99956bfbb00f4a599380,"['[top/flash_ctrl] move flash rst from lc to sys domain', '', '- addresses #13266', '- this movement allows ndm_reset to also reset the data path.', '  Since flash is heavily used by the processor, this ensures the two', '  are in-sync.  Further, flash is no longer involved in any kind of', '  life cycle gating (since owner seed is now managed by software', '  completely) and no longer has a need to be on the `lc` reset.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",7.0,2.0,3.0,6.0,FALSE,"['source', 'other']",10.0,6.0,6.0,0.0,0.0,185.0,224.0,5.0,4.0,0.0,2.0,31.0,1.0,0.0,456.0,0.0,37.0,0.0,0.0,5.0,0.0,0.0,1.0,1.0,0.0,0.7714286,0.0,0,0.0,1.0,0.0,0.0,1.0
16146,1,61,a5c5dfd37fa74e9bd98bd4858ab8f01f34a94476,"['[top/dv] update test to pass for DV', '', '- remove usage of ping timeout. This is because ping timeout', '  can actually manifest as normal alerts when the ping timeout', '  length is set very short.  This makes it difficult for the test', '  to match an exact value.  On FPGA for example this turned into', '  over 4000 events.', '', '- fix minor bugs with alert field dump disaggregation. This really', '  should be made into its own testutil so that it can be re-used.', '  That will be done as a separate commit.  There were some minor issues', '  with how the upper portion was calculated.', '', '- add print alert cause for easier debug.', '', '- shorten ping enable time to speed up test.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",23.0,2.0,4.0,6.0,TRUE,"['other', 'source']",3.0,2.0,1.0,0.0,0.0,81.0,51.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,54.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,1.0
16149,1,12,bb30778890d8e030b77ab7dc1a54a471d3a2dc9d,"['[dv/alert_handler] Align crashdump', '', 'This PR aligns design change with crashdump feature #13177.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",15.0,4.0,4.0,6.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,10.0,24.0,4.0,10.0,0.0,0.0,123.0,79.0,19.0,11.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,2.7974684,3.4210527,0.90909094,0.0,0,0.0,1.0,0.0,0.0,0.0
16155,1,14,c1328144a07ccd2120eb7b3159a636c4b16f27bd,"['[sw,tests] Verify sysrst_ctrl inputs can be read using CSRs', '', 'For test:', 'chip_sw_sysrst_ctrl_inputs', '', 'Checks that known values driven at the chip inputs by the testbench', 'can be read using the sysrst_ctrl CSRs in software. The values read', 'are verified against the expected values.', '', 'Signed-off-by: Dave Williams <dave.williams@ensilica.com>']",10.0,2.0,3.0,6.0,FALSE,"['source', 'other']",7.0,5.0,2.0,2.0,0.0,180.0,1.0,4.0,0.0,10.0,0.0,12.0,1.0,0.0,213.0,7.0,0.0,1.0,0.0,0.0,1.0,0.0,12.0,1.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
16156,1,67,19f772d63f6ecb7e5d8627e783c47c4d3deb45e3,"['[dv] Increase sec_cm seq iterations', '', 'Some sec_cm prims have several checks like prim_onehot_check', 'Increase iteration to ensure it hits all code coverages', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",14.0,3.0,4.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,1.0,1.0,0.0,0.0,0.0,88.0,14.0,3.0,61.0,1.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,1.2857143,1.6666666,0.29508197,0.0,0,0.0,1.0,0.0,0.0,0.0
16158,1,61,aac02b4e727be002c40c4b7c07f04e3cd1ee43a8,"['[top] Correct xbar reset connections', '', '- fixes #13354', '- isolate the xbar reset from the individual end-point resets', '- scripting updates required to allow for different resets', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",23.0,2.0,4.0,6.0,FALSE,"['source', 'other']",7.0,6.0,3.0,0.0,0.0,260.0,89.0,9.0,0.0,6.0,0.0,33.0,1.0,0.0,455.0,0.0,37.0,0.0,0.0,5.0,0.0,0.0,3.0,1.0,0.0,0.7647059,0.0,0,0.0,1.0,0.0,0.0,1.0
16159,1,32,36a3fa830eccc4d4ec2daecad62cf8d0954538c2,"['[top,dv,rv_dm] ndm reset request test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>', '', 'ndm reset with dif patch']",23.0,5.0,1.0,6.0,FALSE,"['source', 'other']",9.0,6.0,4.0,2.0,0.0,305.0,10.0,14.0,1.0,6.0,2.0,14.0,3.0,1.0,212.0,7.0,10.0,0.0,0.0,8.0,0.0,0.0,1.0,1.6666666,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
16160,1,32,ee48b8faa0fe541c64af6fc4641c9fcf6fa1f389,"['[dv,flash_ctrl] on the fly scoreboard and env update', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",17.0,4.0,3.0,6.0,FALSE,"['other', 'source']",13.0,5.0,12.0,3.0,0.0,514.0,9.0,79.0,0.0,70.0,3.0,81.0,16.0,7.0,50.0,0.0,7.0,0.0,3.0,15.0,0.0,1.3333334,12.0,1.6875,2.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
16163,1,9,1b111f4e5060f3eb308f59761c85daebb373c01f,"['[otbn,rtl] Connect insn addr mismatch to escalate', '', 'Fixes #13323', '', 'Signed-off-by: Canberk Topal <ctopal@lowrisc.org>']",18.0,3.0,4.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,2.0,0.0,0.0,0.0,0.0,10.0,3.0,0.0,91.0,2.0,11.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,0.0,0.010989011,0.0,0,0.0,1.0,0.0,0.0,0.0
16174,1,61,80b1deeb99cb57c97d212f862e1ce72f0c478ce1,"['[tlul] Fix state transition', '', '- when in Error state, if en_i goes high, the fsm should transition', '  to OutstandingError state to handle any transactions that were', '  already received. The previous version had old code that directly', '  transitioned to active state.', '', '- fixes #13363', '', '- also fix a few minor typos', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",12.0,3.0,4.0,6.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,3.0,0.0,0.0,0.0,0.0,14.0,6.0,0.0,6.0,1.0,3.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,0.0,0.33333334,0.0,0,0.0,1.0,0.0,0.0,0.0
16175,1,64,ec28f44885c4f6ac10a4474aa1369219a7aeb954,"['[SPI_HOST/DV] Fix for VCS Build and Run', '', '- Fixed spi_host_idlecsbactive_vseq for vcs build and run', '', 'Signed-off-by: Viswanadha Bazawada <viswanadha.bazawada@ensilica.com>']",22.0,3.0,4.0,6.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,8.0,3.0,0.0,3.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
16178,1,26,5d99252e897ffd5d1a4d7f18c43dd574653c4d6e,"['[dv,chip,sva] Fix SVA checking pwrmgr to rstmgs reset requests', '', 'The escalation request assertion needs to use the slow clock, since using', 'other clocks makes it prone to timing out.', ""Remove calls to disable these assertions, since they don't fail with this"", 'change.', 'Make many formatting changes for verible.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",8.0,3.0,4.0,6.0,TRUE,['source'],3.0,2.0,3.0,0.0,0.0,35.0,42.0,5.0,6.0,0.0,1.0,10.0,2.0,1.0,51.0,0.0,0.0,0.0,0.0,3.0,0.0,0.0,1.0,1.5,1.0,0.71428573,0.0,0,0.0,1.0,0.0,0.0,0.0
16181,1,9,d688f73172d00507e72062eb20168301ef5c89d1,"['[otbn,dv] Improve FIPS connection for RND in OTBN', '', 'Implements a change in how we use EDN agent. Now we are polling', 'for a request from OTBN to generate a random data with controlled', 'randomness for its FIPS bit. By default we will always randomize', 'FIPS bit as 1.', '', 'By overwriting the `rnd_fips_pct` variable from', 'the config, we can allow agent to generate FIPS bits with more', 'flexibility as well.', '', 'Signed-off-by: Canberk Topal <ctopal@lowrisc.org>']",17.0,1.0,3.0,6.0,FALSE,['source'],3.0,3.0,3.0,0.0,0.0,40.0,4.0,9.0,2.0,6.0,0.0,62.0,6.0,13.0,75.0,1.0,10.0,0.0,0.0,9.0,0.0,0.0,2.0,1.1666666,1.0769231,0.18421052,0.0,0,0.0,1.0,0.0,0.0,0.0
16187,1,64,1e4c69cf1e0bbe4aebd3e3a8c1f8673860964cbb,"['[SPI/DV] Regression Failure Fixes And Testplan Update', '', '- Fixed regression failures', '- Testplan update for unmapped tests', '', 'Signed-off-by: Viswanadha Bazawada <viswanadha.bazawada@ensilica.com>']",23.0,2.0,4.0,6.0,FALSE,"['source', 'other']",4.0,2.0,3.0,0.0,0.0,40.0,2.0,0.0,0.0,1.0,0.0,14.0,6.0,0.0,15.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
16188,1,38,cbb0b97ba6f4452b8c36161d25a7d744ea486c32,"['[otbn,dv] Fix reference to start secure wipe', '', 'Signed-off-by: Marno van der Maas <mvdmaas+git@lowrisc.org>']",14.0,3.0,4.0,6.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,22.0,15.0,0.0,79.0,1.0,5.0,0.0,0.0,6.0,0.0,0.0,2.0,1.2666667,0.0,0.012658228,0.0,0,0.0,1.0,0.0,0.0,0.0
16191,1,53,013c4d7d5cdfead5c71ba8a387567ff1ab71d708,"['[otbn,rtl] Add fault detection to controller req/ack interface', '', 'Signed-off-by: Rupert Swarbrick <rswarbrick@lowrisc.org>']",17.0,2.0,2.0,5.0,FALSE,"['source', 'other']",4.0,2.0,2.0,0.0,0.0,87.0,28.0,7.0,0.0,9.0,0.0,84.0,19.0,1.0,129.0,1.0,6.0,0.0,0.0,3.0,0.0,0.0,2.0,1.6315789,1.0,0.5,1.0,0,0.0,1.0,0.0,0.0,1.0
16194,1,25,6fa05ce5b92e8e1f7ab5bb9e99e635f2b9118a8d,"['[otbn,dv] Tweak condition that dumps OTBN state in verilator sim', '', 'This version ensures the final state (before secure wipe) gets dumped', 'out on termination by an error as well as termination by ecall', '', 'Signed-off-by: Greg Chadwick <gac@lowrisc.org>']",9.0,3.0,4.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,5.0,1.0,4.0,0.0,0.0,0.0,22.0,15.0,0.0,78.0,1.0,5.0,0.0,0.0,6.0,0.0,0.0,2.0,1.2666667,0.0,0.2820513,0.0,0,0.0,1.0,0.0,0.0,0.0
16196,1,53,85d5126183fae9084c9626d890d76b7859d9d89e,"['[otbn] Remove SecWipeEn configuration machinery', '', 'Signed-off-by: Rupert Swarbrick <rswarbrick@lowrisc.org>']",12.0,4.0,2.0,3.0,FALSE,"['source', 'other']",16.0,7.0,8.0,0.0,0.0,37.0,115.0,0.0,7.0,3.0,4.0,32.0,15.0,1.0,163.0,2.0,13.0,1.0,0.0,9.0,1.0,0.0,2.0,1.6666666,2.0,0.74025977,1.0,1,0.0,1.0,0.0,0.0,1.0
16197,1,61,776116b731f21d922195187233be5c02db7b238c,"['[top/autogen] Add missing autogen file', '', ""- an autogen update was missed, possibly due to PR's crossing."", '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",20.0,2.0,4.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,3.0,1.0,0.0,42.0,1.0,7.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,0.0,0.6904762,1.0,0,0.0,1.0,0.0,0.0,0.0
16198,1,61,29f760ca206ba7e6f163934acb294e6e40f75e72,"['[top] Auto generate', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",14.0,3.0,3.0,5.0,FALSE,['source'],43.0,41.0,43.0,0.0,0.0,8075.0,1388.0,0.0,0.0,0.0,0.0,18.0,1.0,0.0,69.0,1.0,11.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,0.0,0.7254902,1.0,1,0.0,1.0,0.0,0.0,0.0
16200,1,61,4f93cd7465c9ffa1491cd42041c6dbff62a7fd8c,"['[top] Update jitter enable', '', '- backdoor load otp value based on jitter_en arg', '- also add default values for jitter_en in the otp hjsons', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",16.0,1.0,3.0,6.0,FALSE,"['source', 'other']",3.0,2.0,1.0,0.0,0.0,21.0,0.0,7.0,0.0,1.0,0.0,44.0,13.0,2.0,44.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,3.6923077,1.0,0.25,0.0,0,0.0,1.0,0.0,0.0,1.0
16206,1,67,357d9fbc93d827812e22ea9350476cf210a80eb1,"['[dv] Add assertion to check reg_we onehot error leads to a fatal alert', '', '1. add assertions in prim_onehot_check to ensure the block that uses', '   onehot_check always has this alert check assertion.', '2. add alert check assertion for all block', ""3. alert_handler and ast doesn't trigger an alert, check the error"", '   triggers another error', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",22.0,3.0,3.0,6.0,FALSE,"['other', 'source']",47.0,44.0,42.0,0.0,0.0,163.0,11.0,46.0,1.0,13.0,7.0,54.0,22.0,4.0,162.0,1.0,26.0,0.0,0.0,12.0,0.0,0.0,4.0,2.6153846,3.5,0.5,0.0,0,0.0,1.0,0.0,0.0,1.0
16210,1,40,16da7b69aa3869bf8a391f123f4237937fa5ced6,"['[alert_handler] Re-arm crashdump latching mechanism upon esc clear', '', 'Fixes #13026', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",14.0,5.0,2.0,6.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,10.0,4.0,2.0,2.0,0.0,0.0,9.0,2.0,0.0,4.0,0.0,2.0,1.0,0.0,1.0,1.0,0.0,2.0,1.5,0.0,0.25,0.0,0,0.0,1.0,0.0,0.0,0.0
16213,1,15,87062e69f17ddc7a4f641796e2cc09d36e13176c,"['[PWM/DV] Updated Checker For issue #13200', '', '  Updated pwm_scoreboard.sv to accomodate the changes in RTL', '  For the issue #13200', '', 'Signed-off-by: Dharanendra Kumar <dharanendra.kumar@ensilica.com>']",14.0,1.0,3.0,6.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,34.0,31.0,2.0,2.0,0.0,0.0,39.0,19.0,2.0,13.0,0.0,1.0,2.0,0.0,0.0,1.5,0.0,4.0,2.631579,2.0,0.15384616,0.0,0,0.0,1.0,0.0,0.0,0.0
16216,1,12,11984ce01ecdac82d21573454ff2d3610e10d95d,"['[dv/chip] Fix same_csr_outstanding error', '', 'This PR fixes a csr outstanding error from pwrmgr, looks like it is', 'excluded from block level already. And looking at the description from', 'the hjson file, I think we mean to put a write exclude instead of a', 'read exclude.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,4.0,2.0,6.0,TRUE,"['source', 'other']",3.0,3.0,1.0,0.0,0.0,4.0,12.0,0.0,4.0,0.0,1.0,9.0,2.0,0.0,38.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.14285715,0.0,0,0.0,1.0,0.0,0.0,1.0
16217,1,14,d15c5c559132ddcb211da7ebc8d7bc6a872ce413,"['[sw,tests] Test flash_ctrl init and scramble', '', 'For tests:', 'chip_sw_flash_init', 'chip_sw_flash_scramble', '', 'Tests the initialization and scramble functions of the flash_ctrl. Checks that data written to unscrambled', 'partitions is still accessible following the initialization. Also checks that data written to scrambled partitons', 'in no longer accessible following initialization when new keys are fetched from OTP.', 'Checks that the initialization process writes seeds to the keymgr when lc_seed_hw_rd_en is set and does', 'not when it is unset. Does backdoor writes of scrambled data to the flash to test the flash_ctrl unscrambling.', '', 'Signed-off-by: Dave Williams <dave.williams@ensilica.com>']",18.0,3.0,1.0,5.0,FALSE,"['source', 'other']",11.0,6.0,5.0,3.0,0.0,812.0,2.0,28.0,0.0,46.0,0.0,67.0,6.0,4.0,208.0,7.0,1.0,6.0,4.0,3.0,1.8333334,1.0,12.0,1.8333334,1.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
16233,1,67,7c8a371fadb1ec856842406c11d49892138b1518,"['[sram, dv] Update intg_test_err', '', 'Aligned with design that detecting fault injection gates all mem access.', ""The access after FI won't be blocked but it causes a fatal alert"", '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",22.0,3.0,3.0,6.0,FALSE,['source'],4.0,2.0,4.0,0.0,0.0,18.0,22.0,2.0,1.0,2.0,2.0,72.0,16.0,1.0,68.0,1.0,2.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,1.0,0.625,0.0,0,0.0,1.0,0.0,0.0,0.0
16234,1,34,7022ad86cdd049cf0b2f6d202ef48d2b40db43b5,"['[PRIM] new clock mux to prevent a glitch', '', 'Signed-off-by: Joshua Park <jeoong@google.com>']",15.0,3.0,2.0,6.0,FALSE,"['source', 'other']",2.0,2.0,1.0,2.0,0.0,81.0,0.0,4.0,0.0,10.0,0.0,4.0,1.0,0.0,1.0,0.0,1.0,1.0,0.0,0.0,1.0,0.0,4.0,1.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
16235,1,26,6cb41fe6d2d4cdcc941ca54c2f5e478e6a111869,"['[dv,chip] Format time in microseconds', '', 'Format time in microseconds losing no precision. The added ""."" makes it', 'easier to  determine the order of magnitude without counting digits, as', 'is needed if it was formatted as ps or ns.', '', 'For example, time would be represented as ""  333.333333 us"" instead of', '""   333333333 ps"".', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",5.0,5.0,3.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,1.0,2.0,0.0,0.0,0.0,14.0,3.0,1.0,90.0,1.0,10.0,0.0,0.0,8.0,0.0,0.0,1.0,1.6666666,1.0,0.044444446,0.0,0,0.0,1.0,0.0,0.0,0.0
16239,1,12,f0aa9fae18f68c0a643f7fca9e3f1075c0639f84,"['[fpv/aes] Support SEC_CM tests', '', 'FPV re-uses sva core files, and currently due to the fault injection, it', 'includes UVM files and causes a compile error.', 'In this PR, the proposed solution is to put fault injection to a', 'separate core file.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,0.0,1.0,6.0,FALSE,"['source', 'other']",11.0,4.0,6.0,4.0,2.0,176.0,139.0,26.0,23.0,15.0,16.0,7.0,3.0,0.0,35.0,1.0,0.0,3.0,0.0,1.0,1.0,0.0,7.0,1.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
16240,1,32,212450421f1ca5b65cb66de20a00ea49938356f9,"['[dv,flash_ctrl] prim_flash_phy agent', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",17.0,4.0,3.0,6.0,FALSE,"['doc', 'source', 'other']",12.0,2.0,10.0,12.0,0.0,313.0,0.0,60.0,0.0,57.0,0.0,8.0,4.0,1.0,1.0,0.0,1.0,4.0,1.0,3.0,3.25,1.0,8.0,3.25,1.0,1.0,0.0,0,1.0,1.0,0.0,0.0,1.0
16251,1,48,9cc70b8f98fbac0ae61254463ab4d19cff982d70,"['[otbn, dv] Fixed regression issue in otbn_illegal_mem_acc', '', 'This commit disables compare check that happens in the memory model', 'whenever an illegal access is done to the imem / dmem while the otbn is', 'busy executing instructions.', '', 'it also disables end address check inside run_otbn task.', '', 'Signed-off-by: Prajwala Puttappa <prajwalaputtappa@lowrisc.org>']",15.0,4.0,4.0,5.0,TRUE,['source'],3.0,3.0,3.0,0.0,0.0,25.0,1.0,2.0,0.0,5.0,0.0,72.0,16.0,4.0,67.0,1.0,2.0,0.0,2.0,0.0,0.0,1.0,3.0,1.1875,1.25,0.6,0.0,0,0.0,1.0,0.0,0.0,0.0
16256,1,61,69f0bbe00785ccc409b51919205204ffc02b5113,"['[rv_core_ibex] Update to latest crash dump', '', 'Addresses some of the usability issues discovered in #12908', 'dependent on lowRISC/ibex#1680', '', 'The crash dump is now more representative of where the first and second exceptions occurred.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",17.0,2.0,3.0,6.0,FALSE,"['doc', 'source']",5.0,4.0,3.0,0.0,0.0,79.0,60.0,0.0,0.0,0.0,0.0,12.0,2.0,0.0,74.0,1.0,17.0,0.0,0.0,8.0,0.0,0.0,1.0,1.0,0.0,0.8333333,0.0,0,1.0,1.0,0.0,0.0,0.0
16258,1,67,307059b0448b81cca10b290f7f0d03d1399f3182,"['[dv] Remove workaround in the common mem test', '', 'Removed workaround for #5262', 'Signed-off-by: Weicai Yang <weicai@google.com>']",12.0,4.0,2.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,10.0,14.0,1.0,3.0,0.0,0.0,88.0,14.0,3.0,60.0,1.0,2.0,0.0,0.0,0.0,0.0,0.0,2.0,1.2857143,1.6666666,0.28333333,0.0,0,0.0,1.0,0.0,0.0,0.0
16259,1,64,0b46497fe92a424f2dffa9fea78c7dce9c9c8ccc,"['[SPI_HOST/DV] Spi Host Idlecsbactive Coverage', '', '- Added Spi Host Idlecsbactive Test Post Cov Analysis', '- Added Delay Between Spi Transactions', '- Removed Constraint', '- Removed Stall And Stress', '- Merged Stall', '- Added Stress Test Back', '', 'Signed-off-by: Viswanadha Bazawada <viswanadha.bazawada@ensilica.com>', '', '[sw,rstmgr] Fix doc and checks for dump code', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>', '', '[SPI_HOST/DV] Tx RX Stall Test', '', '- Added Tx Rx Stall Test Case', '', 'Signed-off-by: Viswanadha Bazawada <viswanadha.bazawada@ensilica.com>', '', '[SPI_HOST/DV] SPI Host Status Stall', '', '- Added Spi Host Status Stall Tx RX Test', '', 'Signed-off-by: Viswanadha Bazawada <viswanadha.bazawada@ensilica.com>']",0.0,0.0,1.0,6.0,TRUE,"['other', 'source']",4.0,3.0,2.0,1.0,0.0,88.0,6.0,12.0,0.0,8.0,0.0,8.0,3.0,0.0,13.0,0.0,0.0,3.0,0.0,0.0,1.0,0.0,8.0,1.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
16260,1,34,3a4fa3a334a4f721de713086ffb271af67104781,"['[dv|pwrmgr] added pwrmgr_deep_sleep_all_reset_reqs and pwrmgr_normal_sleep_all_reset_reqs', '', 'Signed-off-by: Joshua Park <jeoong@google.com>']",15.0,3.0,2.0,6.0,FALSE,"['source', 'other']",9.0,5.0,2.0,4.0,0.0,2005.0,15.0,14.0,0.0,15.0,0.0,8.0,2.0,0.0,206.0,7.0,0.0,2.0,0.0,0.0,1.5,0.0,8.0,1.5,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
16261,1,37,6bfb219daae73d2649bce75db330e3a227d56d09,"['[edn/rtl] check enable in edn main fsm', '', 'The main edn state machine does not look at the enable input', 'for all waiting states.', 'If the module is disabled by reseting the enable field, this', 'state main will continue to hang.', '', 'Signed-off-by: Mark Branstad <mark.branstad@wdc.com>']",7.0,4.0,3.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,58.0,22.0,0.0,0.0,0.0,0.0,44.0,24.0,0.0,13.0,0.0,0.0,8.0,0.0,0.0,2.625,0.0,10.0,1.5416666,0.0,0.7692308,0.0,0,0.0,1.0,0.0,0.0,0.0
16262,1,15,093a576c313bed2249efcd82322c447c8eb7252d,"['[PWM/DV] Updated Scoreboard And Added Stress Test', '', '- Modified The Scoreboard To Check Transction-By-Transaction', '- Modified The Base Test To Accomodate Counter Overflow', '', 'Signed-off-by: dharanendrak <dharanendra.kumar@ensilica.com>', 'Signed-off-by: Dharanendra Kumar <dharanendra.kumar@ensilica.com>']",13.0,4.0,2.0,6.0,FALSE,"['source', 'other']",7.0,4.0,4.0,1.0,0.0,148.0,68.0,11.0,5.0,8.0,0.0,39.0,19.0,2.0,12.0,0.0,1.0,3.0,0.0,0.0,2.5,0.0,5.0,2.631579,2.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
16264,1,25,87fc75187ad2a01b2e972ff7eb125cafadeaedde,"['[otbn, rtl] Clarify multiple base RF WEs in predecoder', '', 'Signed-off-by: Greg Chadwick <gac@lowrisc.org>']",17.0,3.0,3.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,0.0,3.0,0.0,0.0,0.0,47.0,21.0,0.0,5.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,1.0,2.4285715,0.0,0.8,0.0,0,0.0,1.0,0.0,0.0,0.0
16265,1,64,f6c983f8d211e7d6e52cc494f1cacfd7ae9e5804,"['[SPI_HOST/DV] SPI Host Status Stall', '', '- Added Spi Host Status Stall Tx RX Test', '- Restructured For Failing Seeds', '- Added SB Support', '- SB Support Reverted Fix Not Generic', '- SB Fixed', '', 'Signed-off-by: Viswanadha Bazawada <viswanadha.bazawada@ensilica.com>']",20.0,6.0,1.0,6.0,TRUE,"['other', 'source']",5.0,3.0,4.0,0.0,0.0,105.0,87.0,7.0,1.0,4.0,6.0,42.0,31.0,1.0,15.0,0.0,1.0,5.0,2.0,0.0,1.4,1.5,9.0,1.7741935,1.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
16268,1,61,db96513a575ed68f7022ae53750bf7e76f361be5,"['[vendor/ibex] vendor in latest ibex', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>', '', '[rstmgr/dv] update dv sequence', '', '- accommodate latest ibex vendoring', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",8.0,3.0,3.0,6.0,FALSE,"['config', 'doc', 'source', 'test', 'other']",73.0,36.0,36.0,0.0,8.0,2974.0,1870.0,273.0,43.0,121.0,16.0,127.0,47.0,4.0,42.0,1.0,10.0,3.0,0.0,2.0,1.0,0.0,7.0,3.804878,2.3333333,0.5,0.0,0,1.0,1.0,1.0,1.0,1.0
16269,1,41,863c49c75e7e4358d6be9c38609f7ada35830083,"['[mask_rom] Add ROM_EXT measurement to the keymgr.', '', 'This commit adds an OTP config option (`ROM_KEYMGR_ROM_EXT_MEAS_EN`) to', 'the OTP owner partition. When this fuse is set to `kHardenedBoolTrue`,', 'the mask_rom will use the digest of the ROM_EXT to configure the key', 'manager attestation binding registers.', '', 'The ROM_EXT digest is also copied over to the static_critical data', 'section in case `ROM_KEYMGR_ROM_EXT_MEAS_EN` is set to', '`kHardenedBoolFalse`, requiring the ROM_EXT to combine this value with', 'the next boot stage measurement.', '', 'See lowRISC/opentitan#7652 for more details.', '', 'Signed-off-by: Miguel Osorio <miguelosorio@google.com>']",11.0,3.0,2.0,6.0,FALSE,"['doc', 'source', 'other']",15.0,7.0,2.0,2.0,0.0,140.0,19.0,1.0,1.0,0.0,0.0,1.0,0.0,0.0,97.0,0.0,0.0,0.0,0.0,3.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0,1.0,1.0,0.0,0.0,1.0
16270,1,26,89d481f1d745d410de26f2fd3bddef9a80403943,"['[dv,rstmgr] Fix some sec_cm test failures', '', 'Update the list of rstmgr_leaf_rst instances for design changes.', 'Add some messages in check failures for ease of diagnostics.', 'Formatting changes for verible.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",13.0,2.0,3.0,6.0,TRUE,['source'],7.0,2.0,7.0,0.0,0.0,109.0,116.0,10.0,24.0,1.0,1.0,16.0,6.0,0.0,35.0,1.0,0.0,0.0,0.0,17.0,0.0,0.0,2.0,1.3333334,0.0,0.7826087,1.0,0,0.0,1.0,0.0,0.0,0.0
16271,1,61,0beece2b3139eb4081c178e03d4e02e9fc7f3cde,"[""[top/usbdev] ensure usbdev's aon reset can be software controlled"", '', 'fixes #13076', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",12.0,1.0,2.0,6.0,FALSE,"['other', 'source']",12.0,8.0,7.0,0.0,0.0,254.0,123.0,35.0,16.0,18.0,1.0,30.0,1.0,0.0,454.0,0.0,37.0,0.0,0.0,5.0,0.0,0.0,2.0,1.0,0.0,0.75757575,0.0,0,0.0,1.0,0.0,0.0,1.0
16276,1,4,9d17c5ede6b98683646dadabd608cb01928d6441,"['[otbn,rtl] Assert data mem wmask known if writing', '', 'Signed-off-by: Andreas Kurth <adk@lowrisc.org>']",20.0,0.0,2.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,10.0,3.0,0.0,87.0,1.0,11.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,0.0,0.11494253,1.0,1,0.0,1.0,0.0,0.0,0.0
16278,1,59,7004a27f1a7deab2bfd7419ce39eef2cb9c420f4,"['[flash_ctrl] Add Covergroup : error_cg', '', 'Adds the covergroup error_cg which covers the fields of FLASH_CTRL.ERR_CODE', '', 'Signed-off-by: TIM EWINS <tim.ewins@ensilica.com>']",17.0,0.0,2.0,6.0,FALSE,['source'],4.0,2.0,4.0,0.0,0.0,46.0,12.0,7.0,8.0,7.0,1.0,85.0,50.0,7.0,48.0,0.0,1.0,1.0,0.0,14.0,1.0,0.0,3.0,2.44,1.5,0.25,0.0,0,0.0,1.0,0.0,0.0,0.0
16279,1,26,5123a71ac14d869cfa60e442cdd5c103278330e8,"['[dv/clkmgr] Fix trans test', '', 'Check with SVA whether the transactional clocks are running.', 'Add some extra wait cycles prior to reading hint_status to account', 'for idle count and synchronization.', 'Some trivial formatting changes for verible.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",0.0,2.0,3.0,6.0,TRUE,"['other', 'source']",11.0,3.0,10.0,1.0,0.0,123.0,140.0,20.0,18.0,7.0,10.0,50.0,11.0,5.0,46.0,0.0,1.0,0.0,0.0,16.0,0.0,0.0,2.0,1.0,1.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
16282,1,32,12e9c1b5ef3ded27a76c7ae9567f2688f0902226,"['[dv,flash_ctrl] Add stress_all test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",15.0,0.0,2.0,6.0,FALSE,"['source', 'other']",4.0,3.0,2.0,1.0,0.0,45.0,0.0,5.0,0.0,7.0,0.0,2.0,0.0,0.0,28.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
16283,1,61,ecf02cc266dccab0b70a27e15c0903dd0330c6eb,"['[dv] Hack alert', '', 'Hackup the dv asserts for now to get things moving', '', 'due to the reset root change, the cascading alerts need', 'to be updated. For now just comment them out.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",20.0,4.0,1.0,6.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,14.0,9.0,13.0,0.0,0.0,0.0,2.0,0.0,0.0,24.0,0.0,6.0,0.0,0.0,4.0,0.0,0.0,1.0,0.0,0.0,0.375,0.0,0,0.0,1.0,0.0,0.0,0.0
16287,1,58,92e78884cb23a37119e066ee99344a7235e8ca18,"['[entropy_src/dv] Fix vcs coverage errors', '', 'Signed-off-by: Steve Nelson <steve.nelson@wdc.com>']",11.0,2.0,3.0,6.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,29.0,29.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,4.0,0.0,0.0,0.0,0.0,6.0,0.0,0.0,1.0,0.0,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,0.0
16293,1,26,7b78a79290e3475424ccc4f668edf3da9a97f2dd,"['[dv,chip_sw] Harden external_clk_src_for_lc test', '', 'Detect when the external clock is selected to drive the ast io_clk output.', '', 'Fixes: #12232', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",20.0,0.0,1.0,6.0,FALSE,"['other', 'source']",8.0,3.0,7.0,1.0,0.0,103.0,46.0,10.0,2.0,8.0,0.0,31.0,3.0,1.0,89.0,2.0,10.0,6.0,0.0,36.0,3.5,0.0,8.0,1.6666666,1.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
16295,1,61,5948fabb7add084eacddc779fe275872cd7736f1,"['[prim] Add description to parameters', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",14.0,1.0,2.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,8.0,0.0,8.0,0.0,0.0,0.0,3.0,1.0,0.0,5.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.6,0.0,0,0.0,1.0,0.0,0.0,0.0
16296,1,61,e2113f16fcd80ca1d580ab2924e36c26fce18482,"['[top/pinmux] move pinmux from sys to lc reset domain', '', 'Should address #13179', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",12.0,1.0,2.0,6.0,FALSE,"['source', 'other']",6.0,5.0,2.0,0.0,0.0,10.0,10.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,452.0,0.0,37.0,0.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,0.7,0.0,0,0.0,1.0,0.0,0.0,1.0
16311,1,61,738a43665fa1a253f086ab412095430030b57532,"['[top/spi_device] constraint and clock updates', '', '- refer to https://docs.google.com/presentation/d/14VfPqah-27uFUjkAS3WGbNxFH4EK-Y2PAvpjdHoUXn8/edit?usp=sharing for details.', '', '- move clock definition to pad instead of internal buffers', '- add generated clocks for cleaner hold-time handling', '- connect buffer output to sram clock mux', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",19.0,1.0,1.0,6.0,FALSE,"['other', 'source']",4.0,4.0,3.0,0.0,0.0,63.0,18.0,2.0,1.0,0.0,0.0,41.0,6.0,1.0,112.0,0.0,26.0,0.0,0.0,2.0,0.0,0.0,2.0,1.5,2.0,0.75,0.0,0,0.0,1.0,0.0,0.0,1.0
16312,1,32,9634d8677a6d28e80f6083568d98b310bb809248,"['[dv,pwrmgr,top] pwrmgr normal sleep all wake up test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",23.0,0.0,5.0,5.0,FALSE,"['other', 'source']",6.0,5.0,2.0,1.0,0.0,413.0,12.0,10.0,7.0,2.0,0.0,9.0,0.0,0.0,205.0,7.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
16313,1,40,6d1f15d88e1b194d5d7558e680c386774d1e8058,"['[tlul_lc_gate] Align error/active with active/error transition', '', 'This is to make the module more generic.', 'The module also resets into the StError now so that the TL-UL access is', 'blocked by default to stay on the prudent side.', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",16.0,4.0,2.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,19.0,16.0,2.0,10.0,2.0,1.0,14.0,6.0,0.0,5.0,1.0,3.0,0.0,0.0,2.0,0.0,0.0,2.0,1.0,0.0,0.8,1.0,1,0.0,1.0,0.0,0.0,0.0
16317,1,40,edbd61c6633f87650846d3f07053d24dbf535f90,"['[otp_ctrl] Remove TODO from RTL', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",14.0,0.0,2.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,0.0,2.0,0.0,2.0,0.0,0.0,6.0,1.0,0.0,4.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.75,0.0,0,0.0,1.0,0.0,0.0,0.0
16336,1,19,5c33c1ab7ecd1ecf824549e3d49c9665d93cc970,"['[flash_ctrl/tl/dv] Add timeout argument to tl_access methods', '', 'Signed-off-by: Eitan Shapira <eitanshapira89@gmail.com>']",14.0,3.0,2.0,6.0,FALSE,['source'],4.0,4.0,4.0,0.0,0.0,25.0,15.0,3.0,0.0,0.0,0.0,89.0,16.0,7.0,59.0,1.0,2.0,0.0,0.0,27.0,0.0,0.0,1.0,1.6875,1.6666666,0.26086956,0.0,0,0.0,1.0,0.0,0.0,0.0
16337,1,48,2cfcc5e86dda2ce34ffb9c16d4359d9364a85c47,"['[otbn, dv] Adds checks for GLOBAL_ESC and LOCAL_ESC', '', 'This commit adds assertions for global and local escalation', 'countermeasure.', '', 'Signed-off-by: Prajwala Puttappa <prajwalaputtappa@lowrisc.org>']",12.0,1.0,5.0,5.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,19.0,0.0,0.0,0.0,6.0,0.0,16.0,8.0,0.0,85.0,0.0,11.0,0.0,0.0,2.0,0.0,0.0,1.0,1.125,0.0,0.07692308,0.0,0,0.0,1.0,0.0,0.0,0.0
16352,1,62,5d96bafac06d68d08c9ae26bfb1b123b8725f7b4,"['[meson] remove meson references from various tool', '', 'Various tools and code comments throughout the repository referenced', 'meson. Since meson was removed in a prior commit, this removes said', 'references.', '', 'Signed-off-by: Timothy Trippel <ttrippel@google.com>']",22.0,0.0,1.0,6.0,FALSE,"['doc', 'test', 'source', 'other']",15.0,8.0,2.0,0.0,2.0,59.0,155.0,3.0,3.0,0.0,0.0,24.0,2.0,0.0,71.0,1.0,0.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,0.0,0.6,1.0,0,1.0,1.0,1.0,0.0,1.0
16355,1,64,a83bf2d5807a8841599e7643e40c849b89d59fef,"['[I2C/DV] I2c Agent Driver Host Mode Tasks', '', '- Added Interface Tasks Host Start Stop RStart Data And Nack', '- Added Tasks To Drive Host Item I2C Driver', '', 'Signed-off-by: Viswanadha Bazawada <viswanadha.bazawada@ensilica.com>']",9.0,3.0,4.0,5.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,72.0,4.0,0.0,1.0,6.0,1.0,17.0,1.0,2.0,11.0,0.0,0.0,0.0,1.0,1.0,0.0,1.0,8.0,1.0,1.0,0.1,0.0,0,0.0,1.0,0.0,0.0,0.0
16356,1,67,d098a24fa4345770d0b014a460117e252d1bc5cf,"['[top, dv] Fix chip_csr_mem_rw_with_rand_reset', '', '3 fixes', '1. initialize sram mem to fix unknown data assert error', '2. update scb to return d_error when accessing dv_sim_window', '3. disable check_rsp for mem test as accessing dv_sim_window always', '   fails', 'Signed-off-by: Weicai Yang <weicai@google.com>']",23.0,2.0,2.0,6.0,TRUE,['source'],4.0,4.0,4.0,0.0,0.0,28.0,5.0,5.0,0.0,3.0,0.0,89.0,15.0,3.0,58.0,1.0,2.0,0.0,0.0,0.0,0.0,0.0,3.0,1.4444444,1.6666666,0.5106383,0.0,0,0.0,1.0,0.0,0.0,0.0
16357,1,12,41f33a8909e00c9137ad64ab3a459d1ccaff958c,"['[rtl/alert_handler] Enhance alert_handler FSM for sec_cm', '', ""This PR enhances alert_handler's FSM error output to avoid attackers"", 'continuously drive state_d or attack FSM and prim_counter/lfsr together.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",14.0,1.0,1.0,6.0,FALSE,['source'],4.0,2.0,4.0,0.0,0.0,14.0,2.0,0.0,0.0,0.0,0.0,19.0,13.0,0.0,9.0,0.0,3.0,0.0,0.0,1.0,0.0,0.0,1.0,1.4615384,0.0,0.16666667,0.0,0,0.0,1.0,0.0,0.0,0.0
16358,1,9,6084cfa936b25826bab0db21a60e925a33fd6b0e,"['[otbn,dv] Illegal Bus Access fixup', '', 'This commit includes changes in the do_mem_acc task.', 'Main idea is to poll TL bus requests for DMEM and IMEM and send relevant', 'error code to the model right when it happens.', '', 'Signed-off-by: Canberk Topal <ctopal@lowrisc.org>']",17.0,3.0,2.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,39.0,22.0,6.0,0.0,2.0,0.0,4.0,1.0,0.0,4.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,4.0,1.0,0.0,0.25,0.0,0,0.0,1.0,0.0,0.0,0.0
16359,1,26,2fbfbf4224d96b49cc1cbeeb9dd48afe85558fc1,"['[dv/clkmgr] Fix clkmgr_peri tests', '', 'Fix the layout of struct clk_enables_t to match the RTL. The current mismatch', 'causes many runs of test clkmgr_peri to fail.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",0.0,4.0,2.0,6.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,3.0,5.0,0.0,0.0,0.0,0.0,29.0,11.0,1.0,45.0,0.0,0.0,0.0,0.0,16.0,0.0,0.0,2.0,1.0,1.0,0.6666667,0.0,0,0.0,1.0,0.0,0.0,0.0
16367,1,61,a772b85ca276e9ba67ddd7fefae1656169ec8d33,"['[flash/tlul] Enhance tlul_lc_gate to handle outstanding', '', '- enhance tlul_lc_gate to better handle outstanding transactions', '- when lc_en drops when there are outstanding trasnactions, any', '  further commands are blocked but existing trasnactions are allowed', '  to complete. Then the tlul_lc_gate transitions to an error state', ""  where all future commands are directly err'd."", '', '- Also adjust existing instantiations in otp_ctrl and rv_dm', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",10.0,4.0,1.0,6.0,FALSE,"['source', 'other']",8.0,8.0,6.0,0.0,0.0,158.0,31.0,32.0,3.0,17.0,0.0,23.0,7.0,0.0,128.0,0.0,22.0,6.0,0.0,6.0,1.0,0.0,10.0,1.2857143,0.0,0.87640446,0.0,0,0.0,1.0,0.0,0.0,1.0
16368,1,61,f446683d7e76c511ff214a059141b9b6ebb64611,"['[clkmgr] Fix cdc issues from reg status', '', '- Addresses #12921', '- The transactional clock group currently feeds the status', '  and error information into the wrong domain.  Add', '  appropriate synchronizers to handle the crossing.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>', '', 'more fixes', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",15.0,4.0,4.0,5.0,TRUE,"['source', 'other']",3.0,3.0,2.0,0.0,0.0,98.0,37.0,10.0,0.0,6.0,0.0,3.0,1.0,0.0,82.0,0.0,13.0,1.0,0.0,8.0,1.0,0.0,3.0,1.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
16369,1,61,26b7a68fecce3a6f13f804a72bd3b8c06797e55d,"['[rv_core_ibex] reset the default crash dump value', '', 'This prevents x propagation in DV land when the', 'crash dump is read in the absence of a double fault.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",15.0,3.0,2.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,7.0,2.0,0.0,73.0,0.0,17.0,0.0,0.0,8.0,0.0,0.0,1.0,1.0,0.0,0.41095892,0.0,0,0.0,1.0,0.0,0.0,0.0
16373,1,36,9b4f9bdea2a520f06d0de0da300d33e6aa5b024b,"['[sysrst_ctrl,dv] Fix stress_all test', '', 'Signed-off-by: Madhuri Patel <madhuri.patel@ensilica.com>']",17.0,1.0,5.0,5.0,TRUE,['source'],2.0,1.0,2.0,0.0,0.0,9.0,3.0,1.0,0.0,2.0,0.0,3.0,2.0,0.0,7.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
16376,1,22,20614a608ad33cb25ca2df47f334fdc89b39ed20,"['fix(prim): High memory usage of Assertion', '', 'revise Assertion to reduce the memory footprint (eliminating `[0:$]`)', '', 'It revises:', '- check the stableness of input signals for two cycles after entropy is', '  valid only when Pipeline is 0', '', 'It revises:', '- check the correctness of the output when the entropy is valid', '', 'Signed-off-by: Eunchan Kim <eunchan@opentitan.org>']",15.0,2.0,2.0,6.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,13.0,4.0,3.0,0.0,2.0,0.0,3.0,0.0,0.0,11.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,0.45454547,0.0,0,0.0,1.0,0.0,0.0,0.0
16409,1,25,fcdc4e943331b5bdd14721a187ee3819942f2772,"['[otbn, rtl] Add control flow target checking', '', 'For loop, branch and jump (other than JALR) the target can be calculated', ""within the predecode stage as it's just the PC + some immediate. This"", 'adds that calulation to the predecode stage and cross checks it against', 'the calculated target in the execute stage.', '', 'Signed-off-by: Greg Chadwick <gac@lowrisc.org>']",18.0,1.0,1.0,6.0,FALSE,['source'],5.0,1.0,5.0,0.0,0.0,156.0,65.0,11.0,0.0,19.0,1.0,84.0,21.0,1.0,127.0,0.0,11.0,0.0,0.0,2.0,0.0,0.0,2.0,2.4285715,1.0,0.75,0.0,0,0.0,1.0,0.0,0.0,0.0
16410,1,9,9350b8bea2bbb542417cafe86bc6edfc69cc8b88,"['[rtl] Combine two case statements for each WDATA', '', 'Found this one while looking at open issues. Combines two case', 'statements for a single select signal (both for BN and Base).', '', 'Fixes #12417', '', 'Signed-off-by: Canberk Topal <ctopal@lowrisc.org>']",15.0,2.0,1.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,36.0,26.0,10.0,5.0,0.0,0.0,84.0,19.0,1.0,126.0,0.0,6.0,0.0,0.0,2.0,0.0,0.0,1.0,1.6315789,1.0,0.007936508,0.0,0,0.0,1.0,0.0,0.0,0.0
16411,1,25,e1cd49d563e1b26e5b431c4b0c075301d1099891,"['[otbn,rtl] Add predecode checking for control flow related signals', '', 'Signed-off-by: Greg Chadwick <gac@lowrisc.org>']",11.0,1.0,3.0,5.0,FALSE,['source'],5.0,1.0,5.0,0.0,0.0,177.0,7.0,19.0,1.0,32.0,0.0,86.0,21.0,1.0,125.0,0.0,11.0,2.0,0.0,2.0,1.5,0.0,5.0,2.4285715,1.0,0.6666667,0.0,0,0.0,1.0,0.0,0.0,0.0
16412,1,12,ad74c389f1e2a3f6c24292a6f3e99e43f7e9f7e5,"['[aes/rtl] Enhance alert output in AES FSM', '', 'Follow the change in PR #12898, we think it is better to immediately', 'output error signal when the state goes to `default` unknown state.', 'The reason is because if the attacker continues to drive the FSM to', ""unknown states, the alert actually won't fire."", '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",13.0,0.0,1.0,6.0,FALSE,['source'],3.0,1.0,3.0,0.0,0.0,3.0,0.0,0.0,0.0,0.0,0.0,35.0,23.0,0.0,20.0,0.0,1.0,0.0,0.0,2.0,0.0,0.0,1.0,1.75,0.0,0.16666667,0.0,0,0.0,1.0,0.0,0.0,0.0
16413,1,32,ebb94aba30facd52fa9bd34241ca77a2f41fe4a2,"['[top,dv] rv_dm agent update', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",23.0,5.0,1.0,6.0,FALSE,"['other', 'source']",11.0,5.0,10.0,1.0,0.0,241.0,12.0,47.0,2.0,33.0,1.0,24.0,3.0,1.0,88.0,2.0,10.0,0.0,0.0,36.0,0.0,0.0,7.0,1.6666666,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
16415,1,12,f7337a3404400ba3af289813f28653e11ce9ccfb,"['[dv/kmac] Fix escalation regression failure', '', 'This PR fixes KMAC lc_escalation test failure in nightly regression.', 'The main issue is that now that lc_escalation triggers a fatal alert and', 'also interrupt. So before reset, the interrupt will continously fire.', 'To avoid this issue, I moved the interrupt checking after fatal alert', 'stops firing. Also fixes an issue that the test does not revert back', 'lc_escalation_en signal.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",14.0,2.0,2.0,6.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,6.0,2.0,2.0,0.0,1.0,0.0,89.0,15.0,3.0,57.0,1.0,2.0,0.0,0.0,0.0,0.0,0.0,2.0,1.2666667,1.6666666,1.0,1.0,0,0.0,1.0,0.0,0.0,0.0
16416,1,12,35e25ca6ac37cf737c14814d56125417e56b9304,"['[dv/chip] Fix same csr outstanding error', '', 'This PR fixes the same csr outstanding chip level failure.', 'The reason is that we put a pwrmgr write exclusion in a field instead of', 'the entire register, thus the register field write exclusion is not', 'applied.', 'Solution - move the exclusion to register level.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",9.0,2.0,2.0,6.0,TRUE,"['source', 'other']",3.0,3.0,1.0,0.0,0.0,9.0,7.0,0.0,0.0,0.0,0.0,16.0,1.0,0.0,37.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.1388889,0.0,0,0.0,1.0,0.0,0.0,1.0
16418,1,34,6dd0874d4cb7185622aa1dd4112112fd7f56684e,"['[dv/pwrmgr] renamed pwrmgr_deep_sleep_sysrst_reqs to pwrmgr_random_sleep_al_reset_reqs', '', 'Signed-off-by: Joshua Park <jeoong@google.com>']",23.0,0.0,1.0,6.0,FALSE,"['source', 'other']",10.0,5.0,3.0,2.0,2.0,771.0,771.0,14.0,14.0,17.0,17.0,8.0,2.0,0.0,203.0,7.0,0.0,2.0,0.0,0.0,1.5,0.0,8.0,1.5,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
16422,1,67,d957c8654e10f029263a1bf10776eb0c7c98f536,"['[dv] Enable reg_wr_check test for all blocks', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",15.0,1.0,1.0,6.0,FALSE,"['source', 'other']",35.0,35.0,4.0,0.0,0.0,72.0,44.0,0.0,1.0,1.0,0.0,18.0,3.0,0.0,47.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,0.0,0.8181818,0.0,0,0.0,1.0,0.0,0.0,1.0
16424,1,67,255b566b589999fd44919ce9b289461e73ecacd5,"['[dv] Fix sec_cm test failures at sparse_fsm', '', 'Disabled restore_fault for sparse_fsm, so as to avoid some complication,', 'becasue restore_fault may cause misaligment on signal_forced and custom_signal_forced', 'signal_forced is net, while custom_signal_forced is a flop.', 'For example, if the state_d stays at error_state, we restore the net (signal_forced) and', ""the flop (custom_signal_forced) to an idle_state. signal_forced won't be changed to"", 'idle_state as state_d has no change, while custom_signal_forced will become idile_state as', ""it's updated in every cycle."", '', 'Another approach is to deposit the value in the flop but we will have different', 'implementation in the prim and the path is different in the close source', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",15.0,1.0,1.0,6.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,16.0,6.0,9.0,0.0,1.0,0.0,3.0,0.0,0.0,9.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,2.0,0.0,0.0,0.7777778,0.0,0,0.0,1.0,0.0,0.0,0.0
16425,1,22,fdd3b8c5bae60cd9c998f79140632639c74e1dc1,"['fix(otp_ctrl): Keymgr Key valid glitch', '', 'This PR fixes the CDC issue on otp_keymgr_key_t.valid signal. Also', ""there's chance the key_share0, key_share1 can be changed during the"", 'operation but the chance is limited to the escalation stage, in which', 'case the CDC is not meaningful anymore.', '', 'So rather than latching the key_shares, this commit adds assertion to', 'check the stability of the key_shares during the normal operation.', '', 'Signed-off-by: Eunchan Kim <eunchan@opentitan.org>']",15.0,1.0,1.0,6.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,19.0,1.0,5.0,0.0,0.0,0.0,23.0,7.0,0.0,118.0,0.0,22.0,0.0,0.0,6.0,0.0,0.0,1.0,1.2857143,0.0,0.008474576,0.0,0,0.0,1.0,0.0,0.0,0.0
16428,1,12,5f46a4281c9ed36c61f1505c663add9cd29e15c0,"['[fpv/alert_handler] Add sec_cm FPV testbench for alert_handler', '', 'This PR adds a sec_cm FPV testbench for alert_handler.', 'Because alert_handler does not trigger alert, it triggers escalation or', 'local_alerts, so we need to declare a separate macro for it.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,1.0,1.0,6.0,FALSE,"['source', 'other']",5.0,5.0,3.0,0.0,0.0,64.0,32.0,0.0,0.0,6.0,0.0,5.0,0.0,1.0,34.0,1.0,9.0,0.0,0.0,3.0,0.0,0.0,1.0,0.0,1.0,0.8214286,1.0,0,0.0,1.0,0.0,0.0,1.0
16432,1,46,1ea6e94f3cff355723505ebd50d93ae3a616304f,"['[flash_ctrl] Add test for middle operation reset', '', 'Flash middle operation reset test. Send reset via power ready signal', 'in the middle of operation program, read, erase and erase suspend.', '', 'Signed-off-by: Nikola Miladinovic <nikola.miladinovic@ensilica.com>']",17.0,2.0,1.0,6.0,FALSE,"['source', 'other']",7.0,5.0,4.0,1.0,0.0,272.0,1.0,22.0,0.0,29.0,0.0,10.0,0.0,2.0,49.0,0.0,6.0,0.0,0.0,7.0,0.0,0.0,10.0,0.0,1.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
16433,1,12,0b853a515a376d2966f51d30b65e7977d7154d20,"['[dv/chip] walkthrough test fixes', '', '1). Fix typo in walkthrough test: transtition -> transition.', '2). Fix bazel sw_image path, adding a `sim_dv` folder in the path.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",14.0,2.0,1.0,6.0,TRUE,"['source', 'other']",3.0,3.0,1.0,0.0,0.0,7.0,7.0,0.0,0.0,0.0,0.0,3.0,0.0,1.0,202.0,7.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,1.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
16435,1,12,b0244e7299acada9ba23a39df593bbe62ef09a5c,"['[dv/alert_handler] disable assertions in sec_cm tests', '', 'This PR disables assertions related to prim_sparse_fsm. Because when', 'doing random injection, these assertion checks are not valid anymore.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",16.0,0.0,1.0,6.0,FALSE,"['source', 'other']",6.0,6.0,4.0,0.0,0.0,34.0,2.0,4.0,0.0,4.0,0.0,10.0,2.0,0.0,6.0,1.0,0.0,0.0,0.0,10.0,0.0,0.0,1.0,1.0,0.0,0.75,1.0,0,0.0,1.0,0.0,0.0,1.0
16443,1,61,f77e194730f0ca3e556347da081d21c4ec3d76f8,"['[flash_ctrl/data] Fix flash_ctrl.hjson inconsistency', '', '@alphan pointed out that flash_ctrl.hjson under top_earlgrey and', 'hw/ip were inconsistent and leading to issues depending on which', 'hjson the software happened to use.', '', 'This is a long-standing confusion stemming from template files', 'that should one day be resolved by moving flash_ctrl to ip_autogen.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",9.0,4.0,1.0,6.0,TRUE,"['source', 'other']",6.0,5.0,1.0,0.0,0.0,9.0,7.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,451.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.8648649,0.0,0,0.0,1.0,0.0,0.0,1.0
16444,1,36,9801dc00335388c170767085458ad00fffee16e4,"['[sysrst_ctrl,dv] Improve func coverage', '', 'Signed-off-by: Madhuri Patel <madhuri.patel@ensilica.com>']",21.0,1.0,4.0,5.0,FALSE,['source'],6.0,3.0,6.0,0.0,0.0,120.0,55.0,7.0,4.0,6.0,5.0,21.0,14.0,0.0,15.0,0.0,1.0,0.0,0.0,3.0,0.0,0.0,1.0,1.0714285,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
16445,1,12,4382da6c879feb4e7b7af59a499995d566bffc14,"['[fpv/pinmux] align usb port name', '', 'This PR aligns pinmux port name according to the recent change.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",10.0,3.0,1.0,6.0,FALSE,['source'],3.0,2.0,3.0,0.0,0.0,42.0,60.0,0.0,0.0,0.0,4.0,7.0,5.0,0.0,24.0,0.0,1.0,0.0,0.0,3.0,0.0,0.0,1.0,1.0,0.0,0.875,0.0,0,0.0,1.0,0.0,0.0,0.0
16453,1,2,9ec5d1d3de843378453344724813036f6c34afa2,"['[top] Change usbdev bus clock to usb clock', '', 'For top_earlgrey, also move usbdev to xbar_main. This keeps the number', 'of clock domain crossings down and should improve latency considerably.', ""In a follow-up, much of usbdev's CDC for CSRs will be removed."", '', 'Because nearly the entire IP is clocked by the 48 MHz USB clock and it', ""is of a similar magnitude as the main clock, it's best to place the CDC"", 'in the crossbar instead of at individual register sites.', '', 'Signed-off-by: Alexander Williams <awill@google.com>']",14.0,4.0,4.0,5.0,FALSE,"['source', 'other']",55.0,26.0,31.0,0.0,0.0,2727.0,2792.0,135.0,145.0,24.0,33.0,28.0,50.0,0.0,450.0,4.0,37.0,37.0,0.0,17.0,1.4324324,0.0,4.0,22.7,0.0,0.5,0.0,0,0.0,1.0,0.0,0.0,1.0
16454,1,12,93c8f594a707b916dfac7f11bb83add3475295f5,"['[dv/alert_handler] Add common sec_cm test for alert_handler', '', 'Alert_handler does not have alerts, so sec_cm violation will directly', 'fires escalations or causes a local alert.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",11.0,0.0,1.0,6.0,FALSE,"['other', 'source']",6.0,5.0,4.0,0.0,0.0,45.0,5.0,5.0,0.0,2.0,0.0,89.0,15.0,3.0,56.0,1.0,2.0,0.0,0.0,0.0,0.0,0.0,3.0,1.2666667,1.6666666,0.6666667,1.0,1,0.0,1.0,0.0,0.0,1.0
16468,1,67,1c577698a99d44b421d5c2446414f8cf0319a009,"['[dv] Add common test for reg write enable check (22 minutes ago) <Weicai Yang>', '', 'Signed-off-by: Weicai Yang <weicai@google.com>', '', '[DV/pwrmgr] Renamed pwrmgr_all_reset_reqs_test to pwrmgr_wdog_reset_reqs_test', '', 'Signed-off-by: Joshua Park <jeoong@google.com>']",17.0,4.0,1.0,6.0,FALSE,"['source', 'other']",17.0,7.0,6.0,2.0,1.0,895.0,171.0,19.0,0.0,28.0,1.0,44.0,13.0,2.0,199.0,6.0,10.0,2.0,0.0,8.0,1.5,0.0,8.0,3.6923077,1.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
16469,1,25,1bd62be4b9fb64e6e7f314ebe081da0202d0bd6e,"['[otbn, rtl] Add prim_buf and prim_flop', '', 'These add needed optimization barriers around security hardening', 'features.', '', 'Signed-off-by: Greg Chadwick <gac@lowrisc.org>']",10.0,2.0,1.0,6.0,FALSE,['source'],3.0,1.0,3.0,0.0,0.0,168.0,57.0,12.0,0.0,20.0,2.0,86.0,19.0,1.0,124.0,0.0,6.0,0.0,0.0,2.0,0.0,0.0,1.0,1.6315789,1.0,0.5714286,0.0,0,0.0,1.0,0.0,0.0,0.0
16471,1,32,e69286298f31326ef0350cdbf96bff40078d2056,"['[pwrmgr,dv] v2s sign off', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",6.0,2.0,3.0,5.0,FALSE,"['other', 'source']",13.0,6.0,10.0,0.0,0.0,172.0,22.0,18.0,2.0,18.0,2.0,16.0,5.0,0.0,35.0,0.0,7.0,1.0,0.0,4.0,1.0,0.0,4.0,1.3333334,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
16475,1,67,6d211c008ce67c0ec0849d6c8724dc0146cf490b,"['[dv] Add common test for reg write enable check', '', 'Address #12113', '- Inject a fault in the prim_onehot_check to trigger reg integrity error', '- Check status reg and fatal alert', '', 'Only add it for sram_ctrl. Will create a separate PR to enable this for', 'all other blocks', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",17.0,4.0,1.0,6.0,FALSE,"['other', 'source']",6.0,3.0,4.0,2.0,0.0,126.0,3.0,15.0,0.0,17.0,0.0,6.0,0.0,0.0,35.0,0.0,1.0,0.0,0.0,2.0,0.0,0.0,6.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
16479,1,32,48f8172e95d12c3810696c978bf2840bf4a9bc2e,"['[clkmgr,dv] v2s review ready', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",0.0,0.0,3.0,5.0,FALSE,"['doc', 'source', 'other']",12.0,7.0,8.0,1.0,0.0,265.0,49.0,17.0,0.0,24.0,0.0,50.0,12.0,13.0,45.0,0.0,6.0,0.0,8.0,4.0,0.0,1.5,10.0,1.0833334,1.3076923,1.0,0.0,0,1.0,1.0,0.0,0.0,1.0
16481,1,47,ce7701bfdb7a5a65e3b68461c6693acd15db7308,"[""[kmac] Don't clear rand_valid while reseeding via EDN with fast_process"", '', 'This allows the SHA3 core to continue processing data with fast_process', 'enabled while an EDN reseed is taking place. The SHA3 core will only', 'wait for the EDN reseed when absorbing key material.', '', 'This is related to lowRISC/OpenTitan#12996.', '', 'Signed-off-by: Pirmin Vogel <vogelpi@lowrisc.org>']",23.0,3.0,1.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,7.0,4.0,0.0,0.0,0.0,0.0,47.0,24.0,4.0,33.0,0.0,2.0,0.0,0.0,2.0,0.0,0.0,2.0,2.75,2.0,0.18181819,0.0,0,0.0,1.0,0.0,0.0,0.0
16483,1,33,25cabda62a23cfb83bb7ef13863af410e04a7446,"['[pwm/seq] Made changes to base sequence and pwm_rand_output', '', 'pwm_base_vseq.sv: Corrected the ClkDiv and DcResn ranges, introduced monitoring', 'of invert in the monitor cfg. Changed explicit values to parameters where applicable.', 'Also changed the behaviour of the lowpower_mode function and introduced a', 'dut_shutdown() call to the shutdown_dut() task.', 'pwm_rand_output_vseq.sv: Corrected whitespace and replaced explicit values with', 'parameters. Swapped the order of channel invert and channel enable to reflect the', 'programming guide.', 'pwm_perf_vseq.sv: Implemented parameter values rather than explicit ones where', 'applicable, swapped the order of channel invert and channel enable to reflect the', 'programming guide.', '', 'Signed-off-by: Jason Hoddinett <jason.hoddinett.ensilica@opentitan.org>']",15.0,2.0,1.0,6.0,FALSE,['source'],3.0,1.0,3.0,0.0,0.0,37.0,19.0,4.0,1.0,2.0,0.0,8.0,0.0,0.0,11.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,3.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
16493,1,22,1241a73768fa7a2cf3296716dc0f4801ad3a61df,"['fix(spi_device): Lint error', '', 'This commit fixes unused cmdfifo_depth errors in the lint tool. The', 'signal is being used in the assertion not in the actual logic.', '', 'Signed-off-by: Eunchan Kim <eunchan@opentitan.org>']",11.0,4.0,1.0,6.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,0.0,1.0,0.0,1.0,0.0,37.0,11.0,0.0,16.0,0.0,4.0,0.0,0.0,1.0,0.0,0.0,1.0,1.1818181,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
16498,1,12,f3a2a93ac06afd26cbaa97d9181dc02c8035e5d1,"['[dv/alert_handler] Fix alert_handler regression error', '', 'Fix crashdump regression error due to sampling the internal variable', 'instead of using interface pin value.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",14.0,3.0,1.0,6.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,14.0,8.0,8.0,0.0,0.0,0.0,125.0,80.0,19.0,10.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,2.775,3.4210527,0.9,0.0,0,0.0,1.0,0.0,0.0,0.0
16500,1,64,7be036f3ce1c3b99b9eaafaf30207f9e62d916ef,"['[SPI_HOST/DV] Regression FIX and Assertion Cov', '', '- Regression Fixes For Over & Under Flow Test', '- Assertion Coverage Test for Reg Rd', '- Coverage Sample Status Reg Changed', '- Removed Assertion Coverage Test', '- Refactored Error Cmd Test', '- Added Assertions Passthrough', '- Added Spi Host Status Stall Test', '- Added Regression Failures Fix Performance Test', '- Added Regression Failures Fix Error Cmd Test', '- Removed Spi Host Status Stall Test Will be Added Seperate PR', '', 'Signed-off-by: Viswanadha Bazawada <viswanadha.bazawada@ensilica.com>']",22.0,6.0,4.0,5.0,TRUE,"['doc', 'other', 'source']",13.0,4.0,11.0,0.0,0.0,126.0,125.0,0.0,8.0,8.0,5.0,39.0,28.0,2.0,14.0,0.0,6.0,1.0,0.0,11.0,1.0,0.0,4.0,1.75,1.0,1.0,0.0,0,1.0,1.0,0.0,0.0,1.0
16505,1,32,251674e04548cfac45bd3e20e45679dbf3c9f809,"['[dv,pwrmgr,top] update pwrmgr_deep_sleep_all_wake_ups test', '', '- Previously this test only covers wakeup source 1,2, and 3.', '  and 4 and 5 are covered by other tests.', '- As we move forward to create two different sleep mode and', '  randomize them, it would be beeter to have on test to cover', '  all wakeup sources.', '  So I added wakeup source 4 and 5 to this test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",5.0,0.0,5.0,5.0,FALSE,"['source', 'other']",5.0,3.0,1.0,0.0,0.0,117.0,55.0,0.0,0.0,0.0,0.0,9.0,0.0,0.0,149.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
16507,1,40,b83afe85e411b68cd10da9f265994eede6597b78,"['[otbn] Minor lint fix', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",12.0,3.0,1.0,6.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,3.0,0.0,0.0,0.0,0.0,47.0,6.0,0.0,29.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,1.0,1.3333334,0.0,0.06896552,0.0,0,0.0,1.0,0.0,0.0,0.0
16508,1,61,c941279301af2774f8d64120e31466a55669ed25,"['[pwrmgr] Fix escalate request CDC', '', '- addresses #12981', '- If the escalate request is not permanent, it is possible', '  for the pwrmgr to miss this request since it goes through', '  an always-on clock synchronization.', '- capture and hold escalate request until the system resets.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",14.0,2.0,1.0,6.0,TRUE,['source'],3.0,3.0,3.0,0.0,0.0,14.0,6.0,1.0,0.0,1.0,1.0,7.0,3.0,0.0,38.0,1.0,11.0,1.0,0.0,2.0,1.0,0.0,2.0,1.0,0.0,0.81578946,0.0,0,0.0,1.0,0.0,0.0,0.0
16509,1,61,57b9b4b59175c1acd4ad706ddcf29a7ba4dc4fda,"['[rstmgr] Minor lint fix', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",8.0,2.0,1.0,6.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,5.0,6.0,0.0,0.0,0.0,2.0,4.0,3.0,0.0,9.0,0.0,5.0,0.0,0.0,3.0,0.0,0.0,2.0,1.6666666,0.0,0.8888889,0.0,0,0.0,1.0,0.0,0.0,0.0
16516,1,67,c48bdec44d6abdf1214951fe68c815c0b3af8d43,"['[dv] Remove 2 cycle delay after injecting the fault', '', 'Addess #12990', 'Signed-off-by: Weicai Yang <weicai@google.com>']",16.0,2.0,1.0,6.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,4.0,0.0,3.0,0.0,0.0,3.0,0.0,0.0,8.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,0.75,0.0,0,0.0,1.0,0.0,0.0,0.0
16517,1,67,a7c0e1f15aa4546e2f17669840a6388c2982e9ba,"['[sysrst_ctrl/dv] Fix combo_detect', '', '1. fix the ec_rst pulse', '2. fix missing en_cov which causes null object', 'Signed-off-by: Weicai Yang <weicai@google.com>']",23.0,2.0,1.0,6.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,47.0,41.0,2.0,1.0,0.0,0.0,23.0,14.0,0.0,14.0,0.0,0.0,3.0,0.0,0.0,2.0,0.0,5.0,1.5,0.0,0.14285715,0.0,0,0.0,1.0,0.0,0.0,0.0
16518,1,67,0eae0e92ad47b62739a82a7b184356d00a99eaeb,"['[dv] Update tl_intg sequence', '', '1. Changed to only trigger one intg_error at a time, rather than', '   triggering intg_error at all TL interfaces at a time. One intg_error', '   should lead to a fatal alert.', '2. added `check_no_fatal_alerts` after testing passthru_mem_tl_intg_err', '   since no fata alert should occur', '3. small cleanup - moved `num_times` to the main task', '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",22.0,2.0,1.0,6.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,49.0,54.0,8.0,12.0,2.0,4.0,5.0,0.0,0.0,36.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,3.0,0.0,0.0,0.6666667,0.0,0,0.0,1.0,0.0,0.0,0.0
16519,1,12,36ce9b28ea86a2337750e0688acdf6ae32d50653,"['[dv/alert_handler] enhance ping checkings', '', 'This PR adds a checking in scb to make sure every ping from alert is', 'sent only when alert is enabled and locked.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",12.0,3.0,1.0,6.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,16.0,0.0,2.0,0.0,4.0,0.0,125.0,80.0,19.0,9.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,2.0,2.775,3.4210527,0.8888889,0.0,0,0.0,1.0,0.0,0.0,0.0
16533,1,49,e50daed06c513c52b725e4b650d3e0c1db9cf076,"['expanding FI to include round counter', '', 'Signed-off-by: Rasmus Madsen <rasmus.madsen@wdc.com>']",2.0,1.0,5.0,5.0,FALSE,['source'],3.0,3.0,3.0,0.0,0.0,32.0,8.0,3.0,5.0,2.0,1.0,15.0,3.0,0.0,35.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,3.0,1.0,0.0,1.0,1.0,1,0.0,1.0,0.0,0.0,0.0
16535,1,26,39634e0e1ad9ab125464cc8a626328f13df23b15,"['[dv/rstmgr] Disable unnecessary exclusions', '', 'Disable CSR exclusions meant for full-chip only.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",17.0,1.0,3.0,3.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,17.0,0.0,1.0,0.0,1.0,0.0,11.0,0.0,0.0,33.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.75757575,1.0,1,0.0,1.0,0.0,0.0,0.0
16538,1,12,48ca05ff139e8e4dbd08286965a79fb24bb325ec,"['[dv/aes] shadow reg with csr_rw fix', '', 'This PR fixes some errors when shadow reg errors and csr_rw sequences', 'are running in parallel:', '1). The shadow reg will read status register and only update', '  `ctrl_shadowed` register if the AES is in idle state.', '  Currently we use front door read but should be backdoor read.', '2). Wait until no outstanding access then check AES idle in case in', '  csr_rw test, other CSR writes triggered AES busy.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",9.0,2.0,1.0,6.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,3.0,1.0,1.0,0.0,0.0,0.0,10.0,3.0,0.0,17.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.6666666,0.0,0.47058824,0.0,0,0.0,1.0,0.0,0.0,0.0
16545,1,22,ef893b7d3199c187084a5001bba1296ff921a37c,"['doc(prim): Specify ICEBOX for prim_packer', '', 'prim_packer needs empty signal for HMAC to set the idle state correctly.', '', 'Signed-off-by: Eunchan Kim <eunchan@opentitan.org>']",13.0,1.0,5.0,5.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,3.0,0.0,3.0,0.0,0.0,0.0,29.0,12.0,2.0,48.0,0.0,9.0,0.0,0.0,2.0,0.0,0.0,1.0,1.1666666,1.0,0.4347826,0.0,0,0.0,1.0,0.0,0.0,0.0
16547,1,62,7673128a074522ac29ad5fdbd253b9bbd8706afa,"['[bazel,dvsim] update dvsim.py to use Bazel to build SW', '', 'After previously rolling this change back due to CI resource constraint', 'issues, this again fixes #11563 by updating dvsim.py, and the chip-level', 'testbench, to build SW artifacts with Bazel (instead of meson).', '', 'Signed-off-by: Timothy Trippel <ttrippel@google.com>']",11.0,4.0,4.0,5.0,FALSE,"['source', 'other']",3.0,3.0,1.0,0.0,0.0,61.0,45.0,0.0,0.0,0.0,0.0,14.0,2.0,0.0,196.0,6.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,0.0,0.3125,1.0,0,0.0,1.0,0.0,0.0,1.0
16549,1,53,4f6eadba989c3712df79e23880d462192d48a24f,"['[otbn,rtl] Squash prefetch mismatch error when controller stops', '', ""Without this squashing behaviour, there's a problem if the controller"", ""stops on an instruction that doesn't look like a jump/branch/etc. This"", 'stalls the instruction stream (so insn_fetch_req_addr_i stops', ""changing). In this case, the invalid instruction didn't look like a"", 'jump or similar, so the prefetcher has already been incremented by 4.', 'We then generate an error (insn_addr_err_o) when we look at the', 'results.', '', 'Hopefully, any situation like this would be caught by the existing', 'testbench (by looking at ERR_BITS). But we definitely catch situations', 'where the initial error is only supposed to send out a recoverable', 'alert. In this case, the testbench notices that an unexpected fatal', 'alert came out.', '', 'Signed-off-by: Rupert Swarbrick <rswarbrick@lowrisc.org>']",17.0,4.0,4.0,5.0,FALSE,['source'],3.0,1.0,3.0,0.0,0.0,18.0,7.0,0.0,0.0,2.0,0.0,86.0,19.0,1.0,122.0,0.0,11.0,0.0,0.0,2.0,0.0,0.0,1.0,1.6315789,1.0,0.33333334,0.0,0,0.0,1.0,0.0,0.0,0.0
16562,1,25,e9cfd0f0f3de2b58fe472d5bcb8ad4a0a6e4e88a,"['[otbn,rtl] Refactor ISPR read muxing', '', 'ISPR read data is muxed out in two stages in the bignum ALU. The first', ""stage muxes between all of the ISPRs that don't have integrity bits. The"", 'result goes through an integrity encoder and is fed into the second', 'stage. The second stage chooses the final read data choosing between the', 'first stage with the calculated intergrity and the ISPRs that have', 'integrity bits.', '', 'This refactoring makes this structure more explicit and should result in', 'area savings as the previous RTL fed the same signal into multiple', 'inputs of the second stage mux. As there is an optimization barrier in', 'the mux these would not have been optimized down to a single input.', '', 'Signed-off-by: Greg Chadwick <gac@lowrisc.org>']",10.0,3.0,4.0,5.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,62.0,28.0,13.0,5.0,12.0,0.0,47.0,6.0,0.0,28.0,0.0,5.0,0.0,0.0,1.0,0.0,0.0,2.0,1.3333334,0.0,0.5714286,0.0,0,0.0,1.0,0.0,0.0,0.0
16563,1,40,15bc9e3527d89d793d2ca740403adad262f708ac,"['[adc_ctrl] Fix a few documentation / comment nits', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",6.0,1.0,5.0,5.0,TRUE,"['doc', 'source', 'other']",5.0,3.0,3.0,0.0,0.0,46.0,66.0,17.0,21.0,0.0,1.0,59.0,28.0,0.0,13.0,0.0,3.0,0.0,0.0,2.0,0.0,0.0,1.0,1.5357143,0.0,0.3846154,0.0,0,1.0,1.0,0.0,0.0,1.0
16564,1,22,33ea5821037a0ee96f4b034c9758819b6d8b1fd8,"['fix(spi_device)!: Default to Flash Mode', '', 'As discussed in #12808, SPI_DEVICE default mode is changed to Flash mode', 'in this commit. It removes three register writes in the Boot ROM.', '', 'As Generic feature still lives in the SPI_DEVICE IP, SW can always', 'change back to Generic mode.', '', 'Justification:', '', '    BootROM has been switched to SPI Flash mode to download the ROM', '    Extension images. The usage of SPI_DEVICE is focused on Flash mode', '    and Passthrough mode. Changing between Generic mode and', '    (Flash/Passthrough) mode is not easy due to the clock change. SW', '    shall follow the steps in the doc. This change eliminates the', '    unnecessary steps in most cases.', '', 'Signed-off-by: Eunchan Kim <eunchan@opentitan.org>']",12.0,1.0,5.0,5.0,TRUE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,2.0,1.0,0.0,0.0,0.0,0.0,5.0,1.0,0.0,68.0,0.0,8.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,0.0,0.7222222,0.0,0,0.0,1.0,0.0,0.0,1.0
16567,1,53,1d7ebb7cf9beebc1750df19d22f119415d12cef1,"['[otbn,dv] Configure URND EDN connection to respond faster', '', 'This makes a significant difference to total run time. A', 'representative otbn_multi run took around 191us of simulated time', 'before this change and only 121us afterwards.', '', 'Signed-off-by: Rupert Swarbrick <rswarbrick@lowrisc.org>']",23.0,4.0,4.0,5.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,6.0,0.0,3.0,0.0,1.0,0.0,3.0,0.0,0.0,37.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.5675676,0.0,0,0.0,1.0,0.0,0.0,0.0
16572,1,6,1570f1b0923deda93bb5ed697225819d8daf9768,"['[prim] Added generic xnor2', '', 'Signed-off-by: Arnon Sharlin <arnon.sharlin@opentitan.org>']",15.0,0.0,5.0,5.0,FALSE,"['source', 'other']",5.0,4.0,1.0,4.0,0.0,113.0,0.0,3.0,0.0,4.0,0.0,1.0,0.0,0.0,47.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
16576,1,12,f3c0f2aa0c170c76b3b4642aa92aba783eb0cf6e,"['[dv/aes] shadow reg fix', '', 'According to discussion in issue #10617, align shadow regs:', '1). Writing correct value to `ctrl_shadowed` will clear update error', '  bit.', '2). Once fatal storage error happened, locked shadow register write', '  access.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",10.0,4.0,4.0,5.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,8.0,7.0,2.0,2.0,1.0,1.0,89.0,15.0,3.0,55.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,2.0,1.6666666,1.6666666,0.4375,0.0,0,0.0,1.0,0.0,0.0,0.0
16577,1,61,2fc0af1e1c11642b12fb3613893bbf76e7243fa7,"['[flash_ctrl] Change level interrupt triggering condition', '', '- Address some usability issues identified in #12834', '', '- Read level interrupt is intended to trigger', '  when the flash read deposits more than N number of', '  entries into the FIFO. Therefore trigger only', '  when there has been a deposit and not on withdrawals.', '', '- Similarly, program level interrupt is intended to', '  trigger when the flash withdraws more than N number', '  of entries from the FIFO.  Therefore trigger only', '  when there has been a withdrawwl, and not on', '  deposits.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",10.0,4.0,4.0,5.0,FALSE,"['source', 'other']",3.0,3.0,2.0,0.0,0.0,66.0,18.0,0.0,0.0,2.0,0.0,11.0,0.0,0.0,126.0,0.0,20.0,0.0,0.0,5.0,0.0,0.0,2.0,0.0,0.0,0.87356323,0.0,0,0.0,1.0,0.0,0.0,1.0
16579,1,32,00dd729d4f254732acb0fb47c545239551fd63b5,"['[clkmgr,dv] regression fix - shadow register error test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",19.0,4.0,4.0,5.0,TRUE,"['other', 'source']",5.0,4.0,3.0,0.0,0.0,72.0,42.0,8.0,2.0,5.0,1.0,50.0,8.0,1.0,60.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,1.0,0.42857143,0.0,0,0.0,1.0,0.0,0.0,1.0
16583,1,58,6c79c3b8b387f39aad3aecb2d985a8c06b76cc34,"['[edn/dv] Change type from bit->mubi4_t, remove redundant constraints', '', 'Signed-off-by: Steve Nelson <steve.nelson@wdc.com>']",11.0,4.0,4.0,5.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,3.0,10.0,0.0,0.0,0.0,1.0,11.0,3.0,0.0,23.0,0.0,1.0,0.0,0.0,6.0,0.0,0.0,1.0,1.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
16585,1,49,78e9223cdcbe9921f22c8b95dc5e1ae41c01ccc7,"['[aes/dv] implemented fault inject into aes_control_fsm', '', 'Signed-off-by: Rasmus Madsen <rasmus.madsen@wdc.com>']",3.0,3.0,3.0,4.0,FALSE,"['source', 'other']",12.0,6.0,8.0,3.0,0.0,236.0,4.0,34.0,0.0,24.0,0.0,13.0,3.0,0.0,34.0,0.0,6.0,3.0,0.0,13.0,1.0,0.0,7.0,1.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
16587,1,53,306c584d0fc0fa1a10e21c6a88753602420ada5b,"['[otbn,rtl] Drop pending RND prefetch at end of operation', '', 'Consider a situation where we have two operations, A and B, that run', 'back-to-back. Suppose operation A writes to RND_PREFETCH and then', 'finishes before the EDN replies. Now suppose that operation B also', 'writes to RND_PREFETCH. In this case, the RTL uses a signal called', 'rnd_req_queued_q to track the fact that it should send out another RND', 'request once the first (ignored) one comes back. But what if operation', 'B also finishes before the EDN has replied to the first request?', '', 'Once the result comes in, there was a slight mismatch between how the', 'ISS and RTL handled things (depending on the timing of the *next*', 'operation, the ISS might or might not have sent out another request).', ""But this whole situation is silly! We know we don't care about the"", ""result of the second prefetch, so we don't need to do it at all."", '', 'This patch tweaks the RTL to drop the pending request in this', 'situation and adds a ""forget"" function in the ISS to do the same.', '', 'Signed-off-by: Rupert Swarbrick <rswarbrick@lowrisc.org>']",22.0,5.0,4.0,5.0,FALSE,"['source', 'other']",5.0,2.0,2.0,0.0,0.0,43.0,9.0,10.0,3.0,3.0,1.0,10.0,3.0,0.0,91.0,0.0,11.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
16591,1,26,0b8904a6d73abb99581a982be3c3f7f64bbd3b8c,"['[prim_assert] Fix ASSERT_FPV_LINEAR_FSM', '', 'This assertion should handle an lc reset, even though the reset and idle', 'states will be revisited.', '', 'Signed-off-by: Guillermo Maturana <maturana@google.com>']",7.0,3.0,4.0,5.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,33.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.03030303,0.0,0,0.0,1.0,0.0,0.0,0.0
16594,1,39,439ddcf9450545673e7d9e4b1ec977491676f8aa,"['[entropy_src/dv] Implement CGs for seed output', '', ' -Implements seed_output_hw_cg and fw_ov_output_cg', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",15.0,5.0,3.0,4.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,251.0,5.0,34.0,0.0,38.0,0.0,84.0,27.0,15.0,45.0,0.0,0.0,0.0,0.0,6.0,0.0,0.0,2.0,2.1111112,1.8666667,0.6666667,0.0,0,0.0,1.0,0.0,0.0,0.0
16596,1,40,5080a32a54736ef581f75772b4b4efd97326a6fb,"['[prim_sparse_fsm] Make force path agnostic to tech target', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",14.0,4.0,4.0,5.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,3.0,0.0,0.0,7.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0.0,0.2857143,0.0,0,0.0,1.0,0.0,0.0,0.0
16604,1,61,d2ab5630b1a07fad31e07c9a7500aacf3cb701c6,"['[rstmgr] Address comment from #12890', '', 'The consistency check default state does not currently signal an error,', 'it creates a situation where a continuous glitch or a', 'severed enable/clock to the fsm flops could suppress the error/alert.', '', ""This does not seem feasible, but it's better to be safe since it"", 'has a very low cost.', '', 'Signed-off-by: Timothy Chen <timothytim@google.com>']",15.0,3.0,4.0,5.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,21.0,16.0,0.0,14.0,0.0,2.0,0.0,0.0,2.0,0.0,0.0,1.0,1.625,0.0,0.64285713,0.0,0,0.0,1.0,0.0,0.0,0.0
16605,1,32,19a31959ad5e60ad1deaf1cfa5087cc183d24948,"['[chip,rstmgr,dv] regression fix rstmgr_alert_info test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",23.0,0.0,4.0,5.0,TRUE,"['other', 'source']",8.0,5.0,6.0,1.0,0.0,24.0,7.0,4.0,0.0,3.0,3.0,72.0,16.0,1.0,194.0,5.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,1.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
16607,1,39,9effb2029976a3df2a74c6abe2d47c5d0f632510,"['[spi_host/rtl] Apply correct sign to tx_watermark', '', '- Fixes a typo which meant that the tx_watermark signal was always inverted', '', 'Signed-off-by: Martin Lueker-Boden <martin.lueker-boden@wdc.com>']",15.0,3.0,4.0,5.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,4.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.75,0.0,0,0.0,1.0,0.0,0.0,0.0
16613,1,53,5f50174370b6ffdca2f9c77a6e66ff40a370c9d6,"['[otbn,dv] Adjust assertions in otbn_rnd_if to handle ignored values', '', 'The changes made in the RTL in 8e97525 and the documentation in', '46e134f allow a situation where data comes in from the EDN and is', 'ignored.', '', 'This commit tweaks the FSM diagram and associated assertions', ""accordingly. I've also made signals for the transition labels to try"", 'to decouple the assertions and RTL signal names a little.', '', 'Signed-off-by: Rupert Swarbrick <rswarbrick@lowrisc.org>']",15.0,3.0,4.0,5.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,51.0,26.0,25.0,15.0,1.0,0.0,2.0,0.0,0.0,4.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
16614,1,48,538c36b83659cd5b9898e3f1b4c94b66a25d4e18,"['[otbn, dv] Disabling end addr check when zero state error is injected', '', 'This commit disables end addr check when zero state error is injected', '', 'Signed-off-by: Prajwala Puttappa <prajwalaputtappa@lowrisc.org>']",17.0,4.0,3.0,5.0,FALSE,['source'],2.0,1.0,2.0,0.0,0.0,6.0,1.0,2.0,0.0,1.0,0.0,2.0,0.0,0.0,8.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.8,0.0,0,0.0,1.0,0.0,0.0,0.0
16620,1,25,757a768cc8d9395c49ec8479f5aed45a574d2c54,"[""[otbn, rtl] Add fatal error when prefetch isn't correct"", '', 'By design the prefetch stage either prefetches the correct address or', ""doesn't prefetch. If a prefetched instruction has a different address to"", 'the one required by the instruction fetch stage a fault has ocurred.', '', 'Signed-off-by: Greg Chadwick <gac@lowrisc.org>']",14.0,2.0,3.0,5.0,FALSE,"['source', 'other']",4.0,2.0,3.0,0.0,0.0,43.0,15.0,7.0,1.0,3.0,0.0,86.0,19.0,1.0,120.0,0.0,11.0,0.0,0.0,2.0,0.0,0.0,1.0,1.6315789,1.0,0.54545456,0.0,0,0.0,1.0,0.0,0.0,1.0
16626,1,40,4cabb2ae4c69416039e7b29a1c154a8cb2366d93,"['[otbn] Various lint fixes', '', 'Signed-off-by: Michael Schaffner <msf@google.com>']",16.0,2.0,4.0,5.0,FALSE,['source'],4.0,1.0,4.0,0.0,0.0,17.0,10.0,3.0,0.0,0.0,0.0,47.0,6.0,0.0,160.0,1.0,13.0,0.0,0.0,5.0,0.0,0.0,3.0,1.3333334,0.0,0.18181819,0.0,0,0.0,1.0,0.0,0.0,0.0
16631,1,2,402b325ecfdc8e6976baaacd798fac8763e74445,"['[fpga] Bring AON clk down to 250 kHz', '', ""Use the MMCM's cascaded dividers to bring the clock frequency down and"", ""align with the software's constants."", '', 'Signed-off-by: Alexander Williams <awill@google.com>']",9.0,1.0,4.0,5.0,FALSE,"['source', 'other']",3.0,3.0,1.0,0.0,0.0,30.0,13.0,4.0,1.0,0.0,0.0,2.0,0.0,0.0,14.0,0.0,2.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.2,0.0,0,0.0,1.0,0.0,0.0,1.0
16635,1,32,e1961043f6308107ec570b5791b2c3606cf17b33,"['[adc_ctrl,dv] regression fix fsm_reset test', '', '- trigger aon reset and main reset at the same time during the test', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",1.0,2.0,4.0,5.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,4.0,1.0,0.0,0.0,0.0,0.0,14.0,0.0,0.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.25,0.0,0,0.0,1.0,0.0,0.0,0.0
16637,1,32,443ce06ea775c67d1cab520713bbf374b48a392b,"['[rstmgr,dv] regfix rstmgr_leaf_rst_shadow_attack_vseq', '', '- update leaf shadow registers', '', 'Signed-off-by: Jaedon Kim <jdonjdon@google.com>']",19.0,1.0,4.0,5.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,4.0,6.0,0.0,0.0,0.0,1.0,2.0,0.0,0.0,13.0,0.0,0.0,0.0,0.0,17.0,0.0,0.0,1.0,0.0,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
16638,1,12,f1b8a01f3b835e4788b69e17037f956134236db6,"['[dv/shadow reg] Fix alert checking timing with dut_init', '', 'In reset glitch shadow reg test, we are hoping to capture alert firing', 'right after reset glitch happens. However, we are using dut_init to', 'issue IP pin reset. This might cause long delay and we might only catch', 'the last few cycles of alert handshake.', 'So to avoid this issue, we wait for a full alert handshake before', 'issuing check_fatal_alert_nonblocking.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",10.0,1.0,4.0,5.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,5.0,0.0,3.0,0.0,1.0,0.0,0.0,0.0,0.0,15.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,0.0,0.0,0.8666667,0.0,0,0.0,1.0,0.0,0.0,0.0
16639,1,33,bdb2099dfa18478746f0a4a264820fd6b7ec8be0,"['[pwm/cov] Implemented covergroups from testplan & misc fixes', '', 'Signed-off-by: Jason Hoddinett <jason.hoddinett.ensilica@opentitan.org>']",13.0,1.0,1.0,4.0,FALSE,['source'],5.0,3.0,5.0,0.0,0.0,206.0,12.0,8.0,2.0,17.0,1.0,38.0,17.0,2.0,10.0,0.0,1.0,0.0,0.0,11.0,0.0,0.0,3.0,2.6470587,2.0,1.0,0.0,0,0.0,1.0,0.0,0.0,0.0
16640,1,19,e14b544cd69e8992b8ed47b5fee30daca7eb74fb,"['[flash_ctrl/dv] Fix model update moethod and increase timeouts', '', 'Signed-off-by: Eitan Shapira <eitanshapira89@gmail.com>']",12.0,3.0,3.0,5.0,TRUE,"['other', 'source']",3.0,3.0,2.0,0.0,0.0,40.0,21.0,3.0,1.0,4.0,0.0,71.0,6.0,3.0,41.0,0.0,1.0,1.0,1.0,0.0,2.0,1.0,9.0,1.3333334,2.0,0.2682927,0.0,0,0.0,1.0,0.0,0.0,1.0
16641,1,46,9b014610cfc4a99a77414314a154883f6f1e24c6,"['[flash_ctrl] Add flash invalid operation test', '', 'Add flash invalid operation test. Check that invalid operation', 'does not affect content of memory. Check all partitions.', '', 'Signed-off-by: Nikola Miladinovic <nikola.miladinovic@ensilica.com>']",14.0,1.0,4.0,5.0,FALSE,"['source', 'other']",6.0,4.0,3.0,1.0,0.0,205.0,0.0,16.0,0.0,30.0,0.0,81.0,16.0,7.0,45.0,0.0,1.0,0.0,0.0,0.0,0.0,0.0,7.0,1.6875,1.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
16642,1,53,61de2fda0e35a5b5f74675ba5d6a295988c253df,"['[otbn,rtl] Fix overflow in stack_top_idx', '', 'We use next_stack_top_idx to derive next_top_valid_o, which says', 'whether the stack has data in it. This check is based on seeing', 'whether the index just above the top of the stack is nonzero or not.', 'We were using StackDepthW bits and got an overflow when the stack', 'filled up.', '', 'Signed-off-by: Rupert Swarbrick <rswarbrick@lowrisc.org>']",16.0,3.0,3.0,5.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,9.0,9.0,0.0,0.0,0.0,0.0,11.0,1.0,0.0,10.0,1.0,2.0,0.0,0.0,1.0,0.0,0.0,1.0,1.0,0.0,0.3,1.0,1,0.0,1.0,0.0,0.0,0.0
16643,1,53,64bf228e401a5b927f676bfdaf9bef1a1fa6d48e,"['[otbn,rtl] Tweak how we check integrity for ISPRs', '', 'This was triggered by a slight bug in the previous', 'implementation (where a CSRRS caused ispr_rdata_into_ispr_bignum_wdata', 'to be high, meaning that a CSRRS on RND_PREFETCH caused an error).', '', ""However, the previous design also doesn't really match the rest of"", 'OTBN. In particular, an instruction like BN.WSRR reads ISPR data. It', 'writes that data (together with the integrity bits) straight to the', ""bignum register file. With the previous design, it didn't check"", ""whether these bits were valid or not. This doesn't match the rest of"", 'OTBN, where instructions like BN.MOV, BN.MOVR, BN.LID and BN.SID pass', 'integrity bits through unchanged *but* also check them for', 'correctness.', '', 'This commit tweaks things to work the same, and also writes a big', ""comment to explain what's going on (because it's a little fiddly to"", 'understand all the corner cases).', '', 'Signed-off-by: Rupert Swarbrick <rswarbrick@lowrisc.org>']",9.0,3.0,3.0,5.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,53.0,42.0,29.0,13.0,6.0,6.0,86.0,19.0,1.0,119.0,0.0,5.0,0.0,0.0,2.0,0.0,0.0,2.0,1.6315789,1.0,0.23529412,0.0,0,0.0,1.0,0.0,0.0,0.0
16644,1,48,2a8cb224e346e232d13d3a68fc742b51a59f3bab,"['[otbn, dv] Fixes regression failure in otbn_csr_mem_rw_with_rand_reset', '', 'This commit fixes the failure in otbn_csr_mem_rw_with_rand_reset by', 'adding an extra check to figure out if a write causes an integrity', 'error.', '', 'Signed-off-by: Prajwala Puttappa <prajwalaputtappa@lowrisc.org>']",17.0,2.0,4.0,5.0,FALSE,['source'],1.0,1.0,1.0,0.0,0.0,1.0,1.0,0.0,0.0,0.0,0.0,5.0,0.0,0.0,16.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,0.375,0.0,0,0.0,1.0,0.0,0.0,0.0
16645,1,48,01a23e311fed4bfd34b5b16c395030e4867d9fe2,"['[otbn, dv] Fixes regression issue in otbn_zero_state_err_urnd', '', 'The following issues were present in otbn_zero_state_err_urnd_vseq if', 'the zero state error was injected before the instruction fetch had', 'started:', '1. The values deposited on wakeup_iss and xoshiro_q never changed after', 'the execution of release statement as there were no active drivers on', 'them.', '2. reset_if_locked was executing too soon and not waiting for the status', 'to go to locked and hence the dut was not getting reset.', '3. The parent vseq called run_otbn task while the reset was asserted if', 'reset was asserted immediately after the status went to locked.', '', 'This commit fixes all the three issues.', '', 'Signed-off-by: Prajwala Puttappa <prajwalaputtappa@lowrisc.org>']",14.0,2.0,4.0,5.0,TRUE,['source'],3.0,2.0,3.0,0.0,0.0,8.0,3.0,0.0,0.0,1.0,0.0,2.0,0.0,0.0,25.0,0.0,0.0,0.0,0.0,2.0,0.0,0.0,1.0,0.0,0.0,0.75,0.0,0,0.0,1.0,0.0,0.0,0.0
16655,1,67,75a9270d710d53b80e61658d8292e725112b65f4,"['[dv] Fix inject_fault for sparse_fsm', '', '1. Changed ""force and release"" to `deposit` value in the flop', ""Reason: if we do force and release on a net, it's restored to the value"", ""on the original net immeidately, but if it's a flop, it's updated in the"", 'next cycle. We force 2 state_q, we need to keep them in sync.', '', ""2. don't restore the value after forcing an invalid state, as FSM may"", '   need 2 cycles to detect the fault and trigger fatal alert', 'Signed-off-by: Weicai Yang <weicai@google.com>']",17.0,3.0,3.0,5.0,TRUE,['source'],2.0,2.0,2.0,0.0,0.0,11.0,6.0,6.0,0.0,0.0,0.0,3.0,0.0,0.0,6.0,0.0,3.0,0.0,0.0,2.0,0.0,0.0,1.0,0.0,0.0,0.8333333,0.0,0,0.0,1.0,0.0,0.0,0.0
16657,1,40,b4ae7b47fcc433adf915f21e9215dbaebad6b47a,"['[otp_ctrl] Add generic registers for prim_otp_wrapper', '', 'Signed-off-by: Michael Schaffner <msf@opentitan.org>']",18.0,0.0,2.0,5.0,FALSE,"['source', 'other']",12.0,6.0,5.0,1.0,1.0,2030.0,1892.0,230.0,190.0,257.0,323.0,28.0,14.0,0.0,117.0,0.0,21.0,1.0,0.0,6.0,1.0,0.0,2.0,1.5714285,0.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
16661,1,67,51228816f65e179a2a66d6e502357a674709af51,"['[top, dv] Fix POR connection', '', 'POR is an inout port. Connecting it to combination logic like (A & B)', ""isn't allowed by Xcelium. Need to connect it to a wire"", '', 'Signed-off-by: Weicai Yang <weicai@google.com>']",12.0,2.0,4.0,5.0,TRUE,['source'],1.0,1.0,1.0,0.0,0.0,2.0,1.0,0.0,0.0,0.0,0.0,14.0,3.0,1.0,86.0,1.0,10.0,0.0,0.0,8.0,0.0,0.0,1.0,1.6666666,1.0,0.1744186,1.0,0,0.0,1.0,0.0,0.0,0.0
16662,1,67,596e97bb79118341c2301551c678b6a0c68086e2,"['[top, dv] Fix strap selection issues', '', 'Fix strap selection on dev and prod state', '1. in prod state, only pin[0] is sampled', ""2. in dev state, if dft is selected, changed to unselected as dft can't"", '   be enabled at this state', '', 'Also fix unmapped error', 'Signed-off-by: Weicai Yang <weicai@google.com>']",12.0,1.0,4.0,5.0,TRUE,"['source', 'other']",2.0,2.0,1.0,0.0,0.0,8.0,4.0,2.0,1.0,0.0,0.0,25.0,5.0,0.0,145.0,1.0,0.0,0.0,0.0,0.0,0.0,0.0,4.0,1.0,0.0,1.0,1.0,0,0.0,1.0,0.0,0.0,1.0
16675,1,12,345e044c2b8ac4a5cd59c093927c90caa5cb1891,"['[fvp/pwrmgr] Pwrmgr fsm error', '', 'Pwrmgr sparse FSM fault error does not trigger an alert, but triggers', 'reset instead.', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",17.0,0.0,4.0,5.0,FALSE,['source'],2.0,2.0,2.0,0.0,0.0,19.0,4.0,2.0,1.0,2.0,0.0,6.0,2.0,0.0,37.0,1.0,11.0,0.0,0.0,2.0,0.0,0.0,1.0,1.0,0.0,0.71428573,1.0,1,0.0,1.0,0.0,0.0,0.0
16676,1,41,10e1dc67b3d946d988a7f5bc3e960ca447dff2c0,"['[sw/silicon_creator] Add manuf state OTP fields', '', 'Add manufacturing state OTP values for creator and owner manufacturing', 'stages. The Silicon Creator and Silicon Owner can constraint manifest', 'signatures to devices with a configured manuf state OTP value. Creator', 'and Owner stage values are available to accomodate for manufacturing', 'flows that perform Silicon Owner SKU configuration at a different time', 'from personalization.', '', 'This resolves issue #7948', '', 'Signed-off-by: Miguel Osorio <miguelosorio@google.com>']",17.0,1.0,4.0,5.0,TRUE,"['doc', 'source', 'other']",7.0,4.0,2.0,0.0,0.0,54.0,9.0,2.0,2.0,0.0,0.0,1.0,0.0,0.0,92.0,0.0,0.0,0.0,0.0,3.0,0.0,0.0,1.0,0.0,0.0,0.33333334,0.0,0,1.0,1.0,0.0,0.0,1.0
16677,1,62,3a25971363d2d3dc7479c2b12abd57723a0699d7,"['[dvsim] Revert #12761 to build SW with meson', '', 'Since switching dvsim.py to build SW with Bazel (instead of meson),', 'private CI job runtimes have increased. This is detailed in #12840. As a', 'temporary fix, this commit reverts #12761, and switch dvsim.py back to', 'using meson to build SW images.', '', 'Signed-off-by: Timothy Trippel <ttrippel@google.com>']",14.0,1.0,4.0,5.0,TRUE,"['source', 'other']",3.0,3.0,1.0,0.0,0.0,45.0,61.0,0.0,0.0,0.0,0.0,13.0,1.0,0.0,192.0,4.0,0.0,0.0,0.0,0.0,0.0,0.0,1.0,1.0,0.0,0.26666668,1.0,1,0.0,1.0,0.0,0.0,1.0
16686,1,14,bc729bb52b153fe236714fa3506f1a7315eb5b4c,"['[sw,tests] Test sysrst_ctrl combo detect reset and wakeup', '', 'For tests:', 'chip_sw_sysrst_ctrl_gsc_reset', 'chip_sw_sysrst_ctrl_sleep_gsc_wakeup', 'chip_sw_sysrst_ctrl_sleep_gsc_reset', '', 'Tests that a specified input pin combination can be detected by the sysrst_ctrl and reset the system.', 'Checks that the reset also asserts ec_rst_l when this is set as an action for a combo detect.', 'Checks that when a reset condition is entered that flash_wp is also asserted.', 'Tests that ULP wakeup in sysrst_ctrl can be triggered with a pin input to wake the system from sleep.', 'Tests that when the system is in deep sleep that an input pin combination can be detected and reset the', 'system.', '', 'Signed-off-by: Dave Williams <dave.williams@ensilica.com>']",17.0,3.0,3.0,5.0,FALSE,"['source', 'other']",8.0,5.0,2.0,2.0,0.0,415.0,3.0,7.0,0.0,23.0,0.0,10.0,3.0,3.0,191.0,3.0,0.0,3.0,3.0,0.0,1.0,2.0,10.0,1.0,2.0,1.0,0.0,0,0.0,1.0,0.0,0.0,1.0
16691,1,67,0d83958e04a0f44114fef1c5d0764ca0841cd785,"['[top, dv] Add chip_tap_straps_prod', '', '1. Test tap straps at LC prod state', '2. force tap inputs to test DFT tap is connected correctly. This is to', ""   do connectivity test for DFT tap as it's just a dummy module in"", '   open-source.', 'Signed-off-by: Weicai Yang <weicai@google.com>']",23.0,6.0,4.0,5.0,FALSE,"['source', 'other']",5.0,4.0,3.0,0.0,0.0,108.0,21.0,10.0,1.0,11.0,1.0,23.0,3.0,1.0,189.0,2.0,10.0,1.0,0.0,31.0,1.0,0.0,4.0,1.6666666,1.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
16692,1,12,256f09bd6cfc255df5636ec75230392536bdc2f7,"['[dv/chip] LC_walkthrough test [PART3]', '', 'Adding a transition to RMA state using the RMA token.', 'This PR adds the following transitions:', '1). RAW -> TESTUNLOCK0 -> PROD -> RMA', '2). RAW -> TESTUNLOCK0 -> DEV -> RMA', '', 'Signed-off-by: Cindy Chen <chencindy@opentitan.org>']",15.0,0.0,3.0,5.0,FALSE,"['source', 'other']",6.0,4.0,1.0,0.0,0.0,206.0,64.0,3.0,1.0,2.0,3.0,3.0,0.0,1.0,188.0,1.0,0.0,0.0,1.0,0.0,0.0,1.0,3.0,0.0,1.0,1.0,1.0,1,0.0,1.0,0.0,0.0,1.0
16693,1,62,b42dbc2d004358a7036ab4eee2c02b79e091bead,"['[bazel,dvsim] update dvsim.py to use Bazel to build SW', '', 'This fixes #11563 by updating dvsim.py, and the chip-level testbench, to', 'build SW artifacts with Bazel (instead of meson).', '', 'Signed-off-by: Timothy Trippel <ttrippel@google.com>']",17.0,1.0,3.0,5.0,FALSE,"['test', 'source', 'other']",6.0,5.0,1.0,0.0,0.0,88.0,72.0,0.0,0.0,0.0,0.0,14.0,2.0,0.0,187.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,2.0,1.0,0.0,0.5625,0.0,0,0.0,1.0,1.0,0.0,1.0
