{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1757847442785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757847442785 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 14 16:27:22 2025 " "Processing started: Sun Sep 14 16:27:22 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757847442785 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847442785 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off picorv32-DE2115 -c picorv32-DE2115 " "Command: quartus_map --read_settings_files=on --write_settings_files=off picorv32-DE2115 -c picorv32-DE2115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847442785 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1757847443136 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1757847443137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/fpga_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file src/fpga_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 fpga_leds " "Found entity 1: fpga_leds" {  } { { "src/fpga_leds.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/fpga_leds.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757847449607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847449607 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "sram_infer.v(53) " "Verilog HDL information at sram_infer.v(53): always construct contains both blocking and non-blocking assignments" {  } { { "src/sram_infer.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/sram_infer.v" 53 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1757847449608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/sram_infer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/sram_infer.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "src/sram_infer.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/sram_infer.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757847449609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847449609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/mem_init.sv 0 0 " "Found 0 design units, including 0 entities, in source file src/mem_init.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847449610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/uart_wrap.v 1 1 " "Found 1 design units, including 1 entities, in source file src/uart_wrap.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_wrap " "Found entity 1: uart_wrap" {  } { { "src/uart_wrap.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/uart_wrap.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757847449611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847449611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/top.v 1 1 " "Found 1 design units, including 1 entities, in source file src/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "src/top.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/top.v" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757847449612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847449612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/simpleuart.v 1 1 " "Found 1 design units, including 1 entities, in source file src/simpleuart.v" { { "Info" "ISGN_ENTITY_NAME" "1 simpleuart " "Found entity 1: simpleuart" {  } { { "src/simpleuart.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/simpleuart.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757847449613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847449613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/reset.v 1 1 " "Found 1 design units, including 1 entities, in source file src/reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 reset_control " "Found entity 1: reset_control" {  } { { "src/reset.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/reset.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757847449614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847449614 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(300) " "Verilog HDL warning at picorv32.v(300): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 300 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757847449615 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(320) " "Verilog HDL warning at picorv32.v(320): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 320 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757847449615 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(327) " "Verilog HDL warning at picorv32.v(327): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 327 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757847449615 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(331) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(331)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 331 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847449615 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(386) " "Verilog HDL warning at picorv32.v(386): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 386 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757847449615 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(388) " "Verilog HDL warning at picorv32.v(388): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 388 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757847449616 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(402) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(402)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 402 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847449616 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1038) " "Verilog HDL warning at picorv32.v(1038): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1038 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757847449617 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1119) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1119)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1119 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847449617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1250) " "Verilog HDL warning at picorv32.v(1250): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1250 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757847449617 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1251) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1251)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1251 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847449617 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(1251) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(1251)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1251 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847449617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1267) " "Verilog HDL warning at picorv32.v(1267): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1267 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757847449617 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1268) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1268)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1268 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847449617 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(1268) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(1268)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1268 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847449617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1311) " "Verilog HDL warning at picorv32.v(1311): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1311 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757847449617 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1314) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1314)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1314 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847449617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1349) " "Verilog HDL warning at picorv32.v(1349): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1349 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757847449617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1404) " "Verilog HDL warning at picorv32.v(1404): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1404 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757847449617 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1405) " "Verilog HDL warning at picorv32.v(1405): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1405 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757847449618 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1417) " "Verilog HDL warning at picorv32.v(1417): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1417 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757847449618 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1418) " "Verilog HDL warning at picorv32.v(1418): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757847449618 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1436) " "Verilog HDL warning at picorv32.v(1436): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1436 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757847449618 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1437) " "Verilog HDL warning at picorv32.v(1437): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1437 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757847449618 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1440) " "Verilog HDL warning at picorv32.v(1440): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1440 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757847449618 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1455) " "Verilog HDL warning at picorv32.v(1455): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1455 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757847449618 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1485) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1485)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1485 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847449618 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(1485) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(1485)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1485 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847449618 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1497) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1497)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1497 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847449618 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1580) " "Verilog HDL warning at picorv32.v(1580): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1580 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757847449618 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1581) " "Verilog HDL warning at picorv32.v(1581): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1581 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757847449618 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1583) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1583)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1583 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847449618 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1627) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1627)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1627 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847449618 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(1627) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(1627)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1627 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847449618 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1735) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1735)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1735 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847449618 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1766) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1766)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1766 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847449618 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1836) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1836)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1836 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847449618 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(1836) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(1836)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1836 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847449618 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1844) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1844)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1844 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847449618 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(1844) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(1844)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1844 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847449618 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1859) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1859)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1859 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847449618 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(1859) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(1859)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1859 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847449618 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1884) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1884)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1884 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847449619 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(1884) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(1884)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1884 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847449619 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "parallel_case src/picorv32.v(1901) " "Unrecognized synthesis attribute \"parallel_case\" at src/picorv32.v(1901)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1901 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847449619 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "full_case src/picorv32.v(1901) " "Unrecognized synthesis attribute \"full_case\" at src/picorv32.v(1901)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1901 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847449619 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(1974) " "Verilog HDL warning at picorv32.v(1974): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1974 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757847449619 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "picorv32.v(1402) " "Verilog HDL information at picorv32.v(1402): always construct contains both blocking and non-blocking assignments" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1402 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1757847449619 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "picorv32.v(2467) " "Verilog HDL warning at picorv32.v(2467): extended using \"x\" or \"z\"" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 2467 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1757847449619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/picorv32.v 8 8 " "Found 8 design units, including 8 entities, in source file src/picorv32.v" { { "Info" "ISGN_ENTITY_NAME" "1 picorv32 " "Found entity 1: picorv32" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757847449621 ""} { "Info" "ISGN_ENTITY_NAME" "2 picorv32_regs " "Found entity 2: picorv32_regs" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 2174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757847449621 ""} { "Info" "ISGN_ENTITY_NAME" "3 picorv32_pcpi_mul " "Found entity 3: picorv32_pcpi_mul" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 2197 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757847449621 ""} { "Info" "ISGN_ENTITY_NAME" "4 picorv32_pcpi_fast_mul " "Found entity 4: picorv32_pcpi_fast_mul" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 2318 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757847449621 ""} { "Info" "ISGN_ENTITY_NAME" "5 picorv32_pcpi_div " "Found entity 5: picorv32_pcpi_div" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 2420 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757847449621 ""} { "Info" "ISGN_ENTITY_NAME" "6 picorv32_axi " "Found entity 6: picorv32_axi" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 2517 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757847449621 ""} { "Info" "ISGN_ENTITY_NAME" "7 picorv32_axi_adapter " "Found entity 7: picorv32_axi_adapter" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 2731 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757847449621 ""} { "Info" "ISGN_ENTITY_NAME" "8 picorv32_wb " "Found entity 8: picorv32_wb" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 2815 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757847449621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847449621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/countdown_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file src/countdown_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 countdown_timer " "Found entity 1: countdown_timer" {  } { { "src/countdown_timer.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/countdown_timer.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757847449622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847449622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_valid top.v(202) " "Verilog HDL Implicit Net warning at top.v(202): created implicit net for \"mem_valid\"" {  } { { "src/top.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/top.v" 202 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757847449622 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "mem_instr top.v(203) " "Verilog HDL Implicit Net warning at top.v(203): created implicit net for \"mem_instr\"" {  } { { "src/top.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/top.v" 203 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757847449622 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1757847449666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_control reset_control:reset_controller " "Elaborating entity \"reset_control\" for hierarchy \"reset_control:reset_controller\"" {  } { { "src/top.v" "reset_controller" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/top.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757847449667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_wrap uart_wrap:uart " "Elaborating entity \"uart_wrap\" for hierarchy \"uart_wrap:uart\"" {  } { { "src/top.v" "uart" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/top.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757847449668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simpleuart uart_wrap:uart\|simpleuart:uart " "Elaborating entity \"simpleuart\" for hierarchy \"uart_wrap:uart\|simpleuart:uart\"" {  } { { "src/uart_wrap.v" "uart" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/uart_wrap.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757847449669 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 simpleuart.v(99) " "Verilog HDL assignment warning at simpleuart.v(99): truncated value with size 32 to match size of target (4)" {  } { { "src/simpleuart.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/simpleuart.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757847449671 "|top|uart_wrap:uart|simpleuart:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 simpleuart.v(114) " "Verilog HDL assignment warning at simpleuart.v(114): truncated value with size 32 to match size of target (10)" {  } { { "src/simpleuart.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/simpleuart.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757847449671 "|top|uart_wrap:uart|simpleuart:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 simpleuart.v(120) " "Verilog HDL assignment warning at simpleuart.v(120): truncated value with size 32 to match size of target (10)" {  } { { "src/simpleuart.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/simpleuart.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757847449671 "|top|uart_wrap:uart|simpleuart:uart"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 simpleuart.v(132) " "Verilog HDL assignment warning at simpleuart.v(132): truncated value with size 32 to match size of target (4)" {  } { { "src/simpleuart.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/simpleuart.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757847449671 "|top|uart_wrap:uart|simpleuart:uart"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "countdown_timer countdown_timer:cdt " "Elaborating entity \"countdown_timer\" for hierarchy \"countdown_timer:cdt\"" {  } { { "src/top.v" "cdt" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/top.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757847449672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram sram:memory " "Elaborating entity \"sram\" for hierarchy \"sram:memory\"" {  } { { "src/top.v" "memory" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/top.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757847449673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fpga_leds fpga_leds:soc_leds " "Elaborating entity \"fpga_leds\" for hierarchy \"fpga_leds:soc_leds\"" {  } { { "src/top.v" "soc_leds" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/top.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757847449767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picorv32 picorv32:cpu " "Elaborating entity \"picorv32\" for hierarchy \"picorv32:cpu\"" {  } { { "src/top.v" "cpu" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/top.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757847449769 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_insn_addr picorv32.v(181) " "Verilog HDL or VHDL warning at picorv32.v(181): object \"dbg_insn_addr\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 181 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1757847449778 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_valid picorv32.v(183) " "Verilog HDL or VHDL warning at picorv32.v(183): object \"dbg_mem_valid\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1757847449778 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_instr picorv32.v(184) " "Verilog HDL or VHDL warning at picorv32.v(184): object \"dbg_mem_instr\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1757847449778 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_ready picorv32.v(185) " "Verilog HDL or VHDL warning at picorv32.v(185): object \"dbg_mem_ready\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1757847449778 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_addr picorv32.v(186) " "Verilog HDL or VHDL warning at picorv32.v(186): object \"dbg_mem_addr\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1757847449778 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_wdata picorv32.v(187) " "Verilog HDL or VHDL warning at picorv32.v(187): object \"dbg_mem_wdata\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1757847449778 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_wstrb picorv32.v(188) " "Verilog HDL or VHDL warning at picorv32.v(188): object \"dbg_mem_wstrb\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 188 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1757847449778 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_mem_rdata picorv32.v(189) " "Verilog HDL or VHDL warning at picorv32.v(189): object \"dbg_mem_rdata\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1757847449778 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_busy picorv32.v(375) " "Verilog HDL or VHDL warning at picorv32.v(375): object \"mem_busy\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 375 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1757847449778 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs1val picorv32.v(696) " "Verilog HDL or VHDL warning at picorv32.v(696): object \"dbg_rs1val\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 696 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1757847449778 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs2val picorv32.v(697) " "Verilog HDL or VHDL warning at picorv32.v(697): object \"dbg_rs2val\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 697 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1757847449778 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs1val_valid picorv32.v(698) " "Verilog HDL or VHDL warning at picorv32.v(698): object \"dbg_rs1val_valid\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 698 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1757847449778 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_rs2val_valid picorv32.v(699) " "Verilog HDL or VHDL warning at picorv32.v(699): object \"dbg_rs2val_valid\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 699 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1757847449778 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_valid_insn picorv32.v(769) " "Verilog HDL or VHDL warning at picorv32.v(769): object \"dbg_valid_insn\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 769 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1757847449778 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dbg_ascii_state picorv32.v(1184) " "Verilog HDL or VHDL warning at picorv32.v(1184): object \"dbg_ascii_state\" assigned a value but never read" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1757847449778 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "picorv32.v(332) " "Verilog HDL Case Statement warning at picorv32.v(332): incomplete case statement has no default case item" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 332 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1757847449778 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 picorv32.v(617) " "Verilog HDL assignment warning at picorv32.v(617): truncated value with size 32 to match size of target (2)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 617 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757847449778 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(890) " "Verilog HDL assignment warning at picorv32.v(890): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757847449778 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 picorv32.v(1245) " "Verilog HDL assignment warning at picorv32.v(1245): truncated value with size 33 to match size of target (32)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757847449778 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 picorv32.v(1250) " "Verilog HDL assignment warning at picorv32.v(1250): truncated value with size 32 to match size of target (1)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757847449778 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1252) " "Verilog HDL warning at picorv32.v(1252): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1252 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1757847449779 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1252) " "Verilog HDL Case Statement warning at picorv32.v(1252): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1252 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1757847449779 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1269) " "Verilog HDL warning at picorv32.v(1269): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1269 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1757847449779 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1269) " "Verilog HDL Case Statement warning at picorv32.v(1269): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1269 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1757847449779 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1315) " "Verilog HDL warning at picorv32.v(1315): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1315 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1757847449779 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "picorv32.v(1315) " "Verilog HDL Case Statement warning at picorv32.v(1315): incomplete case statement has no default case item" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1315 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1757847449779 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1349) " "Verilog HDL assignment warning at picorv32.v(1349): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757847449779 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1404) " "Verilog HDL assignment warning at picorv32.v(1404): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757847449779 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1498) " "Verilog HDL warning at picorv32.v(1498): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1498 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1757847449779 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1546) " "Verilog HDL assignment warning at picorv32.v(1546): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1546 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757847449779 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1628) " "Verilog HDL warning at picorv32.v(1628): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1628 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1757847449779 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1628) " "Verilog HDL Case Statement warning at picorv32.v(1628): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1628 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1757847449779 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1731) " "Verilog HDL assignment warning at picorv32.v(1731): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757847449779 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1761) " "Verilog HDL assignment warning at picorv32.v(1761): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757847449779 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1837) " "Verilog HDL warning at picorv32.v(1837): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1837 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1757847449779 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1837) " "Verilog HDL Case Statement warning at picorv32.v(1837): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1837 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1757847449779 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1842) " "Verilog HDL assignment warning at picorv32.v(1842): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757847449779 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1845) " "Verilog HDL warning at picorv32.v(1845): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1845 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1757847449779 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1845) " "Verilog HDL Case Statement warning at picorv32.v(1845): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1845 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1757847449779 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 picorv32.v(1850) " "Verilog HDL assignment warning at picorv32.v(1850): truncated value with size 32 to match size of target (5)" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1757847449779 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1860) " "Verilog HDL warning at picorv32.v(1860): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1860 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1757847449779 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1860) " "Verilog HDL Case Statement warning at picorv32.v(1860): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1860 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1757847449779 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1885) " "Verilog HDL warning at picorv32.v(1885): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1885 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1757847449779 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1885) " "Verilog HDL Case Statement warning at picorv32.v(1885): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1885 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1757847449779 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "picorv32.v(1902) " "Verilog HDL warning at picorv32.v(1902): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1902 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Analysis & Synthesis" 0 -1 1757847449779 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "picorv32.v(1902) " "Verilog HDL Case Statement warning at picorv32.v(1902): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 1902 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "Analysis & Synthesis" 0 -1 1757847449779 "|top|picorv32:cpu"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pcpi_insn picorv32.v(111) " "Output port \"pcpi_insn\" at picorv32.v(111) has no driver" {  } { { "src/picorv32.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/picorv32.v" 111 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1757847449779 "|top|picorv32:cpu"}
{ "Warning" "WSSC_TIMING_DRIVEN_SYNTHESIS_SKIPPED_FOR_TIMING_NETLIST" "" "Timing-Driven Synthesis is skipped because it could not initialize the timing netlist" {  } {  } 0 330000 "Timing-Driven Synthesis is skipped because it could not initialize the timing netlist" 0 0 "Analysis & Synthesis" 0 -1 1757847450088 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "picorv32:cpu\|cpuregs_rtl_0 " "Inferred RAM node \"picorv32:cpu\|cpuregs_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1757847450348 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "picorv32:cpu\|cpuregs_rtl_1 " "Inferred RAM node \"picorv32:cpu\|cpuregs_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1757847450349 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "sram:memory\|mem " "RAM logic \"sram:memory\|mem\" is uninferred due to asynchronous read logic" {  } { { "src/sram_infer.v" "mem" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/sram_infer.v" 36 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1757847450349 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1757847450349 ""}
{ "Warning" "WINFER_UNCONVERTED_LARGE_RAM" "" "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" {  } {  } 0 276002 "Cannot convert all sets of registers into RAM megafunctions when creating nodes; therefore, the resulting number of registers remaining in design can cause longer compilation time or result in insufficient memory to complete Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1757847450919 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "picorv32:cpu\|cpuregs_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"picorv32:cpu\|cpuregs_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1757847477054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1757847477054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1757847477054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1757847477054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1757847477054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1757847477054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1757847477054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1757847477054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1757847477054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1757847477054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1757847477054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1757847477054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1757847477054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1757847477054 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1757847477054 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "picorv32:cpu\|cpuregs_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"picorv32:cpu\|cpuregs_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1757847477054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1757847477054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1757847477054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1757847477054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1757847477054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1757847477054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1757847477054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1757847477054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1757847477054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1757847477054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1757847477054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1757847477054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1757847477054 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1757847477054 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1757847477054 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1757847477054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "picorv32:cpu\|altsyncram:cpuregs_rtl_0 " "Elaborated megafunction instantiation \"picorv32:cpu\|altsyncram:cpuregs_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757847477152 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "picorv32:cpu\|altsyncram:cpuregs_rtl_0 " "Instantiated megafunction \"picorv32:cpu\|altsyncram:cpuregs_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757847477152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757847477152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757847477152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757847477152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757847477152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757847477152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757847477152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757847477152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757847477152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757847477152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757847477152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757847477152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757847477152 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1757847477152 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1757847477152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_trd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_trd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_trd1 " "Found entity 1: altsyncram_trd1" {  } { { "db/altsyncram_trd1.tdf" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/db/altsyncram_trd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1757847477204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847477204 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1757847483807 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1757847568054 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Z/projects/RISCV_project/pico/picorv32-quartus/output_files/picorv32-DE2115.map.smsg " "Generated suppressed messages file D:/Z/projects/RISCV_project/pico/picorv32-quartus/output_files/picorv32-DE2115.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847570641 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1757847573595 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1757847573595 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "113958 " "Implemented 113958 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1757847578894 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1757847578894 ""} { "Info" "ICUT_CUT_TM_LCELLS" "113882 " "Implemented 113882 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1757847578894 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1757847578894 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1757847578894 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 85 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5219 " "Peak virtual memory: 5219 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757847579045 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 14 16:29:39 2025 " "Processing ended: Sun Sep 14 16:29:39 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757847579045 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:17 " "Elapsed time: 00:02:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757847579045 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:28 " "Total CPU time (on all processors): 00:02:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757847579045 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847579045 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 85 s " "Quartus Prime Flow was successful. 0 errors, 85 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1757847579842 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1757847580262 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1757847580262 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 14 16:29:40 2025 " "Processing started: Sun Sep 14 16:29:40 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1757847580262 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1757847580262 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off picorv32-DE2115 -c picorv32-DE2115 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off picorv32-DE2115 -c picorv32-DE2115" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1757847580262 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1757847580331 ""}
{ "Info" "0" "" "Project  = picorv32-DE2115" {  } {  } 0 0 "Project  = picorv32-DE2115" 0 0 "Fitter" 0 0 1757847580331 ""}
{ "Info" "0" "" "Revision = picorv32-DE2115" {  } {  } 0 0 "Revision = picorv32-DE2115" 0 0 "Fitter" 0 0 1757847580331 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1757847581041 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1757847581041 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "picorv32-DE2115 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"picorv32-DE2115\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1757847581356 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1757847581388 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1757847581388 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1757847582159 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1757847582185 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1757847582820 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1757847582820 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1757847582820 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1757847582820 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1757847582820 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1757847582820 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1757847582820 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1757847582820 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1757847582820 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1757847582820 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Z/projects/RISCV_project/pico/picorv32-quartus/" { { 0 { 0 ""} 0 123865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1757847583058 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Z/projects/RISCV_project/pico/picorv32-quartus/" { { 0 { 0 ""} 0 123867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1757847583058 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Z/projects/RISCV_project/pico/picorv32-quartus/" { { 0 { 0 ""} 0 123869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1757847583058 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Z/projects/RISCV_project/pico/picorv32-quartus/" { { 0 { 0 ""} 0 123871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1757847583058 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/24.1std/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Z/projects/RISCV_project/pico/picorv32-quartus/" { { 0 { 0 ""} 0 123873 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1757847583058 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1757847583058 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1757847583132 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1757847600981 ""}
{ "Info" "ISTA_SDC_FOUND" "src/picorv32.sdc " "Reading SDC File: 'src/picorv32.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1757847610960 ""}
{ "Error" "ESTA_TCL_ERROR_INFO" "invalid command name \"//Copyright\"\n    while executing\n\"unknown_original //Copyright (C)2014-2024 GOWIN Semiconductor Corporation.\"\n    (\"eval\" body line 1)\n    invoked from within\n\"eval unknown_original \$cmd \$args\"\n    (procedure \"::unknown\" line 7)\n    invoked from within\n\"//Copyright (C)2014-2024 GOWIN Semiconductor Corporation.\"\n    (file \"src/picorv32.sdc\" line 1) " "invalid command name \"//Copyright\"\n    while executing\n\"unknown_original //Copyright (C)2014-2024 GOWIN Semiconductor Corporation.\"\n    (\"eval\" body line 1)\n    invoked from within\n\"eval unknown_original \$cmd \$args\"\n    (procedure \"::unknown\" line 7)\n    invoked from within\n\"//Copyright (C)2014-2024 GOWIN Semiconductor Corporation.\"\n    (file \"src/picorv32.sdc\" line 1)" {  } {  } 0 332000 "%1!s!" 0 0 "Fitter" 0 -1 1757847610982 ""}
{ "Critical Warning" "WSTA_READ_SDC_FAILED" "" "Read_sdc failed due to errors in the SDC file" {  } {  } 1 332008 "Read_sdc failed due to errors in the SDC file" 0 0 "Fitter" 0 -1 1757847610982 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1757847610983 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1757847613234 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1757847613235 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1757847621930 ""}  } { { "src/top.v" "" { Text "D:/Z/projects/RISCV_project/pico/picorv32-quartus/src/top.v" 34 0 0 } } { "temporary_test_loc" "" { Generic "D:/Z/projects/RISCV_project/pico/picorv32-quartus/" { { 0 { 0 ""} 0 123860 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1757847621930 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:46 " "Fitter preparation operations ending: elapsed time is 00:00:46" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1757847628343 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1757847648493 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 2 s 4 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 2 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "6044 " "Peak virtual memory: 6044 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1757847653045 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Sep 14 16:30:53 2025 " "Processing ended: Sun Sep 14 16:30:53 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1757847653045 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:13 " "Elapsed time: 00:01:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1757847653045 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1757847653045 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1757847653045 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Flow 4 s 89 s " "Quartus Prime Flow was unsuccessful. 4 errors, 89 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1757847653851 ""}
