Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Mon Jan 02 14:07:28 2017
| Host         : UX303L running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file SevenSegment_timing_summary_routed.rpt -rpx SevenSegment_timing_summary_routed.rpx
| Design       : SevenSegment
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.775        0.000                      0                   28        0.268        0.000                      0                   28        4.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.775        0.000                      0                   28        0.268        0.000                      0                   28        4.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.775ns  (required time - arrival time)
  Source:                 ssdp1/cnt_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdp1/cnt_time_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.234ns  (logic 1.695ns (75.878%)  route 0.539ns (24.122%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.608     5.129    ssdp1/CLK
    SLICE_X62Y76         FDCE                                         r  ssdp1/cnt_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDCE (Prop_fdce_C_Q)         0.456     5.585 r  ssdp1/cnt_time_reg[1]/Q
                         net (fo=1, routed)           0.539     6.124    ssdp1/cnt_time_reg_n_0_[1]
    SLICE_X62Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.798 r  ssdp1/cnt_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.798    ssdp1/cnt_time_reg[0]_i_1_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.912 r  ssdp1/cnt_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.912    ssdp1/cnt_time_reg[4]_i_1_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.026 r  ssdp1/cnt_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.026    ssdp1/cnt_time_reg[8]_i_1_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.140 r  ssdp1/cnt_time_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.140    ssdp1/cnt_time_reg[12]_i_1_n_0
    SLICE_X62Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.363 r  ssdp1/cnt_time_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.363    ssdp1/cnt_time_reg[16]_i_1_n_7
    SLICE_X62Y80         FDCE                                         r  ssdp1/cnt_time_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.498    14.839    ssdp1/CLK
    SLICE_X62Y80         FDCE                                         r  ssdp1/cnt_time_reg[16]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X62Y80         FDCE (Setup_fdce_C_D)        0.062    15.138    ssdp1/cnt_time_reg[16]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -7.363    
  -------------------------------------------------------------------
                         slack                                  7.775    

Slack (MET) :             7.778ns  (required time - arrival time)
  Source:                 ssdp1/cnt_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdp1/cnt_time_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.231ns  (logic 1.692ns (75.845%)  route 0.539ns (24.155%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.608     5.129    ssdp1/CLK
    SLICE_X62Y76         FDCE                                         r  ssdp1/cnt_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDCE (Prop_fdce_C_Q)         0.456     5.585 r  ssdp1/cnt_time_reg[1]/Q
                         net (fo=1, routed)           0.539     6.124    ssdp1/cnt_time_reg_n_0_[1]
    SLICE_X62Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.798 r  ssdp1/cnt_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.798    ssdp1/cnt_time_reg[0]_i_1_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.912 r  ssdp1/cnt_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.912    ssdp1/cnt_time_reg[4]_i_1_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.026 r  ssdp1/cnt_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.026    ssdp1/cnt_time_reg[8]_i_1_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.360 r  ssdp1/cnt_time_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.360    ssdp1/cnt_time_reg[12]_i_1_n_6
    SLICE_X62Y79         FDCE                                         r  ssdp1/cnt_time_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.498    14.839    ssdp1/CLK
    SLICE_X62Y79         FDCE                                         r  ssdp1/cnt_time_reg[13]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X62Y79         FDCE (Setup_fdce_C_D)        0.062    15.138    ssdp1/cnt_time_reg[13]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -7.360    
  -------------------------------------------------------------------
                         slack                                  7.778    

Slack (MET) :             7.799ns  (required time - arrival time)
  Source:                 ssdp1/cnt_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdp1/cnt_time_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.210ns  (logic 1.671ns (75.616%)  route 0.539ns (24.384%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.608     5.129    ssdp1/CLK
    SLICE_X62Y76         FDCE                                         r  ssdp1/cnt_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDCE (Prop_fdce_C_Q)         0.456     5.585 r  ssdp1/cnt_time_reg[1]/Q
                         net (fo=1, routed)           0.539     6.124    ssdp1/cnt_time_reg_n_0_[1]
    SLICE_X62Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.798 r  ssdp1/cnt_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.798    ssdp1/cnt_time_reg[0]_i_1_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.912 r  ssdp1/cnt_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.912    ssdp1/cnt_time_reg[4]_i_1_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.026 r  ssdp1/cnt_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.026    ssdp1/cnt_time_reg[8]_i_1_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.339 r  ssdp1/cnt_time_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.339    ssdp1/cnt_time_reg[12]_i_1_n_4
    SLICE_X62Y79         FDCE                                         r  ssdp1/cnt_time_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.498    14.839    ssdp1/CLK
    SLICE_X62Y79         FDCE                                         r  ssdp1/cnt_time_reg[15]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X62Y79         FDCE (Setup_fdce_C_D)        0.062    15.138    ssdp1/cnt_time_reg[15]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -7.339    
  -------------------------------------------------------------------
                         slack                                  7.799    

Slack (MET) :             7.873ns  (required time - arrival time)
  Source:                 ssdp1/cnt_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdp1/cnt_time_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 1.597ns (74.771%)  route 0.539ns (25.229%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.608     5.129    ssdp1/CLK
    SLICE_X62Y76         FDCE                                         r  ssdp1/cnt_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDCE (Prop_fdce_C_Q)         0.456     5.585 r  ssdp1/cnt_time_reg[1]/Q
                         net (fo=1, routed)           0.539     6.124    ssdp1/cnt_time_reg_n_0_[1]
    SLICE_X62Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.798 r  ssdp1/cnt_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.798    ssdp1/cnt_time_reg[0]_i_1_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.912 r  ssdp1/cnt_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.912    ssdp1/cnt_time_reg[4]_i_1_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.026 r  ssdp1/cnt_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.026    ssdp1/cnt_time_reg[8]_i_1_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.265 r  ssdp1/cnt_time_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.265    ssdp1/cnt_time_reg[12]_i_1_n_5
    SLICE_X62Y79         FDCE                                         r  ssdp1/cnt_time_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.498    14.839    ssdp1/CLK
    SLICE_X62Y79         FDCE                                         r  ssdp1/cnt_time_reg[14]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X62Y79         FDCE (Setup_fdce_C_D)        0.062    15.138    ssdp1/cnt_time_reg[14]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -7.265    
  -------------------------------------------------------------------
                         slack                                  7.873    

Slack (MET) :             7.889ns  (required time - arrival time)
  Source:                 ssdp1/cnt_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdp1/cnt_time_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.120ns  (logic 1.581ns (74.581%)  route 0.539ns (25.419%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.608     5.129    ssdp1/CLK
    SLICE_X62Y76         FDCE                                         r  ssdp1/cnt_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDCE (Prop_fdce_C_Q)         0.456     5.585 r  ssdp1/cnt_time_reg[1]/Q
                         net (fo=1, routed)           0.539     6.124    ssdp1/cnt_time_reg_n_0_[1]
    SLICE_X62Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.798 r  ssdp1/cnt_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.798    ssdp1/cnt_time_reg[0]_i_1_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.912 r  ssdp1/cnt_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.912    ssdp1/cnt_time_reg[4]_i_1_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.026 r  ssdp1/cnt_time_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.026    ssdp1/cnt_time_reg[8]_i_1_n_0
    SLICE_X62Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.249 r  ssdp1/cnt_time_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.249    ssdp1/cnt_time_reg[12]_i_1_n_7
    SLICE_X62Y79         FDCE                                         r  ssdp1/cnt_time_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.498    14.839    ssdp1/CLK
    SLICE_X62Y79         FDCE                                         r  ssdp1/cnt_time_reg[12]/C
                         clock pessimism              0.272    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X62Y79         FDCE (Setup_fdce_C_D)        0.062    15.138    ssdp1/cnt_time_reg[12]
  -------------------------------------------------------------------
                         required time                         15.138    
                         arrival time                          -7.249    
  -------------------------------------------------------------------
                         slack                                  7.889    

Slack (MET) :             7.891ns  (required time - arrival time)
  Source:                 ssdp1/cnt_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdp1/cnt_time_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.117ns  (logic 1.578ns (74.545%)  route 0.539ns (25.455%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.608     5.129    ssdp1/CLK
    SLICE_X62Y76         FDCE                                         r  ssdp1/cnt_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDCE (Prop_fdce_C_Q)         0.456     5.585 r  ssdp1/cnt_time_reg[1]/Q
                         net (fo=1, routed)           0.539     6.124    ssdp1/cnt_time_reg_n_0_[1]
    SLICE_X62Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.798 r  ssdp1/cnt_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.798    ssdp1/cnt_time_reg[0]_i_1_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.912 r  ssdp1/cnt_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.912    ssdp1/cnt_time_reg[4]_i_1_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.246 r  ssdp1/cnt_time_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.246    ssdp1/cnt_time_reg[8]_i_1_n_6
    SLICE_X62Y78         FDCE                                         r  ssdp1/cnt_time_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.497    14.838    ssdp1/CLK
    SLICE_X62Y78         FDCE                                         r  ssdp1/cnt_time_reg[9]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X62Y78         FDCE (Setup_fdce_C_D)        0.062    15.137    ssdp1/cnt_time_reg[9]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -7.246    
  -------------------------------------------------------------------
                         slack                                  7.891    

Slack (MET) :             7.895ns  (required time - arrival time)
  Source:                 ssdp1/cnt_time_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdp1/seg_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.868ns (40.160%)  route 1.293ns (59.840%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.135ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.614     5.135    ssdp1/CLK
    SLICE_X62Y80         FDCE                                         r  ssdp1/cnt_time_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDCE (Prop_fdce_C_Q)         0.456     5.591 r  ssdp1/cnt_time_reg[16]/Q
                         net (fo=19, routed)          1.293     6.884    ssdp1/p_0_in[1]
    SLICE_X64Y82         MUXF7 (Prop_muxf7_S_O)       0.314     7.198 r  ssdp1/seg_reg[2]_i_2/O
                         net (fo=1, routed)           0.000     7.198    ssdp1/seg_reg[2]_i_2_n_0
    SLICE_X64Y82         MUXF8 (Prop_muxf8_I0_O)      0.098     7.296 r  ssdp1/seg_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.296    ssdp1/next_seg[2]
    SLICE_X64Y82         FDPE                                         r  ssdp1/seg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.501    14.842    ssdp1/CLK
    SLICE_X64Y82         FDPE                                         r  ssdp1/seg_reg[2]/C
                         clock pessimism              0.272    15.114    
                         clock uncertainty           -0.035    15.079    
    SLICE_X64Y82         FDPE (Setup_fdpe_C_D)        0.113    15.192    ssdp1/seg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.192    
                         arrival time                          -7.296    
  -------------------------------------------------------------------
                         slack                                  7.895    

Slack (MET) :             7.912ns  (required time - arrival time)
  Source:                 ssdp1/cnt_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdp1/cnt_time_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.096ns  (logic 1.557ns (74.290%)  route 0.539ns (25.710%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.608     5.129    ssdp1/CLK
    SLICE_X62Y76         FDCE                                         r  ssdp1/cnt_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDCE (Prop_fdce_C_Q)         0.456     5.585 r  ssdp1/cnt_time_reg[1]/Q
                         net (fo=1, routed)           0.539     6.124    ssdp1/cnt_time_reg_n_0_[1]
    SLICE_X62Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.798 r  ssdp1/cnt_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.798    ssdp1/cnt_time_reg[0]_i_1_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.912 r  ssdp1/cnt_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.912    ssdp1/cnt_time_reg[4]_i_1_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.225 r  ssdp1/cnt_time_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.225    ssdp1/cnt_time_reg[8]_i_1_n_4
    SLICE_X62Y78         FDCE                                         r  ssdp1/cnt_time_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.497    14.838    ssdp1/CLK
    SLICE_X62Y78         FDCE                                         r  ssdp1/cnt_time_reg[11]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X62Y78         FDCE (Setup_fdce_C_D)        0.062    15.137    ssdp1/cnt_time_reg[11]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -7.225    
  -------------------------------------------------------------------
                         slack                                  7.912    

Slack (MET) :             7.986ns  (required time - arrival time)
  Source:                 ssdp1/cnt_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdp1/cnt_time_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.022ns  (logic 1.483ns (73.349%)  route 0.539ns (26.651%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.608     5.129    ssdp1/CLK
    SLICE_X62Y76         FDCE                                         r  ssdp1/cnt_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDCE (Prop_fdce_C_Q)         0.456     5.585 r  ssdp1/cnt_time_reg[1]/Q
                         net (fo=1, routed)           0.539     6.124    ssdp1/cnt_time_reg_n_0_[1]
    SLICE_X62Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.798 r  ssdp1/cnt_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.798    ssdp1/cnt_time_reg[0]_i_1_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.912 r  ssdp1/cnt_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.912    ssdp1/cnt_time_reg[4]_i_1_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.151 r  ssdp1/cnt_time_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.151    ssdp1/cnt_time_reg[8]_i_1_n_5
    SLICE_X62Y78         FDCE                                         r  ssdp1/cnt_time_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.497    14.838    ssdp1/CLK
    SLICE_X62Y78         FDCE                                         r  ssdp1/cnt_time_reg[10]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X62Y78         FDCE (Setup_fdce_C_D)        0.062    15.137    ssdp1/cnt_time_reg[10]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -7.151    
  -------------------------------------------------------------------
                         slack                                  7.986    

Slack (MET) :             8.002ns  (required time - arrival time)
  Source:                 ssdp1/cnt_time_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdp1/cnt_time_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.006ns  (logic 1.467ns (73.136%)  route 0.539ns (26.864%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.608     5.129    ssdp1/CLK
    SLICE_X62Y76         FDCE                                         r  ssdp1/cnt_time_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y76         FDCE (Prop_fdce_C_Q)         0.456     5.585 r  ssdp1/cnt_time_reg[1]/Q
                         net (fo=1, routed)           0.539     6.124    ssdp1/cnt_time_reg_n_0_[1]
    SLICE_X62Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.798 r  ssdp1/cnt_time_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.798    ssdp1/cnt_time_reg[0]_i_1_n_0
    SLICE_X62Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.912 r  ssdp1/cnt_time_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.912    ssdp1/cnt_time_reg[4]_i_1_n_0
    SLICE_X62Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.135 r  ssdp1/cnt_time_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.135    ssdp1/cnt_time_reg[8]_i_1_n_7
    SLICE_X62Y78         FDCE                                         r  ssdp1/cnt_time_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.497    14.838    ssdp1/CLK
    SLICE_X62Y78         FDCE                                         r  ssdp1/cnt_time_reg[8]/C
                         clock pessimism              0.272    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X62Y78         FDCE (Setup_fdce_C_D)        0.062    15.137    ssdp1/cnt_time_reg[8]
  -------------------------------------------------------------------
                         required time                         15.137    
                         arrival time                          -7.135    
  -------------------------------------------------------------------
                         slack                                  8.002    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ssdp1/cnt_time_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdp1/cnt_time_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.583     1.466    ssdp1/CLK
    SLICE_X62Y78         FDCE                                         r  ssdp1/cnt_time_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  ssdp1/cnt_time_reg[10]/Q
                         net (fo=1, routed)           0.121     1.729    ssdp1/cnt_time_reg_n_0_[10]
    SLICE_X62Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.840 r  ssdp1/cnt_time_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.840    ssdp1/cnt_time_reg[8]_i_1_n_5
    SLICE_X62Y78         FDCE                                         r  ssdp1/cnt_time_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.851     1.979    ssdp1/CLK
    SLICE_X62Y78         FDCE                                         r  ssdp1/cnt_time_reg[10]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X62Y78         FDCE (Hold_fdce_C_D)         0.105     1.571    ssdp1/cnt_time_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ssdp1/cnt_time_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdp1/cnt_time_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.583     1.466    ssdp1/CLK
    SLICE_X62Y77         FDCE                                         r  ssdp1/cnt_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  ssdp1/cnt_time_reg[6]/Q
                         net (fo=1, routed)           0.121     1.729    ssdp1/cnt_time_reg_n_0_[6]
    SLICE_X62Y77         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.840 r  ssdp1/cnt_time_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.840    ssdp1/cnt_time_reg[4]_i_1_n_5
    SLICE_X62Y77         FDCE                                         r  ssdp1/cnt_time_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.850     1.978    ssdp1/CLK
    SLICE_X62Y77         FDCE                                         r  ssdp1/cnt_time_reg[6]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y77         FDCE (Hold_fdce_C_D)         0.105     1.571    ssdp1/cnt_time_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ssdp1/cnt_time_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdp1/cnt_time_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.584     1.467    ssdp1/CLK
    SLICE_X62Y79         FDCE                                         r  ssdp1/cnt_time_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  ssdp1/cnt_time_reg[14]/Q
                         net (fo=1, routed)           0.121     1.730    ssdp1/cnt_time_reg_n_0_[14]
    SLICE_X62Y79         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.841 r  ssdp1/cnt_time_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.841    ssdp1/cnt_time_reg[12]_i_1_n_5
    SLICE_X62Y79         FDCE                                         r  ssdp1/cnt_time_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.852     1.980    ssdp1/CLK
    SLICE_X62Y79         FDCE                                         r  ssdp1/cnt_time_reg[14]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X62Y79         FDCE (Hold_fdce_C_D)         0.105     1.572    ssdp1/cnt_time_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 ssdp1/cnt_time_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdp1/seg_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.245ns (61.787%)  route 0.152ns (38.213%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.585     1.468    ssdp1/CLK
    SLICE_X62Y80         FDCE                                         r  ssdp1/cnt_time_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  ssdp1/cnt_time_reg[16]/Q
                         net (fo=19, routed)          0.152     1.761    ssdp1/p_0_in[1]
    SLICE_X65Y81         MUXF7 (Prop_muxf7_S_O)       0.085     1.846 r  ssdp1/seg_reg[6]_i_3/O
                         net (fo=1, routed)           0.000     1.846    ssdp1/seg_reg[6]_i_3_n_0
    SLICE_X65Y81         MUXF8 (Prop_muxf8_I1_O)      0.019     1.865 r  ssdp1/seg_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.865    ssdp1/next_seg[6]
    SLICE_X65Y81         FDPE                                         r  ssdp1/seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.854     1.982    ssdp1/CLK
    SLICE_X65Y81         FDPE                                         r  ssdp1/seg_reg[6]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X65Y81         FDPE (Hold_fdpe_C_D)         0.105     1.588    ssdp1/seg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 ssdp1/cnt_time_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdp1/seg_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.408ns  (logic 0.245ns (60.027%)  route 0.163ns (39.973%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.585     1.468    ssdp1/CLK
    SLICE_X62Y80         FDCE                                         r  ssdp1/cnt_time_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  ssdp1/cnt_time_reg[16]/Q
                         net (fo=19, routed)          0.163     1.772    ssdp1/p_0_in[1]
    SLICE_X63Y81         MUXF7 (Prop_muxf7_S_O)       0.085     1.857 r  ssdp1/seg_reg[1]_i_3/O
                         net (fo=1, routed)           0.000     1.857    ssdp1/seg_reg[1]_i_3_n_0
    SLICE_X63Y81         MUXF8 (Prop_muxf8_I1_O)      0.019     1.876 r  ssdp1/seg_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.876    ssdp1/next_seg[1]
    SLICE_X63Y81         FDPE                                         r  ssdp1/seg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.854     1.982    ssdp1/CLK
    SLICE_X63Y81         FDPE                                         r  ssdp1/seg_reg[1]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X63Y81         FDPE (Hold_fdpe_C_D)         0.105     1.588    ssdp1/seg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ssdp1/cnt_time_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdp1/seg_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.245ns (59.178%)  route 0.169ns (40.822%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.585     1.468    ssdp1/CLK
    SLICE_X62Y80         FDCE                                         r  ssdp1/cnt_time_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  ssdp1/cnt_time_reg[16]/Q
                         net (fo=19, routed)          0.169     1.778    ssdp1/p_0_in[1]
    SLICE_X62Y81         MUXF7 (Prop_muxf7_S_O)       0.085     1.863 r  ssdp1/seg_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     1.863    ssdp1/seg_reg[0]_i_3_n_0
    SLICE_X62Y81         MUXF8 (Prop_muxf8_I1_O)      0.019     1.882 r  ssdp1/seg_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.882    ssdp1/next_seg[0]
    SLICE_X62Y81         FDPE                                         r  ssdp1/seg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.854     1.982    ssdp1/CLK
    SLICE_X62Y81         FDPE                                         r  ssdp1/seg_reg[0]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X62Y81         FDPE (Hold_fdpe_C_D)         0.105     1.588    ssdp1/seg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 ssdp1/cnt_time_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdp1/cnt_time_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.583     1.466    ssdp1/CLK
    SLICE_X62Y78         FDCE                                         r  ssdp1/cnt_time_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  ssdp1/cnt_time_reg[10]/Q
                         net (fo=1, routed)           0.121     1.729    ssdp1/cnt_time_reg_n_0_[10]
    SLICE_X62Y78         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.873 r  ssdp1/cnt_time_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    ssdp1/cnt_time_reg[8]_i_1_n_4
    SLICE_X62Y78         FDCE                                         r  ssdp1/cnt_time_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.851     1.979    ssdp1/CLK
    SLICE_X62Y78         FDCE                                         r  ssdp1/cnt_time_reg[11]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X62Y78         FDCE (Hold_fdce_C_D)         0.105     1.571    ssdp1/cnt_time_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 ssdp1/cnt_time_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdp1/cnt_time_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.583     1.466    ssdp1/CLK
    SLICE_X62Y77         FDCE                                         r  ssdp1/cnt_time_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y77         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  ssdp1/cnt_time_reg[6]/Q
                         net (fo=1, routed)           0.121     1.729    ssdp1/cnt_time_reg_n_0_[6]
    SLICE_X62Y77         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.873 r  ssdp1/cnt_time_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.873    ssdp1/cnt_time_reg[4]_i_1_n_4
    SLICE_X62Y77         FDCE                                         r  ssdp1/cnt_time_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.850     1.978    ssdp1/CLK
    SLICE_X62Y77         FDCE                                         r  ssdp1/cnt_time_reg[7]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X62Y77         FDCE (Hold_fdce_C_D)         0.105     1.571    ssdp1/cnt_time_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 ssdp1/cnt_time_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdp1/cnt_time_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.584     1.467    ssdp1/CLK
    SLICE_X62Y79         FDCE                                         r  ssdp1/cnt_time_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y79         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  ssdp1/cnt_time_reg[14]/Q
                         net (fo=1, routed)           0.121     1.730    ssdp1/cnt_time_reg_n_0_[14]
    SLICE_X62Y79         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.874 r  ssdp1/cnt_time_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    ssdp1/cnt_time_reg[12]_i_1_n_4
    SLICE_X62Y79         FDCE                                         r  ssdp1/cnt_time_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.852     1.980    ssdp1/CLK
    SLICE_X62Y79         FDCE                                         r  ssdp1/cnt_time_reg[15]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X62Y79         FDCE (Hold_fdce_C_D)         0.105     1.572    ssdp1/cnt_time_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 ssdp1/cnt_time_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdp1/seg_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.250ns (54.137%)  route 0.212ns (45.863%))
  Logic Levels:           2  (MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.585     1.468    ssdp1/CLK
    SLICE_X62Y80         FDCE                                         r  ssdp1/cnt_time_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDCE (Prop_fdce_C_Q)         0.141     1.609 r  ssdp1/cnt_time_reg[16]/Q
                         net (fo=19, routed)          0.212     1.821    ssdp1/p_0_in[1]
    SLICE_X64Y81         MUXF7 (Prop_muxf7_S_O)       0.090     1.911 r  ssdp1/seg_reg[3]_i_3/O
                         net (fo=1, routed)           0.000     1.911    ssdp1/seg_reg[3]_i_3_n_0
    SLICE_X64Y81         MUXF8 (Prop_muxf8_I1_O)      0.019     1.930 r  ssdp1/seg_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.930    ssdp1/next_seg[3]
    SLICE_X64Y81         FDPE                                         r  ssdp1/seg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.854     1.982    ssdp1/CLK
    SLICE_X64Y81         FDPE                                         r  ssdp1/seg_reg[3]/C
                         clock pessimism             -0.499     1.483    
    SLICE_X64Y81         FDPE (Hold_fdpe_C_D)         0.134     1.617    ssdp1/seg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X65Y67   ssdp1/an_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X65Y67   ssdp1/an_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X65Y67   ssdp1/an_reg[2]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X65Y67   ssdp1/an_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y76   ssdp1/cnt_time_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y78   ssdp1/cnt_time_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y78   ssdp1/cnt_time_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y79   ssdp1/cnt_time_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y79   ssdp1/cnt_time_reg[13]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X65Y67   ssdp1/an_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X65Y67   ssdp1/an_reg[1]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X65Y67   ssdp1/an_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X65Y67   ssdp1/an_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y78   ssdp1/cnt_time_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y78   ssdp1/cnt_time_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y78   ssdp1/cnt_time_reg[8]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y78   ssdp1/cnt_time_reg[9]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y82   ssdp1/seg_reg[2]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y82   ssdp1/seg_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y79   ssdp1/cnt_time_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y79   ssdp1/cnt_time_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y79   ssdp1/cnt_time_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y79   ssdp1/cnt_time_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X62Y80   ssdp1/cnt_time_reg[16]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X62Y81   ssdp1/seg_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X63Y81   ssdp1/seg_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X64Y81   ssdp1/seg_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X65Y81   ssdp1/seg_reg[6]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X65Y67   ssdp1/an_reg[0]/C



