# MIPS-5-stage-pipeline
Instructions implemented:
- R_FORMAT
- LW
- SW
- BEQ
- ADDI
- Also stalls and bypasses
