<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated   -->
<!--     by the Xilinx ISE software.  Any direct editing or        -->
<!--     changes made to this file may result in unpredictable     -->
<!--     behavior or data corruption.  It is strongly advised that -->
<!--     users do not edit the contents of this file.              -->
<!--                                                               -->
<!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.    -->

<messages>
<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/ipcore_dir/aurora_8b10b_2.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/ipcore_dir/aurora_8b10b_2/example_design/aurora_8b10b_2_reset_logic.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/ipcore_dir/aurora_8b10b_2/example_design/cc_manager/aurora_8b10b_2_standard_cc_module.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/ipcore_dir/aurora_8b10b_2/example_design/clock_module/aurora_8b10b_2_clock_module.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/ipcore_dir/aurora_8b10b_2/example_design/gt/aurora_8b10b_2_gtx.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/ipcore_dir/aurora_8b10b_2/example_design/gt/aurora_8b10b_2_transceiver_wrapper.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/ipcore_dir/aurora_8b10b_2/example_design/traffic_gen_check/aurora_8b10b_2_frame_check.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/ipcore_dir/aurora_8b10b_2/example_design/traffic_gen_check/aurora_8b10b_2_frame_gen.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/ipcore_dir/aurora_8b10b_2/src/aurora_8b10b_2_aurora_lane.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/ipcore_dir/aurora_8b10b_2/src/aurora_8b10b_2_axi_to_ll.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/ipcore_dir/aurora_8b10b_2/src/aurora_8b10b_2_channel_err_detect.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/ipcore_dir/aurora_8b10b_2/src/aurora_8b10b_2_channel_init_sm.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/ipcore_dir/aurora_8b10b_2/src/aurora_8b10b_2_chbond_count_dec.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/ipcore_dir/aurora_8b10b_2/src/aurora_8b10b_2_err_detect.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/ipcore_dir/aurora_8b10b_2/src/aurora_8b10b_2_global_logic.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/ipcore_dir/aurora_8b10b_2/src/aurora_8b10b_2_hotplug.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/ipcore_dir/aurora_8b10b_2/src/aurora_8b10b_2_idle_and_ver_gen.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/ipcore_dir/aurora_8b10b_2/src/aurora_8b10b_2_lane_init_sm.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/ipcore_dir/aurora_8b10b_2/src/aurora_8b10b_2_ll_to_axi.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/ipcore_dir/aurora_8b10b_2/src/aurora_8b10b_2_rx_ll.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/ipcore_dir/aurora_8b10b_2/src/aurora_8b10b_2_rx_ll_pdu_datapath.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/ipcore_dir/aurora_8b10b_2/src/aurora_8b10b_2_sym_dec.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/ipcore_dir/aurora_8b10b_2/src/aurora_8b10b_2_sym_gen.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/ipcore_dir/aurora_8b10b_2/src/aurora_8b10b_2_tx_ll.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/ipcore_dir/aurora_8b10b_2/src/aurora_8b10b_2_tx_ll_control.v&quot; into library work</arg>
</msg>

<msg type="info" file="ProjectMgmt" num="1845" ><arg fmt="%s" index="1">Analyzing Verilog file &quot;C:/Users/ZhengchengTao/Documents/GLIB_Aurora/prj/Aurora2/ipcore_dir/aurora_8b10b_2/src/aurora_8b10b_2_tx_ll_datapath.v&quot; into library work</arg>
</msg>

</messages>

