#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Thu Aug 21 20:51:52 2025
# Process ID         : 42440
# Current directory  : C:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.runs/impl_1
# Command line       : vivado.exe -log SABER_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source SABER_wrapper.tcl -notrace
# Log file           : C:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.runs/impl_1/SABER_wrapper.vdi
# Journal file       : C:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.runs/impl_1\vivado.jou
# Running On         : LAPTOP-TDIUQR79
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : 11th Gen Intel(R) Core(TM) i5-1135G7 @ 2.40GHz
# CPU Frequency      : 2419 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 21243 MB
# Swap memory        : 21243 MB
# Total Virtual      : 42486 MB
# Available Virtual  : 18087 MB
#-----------------------------------------------------------
source SABER_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/IPs/encryptor_system'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/IPs/reg_v3'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/IPs/ADC_8_bits'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programas/Vivado/2024.2/data/ip'.
Command: link_design -top SABER_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/SABER_ADC_8_bits_0_1.dcp' for cell 'SABER_i/ADC_8_bits_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_axi_gpio_0_0/SABER_axi_gpio_0_0.dcp' for cell 'SABER_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_axi_smc_0/SABER_axi_smc_0.dcp' for cell 'SABER_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_encryptor_system_0_1/SABER_encryptor_system_0_1.dcp' for cell 'SABER_i/encryptor_system_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_proc_sys_reset_0_0/SABER_proc_sys_reset_0_0.dcp' for cell 'SABER_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_processing_system7_0_0/SABER_processing_system7_0_0.dcp' for cell 'SABER_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_wifi_pack_reg_0_0/SABER_wifi_pack_reg_0_0.dcp' for cell 'SABER_i/wifi_pack_reg_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.230 . Memory (MB): peak = 755.957 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 330 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst/clkin1_ibufg 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'SABER_i/ADC_8_bits_0/clock_i' is not directly connected to top level port. 'IBUF_LOW_PWR' is ignored for synthesis but preserved for implementation.
Parsing XDC File [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_clk_wiz_0_0/ADC_8_bits_clk_wiz_0_0_board.xdc] for cell 'SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_clk_wiz_0_0/ADC_8_bits_clk_wiz_0_0_board.xdc] for cell 'SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst'
Parsing XDC File [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_clk_wiz_0_0/ADC_8_bits_clk_wiz_0_0.xdc] for cell 'SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_clk_wiz_0_0/ADC_8_bits_clk_wiz_0_0.xdc:54]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_clk_wiz_0_0/ADC_8_bits_clk_wiz_0_0.xdc:54]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1513.676 ; gain = 573.648
Finished Parsing XDC File [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_clk_wiz_0_0/ADC_8_bits_clk_wiz_0_0.xdc] for cell 'SABER_i/ADC_8_bits_0/inst/clk_wiz_0/inst'
Parsing XDC File [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_xadc_wiz_0_0/ADC_8_bits_xadc_wiz_0_0.xdc] for cell 'SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst'
Finished Parsing XDC File [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_ADC_8_bits_0_1/src/ADC_8_bits_xadc_wiz_0_0/ADC_8_bits_xadc_wiz_0_0.xdc] for cell 'SABER_i/ADC_8_bits_0/inst/xadc_wiz_0/inst'
Parsing XDC File [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_axi_gpio_0_0/SABER_axi_gpio_0_0_board.xdc] for cell 'SABER_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_axi_gpio_0_0/SABER_axi_gpio_0_0_board.xdc] for cell 'SABER_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_axi_gpio_0_0/SABER_axi_gpio_0_0.xdc] for cell 'SABER_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_axi_gpio_0_0/SABER_axi_gpio_0_0.xdc] for cell 'SABER_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_processing_system7_0_0/SABER_processing_system7_0_0.xdc] for cell 'SABER_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_processing_system7_0_0/SABER_processing_system7_0_0.xdc] for cell 'SABER_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_proc_sys_reset_0_0/SABER_proc_sys_reset_0_0_board.xdc] for cell 'SABER_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_proc_sys_reset_0_0/SABER_proc_sys_reset_0_0_board.xdc] for cell 'SABER_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_proc_sys_reset_0_0/SABER_proc_sys_reset_0_0.xdc] for cell 'SABER_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_proc_sys_reset_0_0/SABER_proc_sys_reset_0_0.xdc] for cell 'SABER_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_axi_smc_0/bd_0/ip/ip_1/bd_2119_psr_aclk_0_board.xdc] for cell 'SABER_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_axi_smc_0/bd_0/ip/ip_1/bd_2119_psr_aclk_0_board.xdc] for cell 'SABER_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_axi_smc_0/bd_0/ip/ip_1/bd_2119_psr_aclk_0.xdc] for cell 'SABER_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_axi_smc_0/bd_0/ip/ip_1/bd_2119_psr_aclk_0.xdc] for cell 'SABER_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_axi_smc_0/smartconnect.xdc] for cell 'SABER_i/axi_smc/inst'
Finished Parsing XDC File [c:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.gen/sources_1/bd/SABER/ip/SABER_axi_smc_0/smartconnect.xdc] for cell 'SABER_i/axi_smc/inst'
Parsing XDC File [C:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.srcs/constrs_1/new/Analog_Pins.xdc]
WARNING: [Vivado 12-584] No ports matched 'v_N_i'. [C:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.srcs/constrs_1/new/Analog_Pins.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.srcs/constrs_1/new/Analog_Pins.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.srcs/constrs_1/new/Analog_Pins.xdc]
INFO: [Project 1-1714] 45 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1513.676 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

22 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 1513.676 ; gain = 1013.285
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1513.676 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2aae7beaa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.431 . Memory (MB): peak = 1546.215 ; gain = 32.539

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 2aae7beaa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1941.102 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 2aae7beaa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1941.102 ; gain = 0.000
Phase 1 Initialization | Checksum: 2aae7beaa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1941.102 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 2aae7beaa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.214 . Memory (MB): peak = 1941.102 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 2aae7beaa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.239 . Memory (MB): peak = 1941.102 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 2aae7beaa

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.244 . Memory (MB): peak = 1941.102 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 5 pins
INFO: [Opt 31-138] Pushed 5 inverter(s) to 19 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1c244282b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.367 . Memory (MB): peak = 1941.102 ; gain = 0.000
Retarget | Checksum: 1c244282b
INFO: [Opt 31-389] Phase Retarget created 6 cells and removed 37 cells
INFO: [Opt 31-1021] In phase Retarget, 80 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1a0c5be18

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.441 . Memory (MB): peak = 1941.102 ; gain = 0.000
Constant propagation | Checksum: 1a0c5be18
INFO: [Opt 31-389] Phase Constant propagation created 42 cells and removed 103 cells
INFO: [Opt 31-1021] In phase Constant propagation, 80 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1941.102 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1941.102 ; gain = 0.000
Phase 5 Sweep | Checksum: 1c09a21ce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.987 . Memory (MB): peak = 1941.102 ; gain = 0.000
Sweep | Checksum: 1c09a21ce
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 218 cells
INFO: [Opt 31-1021] In phase Sweep, 100 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1c09a21ce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1941.102 ; gain = 0.000
BUFG optimization | Checksum: 1c09a21ce
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1c09a21ce

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1941.102 ; gain = 0.000
Shift Register Optimization | Checksum: 1c09a21ce
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1faafe101

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1941.102 ; gain = 0.000
Post Processing Netlist | Checksum: 1faafe101
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 95 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1aac8bca5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1941.102 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1941.102 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1aac8bca5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1941.102 ; gain = 0.000
Phase 9 Finalization | Checksum: 1aac8bca5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1941.102 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               6  |              37  |                                             80  |
|  Constant propagation         |              42  |             103  |                                             80  |
|  Sweep                        |               0  |             218  |                                            100  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             95  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1aac8bca5

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1941.102 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1aac8bca5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1941.102 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1aac8bca5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1941.102 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1941.102 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1aac8bca5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1941.102 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1941.102 ; gain = 427.426
INFO: [Vivado 12-24828] Executing command : report_drc -file SABER_wrapper_drc_opted.rpt -pb SABER_wrapper_drc_opted.pb -rpx SABER_wrapper_drc_opted.rpx
Command: report_drc -file SABER_wrapper_drc_opted.rpt -pb SABER_wrapper_drc_opted.pb -rpx SABER_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.runs/impl_1/SABER_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1941.102 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1941.102 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1941.102 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.070 . Memory (MB): peak = 1941.102 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1941.102 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1941.102 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.171 . Memory (MB): peak = 1941.102 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.runs/impl_1/SABER_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1941.102 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 166a7529c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1941.102 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1941.102 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cc77103e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.671 . Memory (MB): peak = 1941.102 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 120bc14ac

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1941.102 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 120bc14ac

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1941.102 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 120bc14ac

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1941.102 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16cc40320

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1941.102 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 111a8b109

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1941.102 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 111a8b109

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1941.102 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 15b5a271c

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1941.102 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: fa88c4ae

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1941.102 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 85 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 29 nets or LUTs. Breaked 0 LUT, combined 29 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1941.102 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             29  |                    29  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             29  |                    29  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 118e22a43

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1941.102 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 100a1cbf0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1941.102 ; gain = 0.000
Phase 2 Global Placement | Checksum: 100a1cbf0

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1941.102 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d85a03e6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1941.102 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16b1090fd

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1941.102 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18ad9a4df

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1941.102 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1373e09dc

Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1941.102 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1433b773e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1941.102 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: edc7c64f

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1941.102 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 182dfb8c2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1941.102 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 182dfb8c2

Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 1941.102 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 237976c98

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.735 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1e831f14c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.321 . Memory (MB): peak = 1948.621 ; gain = 0.000
INFO: [Place 46-33] Processed net SABER_i/wifi_pack_reg_0/inst/S00_AXI_i/p_0_in, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net SABER_i/wifi_pack_reg_0/inst/send_rise, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-33] Processed net SABER_i/encryptor_system_0/inst/fsm_SABER_0/reset_i_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 3 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 3, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1c2628072

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.513 . Memory (MB): peak = 1948.621 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 237976c98

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1948.621 ; gain = 7.520

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.735. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1f77c9fd4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1948.621 ; gain = 7.520

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1948.621 ; gain = 7.520
Phase 4.1 Post Commit Optimization | Checksum: 1f77c9fd4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:15 . Memory (MB): peak = 1948.621 ; gain = 7.520

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f77c9fd4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1948.621 ; gain = 7.520

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f77c9fd4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1948.621 ; gain = 7.520
Phase 4.3 Placer Reporting | Checksum: 1f77c9fd4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1948.621 ; gain = 7.520

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1948.621 ; gain = 0.000

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1948.621 ; gain = 7.520
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1f029542d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1948.621 ; gain = 7.520
Ending Placer Task | Checksum: 176edcac2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 1948.621 ; gain = 7.520
86 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:19 . Memory (MB): peak = 1948.621 ; gain = 7.520
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file SABER_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.089 . Memory (MB): peak = 1948.621 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file SABER_wrapper_utilization_placed.rpt -pb SABER_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file SABER_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1948.621 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1959.254 ; gain = 8.977
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1966.684 ; gain = 16.406
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1966.684 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1966.684 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1966.684 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1966.684 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1966.684 ; gain = 16.406
INFO: [Common 17-1381] The checkpoint 'C:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.runs/impl_1/SABER_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1966.684 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.735 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1991.676 ; gain = 9.012
Wrote PlaceDB: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1999.035 ; gain = 16.367
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1999.035 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.052 . Memory (MB): peak = 1999.035 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1999.035 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1999.035 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1999.035 ; gain = 16.367
INFO: [Common 17-1381] The checkpoint 'C:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.runs/impl_1/SABER_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 7d8d7265 ConstDB: 0 ShapeSum: e366e56d RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: 99aafd55 | NumContArr: 67adda1c | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 286aaccab

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 2097.352 ; gain = 98.316

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 286aaccab

Time (s): cpu = 00:00:41 ; elapsed = 00:00:36 . Memory (MB): peak = 2097.352 ; gain = 98.316

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 286aaccab

Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 2097.352 ; gain = 98.316
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 187a8a0b9

Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 2136.957 ; gain = 137.922
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.947  | TNS=0.000  | WHS=-0.153 | THS=-69.475|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6843
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6843
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 23c7f0b9b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 2136.957 ; gain = 137.922

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 23c7f0b9b

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 2136.957 ; gain = 137.922

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2da7c37e9

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 2136.957 ; gain = 137.922
Phase 4 Initial Routing | Checksum: 2da7c37e9

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 2136.957 ; gain = 137.922

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1052
 Number of Nodes with overlaps = 345
 Number of Nodes with overlaps = 173
 Number of Nodes with overlaps = 116
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 33
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.359  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2f7968d3c

Time (s): cpu = 00:01:23 ; elapsed = 00:01:07 . Memory (MB): peak = 2146.727 ; gain = 147.691

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.359  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 298ed97d5

Time (s): cpu = 00:01:23 ; elapsed = 00:01:07 . Memory (MB): peak = 2146.727 ; gain = 147.691
Phase 5 Rip-up And Reroute | Checksum: 298ed97d5

Time (s): cpu = 00:01:23 ; elapsed = 00:01:08 . Memory (MB): peak = 2146.727 ; gain = 147.691

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2128ad4af

Time (s): cpu = 00:01:24 ; elapsed = 00:01:08 . Memory (MB): peak = 2146.727 ; gain = 147.691
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.373  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 6.1 Delay CleanUp | Checksum: 2128ad4af

Time (s): cpu = 00:01:24 ; elapsed = 00:01:08 . Memory (MB): peak = 2146.727 ; gain = 147.691

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2128ad4af

Time (s): cpu = 00:01:24 ; elapsed = 00:01:08 . Memory (MB): peak = 2146.727 ; gain = 147.691
Phase 6 Delay and Skew Optimization | Checksum: 2128ad4af

Time (s): cpu = 00:01:24 ; elapsed = 00:01:08 . Memory (MB): peak = 2146.727 ; gain = 147.691

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.373  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 21cd5864b

Time (s): cpu = 00:01:25 ; elapsed = 00:01:09 . Memory (MB): peak = 2146.727 ; gain = 147.691
Phase 7 Post Hold Fix | Checksum: 21cd5864b

Time (s): cpu = 00:01:25 ; elapsed = 00:01:09 . Memory (MB): peak = 2146.727 ; gain = 147.691

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.38195 %
  Global Horizontal Routing Utilization  = 1.61934 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 21cd5864b

Time (s): cpu = 00:01:25 ; elapsed = 00:01:09 . Memory (MB): peak = 2146.727 ; gain = 147.691

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 21cd5864b

Time (s): cpu = 00:01:25 ; elapsed = 00:01:09 . Memory (MB): peak = 2146.727 ; gain = 147.691

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 208315abb

Time (s): cpu = 00:01:26 ; elapsed = 00:01:10 . Memory (MB): peak = 2146.727 ; gain = 147.691

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 208315abb

Time (s): cpu = 00:01:26 ; elapsed = 00:01:10 . Memory (MB): peak = 2146.727 ; gain = 147.691

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.373  | TNS=0.000  | WHS=0.012  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 208315abb

Time (s): cpu = 00:01:26 ; elapsed = 00:01:10 . Memory (MB): peak = 2146.727 ; gain = 147.691
Total Elapsed time in route_design: 69.743 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 2854fec1d

Time (s): cpu = 00:01:27 ; elapsed = 00:01:10 . Memory (MB): peak = 2146.727 ; gain = 147.691
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 2854fec1d

Time (s): cpu = 00:01:27 ; elapsed = 00:01:10 . Memory (MB): peak = 2146.727 ; gain = 147.691

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:27 ; elapsed = 00:01:10 . Memory (MB): peak = 2146.727 ; gain = 147.691
INFO: [Vivado 12-24828] Executing command : report_drc -file SABER_wrapper_drc_routed.rpt -pb SABER_wrapper_drc_routed.pb -rpx SABER_wrapper_drc_routed.rpx
Command: report_drc -file SABER_wrapper_drc_routed.rpt -pb SABER_wrapper_drc_routed.pb -rpx SABER_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.runs/impl_1/SABER_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2180.910 ; gain = 34.184
INFO: [Vivado 12-24828] Executing command : report_methodology -file SABER_wrapper_methodology_drc_routed.rpt -pb SABER_wrapper_methodology_drc_routed.pb -rpx SABER_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file SABER_wrapper_methodology_drc_routed.rpt -pb SABER_wrapper_methodology_drc_routed.pb -rpx SABER_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.runs/impl_1/SABER_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2218.113 ; gain = 37.203
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file SABER_wrapper_timing_summary_routed.rpt -pb SABER_wrapper_timing_summary_routed.pb -rpx SABER_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file SABER_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file SABER_wrapper_route_status.rpt -pb SABER_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file SABER_wrapper_power_routed.rpt -pb SABER_wrapper_power_summary_routed.pb -rpx SABER_wrapper_power_routed.rpx
Command: report_power -file SABER_wrapper_power_routed.rpt -pb SABER_wrapper_power_summary_routed.pb -rpx SABER_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
127 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file SABER_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file SABER_wrapper_bus_skew_routed.rpt -pb SABER_wrapper_bus_skew_routed.pb -rpx SABER_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:41 ; elapsed = 00:00:23 . Memory (MB): peak = 2230.078 ; gain = 83.352
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.071 . Memory (MB): peak = 2234.047 ; gain = 3.969
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2249.961 ; gain = 19.883
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2249.961 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.272 . Memory (MB): peak = 2249.961 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 2249.961 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2249.961 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2249.961 ; gain = 19.883
INFO: [Common 17-1381] The checkpoint 'C:/Users/cncai/Desktop/EMSE/AMD/Final_Files/SABER/SABER.runs/impl_1/SABER_wrapper_routed.dcp' has been generated.
Command: write_bitstream -force SABER_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./SABER_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
142 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:33 ; elapsed = 00:00:23 . Memory (MB): peak = 2750.922 ; gain = 500.961
INFO: [Common 17-206] Exiting Vivado at Thu Aug 21 20:55:12 2025...
