-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
-- Date        : Wed Dec 20 23:32:45 2023
-- Host        : ug3linux running 64-bit Ubuntu 20.04.6 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /home/ug3linux/UG3-HeadWornUnit-V2-Firmware/seeg/seeg.gen/sources_1/bd/main/bd/recording_inst_0/ip/recording_inst_0_rhd_axi_0_0/recording_inst_0_rhd_axi_0_0_sim_netlist.vhdl
-- Design      : recording_inst_0_rhd_axi_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xck26-sfvc784-2LV-c
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_A1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge is
  signal \result_A1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_A1[15]_i_5_n_0\ : STD_LOGIC;
  signal \result_A1[15]_i_6_n_0\ : STD_LOGIC;
  signal \result_A1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_A1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_A1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_A1[0]_i_2_n_0\,
      I2 => \result_A1_reg[0]\(3),
      I3 => \result_A1[1]_i_2_n_0\,
      I4 => \result_A1_reg[0]\(2),
      I5 => \result_A1[2]_i_2_n_0\,
      O => D(0)
    );
\result_A1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(68),
      O => \result_A1[0]_i_2_n_0\
    );
\result_A1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_A1[10]_i_2_n_0\,
      I2 => \result_A1_reg[0]\(3),
      I3 => \result_A1[11]_i_2_n_0\,
      I4 => \result_A1_reg[0]\(2),
      I5 => \result_A1[12]_i_2_n_0\,
      O => D(10)
    );
\result_A1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(28),
      O => \result_A1[10]_i_2_n_0\
    );
\result_A1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_A1[11]_i_2_n_0\,
      I2 => \result_A1_reg[0]\(3),
      I3 => \result_A1[12]_i_2_n_0\,
      I4 => \result_A1_reg[0]\(2),
      I5 => \result_A1[13]_i_2_n_0\,
      O => D(11)
    );
\result_A1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(24),
      O => \result_A1[11]_i_2_n_0\
    );
\result_A1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_A1[12]_i_2_n_0\,
      I2 => \result_A1_reg[0]\(3),
      I3 => \result_A1[13]_i_2_n_0\,
      I4 => \result_A1_reg[0]\(2),
      I5 => \result_A1[14]_i_2_n_0\,
      O => D(12)
    );
\result_A1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(20),
      O => \result_A1[12]_i_2_n_0\
    );
\result_A1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_A1[13]_i_2_n_0\,
      I2 => \result_A1_reg[0]\(3),
      I3 => \result_A1[14]_i_2_n_0\,
      I4 => \result_A1_reg[0]\(2),
      I5 => \result_A1[15]_i_4_n_0\,
      O => D(13)
    );
\result_A1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(16),
      O => \result_A1[13]_i_2_n_0\
    );
\result_A1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_A1[14]_i_2_n_0\,
      I2 => \result_A1_reg[0]\(3),
      I3 => \result_A1[15]_i_4_n_0\,
      I4 => \result_A1_reg[0]\(2),
      I5 => \result_A1[15]_i_5_n_0\,
      O => D(14)
    );
\result_A1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(12),
      O => \result_A1[14]_i_2_n_0\
    );
\result_A1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_A1[15]_i_4_n_0\,
      I2 => \result_A1_reg[0]\(3),
      I3 => \result_A1[15]_i_5_n_0\,
      I4 => \result_A1_reg[0]\(2),
      I5 => \result_A1[15]_i_6_n_0\,
      O => D(15)
    );
\result_A1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(8),
      O => \result_A1[15]_i_4_n_0\
    );
\result_A1[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(4),
      O => \result_A1[15]_i_5_n_0\
    );
\result_A1[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(0),
      O => \result_A1[15]_i_6_n_0\
    );
\result_A1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_A1[1]_i_2_n_0\,
      I2 => \result_A1_reg[0]\(3),
      I3 => \result_A1[2]_i_2_n_0\,
      I4 => \result_A1_reg[0]\(2),
      I5 => \result_A1[3]_i_2_n_0\,
      O => D(1)
    );
\result_A1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(64),
      O => \result_A1[1]_i_2_n_0\
    );
\result_A1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_A1[2]_i_2_n_0\,
      I2 => \result_A1_reg[0]\(3),
      I3 => \result_A1[3]_i_2_n_0\,
      I4 => \result_A1_reg[0]\(2),
      I5 => \result_A1[4]_i_2_n_0\,
      O => D(2)
    );
\result_A1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(60),
      O => \result_A1[2]_i_2_n_0\
    );
\result_A1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_A1[3]_i_2_n_0\,
      I2 => \result_A1_reg[0]\(3),
      I3 => \result_A1[4]_i_2_n_0\,
      I4 => \result_A1_reg[0]\(2),
      I5 => \result_A1[5]_i_2_n_0\,
      O => D(3)
    );
\result_A1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(56),
      O => \result_A1[3]_i_2_n_0\
    );
\result_A1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_A1[4]_i_2_n_0\,
      I2 => \result_A1_reg[0]\(3),
      I3 => \result_A1[5]_i_2_n_0\,
      I4 => \result_A1_reg[0]\(2),
      I5 => \result_A1[6]_i_2_n_0\,
      O => D(4)
    );
\result_A1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(52),
      O => \result_A1[4]_i_2_n_0\
    );
\result_A1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_A1[5]_i_2_n_0\,
      I2 => \result_A1_reg[0]\(3),
      I3 => \result_A1[6]_i_2_n_0\,
      I4 => \result_A1_reg[0]\(2),
      I5 => \result_A1[7]_i_2_n_0\,
      O => D(5)
    );
\result_A1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(48),
      O => \result_A1[5]_i_2_n_0\
    );
\result_A1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_A1[6]_i_2_n_0\,
      I2 => \result_A1_reg[0]\(3),
      I3 => \result_A1[7]_i_2_n_0\,
      I4 => \result_A1_reg[0]\(2),
      I5 => \result_A1[8]_i_2_n_0\,
      O => D(6)
    );
\result_A1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(44),
      O => \result_A1[6]_i_2_n_0\
    );
\result_A1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_A1[7]_i_2_n_0\,
      I2 => \result_A1_reg[0]\(3),
      I3 => \result_A1[8]_i_2_n_0\,
      I4 => \result_A1_reg[0]\(2),
      I5 => \result_A1[9]_i_2_n_0\,
      O => D(7)
    );
\result_A1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(40),
      O => \result_A1[7]_i_2_n_0\
    );
\result_A1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_A1[8]_i_2_n_0\,
      I2 => \result_A1_reg[0]\(3),
      I3 => \result_A1[9]_i_2_n_0\,
      I4 => \result_A1_reg[0]\(2),
      I5 => \result_A1[10]_i_2_n_0\,
      O => D(8)
    );
\result_A1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(36),
      O => \result_A1[8]_i_2_n_0\
    );
\result_A1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_A1[9]_i_2_n_0\,
      I2 => \result_A1_reg[0]\(3),
      I3 => \result_A1[10]_i_2_n_0\,
      I4 => \result_A1_reg[0]\(2),
      I5 => \result_A1[11]_i_2_n_0\,
      O => D(9)
    );
\result_A1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_A1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_A1_reg[0]\(0),
      I5 => Q(32),
      O => \result_A1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_E2_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_0 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_0;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_0 is
  signal \result_E2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_E2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_E2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_E2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_E2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_E2[0]_i_2_n_0\,
      I2 => \result_E2_reg[0]\(3),
      I3 => \result_E2[1]_i_2_n_0\,
      I4 => \result_E2_reg[0]\(2),
      I5 => \result_E2[2]_i_2_n_0\,
      O => D(0)
    );
\result_E2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_E2_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_E2_reg[0]\(0),
      I5 => Q(68),
      O => \result_E2[0]_i_2_n_0\
    );
\result_E2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_E2[10]_i_2_n_0\,
      I2 => \result_E2_reg[0]\(3),
      I3 => \result_E2[11]_i_2_n_0\,
      I4 => \result_E2_reg[0]\(2),
      I5 => \result_E2[12]_i_2_n_0\,
      O => D(10)
    );
\result_E2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_E2_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_E2_reg[0]\(0),
      I5 => Q(28),
      O => \result_E2[10]_i_2_n_0\
    );
\result_E2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_E2[11]_i_2_n_0\,
      I2 => \result_E2_reg[0]\(3),
      I3 => \result_E2[12]_i_2_n_0\,
      I4 => \result_E2_reg[0]\(2),
      I5 => \result_E2[13]_i_2_n_0\,
      O => D(11)
    );
\result_E2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_E2_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_E2_reg[0]\(0),
      I5 => Q(24),
      O => \result_E2[11]_i_2_n_0\
    );
\result_E2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_E2[12]_i_2_n_0\,
      I2 => \result_E2_reg[0]\(3),
      I3 => \result_E2[13]_i_2_n_0\,
      I4 => \result_E2_reg[0]\(2),
      I5 => \result_E2[14]_i_2_n_0\,
      O => D(12)
    );
\result_E2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_E2_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_E2_reg[0]\(0),
      I5 => Q(20),
      O => \result_E2[12]_i_2_n_0\
    );
\result_E2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_E2[13]_i_2_n_0\,
      I2 => \result_E2_reg[0]\(3),
      I3 => \result_E2[14]_i_2_n_0\,
      I4 => \result_E2_reg[0]\(2),
      I5 => \result_E2[15]_i_2_n_0\,
      O => D(13)
    );
\result_E2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_E2_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_E2_reg[0]\(0),
      I5 => Q(16),
      O => \result_E2[13]_i_2_n_0\
    );
\result_E2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_E2[14]_i_2_n_0\,
      I2 => \result_E2_reg[0]\(3),
      I3 => \result_E2[15]_i_2_n_0\,
      I4 => \result_E2_reg[0]\(2),
      I5 => \result_E2[15]_i_3_n_0\,
      O => D(14)
    );
\result_E2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_E2_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_E2_reg[0]\(0),
      I5 => Q(12),
      O => \result_E2[14]_i_2_n_0\
    );
\result_E2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_E2[15]_i_2_n_0\,
      I2 => \result_E2_reg[0]\(3),
      I3 => \result_E2[15]_i_3_n_0\,
      I4 => \result_E2_reg[0]\(2),
      I5 => \result_E2[15]_i_4_n_0\,
      O => D(15)
    );
\result_E2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_E2_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_E2_reg[0]\(0),
      I5 => Q(8),
      O => \result_E2[15]_i_2_n_0\
    );
\result_E2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_E2_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_E2_reg[0]\(0),
      I5 => Q(4),
      O => \result_E2[15]_i_3_n_0\
    );
\result_E2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_E2_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_E2_reg[0]\(0),
      I5 => Q(0),
      O => \result_E2[15]_i_4_n_0\
    );
\result_E2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_E2[1]_i_2_n_0\,
      I2 => \result_E2_reg[0]\(3),
      I3 => \result_E2[2]_i_2_n_0\,
      I4 => \result_E2_reg[0]\(2),
      I5 => \result_E2[3]_i_2_n_0\,
      O => D(1)
    );
\result_E2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_E2_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_E2_reg[0]\(0),
      I5 => Q(64),
      O => \result_E2[1]_i_2_n_0\
    );
\result_E2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_E2[2]_i_2_n_0\,
      I2 => \result_E2_reg[0]\(3),
      I3 => \result_E2[3]_i_2_n_0\,
      I4 => \result_E2_reg[0]\(2),
      I5 => \result_E2[4]_i_2_n_0\,
      O => D(2)
    );
\result_E2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_E2_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_E2_reg[0]\(0),
      I5 => Q(60),
      O => \result_E2[2]_i_2_n_0\
    );
\result_E2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_E2[3]_i_2_n_0\,
      I2 => \result_E2_reg[0]\(3),
      I3 => \result_E2[4]_i_2_n_0\,
      I4 => \result_E2_reg[0]\(2),
      I5 => \result_E2[5]_i_2_n_0\,
      O => D(3)
    );
\result_E2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_E2_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_E2_reg[0]\(0),
      I5 => Q(56),
      O => \result_E2[3]_i_2_n_0\
    );
\result_E2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_E2[4]_i_2_n_0\,
      I2 => \result_E2_reg[0]\(3),
      I3 => \result_E2[5]_i_2_n_0\,
      I4 => \result_E2_reg[0]\(2),
      I5 => \result_E2[6]_i_2_n_0\,
      O => D(4)
    );
\result_E2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_E2_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_E2_reg[0]\(0),
      I5 => Q(52),
      O => \result_E2[4]_i_2_n_0\
    );
\result_E2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_E2[5]_i_2_n_0\,
      I2 => \result_E2_reg[0]\(3),
      I3 => \result_E2[6]_i_2_n_0\,
      I4 => \result_E2_reg[0]\(2),
      I5 => \result_E2[7]_i_2_n_0\,
      O => D(5)
    );
\result_E2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_E2_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_E2_reg[0]\(0),
      I5 => Q(48),
      O => \result_E2[5]_i_2_n_0\
    );
\result_E2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_E2[6]_i_2_n_0\,
      I2 => \result_E2_reg[0]\(3),
      I3 => \result_E2[7]_i_2_n_0\,
      I4 => \result_E2_reg[0]\(2),
      I5 => \result_E2[8]_i_2_n_0\,
      O => D(6)
    );
\result_E2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_E2_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_E2_reg[0]\(0),
      I5 => Q(44),
      O => \result_E2[6]_i_2_n_0\
    );
\result_E2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_E2[7]_i_2_n_0\,
      I2 => \result_E2_reg[0]\(3),
      I3 => \result_E2[8]_i_2_n_0\,
      I4 => \result_E2_reg[0]\(2),
      I5 => \result_E2[9]_i_2_n_0\,
      O => D(7)
    );
\result_E2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_E2_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_E2_reg[0]\(0),
      I5 => Q(40),
      O => \result_E2[7]_i_2_n_0\
    );
\result_E2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_E2[8]_i_2_n_0\,
      I2 => \result_E2_reg[0]\(3),
      I3 => \result_E2[9]_i_2_n_0\,
      I4 => \result_E2_reg[0]\(2),
      I5 => \result_E2[10]_i_2_n_0\,
      O => D(8)
    );
\result_E2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_E2_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_E2_reg[0]\(0),
      I5 => Q(36),
      O => \result_E2[8]_i_2_n_0\
    );
\result_E2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_E2[9]_i_2_n_0\,
      I2 => \result_E2_reg[0]\(3),
      I3 => \result_E2[10]_i_2_n_0\,
      I4 => \result_E2_reg[0]\(2),
      I5 => \result_E2[11]_i_2_n_0\,
      O => D(9)
    );
\result_E2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_E2_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_E2_reg[0]\(0),
      I5 => Q(32),
      O => \result_E2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_F1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_1 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_1;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_1 is
  signal \result_F1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_F1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_F1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_F1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_F1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_F1[0]_i_2_n_0\,
      I2 => \result_F1_reg[0]\(3),
      I3 => \result_F1[1]_i_2_n_0\,
      I4 => \result_F1_reg[0]\(2),
      I5 => \result_F1[2]_i_2_n_0\,
      O => D(0)
    );
\result_F1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(68),
      O => \result_F1[0]_i_2_n_0\
    );
\result_F1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_F1[10]_i_2_n_0\,
      I2 => \result_F1_reg[0]\(3),
      I3 => \result_F1[11]_i_2_n_0\,
      I4 => \result_F1_reg[0]\(2),
      I5 => \result_F1[12]_i_2_n_0\,
      O => D(10)
    );
\result_F1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(28),
      O => \result_F1[10]_i_2_n_0\
    );
\result_F1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_F1[11]_i_2_n_0\,
      I2 => \result_F1_reg[0]\(3),
      I3 => \result_F1[12]_i_2_n_0\,
      I4 => \result_F1_reg[0]\(2),
      I5 => \result_F1[13]_i_2_n_0\,
      O => D(11)
    );
\result_F1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(24),
      O => \result_F1[11]_i_2_n_0\
    );
\result_F1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_F1[12]_i_2_n_0\,
      I2 => \result_F1_reg[0]\(3),
      I3 => \result_F1[13]_i_2_n_0\,
      I4 => \result_F1_reg[0]\(2),
      I5 => \result_F1[14]_i_2_n_0\,
      O => D(12)
    );
\result_F1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(20),
      O => \result_F1[12]_i_2_n_0\
    );
\result_F1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_F1[13]_i_2_n_0\,
      I2 => \result_F1_reg[0]\(3),
      I3 => \result_F1[14]_i_2_n_0\,
      I4 => \result_F1_reg[0]\(2),
      I5 => \result_F1[15]_i_2_n_0\,
      O => D(13)
    );
\result_F1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(16),
      O => \result_F1[13]_i_2_n_0\
    );
\result_F1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_F1[14]_i_2_n_0\,
      I2 => \result_F1_reg[0]\(3),
      I3 => \result_F1[15]_i_2_n_0\,
      I4 => \result_F1_reg[0]\(2),
      I5 => \result_F1[15]_i_3_n_0\,
      O => D(14)
    );
\result_F1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(12),
      O => \result_F1[14]_i_2_n_0\
    );
\result_F1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_F1[15]_i_2_n_0\,
      I2 => \result_F1_reg[0]\(3),
      I3 => \result_F1[15]_i_3_n_0\,
      I4 => \result_F1_reg[0]\(2),
      I5 => \result_F1[15]_i_4_n_0\,
      O => D(15)
    );
\result_F1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(8),
      O => \result_F1[15]_i_2_n_0\
    );
\result_F1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(4),
      O => \result_F1[15]_i_3_n_0\
    );
\result_F1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(0),
      O => \result_F1[15]_i_4_n_0\
    );
\result_F1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_F1[1]_i_2_n_0\,
      I2 => \result_F1_reg[0]\(3),
      I3 => \result_F1[2]_i_2_n_0\,
      I4 => \result_F1_reg[0]\(2),
      I5 => \result_F1[3]_i_2_n_0\,
      O => D(1)
    );
\result_F1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(64),
      O => \result_F1[1]_i_2_n_0\
    );
\result_F1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_F1[2]_i_2_n_0\,
      I2 => \result_F1_reg[0]\(3),
      I3 => \result_F1[3]_i_2_n_0\,
      I4 => \result_F1_reg[0]\(2),
      I5 => \result_F1[4]_i_2_n_0\,
      O => D(2)
    );
\result_F1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(60),
      O => \result_F1[2]_i_2_n_0\
    );
\result_F1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_F1[3]_i_2_n_0\,
      I2 => \result_F1_reg[0]\(3),
      I3 => \result_F1[4]_i_2_n_0\,
      I4 => \result_F1_reg[0]\(2),
      I5 => \result_F1[5]_i_2_n_0\,
      O => D(3)
    );
\result_F1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(56),
      O => \result_F1[3]_i_2_n_0\
    );
\result_F1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_F1[4]_i_2_n_0\,
      I2 => \result_F1_reg[0]\(3),
      I3 => \result_F1[5]_i_2_n_0\,
      I4 => \result_F1_reg[0]\(2),
      I5 => \result_F1[6]_i_2_n_0\,
      O => D(4)
    );
\result_F1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(52),
      O => \result_F1[4]_i_2_n_0\
    );
\result_F1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_F1[5]_i_2_n_0\,
      I2 => \result_F1_reg[0]\(3),
      I3 => \result_F1[6]_i_2_n_0\,
      I4 => \result_F1_reg[0]\(2),
      I5 => \result_F1[7]_i_2_n_0\,
      O => D(5)
    );
\result_F1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(48),
      O => \result_F1[5]_i_2_n_0\
    );
\result_F1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_F1[6]_i_2_n_0\,
      I2 => \result_F1_reg[0]\(3),
      I3 => \result_F1[7]_i_2_n_0\,
      I4 => \result_F1_reg[0]\(2),
      I5 => \result_F1[8]_i_2_n_0\,
      O => D(6)
    );
\result_F1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(44),
      O => \result_F1[6]_i_2_n_0\
    );
\result_F1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_F1[7]_i_2_n_0\,
      I2 => \result_F1_reg[0]\(3),
      I3 => \result_F1[8]_i_2_n_0\,
      I4 => \result_F1_reg[0]\(2),
      I5 => \result_F1[9]_i_2_n_0\,
      O => D(7)
    );
\result_F1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(40),
      O => \result_F1[7]_i_2_n_0\
    );
\result_F1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_F1[8]_i_2_n_0\,
      I2 => \result_F1_reg[0]\(3),
      I3 => \result_F1[9]_i_2_n_0\,
      I4 => \result_F1_reg[0]\(2),
      I5 => \result_F1[10]_i_2_n_0\,
      O => D(8)
    );
\result_F1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(36),
      O => \result_F1[8]_i_2_n_0\
    );
\result_F1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_F1[9]_i_2_n_0\,
      I2 => \result_F1_reg[0]\(3),
      I3 => \result_F1[10]_i_2_n_0\,
      I4 => \result_F1_reg[0]\(2),
      I5 => \result_F1[11]_i_2_n_0\,
      O => D(9)
    );
\result_F1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_F1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_F1_reg[0]\(0),
      I5 => Q(32),
      O => \result_F1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_10 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_A2_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_10 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_10;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_10 is
  signal \result_A2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_A2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_A2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_A2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_A2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_A2[0]_i_2_n_0\,
      I2 => \result_A2_reg[0]\(3),
      I3 => \result_A2[1]_i_2_n_0\,
      I4 => \result_A2_reg[0]\(2),
      I5 => \result_A2[2]_i_2_n_0\,
      O => D(0)
    );
\result_A2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_A2_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_A2_reg[0]\(0),
      I5 => Q(68),
      O => \result_A2[0]_i_2_n_0\
    );
\result_A2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_A2[10]_i_2_n_0\,
      I2 => \result_A2_reg[0]\(3),
      I3 => \result_A2[11]_i_2_n_0\,
      I4 => \result_A2_reg[0]\(2),
      I5 => \result_A2[12]_i_2_n_0\,
      O => D(10)
    );
\result_A2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_A2_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_A2_reg[0]\(0),
      I5 => Q(28),
      O => \result_A2[10]_i_2_n_0\
    );
\result_A2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_A2[11]_i_2_n_0\,
      I2 => \result_A2_reg[0]\(3),
      I3 => \result_A2[12]_i_2_n_0\,
      I4 => \result_A2_reg[0]\(2),
      I5 => \result_A2[13]_i_2_n_0\,
      O => D(11)
    );
\result_A2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_A2_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_A2_reg[0]\(0),
      I5 => Q(24),
      O => \result_A2[11]_i_2_n_0\
    );
\result_A2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_A2[12]_i_2_n_0\,
      I2 => \result_A2_reg[0]\(3),
      I3 => \result_A2[13]_i_2_n_0\,
      I4 => \result_A2_reg[0]\(2),
      I5 => \result_A2[14]_i_2_n_0\,
      O => D(12)
    );
\result_A2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_A2_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_A2_reg[0]\(0),
      I5 => Q(20),
      O => \result_A2[12]_i_2_n_0\
    );
\result_A2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_A2[13]_i_2_n_0\,
      I2 => \result_A2_reg[0]\(3),
      I3 => \result_A2[14]_i_2_n_0\,
      I4 => \result_A2_reg[0]\(2),
      I5 => \result_A2[15]_i_2_n_0\,
      O => D(13)
    );
\result_A2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_A2_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_A2_reg[0]\(0),
      I5 => Q(16),
      O => \result_A2[13]_i_2_n_0\
    );
\result_A2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_A2[14]_i_2_n_0\,
      I2 => \result_A2_reg[0]\(3),
      I3 => \result_A2[15]_i_2_n_0\,
      I4 => \result_A2_reg[0]\(2),
      I5 => \result_A2[15]_i_3_n_0\,
      O => D(14)
    );
\result_A2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_A2_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_A2_reg[0]\(0),
      I5 => Q(12),
      O => \result_A2[14]_i_2_n_0\
    );
\result_A2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_A2[15]_i_2_n_0\,
      I2 => \result_A2_reg[0]\(3),
      I3 => \result_A2[15]_i_3_n_0\,
      I4 => \result_A2_reg[0]\(2),
      I5 => \result_A2[15]_i_4_n_0\,
      O => D(15)
    );
\result_A2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_A2_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_A2_reg[0]\(0),
      I5 => Q(8),
      O => \result_A2[15]_i_2_n_0\
    );
\result_A2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_A2_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_A2_reg[0]\(0),
      I5 => Q(4),
      O => \result_A2[15]_i_3_n_0\
    );
\result_A2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_A2_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_A2_reg[0]\(0),
      I5 => Q(0),
      O => \result_A2[15]_i_4_n_0\
    );
\result_A2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_A2[1]_i_2_n_0\,
      I2 => \result_A2_reg[0]\(3),
      I3 => \result_A2[2]_i_2_n_0\,
      I4 => \result_A2_reg[0]\(2),
      I5 => \result_A2[3]_i_2_n_0\,
      O => D(1)
    );
\result_A2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_A2_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_A2_reg[0]\(0),
      I5 => Q(64),
      O => \result_A2[1]_i_2_n_0\
    );
\result_A2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_A2[2]_i_2_n_0\,
      I2 => \result_A2_reg[0]\(3),
      I3 => \result_A2[3]_i_2_n_0\,
      I4 => \result_A2_reg[0]\(2),
      I5 => \result_A2[4]_i_2_n_0\,
      O => D(2)
    );
\result_A2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_A2_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_A2_reg[0]\(0),
      I5 => Q(60),
      O => \result_A2[2]_i_2_n_0\
    );
\result_A2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_A2[3]_i_2_n_0\,
      I2 => \result_A2_reg[0]\(3),
      I3 => \result_A2[4]_i_2_n_0\,
      I4 => \result_A2_reg[0]\(2),
      I5 => \result_A2[5]_i_2_n_0\,
      O => D(3)
    );
\result_A2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_A2_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_A2_reg[0]\(0),
      I5 => Q(56),
      O => \result_A2[3]_i_2_n_0\
    );
\result_A2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_A2[4]_i_2_n_0\,
      I2 => \result_A2_reg[0]\(3),
      I3 => \result_A2[5]_i_2_n_0\,
      I4 => \result_A2_reg[0]\(2),
      I5 => \result_A2[6]_i_2_n_0\,
      O => D(4)
    );
\result_A2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_A2_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_A2_reg[0]\(0),
      I5 => Q(52),
      O => \result_A2[4]_i_2_n_0\
    );
\result_A2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_A2[5]_i_2_n_0\,
      I2 => \result_A2_reg[0]\(3),
      I3 => \result_A2[6]_i_2_n_0\,
      I4 => \result_A2_reg[0]\(2),
      I5 => \result_A2[7]_i_2_n_0\,
      O => D(5)
    );
\result_A2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_A2_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_A2_reg[0]\(0),
      I5 => Q(48),
      O => \result_A2[5]_i_2_n_0\
    );
\result_A2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_A2[6]_i_2_n_0\,
      I2 => \result_A2_reg[0]\(3),
      I3 => \result_A2[7]_i_2_n_0\,
      I4 => \result_A2_reg[0]\(2),
      I5 => \result_A2[8]_i_2_n_0\,
      O => D(6)
    );
\result_A2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_A2_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_A2_reg[0]\(0),
      I5 => Q(44),
      O => \result_A2[6]_i_2_n_0\
    );
\result_A2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_A2[7]_i_2_n_0\,
      I2 => \result_A2_reg[0]\(3),
      I3 => \result_A2[8]_i_2_n_0\,
      I4 => \result_A2_reg[0]\(2),
      I5 => \result_A2[9]_i_2_n_0\,
      O => D(7)
    );
\result_A2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_A2_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_A2_reg[0]\(0),
      I5 => Q(40),
      O => \result_A2[7]_i_2_n_0\
    );
\result_A2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_A2[8]_i_2_n_0\,
      I2 => \result_A2_reg[0]\(3),
      I3 => \result_A2[9]_i_2_n_0\,
      I4 => \result_A2_reg[0]\(2),
      I5 => \result_A2[10]_i_2_n_0\,
      O => D(8)
    );
\result_A2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_A2_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_A2_reg[0]\(0),
      I5 => Q(36),
      O => \result_A2[8]_i_2_n_0\
    );
\result_A2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_A2[9]_i_2_n_0\,
      I2 => \result_A2_reg[0]\(3),
      I3 => \result_A2[10]_i_2_n_0\,
      I4 => \result_A2_reg[0]\(2),
      I5 => \result_A2[11]_i_2_n_0\,
      O => D(9)
    );
\result_A2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_A2_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_A2_reg[0]\(0),
      I5 => Q(32),
      O => \result_A2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_11 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_J2_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_11 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_11;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_11 is
  signal \result_J2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_J2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_J2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_J2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_J2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_J2[0]_i_2_n_0\,
      I2 => \result_J2_reg[0]\(3),
      I3 => \result_J2[1]_i_2_n_0\,
      I4 => \result_J2_reg[0]\(2),
      I5 => \result_J2[2]_i_2_n_0\,
      O => D(0)
    );
\result_J2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_J2_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_J2_reg[0]\(0),
      I5 => Q(68),
      O => \result_J2[0]_i_2_n_0\
    );
\result_J2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_J2[10]_i_2_n_0\,
      I2 => \result_J2_reg[0]\(3),
      I3 => \result_J2[11]_i_2_n_0\,
      I4 => \result_J2_reg[0]\(2),
      I5 => \result_J2[12]_i_2_n_0\,
      O => D(10)
    );
\result_J2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_J2_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_J2_reg[0]\(0),
      I5 => Q(28),
      O => \result_J2[10]_i_2_n_0\
    );
\result_J2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_J2[11]_i_2_n_0\,
      I2 => \result_J2_reg[0]\(3),
      I3 => \result_J2[12]_i_2_n_0\,
      I4 => \result_J2_reg[0]\(2),
      I5 => \result_J2[13]_i_2_n_0\,
      O => D(11)
    );
\result_J2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_J2_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_J2_reg[0]\(0),
      I5 => Q(24),
      O => \result_J2[11]_i_2_n_0\
    );
\result_J2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_J2[12]_i_2_n_0\,
      I2 => \result_J2_reg[0]\(3),
      I3 => \result_J2[13]_i_2_n_0\,
      I4 => \result_J2_reg[0]\(2),
      I5 => \result_J2[14]_i_2_n_0\,
      O => D(12)
    );
\result_J2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_J2_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_J2_reg[0]\(0),
      I5 => Q(20),
      O => \result_J2[12]_i_2_n_0\
    );
\result_J2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_J2[13]_i_2_n_0\,
      I2 => \result_J2_reg[0]\(3),
      I3 => \result_J2[14]_i_2_n_0\,
      I4 => \result_J2_reg[0]\(2),
      I5 => \result_J2[15]_i_2_n_0\,
      O => D(13)
    );
\result_J2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_J2_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_J2_reg[0]\(0),
      I5 => Q(16),
      O => \result_J2[13]_i_2_n_0\
    );
\result_J2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_J2[14]_i_2_n_0\,
      I2 => \result_J2_reg[0]\(3),
      I3 => \result_J2[15]_i_2_n_0\,
      I4 => \result_J2_reg[0]\(2),
      I5 => \result_J2[15]_i_3_n_0\,
      O => D(14)
    );
\result_J2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_J2_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_J2_reg[0]\(0),
      I5 => Q(12),
      O => \result_J2[14]_i_2_n_0\
    );
\result_J2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_J2[15]_i_2_n_0\,
      I2 => \result_J2_reg[0]\(3),
      I3 => \result_J2[15]_i_3_n_0\,
      I4 => \result_J2_reg[0]\(2),
      I5 => \result_J2[15]_i_4_n_0\,
      O => D(15)
    );
\result_J2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_J2_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_J2_reg[0]\(0),
      I5 => Q(8),
      O => \result_J2[15]_i_2_n_0\
    );
\result_J2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_J2_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_J2_reg[0]\(0),
      I5 => Q(4),
      O => \result_J2[15]_i_3_n_0\
    );
\result_J2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_J2_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_J2_reg[0]\(0),
      I5 => Q(0),
      O => \result_J2[15]_i_4_n_0\
    );
\result_J2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_J2[1]_i_2_n_0\,
      I2 => \result_J2_reg[0]\(3),
      I3 => \result_J2[2]_i_2_n_0\,
      I4 => \result_J2_reg[0]\(2),
      I5 => \result_J2[3]_i_2_n_0\,
      O => D(1)
    );
\result_J2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_J2_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_J2_reg[0]\(0),
      I5 => Q(64),
      O => \result_J2[1]_i_2_n_0\
    );
\result_J2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_J2[2]_i_2_n_0\,
      I2 => \result_J2_reg[0]\(3),
      I3 => \result_J2[3]_i_2_n_0\,
      I4 => \result_J2_reg[0]\(2),
      I5 => \result_J2[4]_i_2_n_0\,
      O => D(2)
    );
\result_J2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_J2_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_J2_reg[0]\(0),
      I5 => Q(60),
      O => \result_J2[2]_i_2_n_0\
    );
\result_J2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_J2[3]_i_2_n_0\,
      I2 => \result_J2_reg[0]\(3),
      I3 => \result_J2[4]_i_2_n_0\,
      I4 => \result_J2_reg[0]\(2),
      I5 => \result_J2[5]_i_2_n_0\,
      O => D(3)
    );
\result_J2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_J2_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_J2_reg[0]\(0),
      I5 => Q(56),
      O => \result_J2[3]_i_2_n_0\
    );
\result_J2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_J2[4]_i_2_n_0\,
      I2 => \result_J2_reg[0]\(3),
      I3 => \result_J2[5]_i_2_n_0\,
      I4 => \result_J2_reg[0]\(2),
      I5 => \result_J2[6]_i_2_n_0\,
      O => D(4)
    );
\result_J2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_J2_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_J2_reg[0]\(0),
      I5 => Q(52),
      O => \result_J2[4]_i_2_n_0\
    );
\result_J2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_J2[5]_i_2_n_0\,
      I2 => \result_J2_reg[0]\(3),
      I3 => \result_J2[6]_i_2_n_0\,
      I4 => \result_J2_reg[0]\(2),
      I5 => \result_J2[7]_i_2_n_0\,
      O => D(5)
    );
\result_J2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_J2_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_J2_reg[0]\(0),
      I5 => Q(48),
      O => \result_J2[5]_i_2_n_0\
    );
\result_J2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_J2[6]_i_2_n_0\,
      I2 => \result_J2_reg[0]\(3),
      I3 => \result_J2[7]_i_2_n_0\,
      I4 => \result_J2_reg[0]\(2),
      I5 => \result_J2[8]_i_2_n_0\,
      O => D(6)
    );
\result_J2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_J2_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_J2_reg[0]\(0),
      I5 => Q(44),
      O => \result_J2[6]_i_2_n_0\
    );
\result_J2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_J2[7]_i_2_n_0\,
      I2 => \result_J2_reg[0]\(3),
      I3 => \result_J2[8]_i_2_n_0\,
      I4 => \result_J2_reg[0]\(2),
      I5 => \result_J2[9]_i_2_n_0\,
      O => D(7)
    );
\result_J2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_J2_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_J2_reg[0]\(0),
      I5 => Q(40),
      O => \result_J2[7]_i_2_n_0\
    );
\result_J2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_J2[8]_i_2_n_0\,
      I2 => \result_J2_reg[0]\(3),
      I3 => \result_J2[9]_i_2_n_0\,
      I4 => \result_J2_reg[0]\(2),
      I5 => \result_J2[10]_i_2_n_0\,
      O => D(8)
    );
\result_J2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_J2_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_J2_reg[0]\(0),
      I5 => Q(36),
      O => \result_J2[8]_i_2_n_0\
    );
\result_J2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_J2[9]_i_2_n_0\,
      I2 => \result_J2_reg[0]\(3),
      I3 => \result_J2[10]_i_2_n_0\,
      I4 => \result_J2_reg[0]\(2),
      I5 => \result_J2[11]_i_2_n_0\,
      O => D(9)
    );
\result_J2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_J2_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_J2_reg[0]\(0),
      I5 => Q(32),
      O => \result_J2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_12 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_K1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_12 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_12;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_12 is
  signal \result_K1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_K1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_K1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_K1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_K1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_K1[0]_i_2_n_0\,
      I2 => \result_K1_reg[0]\(3),
      I3 => \result_K1[1]_i_2_n_0\,
      I4 => \result_K1_reg[0]\(2),
      I5 => \result_K1[2]_i_2_n_0\,
      O => D(0)
    );
\result_K1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(68),
      O => \result_K1[0]_i_2_n_0\
    );
\result_K1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_K1[10]_i_2_n_0\,
      I2 => \result_K1_reg[0]\(3),
      I3 => \result_K1[11]_i_2_n_0\,
      I4 => \result_K1_reg[0]\(2),
      I5 => \result_K1[12]_i_2_n_0\,
      O => D(10)
    );
\result_K1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(28),
      O => \result_K1[10]_i_2_n_0\
    );
\result_K1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_K1[11]_i_2_n_0\,
      I2 => \result_K1_reg[0]\(3),
      I3 => \result_K1[12]_i_2_n_0\,
      I4 => \result_K1_reg[0]\(2),
      I5 => \result_K1[13]_i_2_n_0\,
      O => D(11)
    );
\result_K1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(24),
      O => \result_K1[11]_i_2_n_0\
    );
\result_K1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_K1[12]_i_2_n_0\,
      I2 => \result_K1_reg[0]\(3),
      I3 => \result_K1[13]_i_2_n_0\,
      I4 => \result_K1_reg[0]\(2),
      I5 => \result_K1[14]_i_2_n_0\,
      O => D(12)
    );
\result_K1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(20),
      O => \result_K1[12]_i_2_n_0\
    );
\result_K1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_K1[13]_i_2_n_0\,
      I2 => \result_K1_reg[0]\(3),
      I3 => \result_K1[14]_i_2_n_0\,
      I4 => \result_K1_reg[0]\(2),
      I5 => \result_K1[15]_i_2_n_0\,
      O => D(13)
    );
\result_K1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(16),
      O => \result_K1[13]_i_2_n_0\
    );
\result_K1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_K1[14]_i_2_n_0\,
      I2 => \result_K1_reg[0]\(3),
      I3 => \result_K1[15]_i_2_n_0\,
      I4 => \result_K1_reg[0]\(2),
      I5 => \result_K1[15]_i_3_n_0\,
      O => D(14)
    );
\result_K1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(12),
      O => \result_K1[14]_i_2_n_0\
    );
\result_K1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_K1[15]_i_2_n_0\,
      I2 => \result_K1_reg[0]\(3),
      I3 => \result_K1[15]_i_3_n_0\,
      I4 => \result_K1_reg[0]\(2),
      I5 => \result_K1[15]_i_4_n_0\,
      O => D(15)
    );
\result_K1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(8),
      O => \result_K1[15]_i_2_n_0\
    );
\result_K1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(4),
      O => \result_K1[15]_i_3_n_0\
    );
\result_K1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(0),
      O => \result_K1[15]_i_4_n_0\
    );
\result_K1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_K1[1]_i_2_n_0\,
      I2 => \result_K1_reg[0]\(3),
      I3 => \result_K1[2]_i_2_n_0\,
      I4 => \result_K1_reg[0]\(2),
      I5 => \result_K1[3]_i_2_n_0\,
      O => D(1)
    );
\result_K1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(64),
      O => \result_K1[1]_i_2_n_0\
    );
\result_K1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_K1[2]_i_2_n_0\,
      I2 => \result_K1_reg[0]\(3),
      I3 => \result_K1[3]_i_2_n_0\,
      I4 => \result_K1_reg[0]\(2),
      I5 => \result_K1[4]_i_2_n_0\,
      O => D(2)
    );
\result_K1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(60),
      O => \result_K1[2]_i_2_n_0\
    );
\result_K1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_K1[3]_i_2_n_0\,
      I2 => \result_K1_reg[0]\(3),
      I3 => \result_K1[4]_i_2_n_0\,
      I4 => \result_K1_reg[0]\(2),
      I5 => \result_K1[5]_i_2_n_0\,
      O => D(3)
    );
\result_K1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(56),
      O => \result_K1[3]_i_2_n_0\
    );
\result_K1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_K1[4]_i_2_n_0\,
      I2 => \result_K1_reg[0]\(3),
      I3 => \result_K1[5]_i_2_n_0\,
      I4 => \result_K1_reg[0]\(2),
      I5 => \result_K1[6]_i_2_n_0\,
      O => D(4)
    );
\result_K1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(52),
      O => \result_K1[4]_i_2_n_0\
    );
\result_K1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_K1[5]_i_2_n_0\,
      I2 => \result_K1_reg[0]\(3),
      I3 => \result_K1[6]_i_2_n_0\,
      I4 => \result_K1_reg[0]\(2),
      I5 => \result_K1[7]_i_2_n_0\,
      O => D(5)
    );
\result_K1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(48),
      O => \result_K1[5]_i_2_n_0\
    );
\result_K1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_K1[6]_i_2_n_0\,
      I2 => \result_K1_reg[0]\(3),
      I3 => \result_K1[7]_i_2_n_0\,
      I4 => \result_K1_reg[0]\(2),
      I5 => \result_K1[8]_i_2_n_0\,
      O => D(6)
    );
\result_K1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(44),
      O => \result_K1[6]_i_2_n_0\
    );
\result_K1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_K1[7]_i_2_n_0\,
      I2 => \result_K1_reg[0]\(3),
      I3 => \result_K1[8]_i_2_n_0\,
      I4 => \result_K1_reg[0]\(2),
      I5 => \result_K1[9]_i_2_n_0\,
      O => D(7)
    );
\result_K1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(40),
      O => \result_K1[7]_i_2_n_0\
    );
\result_K1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_K1[8]_i_2_n_0\,
      I2 => \result_K1_reg[0]\(3),
      I3 => \result_K1[9]_i_2_n_0\,
      I4 => \result_K1_reg[0]\(2),
      I5 => \result_K1[10]_i_2_n_0\,
      O => D(8)
    );
\result_K1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(36),
      O => \result_K1[8]_i_2_n_0\
    );
\result_K1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_K1[9]_i_2_n_0\,
      I2 => \result_K1_reg[0]\(3),
      I3 => \result_K1[10]_i_2_n_0\,
      I4 => \result_K1_reg[0]\(2),
      I5 => \result_K1[11]_i_2_n_0\,
      O => D(9)
    );
\result_K1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_K1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_K1_reg[0]\(0),
      I5 => Q(32),
      O => \result_K1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_13 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_K2_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_13 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_13;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_13 is
  signal \result_K2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_K2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_K2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_K2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_K2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_K2[0]_i_2_n_0\,
      I2 => \result_K2_reg[0]\(3),
      I3 => \result_K2[1]_i_2_n_0\,
      I4 => \result_K2_reg[0]\(2),
      I5 => \result_K2[2]_i_2_n_0\,
      O => D(0)
    );
\result_K2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_K2_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_K2_reg[0]\(0),
      I5 => Q(68),
      O => \result_K2[0]_i_2_n_0\
    );
\result_K2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_K2[10]_i_2_n_0\,
      I2 => \result_K2_reg[0]\(3),
      I3 => \result_K2[11]_i_2_n_0\,
      I4 => \result_K2_reg[0]\(2),
      I5 => \result_K2[12]_i_2_n_0\,
      O => D(10)
    );
\result_K2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_K2_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_K2_reg[0]\(0),
      I5 => Q(28),
      O => \result_K2[10]_i_2_n_0\
    );
\result_K2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_K2[11]_i_2_n_0\,
      I2 => \result_K2_reg[0]\(3),
      I3 => \result_K2[12]_i_2_n_0\,
      I4 => \result_K2_reg[0]\(2),
      I5 => \result_K2[13]_i_2_n_0\,
      O => D(11)
    );
\result_K2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_K2_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_K2_reg[0]\(0),
      I5 => Q(24),
      O => \result_K2[11]_i_2_n_0\
    );
\result_K2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_K2[12]_i_2_n_0\,
      I2 => \result_K2_reg[0]\(3),
      I3 => \result_K2[13]_i_2_n_0\,
      I4 => \result_K2_reg[0]\(2),
      I5 => \result_K2[14]_i_2_n_0\,
      O => D(12)
    );
\result_K2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_K2_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_K2_reg[0]\(0),
      I5 => Q(20),
      O => \result_K2[12]_i_2_n_0\
    );
\result_K2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_K2[13]_i_2_n_0\,
      I2 => \result_K2_reg[0]\(3),
      I3 => \result_K2[14]_i_2_n_0\,
      I4 => \result_K2_reg[0]\(2),
      I5 => \result_K2[15]_i_2_n_0\,
      O => D(13)
    );
\result_K2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_K2_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_K2_reg[0]\(0),
      I5 => Q(16),
      O => \result_K2[13]_i_2_n_0\
    );
\result_K2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_K2[14]_i_2_n_0\,
      I2 => \result_K2_reg[0]\(3),
      I3 => \result_K2[15]_i_2_n_0\,
      I4 => \result_K2_reg[0]\(2),
      I5 => \result_K2[15]_i_3_n_0\,
      O => D(14)
    );
\result_K2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_K2_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_K2_reg[0]\(0),
      I5 => Q(12),
      O => \result_K2[14]_i_2_n_0\
    );
\result_K2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_K2[15]_i_2_n_0\,
      I2 => \result_K2_reg[0]\(3),
      I3 => \result_K2[15]_i_3_n_0\,
      I4 => \result_K2_reg[0]\(2),
      I5 => \result_K2[15]_i_4_n_0\,
      O => D(15)
    );
\result_K2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_K2_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_K2_reg[0]\(0),
      I5 => Q(8),
      O => \result_K2[15]_i_2_n_0\
    );
\result_K2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_K2_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_K2_reg[0]\(0),
      I5 => Q(4),
      O => \result_K2[15]_i_3_n_0\
    );
\result_K2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_K2_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_K2_reg[0]\(0),
      I5 => Q(0),
      O => \result_K2[15]_i_4_n_0\
    );
\result_K2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_K2[1]_i_2_n_0\,
      I2 => \result_K2_reg[0]\(3),
      I3 => \result_K2[2]_i_2_n_0\,
      I4 => \result_K2_reg[0]\(2),
      I5 => \result_K2[3]_i_2_n_0\,
      O => D(1)
    );
\result_K2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_K2_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_K2_reg[0]\(0),
      I5 => Q(64),
      O => \result_K2[1]_i_2_n_0\
    );
\result_K2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_K2[2]_i_2_n_0\,
      I2 => \result_K2_reg[0]\(3),
      I3 => \result_K2[3]_i_2_n_0\,
      I4 => \result_K2_reg[0]\(2),
      I5 => \result_K2[4]_i_2_n_0\,
      O => D(2)
    );
\result_K2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_K2_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_K2_reg[0]\(0),
      I5 => Q(60),
      O => \result_K2[2]_i_2_n_0\
    );
\result_K2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_K2[3]_i_2_n_0\,
      I2 => \result_K2_reg[0]\(3),
      I3 => \result_K2[4]_i_2_n_0\,
      I4 => \result_K2_reg[0]\(2),
      I5 => \result_K2[5]_i_2_n_0\,
      O => D(3)
    );
\result_K2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_K2_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_K2_reg[0]\(0),
      I5 => Q(56),
      O => \result_K2[3]_i_2_n_0\
    );
\result_K2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_K2[4]_i_2_n_0\,
      I2 => \result_K2_reg[0]\(3),
      I3 => \result_K2[5]_i_2_n_0\,
      I4 => \result_K2_reg[0]\(2),
      I5 => \result_K2[6]_i_2_n_0\,
      O => D(4)
    );
\result_K2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_K2_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_K2_reg[0]\(0),
      I5 => Q(52),
      O => \result_K2[4]_i_2_n_0\
    );
\result_K2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_K2[5]_i_2_n_0\,
      I2 => \result_K2_reg[0]\(3),
      I3 => \result_K2[6]_i_2_n_0\,
      I4 => \result_K2_reg[0]\(2),
      I5 => \result_K2[7]_i_2_n_0\,
      O => D(5)
    );
\result_K2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_K2_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_K2_reg[0]\(0),
      I5 => Q(48),
      O => \result_K2[5]_i_2_n_0\
    );
\result_K2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_K2[6]_i_2_n_0\,
      I2 => \result_K2_reg[0]\(3),
      I3 => \result_K2[7]_i_2_n_0\,
      I4 => \result_K2_reg[0]\(2),
      I5 => \result_K2[8]_i_2_n_0\,
      O => D(6)
    );
\result_K2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_K2_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_K2_reg[0]\(0),
      I5 => Q(44),
      O => \result_K2[6]_i_2_n_0\
    );
\result_K2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_K2[7]_i_2_n_0\,
      I2 => \result_K2_reg[0]\(3),
      I3 => \result_K2[8]_i_2_n_0\,
      I4 => \result_K2_reg[0]\(2),
      I5 => \result_K2[9]_i_2_n_0\,
      O => D(7)
    );
\result_K2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_K2_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_K2_reg[0]\(0),
      I5 => Q(40),
      O => \result_K2[7]_i_2_n_0\
    );
\result_K2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_K2[8]_i_2_n_0\,
      I2 => \result_K2_reg[0]\(3),
      I3 => \result_K2[9]_i_2_n_0\,
      I4 => \result_K2_reg[0]\(2),
      I5 => \result_K2[10]_i_2_n_0\,
      O => D(8)
    );
\result_K2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_K2_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_K2_reg[0]\(0),
      I5 => Q(36),
      O => \result_K2[8]_i_2_n_0\
    );
\result_K2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_K2[9]_i_2_n_0\,
      I2 => \result_K2_reg[0]\(3),
      I3 => \result_K2[10]_i_2_n_0\,
      I4 => \result_K2_reg[0]\(2),
      I5 => \result_K2[11]_i_2_n_0\,
      O => D(9)
    );
\result_K2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_K2_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_K2_reg[0]\(0),
      I5 => Q(32),
      O => \result_K2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_14 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_L1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_14 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_14;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_14 is
  signal \result_L1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_L1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_L1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_L1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_L1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_L1[0]_i_2_n_0\,
      I2 => \result_L1_reg[0]\(3),
      I3 => \result_L1[1]_i_2_n_0\,
      I4 => \result_L1_reg[0]\(2),
      I5 => \result_L1[2]_i_2_n_0\,
      O => D(0)
    );
\result_L1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(68),
      O => \result_L1[0]_i_2_n_0\
    );
\result_L1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_L1[10]_i_2_n_0\,
      I2 => \result_L1_reg[0]\(3),
      I3 => \result_L1[11]_i_2_n_0\,
      I4 => \result_L1_reg[0]\(2),
      I5 => \result_L1[12]_i_2_n_0\,
      O => D(10)
    );
\result_L1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(28),
      O => \result_L1[10]_i_2_n_0\
    );
\result_L1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_L1[11]_i_2_n_0\,
      I2 => \result_L1_reg[0]\(3),
      I3 => \result_L1[12]_i_2_n_0\,
      I4 => \result_L1_reg[0]\(2),
      I5 => \result_L1[13]_i_2_n_0\,
      O => D(11)
    );
\result_L1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(24),
      O => \result_L1[11]_i_2_n_0\
    );
\result_L1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_L1[12]_i_2_n_0\,
      I2 => \result_L1_reg[0]\(3),
      I3 => \result_L1[13]_i_2_n_0\,
      I4 => \result_L1_reg[0]\(2),
      I5 => \result_L1[14]_i_2_n_0\,
      O => D(12)
    );
\result_L1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(20),
      O => \result_L1[12]_i_2_n_0\
    );
\result_L1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_L1[13]_i_2_n_0\,
      I2 => \result_L1_reg[0]\(3),
      I3 => \result_L1[14]_i_2_n_0\,
      I4 => \result_L1_reg[0]\(2),
      I5 => \result_L1[15]_i_2_n_0\,
      O => D(13)
    );
\result_L1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(16),
      O => \result_L1[13]_i_2_n_0\
    );
\result_L1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_L1[14]_i_2_n_0\,
      I2 => \result_L1_reg[0]\(3),
      I3 => \result_L1[15]_i_2_n_0\,
      I4 => \result_L1_reg[0]\(2),
      I5 => \result_L1[15]_i_3_n_0\,
      O => D(14)
    );
\result_L1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(12),
      O => \result_L1[14]_i_2_n_0\
    );
\result_L1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_L1[15]_i_2_n_0\,
      I2 => \result_L1_reg[0]\(3),
      I3 => \result_L1[15]_i_3_n_0\,
      I4 => \result_L1_reg[0]\(2),
      I5 => \result_L1[15]_i_4_n_0\,
      O => D(15)
    );
\result_L1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(8),
      O => \result_L1[15]_i_2_n_0\
    );
\result_L1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(4),
      O => \result_L1[15]_i_3_n_0\
    );
\result_L1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(0),
      O => \result_L1[15]_i_4_n_0\
    );
\result_L1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_L1[1]_i_2_n_0\,
      I2 => \result_L1_reg[0]\(3),
      I3 => \result_L1[2]_i_2_n_0\,
      I4 => \result_L1_reg[0]\(2),
      I5 => \result_L1[3]_i_2_n_0\,
      O => D(1)
    );
\result_L1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(64),
      O => \result_L1[1]_i_2_n_0\
    );
\result_L1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_L1[2]_i_2_n_0\,
      I2 => \result_L1_reg[0]\(3),
      I3 => \result_L1[3]_i_2_n_0\,
      I4 => \result_L1_reg[0]\(2),
      I5 => \result_L1[4]_i_2_n_0\,
      O => D(2)
    );
\result_L1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(60),
      O => \result_L1[2]_i_2_n_0\
    );
\result_L1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_L1[3]_i_2_n_0\,
      I2 => \result_L1_reg[0]\(3),
      I3 => \result_L1[4]_i_2_n_0\,
      I4 => \result_L1_reg[0]\(2),
      I5 => \result_L1[5]_i_2_n_0\,
      O => D(3)
    );
\result_L1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(56),
      O => \result_L1[3]_i_2_n_0\
    );
\result_L1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_L1[4]_i_2_n_0\,
      I2 => \result_L1_reg[0]\(3),
      I3 => \result_L1[5]_i_2_n_0\,
      I4 => \result_L1_reg[0]\(2),
      I5 => \result_L1[6]_i_2_n_0\,
      O => D(4)
    );
\result_L1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(52),
      O => \result_L1[4]_i_2_n_0\
    );
\result_L1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_L1[5]_i_2_n_0\,
      I2 => \result_L1_reg[0]\(3),
      I3 => \result_L1[6]_i_2_n_0\,
      I4 => \result_L1_reg[0]\(2),
      I5 => \result_L1[7]_i_2_n_0\,
      O => D(5)
    );
\result_L1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(48),
      O => \result_L1[5]_i_2_n_0\
    );
\result_L1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_L1[6]_i_2_n_0\,
      I2 => \result_L1_reg[0]\(3),
      I3 => \result_L1[7]_i_2_n_0\,
      I4 => \result_L1_reg[0]\(2),
      I5 => \result_L1[8]_i_2_n_0\,
      O => D(6)
    );
\result_L1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(44),
      O => \result_L1[6]_i_2_n_0\
    );
\result_L1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_L1[7]_i_2_n_0\,
      I2 => \result_L1_reg[0]\(3),
      I3 => \result_L1[8]_i_2_n_0\,
      I4 => \result_L1_reg[0]\(2),
      I5 => \result_L1[9]_i_2_n_0\,
      O => D(7)
    );
\result_L1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(40),
      O => \result_L1[7]_i_2_n_0\
    );
\result_L1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_L1[8]_i_2_n_0\,
      I2 => \result_L1_reg[0]\(3),
      I3 => \result_L1[9]_i_2_n_0\,
      I4 => \result_L1_reg[0]\(2),
      I5 => \result_L1[10]_i_2_n_0\,
      O => D(8)
    );
\result_L1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(36),
      O => \result_L1[8]_i_2_n_0\
    );
\result_L1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_L1[9]_i_2_n_0\,
      I2 => \result_L1_reg[0]\(3),
      I3 => \result_L1[10]_i_2_n_0\,
      I4 => \result_L1_reg[0]\(2),
      I5 => \result_L1[11]_i_2_n_0\,
      O => D(9)
    );
\result_L1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_L1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_L1_reg[0]\(0),
      I5 => Q(32),
      O => \result_L1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_15 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_L2_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_15 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_15;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_15 is
  signal \result_L2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_L2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_L2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_L2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_L2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_L2[0]_i_2_n_0\,
      I2 => \result_L2_reg[0]\(3),
      I3 => \result_L2[1]_i_2_n_0\,
      I4 => \result_L2_reg[0]\(2),
      I5 => \result_L2[2]_i_2_n_0\,
      O => D(0)
    );
\result_L2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_L2_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_L2_reg[0]\(0),
      I5 => Q(68),
      O => \result_L2[0]_i_2_n_0\
    );
\result_L2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_L2[10]_i_2_n_0\,
      I2 => \result_L2_reg[0]\(3),
      I3 => \result_L2[11]_i_2_n_0\,
      I4 => \result_L2_reg[0]\(2),
      I5 => \result_L2[12]_i_2_n_0\,
      O => D(10)
    );
\result_L2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_L2_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_L2_reg[0]\(0),
      I5 => Q(28),
      O => \result_L2[10]_i_2_n_0\
    );
\result_L2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_L2[11]_i_2_n_0\,
      I2 => \result_L2_reg[0]\(3),
      I3 => \result_L2[12]_i_2_n_0\,
      I4 => \result_L2_reg[0]\(2),
      I5 => \result_L2[13]_i_2_n_0\,
      O => D(11)
    );
\result_L2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_L2_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_L2_reg[0]\(0),
      I5 => Q(24),
      O => \result_L2[11]_i_2_n_0\
    );
\result_L2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_L2[12]_i_2_n_0\,
      I2 => \result_L2_reg[0]\(3),
      I3 => \result_L2[13]_i_2_n_0\,
      I4 => \result_L2_reg[0]\(2),
      I5 => \result_L2[14]_i_2_n_0\,
      O => D(12)
    );
\result_L2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_L2_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_L2_reg[0]\(0),
      I5 => Q(20),
      O => \result_L2[12]_i_2_n_0\
    );
\result_L2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_L2[13]_i_2_n_0\,
      I2 => \result_L2_reg[0]\(3),
      I3 => \result_L2[14]_i_2_n_0\,
      I4 => \result_L2_reg[0]\(2),
      I5 => \result_L2[15]_i_2_n_0\,
      O => D(13)
    );
\result_L2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_L2_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_L2_reg[0]\(0),
      I5 => Q(16),
      O => \result_L2[13]_i_2_n_0\
    );
\result_L2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_L2[14]_i_2_n_0\,
      I2 => \result_L2_reg[0]\(3),
      I3 => \result_L2[15]_i_2_n_0\,
      I4 => \result_L2_reg[0]\(2),
      I5 => \result_L2[15]_i_3_n_0\,
      O => D(14)
    );
\result_L2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_L2_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_L2_reg[0]\(0),
      I5 => Q(12),
      O => \result_L2[14]_i_2_n_0\
    );
\result_L2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_L2[15]_i_2_n_0\,
      I2 => \result_L2_reg[0]\(3),
      I3 => \result_L2[15]_i_3_n_0\,
      I4 => \result_L2_reg[0]\(2),
      I5 => \result_L2[15]_i_4_n_0\,
      O => D(15)
    );
\result_L2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_L2_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_L2_reg[0]\(0),
      I5 => Q(8),
      O => \result_L2[15]_i_2_n_0\
    );
\result_L2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_L2_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_L2_reg[0]\(0),
      I5 => Q(4),
      O => \result_L2[15]_i_3_n_0\
    );
\result_L2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_L2_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_L2_reg[0]\(0),
      I5 => Q(0),
      O => \result_L2[15]_i_4_n_0\
    );
\result_L2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_L2[1]_i_2_n_0\,
      I2 => \result_L2_reg[0]\(3),
      I3 => \result_L2[2]_i_2_n_0\,
      I4 => \result_L2_reg[0]\(2),
      I5 => \result_L2[3]_i_2_n_0\,
      O => D(1)
    );
\result_L2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_L2_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_L2_reg[0]\(0),
      I5 => Q(64),
      O => \result_L2[1]_i_2_n_0\
    );
\result_L2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_L2[2]_i_2_n_0\,
      I2 => \result_L2_reg[0]\(3),
      I3 => \result_L2[3]_i_2_n_0\,
      I4 => \result_L2_reg[0]\(2),
      I5 => \result_L2[4]_i_2_n_0\,
      O => D(2)
    );
\result_L2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_L2_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_L2_reg[0]\(0),
      I5 => Q(60),
      O => \result_L2[2]_i_2_n_0\
    );
\result_L2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_L2[3]_i_2_n_0\,
      I2 => \result_L2_reg[0]\(3),
      I3 => \result_L2[4]_i_2_n_0\,
      I4 => \result_L2_reg[0]\(2),
      I5 => \result_L2[5]_i_2_n_0\,
      O => D(3)
    );
\result_L2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_L2_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_L2_reg[0]\(0),
      I5 => Q(56),
      O => \result_L2[3]_i_2_n_0\
    );
\result_L2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_L2[4]_i_2_n_0\,
      I2 => \result_L2_reg[0]\(3),
      I3 => \result_L2[5]_i_2_n_0\,
      I4 => \result_L2_reg[0]\(2),
      I5 => \result_L2[6]_i_2_n_0\,
      O => D(4)
    );
\result_L2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_L2_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_L2_reg[0]\(0),
      I5 => Q(52),
      O => \result_L2[4]_i_2_n_0\
    );
\result_L2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_L2[5]_i_2_n_0\,
      I2 => \result_L2_reg[0]\(3),
      I3 => \result_L2[6]_i_2_n_0\,
      I4 => \result_L2_reg[0]\(2),
      I5 => \result_L2[7]_i_2_n_0\,
      O => D(5)
    );
\result_L2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_L2_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_L2_reg[0]\(0),
      I5 => Q(48),
      O => \result_L2[5]_i_2_n_0\
    );
\result_L2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_L2[6]_i_2_n_0\,
      I2 => \result_L2_reg[0]\(3),
      I3 => \result_L2[7]_i_2_n_0\,
      I4 => \result_L2_reg[0]\(2),
      I5 => \result_L2[8]_i_2_n_0\,
      O => D(6)
    );
\result_L2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_L2_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_L2_reg[0]\(0),
      I5 => Q(44),
      O => \result_L2[6]_i_2_n_0\
    );
\result_L2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_L2[7]_i_2_n_0\,
      I2 => \result_L2_reg[0]\(3),
      I3 => \result_L2[8]_i_2_n_0\,
      I4 => \result_L2_reg[0]\(2),
      I5 => \result_L2[9]_i_2_n_0\,
      O => D(7)
    );
\result_L2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_L2_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_L2_reg[0]\(0),
      I5 => Q(40),
      O => \result_L2[7]_i_2_n_0\
    );
\result_L2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_L2[8]_i_2_n_0\,
      I2 => \result_L2_reg[0]\(3),
      I3 => \result_L2[9]_i_2_n_0\,
      I4 => \result_L2_reg[0]\(2),
      I5 => \result_L2[10]_i_2_n_0\,
      O => D(8)
    );
\result_L2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_L2_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_L2_reg[0]\(0),
      I5 => Q(36),
      O => \result_L2[8]_i_2_n_0\
    );
\result_L2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_L2[9]_i_2_n_0\,
      I2 => \result_L2_reg[0]\(3),
      I3 => \result_L2[10]_i_2_n_0\,
      I4 => \result_L2_reg[0]\(2),
      I5 => \result_L2[11]_i_2_n_0\,
      O => D(9)
    );
\result_L2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_L2_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_L2_reg[0]\(0),
      I5 => Q(32),
      O => \result_L2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_16 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_M1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_16 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_16;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_16 is
  signal \result_M1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_M1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_M1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_M1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_M1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_M1[0]_i_2_n_0\,
      I2 => \result_M1_reg[0]\(3),
      I3 => \result_M1[1]_i_2_n_0\,
      I4 => \result_M1_reg[0]\(2),
      I5 => \result_M1[2]_i_2_n_0\,
      O => D(0)
    );
\result_M1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(68),
      O => \result_M1[0]_i_2_n_0\
    );
\result_M1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_M1[10]_i_2_n_0\,
      I2 => \result_M1_reg[0]\(3),
      I3 => \result_M1[11]_i_2_n_0\,
      I4 => \result_M1_reg[0]\(2),
      I5 => \result_M1[12]_i_2_n_0\,
      O => D(10)
    );
\result_M1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(28),
      O => \result_M1[10]_i_2_n_0\
    );
\result_M1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_M1[11]_i_2_n_0\,
      I2 => \result_M1_reg[0]\(3),
      I3 => \result_M1[12]_i_2_n_0\,
      I4 => \result_M1_reg[0]\(2),
      I5 => \result_M1[13]_i_2_n_0\,
      O => D(11)
    );
\result_M1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(24),
      O => \result_M1[11]_i_2_n_0\
    );
\result_M1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_M1[12]_i_2_n_0\,
      I2 => \result_M1_reg[0]\(3),
      I3 => \result_M1[13]_i_2_n_0\,
      I4 => \result_M1_reg[0]\(2),
      I5 => \result_M1[14]_i_2_n_0\,
      O => D(12)
    );
\result_M1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(20),
      O => \result_M1[12]_i_2_n_0\
    );
\result_M1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_M1[13]_i_2_n_0\,
      I2 => \result_M1_reg[0]\(3),
      I3 => \result_M1[14]_i_2_n_0\,
      I4 => \result_M1_reg[0]\(2),
      I5 => \result_M1[15]_i_2_n_0\,
      O => D(13)
    );
\result_M1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(16),
      O => \result_M1[13]_i_2_n_0\
    );
\result_M1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_M1[14]_i_2_n_0\,
      I2 => \result_M1_reg[0]\(3),
      I3 => \result_M1[15]_i_2_n_0\,
      I4 => \result_M1_reg[0]\(2),
      I5 => \result_M1[15]_i_3_n_0\,
      O => D(14)
    );
\result_M1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(12),
      O => \result_M1[14]_i_2_n_0\
    );
\result_M1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_M1[15]_i_2_n_0\,
      I2 => \result_M1_reg[0]\(3),
      I3 => \result_M1[15]_i_3_n_0\,
      I4 => \result_M1_reg[0]\(2),
      I5 => \result_M1[15]_i_4_n_0\,
      O => D(15)
    );
\result_M1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(8),
      O => \result_M1[15]_i_2_n_0\
    );
\result_M1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(4),
      O => \result_M1[15]_i_3_n_0\
    );
\result_M1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(0),
      O => \result_M1[15]_i_4_n_0\
    );
\result_M1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_M1[1]_i_2_n_0\,
      I2 => \result_M1_reg[0]\(3),
      I3 => \result_M1[2]_i_2_n_0\,
      I4 => \result_M1_reg[0]\(2),
      I5 => \result_M1[3]_i_2_n_0\,
      O => D(1)
    );
\result_M1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(64),
      O => \result_M1[1]_i_2_n_0\
    );
\result_M1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_M1[2]_i_2_n_0\,
      I2 => \result_M1_reg[0]\(3),
      I3 => \result_M1[3]_i_2_n_0\,
      I4 => \result_M1_reg[0]\(2),
      I5 => \result_M1[4]_i_2_n_0\,
      O => D(2)
    );
\result_M1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(60),
      O => \result_M1[2]_i_2_n_0\
    );
\result_M1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_M1[3]_i_2_n_0\,
      I2 => \result_M1_reg[0]\(3),
      I3 => \result_M1[4]_i_2_n_0\,
      I4 => \result_M1_reg[0]\(2),
      I5 => \result_M1[5]_i_2_n_0\,
      O => D(3)
    );
\result_M1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(56),
      O => \result_M1[3]_i_2_n_0\
    );
\result_M1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_M1[4]_i_2_n_0\,
      I2 => \result_M1_reg[0]\(3),
      I3 => \result_M1[5]_i_2_n_0\,
      I4 => \result_M1_reg[0]\(2),
      I5 => \result_M1[6]_i_2_n_0\,
      O => D(4)
    );
\result_M1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(52),
      O => \result_M1[4]_i_2_n_0\
    );
\result_M1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_M1[5]_i_2_n_0\,
      I2 => \result_M1_reg[0]\(3),
      I3 => \result_M1[6]_i_2_n_0\,
      I4 => \result_M1_reg[0]\(2),
      I5 => \result_M1[7]_i_2_n_0\,
      O => D(5)
    );
\result_M1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(48),
      O => \result_M1[5]_i_2_n_0\
    );
\result_M1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_M1[6]_i_2_n_0\,
      I2 => \result_M1_reg[0]\(3),
      I3 => \result_M1[7]_i_2_n_0\,
      I4 => \result_M1_reg[0]\(2),
      I5 => \result_M1[8]_i_2_n_0\,
      O => D(6)
    );
\result_M1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(44),
      O => \result_M1[6]_i_2_n_0\
    );
\result_M1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_M1[7]_i_2_n_0\,
      I2 => \result_M1_reg[0]\(3),
      I3 => \result_M1[8]_i_2_n_0\,
      I4 => \result_M1_reg[0]\(2),
      I5 => \result_M1[9]_i_2_n_0\,
      O => D(7)
    );
\result_M1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(40),
      O => \result_M1[7]_i_2_n_0\
    );
\result_M1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_M1[8]_i_2_n_0\,
      I2 => \result_M1_reg[0]\(3),
      I3 => \result_M1[9]_i_2_n_0\,
      I4 => \result_M1_reg[0]\(2),
      I5 => \result_M1[10]_i_2_n_0\,
      O => D(8)
    );
\result_M1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(36),
      O => \result_M1[8]_i_2_n_0\
    );
\result_M1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_M1[9]_i_2_n_0\,
      I2 => \result_M1_reg[0]\(3),
      I3 => \result_M1[10]_i_2_n_0\,
      I4 => \result_M1_reg[0]\(2),
      I5 => \result_M1[11]_i_2_n_0\,
      O => D(9)
    );
\result_M1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_M1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_M1_reg[0]\(0),
      I5 => Q(32),
      O => \result_M1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_17 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_M2_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_17 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_17;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_17 is
  signal \result_M2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_M2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_M2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_M2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_M2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_M2[0]_i_2_n_0\,
      I2 => \result_M2_reg[0]\(3),
      I3 => \result_M2[1]_i_2_n_0\,
      I4 => \result_M2_reg[0]\(2),
      I5 => \result_M2[2]_i_2_n_0\,
      O => D(0)
    );
\result_M2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_M2_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_M2_reg[0]\(0),
      I5 => Q(68),
      O => \result_M2[0]_i_2_n_0\
    );
\result_M2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_M2[10]_i_2_n_0\,
      I2 => \result_M2_reg[0]\(3),
      I3 => \result_M2[11]_i_2_n_0\,
      I4 => \result_M2_reg[0]\(2),
      I5 => \result_M2[12]_i_2_n_0\,
      O => D(10)
    );
\result_M2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_M2_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_M2_reg[0]\(0),
      I5 => Q(28),
      O => \result_M2[10]_i_2_n_0\
    );
\result_M2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_M2[11]_i_2_n_0\,
      I2 => \result_M2_reg[0]\(3),
      I3 => \result_M2[12]_i_2_n_0\,
      I4 => \result_M2_reg[0]\(2),
      I5 => \result_M2[13]_i_2_n_0\,
      O => D(11)
    );
\result_M2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_M2_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_M2_reg[0]\(0),
      I5 => Q(24),
      O => \result_M2[11]_i_2_n_0\
    );
\result_M2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_M2[12]_i_2_n_0\,
      I2 => \result_M2_reg[0]\(3),
      I3 => \result_M2[13]_i_2_n_0\,
      I4 => \result_M2_reg[0]\(2),
      I5 => \result_M2[14]_i_2_n_0\,
      O => D(12)
    );
\result_M2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_M2_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_M2_reg[0]\(0),
      I5 => Q(20),
      O => \result_M2[12]_i_2_n_0\
    );
\result_M2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_M2[13]_i_2_n_0\,
      I2 => \result_M2_reg[0]\(3),
      I3 => \result_M2[14]_i_2_n_0\,
      I4 => \result_M2_reg[0]\(2),
      I5 => \result_M2[15]_i_2_n_0\,
      O => D(13)
    );
\result_M2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_M2_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_M2_reg[0]\(0),
      I5 => Q(16),
      O => \result_M2[13]_i_2_n_0\
    );
\result_M2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_M2[14]_i_2_n_0\,
      I2 => \result_M2_reg[0]\(3),
      I3 => \result_M2[15]_i_2_n_0\,
      I4 => \result_M2_reg[0]\(2),
      I5 => \result_M2[15]_i_3_n_0\,
      O => D(14)
    );
\result_M2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_M2_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_M2_reg[0]\(0),
      I5 => Q(12),
      O => \result_M2[14]_i_2_n_0\
    );
\result_M2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_M2[15]_i_2_n_0\,
      I2 => \result_M2_reg[0]\(3),
      I3 => \result_M2[15]_i_3_n_0\,
      I4 => \result_M2_reg[0]\(2),
      I5 => \result_M2[15]_i_4_n_0\,
      O => D(15)
    );
\result_M2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_M2_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_M2_reg[0]\(0),
      I5 => Q(8),
      O => \result_M2[15]_i_2_n_0\
    );
\result_M2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_M2_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_M2_reg[0]\(0),
      I5 => Q(4),
      O => \result_M2[15]_i_3_n_0\
    );
\result_M2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_M2_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_M2_reg[0]\(0),
      I5 => Q(0),
      O => \result_M2[15]_i_4_n_0\
    );
\result_M2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_M2[1]_i_2_n_0\,
      I2 => \result_M2_reg[0]\(3),
      I3 => \result_M2[2]_i_2_n_0\,
      I4 => \result_M2_reg[0]\(2),
      I5 => \result_M2[3]_i_2_n_0\,
      O => D(1)
    );
\result_M2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_M2_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_M2_reg[0]\(0),
      I5 => Q(64),
      O => \result_M2[1]_i_2_n_0\
    );
\result_M2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_M2[2]_i_2_n_0\,
      I2 => \result_M2_reg[0]\(3),
      I3 => \result_M2[3]_i_2_n_0\,
      I4 => \result_M2_reg[0]\(2),
      I5 => \result_M2[4]_i_2_n_0\,
      O => D(2)
    );
\result_M2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_M2_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_M2_reg[0]\(0),
      I5 => Q(60),
      O => \result_M2[2]_i_2_n_0\
    );
\result_M2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_M2[3]_i_2_n_0\,
      I2 => \result_M2_reg[0]\(3),
      I3 => \result_M2[4]_i_2_n_0\,
      I4 => \result_M2_reg[0]\(2),
      I5 => \result_M2[5]_i_2_n_0\,
      O => D(3)
    );
\result_M2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_M2_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_M2_reg[0]\(0),
      I5 => Q(56),
      O => \result_M2[3]_i_2_n_0\
    );
\result_M2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_M2[4]_i_2_n_0\,
      I2 => \result_M2_reg[0]\(3),
      I3 => \result_M2[5]_i_2_n_0\,
      I4 => \result_M2_reg[0]\(2),
      I5 => \result_M2[6]_i_2_n_0\,
      O => D(4)
    );
\result_M2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_M2_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_M2_reg[0]\(0),
      I5 => Q(52),
      O => \result_M2[4]_i_2_n_0\
    );
\result_M2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_M2[5]_i_2_n_0\,
      I2 => \result_M2_reg[0]\(3),
      I3 => \result_M2[6]_i_2_n_0\,
      I4 => \result_M2_reg[0]\(2),
      I5 => \result_M2[7]_i_2_n_0\,
      O => D(5)
    );
\result_M2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_M2_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_M2_reg[0]\(0),
      I5 => Q(48),
      O => \result_M2[5]_i_2_n_0\
    );
\result_M2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_M2[6]_i_2_n_0\,
      I2 => \result_M2_reg[0]\(3),
      I3 => \result_M2[7]_i_2_n_0\,
      I4 => \result_M2_reg[0]\(2),
      I5 => \result_M2[8]_i_2_n_0\,
      O => D(6)
    );
\result_M2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_M2_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_M2_reg[0]\(0),
      I5 => Q(44),
      O => \result_M2[6]_i_2_n_0\
    );
\result_M2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_M2[7]_i_2_n_0\,
      I2 => \result_M2_reg[0]\(3),
      I3 => \result_M2[8]_i_2_n_0\,
      I4 => \result_M2_reg[0]\(2),
      I5 => \result_M2[9]_i_2_n_0\,
      O => D(7)
    );
\result_M2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_M2_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_M2_reg[0]\(0),
      I5 => Q(40),
      O => \result_M2[7]_i_2_n_0\
    );
\result_M2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_M2[8]_i_2_n_0\,
      I2 => \result_M2_reg[0]\(3),
      I3 => \result_M2[9]_i_2_n_0\,
      I4 => \result_M2_reg[0]\(2),
      I5 => \result_M2[10]_i_2_n_0\,
      O => D(8)
    );
\result_M2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_M2_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_M2_reg[0]\(0),
      I5 => Q(36),
      O => \result_M2[8]_i_2_n_0\
    );
\result_M2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_M2[9]_i_2_n_0\,
      I2 => \result_M2_reg[0]\(3),
      I3 => \result_M2[10]_i_2_n_0\,
      I4 => \result_M2_reg[0]\(2),
      I5 => \result_M2[11]_i_2_n_0\,
      O => D(9)
    );
\result_M2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_M2_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_M2_reg[0]\(0),
      I5 => Q(32),
      O => \result_M2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_18 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_N1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_18 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_18;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_18 is
  signal \result_N1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_N1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_N1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_N1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_N1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_N1[0]_i_2_n_0\,
      I2 => \result_N1_reg[0]\(3),
      I3 => \result_N1[1]_i_2_n_0\,
      I4 => \result_N1_reg[0]\(2),
      I5 => \result_N1[2]_i_2_n_0\,
      O => D(0)
    );
\result_N1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(68),
      O => \result_N1[0]_i_2_n_0\
    );
\result_N1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_N1[10]_i_2_n_0\,
      I2 => \result_N1_reg[0]\(3),
      I3 => \result_N1[11]_i_2_n_0\,
      I4 => \result_N1_reg[0]\(2),
      I5 => \result_N1[12]_i_2_n_0\,
      O => D(10)
    );
\result_N1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(28),
      O => \result_N1[10]_i_2_n_0\
    );
\result_N1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_N1[11]_i_2_n_0\,
      I2 => \result_N1_reg[0]\(3),
      I3 => \result_N1[12]_i_2_n_0\,
      I4 => \result_N1_reg[0]\(2),
      I5 => \result_N1[13]_i_2_n_0\,
      O => D(11)
    );
\result_N1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(24),
      O => \result_N1[11]_i_2_n_0\
    );
\result_N1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_N1[12]_i_2_n_0\,
      I2 => \result_N1_reg[0]\(3),
      I3 => \result_N1[13]_i_2_n_0\,
      I4 => \result_N1_reg[0]\(2),
      I5 => \result_N1[14]_i_2_n_0\,
      O => D(12)
    );
\result_N1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(20),
      O => \result_N1[12]_i_2_n_0\
    );
\result_N1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_N1[13]_i_2_n_0\,
      I2 => \result_N1_reg[0]\(3),
      I3 => \result_N1[14]_i_2_n_0\,
      I4 => \result_N1_reg[0]\(2),
      I5 => \result_N1[15]_i_2_n_0\,
      O => D(13)
    );
\result_N1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(16),
      O => \result_N1[13]_i_2_n_0\
    );
\result_N1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_N1[14]_i_2_n_0\,
      I2 => \result_N1_reg[0]\(3),
      I3 => \result_N1[15]_i_2_n_0\,
      I4 => \result_N1_reg[0]\(2),
      I5 => \result_N1[15]_i_3_n_0\,
      O => D(14)
    );
\result_N1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(12),
      O => \result_N1[14]_i_2_n_0\
    );
\result_N1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_N1[15]_i_2_n_0\,
      I2 => \result_N1_reg[0]\(3),
      I3 => \result_N1[15]_i_3_n_0\,
      I4 => \result_N1_reg[0]\(2),
      I5 => \result_N1[15]_i_4_n_0\,
      O => D(15)
    );
\result_N1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(8),
      O => \result_N1[15]_i_2_n_0\
    );
\result_N1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(4),
      O => \result_N1[15]_i_3_n_0\
    );
\result_N1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(0),
      O => \result_N1[15]_i_4_n_0\
    );
\result_N1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_N1[1]_i_2_n_0\,
      I2 => \result_N1_reg[0]\(3),
      I3 => \result_N1[2]_i_2_n_0\,
      I4 => \result_N1_reg[0]\(2),
      I5 => \result_N1[3]_i_2_n_0\,
      O => D(1)
    );
\result_N1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(64),
      O => \result_N1[1]_i_2_n_0\
    );
\result_N1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_N1[2]_i_2_n_0\,
      I2 => \result_N1_reg[0]\(3),
      I3 => \result_N1[3]_i_2_n_0\,
      I4 => \result_N1_reg[0]\(2),
      I5 => \result_N1[4]_i_2_n_0\,
      O => D(2)
    );
\result_N1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(60),
      O => \result_N1[2]_i_2_n_0\
    );
\result_N1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_N1[3]_i_2_n_0\,
      I2 => \result_N1_reg[0]\(3),
      I3 => \result_N1[4]_i_2_n_0\,
      I4 => \result_N1_reg[0]\(2),
      I5 => \result_N1[5]_i_2_n_0\,
      O => D(3)
    );
\result_N1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(56),
      O => \result_N1[3]_i_2_n_0\
    );
\result_N1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_N1[4]_i_2_n_0\,
      I2 => \result_N1_reg[0]\(3),
      I3 => \result_N1[5]_i_2_n_0\,
      I4 => \result_N1_reg[0]\(2),
      I5 => \result_N1[6]_i_2_n_0\,
      O => D(4)
    );
\result_N1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(52),
      O => \result_N1[4]_i_2_n_0\
    );
\result_N1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_N1[5]_i_2_n_0\,
      I2 => \result_N1_reg[0]\(3),
      I3 => \result_N1[6]_i_2_n_0\,
      I4 => \result_N1_reg[0]\(2),
      I5 => \result_N1[7]_i_2_n_0\,
      O => D(5)
    );
\result_N1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(48),
      O => \result_N1[5]_i_2_n_0\
    );
\result_N1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_N1[6]_i_2_n_0\,
      I2 => \result_N1_reg[0]\(3),
      I3 => \result_N1[7]_i_2_n_0\,
      I4 => \result_N1_reg[0]\(2),
      I5 => \result_N1[8]_i_2_n_0\,
      O => D(6)
    );
\result_N1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(44),
      O => \result_N1[6]_i_2_n_0\
    );
\result_N1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_N1[7]_i_2_n_0\,
      I2 => \result_N1_reg[0]\(3),
      I3 => \result_N1[8]_i_2_n_0\,
      I4 => \result_N1_reg[0]\(2),
      I5 => \result_N1[9]_i_2_n_0\,
      O => D(7)
    );
\result_N1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(40),
      O => \result_N1[7]_i_2_n_0\
    );
\result_N1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_N1[8]_i_2_n_0\,
      I2 => \result_N1_reg[0]\(3),
      I3 => \result_N1[9]_i_2_n_0\,
      I4 => \result_N1_reg[0]\(2),
      I5 => \result_N1[10]_i_2_n_0\,
      O => D(8)
    );
\result_N1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(36),
      O => \result_N1[8]_i_2_n_0\
    );
\result_N1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_N1[9]_i_2_n_0\,
      I2 => \result_N1_reg[0]\(3),
      I3 => \result_N1[10]_i_2_n_0\,
      I4 => \result_N1_reg[0]\(2),
      I5 => \result_N1[11]_i_2_n_0\,
      O => D(9)
    );
\result_N1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_N1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_N1_reg[0]\(0),
      I5 => Q(32),
      O => \result_N1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_19 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_N2_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_19 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_19;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_19 is
  signal \result_N2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_N2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_N2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_N2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_N2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_N2[0]_i_2_n_0\,
      I2 => \result_N2_reg[0]\(3),
      I3 => \result_N2[1]_i_2_n_0\,
      I4 => \result_N2_reg[0]\(2),
      I5 => \result_N2[2]_i_2_n_0\,
      O => D(0)
    );
\result_N2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_N2_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_N2_reg[0]\(0),
      I5 => Q(68),
      O => \result_N2[0]_i_2_n_0\
    );
\result_N2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_N2[10]_i_2_n_0\,
      I2 => \result_N2_reg[0]\(3),
      I3 => \result_N2[11]_i_2_n_0\,
      I4 => \result_N2_reg[0]\(2),
      I5 => \result_N2[12]_i_2_n_0\,
      O => D(10)
    );
\result_N2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_N2_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_N2_reg[0]\(0),
      I5 => Q(28),
      O => \result_N2[10]_i_2_n_0\
    );
\result_N2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_N2[11]_i_2_n_0\,
      I2 => \result_N2_reg[0]\(3),
      I3 => \result_N2[12]_i_2_n_0\,
      I4 => \result_N2_reg[0]\(2),
      I5 => \result_N2[13]_i_2_n_0\,
      O => D(11)
    );
\result_N2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_N2_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_N2_reg[0]\(0),
      I5 => Q(24),
      O => \result_N2[11]_i_2_n_0\
    );
\result_N2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_N2[12]_i_2_n_0\,
      I2 => \result_N2_reg[0]\(3),
      I3 => \result_N2[13]_i_2_n_0\,
      I4 => \result_N2_reg[0]\(2),
      I5 => \result_N2[14]_i_2_n_0\,
      O => D(12)
    );
\result_N2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_N2_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_N2_reg[0]\(0),
      I5 => Q(20),
      O => \result_N2[12]_i_2_n_0\
    );
\result_N2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_N2[13]_i_2_n_0\,
      I2 => \result_N2_reg[0]\(3),
      I3 => \result_N2[14]_i_2_n_0\,
      I4 => \result_N2_reg[0]\(2),
      I5 => \result_N2[15]_i_2_n_0\,
      O => D(13)
    );
\result_N2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_N2_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_N2_reg[0]\(0),
      I5 => Q(16),
      O => \result_N2[13]_i_2_n_0\
    );
\result_N2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_N2[14]_i_2_n_0\,
      I2 => \result_N2_reg[0]\(3),
      I3 => \result_N2[15]_i_2_n_0\,
      I4 => \result_N2_reg[0]\(2),
      I5 => \result_N2[15]_i_3_n_0\,
      O => D(14)
    );
\result_N2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_N2_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_N2_reg[0]\(0),
      I5 => Q(12),
      O => \result_N2[14]_i_2_n_0\
    );
\result_N2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_N2[15]_i_2_n_0\,
      I2 => \result_N2_reg[0]\(3),
      I3 => \result_N2[15]_i_3_n_0\,
      I4 => \result_N2_reg[0]\(2),
      I5 => \result_N2[15]_i_4_n_0\,
      O => D(15)
    );
\result_N2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_N2_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_N2_reg[0]\(0),
      I5 => Q(8),
      O => \result_N2[15]_i_2_n_0\
    );
\result_N2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_N2_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_N2_reg[0]\(0),
      I5 => Q(4),
      O => \result_N2[15]_i_3_n_0\
    );
\result_N2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_N2_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_N2_reg[0]\(0),
      I5 => Q(0),
      O => \result_N2[15]_i_4_n_0\
    );
\result_N2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_N2[1]_i_2_n_0\,
      I2 => \result_N2_reg[0]\(3),
      I3 => \result_N2[2]_i_2_n_0\,
      I4 => \result_N2_reg[0]\(2),
      I5 => \result_N2[3]_i_2_n_0\,
      O => D(1)
    );
\result_N2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_N2_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_N2_reg[0]\(0),
      I5 => Q(64),
      O => \result_N2[1]_i_2_n_0\
    );
\result_N2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_N2[2]_i_2_n_0\,
      I2 => \result_N2_reg[0]\(3),
      I3 => \result_N2[3]_i_2_n_0\,
      I4 => \result_N2_reg[0]\(2),
      I5 => \result_N2[4]_i_2_n_0\,
      O => D(2)
    );
\result_N2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_N2_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_N2_reg[0]\(0),
      I5 => Q(60),
      O => \result_N2[2]_i_2_n_0\
    );
\result_N2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_N2[3]_i_2_n_0\,
      I2 => \result_N2_reg[0]\(3),
      I3 => \result_N2[4]_i_2_n_0\,
      I4 => \result_N2_reg[0]\(2),
      I5 => \result_N2[5]_i_2_n_0\,
      O => D(3)
    );
\result_N2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_N2_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_N2_reg[0]\(0),
      I5 => Q(56),
      O => \result_N2[3]_i_2_n_0\
    );
\result_N2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_N2[4]_i_2_n_0\,
      I2 => \result_N2_reg[0]\(3),
      I3 => \result_N2[5]_i_2_n_0\,
      I4 => \result_N2_reg[0]\(2),
      I5 => \result_N2[6]_i_2_n_0\,
      O => D(4)
    );
\result_N2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_N2_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_N2_reg[0]\(0),
      I5 => Q(52),
      O => \result_N2[4]_i_2_n_0\
    );
\result_N2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_N2[5]_i_2_n_0\,
      I2 => \result_N2_reg[0]\(3),
      I3 => \result_N2[6]_i_2_n_0\,
      I4 => \result_N2_reg[0]\(2),
      I5 => \result_N2[7]_i_2_n_0\,
      O => D(5)
    );
\result_N2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_N2_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_N2_reg[0]\(0),
      I5 => Q(48),
      O => \result_N2[5]_i_2_n_0\
    );
\result_N2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_N2[6]_i_2_n_0\,
      I2 => \result_N2_reg[0]\(3),
      I3 => \result_N2[7]_i_2_n_0\,
      I4 => \result_N2_reg[0]\(2),
      I5 => \result_N2[8]_i_2_n_0\,
      O => D(6)
    );
\result_N2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_N2_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_N2_reg[0]\(0),
      I5 => Q(44),
      O => \result_N2[6]_i_2_n_0\
    );
\result_N2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_N2[7]_i_2_n_0\,
      I2 => \result_N2_reg[0]\(3),
      I3 => \result_N2[8]_i_2_n_0\,
      I4 => \result_N2_reg[0]\(2),
      I5 => \result_N2[9]_i_2_n_0\,
      O => D(7)
    );
\result_N2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_N2_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_N2_reg[0]\(0),
      I5 => Q(40),
      O => \result_N2[7]_i_2_n_0\
    );
\result_N2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_N2[8]_i_2_n_0\,
      I2 => \result_N2_reg[0]\(3),
      I3 => \result_N2[9]_i_2_n_0\,
      I4 => \result_N2_reg[0]\(2),
      I5 => \result_N2[10]_i_2_n_0\,
      O => D(8)
    );
\result_N2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_N2_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_N2_reg[0]\(0),
      I5 => Q(36),
      O => \result_N2[8]_i_2_n_0\
    );
\result_N2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_N2[9]_i_2_n_0\,
      I2 => \result_N2_reg[0]\(3),
      I3 => \result_N2[10]_i_2_n_0\,
      I4 => \result_N2_reg[0]\(2),
      I5 => \result_N2[11]_i_2_n_0\,
      O => D(9)
    );
\result_N2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_N2_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_N2_reg[0]\(0),
      I5 => Q(32),
      O => \result_N2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_F2_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_2 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_2;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_2 is
  signal \result_F2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_F2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_F2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_F2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_F2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_F2[0]_i_2_n_0\,
      I2 => \result_F2_reg[0]\(3),
      I3 => \result_F2[1]_i_2_n_0\,
      I4 => \result_F2_reg[0]\(2),
      I5 => \result_F2[2]_i_2_n_0\,
      O => D(0)
    );
\result_F2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_F2_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_F2_reg[0]\(0),
      I5 => Q(68),
      O => \result_F2[0]_i_2_n_0\
    );
\result_F2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_F2[10]_i_2_n_0\,
      I2 => \result_F2_reg[0]\(3),
      I3 => \result_F2[11]_i_2_n_0\,
      I4 => \result_F2_reg[0]\(2),
      I5 => \result_F2[12]_i_2_n_0\,
      O => D(10)
    );
\result_F2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_F2_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_F2_reg[0]\(0),
      I5 => Q(28),
      O => \result_F2[10]_i_2_n_0\
    );
\result_F2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_F2[11]_i_2_n_0\,
      I2 => \result_F2_reg[0]\(3),
      I3 => \result_F2[12]_i_2_n_0\,
      I4 => \result_F2_reg[0]\(2),
      I5 => \result_F2[13]_i_2_n_0\,
      O => D(11)
    );
\result_F2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_F2_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_F2_reg[0]\(0),
      I5 => Q(24),
      O => \result_F2[11]_i_2_n_0\
    );
\result_F2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_F2[12]_i_2_n_0\,
      I2 => \result_F2_reg[0]\(3),
      I3 => \result_F2[13]_i_2_n_0\,
      I4 => \result_F2_reg[0]\(2),
      I5 => \result_F2[14]_i_2_n_0\,
      O => D(12)
    );
\result_F2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_F2_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_F2_reg[0]\(0),
      I5 => Q(20),
      O => \result_F2[12]_i_2_n_0\
    );
\result_F2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_F2[13]_i_2_n_0\,
      I2 => \result_F2_reg[0]\(3),
      I3 => \result_F2[14]_i_2_n_0\,
      I4 => \result_F2_reg[0]\(2),
      I5 => \result_F2[15]_i_2_n_0\,
      O => D(13)
    );
\result_F2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_F2_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_F2_reg[0]\(0),
      I5 => Q(16),
      O => \result_F2[13]_i_2_n_0\
    );
\result_F2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_F2[14]_i_2_n_0\,
      I2 => \result_F2_reg[0]\(3),
      I3 => \result_F2[15]_i_2_n_0\,
      I4 => \result_F2_reg[0]\(2),
      I5 => \result_F2[15]_i_3_n_0\,
      O => D(14)
    );
\result_F2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_F2_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_F2_reg[0]\(0),
      I5 => Q(12),
      O => \result_F2[14]_i_2_n_0\
    );
\result_F2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_F2[15]_i_2_n_0\,
      I2 => \result_F2_reg[0]\(3),
      I3 => \result_F2[15]_i_3_n_0\,
      I4 => \result_F2_reg[0]\(2),
      I5 => \result_F2[15]_i_4_n_0\,
      O => D(15)
    );
\result_F2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_F2_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_F2_reg[0]\(0),
      I5 => Q(8),
      O => \result_F2[15]_i_2_n_0\
    );
\result_F2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_F2_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_F2_reg[0]\(0),
      I5 => Q(4),
      O => \result_F2[15]_i_3_n_0\
    );
\result_F2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_F2_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_F2_reg[0]\(0),
      I5 => Q(0),
      O => \result_F2[15]_i_4_n_0\
    );
\result_F2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_F2[1]_i_2_n_0\,
      I2 => \result_F2_reg[0]\(3),
      I3 => \result_F2[2]_i_2_n_0\,
      I4 => \result_F2_reg[0]\(2),
      I5 => \result_F2[3]_i_2_n_0\,
      O => D(1)
    );
\result_F2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_F2_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_F2_reg[0]\(0),
      I5 => Q(64),
      O => \result_F2[1]_i_2_n_0\
    );
\result_F2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_F2[2]_i_2_n_0\,
      I2 => \result_F2_reg[0]\(3),
      I3 => \result_F2[3]_i_2_n_0\,
      I4 => \result_F2_reg[0]\(2),
      I5 => \result_F2[4]_i_2_n_0\,
      O => D(2)
    );
\result_F2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_F2_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_F2_reg[0]\(0),
      I5 => Q(60),
      O => \result_F2[2]_i_2_n_0\
    );
\result_F2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_F2[3]_i_2_n_0\,
      I2 => \result_F2_reg[0]\(3),
      I3 => \result_F2[4]_i_2_n_0\,
      I4 => \result_F2_reg[0]\(2),
      I5 => \result_F2[5]_i_2_n_0\,
      O => D(3)
    );
\result_F2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_F2_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_F2_reg[0]\(0),
      I5 => Q(56),
      O => \result_F2[3]_i_2_n_0\
    );
\result_F2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_F2[4]_i_2_n_0\,
      I2 => \result_F2_reg[0]\(3),
      I3 => \result_F2[5]_i_2_n_0\,
      I4 => \result_F2_reg[0]\(2),
      I5 => \result_F2[6]_i_2_n_0\,
      O => D(4)
    );
\result_F2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_F2_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_F2_reg[0]\(0),
      I5 => Q(52),
      O => \result_F2[4]_i_2_n_0\
    );
\result_F2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_F2[5]_i_2_n_0\,
      I2 => \result_F2_reg[0]\(3),
      I3 => \result_F2[6]_i_2_n_0\,
      I4 => \result_F2_reg[0]\(2),
      I5 => \result_F2[7]_i_2_n_0\,
      O => D(5)
    );
\result_F2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_F2_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_F2_reg[0]\(0),
      I5 => Q(48),
      O => \result_F2[5]_i_2_n_0\
    );
\result_F2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_F2[6]_i_2_n_0\,
      I2 => \result_F2_reg[0]\(3),
      I3 => \result_F2[7]_i_2_n_0\,
      I4 => \result_F2_reg[0]\(2),
      I5 => \result_F2[8]_i_2_n_0\,
      O => D(6)
    );
\result_F2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_F2_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_F2_reg[0]\(0),
      I5 => Q(44),
      O => \result_F2[6]_i_2_n_0\
    );
\result_F2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_F2[7]_i_2_n_0\,
      I2 => \result_F2_reg[0]\(3),
      I3 => \result_F2[8]_i_2_n_0\,
      I4 => \result_F2_reg[0]\(2),
      I5 => \result_F2[9]_i_2_n_0\,
      O => D(7)
    );
\result_F2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_F2_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_F2_reg[0]\(0),
      I5 => Q(40),
      O => \result_F2[7]_i_2_n_0\
    );
\result_F2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_F2[8]_i_2_n_0\,
      I2 => \result_F2_reg[0]\(3),
      I3 => \result_F2[9]_i_2_n_0\,
      I4 => \result_F2_reg[0]\(2),
      I5 => \result_F2[10]_i_2_n_0\,
      O => D(8)
    );
\result_F2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_F2_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_F2_reg[0]\(0),
      I5 => Q(36),
      O => \result_F2[8]_i_2_n_0\
    );
\result_F2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_F2[9]_i_2_n_0\,
      I2 => \result_F2_reg[0]\(3),
      I3 => \result_F2[10]_i_2_n_0\,
      I4 => \result_F2_reg[0]\(2),
      I5 => \result_F2[11]_i_2_n_0\,
      O => D(9)
    );
\result_F2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_F2_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_F2_reg[0]\(0),
      I5 => Q(32),
      O => \result_F2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_20 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_O1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_20 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_20;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_20 is
  signal \result_O1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_O1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_O1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_O1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_O1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_O1[0]_i_2_n_0\,
      I2 => \result_O1_reg[0]\(3),
      I3 => \result_O1[1]_i_2_n_0\,
      I4 => \result_O1_reg[0]\(2),
      I5 => \result_O1[2]_i_2_n_0\,
      O => D(0)
    );
\result_O1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(68),
      O => \result_O1[0]_i_2_n_0\
    );
\result_O1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_O1[10]_i_2_n_0\,
      I2 => \result_O1_reg[0]\(3),
      I3 => \result_O1[11]_i_2_n_0\,
      I4 => \result_O1_reg[0]\(2),
      I5 => \result_O1[12]_i_2_n_0\,
      O => D(10)
    );
\result_O1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(28),
      O => \result_O1[10]_i_2_n_0\
    );
\result_O1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_O1[11]_i_2_n_0\,
      I2 => \result_O1_reg[0]\(3),
      I3 => \result_O1[12]_i_2_n_0\,
      I4 => \result_O1_reg[0]\(2),
      I5 => \result_O1[13]_i_2_n_0\,
      O => D(11)
    );
\result_O1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(24),
      O => \result_O1[11]_i_2_n_0\
    );
\result_O1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_O1[12]_i_2_n_0\,
      I2 => \result_O1_reg[0]\(3),
      I3 => \result_O1[13]_i_2_n_0\,
      I4 => \result_O1_reg[0]\(2),
      I5 => \result_O1[14]_i_2_n_0\,
      O => D(12)
    );
\result_O1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(20),
      O => \result_O1[12]_i_2_n_0\
    );
\result_O1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_O1[13]_i_2_n_0\,
      I2 => \result_O1_reg[0]\(3),
      I3 => \result_O1[14]_i_2_n_0\,
      I4 => \result_O1_reg[0]\(2),
      I5 => \result_O1[15]_i_2_n_0\,
      O => D(13)
    );
\result_O1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(16),
      O => \result_O1[13]_i_2_n_0\
    );
\result_O1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_O1[14]_i_2_n_0\,
      I2 => \result_O1_reg[0]\(3),
      I3 => \result_O1[15]_i_2_n_0\,
      I4 => \result_O1_reg[0]\(2),
      I5 => \result_O1[15]_i_3_n_0\,
      O => D(14)
    );
\result_O1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(12),
      O => \result_O1[14]_i_2_n_0\
    );
\result_O1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_O1[15]_i_2_n_0\,
      I2 => \result_O1_reg[0]\(3),
      I3 => \result_O1[15]_i_3_n_0\,
      I4 => \result_O1_reg[0]\(2),
      I5 => \result_O1[15]_i_4_n_0\,
      O => D(15)
    );
\result_O1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(8),
      O => \result_O1[15]_i_2_n_0\
    );
\result_O1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(4),
      O => \result_O1[15]_i_3_n_0\
    );
\result_O1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(0),
      O => \result_O1[15]_i_4_n_0\
    );
\result_O1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_O1[1]_i_2_n_0\,
      I2 => \result_O1_reg[0]\(3),
      I3 => \result_O1[2]_i_2_n_0\,
      I4 => \result_O1_reg[0]\(2),
      I5 => \result_O1[3]_i_2_n_0\,
      O => D(1)
    );
\result_O1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(64),
      O => \result_O1[1]_i_2_n_0\
    );
\result_O1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_O1[2]_i_2_n_0\,
      I2 => \result_O1_reg[0]\(3),
      I3 => \result_O1[3]_i_2_n_0\,
      I4 => \result_O1_reg[0]\(2),
      I5 => \result_O1[4]_i_2_n_0\,
      O => D(2)
    );
\result_O1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(60),
      O => \result_O1[2]_i_2_n_0\
    );
\result_O1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_O1[3]_i_2_n_0\,
      I2 => \result_O1_reg[0]\(3),
      I3 => \result_O1[4]_i_2_n_0\,
      I4 => \result_O1_reg[0]\(2),
      I5 => \result_O1[5]_i_2_n_0\,
      O => D(3)
    );
\result_O1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(56),
      O => \result_O1[3]_i_2_n_0\
    );
\result_O1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_O1[4]_i_2_n_0\,
      I2 => \result_O1_reg[0]\(3),
      I3 => \result_O1[5]_i_2_n_0\,
      I4 => \result_O1_reg[0]\(2),
      I5 => \result_O1[6]_i_2_n_0\,
      O => D(4)
    );
\result_O1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(52),
      O => \result_O1[4]_i_2_n_0\
    );
\result_O1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_O1[5]_i_2_n_0\,
      I2 => \result_O1_reg[0]\(3),
      I3 => \result_O1[6]_i_2_n_0\,
      I4 => \result_O1_reg[0]\(2),
      I5 => \result_O1[7]_i_2_n_0\,
      O => D(5)
    );
\result_O1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(48),
      O => \result_O1[5]_i_2_n_0\
    );
\result_O1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_O1[6]_i_2_n_0\,
      I2 => \result_O1_reg[0]\(3),
      I3 => \result_O1[7]_i_2_n_0\,
      I4 => \result_O1_reg[0]\(2),
      I5 => \result_O1[8]_i_2_n_0\,
      O => D(6)
    );
\result_O1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(44),
      O => \result_O1[6]_i_2_n_0\
    );
\result_O1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_O1[7]_i_2_n_0\,
      I2 => \result_O1_reg[0]\(3),
      I3 => \result_O1[8]_i_2_n_0\,
      I4 => \result_O1_reg[0]\(2),
      I5 => \result_O1[9]_i_2_n_0\,
      O => D(7)
    );
\result_O1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(40),
      O => \result_O1[7]_i_2_n_0\
    );
\result_O1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_O1[8]_i_2_n_0\,
      I2 => \result_O1_reg[0]\(3),
      I3 => \result_O1[9]_i_2_n_0\,
      I4 => \result_O1_reg[0]\(2),
      I5 => \result_O1[10]_i_2_n_0\,
      O => D(8)
    );
\result_O1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(36),
      O => \result_O1[8]_i_2_n_0\
    );
\result_O1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_O1[9]_i_2_n_0\,
      I2 => \result_O1_reg[0]\(3),
      I3 => \result_O1[10]_i_2_n_0\,
      I4 => \result_O1_reg[0]\(2),
      I5 => \result_O1[11]_i_2_n_0\,
      O => D(9)
    );
\result_O1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_O1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_O1_reg[0]\(0),
      I5 => Q(32),
      O => \result_O1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_21 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_B1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_21 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_21;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_21 is
  signal \result_B1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_B1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_B1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_B1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_B1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_B1[0]_i_2_n_0\,
      I2 => \result_B1_reg[0]\(3),
      I3 => \result_B1[1]_i_2_n_0\,
      I4 => \result_B1_reg[0]\(2),
      I5 => \result_B1[2]_i_2_n_0\,
      O => D(0)
    );
\result_B1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(68),
      O => \result_B1[0]_i_2_n_0\
    );
\result_B1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_B1[10]_i_2_n_0\,
      I2 => \result_B1_reg[0]\(3),
      I3 => \result_B1[11]_i_2_n_0\,
      I4 => \result_B1_reg[0]\(2),
      I5 => \result_B1[12]_i_2_n_0\,
      O => D(10)
    );
\result_B1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(28),
      O => \result_B1[10]_i_2_n_0\
    );
\result_B1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_B1[11]_i_2_n_0\,
      I2 => \result_B1_reg[0]\(3),
      I3 => \result_B1[12]_i_2_n_0\,
      I4 => \result_B1_reg[0]\(2),
      I5 => \result_B1[13]_i_2_n_0\,
      O => D(11)
    );
\result_B1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(24),
      O => \result_B1[11]_i_2_n_0\
    );
\result_B1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_B1[12]_i_2_n_0\,
      I2 => \result_B1_reg[0]\(3),
      I3 => \result_B1[13]_i_2_n_0\,
      I4 => \result_B1_reg[0]\(2),
      I5 => \result_B1[14]_i_2_n_0\,
      O => D(12)
    );
\result_B1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(20),
      O => \result_B1[12]_i_2_n_0\
    );
\result_B1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_B1[13]_i_2_n_0\,
      I2 => \result_B1_reg[0]\(3),
      I3 => \result_B1[14]_i_2_n_0\,
      I4 => \result_B1_reg[0]\(2),
      I5 => \result_B1[15]_i_2_n_0\,
      O => D(13)
    );
\result_B1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(16),
      O => \result_B1[13]_i_2_n_0\
    );
\result_B1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_B1[14]_i_2_n_0\,
      I2 => \result_B1_reg[0]\(3),
      I3 => \result_B1[15]_i_2_n_0\,
      I4 => \result_B1_reg[0]\(2),
      I5 => \result_B1[15]_i_3_n_0\,
      O => D(14)
    );
\result_B1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(12),
      O => \result_B1[14]_i_2_n_0\
    );
\result_B1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_B1[15]_i_2_n_0\,
      I2 => \result_B1_reg[0]\(3),
      I3 => \result_B1[15]_i_3_n_0\,
      I4 => \result_B1_reg[0]\(2),
      I5 => \result_B1[15]_i_4_n_0\,
      O => D(15)
    );
\result_B1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(8),
      O => \result_B1[15]_i_2_n_0\
    );
\result_B1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(4),
      O => \result_B1[15]_i_3_n_0\
    );
\result_B1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(0),
      O => \result_B1[15]_i_4_n_0\
    );
\result_B1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_B1[1]_i_2_n_0\,
      I2 => \result_B1_reg[0]\(3),
      I3 => \result_B1[2]_i_2_n_0\,
      I4 => \result_B1_reg[0]\(2),
      I5 => \result_B1[3]_i_2_n_0\,
      O => D(1)
    );
\result_B1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(64),
      O => \result_B1[1]_i_2_n_0\
    );
\result_B1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_B1[2]_i_2_n_0\,
      I2 => \result_B1_reg[0]\(3),
      I3 => \result_B1[3]_i_2_n_0\,
      I4 => \result_B1_reg[0]\(2),
      I5 => \result_B1[4]_i_2_n_0\,
      O => D(2)
    );
\result_B1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(60),
      O => \result_B1[2]_i_2_n_0\
    );
\result_B1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_B1[3]_i_2_n_0\,
      I2 => \result_B1_reg[0]\(3),
      I3 => \result_B1[4]_i_2_n_0\,
      I4 => \result_B1_reg[0]\(2),
      I5 => \result_B1[5]_i_2_n_0\,
      O => D(3)
    );
\result_B1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(56),
      O => \result_B1[3]_i_2_n_0\
    );
\result_B1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_B1[4]_i_2_n_0\,
      I2 => \result_B1_reg[0]\(3),
      I3 => \result_B1[5]_i_2_n_0\,
      I4 => \result_B1_reg[0]\(2),
      I5 => \result_B1[6]_i_2_n_0\,
      O => D(4)
    );
\result_B1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(52),
      O => \result_B1[4]_i_2_n_0\
    );
\result_B1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_B1[5]_i_2_n_0\,
      I2 => \result_B1_reg[0]\(3),
      I3 => \result_B1[6]_i_2_n_0\,
      I4 => \result_B1_reg[0]\(2),
      I5 => \result_B1[7]_i_2_n_0\,
      O => D(5)
    );
\result_B1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(48),
      O => \result_B1[5]_i_2_n_0\
    );
\result_B1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_B1[6]_i_2_n_0\,
      I2 => \result_B1_reg[0]\(3),
      I3 => \result_B1[7]_i_2_n_0\,
      I4 => \result_B1_reg[0]\(2),
      I5 => \result_B1[8]_i_2_n_0\,
      O => D(6)
    );
\result_B1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(44),
      O => \result_B1[6]_i_2_n_0\
    );
\result_B1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_B1[7]_i_2_n_0\,
      I2 => \result_B1_reg[0]\(3),
      I3 => \result_B1[8]_i_2_n_0\,
      I4 => \result_B1_reg[0]\(2),
      I5 => \result_B1[9]_i_2_n_0\,
      O => D(7)
    );
\result_B1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(40),
      O => \result_B1[7]_i_2_n_0\
    );
\result_B1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_B1[8]_i_2_n_0\,
      I2 => \result_B1_reg[0]\(3),
      I3 => \result_B1[9]_i_2_n_0\,
      I4 => \result_B1_reg[0]\(2),
      I5 => \result_B1[10]_i_2_n_0\,
      O => D(8)
    );
\result_B1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(36),
      O => \result_B1[8]_i_2_n_0\
    );
\result_B1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_B1[9]_i_2_n_0\,
      I2 => \result_B1_reg[0]\(3),
      I3 => \result_B1[10]_i_2_n_0\,
      I4 => \result_B1_reg[0]\(2),
      I5 => \result_B1[11]_i_2_n_0\,
      O => D(9)
    );
\result_B1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_B1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_B1_reg[0]\(0),
      I5 => Q(32),
      O => \result_B1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_22 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_O2_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_22 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_22;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_22 is
  signal \result_O2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_O2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_O2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_O2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_O2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_O2[0]_i_2_n_0\,
      I2 => \result_O2_reg[0]\(3),
      I3 => \result_O2[1]_i_2_n_0\,
      I4 => \result_O2_reg[0]\(2),
      I5 => \result_O2[2]_i_2_n_0\,
      O => D(0)
    );
\result_O2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_O2_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_O2_reg[0]\(0),
      I5 => Q(68),
      O => \result_O2[0]_i_2_n_0\
    );
\result_O2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_O2[10]_i_2_n_0\,
      I2 => \result_O2_reg[0]\(3),
      I3 => \result_O2[11]_i_2_n_0\,
      I4 => \result_O2_reg[0]\(2),
      I5 => \result_O2[12]_i_2_n_0\,
      O => D(10)
    );
\result_O2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_O2_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_O2_reg[0]\(0),
      I5 => Q(28),
      O => \result_O2[10]_i_2_n_0\
    );
\result_O2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_O2[11]_i_2_n_0\,
      I2 => \result_O2_reg[0]\(3),
      I3 => \result_O2[12]_i_2_n_0\,
      I4 => \result_O2_reg[0]\(2),
      I5 => \result_O2[13]_i_2_n_0\,
      O => D(11)
    );
\result_O2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_O2_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_O2_reg[0]\(0),
      I5 => Q(24),
      O => \result_O2[11]_i_2_n_0\
    );
\result_O2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_O2[12]_i_2_n_0\,
      I2 => \result_O2_reg[0]\(3),
      I3 => \result_O2[13]_i_2_n_0\,
      I4 => \result_O2_reg[0]\(2),
      I5 => \result_O2[14]_i_2_n_0\,
      O => D(12)
    );
\result_O2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_O2_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_O2_reg[0]\(0),
      I5 => Q(20),
      O => \result_O2[12]_i_2_n_0\
    );
\result_O2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_O2[13]_i_2_n_0\,
      I2 => \result_O2_reg[0]\(3),
      I3 => \result_O2[14]_i_2_n_0\,
      I4 => \result_O2_reg[0]\(2),
      I5 => \result_O2[15]_i_2_n_0\,
      O => D(13)
    );
\result_O2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_O2_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_O2_reg[0]\(0),
      I5 => Q(16),
      O => \result_O2[13]_i_2_n_0\
    );
\result_O2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_O2[14]_i_2_n_0\,
      I2 => \result_O2_reg[0]\(3),
      I3 => \result_O2[15]_i_2_n_0\,
      I4 => \result_O2_reg[0]\(2),
      I5 => \result_O2[15]_i_3_n_0\,
      O => D(14)
    );
\result_O2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_O2_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_O2_reg[0]\(0),
      I5 => Q(12),
      O => \result_O2[14]_i_2_n_0\
    );
\result_O2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_O2[15]_i_2_n_0\,
      I2 => \result_O2_reg[0]\(3),
      I3 => \result_O2[15]_i_3_n_0\,
      I4 => \result_O2_reg[0]\(2),
      I5 => \result_O2[15]_i_4_n_0\,
      O => D(15)
    );
\result_O2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_O2_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_O2_reg[0]\(0),
      I5 => Q(8),
      O => \result_O2[15]_i_2_n_0\
    );
\result_O2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_O2_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_O2_reg[0]\(0),
      I5 => Q(4),
      O => \result_O2[15]_i_3_n_0\
    );
\result_O2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_O2_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_O2_reg[0]\(0),
      I5 => Q(0),
      O => \result_O2[15]_i_4_n_0\
    );
\result_O2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_O2[1]_i_2_n_0\,
      I2 => \result_O2_reg[0]\(3),
      I3 => \result_O2[2]_i_2_n_0\,
      I4 => \result_O2_reg[0]\(2),
      I5 => \result_O2[3]_i_2_n_0\,
      O => D(1)
    );
\result_O2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_O2_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_O2_reg[0]\(0),
      I5 => Q(64),
      O => \result_O2[1]_i_2_n_0\
    );
\result_O2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_O2[2]_i_2_n_0\,
      I2 => \result_O2_reg[0]\(3),
      I3 => \result_O2[3]_i_2_n_0\,
      I4 => \result_O2_reg[0]\(2),
      I5 => \result_O2[4]_i_2_n_0\,
      O => D(2)
    );
\result_O2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_O2_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_O2_reg[0]\(0),
      I5 => Q(60),
      O => \result_O2[2]_i_2_n_0\
    );
\result_O2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_O2[3]_i_2_n_0\,
      I2 => \result_O2_reg[0]\(3),
      I3 => \result_O2[4]_i_2_n_0\,
      I4 => \result_O2_reg[0]\(2),
      I5 => \result_O2[5]_i_2_n_0\,
      O => D(3)
    );
\result_O2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_O2_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_O2_reg[0]\(0),
      I5 => Q(56),
      O => \result_O2[3]_i_2_n_0\
    );
\result_O2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_O2[4]_i_2_n_0\,
      I2 => \result_O2_reg[0]\(3),
      I3 => \result_O2[5]_i_2_n_0\,
      I4 => \result_O2_reg[0]\(2),
      I5 => \result_O2[6]_i_2_n_0\,
      O => D(4)
    );
\result_O2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_O2_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_O2_reg[0]\(0),
      I5 => Q(52),
      O => \result_O2[4]_i_2_n_0\
    );
\result_O2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_O2[5]_i_2_n_0\,
      I2 => \result_O2_reg[0]\(3),
      I3 => \result_O2[6]_i_2_n_0\,
      I4 => \result_O2_reg[0]\(2),
      I5 => \result_O2[7]_i_2_n_0\,
      O => D(5)
    );
\result_O2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_O2_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_O2_reg[0]\(0),
      I5 => Q(48),
      O => \result_O2[5]_i_2_n_0\
    );
\result_O2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_O2[6]_i_2_n_0\,
      I2 => \result_O2_reg[0]\(3),
      I3 => \result_O2[7]_i_2_n_0\,
      I4 => \result_O2_reg[0]\(2),
      I5 => \result_O2[8]_i_2_n_0\,
      O => D(6)
    );
\result_O2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_O2_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_O2_reg[0]\(0),
      I5 => Q(44),
      O => \result_O2[6]_i_2_n_0\
    );
\result_O2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_O2[7]_i_2_n_0\,
      I2 => \result_O2_reg[0]\(3),
      I3 => \result_O2[8]_i_2_n_0\,
      I4 => \result_O2_reg[0]\(2),
      I5 => \result_O2[9]_i_2_n_0\,
      O => D(7)
    );
\result_O2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_O2_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_O2_reg[0]\(0),
      I5 => Q(40),
      O => \result_O2[7]_i_2_n_0\
    );
\result_O2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_O2[8]_i_2_n_0\,
      I2 => \result_O2_reg[0]\(3),
      I3 => \result_O2[9]_i_2_n_0\,
      I4 => \result_O2_reg[0]\(2),
      I5 => \result_O2[10]_i_2_n_0\,
      O => D(8)
    );
\result_O2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_O2_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_O2_reg[0]\(0),
      I5 => Q(36),
      O => \result_O2[8]_i_2_n_0\
    );
\result_O2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_O2[9]_i_2_n_0\,
      I2 => \result_O2_reg[0]\(3),
      I3 => \result_O2[10]_i_2_n_0\,
      I4 => \result_O2_reg[0]\(2),
      I5 => \result_O2[11]_i_2_n_0\,
      O => D(9)
    );
\result_O2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_O2_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_O2_reg[0]\(0),
      I5 => Q(32),
      O => \result_O2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_23 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_P1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_23 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_23;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_23 is
  signal \result_P1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_P1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_P1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_P1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_P1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_P1[0]_i_2_n_0\,
      I2 => \result_P1_reg[0]\(3),
      I3 => \result_P1[1]_i_2_n_0\,
      I4 => \result_P1_reg[0]\(2),
      I5 => \result_P1[2]_i_2_n_0\,
      O => D(0)
    );
\result_P1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(68),
      O => \result_P1[0]_i_2_n_0\
    );
\result_P1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_P1[10]_i_2_n_0\,
      I2 => \result_P1_reg[0]\(3),
      I3 => \result_P1[11]_i_2_n_0\,
      I4 => \result_P1_reg[0]\(2),
      I5 => \result_P1[12]_i_2_n_0\,
      O => D(10)
    );
\result_P1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(28),
      O => \result_P1[10]_i_2_n_0\
    );
\result_P1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_P1[11]_i_2_n_0\,
      I2 => \result_P1_reg[0]\(3),
      I3 => \result_P1[12]_i_2_n_0\,
      I4 => \result_P1_reg[0]\(2),
      I5 => \result_P1[13]_i_2_n_0\,
      O => D(11)
    );
\result_P1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(24),
      O => \result_P1[11]_i_2_n_0\
    );
\result_P1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_P1[12]_i_2_n_0\,
      I2 => \result_P1_reg[0]\(3),
      I3 => \result_P1[13]_i_2_n_0\,
      I4 => \result_P1_reg[0]\(2),
      I5 => \result_P1[14]_i_2_n_0\,
      O => D(12)
    );
\result_P1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(20),
      O => \result_P1[12]_i_2_n_0\
    );
\result_P1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_P1[13]_i_2_n_0\,
      I2 => \result_P1_reg[0]\(3),
      I3 => \result_P1[14]_i_2_n_0\,
      I4 => \result_P1_reg[0]\(2),
      I5 => \result_P1[15]_i_2_n_0\,
      O => D(13)
    );
\result_P1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(16),
      O => \result_P1[13]_i_2_n_0\
    );
\result_P1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_P1[14]_i_2_n_0\,
      I2 => \result_P1_reg[0]\(3),
      I3 => \result_P1[15]_i_2_n_0\,
      I4 => \result_P1_reg[0]\(2),
      I5 => \result_P1[15]_i_3_n_0\,
      O => D(14)
    );
\result_P1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(12),
      O => \result_P1[14]_i_2_n_0\
    );
\result_P1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_P1[15]_i_2_n_0\,
      I2 => \result_P1_reg[0]\(3),
      I3 => \result_P1[15]_i_3_n_0\,
      I4 => \result_P1_reg[0]\(2),
      I5 => \result_P1[15]_i_4_n_0\,
      O => D(15)
    );
\result_P1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(8),
      O => \result_P1[15]_i_2_n_0\
    );
\result_P1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(4),
      O => \result_P1[15]_i_3_n_0\
    );
\result_P1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(0),
      O => \result_P1[15]_i_4_n_0\
    );
\result_P1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_P1[1]_i_2_n_0\,
      I2 => \result_P1_reg[0]\(3),
      I3 => \result_P1[2]_i_2_n_0\,
      I4 => \result_P1_reg[0]\(2),
      I5 => \result_P1[3]_i_2_n_0\,
      O => D(1)
    );
\result_P1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(64),
      O => \result_P1[1]_i_2_n_0\
    );
\result_P1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_P1[2]_i_2_n_0\,
      I2 => \result_P1_reg[0]\(3),
      I3 => \result_P1[3]_i_2_n_0\,
      I4 => \result_P1_reg[0]\(2),
      I5 => \result_P1[4]_i_2_n_0\,
      O => D(2)
    );
\result_P1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(60),
      O => \result_P1[2]_i_2_n_0\
    );
\result_P1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_P1[3]_i_2_n_0\,
      I2 => \result_P1_reg[0]\(3),
      I3 => \result_P1[4]_i_2_n_0\,
      I4 => \result_P1_reg[0]\(2),
      I5 => \result_P1[5]_i_2_n_0\,
      O => D(3)
    );
\result_P1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(56),
      O => \result_P1[3]_i_2_n_0\
    );
\result_P1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_P1[4]_i_2_n_0\,
      I2 => \result_P1_reg[0]\(3),
      I3 => \result_P1[5]_i_2_n_0\,
      I4 => \result_P1_reg[0]\(2),
      I5 => \result_P1[6]_i_2_n_0\,
      O => D(4)
    );
\result_P1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(52),
      O => \result_P1[4]_i_2_n_0\
    );
\result_P1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_P1[5]_i_2_n_0\,
      I2 => \result_P1_reg[0]\(3),
      I3 => \result_P1[6]_i_2_n_0\,
      I4 => \result_P1_reg[0]\(2),
      I5 => \result_P1[7]_i_2_n_0\,
      O => D(5)
    );
\result_P1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(48),
      O => \result_P1[5]_i_2_n_0\
    );
\result_P1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_P1[6]_i_2_n_0\,
      I2 => \result_P1_reg[0]\(3),
      I3 => \result_P1[7]_i_2_n_0\,
      I4 => \result_P1_reg[0]\(2),
      I5 => \result_P1[8]_i_2_n_0\,
      O => D(6)
    );
\result_P1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(44),
      O => \result_P1[6]_i_2_n_0\
    );
\result_P1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_P1[7]_i_2_n_0\,
      I2 => \result_P1_reg[0]\(3),
      I3 => \result_P1[8]_i_2_n_0\,
      I4 => \result_P1_reg[0]\(2),
      I5 => \result_P1[9]_i_2_n_0\,
      O => D(7)
    );
\result_P1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(40),
      O => \result_P1[7]_i_2_n_0\
    );
\result_P1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_P1[8]_i_2_n_0\,
      I2 => \result_P1_reg[0]\(3),
      I3 => \result_P1[9]_i_2_n_0\,
      I4 => \result_P1_reg[0]\(2),
      I5 => \result_P1[10]_i_2_n_0\,
      O => D(8)
    );
\result_P1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(36),
      O => \result_P1[8]_i_2_n_0\
    );
\result_P1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_P1[9]_i_2_n_0\,
      I2 => \result_P1_reg[0]\(3),
      I3 => \result_P1[10]_i_2_n_0\,
      I4 => \result_P1_reg[0]\(2),
      I5 => \result_P1[11]_i_2_n_0\,
      O => D(9)
    );
\result_P1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_P1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_P1_reg[0]\(0),
      I5 => Q(32),
      O => \result_P1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_24 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_P2_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_24 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_24;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_24 is
  signal \result_P2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_P2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_P2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_P2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_P2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_P2[0]_i_2_n_0\,
      I2 => \result_P2_reg[0]\(3),
      I3 => \result_P2[1]_i_2_n_0\,
      I4 => \result_P2_reg[0]\(2),
      I5 => \result_P2[2]_i_2_n_0\,
      O => D(0)
    );
\result_P2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_P2_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_P2_reg[0]\(0),
      I5 => Q(68),
      O => \result_P2[0]_i_2_n_0\
    );
\result_P2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_P2[10]_i_2_n_0\,
      I2 => \result_P2_reg[0]\(3),
      I3 => \result_P2[11]_i_2_n_0\,
      I4 => \result_P2_reg[0]\(2),
      I5 => \result_P2[12]_i_2_n_0\,
      O => D(10)
    );
\result_P2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_P2_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_P2_reg[0]\(0),
      I5 => Q(28),
      O => \result_P2[10]_i_2_n_0\
    );
\result_P2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_P2[11]_i_2_n_0\,
      I2 => \result_P2_reg[0]\(3),
      I3 => \result_P2[12]_i_2_n_0\,
      I4 => \result_P2_reg[0]\(2),
      I5 => \result_P2[13]_i_2_n_0\,
      O => D(11)
    );
\result_P2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_P2_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_P2_reg[0]\(0),
      I5 => Q(24),
      O => \result_P2[11]_i_2_n_0\
    );
\result_P2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_P2[12]_i_2_n_0\,
      I2 => \result_P2_reg[0]\(3),
      I3 => \result_P2[13]_i_2_n_0\,
      I4 => \result_P2_reg[0]\(2),
      I5 => \result_P2[14]_i_2_n_0\,
      O => D(12)
    );
\result_P2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_P2_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_P2_reg[0]\(0),
      I5 => Q(20),
      O => \result_P2[12]_i_2_n_0\
    );
\result_P2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_P2[13]_i_2_n_0\,
      I2 => \result_P2_reg[0]\(3),
      I3 => \result_P2[14]_i_2_n_0\,
      I4 => \result_P2_reg[0]\(2),
      I5 => \result_P2[15]_i_2_n_0\,
      O => D(13)
    );
\result_P2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_P2_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_P2_reg[0]\(0),
      I5 => Q(16),
      O => \result_P2[13]_i_2_n_0\
    );
\result_P2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_P2[14]_i_2_n_0\,
      I2 => \result_P2_reg[0]\(3),
      I3 => \result_P2[15]_i_2_n_0\,
      I4 => \result_P2_reg[0]\(2),
      I5 => \result_P2[15]_i_3_n_0\,
      O => D(14)
    );
\result_P2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_P2_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_P2_reg[0]\(0),
      I5 => Q(12),
      O => \result_P2[14]_i_2_n_0\
    );
\result_P2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_P2[15]_i_2_n_0\,
      I2 => \result_P2_reg[0]\(3),
      I3 => \result_P2[15]_i_3_n_0\,
      I4 => \result_P2_reg[0]\(2),
      I5 => \result_P2[15]_i_4_n_0\,
      O => D(15)
    );
\result_P2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_P2_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_P2_reg[0]\(0),
      I5 => Q(8),
      O => \result_P2[15]_i_2_n_0\
    );
\result_P2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_P2_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_P2_reg[0]\(0),
      I5 => Q(4),
      O => \result_P2[15]_i_3_n_0\
    );
\result_P2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_P2_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_P2_reg[0]\(0),
      I5 => Q(0),
      O => \result_P2[15]_i_4_n_0\
    );
\result_P2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_P2[1]_i_2_n_0\,
      I2 => \result_P2_reg[0]\(3),
      I3 => \result_P2[2]_i_2_n_0\,
      I4 => \result_P2_reg[0]\(2),
      I5 => \result_P2[3]_i_2_n_0\,
      O => D(1)
    );
\result_P2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_P2_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_P2_reg[0]\(0),
      I5 => Q(64),
      O => \result_P2[1]_i_2_n_0\
    );
\result_P2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_P2[2]_i_2_n_0\,
      I2 => \result_P2_reg[0]\(3),
      I3 => \result_P2[3]_i_2_n_0\,
      I4 => \result_P2_reg[0]\(2),
      I5 => \result_P2[4]_i_2_n_0\,
      O => D(2)
    );
\result_P2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_P2_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_P2_reg[0]\(0),
      I5 => Q(60),
      O => \result_P2[2]_i_2_n_0\
    );
\result_P2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_P2[3]_i_2_n_0\,
      I2 => \result_P2_reg[0]\(3),
      I3 => \result_P2[4]_i_2_n_0\,
      I4 => \result_P2_reg[0]\(2),
      I5 => \result_P2[5]_i_2_n_0\,
      O => D(3)
    );
\result_P2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_P2_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_P2_reg[0]\(0),
      I5 => Q(56),
      O => \result_P2[3]_i_2_n_0\
    );
\result_P2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_P2[4]_i_2_n_0\,
      I2 => \result_P2_reg[0]\(3),
      I3 => \result_P2[5]_i_2_n_0\,
      I4 => \result_P2_reg[0]\(2),
      I5 => \result_P2[6]_i_2_n_0\,
      O => D(4)
    );
\result_P2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_P2_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_P2_reg[0]\(0),
      I5 => Q(52),
      O => \result_P2[4]_i_2_n_0\
    );
\result_P2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_P2[5]_i_2_n_0\,
      I2 => \result_P2_reg[0]\(3),
      I3 => \result_P2[6]_i_2_n_0\,
      I4 => \result_P2_reg[0]\(2),
      I5 => \result_P2[7]_i_2_n_0\,
      O => D(5)
    );
\result_P2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_P2_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_P2_reg[0]\(0),
      I5 => Q(48),
      O => \result_P2[5]_i_2_n_0\
    );
\result_P2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_P2[6]_i_2_n_0\,
      I2 => \result_P2_reg[0]\(3),
      I3 => \result_P2[7]_i_2_n_0\,
      I4 => \result_P2_reg[0]\(2),
      I5 => \result_P2[8]_i_2_n_0\,
      O => D(6)
    );
\result_P2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_P2_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_P2_reg[0]\(0),
      I5 => Q(44),
      O => \result_P2[6]_i_2_n_0\
    );
\result_P2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_P2[7]_i_2_n_0\,
      I2 => \result_P2_reg[0]\(3),
      I3 => \result_P2[8]_i_2_n_0\,
      I4 => \result_P2_reg[0]\(2),
      I5 => \result_P2[9]_i_2_n_0\,
      O => D(7)
    );
\result_P2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_P2_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_P2_reg[0]\(0),
      I5 => Q(40),
      O => \result_P2[7]_i_2_n_0\
    );
\result_P2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_P2[8]_i_2_n_0\,
      I2 => \result_P2_reg[0]\(3),
      I3 => \result_P2[9]_i_2_n_0\,
      I4 => \result_P2_reg[0]\(2),
      I5 => \result_P2[10]_i_2_n_0\,
      O => D(8)
    );
\result_P2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_P2_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_P2_reg[0]\(0),
      I5 => Q(36),
      O => \result_P2[8]_i_2_n_0\
    );
\result_P2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_P2[9]_i_2_n_0\,
      I2 => \result_P2_reg[0]\(3),
      I3 => \result_P2[10]_i_2_n_0\,
      I4 => \result_P2_reg[0]\(2),
      I5 => \result_P2[11]_i_2_n_0\,
      O => D(9)
    );
\result_P2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_P2_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_P2_reg[0]\(0),
      I5 => Q(32),
      O => \result_P2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_25 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_B2_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_25 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_25;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_25 is
  signal \result_B2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_B2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_B2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_B2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_B2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_B2[0]_i_2_n_0\,
      I2 => \result_B2_reg[0]\(3),
      I3 => \result_B2[1]_i_2_n_0\,
      I4 => \result_B2_reg[0]\(2),
      I5 => \result_B2[2]_i_2_n_0\,
      O => D(0)
    );
\result_B2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_B2_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_B2_reg[0]\(0),
      I5 => Q(68),
      O => \result_B2[0]_i_2_n_0\
    );
\result_B2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_B2[10]_i_2_n_0\,
      I2 => \result_B2_reg[0]\(3),
      I3 => \result_B2[11]_i_2_n_0\,
      I4 => \result_B2_reg[0]\(2),
      I5 => \result_B2[12]_i_2_n_0\,
      O => D(10)
    );
\result_B2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_B2_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_B2_reg[0]\(0),
      I5 => Q(28),
      O => \result_B2[10]_i_2_n_0\
    );
\result_B2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_B2[11]_i_2_n_0\,
      I2 => \result_B2_reg[0]\(3),
      I3 => \result_B2[12]_i_2_n_0\,
      I4 => \result_B2_reg[0]\(2),
      I5 => \result_B2[13]_i_2_n_0\,
      O => D(11)
    );
\result_B2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_B2_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_B2_reg[0]\(0),
      I5 => Q(24),
      O => \result_B2[11]_i_2_n_0\
    );
\result_B2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_B2[12]_i_2_n_0\,
      I2 => \result_B2_reg[0]\(3),
      I3 => \result_B2[13]_i_2_n_0\,
      I4 => \result_B2_reg[0]\(2),
      I5 => \result_B2[14]_i_2_n_0\,
      O => D(12)
    );
\result_B2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_B2_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_B2_reg[0]\(0),
      I5 => Q(20),
      O => \result_B2[12]_i_2_n_0\
    );
\result_B2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_B2[13]_i_2_n_0\,
      I2 => \result_B2_reg[0]\(3),
      I3 => \result_B2[14]_i_2_n_0\,
      I4 => \result_B2_reg[0]\(2),
      I5 => \result_B2[15]_i_2_n_0\,
      O => D(13)
    );
\result_B2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_B2_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_B2_reg[0]\(0),
      I5 => Q(16),
      O => \result_B2[13]_i_2_n_0\
    );
\result_B2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_B2[14]_i_2_n_0\,
      I2 => \result_B2_reg[0]\(3),
      I3 => \result_B2[15]_i_2_n_0\,
      I4 => \result_B2_reg[0]\(2),
      I5 => \result_B2[15]_i_3_n_0\,
      O => D(14)
    );
\result_B2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_B2_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_B2_reg[0]\(0),
      I5 => Q(12),
      O => \result_B2[14]_i_2_n_0\
    );
\result_B2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_B2[15]_i_2_n_0\,
      I2 => \result_B2_reg[0]\(3),
      I3 => \result_B2[15]_i_3_n_0\,
      I4 => \result_B2_reg[0]\(2),
      I5 => \result_B2[15]_i_4_n_0\,
      O => D(15)
    );
\result_B2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_B2_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_B2_reg[0]\(0),
      I5 => Q(8),
      O => \result_B2[15]_i_2_n_0\
    );
\result_B2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_B2_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_B2_reg[0]\(0),
      I5 => Q(4),
      O => \result_B2[15]_i_3_n_0\
    );
\result_B2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_B2_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_B2_reg[0]\(0),
      I5 => Q(0),
      O => \result_B2[15]_i_4_n_0\
    );
\result_B2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_B2[1]_i_2_n_0\,
      I2 => \result_B2_reg[0]\(3),
      I3 => \result_B2[2]_i_2_n_0\,
      I4 => \result_B2_reg[0]\(2),
      I5 => \result_B2[3]_i_2_n_0\,
      O => D(1)
    );
\result_B2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_B2_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_B2_reg[0]\(0),
      I5 => Q(64),
      O => \result_B2[1]_i_2_n_0\
    );
\result_B2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_B2[2]_i_2_n_0\,
      I2 => \result_B2_reg[0]\(3),
      I3 => \result_B2[3]_i_2_n_0\,
      I4 => \result_B2_reg[0]\(2),
      I5 => \result_B2[4]_i_2_n_0\,
      O => D(2)
    );
\result_B2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_B2_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_B2_reg[0]\(0),
      I5 => Q(60),
      O => \result_B2[2]_i_2_n_0\
    );
\result_B2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_B2[3]_i_2_n_0\,
      I2 => \result_B2_reg[0]\(3),
      I3 => \result_B2[4]_i_2_n_0\,
      I4 => \result_B2_reg[0]\(2),
      I5 => \result_B2[5]_i_2_n_0\,
      O => D(3)
    );
\result_B2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_B2_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_B2_reg[0]\(0),
      I5 => Q(56),
      O => \result_B2[3]_i_2_n_0\
    );
\result_B2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_B2[4]_i_2_n_0\,
      I2 => \result_B2_reg[0]\(3),
      I3 => \result_B2[5]_i_2_n_0\,
      I4 => \result_B2_reg[0]\(2),
      I5 => \result_B2[6]_i_2_n_0\,
      O => D(4)
    );
\result_B2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_B2_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_B2_reg[0]\(0),
      I5 => Q(52),
      O => \result_B2[4]_i_2_n_0\
    );
\result_B2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_B2[5]_i_2_n_0\,
      I2 => \result_B2_reg[0]\(3),
      I3 => \result_B2[6]_i_2_n_0\,
      I4 => \result_B2_reg[0]\(2),
      I5 => \result_B2[7]_i_2_n_0\,
      O => D(5)
    );
\result_B2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_B2_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_B2_reg[0]\(0),
      I5 => Q(48),
      O => \result_B2[5]_i_2_n_0\
    );
\result_B2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_B2[6]_i_2_n_0\,
      I2 => \result_B2_reg[0]\(3),
      I3 => \result_B2[7]_i_2_n_0\,
      I4 => \result_B2_reg[0]\(2),
      I5 => \result_B2[8]_i_2_n_0\,
      O => D(6)
    );
\result_B2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_B2_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_B2_reg[0]\(0),
      I5 => Q(44),
      O => \result_B2[6]_i_2_n_0\
    );
\result_B2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_B2[7]_i_2_n_0\,
      I2 => \result_B2_reg[0]\(3),
      I3 => \result_B2[8]_i_2_n_0\,
      I4 => \result_B2_reg[0]\(2),
      I5 => \result_B2[9]_i_2_n_0\,
      O => D(7)
    );
\result_B2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_B2_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_B2_reg[0]\(0),
      I5 => Q(40),
      O => \result_B2[7]_i_2_n_0\
    );
\result_B2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_B2[8]_i_2_n_0\,
      I2 => \result_B2_reg[0]\(3),
      I3 => \result_B2[9]_i_2_n_0\,
      I4 => \result_B2_reg[0]\(2),
      I5 => \result_B2[10]_i_2_n_0\,
      O => D(8)
    );
\result_B2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_B2_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_B2_reg[0]\(0),
      I5 => Q(36),
      O => \result_B2[8]_i_2_n_0\
    );
\result_B2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_B2[9]_i_2_n_0\,
      I2 => \result_B2_reg[0]\(3),
      I3 => \result_B2[10]_i_2_n_0\,
      I4 => \result_B2_reg[0]\(2),
      I5 => \result_B2[11]_i_2_n_0\,
      O => D(9)
    );
\result_B2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_B2_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_B2_reg[0]\(0),
      I5 => Q(32),
      O => \result_B2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_26 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_C1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_26 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_26;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_26 is
  signal \result_C1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_C1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_C1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_C1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_C1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_C1[0]_i_2_n_0\,
      I2 => \result_C1_reg[0]\(3),
      I3 => \result_C1[1]_i_2_n_0\,
      I4 => \result_C1_reg[0]\(2),
      I5 => \result_C1[2]_i_2_n_0\,
      O => D(0)
    );
\result_C1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(68),
      O => \result_C1[0]_i_2_n_0\
    );
\result_C1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_C1[10]_i_2_n_0\,
      I2 => \result_C1_reg[0]\(3),
      I3 => \result_C1[11]_i_2_n_0\,
      I4 => \result_C1_reg[0]\(2),
      I5 => \result_C1[12]_i_2_n_0\,
      O => D(10)
    );
\result_C1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(28),
      O => \result_C1[10]_i_2_n_0\
    );
\result_C1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_C1[11]_i_2_n_0\,
      I2 => \result_C1_reg[0]\(3),
      I3 => \result_C1[12]_i_2_n_0\,
      I4 => \result_C1_reg[0]\(2),
      I5 => \result_C1[13]_i_2_n_0\,
      O => D(11)
    );
\result_C1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(24),
      O => \result_C1[11]_i_2_n_0\
    );
\result_C1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_C1[12]_i_2_n_0\,
      I2 => \result_C1_reg[0]\(3),
      I3 => \result_C1[13]_i_2_n_0\,
      I4 => \result_C1_reg[0]\(2),
      I5 => \result_C1[14]_i_2_n_0\,
      O => D(12)
    );
\result_C1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(20),
      O => \result_C1[12]_i_2_n_0\
    );
\result_C1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_C1[13]_i_2_n_0\,
      I2 => \result_C1_reg[0]\(3),
      I3 => \result_C1[14]_i_2_n_0\,
      I4 => \result_C1_reg[0]\(2),
      I5 => \result_C1[15]_i_2_n_0\,
      O => D(13)
    );
\result_C1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(16),
      O => \result_C1[13]_i_2_n_0\
    );
\result_C1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_C1[14]_i_2_n_0\,
      I2 => \result_C1_reg[0]\(3),
      I3 => \result_C1[15]_i_2_n_0\,
      I4 => \result_C1_reg[0]\(2),
      I5 => \result_C1[15]_i_3_n_0\,
      O => D(14)
    );
\result_C1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(12),
      O => \result_C1[14]_i_2_n_0\
    );
\result_C1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_C1[15]_i_2_n_0\,
      I2 => \result_C1_reg[0]\(3),
      I3 => \result_C1[15]_i_3_n_0\,
      I4 => \result_C1_reg[0]\(2),
      I5 => \result_C1[15]_i_4_n_0\,
      O => D(15)
    );
\result_C1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(8),
      O => \result_C1[15]_i_2_n_0\
    );
\result_C1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(4),
      O => \result_C1[15]_i_3_n_0\
    );
\result_C1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(0),
      O => \result_C1[15]_i_4_n_0\
    );
\result_C1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_C1[1]_i_2_n_0\,
      I2 => \result_C1_reg[0]\(3),
      I3 => \result_C1[2]_i_2_n_0\,
      I4 => \result_C1_reg[0]\(2),
      I5 => \result_C1[3]_i_2_n_0\,
      O => D(1)
    );
\result_C1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(64),
      O => \result_C1[1]_i_2_n_0\
    );
\result_C1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_C1[2]_i_2_n_0\,
      I2 => \result_C1_reg[0]\(3),
      I3 => \result_C1[3]_i_2_n_0\,
      I4 => \result_C1_reg[0]\(2),
      I5 => \result_C1[4]_i_2_n_0\,
      O => D(2)
    );
\result_C1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(60),
      O => \result_C1[2]_i_2_n_0\
    );
\result_C1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_C1[3]_i_2_n_0\,
      I2 => \result_C1_reg[0]\(3),
      I3 => \result_C1[4]_i_2_n_0\,
      I4 => \result_C1_reg[0]\(2),
      I5 => \result_C1[5]_i_2_n_0\,
      O => D(3)
    );
\result_C1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(56),
      O => \result_C1[3]_i_2_n_0\
    );
\result_C1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_C1[4]_i_2_n_0\,
      I2 => \result_C1_reg[0]\(3),
      I3 => \result_C1[5]_i_2_n_0\,
      I4 => \result_C1_reg[0]\(2),
      I5 => \result_C1[6]_i_2_n_0\,
      O => D(4)
    );
\result_C1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(52),
      O => \result_C1[4]_i_2_n_0\
    );
\result_C1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_C1[5]_i_2_n_0\,
      I2 => \result_C1_reg[0]\(3),
      I3 => \result_C1[6]_i_2_n_0\,
      I4 => \result_C1_reg[0]\(2),
      I5 => \result_C1[7]_i_2_n_0\,
      O => D(5)
    );
\result_C1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(48),
      O => \result_C1[5]_i_2_n_0\
    );
\result_C1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_C1[6]_i_2_n_0\,
      I2 => \result_C1_reg[0]\(3),
      I3 => \result_C1[7]_i_2_n_0\,
      I4 => \result_C1_reg[0]\(2),
      I5 => \result_C1[8]_i_2_n_0\,
      O => D(6)
    );
\result_C1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(44),
      O => \result_C1[6]_i_2_n_0\
    );
\result_C1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_C1[7]_i_2_n_0\,
      I2 => \result_C1_reg[0]\(3),
      I3 => \result_C1[8]_i_2_n_0\,
      I4 => \result_C1_reg[0]\(2),
      I5 => \result_C1[9]_i_2_n_0\,
      O => D(7)
    );
\result_C1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(40),
      O => \result_C1[7]_i_2_n_0\
    );
\result_C1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_C1[8]_i_2_n_0\,
      I2 => \result_C1_reg[0]\(3),
      I3 => \result_C1[9]_i_2_n_0\,
      I4 => \result_C1_reg[0]\(2),
      I5 => \result_C1[10]_i_2_n_0\,
      O => D(8)
    );
\result_C1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(36),
      O => \result_C1[8]_i_2_n_0\
    );
\result_C1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_C1[9]_i_2_n_0\,
      I2 => \result_C1_reg[0]\(3),
      I3 => \result_C1[10]_i_2_n_0\,
      I4 => \result_C1_reg[0]\(2),
      I5 => \result_C1[11]_i_2_n_0\,
      O => D(9)
    );
\result_C1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_C1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_C1_reg[0]\(0),
      I5 => Q(32),
      O => \result_C1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_27 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_C2_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_27 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_27;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_27 is
  signal \result_C2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_C2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_C2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_C2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_C2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_C2[0]_i_2_n_0\,
      I2 => \result_C2_reg[0]\(3),
      I3 => \result_C2[1]_i_2_n_0\,
      I4 => \result_C2_reg[0]\(2),
      I5 => \result_C2[2]_i_2_n_0\,
      O => D(0)
    );
\result_C2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_C2_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_C2_reg[0]\(0),
      I5 => Q(68),
      O => \result_C2[0]_i_2_n_0\
    );
\result_C2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_C2[10]_i_2_n_0\,
      I2 => \result_C2_reg[0]\(3),
      I3 => \result_C2[11]_i_2_n_0\,
      I4 => \result_C2_reg[0]\(2),
      I5 => \result_C2[12]_i_2_n_0\,
      O => D(10)
    );
\result_C2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_C2_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_C2_reg[0]\(0),
      I5 => Q(28),
      O => \result_C2[10]_i_2_n_0\
    );
\result_C2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_C2[11]_i_2_n_0\,
      I2 => \result_C2_reg[0]\(3),
      I3 => \result_C2[12]_i_2_n_0\,
      I4 => \result_C2_reg[0]\(2),
      I5 => \result_C2[13]_i_2_n_0\,
      O => D(11)
    );
\result_C2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_C2_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_C2_reg[0]\(0),
      I5 => Q(24),
      O => \result_C2[11]_i_2_n_0\
    );
\result_C2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_C2[12]_i_2_n_0\,
      I2 => \result_C2_reg[0]\(3),
      I3 => \result_C2[13]_i_2_n_0\,
      I4 => \result_C2_reg[0]\(2),
      I5 => \result_C2[14]_i_2_n_0\,
      O => D(12)
    );
\result_C2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_C2_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_C2_reg[0]\(0),
      I5 => Q(20),
      O => \result_C2[12]_i_2_n_0\
    );
\result_C2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_C2[13]_i_2_n_0\,
      I2 => \result_C2_reg[0]\(3),
      I3 => \result_C2[14]_i_2_n_0\,
      I4 => \result_C2_reg[0]\(2),
      I5 => \result_C2[15]_i_2_n_0\,
      O => D(13)
    );
\result_C2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_C2_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_C2_reg[0]\(0),
      I5 => Q(16),
      O => \result_C2[13]_i_2_n_0\
    );
\result_C2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_C2[14]_i_2_n_0\,
      I2 => \result_C2_reg[0]\(3),
      I3 => \result_C2[15]_i_2_n_0\,
      I4 => \result_C2_reg[0]\(2),
      I5 => \result_C2[15]_i_3_n_0\,
      O => D(14)
    );
\result_C2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_C2_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_C2_reg[0]\(0),
      I5 => Q(12),
      O => \result_C2[14]_i_2_n_0\
    );
\result_C2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_C2[15]_i_2_n_0\,
      I2 => \result_C2_reg[0]\(3),
      I3 => \result_C2[15]_i_3_n_0\,
      I4 => \result_C2_reg[0]\(2),
      I5 => \result_C2[15]_i_4_n_0\,
      O => D(15)
    );
\result_C2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_C2_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_C2_reg[0]\(0),
      I5 => Q(8),
      O => \result_C2[15]_i_2_n_0\
    );
\result_C2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_C2_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_C2_reg[0]\(0),
      I5 => Q(4),
      O => \result_C2[15]_i_3_n_0\
    );
\result_C2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_C2_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_C2_reg[0]\(0),
      I5 => Q(0),
      O => \result_C2[15]_i_4_n_0\
    );
\result_C2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_C2[1]_i_2_n_0\,
      I2 => \result_C2_reg[0]\(3),
      I3 => \result_C2[2]_i_2_n_0\,
      I4 => \result_C2_reg[0]\(2),
      I5 => \result_C2[3]_i_2_n_0\,
      O => D(1)
    );
\result_C2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_C2_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_C2_reg[0]\(0),
      I5 => Q(64),
      O => \result_C2[1]_i_2_n_0\
    );
\result_C2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_C2[2]_i_2_n_0\,
      I2 => \result_C2_reg[0]\(3),
      I3 => \result_C2[3]_i_2_n_0\,
      I4 => \result_C2_reg[0]\(2),
      I5 => \result_C2[4]_i_2_n_0\,
      O => D(2)
    );
\result_C2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_C2_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_C2_reg[0]\(0),
      I5 => Q(60),
      O => \result_C2[2]_i_2_n_0\
    );
\result_C2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_C2[3]_i_2_n_0\,
      I2 => \result_C2_reg[0]\(3),
      I3 => \result_C2[4]_i_2_n_0\,
      I4 => \result_C2_reg[0]\(2),
      I5 => \result_C2[5]_i_2_n_0\,
      O => D(3)
    );
\result_C2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_C2_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_C2_reg[0]\(0),
      I5 => Q(56),
      O => \result_C2[3]_i_2_n_0\
    );
\result_C2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_C2[4]_i_2_n_0\,
      I2 => \result_C2_reg[0]\(3),
      I3 => \result_C2[5]_i_2_n_0\,
      I4 => \result_C2_reg[0]\(2),
      I5 => \result_C2[6]_i_2_n_0\,
      O => D(4)
    );
\result_C2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_C2_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_C2_reg[0]\(0),
      I5 => Q(52),
      O => \result_C2[4]_i_2_n_0\
    );
\result_C2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_C2[5]_i_2_n_0\,
      I2 => \result_C2_reg[0]\(3),
      I3 => \result_C2[6]_i_2_n_0\,
      I4 => \result_C2_reg[0]\(2),
      I5 => \result_C2[7]_i_2_n_0\,
      O => D(5)
    );
\result_C2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_C2_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_C2_reg[0]\(0),
      I5 => Q(48),
      O => \result_C2[5]_i_2_n_0\
    );
\result_C2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_C2[6]_i_2_n_0\,
      I2 => \result_C2_reg[0]\(3),
      I3 => \result_C2[7]_i_2_n_0\,
      I4 => \result_C2_reg[0]\(2),
      I5 => \result_C2[8]_i_2_n_0\,
      O => D(6)
    );
\result_C2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_C2_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_C2_reg[0]\(0),
      I5 => Q(44),
      O => \result_C2[6]_i_2_n_0\
    );
\result_C2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_C2[7]_i_2_n_0\,
      I2 => \result_C2_reg[0]\(3),
      I3 => \result_C2[8]_i_2_n_0\,
      I4 => \result_C2_reg[0]\(2),
      I5 => \result_C2[9]_i_2_n_0\,
      O => D(7)
    );
\result_C2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_C2_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_C2_reg[0]\(0),
      I5 => Q(40),
      O => \result_C2[7]_i_2_n_0\
    );
\result_C2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_C2[8]_i_2_n_0\,
      I2 => \result_C2_reg[0]\(3),
      I3 => \result_C2[9]_i_2_n_0\,
      I4 => \result_C2_reg[0]\(2),
      I5 => \result_C2[10]_i_2_n_0\,
      O => D(8)
    );
\result_C2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_C2_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_C2_reg[0]\(0),
      I5 => Q(36),
      O => \result_C2[8]_i_2_n_0\
    );
\result_C2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_C2[9]_i_2_n_0\,
      I2 => \result_C2_reg[0]\(3),
      I3 => \result_C2[10]_i_2_n_0\,
      I4 => \result_C2_reg[0]\(2),
      I5 => \result_C2[11]_i_2_n_0\,
      O => D(9)
    );
\result_C2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_C2_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_C2_reg[0]\(0),
      I5 => Q(32),
      O => \result_C2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_28 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_D1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_28 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_28;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_28 is
  signal \result_D1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_D1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_D1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_D1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_D1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_D1[0]_i_2_n_0\,
      I2 => \result_D1_reg[0]\(3),
      I3 => \result_D1[1]_i_2_n_0\,
      I4 => \result_D1_reg[0]\(2),
      I5 => \result_D1[2]_i_2_n_0\,
      O => D(0)
    );
\result_D1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(68),
      O => \result_D1[0]_i_2_n_0\
    );
\result_D1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_D1[10]_i_2_n_0\,
      I2 => \result_D1_reg[0]\(3),
      I3 => \result_D1[11]_i_2_n_0\,
      I4 => \result_D1_reg[0]\(2),
      I5 => \result_D1[12]_i_2_n_0\,
      O => D(10)
    );
\result_D1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(28),
      O => \result_D1[10]_i_2_n_0\
    );
\result_D1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_D1[11]_i_2_n_0\,
      I2 => \result_D1_reg[0]\(3),
      I3 => \result_D1[12]_i_2_n_0\,
      I4 => \result_D1_reg[0]\(2),
      I5 => \result_D1[13]_i_2_n_0\,
      O => D(11)
    );
\result_D1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(24),
      O => \result_D1[11]_i_2_n_0\
    );
\result_D1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_D1[12]_i_2_n_0\,
      I2 => \result_D1_reg[0]\(3),
      I3 => \result_D1[13]_i_2_n_0\,
      I4 => \result_D1_reg[0]\(2),
      I5 => \result_D1[14]_i_2_n_0\,
      O => D(12)
    );
\result_D1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(20),
      O => \result_D1[12]_i_2_n_0\
    );
\result_D1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_D1[13]_i_2_n_0\,
      I2 => \result_D1_reg[0]\(3),
      I3 => \result_D1[14]_i_2_n_0\,
      I4 => \result_D1_reg[0]\(2),
      I5 => \result_D1[15]_i_2_n_0\,
      O => D(13)
    );
\result_D1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(16),
      O => \result_D1[13]_i_2_n_0\
    );
\result_D1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_D1[14]_i_2_n_0\,
      I2 => \result_D1_reg[0]\(3),
      I3 => \result_D1[15]_i_2_n_0\,
      I4 => \result_D1_reg[0]\(2),
      I5 => \result_D1[15]_i_3_n_0\,
      O => D(14)
    );
\result_D1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(12),
      O => \result_D1[14]_i_2_n_0\
    );
\result_D1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_D1[15]_i_2_n_0\,
      I2 => \result_D1_reg[0]\(3),
      I3 => \result_D1[15]_i_3_n_0\,
      I4 => \result_D1_reg[0]\(2),
      I5 => \result_D1[15]_i_4_n_0\,
      O => D(15)
    );
\result_D1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(8),
      O => \result_D1[15]_i_2_n_0\
    );
\result_D1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(4),
      O => \result_D1[15]_i_3_n_0\
    );
\result_D1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(0),
      O => \result_D1[15]_i_4_n_0\
    );
\result_D1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_D1[1]_i_2_n_0\,
      I2 => \result_D1_reg[0]\(3),
      I3 => \result_D1[2]_i_2_n_0\,
      I4 => \result_D1_reg[0]\(2),
      I5 => \result_D1[3]_i_2_n_0\,
      O => D(1)
    );
\result_D1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(64),
      O => \result_D1[1]_i_2_n_0\
    );
\result_D1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_D1[2]_i_2_n_0\,
      I2 => \result_D1_reg[0]\(3),
      I3 => \result_D1[3]_i_2_n_0\,
      I4 => \result_D1_reg[0]\(2),
      I5 => \result_D1[4]_i_2_n_0\,
      O => D(2)
    );
\result_D1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(60),
      O => \result_D1[2]_i_2_n_0\
    );
\result_D1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_D1[3]_i_2_n_0\,
      I2 => \result_D1_reg[0]\(3),
      I3 => \result_D1[4]_i_2_n_0\,
      I4 => \result_D1_reg[0]\(2),
      I5 => \result_D1[5]_i_2_n_0\,
      O => D(3)
    );
\result_D1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(56),
      O => \result_D1[3]_i_2_n_0\
    );
\result_D1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_D1[4]_i_2_n_0\,
      I2 => \result_D1_reg[0]\(3),
      I3 => \result_D1[5]_i_2_n_0\,
      I4 => \result_D1_reg[0]\(2),
      I5 => \result_D1[6]_i_2_n_0\,
      O => D(4)
    );
\result_D1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(52),
      O => \result_D1[4]_i_2_n_0\
    );
\result_D1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_D1[5]_i_2_n_0\,
      I2 => \result_D1_reg[0]\(3),
      I3 => \result_D1[6]_i_2_n_0\,
      I4 => \result_D1_reg[0]\(2),
      I5 => \result_D1[7]_i_2_n_0\,
      O => D(5)
    );
\result_D1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(48),
      O => \result_D1[5]_i_2_n_0\
    );
\result_D1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_D1[6]_i_2_n_0\,
      I2 => \result_D1_reg[0]\(3),
      I3 => \result_D1[7]_i_2_n_0\,
      I4 => \result_D1_reg[0]\(2),
      I5 => \result_D1[8]_i_2_n_0\,
      O => D(6)
    );
\result_D1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(44),
      O => \result_D1[6]_i_2_n_0\
    );
\result_D1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_D1[7]_i_2_n_0\,
      I2 => \result_D1_reg[0]\(3),
      I3 => \result_D1[8]_i_2_n_0\,
      I4 => \result_D1_reg[0]\(2),
      I5 => \result_D1[9]_i_2_n_0\,
      O => D(7)
    );
\result_D1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(40),
      O => \result_D1[7]_i_2_n_0\
    );
\result_D1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_D1[8]_i_2_n_0\,
      I2 => \result_D1_reg[0]\(3),
      I3 => \result_D1[9]_i_2_n_0\,
      I4 => \result_D1_reg[0]\(2),
      I5 => \result_D1[10]_i_2_n_0\,
      O => D(8)
    );
\result_D1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(36),
      O => \result_D1[8]_i_2_n_0\
    );
\result_D1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_D1[9]_i_2_n_0\,
      I2 => \result_D1_reg[0]\(3),
      I3 => \result_D1[10]_i_2_n_0\,
      I4 => \result_D1_reg[0]\(2),
      I5 => \result_D1[11]_i_2_n_0\,
      O => D(9)
    );
\result_D1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_D1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_D1_reg[0]\(0),
      I5 => Q(32),
      O => \result_D1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_29 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_D2_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_29 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_29;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_29 is
  signal \result_D2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_D2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_D2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_D2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_D2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_D2[0]_i_2_n_0\,
      I2 => \result_D2_reg[0]\(3),
      I3 => \result_D2[1]_i_2_n_0\,
      I4 => \result_D2_reg[0]\(2),
      I5 => \result_D2[2]_i_2_n_0\,
      O => D(0)
    );
\result_D2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_D2_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_D2_reg[0]\(0),
      I5 => Q(68),
      O => \result_D2[0]_i_2_n_0\
    );
\result_D2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_D2[10]_i_2_n_0\,
      I2 => \result_D2_reg[0]\(3),
      I3 => \result_D2[11]_i_2_n_0\,
      I4 => \result_D2_reg[0]\(2),
      I5 => \result_D2[12]_i_2_n_0\,
      O => D(10)
    );
\result_D2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_D2_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_D2_reg[0]\(0),
      I5 => Q(28),
      O => \result_D2[10]_i_2_n_0\
    );
\result_D2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_D2[11]_i_2_n_0\,
      I2 => \result_D2_reg[0]\(3),
      I3 => \result_D2[12]_i_2_n_0\,
      I4 => \result_D2_reg[0]\(2),
      I5 => \result_D2[13]_i_2_n_0\,
      O => D(11)
    );
\result_D2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_D2_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_D2_reg[0]\(0),
      I5 => Q(24),
      O => \result_D2[11]_i_2_n_0\
    );
\result_D2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_D2[12]_i_2_n_0\,
      I2 => \result_D2_reg[0]\(3),
      I3 => \result_D2[13]_i_2_n_0\,
      I4 => \result_D2_reg[0]\(2),
      I5 => \result_D2[14]_i_2_n_0\,
      O => D(12)
    );
\result_D2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_D2_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_D2_reg[0]\(0),
      I5 => Q(20),
      O => \result_D2[12]_i_2_n_0\
    );
\result_D2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_D2[13]_i_2_n_0\,
      I2 => \result_D2_reg[0]\(3),
      I3 => \result_D2[14]_i_2_n_0\,
      I4 => \result_D2_reg[0]\(2),
      I5 => \result_D2[15]_i_2_n_0\,
      O => D(13)
    );
\result_D2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_D2_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_D2_reg[0]\(0),
      I5 => Q(16),
      O => \result_D2[13]_i_2_n_0\
    );
\result_D2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_D2[14]_i_2_n_0\,
      I2 => \result_D2_reg[0]\(3),
      I3 => \result_D2[15]_i_2_n_0\,
      I4 => \result_D2_reg[0]\(2),
      I5 => \result_D2[15]_i_3_n_0\,
      O => D(14)
    );
\result_D2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_D2_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_D2_reg[0]\(0),
      I5 => Q(12),
      O => \result_D2[14]_i_2_n_0\
    );
\result_D2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_D2[15]_i_2_n_0\,
      I2 => \result_D2_reg[0]\(3),
      I3 => \result_D2[15]_i_3_n_0\,
      I4 => \result_D2_reg[0]\(2),
      I5 => \result_D2[15]_i_4_n_0\,
      O => D(15)
    );
\result_D2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_D2_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_D2_reg[0]\(0),
      I5 => Q(8),
      O => \result_D2[15]_i_2_n_0\
    );
\result_D2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_D2_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_D2_reg[0]\(0),
      I5 => Q(4),
      O => \result_D2[15]_i_3_n_0\
    );
\result_D2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_D2_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_D2_reg[0]\(0),
      I5 => Q(0),
      O => \result_D2[15]_i_4_n_0\
    );
\result_D2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_D2[1]_i_2_n_0\,
      I2 => \result_D2_reg[0]\(3),
      I3 => \result_D2[2]_i_2_n_0\,
      I4 => \result_D2_reg[0]\(2),
      I5 => \result_D2[3]_i_2_n_0\,
      O => D(1)
    );
\result_D2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_D2_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_D2_reg[0]\(0),
      I5 => Q(64),
      O => \result_D2[1]_i_2_n_0\
    );
\result_D2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_D2[2]_i_2_n_0\,
      I2 => \result_D2_reg[0]\(3),
      I3 => \result_D2[3]_i_2_n_0\,
      I4 => \result_D2_reg[0]\(2),
      I5 => \result_D2[4]_i_2_n_0\,
      O => D(2)
    );
\result_D2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_D2_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_D2_reg[0]\(0),
      I5 => Q(60),
      O => \result_D2[2]_i_2_n_0\
    );
\result_D2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_D2[3]_i_2_n_0\,
      I2 => \result_D2_reg[0]\(3),
      I3 => \result_D2[4]_i_2_n_0\,
      I4 => \result_D2_reg[0]\(2),
      I5 => \result_D2[5]_i_2_n_0\,
      O => D(3)
    );
\result_D2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_D2_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_D2_reg[0]\(0),
      I5 => Q(56),
      O => \result_D2[3]_i_2_n_0\
    );
\result_D2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_D2[4]_i_2_n_0\,
      I2 => \result_D2_reg[0]\(3),
      I3 => \result_D2[5]_i_2_n_0\,
      I4 => \result_D2_reg[0]\(2),
      I5 => \result_D2[6]_i_2_n_0\,
      O => D(4)
    );
\result_D2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_D2_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_D2_reg[0]\(0),
      I5 => Q(52),
      O => \result_D2[4]_i_2_n_0\
    );
\result_D2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_D2[5]_i_2_n_0\,
      I2 => \result_D2_reg[0]\(3),
      I3 => \result_D2[6]_i_2_n_0\,
      I4 => \result_D2_reg[0]\(2),
      I5 => \result_D2[7]_i_2_n_0\,
      O => D(5)
    );
\result_D2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_D2_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_D2_reg[0]\(0),
      I5 => Q(48),
      O => \result_D2[5]_i_2_n_0\
    );
\result_D2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_D2[6]_i_2_n_0\,
      I2 => \result_D2_reg[0]\(3),
      I3 => \result_D2[7]_i_2_n_0\,
      I4 => \result_D2_reg[0]\(2),
      I5 => \result_D2[8]_i_2_n_0\,
      O => D(6)
    );
\result_D2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_D2_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_D2_reg[0]\(0),
      I5 => Q(44),
      O => \result_D2[6]_i_2_n_0\
    );
\result_D2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_D2[7]_i_2_n_0\,
      I2 => \result_D2_reg[0]\(3),
      I3 => \result_D2[8]_i_2_n_0\,
      I4 => \result_D2_reg[0]\(2),
      I5 => \result_D2[9]_i_2_n_0\,
      O => D(7)
    );
\result_D2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_D2_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_D2_reg[0]\(0),
      I5 => Q(40),
      O => \result_D2[7]_i_2_n_0\
    );
\result_D2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_D2[8]_i_2_n_0\,
      I2 => \result_D2_reg[0]\(3),
      I3 => \result_D2[9]_i_2_n_0\,
      I4 => \result_D2_reg[0]\(2),
      I5 => \result_D2[10]_i_2_n_0\,
      O => D(8)
    );
\result_D2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_D2_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_D2_reg[0]\(0),
      I5 => Q(36),
      O => \result_D2[8]_i_2_n_0\
    );
\result_D2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_D2[9]_i_2_n_0\,
      I2 => \result_D2_reg[0]\(3),
      I3 => \result_D2[10]_i_2_n_0\,
      I4 => \result_D2_reg[0]\(2),
      I5 => \result_D2[11]_i_2_n_0\,
      O => D(9)
    );
\result_D2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_D2_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_D2_reg[0]\(0),
      I5 => Q(32),
      O => \result_D2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_G1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_3 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_3;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_3 is
  signal \result_G1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_G1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_G1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_G1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_G1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_G1[0]_i_2_n_0\,
      I2 => \result_G1_reg[0]\(3),
      I3 => \result_G1[1]_i_2_n_0\,
      I4 => \result_G1_reg[0]\(2),
      I5 => \result_G1[2]_i_2_n_0\,
      O => D(0)
    );
\result_G1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(68),
      O => \result_G1[0]_i_2_n_0\
    );
\result_G1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_G1[10]_i_2_n_0\,
      I2 => \result_G1_reg[0]\(3),
      I3 => \result_G1[11]_i_2_n_0\,
      I4 => \result_G1_reg[0]\(2),
      I5 => \result_G1[12]_i_2_n_0\,
      O => D(10)
    );
\result_G1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(28),
      O => \result_G1[10]_i_2_n_0\
    );
\result_G1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_G1[11]_i_2_n_0\,
      I2 => \result_G1_reg[0]\(3),
      I3 => \result_G1[12]_i_2_n_0\,
      I4 => \result_G1_reg[0]\(2),
      I5 => \result_G1[13]_i_2_n_0\,
      O => D(11)
    );
\result_G1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(24),
      O => \result_G1[11]_i_2_n_0\
    );
\result_G1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_G1[12]_i_2_n_0\,
      I2 => \result_G1_reg[0]\(3),
      I3 => \result_G1[13]_i_2_n_0\,
      I4 => \result_G1_reg[0]\(2),
      I5 => \result_G1[14]_i_2_n_0\,
      O => D(12)
    );
\result_G1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(20),
      O => \result_G1[12]_i_2_n_0\
    );
\result_G1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_G1[13]_i_2_n_0\,
      I2 => \result_G1_reg[0]\(3),
      I3 => \result_G1[14]_i_2_n_0\,
      I4 => \result_G1_reg[0]\(2),
      I5 => \result_G1[15]_i_2_n_0\,
      O => D(13)
    );
\result_G1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(16),
      O => \result_G1[13]_i_2_n_0\
    );
\result_G1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_G1[14]_i_2_n_0\,
      I2 => \result_G1_reg[0]\(3),
      I3 => \result_G1[15]_i_2_n_0\,
      I4 => \result_G1_reg[0]\(2),
      I5 => \result_G1[15]_i_3_n_0\,
      O => D(14)
    );
\result_G1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(12),
      O => \result_G1[14]_i_2_n_0\
    );
\result_G1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_G1[15]_i_2_n_0\,
      I2 => \result_G1_reg[0]\(3),
      I3 => \result_G1[15]_i_3_n_0\,
      I4 => \result_G1_reg[0]\(2),
      I5 => \result_G1[15]_i_4_n_0\,
      O => D(15)
    );
\result_G1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(8),
      O => \result_G1[15]_i_2_n_0\
    );
\result_G1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(4),
      O => \result_G1[15]_i_3_n_0\
    );
\result_G1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(0),
      O => \result_G1[15]_i_4_n_0\
    );
\result_G1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_G1[1]_i_2_n_0\,
      I2 => \result_G1_reg[0]\(3),
      I3 => \result_G1[2]_i_2_n_0\,
      I4 => \result_G1_reg[0]\(2),
      I5 => \result_G1[3]_i_2_n_0\,
      O => D(1)
    );
\result_G1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(64),
      O => \result_G1[1]_i_2_n_0\
    );
\result_G1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_G1[2]_i_2_n_0\,
      I2 => \result_G1_reg[0]\(3),
      I3 => \result_G1[3]_i_2_n_0\,
      I4 => \result_G1_reg[0]\(2),
      I5 => \result_G1[4]_i_2_n_0\,
      O => D(2)
    );
\result_G1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(60),
      O => \result_G1[2]_i_2_n_0\
    );
\result_G1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_G1[3]_i_2_n_0\,
      I2 => \result_G1_reg[0]\(3),
      I3 => \result_G1[4]_i_2_n_0\,
      I4 => \result_G1_reg[0]\(2),
      I5 => \result_G1[5]_i_2_n_0\,
      O => D(3)
    );
\result_G1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(56),
      O => \result_G1[3]_i_2_n_0\
    );
\result_G1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_G1[4]_i_2_n_0\,
      I2 => \result_G1_reg[0]\(3),
      I3 => \result_G1[5]_i_2_n_0\,
      I4 => \result_G1_reg[0]\(2),
      I5 => \result_G1[6]_i_2_n_0\,
      O => D(4)
    );
\result_G1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(52),
      O => \result_G1[4]_i_2_n_0\
    );
\result_G1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_G1[5]_i_2_n_0\,
      I2 => \result_G1_reg[0]\(3),
      I3 => \result_G1[6]_i_2_n_0\,
      I4 => \result_G1_reg[0]\(2),
      I5 => \result_G1[7]_i_2_n_0\,
      O => D(5)
    );
\result_G1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(48),
      O => \result_G1[5]_i_2_n_0\
    );
\result_G1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_G1[6]_i_2_n_0\,
      I2 => \result_G1_reg[0]\(3),
      I3 => \result_G1[7]_i_2_n_0\,
      I4 => \result_G1_reg[0]\(2),
      I5 => \result_G1[8]_i_2_n_0\,
      O => D(6)
    );
\result_G1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(44),
      O => \result_G1[6]_i_2_n_0\
    );
\result_G1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_G1[7]_i_2_n_0\,
      I2 => \result_G1_reg[0]\(3),
      I3 => \result_G1[8]_i_2_n_0\,
      I4 => \result_G1_reg[0]\(2),
      I5 => \result_G1[9]_i_2_n_0\,
      O => D(7)
    );
\result_G1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(40),
      O => \result_G1[7]_i_2_n_0\
    );
\result_G1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_G1[8]_i_2_n_0\,
      I2 => \result_G1_reg[0]\(3),
      I3 => \result_G1[9]_i_2_n_0\,
      I4 => \result_G1_reg[0]\(2),
      I5 => \result_G1[10]_i_2_n_0\,
      O => D(8)
    );
\result_G1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(36),
      O => \result_G1[8]_i_2_n_0\
    );
\result_G1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_G1[9]_i_2_n_0\,
      I2 => \result_G1_reg[0]\(3),
      I3 => \result_G1[10]_i_2_n_0\,
      I4 => \result_G1_reg[0]\(2),
      I5 => \result_G1[11]_i_2_n_0\,
      O => D(9)
    );
\result_G1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_G1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_G1_reg[0]\(0),
      I5 => Q(32),
      O => \result_G1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_30 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_E1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_30 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_30;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_30 is
  signal \result_E1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_E1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_E1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_E1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_E1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_E1[0]_i_2_n_0\,
      I2 => \result_E1_reg[0]\(3),
      I3 => \result_E1[1]_i_2_n_0\,
      I4 => \result_E1_reg[0]\(2),
      I5 => \result_E1[2]_i_2_n_0\,
      O => D(0)
    );
\result_E1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(68),
      O => \result_E1[0]_i_2_n_0\
    );
\result_E1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_E1[10]_i_2_n_0\,
      I2 => \result_E1_reg[0]\(3),
      I3 => \result_E1[11]_i_2_n_0\,
      I4 => \result_E1_reg[0]\(2),
      I5 => \result_E1[12]_i_2_n_0\,
      O => D(10)
    );
\result_E1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(28),
      O => \result_E1[10]_i_2_n_0\
    );
\result_E1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_E1[11]_i_2_n_0\,
      I2 => \result_E1_reg[0]\(3),
      I3 => \result_E1[12]_i_2_n_0\,
      I4 => \result_E1_reg[0]\(2),
      I5 => \result_E1[13]_i_2_n_0\,
      O => D(11)
    );
\result_E1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(24),
      O => \result_E1[11]_i_2_n_0\
    );
\result_E1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_E1[12]_i_2_n_0\,
      I2 => \result_E1_reg[0]\(3),
      I3 => \result_E1[13]_i_2_n_0\,
      I4 => \result_E1_reg[0]\(2),
      I5 => \result_E1[14]_i_2_n_0\,
      O => D(12)
    );
\result_E1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(20),
      O => \result_E1[12]_i_2_n_0\
    );
\result_E1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_E1[13]_i_2_n_0\,
      I2 => \result_E1_reg[0]\(3),
      I3 => \result_E1[14]_i_2_n_0\,
      I4 => \result_E1_reg[0]\(2),
      I5 => \result_E1[15]_i_2_n_0\,
      O => D(13)
    );
\result_E1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(16),
      O => \result_E1[13]_i_2_n_0\
    );
\result_E1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_E1[14]_i_2_n_0\,
      I2 => \result_E1_reg[0]\(3),
      I3 => \result_E1[15]_i_2_n_0\,
      I4 => \result_E1_reg[0]\(2),
      I5 => \result_E1[15]_i_3_n_0\,
      O => D(14)
    );
\result_E1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(12),
      O => \result_E1[14]_i_2_n_0\
    );
\result_E1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_E1[15]_i_2_n_0\,
      I2 => \result_E1_reg[0]\(3),
      I3 => \result_E1[15]_i_3_n_0\,
      I4 => \result_E1_reg[0]\(2),
      I5 => \result_E1[15]_i_4_n_0\,
      O => D(15)
    );
\result_E1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(8),
      O => \result_E1[15]_i_2_n_0\
    );
\result_E1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(4),
      O => \result_E1[15]_i_3_n_0\
    );
\result_E1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(0),
      O => \result_E1[15]_i_4_n_0\
    );
\result_E1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_E1[1]_i_2_n_0\,
      I2 => \result_E1_reg[0]\(3),
      I3 => \result_E1[2]_i_2_n_0\,
      I4 => \result_E1_reg[0]\(2),
      I5 => \result_E1[3]_i_2_n_0\,
      O => D(1)
    );
\result_E1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(64),
      O => \result_E1[1]_i_2_n_0\
    );
\result_E1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_E1[2]_i_2_n_0\,
      I2 => \result_E1_reg[0]\(3),
      I3 => \result_E1[3]_i_2_n_0\,
      I4 => \result_E1_reg[0]\(2),
      I5 => \result_E1[4]_i_2_n_0\,
      O => D(2)
    );
\result_E1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(60),
      O => \result_E1[2]_i_2_n_0\
    );
\result_E1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_E1[3]_i_2_n_0\,
      I2 => \result_E1_reg[0]\(3),
      I3 => \result_E1[4]_i_2_n_0\,
      I4 => \result_E1_reg[0]\(2),
      I5 => \result_E1[5]_i_2_n_0\,
      O => D(3)
    );
\result_E1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(56),
      O => \result_E1[3]_i_2_n_0\
    );
\result_E1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_E1[4]_i_2_n_0\,
      I2 => \result_E1_reg[0]\(3),
      I3 => \result_E1[5]_i_2_n_0\,
      I4 => \result_E1_reg[0]\(2),
      I5 => \result_E1[6]_i_2_n_0\,
      O => D(4)
    );
\result_E1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(52),
      O => \result_E1[4]_i_2_n_0\
    );
\result_E1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_E1[5]_i_2_n_0\,
      I2 => \result_E1_reg[0]\(3),
      I3 => \result_E1[6]_i_2_n_0\,
      I4 => \result_E1_reg[0]\(2),
      I5 => \result_E1[7]_i_2_n_0\,
      O => D(5)
    );
\result_E1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(48),
      O => \result_E1[5]_i_2_n_0\
    );
\result_E1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_E1[6]_i_2_n_0\,
      I2 => \result_E1_reg[0]\(3),
      I3 => \result_E1[7]_i_2_n_0\,
      I4 => \result_E1_reg[0]\(2),
      I5 => \result_E1[8]_i_2_n_0\,
      O => D(6)
    );
\result_E1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(44),
      O => \result_E1[6]_i_2_n_0\
    );
\result_E1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_E1[7]_i_2_n_0\,
      I2 => \result_E1_reg[0]\(3),
      I3 => \result_E1[8]_i_2_n_0\,
      I4 => \result_E1_reg[0]\(2),
      I5 => \result_E1[9]_i_2_n_0\,
      O => D(7)
    );
\result_E1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(40),
      O => \result_E1[7]_i_2_n_0\
    );
\result_E1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_E1[8]_i_2_n_0\,
      I2 => \result_E1_reg[0]\(3),
      I3 => \result_E1[9]_i_2_n_0\,
      I4 => \result_E1_reg[0]\(2),
      I5 => \result_E1[10]_i_2_n_0\,
      O => D(8)
    );
\result_E1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(36),
      O => \result_E1[8]_i_2_n_0\
    );
\result_E1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_E1[9]_i_2_n_0\,
      I2 => \result_E1_reg[0]\(3),
      I3 => \result_E1[10]_i_2_n_0\,
      I4 => \result_E1_reg[0]\(2),
      I5 => \result_E1[11]_i_2_n_0\,
      O => D(9)
    );
\result_E1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_E1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_E1_reg[0]\(0),
      I5 => Q(32),
      O => \result_E1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_G2_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_4 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_4;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_4 is
  signal \result_G2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_G2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_G2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_G2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_G2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_G2[0]_i_2_n_0\,
      I2 => \result_G2_reg[0]\(3),
      I3 => \result_G2[1]_i_2_n_0\,
      I4 => \result_G2_reg[0]\(2),
      I5 => \result_G2[2]_i_2_n_0\,
      O => D(0)
    );
\result_G2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_G2_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_G2_reg[0]\(0),
      I5 => Q(68),
      O => \result_G2[0]_i_2_n_0\
    );
\result_G2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_G2[10]_i_2_n_0\,
      I2 => \result_G2_reg[0]\(3),
      I3 => \result_G2[11]_i_2_n_0\,
      I4 => \result_G2_reg[0]\(2),
      I5 => \result_G2[12]_i_2_n_0\,
      O => D(10)
    );
\result_G2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_G2_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_G2_reg[0]\(0),
      I5 => Q(28),
      O => \result_G2[10]_i_2_n_0\
    );
\result_G2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_G2[11]_i_2_n_0\,
      I2 => \result_G2_reg[0]\(3),
      I3 => \result_G2[12]_i_2_n_0\,
      I4 => \result_G2_reg[0]\(2),
      I5 => \result_G2[13]_i_2_n_0\,
      O => D(11)
    );
\result_G2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_G2_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_G2_reg[0]\(0),
      I5 => Q(24),
      O => \result_G2[11]_i_2_n_0\
    );
\result_G2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_G2[12]_i_2_n_0\,
      I2 => \result_G2_reg[0]\(3),
      I3 => \result_G2[13]_i_2_n_0\,
      I4 => \result_G2_reg[0]\(2),
      I5 => \result_G2[14]_i_2_n_0\,
      O => D(12)
    );
\result_G2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_G2_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_G2_reg[0]\(0),
      I5 => Q(20),
      O => \result_G2[12]_i_2_n_0\
    );
\result_G2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_G2[13]_i_2_n_0\,
      I2 => \result_G2_reg[0]\(3),
      I3 => \result_G2[14]_i_2_n_0\,
      I4 => \result_G2_reg[0]\(2),
      I5 => \result_G2[15]_i_2_n_0\,
      O => D(13)
    );
\result_G2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_G2_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_G2_reg[0]\(0),
      I5 => Q(16),
      O => \result_G2[13]_i_2_n_0\
    );
\result_G2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_G2[14]_i_2_n_0\,
      I2 => \result_G2_reg[0]\(3),
      I3 => \result_G2[15]_i_2_n_0\,
      I4 => \result_G2_reg[0]\(2),
      I5 => \result_G2[15]_i_3_n_0\,
      O => D(14)
    );
\result_G2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_G2_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_G2_reg[0]\(0),
      I5 => Q(12),
      O => \result_G2[14]_i_2_n_0\
    );
\result_G2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_G2[15]_i_2_n_0\,
      I2 => \result_G2_reg[0]\(3),
      I3 => \result_G2[15]_i_3_n_0\,
      I4 => \result_G2_reg[0]\(2),
      I5 => \result_G2[15]_i_4_n_0\,
      O => D(15)
    );
\result_G2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_G2_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_G2_reg[0]\(0),
      I5 => Q(8),
      O => \result_G2[15]_i_2_n_0\
    );
\result_G2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_G2_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_G2_reg[0]\(0),
      I5 => Q(4),
      O => \result_G2[15]_i_3_n_0\
    );
\result_G2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_G2_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_G2_reg[0]\(0),
      I5 => Q(0),
      O => \result_G2[15]_i_4_n_0\
    );
\result_G2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_G2[1]_i_2_n_0\,
      I2 => \result_G2_reg[0]\(3),
      I3 => \result_G2[2]_i_2_n_0\,
      I4 => \result_G2_reg[0]\(2),
      I5 => \result_G2[3]_i_2_n_0\,
      O => D(1)
    );
\result_G2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_G2_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_G2_reg[0]\(0),
      I5 => Q(64),
      O => \result_G2[1]_i_2_n_0\
    );
\result_G2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_G2[2]_i_2_n_0\,
      I2 => \result_G2_reg[0]\(3),
      I3 => \result_G2[3]_i_2_n_0\,
      I4 => \result_G2_reg[0]\(2),
      I5 => \result_G2[4]_i_2_n_0\,
      O => D(2)
    );
\result_G2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_G2_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_G2_reg[0]\(0),
      I5 => Q(60),
      O => \result_G2[2]_i_2_n_0\
    );
\result_G2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_G2[3]_i_2_n_0\,
      I2 => \result_G2_reg[0]\(3),
      I3 => \result_G2[4]_i_2_n_0\,
      I4 => \result_G2_reg[0]\(2),
      I5 => \result_G2[5]_i_2_n_0\,
      O => D(3)
    );
\result_G2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_G2_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_G2_reg[0]\(0),
      I5 => Q(56),
      O => \result_G2[3]_i_2_n_0\
    );
\result_G2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_G2[4]_i_2_n_0\,
      I2 => \result_G2_reg[0]\(3),
      I3 => \result_G2[5]_i_2_n_0\,
      I4 => \result_G2_reg[0]\(2),
      I5 => \result_G2[6]_i_2_n_0\,
      O => D(4)
    );
\result_G2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_G2_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_G2_reg[0]\(0),
      I5 => Q(52),
      O => \result_G2[4]_i_2_n_0\
    );
\result_G2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_G2[5]_i_2_n_0\,
      I2 => \result_G2_reg[0]\(3),
      I3 => \result_G2[6]_i_2_n_0\,
      I4 => \result_G2_reg[0]\(2),
      I5 => \result_G2[7]_i_2_n_0\,
      O => D(5)
    );
\result_G2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_G2_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_G2_reg[0]\(0),
      I5 => Q(48),
      O => \result_G2[5]_i_2_n_0\
    );
\result_G2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_G2[6]_i_2_n_0\,
      I2 => \result_G2_reg[0]\(3),
      I3 => \result_G2[7]_i_2_n_0\,
      I4 => \result_G2_reg[0]\(2),
      I5 => \result_G2[8]_i_2_n_0\,
      O => D(6)
    );
\result_G2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_G2_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_G2_reg[0]\(0),
      I5 => Q(44),
      O => \result_G2[6]_i_2_n_0\
    );
\result_G2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_G2[7]_i_2_n_0\,
      I2 => \result_G2_reg[0]\(3),
      I3 => \result_G2[8]_i_2_n_0\,
      I4 => \result_G2_reg[0]\(2),
      I5 => \result_G2[9]_i_2_n_0\,
      O => D(7)
    );
\result_G2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_G2_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_G2_reg[0]\(0),
      I5 => Q(40),
      O => \result_G2[7]_i_2_n_0\
    );
\result_G2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_G2[8]_i_2_n_0\,
      I2 => \result_G2_reg[0]\(3),
      I3 => \result_G2[9]_i_2_n_0\,
      I4 => \result_G2_reg[0]\(2),
      I5 => \result_G2[10]_i_2_n_0\,
      O => D(8)
    );
\result_G2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_G2_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_G2_reg[0]\(0),
      I5 => Q(36),
      O => \result_G2[8]_i_2_n_0\
    );
\result_G2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_G2[9]_i_2_n_0\,
      I2 => \result_G2_reg[0]\(3),
      I3 => \result_G2[10]_i_2_n_0\,
      I4 => \result_G2_reg[0]\(2),
      I5 => \result_G2[11]_i_2_n_0\,
      O => D(9)
    );
\result_G2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_G2_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_G2_reg[0]\(0),
      I5 => Q(32),
      O => \result_G2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_H1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_5 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_5;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_5 is
  signal \result_H1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_H1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_H1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_H1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_H1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_H1[0]_i_2_n_0\,
      I2 => \result_H1_reg[0]\(3),
      I3 => \result_H1[1]_i_2_n_0\,
      I4 => \result_H1_reg[0]\(2),
      I5 => \result_H1[2]_i_2_n_0\,
      O => D(0)
    );
\result_H1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(68),
      O => \result_H1[0]_i_2_n_0\
    );
\result_H1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_H1[10]_i_2_n_0\,
      I2 => \result_H1_reg[0]\(3),
      I3 => \result_H1[11]_i_2_n_0\,
      I4 => \result_H1_reg[0]\(2),
      I5 => \result_H1[12]_i_2_n_0\,
      O => D(10)
    );
\result_H1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(28),
      O => \result_H1[10]_i_2_n_0\
    );
\result_H1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_H1[11]_i_2_n_0\,
      I2 => \result_H1_reg[0]\(3),
      I3 => \result_H1[12]_i_2_n_0\,
      I4 => \result_H1_reg[0]\(2),
      I5 => \result_H1[13]_i_2_n_0\,
      O => D(11)
    );
\result_H1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(24),
      O => \result_H1[11]_i_2_n_0\
    );
\result_H1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_H1[12]_i_2_n_0\,
      I2 => \result_H1_reg[0]\(3),
      I3 => \result_H1[13]_i_2_n_0\,
      I4 => \result_H1_reg[0]\(2),
      I5 => \result_H1[14]_i_2_n_0\,
      O => D(12)
    );
\result_H1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(20),
      O => \result_H1[12]_i_2_n_0\
    );
\result_H1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_H1[13]_i_2_n_0\,
      I2 => \result_H1_reg[0]\(3),
      I3 => \result_H1[14]_i_2_n_0\,
      I4 => \result_H1_reg[0]\(2),
      I5 => \result_H1[15]_i_2_n_0\,
      O => D(13)
    );
\result_H1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(16),
      O => \result_H1[13]_i_2_n_0\
    );
\result_H1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_H1[14]_i_2_n_0\,
      I2 => \result_H1_reg[0]\(3),
      I3 => \result_H1[15]_i_2_n_0\,
      I4 => \result_H1_reg[0]\(2),
      I5 => \result_H1[15]_i_3_n_0\,
      O => D(14)
    );
\result_H1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(12),
      O => \result_H1[14]_i_2_n_0\
    );
\result_H1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_H1[15]_i_2_n_0\,
      I2 => \result_H1_reg[0]\(3),
      I3 => \result_H1[15]_i_3_n_0\,
      I4 => \result_H1_reg[0]\(2),
      I5 => \result_H1[15]_i_4_n_0\,
      O => D(15)
    );
\result_H1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(8),
      O => \result_H1[15]_i_2_n_0\
    );
\result_H1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(4),
      O => \result_H1[15]_i_3_n_0\
    );
\result_H1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(0),
      O => \result_H1[15]_i_4_n_0\
    );
\result_H1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_H1[1]_i_2_n_0\,
      I2 => \result_H1_reg[0]\(3),
      I3 => \result_H1[2]_i_2_n_0\,
      I4 => \result_H1_reg[0]\(2),
      I5 => \result_H1[3]_i_2_n_0\,
      O => D(1)
    );
\result_H1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(64),
      O => \result_H1[1]_i_2_n_0\
    );
\result_H1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_H1[2]_i_2_n_0\,
      I2 => \result_H1_reg[0]\(3),
      I3 => \result_H1[3]_i_2_n_0\,
      I4 => \result_H1_reg[0]\(2),
      I5 => \result_H1[4]_i_2_n_0\,
      O => D(2)
    );
\result_H1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(60),
      O => \result_H1[2]_i_2_n_0\
    );
\result_H1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_H1[3]_i_2_n_0\,
      I2 => \result_H1_reg[0]\(3),
      I3 => \result_H1[4]_i_2_n_0\,
      I4 => \result_H1_reg[0]\(2),
      I5 => \result_H1[5]_i_2_n_0\,
      O => D(3)
    );
\result_H1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(56),
      O => \result_H1[3]_i_2_n_0\
    );
\result_H1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_H1[4]_i_2_n_0\,
      I2 => \result_H1_reg[0]\(3),
      I3 => \result_H1[5]_i_2_n_0\,
      I4 => \result_H1_reg[0]\(2),
      I5 => \result_H1[6]_i_2_n_0\,
      O => D(4)
    );
\result_H1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(52),
      O => \result_H1[4]_i_2_n_0\
    );
\result_H1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_H1[5]_i_2_n_0\,
      I2 => \result_H1_reg[0]\(3),
      I3 => \result_H1[6]_i_2_n_0\,
      I4 => \result_H1_reg[0]\(2),
      I5 => \result_H1[7]_i_2_n_0\,
      O => D(5)
    );
\result_H1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(48),
      O => \result_H1[5]_i_2_n_0\
    );
\result_H1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_H1[6]_i_2_n_0\,
      I2 => \result_H1_reg[0]\(3),
      I3 => \result_H1[7]_i_2_n_0\,
      I4 => \result_H1_reg[0]\(2),
      I5 => \result_H1[8]_i_2_n_0\,
      O => D(6)
    );
\result_H1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(44),
      O => \result_H1[6]_i_2_n_0\
    );
\result_H1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_H1[7]_i_2_n_0\,
      I2 => \result_H1_reg[0]\(3),
      I3 => \result_H1[8]_i_2_n_0\,
      I4 => \result_H1_reg[0]\(2),
      I5 => \result_H1[9]_i_2_n_0\,
      O => D(7)
    );
\result_H1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(40),
      O => \result_H1[7]_i_2_n_0\
    );
\result_H1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_H1[8]_i_2_n_0\,
      I2 => \result_H1_reg[0]\(3),
      I3 => \result_H1[9]_i_2_n_0\,
      I4 => \result_H1_reg[0]\(2),
      I5 => \result_H1[10]_i_2_n_0\,
      O => D(8)
    );
\result_H1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(36),
      O => \result_H1[8]_i_2_n_0\
    );
\result_H1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_H1[9]_i_2_n_0\,
      I2 => \result_H1_reg[0]\(3),
      I3 => \result_H1[10]_i_2_n_0\,
      I4 => \result_H1_reg[0]\(2),
      I5 => \result_H1[11]_i_2_n_0\,
      O => D(9)
    );
\result_H1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_H1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_H1_reg[0]\(0),
      I5 => Q(32),
      O => \result_H1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_H2_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_6 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_6;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_6 is
  signal \result_H2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_H2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_H2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_H2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_H2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_H2[0]_i_2_n_0\,
      I2 => \result_H2_reg[0]\(3),
      I3 => \result_H2[1]_i_2_n_0\,
      I4 => \result_H2_reg[0]\(2),
      I5 => \result_H2[2]_i_2_n_0\,
      O => D(0)
    );
\result_H2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_H2_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_H2_reg[0]\(0),
      I5 => Q(68),
      O => \result_H2[0]_i_2_n_0\
    );
\result_H2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_H2[10]_i_2_n_0\,
      I2 => \result_H2_reg[0]\(3),
      I3 => \result_H2[11]_i_2_n_0\,
      I4 => \result_H2_reg[0]\(2),
      I5 => \result_H2[12]_i_2_n_0\,
      O => D(10)
    );
\result_H2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_H2_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_H2_reg[0]\(0),
      I5 => Q(28),
      O => \result_H2[10]_i_2_n_0\
    );
\result_H2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_H2[11]_i_2_n_0\,
      I2 => \result_H2_reg[0]\(3),
      I3 => \result_H2[12]_i_2_n_0\,
      I4 => \result_H2_reg[0]\(2),
      I5 => \result_H2[13]_i_2_n_0\,
      O => D(11)
    );
\result_H2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_H2_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_H2_reg[0]\(0),
      I5 => Q(24),
      O => \result_H2[11]_i_2_n_0\
    );
\result_H2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_H2[12]_i_2_n_0\,
      I2 => \result_H2_reg[0]\(3),
      I3 => \result_H2[13]_i_2_n_0\,
      I4 => \result_H2_reg[0]\(2),
      I5 => \result_H2[14]_i_2_n_0\,
      O => D(12)
    );
\result_H2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_H2_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_H2_reg[0]\(0),
      I5 => Q(20),
      O => \result_H2[12]_i_2_n_0\
    );
\result_H2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_H2[13]_i_2_n_0\,
      I2 => \result_H2_reg[0]\(3),
      I3 => \result_H2[14]_i_2_n_0\,
      I4 => \result_H2_reg[0]\(2),
      I5 => \result_H2[15]_i_2_n_0\,
      O => D(13)
    );
\result_H2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_H2_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_H2_reg[0]\(0),
      I5 => Q(16),
      O => \result_H2[13]_i_2_n_0\
    );
\result_H2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_H2[14]_i_2_n_0\,
      I2 => \result_H2_reg[0]\(3),
      I3 => \result_H2[15]_i_2_n_0\,
      I4 => \result_H2_reg[0]\(2),
      I5 => \result_H2[15]_i_3_n_0\,
      O => D(14)
    );
\result_H2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_H2_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_H2_reg[0]\(0),
      I5 => Q(12),
      O => \result_H2[14]_i_2_n_0\
    );
\result_H2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_H2[15]_i_2_n_0\,
      I2 => \result_H2_reg[0]\(3),
      I3 => \result_H2[15]_i_3_n_0\,
      I4 => \result_H2_reg[0]\(2),
      I5 => \result_H2[15]_i_4_n_0\,
      O => D(15)
    );
\result_H2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_H2_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_H2_reg[0]\(0),
      I5 => Q(8),
      O => \result_H2[15]_i_2_n_0\
    );
\result_H2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_H2_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_H2_reg[0]\(0),
      I5 => Q(4),
      O => \result_H2[15]_i_3_n_0\
    );
\result_H2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_H2_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_H2_reg[0]\(0),
      I5 => Q(0),
      O => \result_H2[15]_i_4_n_0\
    );
\result_H2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_H2[1]_i_2_n_0\,
      I2 => \result_H2_reg[0]\(3),
      I3 => \result_H2[2]_i_2_n_0\,
      I4 => \result_H2_reg[0]\(2),
      I5 => \result_H2[3]_i_2_n_0\,
      O => D(1)
    );
\result_H2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_H2_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_H2_reg[0]\(0),
      I5 => Q(64),
      O => \result_H2[1]_i_2_n_0\
    );
\result_H2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_H2[2]_i_2_n_0\,
      I2 => \result_H2_reg[0]\(3),
      I3 => \result_H2[3]_i_2_n_0\,
      I4 => \result_H2_reg[0]\(2),
      I5 => \result_H2[4]_i_2_n_0\,
      O => D(2)
    );
\result_H2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_H2_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_H2_reg[0]\(0),
      I5 => Q(60),
      O => \result_H2[2]_i_2_n_0\
    );
\result_H2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_H2[3]_i_2_n_0\,
      I2 => \result_H2_reg[0]\(3),
      I3 => \result_H2[4]_i_2_n_0\,
      I4 => \result_H2_reg[0]\(2),
      I5 => \result_H2[5]_i_2_n_0\,
      O => D(3)
    );
\result_H2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_H2_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_H2_reg[0]\(0),
      I5 => Q(56),
      O => \result_H2[3]_i_2_n_0\
    );
\result_H2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_H2[4]_i_2_n_0\,
      I2 => \result_H2_reg[0]\(3),
      I3 => \result_H2[5]_i_2_n_0\,
      I4 => \result_H2_reg[0]\(2),
      I5 => \result_H2[6]_i_2_n_0\,
      O => D(4)
    );
\result_H2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_H2_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_H2_reg[0]\(0),
      I5 => Q(52),
      O => \result_H2[4]_i_2_n_0\
    );
\result_H2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_H2[5]_i_2_n_0\,
      I2 => \result_H2_reg[0]\(3),
      I3 => \result_H2[6]_i_2_n_0\,
      I4 => \result_H2_reg[0]\(2),
      I5 => \result_H2[7]_i_2_n_0\,
      O => D(5)
    );
\result_H2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_H2_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_H2_reg[0]\(0),
      I5 => Q(48),
      O => \result_H2[5]_i_2_n_0\
    );
\result_H2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_H2[6]_i_2_n_0\,
      I2 => \result_H2_reg[0]\(3),
      I3 => \result_H2[7]_i_2_n_0\,
      I4 => \result_H2_reg[0]\(2),
      I5 => \result_H2[8]_i_2_n_0\,
      O => D(6)
    );
\result_H2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_H2_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_H2_reg[0]\(0),
      I5 => Q(44),
      O => \result_H2[6]_i_2_n_0\
    );
\result_H2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_H2[7]_i_2_n_0\,
      I2 => \result_H2_reg[0]\(3),
      I3 => \result_H2[8]_i_2_n_0\,
      I4 => \result_H2_reg[0]\(2),
      I5 => \result_H2[9]_i_2_n_0\,
      O => D(7)
    );
\result_H2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_H2_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_H2_reg[0]\(0),
      I5 => Q(40),
      O => \result_H2[7]_i_2_n_0\
    );
\result_H2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_H2[8]_i_2_n_0\,
      I2 => \result_H2_reg[0]\(3),
      I3 => \result_H2[9]_i_2_n_0\,
      I4 => \result_H2_reg[0]\(2),
      I5 => \result_H2[10]_i_2_n_0\,
      O => D(8)
    );
\result_H2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_H2_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_H2_reg[0]\(0),
      I5 => Q(36),
      O => \result_H2[8]_i_2_n_0\
    );
\result_H2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_H2[9]_i_2_n_0\,
      I2 => \result_H2_reg[0]\(3),
      I3 => \result_H2[10]_i_2_n_0\,
      I4 => \result_H2_reg[0]\(2),
      I5 => \result_H2[11]_i_2_n_0\,
      O => D(9)
    );
\result_H2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_H2_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_H2_reg[0]\(0),
      I5 => Q(32),
      O => \result_H2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_7 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_I1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_7 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_7;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_7 is
  signal \result_I1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_I1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_I1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_I1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_I1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_I1[0]_i_2_n_0\,
      I2 => \result_I1_reg[0]\(3),
      I3 => \result_I1[1]_i_2_n_0\,
      I4 => \result_I1_reg[0]\(2),
      I5 => \result_I1[2]_i_2_n_0\,
      O => D(0)
    );
\result_I1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(68),
      O => \result_I1[0]_i_2_n_0\
    );
\result_I1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_I1[10]_i_2_n_0\,
      I2 => \result_I1_reg[0]\(3),
      I3 => \result_I1[11]_i_2_n_0\,
      I4 => \result_I1_reg[0]\(2),
      I5 => \result_I1[12]_i_2_n_0\,
      O => D(10)
    );
\result_I1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(28),
      O => \result_I1[10]_i_2_n_0\
    );
\result_I1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_I1[11]_i_2_n_0\,
      I2 => \result_I1_reg[0]\(3),
      I3 => \result_I1[12]_i_2_n_0\,
      I4 => \result_I1_reg[0]\(2),
      I5 => \result_I1[13]_i_2_n_0\,
      O => D(11)
    );
\result_I1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(24),
      O => \result_I1[11]_i_2_n_0\
    );
\result_I1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_I1[12]_i_2_n_0\,
      I2 => \result_I1_reg[0]\(3),
      I3 => \result_I1[13]_i_2_n_0\,
      I4 => \result_I1_reg[0]\(2),
      I5 => \result_I1[14]_i_2_n_0\,
      O => D(12)
    );
\result_I1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(20),
      O => \result_I1[12]_i_2_n_0\
    );
\result_I1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_I1[13]_i_2_n_0\,
      I2 => \result_I1_reg[0]\(3),
      I3 => \result_I1[14]_i_2_n_0\,
      I4 => \result_I1_reg[0]\(2),
      I5 => \result_I1[15]_i_2_n_0\,
      O => D(13)
    );
\result_I1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(16),
      O => \result_I1[13]_i_2_n_0\
    );
\result_I1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_I1[14]_i_2_n_0\,
      I2 => \result_I1_reg[0]\(3),
      I3 => \result_I1[15]_i_2_n_0\,
      I4 => \result_I1_reg[0]\(2),
      I5 => \result_I1[15]_i_3_n_0\,
      O => D(14)
    );
\result_I1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(12),
      O => \result_I1[14]_i_2_n_0\
    );
\result_I1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_I1[15]_i_2_n_0\,
      I2 => \result_I1_reg[0]\(3),
      I3 => \result_I1[15]_i_3_n_0\,
      I4 => \result_I1_reg[0]\(2),
      I5 => \result_I1[15]_i_4_n_0\,
      O => D(15)
    );
\result_I1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(8),
      O => \result_I1[15]_i_2_n_0\
    );
\result_I1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(4),
      O => \result_I1[15]_i_3_n_0\
    );
\result_I1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(0),
      O => \result_I1[15]_i_4_n_0\
    );
\result_I1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_I1[1]_i_2_n_0\,
      I2 => \result_I1_reg[0]\(3),
      I3 => \result_I1[2]_i_2_n_0\,
      I4 => \result_I1_reg[0]\(2),
      I5 => \result_I1[3]_i_2_n_0\,
      O => D(1)
    );
\result_I1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(64),
      O => \result_I1[1]_i_2_n_0\
    );
\result_I1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_I1[2]_i_2_n_0\,
      I2 => \result_I1_reg[0]\(3),
      I3 => \result_I1[3]_i_2_n_0\,
      I4 => \result_I1_reg[0]\(2),
      I5 => \result_I1[4]_i_2_n_0\,
      O => D(2)
    );
\result_I1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(60),
      O => \result_I1[2]_i_2_n_0\
    );
\result_I1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_I1[3]_i_2_n_0\,
      I2 => \result_I1_reg[0]\(3),
      I3 => \result_I1[4]_i_2_n_0\,
      I4 => \result_I1_reg[0]\(2),
      I5 => \result_I1[5]_i_2_n_0\,
      O => D(3)
    );
\result_I1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(56),
      O => \result_I1[3]_i_2_n_0\
    );
\result_I1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_I1[4]_i_2_n_0\,
      I2 => \result_I1_reg[0]\(3),
      I3 => \result_I1[5]_i_2_n_0\,
      I4 => \result_I1_reg[0]\(2),
      I5 => \result_I1[6]_i_2_n_0\,
      O => D(4)
    );
\result_I1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(52),
      O => \result_I1[4]_i_2_n_0\
    );
\result_I1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_I1[5]_i_2_n_0\,
      I2 => \result_I1_reg[0]\(3),
      I3 => \result_I1[6]_i_2_n_0\,
      I4 => \result_I1_reg[0]\(2),
      I5 => \result_I1[7]_i_2_n_0\,
      O => D(5)
    );
\result_I1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(48),
      O => \result_I1[5]_i_2_n_0\
    );
\result_I1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_I1[6]_i_2_n_0\,
      I2 => \result_I1_reg[0]\(3),
      I3 => \result_I1[7]_i_2_n_0\,
      I4 => \result_I1_reg[0]\(2),
      I5 => \result_I1[8]_i_2_n_0\,
      O => D(6)
    );
\result_I1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(44),
      O => \result_I1[6]_i_2_n_0\
    );
\result_I1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_I1[7]_i_2_n_0\,
      I2 => \result_I1_reg[0]\(3),
      I3 => \result_I1[8]_i_2_n_0\,
      I4 => \result_I1_reg[0]\(2),
      I5 => \result_I1[9]_i_2_n_0\,
      O => D(7)
    );
\result_I1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(40),
      O => \result_I1[7]_i_2_n_0\
    );
\result_I1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_I1[8]_i_2_n_0\,
      I2 => \result_I1_reg[0]\(3),
      I3 => \result_I1[9]_i_2_n_0\,
      I4 => \result_I1_reg[0]\(2),
      I5 => \result_I1[10]_i_2_n_0\,
      O => D(8)
    );
\result_I1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(36),
      O => \result_I1[8]_i_2_n_0\
    );
\result_I1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_I1[9]_i_2_n_0\,
      I2 => \result_I1_reg[0]\(3),
      I3 => \result_I1[10]_i_2_n_0\,
      I4 => \result_I1_reg[0]\(2),
      I5 => \result_I1[11]_i_2_n_0\,
      O => D(9)
    );
\result_I1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_I1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_I1_reg[0]\(0),
      I5 => Q(32),
      O => \result_I1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_8 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_I2_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_8 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_8;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_8 is
  signal \result_I2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_I2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_I2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_I2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_I2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_I2[0]_i_2_n_0\,
      I2 => \result_I2_reg[0]\(3),
      I3 => \result_I2[1]_i_2_n_0\,
      I4 => \result_I2_reg[0]\(2),
      I5 => \result_I2[2]_i_2_n_0\,
      O => D(0)
    );
\result_I2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_I2_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_I2_reg[0]\(0),
      I5 => Q(68),
      O => \result_I2[0]_i_2_n_0\
    );
\result_I2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_I2[10]_i_2_n_0\,
      I2 => \result_I2_reg[0]\(3),
      I3 => \result_I2[11]_i_2_n_0\,
      I4 => \result_I2_reg[0]\(2),
      I5 => \result_I2[12]_i_2_n_0\,
      O => D(10)
    );
\result_I2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_I2_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_I2_reg[0]\(0),
      I5 => Q(28),
      O => \result_I2[10]_i_2_n_0\
    );
\result_I2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_I2[11]_i_2_n_0\,
      I2 => \result_I2_reg[0]\(3),
      I3 => \result_I2[12]_i_2_n_0\,
      I4 => \result_I2_reg[0]\(2),
      I5 => \result_I2[13]_i_2_n_0\,
      O => D(11)
    );
\result_I2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_I2_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_I2_reg[0]\(0),
      I5 => Q(24),
      O => \result_I2[11]_i_2_n_0\
    );
\result_I2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_I2[12]_i_2_n_0\,
      I2 => \result_I2_reg[0]\(3),
      I3 => \result_I2[13]_i_2_n_0\,
      I4 => \result_I2_reg[0]\(2),
      I5 => \result_I2[14]_i_2_n_0\,
      O => D(12)
    );
\result_I2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_I2_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_I2_reg[0]\(0),
      I5 => Q(20),
      O => \result_I2[12]_i_2_n_0\
    );
\result_I2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_I2[13]_i_2_n_0\,
      I2 => \result_I2_reg[0]\(3),
      I3 => \result_I2[14]_i_2_n_0\,
      I4 => \result_I2_reg[0]\(2),
      I5 => \result_I2[15]_i_2_n_0\,
      O => D(13)
    );
\result_I2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_I2_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_I2_reg[0]\(0),
      I5 => Q(16),
      O => \result_I2[13]_i_2_n_0\
    );
\result_I2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_I2[14]_i_2_n_0\,
      I2 => \result_I2_reg[0]\(3),
      I3 => \result_I2[15]_i_2_n_0\,
      I4 => \result_I2_reg[0]\(2),
      I5 => \result_I2[15]_i_3_n_0\,
      O => D(14)
    );
\result_I2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_I2_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_I2_reg[0]\(0),
      I5 => Q(12),
      O => \result_I2[14]_i_2_n_0\
    );
\result_I2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_I2[15]_i_2_n_0\,
      I2 => \result_I2_reg[0]\(3),
      I3 => \result_I2[15]_i_3_n_0\,
      I4 => \result_I2_reg[0]\(2),
      I5 => \result_I2[15]_i_4_n_0\,
      O => D(15)
    );
\result_I2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_I2_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_I2_reg[0]\(0),
      I5 => Q(8),
      O => \result_I2[15]_i_2_n_0\
    );
\result_I2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_I2_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_I2_reg[0]\(0),
      I5 => Q(4),
      O => \result_I2[15]_i_3_n_0\
    );
\result_I2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_I2_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_I2_reg[0]\(0),
      I5 => Q(0),
      O => \result_I2[15]_i_4_n_0\
    );
\result_I2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_I2[1]_i_2_n_0\,
      I2 => \result_I2_reg[0]\(3),
      I3 => \result_I2[2]_i_2_n_0\,
      I4 => \result_I2_reg[0]\(2),
      I5 => \result_I2[3]_i_2_n_0\,
      O => D(1)
    );
\result_I2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_I2_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_I2_reg[0]\(0),
      I5 => Q(64),
      O => \result_I2[1]_i_2_n_0\
    );
\result_I2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_I2[2]_i_2_n_0\,
      I2 => \result_I2_reg[0]\(3),
      I3 => \result_I2[3]_i_2_n_0\,
      I4 => \result_I2_reg[0]\(2),
      I5 => \result_I2[4]_i_2_n_0\,
      O => D(2)
    );
\result_I2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_I2_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_I2_reg[0]\(0),
      I5 => Q(60),
      O => \result_I2[2]_i_2_n_0\
    );
\result_I2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_I2[3]_i_2_n_0\,
      I2 => \result_I2_reg[0]\(3),
      I3 => \result_I2[4]_i_2_n_0\,
      I4 => \result_I2_reg[0]\(2),
      I5 => \result_I2[5]_i_2_n_0\,
      O => D(3)
    );
\result_I2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_I2_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_I2_reg[0]\(0),
      I5 => Q(56),
      O => \result_I2[3]_i_2_n_0\
    );
\result_I2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_I2[4]_i_2_n_0\,
      I2 => \result_I2_reg[0]\(3),
      I3 => \result_I2[5]_i_2_n_0\,
      I4 => \result_I2_reg[0]\(2),
      I5 => \result_I2[6]_i_2_n_0\,
      O => D(4)
    );
\result_I2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_I2_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_I2_reg[0]\(0),
      I5 => Q(52),
      O => \result_I2[4]_i_2_n_0\
    );
\result_I2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_I2[5]_i_2_n_0\,
      I2 => \result_I2_reg[0]\(3),
      I3 => \result_I2[6]_i_2_n_0\,
      I4 => \result_I2_reg[0]\(2),
      I5 => \result_I2[7]_i_2_n_0\,
      O => D(5)
    );
\result_I2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_I2_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_I2_reg[0]\(0),
      I5 => Q(48),
      O => \result_I2[5]_i_2_n_0\
    );
\result_I2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_I2[6]_i_2_n_0\,
      I2 => \result_I2_reg[0]\(3),
      I3 => \result_I2[7]_i_2_n_0\,
      I4 => \result_I2_reg[0]\(2),
      I5 => \result_I2[8]_i_2_n_0\,
      O => D(6)
    );
\result_I2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_I2_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_I2_reg[0]\(0),
      I5 => Q(44),
      O => \result_I2[6]_i_2_n_0\
    );
\result_I2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_I2[7]_i_2_n_0\,
      I2 => \result_I2_reg[0]\(3),
      I3 => \result_I2[8]_i_2_n_0\,
      I4 => \result_I2_reg[0]\(2),
      I5 => \result_I2[9]_i_2_n_0\,
      O => D(7)
    );
\result_I2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_I2_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_I2_reg[0]\(0),
      I5 => Q(40),
      O => \result_I2[7]_i_2_n_0\
    );
\result_I2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_I2[8]_i_2_n_0\,
      I2 => \result_I2_reg[0]\(3),
      I3 => \result_I2[9]_i_2_n_0\,
      I4 => \result_I2_reg[0]\(2),
      I5 => \result_I2[10]_i_2_n_0\,
      O => D(8)
    );
\result_I2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_I2_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_I2_reg[0]\(0),
      I5 => Q(36),
      O => \result_I2[8]_i_2_n_0\
    );
\result_I2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_I2[9]_i_2_n_0\,
      I2 => \result_I2_reg[0]\(3),
      I3 => \result_I2[10]_i_2_n_0\,
      I4 => \result_I2_reg[0]\(2),
      I5 => \result_I2[11]_i_2_n_0\,
      O => D(9)
    );
\result_I2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_I2_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_I2_reg[0]\(0),
      I5 => Q(32),
      O => \result_I2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_falling_edge_9 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_J1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_9 : entity is "MISO_falling_edge";
end recording_inst_0_rhd_axi_0_0_MISO_falling_edge_9;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_falling_edge_9 is
  signal \result_J1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_J1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_J1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_J1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_J1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_J1[0]_i_2_n_0\,
      I2 => \result_J1_reg[0]\(3),
      I3 => \result_J1[1]_i_2_n_0\,
      I4 => \result_J1_reg[0]\(2),
      I5 => \result_J1[2]_i_2_n_0\,
      O => D(0)
    );
\result_J1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(68),
      O => \result_J1[0]_i_2_n_0\
    );
\result_J1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_J1[10]_i_2_n_0\,
      I2 => \result_J1_reg[0]\(3),
      I3 => \result_J1[11]_i_2_n_0\,
      I4 => \result_J1_reg[0]\(2),
      I5 => \result_J1[12]_i_2_n_0\,
      O => D(10)
    );
\result_J1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(28),
      O => \result_J1[10]_i_2_n_0\
    );
\result_J1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_J1[11]_i_2_n_0\,
      I2 => \result_J1_reg[0]\(3),
      I3 => \result_J1[12]_i_2_n_0\,
      I4 => \result_J1_reg[0]\(2),
      I5 => \result_J1[13]_i_2_n_0\,
      O => D(11)
    );
\result_J1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(24),
      O => \result_J1[11]_i_2_n_0\
    );
\result_J1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_J1[12]_i_2_n_0\,
      I2 => \result_J1_reg[0]\(3),
      I3 => \result_J1[13]_i_2_n_0\,
      I4 => \result_J1_reg[0]\(2),
      I5 => \result_J1[14]_i_2_n_0\,
      O => D(12)
    );
\result_J1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(20),
      O => \result_J1[12]_i_2_n_0\
    );
\result_J1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_J1[13]_i_2_n_0\,
      I2 => \result_J1_reg[0]\(3),
      I3 => \result_J1[14]_i_2_n_0\,
      I4 => \result_J1_reg[0]\(2),
      I5 => \result_J1[15]_i_2_n_0\,
      O => D(13)
    );
\result_J1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(16),
      O => \result_J1[13]_i_2_n_0\
    );
\result_J1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_J1[14]_i_2_n_0\,
      I2 => \result_J1_reg[0]\(3),
      I3 => \result_J1[15]_i_2_n_0\,
      I4 => \result_J1_reg[0]\(2),
      I5 => \result_J1[15]_i_3_n_0\,
      O => D(14)
    );
\result_J1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(12),
      O => \result_J1[14]_i_2_n_0\
    );
\result_J1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_J1[15]_i_2_n_0\,
      I2 => \result_J1_reg[0]\(3),
      I3 => \result_J1[15]_i_3_n_0\,
      I4 => \result_J1_reg[0]\(2),
      I5 => \result_J1[15]_i_4_n_0\,
      O => D(15)
    );
\result_J1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(8),
      O => \result_J1[15]_i_2_n_0\
    );
\result_J1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(4),
      O => \result_J1[15]_i_3_n_0\
    );
\result_J1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(0),
      O => \result_J1[15]_i_4_n_0\
    );
\result_J1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_J1[1]_i_2_n_0\,
      I2 => \result_J1_reg[0]\(3),
      I3 => \result_J1[2]_i_2_n_0\,
      I4 => \result_J1_reg[0]\(2),
      I5 => \result_J1[3]_i_2_n_0\,
      O => D(1)
    );
\result_J1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(64),
      O => \result_J1[1]_i_2_n_0\
    );
\result_J1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_J1[2]_i_2_n_0\,
      I2 => \result_J1_reg[0]\(3),
      I3 => \result_J1[3]_i_2_n_0\,
      I4 => \result_J1_reg[0]\(2),
      I5 => \result_J1[4]_i_2_n_0\,
      O => D(2)
    );
\result_J1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(60),
      O => \result_J1[2]_i_2_n_0\
    );
\result_J1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_J1[3]_i_2_n_0\,
      I2 => \result_J1_reg[0]\(3),
      I3 => \result_J1[4]_i_2_n_0\,
      I4 => \result_J1_reg[0]\(2),
      I5 => \result_J1[5]_i_2_n_0\,
      O => D(3)
    );
\result_J1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(56),
      O => \result_J1[3]_i_2_n_0\
    );
\result_J1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_J1[4]_i_2_n_0\,
      I2 => \result_J1_reg[0]\(3),
      I3 => \result_J1[5]_i_2_n_0\,
      I4 => \result_J1_reg[0]\(2),
      I5 => \result_J1[6]_i_2_n_0\,
      O => D(4)
    );
\result_J1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(52),
      O => \result_J1[4]_i_2_n_0\
    );
\result_J1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_J1[5]_i_2_n_0\,
      I2 => \result_J1_reg[0]\(3),
      I3 => \result_J1[6]_i_2_n_0\,
      I4 => \result_J1_reg[0]\(2),
      I5 => \result_J1[7]_i_2_n_0\,
      O => D(5)
    );
\result_J1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(48),
      O => \result_J1[5]_i_2_n_0\
    );
\result_J1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_J1[6]_i_2_n_0\,
      I2 => \result_J1_reg[0]\(3),
      I3 => \result_J1[7]_i_2_n_0\,
      I4 => \result_J1_reg[0]\(2),
      I5 => \result_J1[8]_i_2_n_0\,
      O => D(6)
    );
\result_J1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(44),
      O => \result_J1[6]_i_2_n_0\
    );
\result_J1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_J1[7]_i_2_n_0\,
      I2 => \result_J1_reg[0]\(3),
      I3 => \result_J1[8]_i_2_n_0\,
      I4 => \result_J1_reg[0]\(2),
      I5 => \result_J1[9]_i_2_n_0\,
      O => D(7)
    );
\result_J1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(40),
      O => \result_J1[7]_i_2_n_0\
    );
\result_J1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_J1[8]_i_2_n_0\,
      I2 => \result_J1_reg[0]\(3),
      I3 => \result_J1[9]_i_2_n_0\,
      I4 => \result_J1_reg[0]\(2),
      I5 => \result_J1[10]_i_2_n_0\,
      O => D(8)
    );
\result_J1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(36),
      O => \result_J1[8]_i_2_n_0\
    );
\result_J1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_J1[9]_i_2_n_0\,
      I2 => \result_J1_reg[0]\(3),
      I3 => \result_J1[10]_i_2_n_0\,
      I4 => \result_J1_reg[0]\(2),
      I5 => \result_J1[11]_i_2_n_0\,
      O => D(9)
    );
\result_J1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_J1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_J1_reg[0]\(0),
      I5 => Q(32),
      O => \result_J1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_A1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge is
  signal \result_DDR_A1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_A1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_A1[0]_i_2_n_0\,
      I2 => \result_DDR_A1_reg[0]\(3),
      I3 => \result_DDR_A1[1]_i_2_n_0\,
      I4 => \result_DDR_A1_reg[0]\(2),
      I5 => \result_DDR_A1[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_A1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_A1_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_DDR_A1_reg[0]\(0),
      I5 => Q(68),
      O => \result_DDR_A1[0]_i_2_n_0\
    );
\result_DDR_A1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_A1[10]_i_2_n_0\,
      I2 => \result_DDR_A1_reg[0]\(3),
      I3 => \result_DDR_A1[11]_i_2_n_0\,
      I4 => \result_DDR_A1_reg[0]\(2),
      I5 => \result_DDR_A1[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_A1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_A1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_DDR_A1_reg[0]\(0),
      I5 => Q(28),
      O => \result_DDR_A1[10]_i_2_n_0\
    );
\result_DDR_A1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_A1[11]_i_2_n_0\,
      I2 => \result_DDR_A1_reg[0]\(3),
      I3 => \result_DDR_A1[12]_i_2_n_0\,
      I4 => \result_DDR_A1_reg[0]\(2),
      I5 => \result_DDR_A1[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_A1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_A1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_DDR_A1_reg[0]\(0),
      I5 => Q(24),
      O => \result_DDR_A1[11]_i_2_n_0\
    );
\result_DDR_A1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_A1[12]_i_2_n_0\,
      I2 => \result_DDR_A1_reg[0]\(3),
      I3 => \result_DDR_A1[13]_i_2_n_0\,
      I4 => \result_DDR_A1_reg[0]\(2),
      I5 => \result_DDR_A1[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_A1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_A1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_DDR_A1_reg[0]\(0),
      I5 => Q(20),
      O => \result_DDR_A1[12]_i_2_n_0\
    );
\result_DDR_A1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_A1[13]_i_2_n_0\,
      I2 => \result_DDR_A1_reg[0]\(3),
      I3 => \result_DDR_A1[14]_i_2_n_0\,
      I4 => \result_DDR_A1_reg[0]\(2),
      I5 => \result_DDR_A1[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_A1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_A1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_DDR_A1_reg[0]\(0),
      I5 => Q(16),
      O => \result_DDR_A1[13]_i_2_n_0\
    );
\result_DDR_A1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_A1[14]_i_2_n_0\,
      I2 => \result_DDR_A1_reg[0]\(3),
      I3 => \result_DDR_A1[15]_i_2_n_0\,
      I4 => \result_DDR_A1_reg[0]\(2),
      I5 => \result_DDR_A1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_A1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_A1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_DDR_A1_reg[0]\(0),
      I5 => Q(12),
      O => \result_DDR_A1[14]_i_2_n_0\
    );
\result_DDR_A1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_A1[15]_i_2_n_0\,
      I2 => \result_DDR_A1_reg[0]\(3),
      I3 => \result_DDR_A1[15]_i_3_n_0\,
      I4 => \result_DDR_A1_reg[0]\(2),
      I5 => \result_DDR_A1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_A1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_A1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_DDR_A1_reg[0]\(0),
      I5 => Q(8),
      O => \result_DDR_A1[15]_i_2_n_0\
    );
\result_DDR_A1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_A1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_DDR_A1_reg[0]\(0),
      I5 => Q(4),
      O => \result_DDR_A1[15]_i_3_n_0\
    );
\result_DDR_A1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_A1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_DDR_A1_reg[0]\(0),
      I5 => Q(0),
      O => \result_DDR_A1[15]_i_4_n_0\
    );
\result_DDR_A1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_A1[1]_i_2_n_0\,
      I2 => \result_DDR_A1_reg[0]\(3),
      I3 => \result_DDR_A1[2]_i_2_n_0\,
      I4 => \result_DDR_A1_reg[0]\(2),
      I5 => \result_DDR_A1[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_A1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_A1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_DDR_A1_reg[0]\(0),
      I5 => Q(64),
      O => \result_DDR_A1[1]_i_2_n_0\
    );
\result_DDR_A1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_A1[2]_i_2_n_0\,
      I2 => \result_DDR_A1_reg[0]\(3),
      I3 => \result_DDR_A1[3]_i_2_n_0\,
      I4 => \result_DDR_A1_reg[0]\(2),
      I5 => \result_DDR_A1[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_A1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_A1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_DDR_A1_reg[0]\(0),
      I5 => Q(60),
      O => \result_DDR_A1[2]_i_2_n_0\
    );
\result_DDR_A1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_A1[3]_i_2_n_0\,
      I2 => \result_DDR_A1_reg[0]\(3),
      I3 => \result_DDR_A1[4]_i_2_n_0\,
      I4 => \result_DDR_A1_reg[0]\(2),
      I5 => \result_DDR_A1[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_A1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_A1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_DDR_A1_reg[0]\(0),
      I5 => Q(56),
      O => \result_DDR_A1[3]_i_2_n_0\
    );
\result_DDR_A1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_A1[4]_i_2_n_0\,
      I2 => \result_DDR_A1_reg[0]\(3),
      I3 => \result_DDR_A1[5]_i_2_n_0\,
      I4 => \result_DDR_A1_reg[0]\(2),
      I5 => \result_DDR_A1[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_A1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_A1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_DDR_A1_reg[0]\(0),
      I5 => Q(52),
      O => \result_DDR_A1[4]_i_2_n_0\
    );
\result_DDR_A1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_A1[5]_i_2_n_0\,
      I2 => \result_DDR_A1_reg[0]\(3),
      I3 => \result_DDR_A1[6]_i_2_n_0\,
      I4 => \result_DDR_A1_reg[0]\(2),
      I5 => \result_DDR_A1[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_A1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_A1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_DDR_A1_reg[0]\(0),
      I5 => Q(48),
      O => \result_DDR_A1[5]_i_2_n_0\
    );
\result_DDR_A1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_A1[6]_i_2_n_0\,
      I2 => \result_DDR_A1_reg[0]\(3),
      I3 => \result_DDR_A1[7]_i_2_n_0\,
      I4 => \result_DDR_A1_reg[0]\(2),
      I5 => \result_DDR_A1[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_A1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_A1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_DDR_A1_reg[0]\(0),
      I5 => Q(44),
      O => \result_DDR_A1[6]_i_2_n_0\
    );
\result_DDR_A1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_A1[7]_i_2_n_0\,
      I2 => \result_DDR_A1_reg[0]\(3),
      I3 => \result_DDR_A1[8]_i_2_n_0\,
      I4 => \result_DDR_A1_reg[0]\(2),
      I5 => \result_DDR_A1[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_A1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_A1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_DDR_A1_reg[0]\(0),
      I5 => Q(40),
      O => \result_DDR_A1[7]_i_2_n_0\
    );
\result_DDR_A1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_A1[8]_i_2_n_0\,
      I2 => \result_DDR_A1_reg[0]\(3),
      I3 => \result_DDR_A1[9]_i_2_n_0\,
      I4 => \result_DDR_A1_reg[0]\(2),
      I5 => \result_DDR_A1[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_A1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_A1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_DDR_A1_reg[0]\(0),
      I5 => Q(36),
      O => \result_DDR_A1[8]_i_2_n_0\
    );
\result_DDR_A1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_A1[9]_i_2_n_0\,
      I2 => \result_DDR_A1_reg[0]\(3),
      I3 => \result_DDR_A1[10]_i_2_n_0\,
      I4 => \result_DDR_A1_reg[0]\(2),
      I5 => \result_DDR_A1[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_A1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_A1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_DDR_A1_reg[0]\(0),
      I5 => Q(32),
      O => \result_DDR_A1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_31 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_E2_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_31 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_31;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_31 is
  signal \result_DDR_E2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_E2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_E2[0]_i_2_n_0\,
      I2 => \result_DDR_E2_reg[0]\(3),
      I3 => \result_DDR_E2[1]_i_2_n_0\,
      I4 => \result_DDR_E2_reg[0]\(2),
      I5 => \result_DDR_E2[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_E2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_E2_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_DDR_E2_reg[0]\(0),
      I5 => Q(68),
      O => \result_DDR_E2[0]_i_2_n_0\
    );
\result_DDR_E2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_E2[10]_i_2_n_0\,
      I2 => \result_DDR_E2_reg[0]\(3),
      I3 => \result_DDR_E2[11]_i_2_n_0\,
      I4 => \result_DDR_E2_reg[0]\(2),
      I5 => \result_DDR_E2[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_E2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_E2_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_DDR_E2_reg[0]\(0),
      I5 => Q(28),
      O => \result_DDR_E2[10]_i_2_n_0\
    );
\result_DDR_E2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_E2[11]_i_2_n_0\,
      I2 => \result_DDR_E2_reg[0]\(3),
      I3 => \result_DDR_E2[12]_i_2_n_0\,
      I4 => \result_DDR_E2_reg[0]\(2),
      I5 => \result_DDR_E2[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_E2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_E2_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_DDR_E2_reg[0]\(0),
      I5 => Q(24),
      O => \result_DDR_E2[11]_i_2_n_0\
    );
\result_DDR_E2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_E2[12]_i_2_n_0\,
      I2 => \result_DDR_E2_reg[0]\(3),
      I3 => \result_DDR_E2[13]_i_2_n_0\,
      I4 => \result_DDR_E2_reg[0]\(2),
      I5 => \result_DDR_E2[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_E2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_E2_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_DDR_E2_reg[0]\(0),
      I5 => Q(20),
      O => \result_DDR_E2[12]_i_2_n_0\
    );
\result_DDR_E2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_E2[13]_i_2_n_0\,
      I2 => \result_DDR_E2_reg[0]\(3),
      I3 => \result_DDR_E2[14]_i_2_n_0\,
      I4 => \result_DDR_E2_reg[0]\(2),
      I5 => \result_DDR_E2[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_E2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_E2_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_DDR_E2_reg[0]\(0),
      I5 => Q(16),
      O => \result_DDR_E2[13]_i_2_n_0\
    );
\result_DDR_E2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_E2[14]_i_2_n_0\,
      I2 => \result_DDR_E2_reg[0]\(3),
      I3 => \result_DDR_E2[15]_i_2_n_0\,
      I4 => \result_DDR_E2_reg[0]\(2),
      I5 => \result_DDR_E2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_E2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_E2_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_DDR_E2_reg[0]\(0),
      I5 => Q(12),
      O => \result_DDR_E2[14]_i_2_n_0\
    );
\result_DDR_E2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_E2[15]_i_2_n_0\,
      I2 => \result_DDR_E2_reg[0]\(3),
      I3 => \result_DDR_E2[15]_i_3_n_0\,
      I4 => \result_DDR_E2_reg[0]\(2),
      I5 => \result_DDR_E2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_E2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_E2_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_DDR_E2_reg[0]\(0),
      I5 => Q(8),
      O => \result_DDR_E2[15]_i_2_n_0\
    );
\result_DDR_E2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_E2_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_DDR_E2_reg[0]\(0),
      I5 => Q(4),
      O => \result_DDR_E2[15]_i_3_n_0\
    );
\result_DDR_E2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_E2_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_DDR_E2_reg[0]\(0),
      I5 => Q(0),
      O => \result_DDR_E2[15]_i_4_n_0\
    );
\result_DDR_E2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_E2[1]_i_2_n_0\,
      I2 => \result_DDR_E2_reg[0]\(3),
      I3 => \result_DDR_E2[2]_i_2_n_0\,
      I4 => \result_DDR_E2_reg[0]\(2),
      I5 => \result_DDR_E2[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_E2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_E2_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_DDR_E2_reg[0]\(0),
      I5 => Q(64),
      O => \result_DDR_E2[1]_i_2_n_0\
    );
\result_DDR_E2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_E2[2]_i_2_n_0\,
      I2 => \result_DDR_E2_reg[0]\(3),
      I3 => \result_DDR_E2[3]_i_2_n_0\,
      I4 => \result_DDR_E2_reg[0]\(2),
      I5 => \result_DDR_E2[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_E2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_E2_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_DDR_E2_reg[0]\(0),
      I5 => Q(60),
      O => \result_DDR_E2[2]_i_2_n_0\
    );
\result_DDR_E2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_E2[3]_i_2_n_0\,
      I2 => \result_DDR_E2_reg[0]\(3),
      I3 => \result_DDR_E2[4]_i_2_n_0\,
      I4 => \result_DDR_E2_reg[0]\(2),
      I5 => \result_DDR_E2[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_E2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_E2_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_DDR_E2_reg[0]\(0),
      I5 => Q(56),
      O => \result_DDR_E2[3]_i_2_n_0\
    );
\result_DDR_E2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_E2[4]_i_2_n_0\,
      I2 => \result_DDR_E2_reg[0]\(3),
      I3 => \result_DDR_E2[5]_i_2_n_0\,
      I4 => \result_DDR_E2_reg[0]\(2),
      I5 => \result_DDR_E2[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_E2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_E2_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_DDR_E2_reg[0]\(0),
      I5 => Q(52),
      O => \result_DDR_E2[4]_i_2_n_0\
    );
\result_DDR_E2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_E2[5]_i_2_n_0\,
      I2 => \result_DDR_E2_reg[0]\(3),
      I3 => \result_DDR_E2[6]_i_2_n_0\,
      I4 => \result_DDR_E2_reg[0]\(2),
      I5 => \result_DDR_E2[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_E2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_E2_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_DDR_E2_reg[0]\(0),
      I5 => Q(48),
      O => \result_DDR_E2[5]_i_2_n_0\
    );
\result_DDR_E2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_E2[6]_i_2_n_0\,
      I2 => \result_DDR_E2_reg[0]\(3),
      I3 => \result_DDR_E2[7]_i_2_n_0\,
      I4 => \result_DDR_E2_reg[0]\(2),
      I5 => \result_DDR_E2[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_E2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_E2_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_DDR_E2_reg[0]\(0),
      I5 => Q(44),
      O => \result_DDR_E2[6]_i_2_n_0\
    );
\result_DDR_E2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_E2[7]_i_2_n_0\,
      I2 => \result_DDR_E2_reg[0]\(3),
      I3 => \result_DDR_E2[8]_i_2_n_0\,
      I4 => \result_DDR_E2_reg[0]\(2),
      I5 => \result_DDR_E2[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_E2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_E2_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_DDR_E2_reg[0]\(0),
      I5 => Q(40),
      O => \result_DDR_E2[7]_i_2_n_0\
    );
\result_DDR_E2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_E2[8]_i_2_n_0\,
      I2 => \result_DDR_E2_reg[0]\(3),
      I3 => \result_DDR_E2[9]_i_2_n_0\,
      I4 => \result_DDR_E2_reg[0]\(2),
      I5 => \result_DDR_E2[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_E2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_E2_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_DDR_E2_reg[0]\(0),
      I5 => Q(36),
      O => \result_DDR_E2[8]_i_2_n_0\
    );
\result_DDR_E2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_E2[9]_i_2_n_0\,
      I2 => \result_DDR_E2_reg[0]\(3),
      I3 => \result_DDR_E2[10]_i_2_n_0\,
      I4 => \result_DDR_E2_reg[0]\(2),
      I5 => \result_DDR_E2[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_E2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_E2_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_DDR_E2_reg[0]\(0),
      I5 => Q(32),
      O => \result_DDR_E2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_32 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_F1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_32 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_32;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_32 is
  signal \result_DDR_F1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_F1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_F1[0]_i_2_n_0\,
      I2 => \result_DDR_F1_reg[0]\(3),
      I3 => \result_DDR_F1[1]_i_2_n_0\,
      I4 => \result_DDR_F1_reg[0]\(2),
      I5 => \result_DDR_F1[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_F1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_F1_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_DDR_F1_reg[0]\(0),
      I5 => Q(68),
      O => \result_DDR_F1[0]_i_2_n_0\
    );
\result_DDR_F1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_F1[10]_i_2_n_0\,
      I2 => \result_DDR_F1_reg[0]\(3),
      I3 => \result_DDR_F1[11]_i_2_n_0\,
      I4 => \result_DDR_F1_reg[0]\(2),
      I5 => \result_DDR_F1[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_F1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_F1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_DDR_F1_reg[0]\(0),
      I5 => Q(28),
      O => \result_DDR_F1[10]_i_2_n_0\
    );
\result_DDR_F1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_F1[11]_i_2_n_0\,
      I2 => \result_DDR_F1_reg[0]\(3),
      I3 => \result_DDR_F1[12]_i_2_n_0\,
      I4 => \result_DDR_F1_reg[0]\(2),
      I5 => \result_DDR_F1[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_F1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_F1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_DDR_F1_reg[0]\(0),
      I5 => Q(24),
      O => \result_DDR_F1[11]_i_2_n_0\
    );
\result_DDR_F1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_F1[12]_i_2_n_0\,
      I2 => \result_DDR_F1_reg[0]\(3),
      I3 => \result_DDR_F1[13]_i_2_n_0\,
      I4 => \result_DDR_F1_reg[0]\(2),
      I5 => \result_DDR_F1[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_F1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_F1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_DDR_F1_reg[0]\(0),
      I5 => Q(20),
      O => \result_DDR_F1[12]_i_2_n_0\
    );
\result_DDR_F1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_F1[13]_i_2_n_0\,
      I2 => \result_DDR_F1_reg[0]\(3),
      I3 => \result_DDR_F1[14]_i_2_n_0\,
      I4 => \result_DDR_F1_reg[0]\(2),
      I5 => \result_DDR_F1[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_F1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_F1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_DDR_F1_reg[0]\(0),
      I5 => Q(16),
      O => \result_DDR_F1[13]_i_2_n_0\
    );
\result_DDR_F1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_F1[14]_i_2_n_0\,
      I2 => \result_DDR_F1_reg[0]\(3),
      I3 => \result_DDR_F1[15]_i_2_n_0\,
      I4 => \result_DDR_F1_reg[0]\(2),
      I5 => \result_DDR_F1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_F1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_F1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_DDR_F1_reg[0]\(0),
      I5 => Q(12),
      O => \result_DDR_F1[14]_i_2_n_0\
    );
\result_DDR_F1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_F1[15]_i_2_n_0\,
      I2 => \result_DDR_F1_reg[0]\(3),
      I3 => \result_DDR_F1[15]_i_3_n_0\,
      I4 => \result_DDR_F1_reg[0]\(2),
      I5 => \result_DDR_F1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_F1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_F1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_DDR_F1_reg[0]\(0),
      I5 => Q(8),
      O => \result_DDR_F1[15]_i_2_n_0\
    );
\result_DDR_F1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_F1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_DDR_F1_reg[0]\(0),
      I5 => Q(4),
      O => \result_DDR_F1[15]_i_3_n_0\
    );
\result_DDR_F1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_F1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_DDR_F1_reg[0]\(0),
      I5 => Q(0),
      O => \result_DDR_F1[15]_i_4_n_0\
    );
\result_DDR_F1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_F1[1]_i_2_n_0\,
      I2 => \result_DDR_F1_reg[0]\(3),
      I3 => \result_DDR_F1[2]_i_2_n_0\,
      I4 => \result_DDR_F1_reg[0]\(2),
      I5 => \result_DDR_F1[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_F1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_F1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_DDR_F1_reg[0]\(0),
      I5 => Q(64),
      O => \result_DDR_F1[1]_i_2_n_0\
    );
\result_DDR_F1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_F1[2]_i_2_n_0\,
      I2 => \result_DDR_F1_reg[0]\(3),
      I3 => \result_DDR_F1[3]_i_2_n_0\,
      I4 => \result_DDR_F1_reg[0]\(2),
      I5 => \result_DDR_F1[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_F1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_F1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_DDR_F1_reg[0]\(0),
      I5 => Q(60),
      O => \result_DDR_F1[2]_i_2_n_0\
    );
\result_DDR_F1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_F1[3]_i_2_n_0\,
      I2 => \result_DDR_F1_reg[0]\(3),
      I3 => \result_DDR_F1[4]_i_2_n_0\,
      I4 => \result_DDR_F1_reg[0]\(2),
      I5 => \result_DDR_F1[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_F1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_F1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_DDR_F1_reg[0]\(0),
      I5 => Q(56),
      O => \result_DDR_F1[3]_i_2_n_0\
    );
\result_DDR_F1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_F1[4]_i_2_n_0\,
      I2 => \result_DDR_F1_reg[0]\(3),
      I3 => \result_DDR_F1[5]_i_2_n_0\,
      I4 => \result_DDR_F1_reg[0]\(2),
      I5 => \result_DDR_F1[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_F1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_F1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_DDR_F1_reg[0]\(0),
      I5 => Q(52),
      O => \result_DDR_F1[4]_i_2_n_0\
    );
\result_DDR_F1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_F1[5]_i_2_n_0\,
      I2 => \result_DDR_F1_reg[0]\(3),
      I3 => \result_DDR_F1[6]_i_2_n_0\,
      I4 => \result_DDR_F1_reg[0]\(2),
      I5 => \result_DDR_F1[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_F1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_F1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_DDR_F1_reg[0]\(0),
      I5 => Q(48),
      O => \result_DDR_F1[5]_i_2_n_0\
    );
\result_DDR_F1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_F1[6]_i_2_n_0\,
      I2 => \result_DDR_F1_reg[0]\(3),
      I3 => \result_DDR_F1[7]_i_2_n_0\,
      I4 => \result_DDR_F1_reg[0]\(2),
      I5 => \result_DDR_F1[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_F1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_F1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_DDR_F1_reg[0]\(0),
      I5 => Q(44),
      O => \result_DDR_F1[6]_i_2_n_0\
    );
\result_DDR_F1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_F1[7]_i_2_n_0\,
      I2 => \result_DDR_F1_reg[0]\(3),
      I3 => \result_DDR_F1[8]_i_2_n_0\,
      I4 => \result_DDR_F1_reg[0]\(2),
      I5 => \result_DDR_F1[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_F1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_F1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_DDR_F1_reg[0]\(0),
      I5 => Q(40),
      O => \result_DDR_F1[7]_i_2_n_0\
    );
\result_DDR_F1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_F1[8]_i_2_n_0\,
      I2 => \result_DDR_F1_reg[0]\(3),
      I3 => \result_DDR_F1[9]_i_2_n_0\,
      I4 => \result_DDR_F1_reg[0]\(2),
      I5 => \result_DDR_F1[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_F1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_F1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_DDR_F1_reg[0]\(0),
      I5 => Q(36),
      O => \result_DDR_F1[8]_i_2_n_0\
    );
\result_DDR_F1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_F1[9]_i_2_n_0\,
      I2 => \result_DDR_F1_reg[0]\(3),
      I3 => \result_DDR_F1[10]_i_2_n_0\,
      I4 => \result_DDR_F1_reg[0]\(2),
      I5 => \result_DDR_F1[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_F1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_F1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_DDR_F1_reg[0]\(0),
      I5 => Q(32),
      O => \result_DDR_F1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_33 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_F2_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_33 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_33;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_33 is
  signal \result_DDR_F2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_F2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_F2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_F2[0]_i_2_n_0\,
      I2 => \result_DDR_F2_reg[0]\(3),
      I3 => \result_DDR_F2[1]_i_2_n_0\,
      I4 => \result_DDR_F2_reg[0]\(2),
      I5 => \result_DDR_F2[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_F2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_F2_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_DDR_F2_reg[0]\(0),
      I5 => Q(68),
      O => \result_DDR_F2[0]_i_2_n_0\
    );
\result_DDR_F2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_F2[10]_i_2_n_0\,
      I2 => \result_DDR_F2_reg[0]\(3),
      I3 => \result_DDR_F2[11]_i_2_n_0\,
      I4 => \result_DDR_F2_reg[0]\(2),
      I5 => \result_DDR_F2[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_F2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_F2_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_DDR_F2_reg[0]\(0),
      I5 => Q(28),
      O => \result_DDR_F2[10]_i_2_n_0\
    );
\result_DDR_F2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_F2[11]_i_2_n_0\,
      I2 => \result_DDR_F2_reg[0]\(3),
      I3 => \result_DDR_F2[12]_i_2_n_0\,
      I4 => \result_DDR_F2_reg[0]\(2),
      I5 => \result_DDR_F2[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_F2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_F2_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_DDR_F2_reg[0]\(0),
      I5 => Q(24),
      O => \result_DDR_F2[11]_i_2_n_0\
    );
\result_DDR_F2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_F2[12]_i_2_n_0\,
      I2 => \result_DDR_F2_reg[0]\(3),
      I3 => \result_DDR_F2[13]_i_2_n_0\,
      I4 => \result_DDR_F2_reg[0]\(2),
      I5 => \result_DDR_F2[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_F2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_F2_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_DDR_F2_reg[0]\(0),
      I5 => Q(20),
      O => \result_DDR_F2[12]_i_2_n_0\
    );
\result_DDR_F2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_F2[13]_i_2_n_0\,
      I2 => \result_DDR_F2_reg[0]\(3),
      I3 => \result_DDR_F2[14]_i_2_n_0\,
      I4 => \result_DDR_F2_reg[0]\(2),
      I5 => \result_DDR_F2[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_F2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_F2_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_DDR_F2_reg[0]\(0),
      I5 => Q(16),
      O => \result_DDR_F2[13]_i_2_n_0\
    );
\result_DDR_F2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_F2[14]_i_2_n_0\,
      I2 => \result_DDR_F2_reg[0]\(3),
      I3 => \result_DDR_F2[15]_i_2_n_0\,
      I4 => \result_DDR_F2_reg[0]\(2),
      I5 => \result_DDR_F2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_F2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_F2_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_DDR_F2_reg[0]\(0),
      I5 => Q(12),
      O => \result_DDR_F2[14]_i_2_n_0\
    );
\result_DDR_F2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_F2[15]_i_2_n_0\,
      I2 => \result_DDR_F2_reg[0]\(3),
      I3 => \result_DDR_F2[15]_i_3_n_0\,
      I4 => \result_DDR_F2_reg[0]\(2),
      I5 => \result_DDR_F2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_F2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_F2_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_DDR_F2_reg[0]\(0),
      I5 => Q(8),
      O => \result_DDR_F2[15]_i_2_n_0\
    );
\result_DDR_F2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_F2_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_DDR_F2_reg[0]\(0),
      I5 => Q(4),
      O => \result_DDR_F2[15]_i_3_n_0\
    );
\result_DDR_F2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_F2_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_DDR_F2_reg[0]\(0),
      I5 => Q(0),
      O => \result_DDR_F2[15]_i_4_n_0\
    );
\result_DDR_F2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_F2[1]_i_2_n_0\,
      I2 => \result_DDR_F2_reg[0]\(3),
      I3 => \result_DDR_F2[2]_i_2_n_0\,
      I4 => \result_DDR_F2_reg[0]\(2),
      I5 => \result_DDR_F2[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_F2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_F2_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_DDR_F2_reg[0]\(0),
      I5 => Q(64),
      O => \result_DDR_F2[1]_i_2_n_0\
    );
\result_DDR_F2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_F2[2]_i_2_n_0\,
      I2 => \result_DDR_F2_reg[0]\(3),
      I3 => \result_DDR_F2[3]_i_2_n_0\,
      I4 => \result_DDR_F2_reg[0]\(2),
      I5 => \result_DDR_F2[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_F2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_F2_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_DDR_F2_reg[0]\(0),
      I5 => Q(60),
      O => \result_DDR_F2[2]_i_2_n_0\
    );
\result_DDR_F2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_F2[3]_i_2_n_0\,
      I2 => \result_DDR_F2_reg[0]\(3),
      I3 => \result_DDR_F2[4]_i_2_n_0\,
      I4 => \result_DDR_F2_reg[0]\(2),
      I5 => \result_DDR_F2[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_F2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_F2_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_DDR_F2_reg[0]\(0),
      I5 => Q(56),
      O => \result_DDR_F2[3]_i_2_n_0\
    );
\result_DDR_F2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_F2[4]_i_2_n_0\,
      I2 => \result_DDR_F2_reg[0]\(3),
      I3 => \result_DDR_F2[5]_i_2_n_0\,
      I4 => \result_DDR_F2_reg[0]\(2),
      I5 => \result_DDR_F2[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_F2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_F2_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_DDR_F2_reg[0]\(0),
      I5 => Q(52),
      O => \result_DDR_F2[4]_i_2_n_0\
    );
\result_DDR_F2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_F2[5]_i_2_n_0\,
      I2 => \result_DDR_F2_reg[0]\(3),
      I3 => \result_DDR_F2[6]_i_2_n_0\,
      I4 => \result_DDR_F2_reg[0]\(2),
      I5 => \result_DDR_F2[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_F2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_F2_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_DDR_F2_reg[0]\(0),
      I5 => Q(48),
      O => \result_DDR_F2[5]_i_2_n_0\
    );
\result_DDR_F2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_F2[6]_i_2_n_0\,
      I2 => \result_DDR_F2_reg[0]\(3),
      I3 => \result_DDR_F2[7]_i_2_n_0\,
      I4 => \result_DDR_F2_reg[0]\(2),
      I5 => \result_DDR_F2[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_F2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_F2_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_DDR_F2_reg[0]\(0),
      I5 => Q(44),
      O => \result_DDR_F2[6]_i_2_n_0\
    );
\result_DDR_F2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_F2[7]_i_2_n_0\,
      I2 => \result_DDR_F2_reg[0]\(3),
      I3 => \result_DDR_F2[8]_i_2_n_0\,
      I4 => \result_DDR_F2_reg[0]\(2),
      I5 => \result_DDR_F2[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_F2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_F2_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_DDR_F2_reg[0]\(0),
      I5 => Q(40),
      O => \result_DDR_F2[7]_i_2_n_0\
    );
\result_DDR_F2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_F2[8]_i_2_n_0\,
      I2 => \result_DDR_F2_reg[0]\(3),
      I3 => \result_DDR_F2[9]_i_2_n_0\,
      I4 => \result_DDR_F2_reg[0]\(2),
      I5 => \result_DDR_F2[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_F2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_F2_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_DDR_F2_reg[0]\(0),
      I5 => Q(36),
      O => \result_DDR_F2[8]_i_2_n_0\
    );
\result_DDR_F2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_F2[9]_i_2_n_0\,
      I2 => \result_DDR_F2_reg[0]\(3),
      I3 => \result_DDR_F2[10]_i_2_n_0\,
      I4 => \result_DDR_F2_reg[0]\(2),
      I5 => \result_DDR_F2[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_F2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_F2_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_DDR_F2_reg[0]\(0),
      I5 => Q(32),
      O => \result_DDR_F2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_34 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_G1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_34 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_34;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_34 is
  signal \result_DDR_G1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_G1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_G1[0]_i_2_n_0\,
      I2 => \result_DDR_G1_reg[0]\(3),
      I3 => \result_DDR_G1[1]_i_2_n_0\,
      I4 => \result_DDR_G1_reg[0]\(2),
      I5 => \result_DDR_G1[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_G1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_G1_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_DDR_G1_reg[0]\(0),
      I5 => Q(68),
      O => \result_DDR_G1[0]_i_2_n_0\
    );
\result_DDR_G1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_G1[10]_i_2_n_0\,
      I2 => \result_DDR_G1_reg[0]\(3),
      I3 => \result_DDR_G1[11]_i_2_n_0\,
      I4 => \result_DDR_G1_reg[0]\(2),
      I5 => \result_DDR_G1[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_G1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_G1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_DDR_G1_reg[0]\(0),
      I5 => Q(28),
      O => \result_DDR_G1[10]_i_2_n_0\
    );
\result_DDR_G1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_G1[11]_i_2_n_0\,
      I2 => \result_DDR_G1_reg[0]\(3),
      I3 => \result_DDR_G1[12]_i_2_n_0\,
      I4 => \result_DDR_G1_reg[0]\(2),
      I5 => \result_DDR_G1[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_G1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_G1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_DDR_G1_reg[0]\(0),
      I5 => Q(24),
      O => \result_DDR_G1[11]_i_2_n_0\
    );
\result_DDR_G1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_G1[12]_i_2_n_0\,
      I2 => \result_DDR_G1_reg[0]\(3),
      I3 => \result_DDR_G1[13]_i_2_n_0\,
      I4 => \result_DDR_G1_reg[0]\(2),
      I5 => \result_DDR_G1[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_G1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_G1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_DDR_G1_reg[0]\(0),
      I5 => Q(20),
      O => \result_DDR_G1[12]_i_2_n_0\
    );
\result_DDR_G1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_G1[13]_i_2_n_0\,
      I2 => \result_DDR_G1_reg[0]\(3),
      I3 => \result_DDR_G1[14]_i_2_n_0\,
      I4 => \result_DDR_G1_reg[0]\(2),
      I5 => \result_DDR_G1[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_G1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_G1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_DDR_G1_reg[0]\(0),
      I5 => Q(16),
      O => \result_DDR_G1[13]_i_2_n_0\
    );
\result_DDR_G1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_G1[14]_i_2_n_0\,
      I2 => \result_DDR_G1_reg[0]\(3),
      I3 => \result_DDR_G1[15]_i_2_n_0\,
      I4 => \result_DDR_G1_reg[0]\(2),
      I5 => \result_DDR_G1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_G1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_G1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_DDR_G1_reg[0]\(0),
      I5 => Q(12),
      O => \result_DDR_G1[14]_i_2_n_0\
    );
\result_DDR_G1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_G1[15]_i_2_n_0\,
      I2 => \result_DDR_G1_reg[0]\(3),
      I3 => \result_DDR_G1[15]_i_3_n_0\,
      I4 => \result_DDR_G1_reg[0]\(2),
      I5 => \result_DDR_G1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_G1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_G1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_DDR_G1_reg[0]\(0),
      I5 => Q(8),
      O => \result_DDR_G1[15]_i_2_n_0\
    );
\result_DDR_G1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_G1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_DDR_G1_reg[0]\(0),
      I5 => Q(4),
      O => \result_DDR_G1[15]_i_3_n_0\
    );
\result_DDR_G1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_G1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_DDR_G1_reg[0]\(0),
      I5 => Q(0),
      O => \result_DDR_G1[15]_i_4_n_0\
    );
\result_DDR_G1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_G1[1]_i_2_n_0\,
      I2 => \result_DDR_G1_reg[0]\(3),
      I3 => \result_DDR_G1[2]_i_2_n_0\,
      I4 => \result_DDR_G1_reg[0]\(2),
      I5 => \result_DDR_G1[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_G1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_G1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_DDR_G1_reg[0]\(0),
      I5 => Q(64),
      O => \result_DDR_G1[1]_i_2_n_0\
    );
\result_DDR_G1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_G1[2]_i_2_n_0\,
      I2 => \result_DDR_G1_reg[0]\(3),
      I3 => \result_DDR_G1[3]_i_2_n_0\,
      I4 => \result_DDR_G1_reg[0]\(2),
      I5 => \result_DDR_G1[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_G1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_G1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_DDR_G1_reg[0]\(0),
      I5 => Q(60),
      O => \result_DDR_G1[2]_i_2_n_0\
    );
\result_DDR_G1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_G1[3]_i_2_n_0\,
      I2 => \result_DDR_G1_reg[0]\(3),
      I3 => \result_DDR_G1[4]_i_2_n_0\,
      I4 => \result_DDR_G1_reg[0]\(2),
      I5 => \result_DDR_G1[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_G1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_G1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_DDR_G1_reg[0]\(0),
      I5 => Q(56),
      O => \result_DDR_G1[3]_i_2_n_0\
    );
\result_DDR_G1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_G1[4]_i_2_n_0\,
      I2 => \result_DDR_G1_reg[0]\(3),
      I3 => \result_DDR_G1[5]_i_2_n_0\,
      I4 => \result_DDR_G1_reg[0]\(2),
      I5 => \result_DDR_G1[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_G1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_G1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_DDR_G1_reg[0]\(0),
      I5 => Q(52),
      O => \result_DDR_G1[4]_i_2_n_0\
    );
\result_DDR_G1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_G1[5]_i_2_n_0\,
      I2 => \result_DDR_G1_reg[0]\(3),
      I3 => \result_DDR_G1[6]_i_2_n_0\,
      I4 => \result_DDR_G1_reg[0]\(2),
      I5 => \result_DDR_G1[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_G1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_G1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_DDR_G1_reg[0]\(0),
      I5 => Q(48),
      O => \result_DDR_G1[5]_i_2_n_0\
    );
\result_DDR_G1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_G1[6]_i_2_n_0\,
      I2 => \result_DDR_G1_reg[0]\(3),
      I3 => \result_DDR_G1[7]_i_2_n_0\,
      I4 => \result_DDR_G1_reg[0]\(2),
      I5 => \result_DDR_G1[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_G1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_G1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_DDR_G1_reg[0]\(0),
      I5 => Q(44),
      O => \result_DDR_G1[6]_i_2_n_0\
    );
\result_DDR_G1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_G1[7]_i_2_n_0\,
      I2 => \result_DDR_G1_reg[0]\(3),
      I3 => \result_DDR_G1[8]_i_2_n_0\,
      I4 => \result_DDR_G1_reg[0]\(2),
      I5 => \result_DDR_G1[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_G1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_G1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_DDR_G1_reg[0]\(0),
      I5 => Q(40),
      O => \result_DDR_G1[7]_i_2_n_0\
    );
\result_DDR_G1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_G1[8]_i_2_n_0\,
      I2 => \result_DDR_G1_reg[0]\(3),
      I3 => \result_DDR_G1[9]_i_2_n_0\,
      I4 => \result_DDR_G1_reg[0]\(2),
      I5 => \result_DDR_G1[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_G1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_G1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_DDR_G1_reg[0]\(0),
      I5 => Q(36),
      O => \result_DDR_G1[8]_i_2_n_0\
    );
\result_DDR_G1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_G1[9]_i_2_n_0\,
      I2 => \result_DDR_G1_reg[0]\(3),
      I3 => \result_DDR_G1[10]_i_2_n_0\,
      I4 => \result_DDR_G1_reg[0]\(2),
      I5 => \result_DDR_G1[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_G1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_G1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_DDR_G1_reg[0]\(0),
      I5 => Q(32),
      O => \result_DDR_G1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_35 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_G2_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_35 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_35;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_35 is
  signal \result_DDR_G2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_G2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_G2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_G2[0]_i_2_n_0\,
      I2 => \result_DDR_G2_reg[0]\(3),
      I3 => \result_DDR_G2[1]_i_2_n_0\,
      I4 => \result_DDR_G2_reg[0]\(2),
      I5 => \result_DDR_G2[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_G2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_G2_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_DDR_G2_reg[0]\(0),
      I5 => Q(68),
      O => \result_DDR_G2[0]_i_2_n_0\
    );
\result_DDR_G2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_G2[10]_i_2_n_0\,
      I2 => \result_DDR_G2_reg[0]\(3),
      I3 => \result_DDR_G2[11]_i_2_n_0\,
      I4 => \result_DDR_G2_reg[0]\(2),
      I5 => \result_DDR_G2[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_G2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_G2_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_DDR_G2_reg[0]\(0),
      I5 => Q(28),
      O => \result_DDR_G2[10]_i_2_n_0\
    );
\result_DDR_G2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_G2[11]_i_2_n_0\,
      I2 => \result_DDR_G2_reg[0]\(3),
      I3 => \result_DDR_G2[12]_i_2_n_0\,
      I4 => \result_DDR_G2_reg[0]\(2),
      I5 => \result_DDR_G2[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_G2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_G2_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_DDR_G2_reg[0]\(0),
      I5 => Q(24),
      O => \result_DDR_G2[11]_i_2_n_0\
    );
\result_DDR_G2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_G2[12]_i_2_n_0\,
      I2 => \result_DDR_G2_reg[0]\(3),
      I3 => \result_DDR_G2[13]_i_2_n_0\,
      I4 => \result_DDR_G2_reg[0]\(2),
      I5 => \result_DDR_G2[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_G2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_G2_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_DDR_G2_reg[0]\(0),
      I5 => Q(20),
      O => \result_DDR_G2[12]_i_2_n_0\
    );
\result_DDR_G2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_G2[13]_i_2_n_0\,
      I2 => \result_DDR_G2_reg[0]\(3),
      I3 => \result_DDR_G2[14]_i_2_n_0\,
      I4 => \result_DDR_G2_reg[0]\(2),
      I5 => \result_DDR_G2[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_G2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_G2_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_DDR_G2_reg[0]\(0),
      I5 => Q(16),
      O => \result_DDR_G2[13]_i_2_n_0\
    );
\result_DDR_G2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_G2[14]_i_2_n_0\,
      I2 => \result_DDR_G2_reg[0]\(3),
      I3 => \result_DDR_G2[15]_i_2_n_0\,
      I4 => \result_DDR_G2_reg[0]\(2),
      I5 => \result_DDR_G2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_G2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_G2_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_DDR_G2_reg[0]\(0),
      I5 => Q(12),
      O => \result_DDR_G2[14]_i_2_n_0\
    );
\result_DDR_G2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_G2[15]_i_2_n_0\,
      I2 => \result_DDR_G2_reg[0]\(3),
      I3 => \result_DDR_G2[15]_i_3_n_0\,
      I4 => \result_DDR_G2_reg[0]\(2),
      I5 => \result_DDR_G2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_G2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_G2_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_DDR_G2_reg[0]\(0),
      I5 => Q(8),
      O => \result_DDR_G2[15]_i_2_n_0\
    );
\result_DDR_G2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_G2_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_DDR_G2_reg[0]\(0),
      I5 => Q(4),
      O => \result_DDR_G2[15]_i_3_n_0\
    );
\result_DDR_G2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_G2_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_DDR_G2_reg[0]\(0),
      I5 => Q(0),
      O => \result_DDR_G2[15]_i_4_n_0\
    );
\result_DDR_G2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_G2[1]_i_2_n_0\,
      I2 => \result_DDR_G2_reg[0]\(3),
      I3 => \result_DDR_G2[2]_i_2_n_0\,
      I4 => \result_DDR_G2_reg[0]\(2),
      I5 => \result_DDR_G2[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_G2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_G2_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_DDR_G2_reg[0]\(0),
      I5 => Q(64),
      O => \result_DDR_G2[1]_i_2_n_0\
    );
\result_DDR_G2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_G2[2]_i_2_n_0\,
      I2 => \result_DDR_G2_reg[0]\(3),
      I3 => \result_DDR_G2[3]_i_2_n_0\,
      I4 => \result_DDR_G2_reg[0]\(2),
      I5 => \result_DDR_G2[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_G2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_G2_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_DDR_G2_reg[0]\(0),
      I5 => Q(60),
      O => \result_DDR_G2[2]_i_2_n_0\
    );
\result_DDR_G2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_G2[3]_i_2_n_0\,
      I2 => \result_DDR_G2_reg[0]\(3),
      I3 => \result_DDR_G2[4]_i_2_n_0\,
      I4 => \result_DDR_G2_reg[0]\(2),
      I5 => \result_DDR_G2[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_G2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_G2_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_DDR_G2_reg[0]\(0),
      I5 => Q(56),
      O => \result_DDR_G2[3]_i_2_n_0\
    );
\result_DDR_G2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_G2[4]_i_2_n_0\,
      I2 => \result_DDR_G2_reg[0]\(3),
      I3 => \result_DDR_G2[5]_i_2_n_0\,
      I4 => \result_DDR_G2_reg[0]\(2),
      I5 => \result_DDR_G2[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_G2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_G2_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_DDR_G2_reg[0]\(0),
      I5 => Q(52),
      O => \result_DDR_G2[4]_i_2_n_0\
    );
\result_DDR_G2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_G2[5]_i_2_n_0\,
      I2 => \result_DDR_G2_reg[0]\(3),
      I3 => \result_DDR_G2[6]_i_2_n_0\,
      I4 => \result_DDR_G2_reg[0]\(2),
      I5 => \result_DDR_G2[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_G2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_G2_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_DDR_G2_reg[0]\(0),
      I5 => Q(48),
      O => \result_DDR_G2[5]_i_2_n_0\
    );
\result_DDR_G2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_G2[6]_i_2_n_0\,
      I2 => \result_DDR_G2_reg[0]\(3),
      I3 => \result_DDR_G2[7]_i_2_n_0\,
      I4 => \result_DDR_G2_reg[0]\(2),
      I5 => \result_DDR_G2[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_G2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_G2_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_DDR_G2_reg[0]\(0),
      I5 => Q(44),
      O => \result_DDR_G2[6]_i_2_n_0\
    );
\result_DDR_G2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_G2[7]_i_2_n_0\,
      I2 => \result_DDR_G2_reg[0]\(3),
      I3 => \result_DDR_G2[8]_i_2_n_0\,
      I4 => \result_DDR_G2_reg[0]\(2),
      I5 => \result_DDR_G2[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_G2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_G2_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_DDR_G2_reg[0]\(0),
      I5 => Q(40),
      O => \result_DDR_G2[7]_i_2_n_0\
    );
\result_DDR_G2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_G2[8]_i_2_n_0\,
      I2 => \result_DDR_G2_reg[0]\(3),
      I3 => \result_DDR_G2[9]_i_2_n_0\,
      I4 => \result_DDR_G2_reg[0]\(2),
      I5 => \result_DDR_G2[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_G2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_G2_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_DDR_G2_reg[0]\(0),
      I5 => Q(36),
      O => \result_DDR_G2[8]_i_2_n_0\
    );
\result_DDR_G2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_G2[9]_i_2_n_0\,
      I2 => \result_DDR_G2_reg[0]\(3),
      I3 => \result_DDR_G2[10]_i_2_n_0\,
      I4 => \result_DDR_G2_reg[0]\(2),
      I5 => \result_DDR_G2[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_G2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_G2_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_DDR_G2_reg[0]\(0),
      I5 => Q(32),
      O => \result_DDR_G2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_36 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_H1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_36 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_36;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_36 is
  signal \result_DDR_H1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_H1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_H1[0]_i_2_n_0\,
      I2 => \result_DDR_H1_reg[0]\(3),
      I3 => \result_DDR_H1[1]_i_2_n_0\,
      I4 => \result_DDR_H1_reg[0]\(2),
      I5 => \result_DDR_H1[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_H1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_H1_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_DDR_H1_reg[0]\(0),
      I5 => Q(68),
      O => \result_DDR_H1[0]_i_2_n_0\
    );
\result_DDR_H1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_H1[10]_i_2_n_0\,
      I2 => \result_DDR_H1_reg[0]\(3),
      I3 => \result_DDR_H1[11]_i_2_n_0\,
      I4 => \result_DDR_H1_reg[0]\(2),
      I5 => \result_DDR_H1[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_H1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_H1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_DDR_H1_reg[0]\(0),
      I5 => Q(28),
      O => \result_DDR_H1[10]_i_2_n_0\
    );
\result_DDR_H1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_H1[11]_i_2_n_0\,
      I2 => \result_DDR_H1_reg[0]\(3),
      I3 => \result_DDR_H1[12]_i_2_n_0\,
      I4 => \result_DDR_H1_reg[0]\(2),
      I5 => \result_DDR_H1[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_H1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_H1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_DDR_H1_reg[0]\(0),
      I5 => Q(24),
      O => \result_DDR_H1[11]_i_2_n_0\
    );
\result_DDR_H1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_H1[12]_i_2_n_0\,
      I2 => \result_DDR_H1_reg[0]\(3),
      I3 => \result_DDR_H1[13]_i_2_n_0\,
      I4 => \result_DDR_H1_reg[0]\(2),
      I5 => \result_DDR_H1[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_H1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_H1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_DDR_H1_reg[0]\(0),
      I5 => Q(20),
      O => \result_DDR_H1[12]_i_2_n_0\
    );
\result_DDR_H1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_H1[13]_i_2_n_0\,
      I2 => \result_DDR_H1_reg[0]\(3),
      I3 => \result_DDR_H1[14]_i_2_n_0\,
      I4 => \result_DDR_H1_reg[0]\(2),
      I5 => \result_DDR_H1[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_H1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_H1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_DDR_H1_reg[0]\(0),
      I5 => Q(16),
      O => \result_DDR_H1[13]_i_2_n_0\
    );
\result_DDR_H1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_H1[14]_i_2_n_0\,
      I2 => \result_DDR_H1_reg[0]\(3),
      I3 => \result_DDR_H1[15]_i_2_n_0\,
      I4 => \result_DDR_H1_reg[0]\(2),
      I5 => \result_DDR_H1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_H1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_H1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_DDR_H1_reg[0]\(0),
      I5 => Q(12),
      O => \result_DDR_H1[14]_i_2_n_0\
    );
\result_DDR_H1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_H1[15]_i_2_n_0\,
      I2 => \result_DDR_H1_reg[0]\(3),
      I3 => \result_DDR_H1[15]_i_3_n_0\,
      I4 => \result_DDR_H1_reg[0]\(2),
      I5 => \result_DDR_H1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_H1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_H1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_DDR_H1_reg[0]\(0),
      I5 => Q(8),
      O => \result_DDR_H1[15]_i_2_n_0\
    );
\result_DDR_H1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_H1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_DDR_H1_reg[0]\(0),
      I5 => Q(4),
      O => \result_DDR_H1[15]_i_3_n_0\
    );
\result_DDR_H1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_H1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_DDR_H1_reg[0]\(0),
      I5 => Q(0),
      O => \result_DDR_H1[15]_i_4_n_0\
    );
\result_DDR_H1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_H1[1]_i_2_n_0\,
      I2 => \result_DDR_H1_reg[0]\(3),
      I3 => \result_DDR_H1[2]_i_2_n_0\,
      I4 => \result_DDR_H1_reg[0]\(2),
      I5 => \result_DDR_H1[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_H1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_H1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_DDR_H1_reg[0]\(0),
      I5 => Q(64),
      O => \result_DDR_H1[1]_i_2_n_0\
    );
\result_DDR_H1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_H1[2]_i_2_n_0\,
      I2 => \result_DDR_H1_reg[0]\(3),
      I3 => \result_DDR_H1[3]_i_2_n_0\,
      I4 => \result_DDR_H1_reg[0]\(2),
      I5 => \result_DDR_H1[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_H1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_H1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_DDR_H1_reg[0]\(0),
      I5 => Q(60),
      O => \result_DDR_H1[2]_i_2_n_0\
    );
\result_DDR_H1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_H1[3]_i_2_n_0\,
      I2 => \result_DDR_H1_reg[0]\(3),
      I3 => \result_DDR_H1[4]_i_2_n_0\,
      I4 => \result_DDR_H1_reg[0]\(2),
      I5 => \result_DDR_H1[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_H1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_H1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_DDR_H1_reg[0]\(0),
      I5 => Q(56),
      O => \result_DDR_H1[3]_i_2_n_0\
    );
\result_DDR_H1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_H1[4]_i_2_n_0\,
      I2 => \result_DDR_H1_reg[0]\(3),
      I3 => \result_DDR_H1[5]_i_2_n_0\,
      I4 => \result_DDR_H1_reg[0]\(2),
      I5 => \result_DDR_H1[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_H1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_H1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_DDR_H1_reg[0]\(0),
      I5 => Q(52),
      O => \result_DDR_H1[4]_i_2_n_0\
    );
\result_DDR_H1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_H1[5]_i_2_n_0\,
      I2 => \result_DDR_H1_reg[0]\(3),
      I3 => \result_DDR_H1[6]_i_2_n_0\,
      I4 => \result_DDR_H1_reg[0]\(2),
      I5 => \result_DDR_H1[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_H1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_H1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_DDR_H1_reg[0]\(0),
      I5 => Q(48),
      O => \result_DDR_H1[5]_i_2_n_0\
    );
\result_DDR_H1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_H1[6]_i_2_n_0\,
      I2 => \result_DDR_H1_reg[0]\(3),
      I3 => \result_DDR_H1[7]_i_2_n_0\,
      I4 => \result_DDR_H1_reg[0]\(2),
      I5 => \result_DDR_H1[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_H1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_H1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_DDR_H1_reg[0]\(0),
      I5 => Q(44),
      O => \result_DDR_H1[6]_i_2_n_0\
    );
\result_DDR_H1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_H1[7]_i_2_n_0\,
      I2 => \result_DDR_H1_reg[0]\(3),
      I3 => \result_DDR_H1[8]_i_2_n_0\,
      I4 => \result_DDR_H1_reg[0]\(2),
      I5 => \result_DDR_H1[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_H1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_H1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_DDR_H1_reg[0]\(0),
      I5 => Q(40),
      O => \result_DDR_H1[7]_i_2_n_0\
    );
\result_DDR_H1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_H1[8]_i_2_n_0\,
      I2 => \result_DDR_H1_reg[0]\(3),
      I3 => \result_DDR_H1[9]_i_2_n_0\,
      I4 => \result_DDR_H1_reg[0]\(2),
      I5 => \result_DDR_H1[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_H1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_H1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_DDR_H1_reg[0]\(0),
      I5 => Q(36),
      O => \result_DDR_H1[8]_i_2_n_0\
    );
\result_DDR_H1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_H1[9]_i_2_n_0\,
      I2 => \result_DDR_H1_reg[0]\(3),
      I3 => \result_DDR_H1[10]_i_2_n_0\,
      I4 => \result_DDR_H1_reg[0]\(2),
      I5 => \result_DDR_H1[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_H1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_H1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_DDR_H1_reg[0]\(0),
      I5 => Q(32),
      O => \result_DDR_H1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_37 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_H2_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_37 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_37;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_37 is
  signal \result_DDR_H2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_H2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_H2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_H2[0]_i_2_n_0\,
      I2 => \result_DDR_H2_reg[0]\(3),
      I3 => \result_DDR_H2[1]_i_2_n_0\,
      I4 => \result_DDR_H2_reg[0]\(2),
      I5 => \result_DDR_H2[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_H2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_H2_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_DDR_H2_reg[0]\(0),
      I5 => Q(68),
      O => \result_DDR_H2[0]_i_2_n_0\
    );
\result_DDR_H2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_H2[10]_i_2_n_0\,
      I2 => \result_DDR_H2_reg[0]\(3),
      I3 => \result_DDR_H2[11]_i_2_n_0\,
      I4 => \result_DDR_H2_reg[0]\(2),
      I5 => \result_DDR_H2[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_H2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_H2_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_DDR_H2_reg[0]\(0),
      I5 => Q(28),
      O => \result_DDR_H2[10]_i_2_n_0\
    );
\result_DDR_H2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_H2[11]_i_2_n_0\,
      I2 => \result_DDR_H2_reg[0]\(3),
      I3 => \result_DDR_H2[12]_i_2_n_0\,
      I4 => \result_DDR_H2_reg[0]\(2),
      I5 => \result_DDR_H2[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_H2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_H2_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_DDR_H2_reg[0]\(0),
      I5 => Q(24),
      O => \result_DDR_H2[11]_i_2_n_0\
    );
\result_DDR_H2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_H2[12]_i_2_n_0\,
      I2 => \result_DDR_H2_reg[0]\(3),
      I3 => \result_DDR_H2[13]_i_2_n_0\,
      I4 => \result_DDR_H2_reg[0]\(2),
      I5 => \result_DDR_H2[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_H2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_H2_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_DDR_H2_reg[0]\(0),
      I5 => Q(20),
      O => \result_DDR_H2[12]_i_2_n_0\
    );
\result_DDR_H2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_H2[13]_i_2_n_0\,
      I2 => \result_DDR_H2_reg[0]\(3),
      I3 => \result_DDR_H2[14]_i_2_n_0\,
      I4 => \result_DDR_H2_reg[0]\(2),
      I5 => \result_DDR_H2[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_H2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_H2_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_DDR_H2_reg[0]\(0),
      I5 => Q(16),
      O => \result_DDR_H2[13]_i_2_n_0\
    );
\result_DDR_H2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_H2[14]_i_2_n_0\,
      I2 => \result_DDR_H2_reg[0]\(3),
      I3 => \result_DDR_H2[15]_i_2_n_0\,
      I4 => \result_DDR_H2_reg[0]\(2),
      I5 => \result_DDR_H2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_H2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_H2_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_DDR_H2_reg[0]\(0),
      I5 => Q(12),
      O => \result_DDR_H2[14]_i_2_n_0\
    );
\result_DDR_H2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_H2[15]_i_2_n_0\,
      I2 => \result_DDR_H2_reg[0]\(3),
      I3 => \result_DDR_H2[15]_i_3_n_0\,
      I4 => \result_DDR_H2_reg[0]\(2),
      I5 => \result_DDR_H2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_H2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_H2_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_DDR_H2_reg[0]\(0),
      I5 => Q(8),
      O => \result_DDR_H2[15]_i_2_n_0\
    );
\result_DDR_H2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_H2_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_DDR_H2_reg[0]\(0),
      I5 => Q(4),
      O => \result_DDR_H2[15]_i_3_n_0\
    );
\result_DDR_H2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_H2_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_DDR_H2_reg[0]\(0),
      I5 => Q(0),
      O => \result_DDR_H2[15]_i_4_n_0\
    );
\result_DDR_H2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_H2[1]_i_2_n_0\,
      I2 => \result_DDR_H2_reg[0]\(3),
      I3 => \result_DDR_H2[2]_i_2_n_0\,
      I4 => \result_DDR_H2_reg[0]\(2),
      I5 => \result_DDR_H2[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_H2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_H2_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_DDR_H2_reg[0]\(0),
      I5 => Q(64),
      O => \result_DDR_H2[1]_i_2_n_0\
    );
\result_DDR_H2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_H2[2]_i_2_n_0\,
      I2 => \result_DDR_H2_reg[0]\(3),
      I3 => \result_DDR_H2[3]_i_2_n_0\,
      I4 => \result_DDR_H2_reg[0]\(2),
      I5 => \result_DDR_H2[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_H2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_H2_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_DDR_H2_reg[0]\(0),
      I5 => Q(60),
      O => \result_DDR_H2[2]_i_2_n_0\
    );
\result_DDR_H2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_H2[3]_i_2_n_0\,
      I2 => \result_DDR_H2_reg[0]\(3),
      I3 => \result_DDR_H2[4]_i_2_n_0\,
      I4 => \result_DDR_H2_reg[0]\(2),
      I5 => \result_DDR_H2[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_H2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_H2_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_DDR_H2_reg[0]\(0),
      I5 => Q(56),
      O => \result_DDR_H2[3]_i_2_n_0\
    );
\result_DDR_H2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_H2[4]_i_2_n_0\,
      I2 => \result_DDR_H2_reg[0]\(3),
      I3 => \result_DDR_H2[5]_i_2_n_0\,
      I4 => \result_DDR_H2_reg[0]\(2),
      I5 => \result_DDR_H2[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_H2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_H2_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_DDR_H2_reg[0]\(0),
      I5 => Q(52),
      O => \result_DDR_H2[4]_i_2_n_0\
    );
\result_DDR_H2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_H2[5]_i_2_n_0\,
      I2 => \result_DDR_H2_reg[0]\(3),
      I3 => \result_DDR_H2[6]_i_2_n_0\,
      I4 => \result_DDR_H2_reg[0]\(2),
      I5 => \result_DDR_H2[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_H2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_H2_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_DDR_H2_reg[0]\(0),
      I5 => Q(48),
      O => \result_DDR_H2[5]_i_2_n_0\
    );
\result_DDR_H2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_H2[6]_i_2_n_0\,
      I2 => \result_DDR_H2_reg[0]\(3),
      I3 => \result_DDR_H2[7]_i_2_n_0\,
      I4 => \result_DDR_H2_reg[0]\(2),
      I5 => \result_DDR_H2[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_H2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_H2_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_DDR_H2_reg[0]\(0),
      I5 => Q(44),
      O => \result_DDR_H2[6]_i_2_n_0\
    );
\result_DDR_H2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_H2[7]_i_2_n_0\,
      I2 => \result_DDR_H2_reg[0]\(3),
      I3 => \result_DDR_H2[8]_i_2_n_0\,
      I4 => \result_DDR_H2_reg[0]\(2),
      I5 => \result_DDR_H2[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_H2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_H2_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_DDR_H2_reg[0]\(0),
      I5 => Q(40),
      O => \result_DDR_H2[7]_i_2_n_0\
    );
\result_DDR_H2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_H2[8]_i_2_n_0\,
      I2 => \result_DDR_H2_reg[0]\(3),
      I3 => \result_DDR_H2[9]_i_2_n_0\,
      I4 => \result_DDR_H2_reg[0]\(2),
      I5 => \result_DDR_H2[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_H2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_H2_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_DDR_H2_reg[0]\(0),
      I5 => Q(36),
      O => \result_DDR_H2[8]_i_2_n_0\
    );
\result_DDR_H2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_H2[9]_i_2_n_0\,
      I2 => \result_DDR_H2_reg[0]\(3),
      I3 => \result_DDR_H2[10]_i_2_n_0\,
      I4 => \result_DDR_H2_reg[0]\(2),
      I5 => \result_DDR_H2[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_H2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_H2_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_DDR_H2_reg[0]\(0),
      I5 => Q(32),
      O => \result_DDR_H2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_38 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_I1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_38 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_38;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_38 is
  signal \result_DDR_I1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_I1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_I1[0]_i_2_n_0\,
      I2 => \result_DDR_I1_reg[0]\(3),
      I3 => \result_DDR_I1[1]_i_2_n_0\,
      I4 => \result_DDR_I1_reg[0]\(2),
      I5 => \result_DDR_I1[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_I1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_I1_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_DDR_I1_reg[0]\(0),
      I5 => Q(68),
      O => \result_DDR_I1[0]_i_2_n_0\
    );
\result_DDR_I1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_I1[10]_i_2_n_0\,
      I2 => \result_DDR_I1_reg[0]\(3),
      I3 => \result_DDR_I1[11]_i_2_n_0\,
      I4 => \result_DDR_I1_reg[0]\(2),
      I5 => \result_DDR_I1[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_I1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_I1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_DDR_I1_reg[0]\(0),
      I5 => Q(28),
      O => \result_DDR_I1[10]_i_2_n_0\
    );
\result_DDR_I1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_I1[11]_i_2_n_0\,
      I2 => \result_DDR_I1_reg[0]\(3),
      I3 => \result_DDR_I1[12]_i_2_n_0\,
      I4 => \result_DDR_I1_reg[0]\(2),
      I5 => \result_DDR_I1[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_I1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_I1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_DDR_I1_reg[0]\(0),
      I5 => Q(24),
      O => \result_DDR_I1[11]_i_2_n_0\
    );
\result_DDR_I1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_I1[12]_i_2_n_0\,
      I2 => \result_DDR_I1_reg[0]\(3),
      I3 => \result_DDR_I1[13]_i_2_n_0\,
      I4 => \result_DDR_I1_reg[0]\(2),
      I5 => \result_DDR_I1[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_I1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_I1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_DDR_I1_reg[0]\(0),
      I5 => Q(20),
      O => \result_DDR_I1[12]_i_2_n_0\
    );
\result_DDR_I1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_I1[13]_i_2_n_0\,
      I2 => \result_DDR_I1_reg[0]\(3),
      I3 => \result_DDR_I1[14]_i_2_n_0\,
      I4 => \result_DDR_I1_reg[0]\(2),
      I5 => \result_DDR_I1[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_I1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_I1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_DDR_I1_reg[0]\(0),
      I5 => Q(16),
      O => \result_DDR_I1[13]_i_2_n_0\
    );
\result_DDR_I1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_I1[14]_i_2_n_0\,
      I2 => \result_DDR_I1_reg[0]\(3),
      I3 => \result_DDR_I1[15]_i_2_n_0\,
      I4 => \result_DDR_I1_reg[0]\(2),
      I5 => \result_DDR_I1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_I1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_I1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_DDR_I1_reg[0]\(0),
      I5 => Q(12),
      O => \result_DDR_I1[14]_i_2_n_0\
    );
\result_DDR_I1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_I1[15]_i_2_n_0\,
      I2 => \result_DDR_I1_reg[0]\(3),
      I3 => \result_DDR_I1[15]_i_3_n_0\,
      I4 => \result_DDR_I1_reg[0]\(2),
      I5 => \result_DDR_I1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_I1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_I1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_DDR_I1_reg[0]\(0),
      I5 => Q(8),
      O => \result_DDR_I1[15]_i_2_n_0\
    );
\result_DDR_I1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_I1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_DDR_I1_reg[0]\(0),
      I5 => Q(4),
      O => \result_DDR_I1[15]_i_3_n_0\
    );
\result_DDR_I1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_I1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_DDR_I1_reg[0]\(0),
      I5 => Q(0),
      O => \result_DDR_I1[15]_i_4_n_0\
    );
\result_DDR_I1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_I1[1]_i_2_n_0\,
      I2 => \result_DDR_I1_reg[0]\(3),
      I3 => \result_DDR_I1[2]_i_2_n_0\,
      I4 => \result_DDR_I1_reg[0]\(2),
      I5 => \result_DDR_I1[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_I1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_I1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_DDR_I1_reg[0]\(0),
      I5 => Q(64),
      O => \result_DDR_I1[1]_i_2_n_0\
    );
\result_DDR_I1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_I1[2]_i_2_n_0\,
      I2 => \result_DDR_I1_reg[0]\(3),
      I3 => \result_DDR_I1[3]_i_2_n_0\,
      I4 => \result_DDR_I1_reg[0]\(2),
      I5 => \result_DDR_I1[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_I1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_I1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_DDR_I1_reg[0]\(0),
      I5 => Q(60),
      O => \result_DDR_I1[2]_i_2_n_0\
    );
\result_DDR_I1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_I1[3]_i_2_n_0\,
      I2 => \result_DDR_I1_reg[0]\(3),
      I3 => \result_DDR_I1[4]_i_2_n_0\,
      I4 => \result_DDR_I1_reg[0]\(2),
      I5 => \result_DDR_I1[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_I1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_I1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_DDR_I1_reg[0]\(0),
      I5 => Q(56),
      O => \result_DDR_I1[3]_i_2_n_0\
    );
\result_DDR_I1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_I1[4]_i_2_n_0\,
      I2 => \result_DDR_I1_reg[0]\(3),
      I3 => \result_DDR_I1[5]_i_2_n_0\,
      I4 => \result_DDR_I1_reg[0]\(2),
      I5 => \result_DDR_I1[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_I1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_I1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_DDR_I1_reg[0]\(0),
      I5 => Q(52),
      O => \result_DDR_I1[4]_i_2_n_0\
    );
\result_DDR_I1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_I1[5]_i_2_n_0\,
      I2 => \result_DDR_I1_reg[0]\(3),
      I3 => \result_DDR_I1[6]_i_2_n_0\,
      I4 => \result_DDR_I1_reg[0]\(2),
      I5 => \result_DDR_I1[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_I1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_I1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_DDR_I1_reg[0]\(0),
      I5 => Q(48),
      O => \result_DDR_I1[5]_i_2_n_0\
    );
\result_DDR_I1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_I1[6]_i_2_n_0\,
      I2 => \result_DDR_I1_reg[0]\(3),
      I3 => \result_DDR_I1[7]_i_2_n_0\,
      I4 => \result_DDR_I1_reg[0]\(2),
      I5 => \result_DDR_I1[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_I1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_I1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_DDR_I1_reg[0]\(0),
      I5 => Q(44),
      O => \result_DDR_I1[6]_i_2_n_0\
    );
\result_DDR_I1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_I1[7]_i_2_n_0\,
      I2 => \result_DDR_I1_reg[0]\(3),
      I3 => \result_DDR_I1[8]_i_2_n_0\,
      I4 => \result_DDR_I1_reg[0]\(2),
      I5 => \result_DDR_I1[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_I1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_I1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_DDR_I1_reg[0]\(0),
      I5 => Q(40),
      O => \result_DDR_I1[7]_i_2_n_0\
    );
\result_DDR_I1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_I1[8]_i_2_n_0\,
      I2 => \result_DDR_I1_reg[0]\(3),
      I3 => \result_DDR_I1[9]_i_2_n_0\,
      I4 => \result_DDR_I1_reg[0]\(2),
      I5 => \result_DDR_I1[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_I1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_I1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_DDR_I1_reg[0]\(0),
      I5 => Q(36),
      O => \result_DDR_I1[8]_i_2_n_0\
    );
\result_DDR_I1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_I1[9]_i_2_n_0\,
      I2 => \result_DDR_I1_reg[0]\(3),
      I3 => \result_DDR_I1[10]_i_2_n_0\,
      I4 => \result_DDR_I1_reg[0]\(2),
      I5 => \result_DDR_I1[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_I1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_I1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_DDR_I1_reg[0]\(0),
      I5 => Q(32),
      O => \result_DDR_I1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_39 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_I2_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_39 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_39;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_39 is
  signal \result_DDR_I2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_I2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_I2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_I2[0]_i_2_n_0\,
      I2 => \result_DDR_I2_reg[0]\(3),
      I3 => \result_DDR_I2[1]_i_2_n_0\,
      I4 => \result_DDR_I2_reg[0]\(2),
      I5 => \result_DDR_I2[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_I2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_I2_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_DDR_I2_reg[0]\(0),
      I5 => Q(68),
      O => \result_DDR_I2[0]_i_2_n_0\
    );
\result_DDR_I2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_I2[10]_i_2_n_0\,
      I2 => \result_DDR_I2_reg[0]\(3),
      I3 => \result_DDR_I2[11]_i_2_n_0\,
      I4 => \result_DDR_I2_reg[0]\(2),
      I5 => \result_DDR_I2[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_I2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_I2_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_DDR_I2_reg[0]\(0),
      I5 => Q(28),
      O => \result_DDR_I2[10]_i_2_n_0\
    );
\result_DDR_I2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_I2[11]_i_2_n_0\,
      I2 => \result_DDR_I2_reg[0]\(3),
      I3 => \result_DDR_I2[12]_i_2_n_0\,
      I4 => \result_DDR_I2_reg[0]\(2),
      I5 => \result_DDR_I2[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_I2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_I2_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_DDR_I2_reg[0]\(0),
      I5 => Q(24),
      O => \result_DDR_I2[11]_i_2_n_0\
    );
\result_DDR_I2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_I2[12]_i_2_n_0\,
      I2 => \result_DDR_I2_reg[0]\(3),
      I3 => \result_DDR_I2[13]_i_2_n_0\,
      I4 => \result_DDR_I2_reg[0]\(2),
      I5 => \result_DDR_I2[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_I2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_I2_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_DDR_I2_reg[0]\(0),
      I5 => Q(20),
      O => \result_DDR_I2[12]_i_2_n_0\
    );
\result_DDR_I2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_I2[13]_i_2_n_0\,
      I2 => \result_DDR_I2_reg[0]\(3),
      I3 => \result_DDR_I2[14]_i_2_n_0\,
      I4 => \result_DDR_I2_reg[0]\(2),
      I5 => \result_DDR_I2[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_I2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_I2_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_DDR_I2_reg[0]\(0),
      I5 => Q(16),
      O => \result_DDR_I2[13]_i_2_n_0\
    );
\result_DDR_I2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_I2[14]_i_2_n_0\,
      I2 => \result_DDR_I2_reg[0]\(3),
      I3 => \result_DDR_I2[15]_i_2_n_0\,
      I4 => \result_DDR_I2_reg[0]\(2),
      I5 => \result_DDR_I2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_I2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_I2_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_DDR_I2_reg[0]\(0),
      I5 => Q(12),
      O => \result_DDR_I2[14]_i_2_n_0\
    );
\result_DDR_I2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_I2[15]_i_2_n_0\,
      I2 => \result_DDR_I2_reg[0]\(3),
      I3 => \result_DDR_I2[15]_i_3_n_0\,
      I4 => \result_DDR_I2_reg[0]\(2),
      I5 => \result_DDR_I2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_I2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_I2_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_DDR_I2_reg[0]\(0),
      I5 => Q(8),
      O => \result_DDR_I2[15]_i_2_n_0\
    );
\result_DDR_I2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_I2_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_DDR_I2_reg[0]\(0),
      I5 => Q(4),
      O => \result_DDR_I2[15]_i_3_n_0\
    );
\result_DDR_I2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_I2_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_DDR_I2_reg[0]\(0),
      I5 => Q(0),
      O => \result_DDR_I2[15]_i_4_n_0\
    );
\result_DDR_I2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_I2[1]_i_2_n_0\,
      I2 => \result_DDR_I2_reg[0]\(3),
      I3 => \result_DDR_I2[2]_i_2_n_0\,
      I4 => \result_DDR_I2_reg[0]\(2),
      I5 => \result_DDR_I2[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_I2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_I2_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_DDR_I2_reg[0]\(0),
      I5 => Q(64),
      O => \result_DDR_I2[1]_i_2_n_0\
    );
\result_DDR_I2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_I2[2]_i_2_n_0\,
      I2 => \result_DDR_I2_reg[0]\(3),
      I3 => \result_DDR_I2[3]_i_2_n_0\,
      I4 => \result_DDR_I2_reg[0]\(2),
      I5 => \result_DDR_I2[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_I2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_I2_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_DDR_I2_reg[0]\(0),
      I5 => Q(60),
      O => \result_DDR_I2[2]_i_2_n_0\
    );
\result_DDR_I2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_I2[3]_i_2_n_0\,
      I2 => \result_DDR_I2_reg[0]\(3),
      I3 => \result_DDR_I2[4]_i_2_n_0\,
      I4 => \result_DDR_I2_reg[0]\(2),
      I5 => \result_DDR_I2[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_I2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_I2_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_DDR_I2_reg[0]\(0),
      I5 => Q(56),
      O => \result_DDR_I2[3]_i_2_n_0\
    );
\result_DDR_I2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_I2[4]_i_2_n_0\,
      I2 => \result_DDR_I2_reg[0]\(3),
      I3 => \result_DDR_I2[5]_i_2_n_0\,
      I4 => \result_DDR_I2_reg[0]\(2),
      I5 => \result_DDR_I2[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_I2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_I2_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_DDR_I2_reg[0]\(0),
      I5 => Q(52),
      O => \result_DDR_I2[4]_i_2_n_0\
    );
\result_DDR_I2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_I2[5]_i_2_n_0\,
      I2 => \result_DDR_I2_reg[0]\(3),
      I3 => \result_DDR_I2[6]_i_2_n_0\,
      I4 => \result_DDR_I2_reg[0]\(2),
      I5 => \result_DDR_I2[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_I2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_I2_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_DDR_I2_reg[0]\(0),
      I5 => Q(48),
      O => \result_DDR_I2[5]_i_2_n_0\
    );
\result_DDR_I2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_I2[6]_i_2_n_0\,
      I2 => \result_DDR_I2_reg[0]\(3),
      I3 => \result_DDR_I2[7]_i_2_n_0\,
      I4 => \result_DDR_I2_reg[0]\(2),
      I5 => \result_DDR_I2[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_I2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_I2_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_DDR_I2_reg[0]\(0),
      I5 => Q(44),
      O => \result_DDR_I2[6]_i_2_n_0\
    );
\result_DDR_I2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_I2[7]_i_2_n_0\,
      I2 => \result_DDR_I2_reg[0]\(3),
      I3 => \result_DDR_I2[8]_i_2_n_0\,
      I4 => \result_DDR_I2_reg[0]\(2),
      I5 => \result_DDR_I2[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_I2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_I2_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_DDR_I2_reg[0]\(0),
      I5 => Q(40),
      O => \result_DDR_I2[7]_i_2_n_0\
    );
\result_DDR_I2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_I2[8]_i_2_n_0\,
      I2 => \result_DDR_I2_reg[0]\(3),
      I3 => \result_DDR_I2[9]_i_2_n_0\,
      I4 => \result_DDR_I2_reg[0]\(2),
      I5 => \result_DDR_I2[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_I2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_I2_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_DDR_I2_reg[0]\(0),
      I5 => Q(36),
      O => \result_DDR_I2[8]_i_2_n_0\
    );
\result_DDR_I2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_I2[9]_i_2_n_0\,
      I2 => \result_DDR_I2_reg[0]\(3),
      I3 => \result_DDR_I2[10]_i_2_n_0\,
      I4 => \result_DDR_I2_reg[0]\(2),
      I5 => \result_DDR_I2[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_I2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_I2_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_DDR_I2_reg[0]\(0),
      I5 => Q(32),
      O => \result_DDR_I2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_40 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_J1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_40 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_40;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_40 is
  signal \result_DDR_J1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_J1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_J1[0]_i_2_n_0\,
      I2 => \result_DDR_J1_reg[0]\(3),
      I3 => \result_DDR_J1[1]_i_2_n_0\,
      I4 => \result_DDR_J1_reg[0]\(2),
      I5 => \result_DDR_J1[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_J1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_J1_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_DDR_J1_reg[0]\(0),
      I5 => Q(68),
      O => \result_DDR_J1[0]_i_2_n_0\
    );
\result_DDR_J1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_J1[10]_i_2_n_0\,
      I2 => \result_DDR_J1_reg[0]\(3),
      I3 => \result_DDR_J1[11]_i_2_n_0\,
      I4 => \result_DDR_J1_reg[0]\(2),
      I5 => \result_DDR_J1[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_J1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_J1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_DDR_J1_reg[0]\(0),
      I5 => Q(28),
      O => \result_DDR_J1[10]_i_2_n_0\
    );
\result_DDR_J1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_J1[11]_i_2_n_0\,
      I2 => \result_DDR_J1_reg[0]\(3),
      I3 => \result_DDR_J1[12]_i_2_n_0\,
      I4 => \result_DDR_J1_reg[0]\(2),
      I5 => \result_DDR_J1[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_J1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_J1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_DDR_J1_reg[0]\(0),
      I5 => Q(24),
      O => \result_DDR_J1[11]_i_2_n_0\
    );
\result_DDR_J1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_J1[12]_i_2_n_0\,
      I2 => \result_DDR_J1_reg[0]\(3),
      I3 => \result_DDR_J1[13]_i_2_n_0\,
      I4 => \result_DDR_J1_reg[0]\(2),
      I5 => \result_DDR_J1[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_J1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_J1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_DDR_J1_reg[0]\(0),
      I5 => Q(20),
      O => \result_DDR_J1[12]_i_2_n_0\
    );
\result_DDR_J1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_J1[13]_i_2_n_0\,
      I2 => \result_DDR_J1_reg[0]\(3),
      I3 => \result_DDR_J1[14]_i_2_n_0\,
      I4 => \result_DDR_J1_reg[0]\(2),
      I5 => \result_DDR_J1[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_J1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_J1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_DDR_J1_reg[0]\(0),
      I5 => Q(16),
      O => \result_DDR_J1[13]_i_2_n_0\
    );
\result_DDR_J1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_J1[14]_i_2_n_0\,
      I2 => \result_DDR_J1_reg[0]\(3),
      I3 => \result_DDR_J1[15]_i_2_n_0\,
      I4 => \result_DDR_J1_reg[0]\(2),
      I5 => \result_DDR_J1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_J1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_J1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_DDR_J1_reg[0]\(0),
      I5 => Q(12),
      O => \result_DDR_J1[14]_i_2_n_0\
    );
\result_DDR_J1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_J1[15]_i_2_n_0\,
      I2 => \result_DDR_J1_reg[0]\(3),
      I3 => \result_DDR_J1[15]_i_3_n_0\,
      I4 => \result_DDR_J1_reg[0]\(2),
      I5 => \result_DDR_J1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_J1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_J1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_DDR_J1_reg[0]\(0),
      I5 => Q(8),
      O => \result_DDR_J1[15]_i_2_n_0\
    );
\result_DDR_J1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_J1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_DDR_J1_reg[0]\(0),
      I5 => Q(4),
      O => \result_DDR_J1[15]_i_3_n_0\
    );
\result_DDR_J1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_J1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_DDR_J1_reg[0]\(0),
      I5 => Q(0),
      O => \result_DDR_J1[15]_i_4_n_0\
    );
\result_DDR_J1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_J1[1]_i_2_n_0\,
      I2 => \result_DDR_J1_reg[0]\(3),
      I3 => \result_DDR_J1[2]_i_2_n_0\,
      I4 => \result_DDR_J1_reg[0]\(2),
      I5 => \result_DDR_J1[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_J1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_J1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_DDR_J1_reg[0]\(0),
      I5 => Q(64),
      O => \result_DDR_J1[1]_i_2_n_0\
    );
\result_DDR_J1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_J1[2]_i_2_n_0\,
      I2 => \result_DDR_J1_reg[0]\(3),
      I3 => \result_DDR_J1[3]_i_2_n_0\,
      I4 => \result_DDR_J1_reg[0]\(2),
      I5 => \result_DDR_J1[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_J1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_J1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_DDR_J1_reg[0]\(0),
      I5 => Q(60),
      O => \result_DDR_J1[2]_i_2_n_0\
    );
\result_DDR_J1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_J1[3]_i_2_n_0\,
      I2 => \result_DDR_J1_reg[0]\(3),
      I3 => \result_DDR_J1[4]_i_2_n_0\,
      I4 => \result_DDR_J1_reg[0]\(2),
      I5 => \result_DDR_J1[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_J1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_J1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_DDR_J1_reg[0]\(0),
      I5 => Q(56),
      O => \result_DDR_J1[3]_i_2_n_0\
    );
\result_DDR_J1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_J1[4]_i_2_n_0\,
      I2 => \result_DDR_J1_reg[0]\(3),
      I3 => \result_DDR_J1[5]_i_2_n_0\,
      I4 => \result_DDR_J1_reg[0]\(2),
      I5 => \result_DDR_J1[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_J1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_J1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_DDR_J1_reg[0]\(0),
      I5 => Q(52),
      O => \result_DDR_J1[4]_i_2_n_0\
    );
\result_DDR_J1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_J1[5]_i_2_n_0\,
      I2 => \result_DDR_J1_reg[0]\(3),
      I3 => \result_DDR_J1[6]_i_2_n_0\,
      I4 => \result_DDR_J1_reg[0]\(2),
      I5 => \result_DDR_J1[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_J1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_J1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_DDR_J1_reg[0]\(0),
      I5 => Q(48),
      O => \result_DDR_J1[5]_i_2_n_0\
    );
\result_DDR_J1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_J1[6]_i_2_n_0\,
      I2 => \result_DDR_J1_reg[0]\(3),
      I3 => \result_DDR_J1[7]_i_2_n_0\,
      I4 => \result_DDR_J1_reg[0]\(2),
      I5 => \result_DDR_J1[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_J1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_J1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_DDR_J1_reg[0]\(0),
      I5 => Q(44),
      O => \result_DDR_J1[6]_i_2_n_0\
    );
\result_DDR_J1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_J1[7]_i_2_n_0\,
      I2 => \result_DDR_J1_reg[0]\(3),
      I3 => \result_DDR_J1[8]_i_2_n_0\,
      I4 => \result_DDR_J1_reg[0]\(2),
      I5 => \result_DDR_J1[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_J1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_J1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_DDR_J1_reg[0]\(0),
      I5 => Q(40),
      O => \result_DDR_J1[7]_i_2_n_0\
    );
\result_DDR_J1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_J1[8]_i_2_n_0\,
      I2 => \result_DDR_J1_reg[0]\(3),
      I3 => \result_DDR_J1[9]_i_2_n_0\,
      I4 => \result_DDR_J1_reg[0]\(2),
      I5 => \result_DDR_J1[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_J1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_J1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_DDR_J1_reg[0]\(0),
      I5 => Q(36),
      O => \result_DDR_J1[8]_i_2_n_0\
    );
\result_DDR_J1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_J1[9]_i_2_n_0\,
      I2 => \result_DDR_J1_reg[0]\(3),
      I3 => \result_DDR_J1[10]_i_2_n_0\,
      I4 => \result_DDR_J1_reg[0]\(2),
      I5 => \result_DDR_J1[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_J1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_J1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_DDR_J1_reg[0]\(0),
      I5 => Q(32),
      O => \result_DDR_J1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_41 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_A2_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_41 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_41;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_41 is
  signal \result_DDR_A2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_A2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_A2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_A2[0]_i_2_n_0\,
      I2 => \result_DDR_A2_reg[0]\(3),
      I3 => \result_DDR_A2[1]_i_2_n_0\,
      I4 => \result_DDR_A2_reg[0]\(2),
      I5 => \result_DDR_A2[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_A2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_A2_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_DDR_A2_reg[0]\(0),
      I5 => Q(68),
      O => \result_DDR_A2[0]_i_2_n_0\
    );
\result_DDR_A2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_A2[10]_i_2_n_0\,
      I2 => \result_DDR_A2_reg[0]\(3),
      I3 => \result_DDR_A2[11]_i_2_n_0\,
      I4 => \result_DDR_A2_reg[0]\(2),
      I5 => \result_DDR_A2[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_A2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_A2_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_DDR_A2_reg[0]\(0),
      I5 => Q(28),
      O => \result_DDR_A2[10]_i_2_n_0\
    );
\result_DDR_A2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_A2[11]_i_2_n_0\,
      I2 => \result_DDR_A2_reg[0]\(3),
      I3 => \result_DDR_A2[12]_i_2_n_0\,
      I4 => \result_DDR_A2_reg[0]\(2),
      I5 => \result_DDR_A2[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_A2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_A2_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_DDR_A2_reg[0]\(0),
      I5 => Q(24),
      O => \result_DDR_A2[11]_i_2_n_0\
    );
\result_DDR_A2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_A2[12]_i_2_n_0\,
      I2 => \result_DDR_A2_reg[0]\(3),
      I3 => \result_DDR_A2[13]_i_2_n_0\,
      I4 => \result_DDR_A2_reg[0]\(2),
      I5 => \result_DDR_A2[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_A2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_A2_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_DDR_A2_reg[0]\(0),
      I5 => Q(20),
      O => \result_DDR_A2[12]_i_2_n_0\
    );
\result_DDR_A2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_A2[13]_i_2_n_0\,
      I2 => \result_DDR_A2_reg[0]\(3),
      I3 => \result_DDR_A2[14]_i_2_n_0\,
      I4 => \result_DDR_A2_reg[0]\(2),
      I5 => \result_DDR_A2[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_A2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_A2_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_DDR_A2_reg[0]\(0),
      I5 => Q(16),
      O => \result_DDR_A2[13]_i_2_n_0\
    );
\result_DDR_A2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_A2[14]_i_2_n_0\,
      I2 => \result_DDR_A2_reg[0]\(3),
      I3 => \result_DDR_A2[15]_i_2_n_0\,
      I4 => \result_DDR_A2_reg[0]\(2),
      I5 => \result_DDR_A2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_A2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_A2_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_DDR_A2_reg[0]\(0),
      I5 => Q(12),
      O => \result_DDR_A2[14]_i_2_n_0\
    );
\result_DDR_A2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_A2[15]_i_2_n_0\,
      I2 => \result_DDR_A2_reg[0]\(3),
      I3 => \result_DDR_A2[15]_i_3_n_0\,
      I4 => \result_DDR_A2_reg[0]\(2),
      I5 => \result_DDR_A2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_A2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_A2_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_DDR_A2_reg[0]\(0),
      I5 => Q(8),
      O => \result_DDR_A2[15]_i_2_n_0\
    );
\result_DDR_A2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_A2_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_DDR_A2_reg[0]\(0),
      I5 => Q(4),
      O => \result_DDR_A2[15]_i_3_n_0\
    );
\result_DDR_A2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_A2_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_DDR_A2_reg[0]\(0),
      I5 => Q(0),
      O => \result_DDR_A2[15]_i_4_n_0\
    );
\result_DDR_A2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_A2[1]_i_2_n_0\,
      I2 => \result_DDR_A2_reg[0]\(3),
      I3 => \result_DDR_A2[2]_i_2_n_0\,
      I4 => \result_DDR_A2_reg[0]\(2),
      I5 => \result_DDR_A2[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_A2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_A2_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_DDR_A2_reg[0]\(0),
      I5 => Q(64),
      O => \result_DDR_A2[1]_i_2_n_0\
    );
\result_DDR_A2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_A2[2]_i_2_n_0\,
      I2 => \result_DDR_A2_reg[0]\(3),
      I3 => \result_DDR_A2[3]_i_2_n_0\,
      I4 => \result_DDR_A2_reg[0]\(2),
      I5 => \result_DDR_A2[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_A2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_A2_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_DDR_A2_reg[0]\(0),
      I5 => Q(60),
      O => \result_DDR_A2[2]_i_2_n_0\
    );
\result_DDR_A2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_A2[3]_i_2_n_0\,
      I2 => \result_DDR_A2_reg[0]\(3),
      I3 => \result_DDR_A2[4]_i_2_n_0\,
      I4 => \result_DDR_A2_reg[0]\(2),
      I5 => \result_DDR_A2[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_A2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_A2_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_DDR_A2_reg[0]\(0),
      I5 => Q(56),
      O => \result_DDR_A2[3]_i_2_n_0\
    );
\result_DDR_A2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_A2[4]_i_2_n_0\,
      I2 => \result_DDR_A2_reg[0]\(3),
      I3 => \result_DDR_A2[5]_i_2_n_0\,
      I4 => \result_DDR_A2_reg[0]\(2),
      I5 => \result_DDR_A2[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_A2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_A2_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_DDR_A2_reg[0]\(0),
      I5 => Q(52),
      O => \result_DDR_A2[4]_i_2_n_0\
    );
\result_DDR_A2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_A2[5]_i_2_n_0\,
      I2 => \result_DDR_A2_reg[0]\(3),
      I3 => \result_DDR_A2[6]_i_2_n_0\,
      I4 => \result_DDR_A2_reg[0]\(2),
      I5 => \result_DDR_A2[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_A2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_A2_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_DDR_A2_reg[0]\(0),
      I5 => Q(48),
      O => \result_DDR_A2[5]_i_2_n_0\
    );
\result_DDR_A2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_A2[6]_i_2_n_0\,
      I2 => \result_DDR_A2_reg[0]\(3),
      I3 => \result_DDR_A2[7]_i_2_n_0\,
      I4 => \result_DDR_A2_reg[0]\(2),
      I5 => \result_DDR_A2[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_A2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_A2_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_DDR_A2_reg[0]\(0),
      I5 => Q(44),
      O => \result_DDR_A2[6]_i_2_n_0\
    );
\result_DDR_A2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_A2[7]_i_2_n_0\,
      I2 => \result_DDR_A2_reg[0]\(3),
      I3 => \result_DDR_A2[8]_i_2_n_0\,
      I4 => \result_DDR_A2_reg[0]\(2),
      I5 => \result_DDR_A2[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_A2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_A2_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_DDR_A2_reg[0]\(0),
      I5 => Q(40),
      O => \result_DDR_A2[7]_i_2_n_0\
    );
\result_DDR_A2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_A2[8]_i_2_n_0\,
      I2 => \result_DDR_A2_reg[0]\(3),
      I3 => \result_DDR_A2[9]_i_2_n_0\,
      I4 => \result_DDR_A2_reg[0]\(2),
      I5 => \result_DDR_A2[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_A2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_A2_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_DDR_A2_reg[0]\(0),
      I5 => Q(36),
      O => \result_DDR_A2[8]_i_2_n_0\
    );
\result_DDR_A2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_A2[9]_i_2_n_0\,
      I2 => \result_DDR_A2_reg[0]\(3),
      I3 => \result_DDR_A2[10]_i_2_n_0\,
      I4 => \result_DDR_A2_reg[0]\(2),
      I5 => \result_DDR_A2[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_A2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_A2_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_DDR_A2_reg[0]\(0),
      I5 => Q(32),
      O => \result_DDR_A2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_42 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_J2_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_42 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_42;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_42 is
  signal \result_DDR_J2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_J2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_J2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_J2[0]_i_2_n_0\,
      I2 => \result_DDR_J2_reg[0]\(3),
      I3 => \result_DDR_J2[1]_i_2_n_0\,
      I4 => \result_DDR_J2_reg[0]\(2),
      I5 => \result_DDR_J2[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_J2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_J2_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_DDR_J2_reg[0]\(0),
      I5 => Q(68),
      O => \result_DDR_J2[0]_i_2_n_0\
    );
\result_DDR_J2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_J2[10]_i_2_n_0\,
      I2 => \result_DDR_J2_reg[0]\(3),
      I3 => \result_DDR_J2[11]_i_2_n_0\,
      I4 => \result_DDR_J2_reg[0]\(2),
      I5 => \result_DDR_J2[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_J2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_J2_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_DDR_J2_reg[0]\(0),
      I5 => Q(28),
      O => \result_DDR_J2[10]_i_2_n_0\
    );
\result_DDR_J2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_J2[11]_i_2_n_0\,
      I2 => \result_DDR_J2_reg[0]\(3),
      I3 => \result_DDR_J2[12]_i_2_n_0\,
      I4 => \result_DDR_J2_reg[0]\(2),
      I5 => \result_DDR_J2[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_J2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_J2_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_DDR_J2_reg[0]\(0),
      I5 => Q(24),
      O => \result_DDR_J2[11]_i_2_n_0\
    );
\result_DDR_J2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_J2[12]_i_2_n_0\,
      I2 => \result_DDR_J2_reg[0]\(3),
      I3 => \result_DDR_J2[13]_i_2_n_0\,
      I4 => \result_DDR_J2_reg[0]\(2),
      I5 => \result_DDR_J2[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_J2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_J2_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_DDR_J2_reg[0]\(0),
      I5 => Q(20),
      O => \result_DDR_J2[12]_i_2_n_0\
    );
\result_DDR_J2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_J2[13]_i_2_n_0\,
      I2 => \result_DDR_J2_reg[0]\(3),
      I3 => \result_DDR_J2[14]_i_2_n_0\,
      I4 => \result_DDR_J2_reg[0]\(2),
      I5 => \result_DDR_J2[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_J2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_J2_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_DDR_J2_reg[0]\(0),
      I5 => Q(16),
      O => \result_DDR_J2[13]_i_2_n_0\
    );
\result_DDR_J2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_J2[14]_i_2_n_0\,
      I2 => \result_DDR_J2_reg[0]\(3),
      I3 => \result_DDR_J2[15]_i_2_n_0\,
      I4 => \result_DDR_J2_reg[0]\(2),
      I5 => \result_DDR_J2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_J2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_J2_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_DDR_J2_reg[0]\(0),
      I5 => Q(12),
      O => \result_DDR_J2[14]_i_2_n_0\
    );
\result_DDR_J2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_J2[15]_i_2_n_0\,
      I2 => \result_DDR_J2_reg[0]\(3),
      I3 => \result_DDR_J2[15]_i_3_n_0\,
      I4 => \result_DDR_J2_reg[0]\(2),
      I5 => \result_DDR_J2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_J2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_J2_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_DDR_J2_reg[0]\(0),
      I5 => Q(8),
      O => \result_DDR_J2[15]_i_2_n_0\
    );
\result_DDR_J2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_J2_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_DDR_J2_reg[0]\(0),
      I5 => Q(4),
      O => \result_DDR_J2[15]_i_3_n_0\
    );
\result_DDR_J2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_J2_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_DDR_J2_reg[0]\(0),
      I5 => Q(0),
      O => \result_DDR_J2[15]_i_4_n_0\
    );
\result_DDR_J2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_J2[1]_i_2_n_0\,
      I2 => \result_DDR_J2_reg[0]\(3),
      I3 => \result_DDR_J2[2]_i_2_n_0\,
      I4 => \result_DDR_J2_reg[0]\(2),
      I5 => \result_DDR_J2[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_J2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_J2_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_DDR_J2_reg[0]\(0),
      I5 => Q(64),
      O => \result_DDR_J2[1]_i_2_n_0\
    );
\result_DDR_J2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_J2[2]_i_2_n_0\,
      I2 => \result_DDR_J2_reg[0]\(3),
      I3 => \result_DDR_J2[3]_i_2_n_0\,
      I4 => \result_DDR_J2_reg[0]\(2),
      I5 => \result_DDR_J2[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_J2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_J2_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_DDR_J2_reg[0]\(0),
      I5 => Q(60),
      O => \result_DDR_J2[2]_i_2_n_0\
    );
\result_DDR_J2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_J2[3]_i_2_n_0\,
      I2 => \result_DDR_J2_reg[0]\(3),
      I3 => \result_DDR_J2[4]_i_2_n_0\,
      I4 => \result_DDR_J2_reg[0]\(2),
      I5 => \result_DDR_J2[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_J2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_J2_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_DDR_J2_reg[0]\(0),
      I5 => Q(56),
      O => \result_DDR_J2[3]_i_2_n_0\
    );
\result_DDR_J2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_J2[4]_i_2_n_0\,
      I2 => \result_DDR_J2_reg[0]\(3),
      I3 => \result_DDR_J2[5]_i_2_n_0\,
      I4 => \result_DDR_J2_reg[0]\(2),
      I5 => \result_DDR_J2[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_J2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_J2_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_DDR_J2_reg[0]\(0),
      I5 => Q(52),
      O => \result_DDR_J2[4]_i_2_n_0\
    );
\result_DDR_J2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_J2[5]_i_2_n_0\,
      I2 => \result_DDR_J2_reg[0]\(3),
      I3 => \result_DDR_J2[6]_i_2_n_0\,
      I4 => \result_DDR_J2_reg[0]\(2),
      I5 => \result_DDR_J2[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_J2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_J2_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_DDR_J2_reg[0]\(0),
      I5 => Q(48),
      O => \result_DDR_J2[5]_i_2_n_0\
    );
\result_DDR_J2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_J2[6]_i_2_n_0\,
      I2 => \result_DDR_J2_reg[0]\(3),
      I3 => \result_DDR_J2[7]_i_2_n_0\,
      I4 => \result_DDR_J2_reg[0]\(2),
      I5 => \result_DDR_J2[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_J2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_J2_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_DDR_J2_reg[0]\(0),
      I5 => Q(44),
      O => \result_DDR_J2[6]_i_2_n_0\
    );
\result_DDR_J2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_J2[7]_i_2_n_0\,
      I2 => \result_DDR_J2_reg[0]\(3),
      I3 => \result_DDR_J2[8]_i_2_n_0\,
      I4 => \result_DDR_J2_reg[0]\(2),
      I5 => \result_DDR_J2[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_J2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_J2_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_DDR_J2_reg[0]\(0),
      I5 => Q(40),
      O => \result_DDR_J2[7]_i_2_n_0\
    );
\result_DDR_J2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_J2[8]_i_2_n_0\,
      I2 => \result_DDR_J2_reg[0]\(3),
      I3 => \result_DDR_J2[9]_i_2_n_0\,
      I4 => \result_DDR_J2_reg[0]\(2),
      I5 => \result_DDR_J2[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_J2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_J2_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_DDR_J2_reg[0]\(0),
      I5 => Q(36),
      O => \result_DDR_J2[8]_i_2_n_0\
    );
\result_DDR_J2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_J2[9]_i_2_n_0\,
      I2 => \result_DDR_J2_reg[0]\(3),
      I3 => \result_DDR_J2[10]_i_2_n_0\,
      I4 => \result_DDR_J2_reg[0]\(2),
      I5 => \result_DDR_J2[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_J2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_J2_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_DDR_J2_reg[0]\(0),
      I5 => Q(32),
      O => \result_DDR_J2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_43 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_K1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_43 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_43;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_43 is
  signal \result_DDR_K1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_K1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_K1[0]_i_2_n_0\,
      I2 => \result_DDR_K1_reg[0]\(3),
      I3 => \result_DDR_K1[1]_i_2_n_0\,
      I4 => \result_DDR_K1_reg[0]\(2),
      I5 => \result_DDR_K1[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_K1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_K1_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_DDR_K1_reg[0]\(0),
      I5 => Q(68),
      O => \result_DDR_K1[0]_i_2_n_0\
    );
\result_DDR_K1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_K1[10]_i_2_n_0\,
      I2 => \result_DDR_K1_reg[0]\(3),
      I3 => \result_DDR_K1[11]_i_2_n_0\,
      I4 => \result_DDR_K1_reg[0]\(2),
      I5 => \result_DDR_K1[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_K1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_K1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_DDR_K1_reg[0]\(0),
      I5 => Q(28),
      O => \result_DDR_K1[10]_i_2_n_0\
    );
\result_DDR_K1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_K1[11]_i_2_n_0\,
      I2 => \result_DDR_K1_reg[0]\(3),
      I3 => \result_DDR_K1[12]_i_2_n_0\,
      I4 => \result_DDR_K1_reg[0]\(2),
      I5 => \result_DDR_K1[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_K1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_K1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_DDR_K1_reg[0]\(0),
      I5 => Q(24),
      O => \result_DDR_K1[11]_i_2_n_0\
    );
\result_DDR_K1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_K1[12]_i_2_n_0\,
      I2 => \result_DDR_K1_reg[0]\(3),
      I3 => \result_DDR_K1[13]_i_2_n_0\,
      I4 => \result_DDR_K1_reg[0]\(2),
      I5 => \result_DDR_K1[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_K1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_K1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_DDR_K1_reg[0]\(0),
      I5 => Q(20),
      O => \result_DDR_K1[12]_i_2_n_0\
    );
\result_DDR_K1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_K1[13]_i_2_n_0\,
      I2 => \result_DDR_K1_reg[0]\(3),
      I3 => \result_DDR_K1[14]_i_2_n_0\,
      I4 => \result_DDR_K1_reg[0]\(2),
      I5 => \result_DDR_K1[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_K1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_K1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_DDR_K1_reg[0]\(0),
      I5 => Q(16),
      O => \result_DDR_K1[13]_i_2_n_0\
    );
\result_DDR_K1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_K1[14]_i_2_n_0\,
      I2 => \result_DDR_K1_reg[0]\(3),
      I3 => \result_DDR_K1[15]_i_2_n_0\,
      I4 => \result_DDR_K1_reg[0]\(2),
      I5 => \result_DDR_K1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_K1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_K1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_DDR_K1_reg[0]\(0),
      I5 => Q(12),
      O => \result_DDR_K1[14]_i_2_n_0\
    );
\result_DDR_K1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_K1[15]_i_2_n_0\,
      I2 => \result_DDR_K1_reg[0]\(3),
      I3 => \result_DDR_K1[15]_i_3_n_0\,
      I4 => \result_DDR_K1_reg[0]\(2),
      I5 => \result_DDR_K1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_K1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_K1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_DDR_K1_reg[0]\(0),
      I5 => Q(8),
      O => \result_DDR_K1[15]_i_2_n_0\
    );
\result_DDR_K1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_K1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_DDR_K1_reg[0]\(0),
      I5 => Q(4),
      O => \result_DDR_K1[15]_i_3_n_0\
    );
\result_DDR_K1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_K1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_DDR_K1_reg[0]\(0),
      I5 => Q(0),
      O => \result_DDR_K1[15]_i_4_n_0\
    );
\result_DDR_K1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_K1[1]_i_2_n_0\,
      I2 => \result_DDR_K1_reg[0]\(3),
      I3 => \result_DDR_K1[2]_i_2_n_0\,
      I4 => \result_DDR_K1_reg[0]\(2),
      I5 => \result_DDR_K1[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_K1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_K1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_DDR_K1_reg[0]\(0),
      I5 => Q(64),
      O => \result_DDR_K1[1]_i_2_n_0\
    );
\result_DDR_K1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_K1[2]_i_2_n_0\,
      I2 => \result_DDR_K1_reg[0]\(3),
      I3 => \result_DDR_K1[3]_i_2_n_0\,
      I4 => \result_DDR_K1_reg[0]\(2),
      I5 => \result_DDR_K1[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_K1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_K1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_DDR_K1_reg[0]\(0),
      I5 => Q(60),
      O => \result_DDR_K1[2]_i_2_n_0\
    );
\result_DDR_K1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_K1[3]_i_2_n_0\,
      I2 => \result_DDR_K1_reg[0]\(3),
      I3 => \result_DDR_K1[4]_i_2_n_0\,
      I4 => \result_DDR_K1_reg[0]\(2),
      I5 => \result_DDR_K1[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_K1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_K1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_DDR_K1_reg[0]\(0),
      I5 => Q(56),
      O => \result_DDR_K1[3]_i_2_n_0\
    );
\result_DDR_K1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_K1[4]_i_2_n_0\,
      I2 => \result_DDR_K1_reg[0]\(3),
      I3 => \result_DDR_K1[5]_i_2_n_0\,
      I4 => \result_DDR_K1_reg[0]\(2),
      I5 => \result_DDR_K1[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_K1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_K1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_DDR_K1_reg[0]\(0),
      I5 => Q(52),
      O => \result_DDR_K1[4]_i_2_n_0\
    );
\result_DDR_K1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_K1[5]_i_2_n_0\,
      I2 => \result_DDR_K1_reg[0]\(3),
      I3 => \result_DDR_K1[6]_i_2_n_0\,
      I4 => \result_DDR_K1_reg[0]\(2),
      I5 => \result_DDR_K1[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_K1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_K1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_DDR_K1_reg[0]\(0),
      I5 => Q(48),
      O => \result_DDR_K1[5]_i_2_n_0\
    );
\result_DDR_K1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_K1[6]_i_2_n_0\,
      I2 => \result_DDR_K1_reg[0]\(3),
      I3 => \result_DDR_K1[7]_i_2_n_0\,
      I4 => \result_DDR_K1_reg[0]\(2),
      I5 => \result_DDR_K1[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_K1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_K1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_DDR_K1_reg[0]\(0),
      I5 => Q(44),
      O => \result_DDR_K1[6]_i_2_n_0\
    );
\result_DDR_K1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_K1[7]_i_2_n_0\,
      I2 => \result_DDR_K1_reg[0]\(3),
      I3 => \result_DDR_K1[8]_i_2_n_0\,
      I4 => \result_DDR_K1_reg[0]\(2),
      I5 => \result_DDR_K1[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_K1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_K1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_DDR_K1_reg[0]\(0),
      I5 => Q(40),
      O => \result_DDR_K1[7]_i_2_n_0\
    );
\result_DDR_K1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_K1[8]_i_2_n_0\,
      I2 => \result_DDR_K1_reg[0]\(3),
      I3 => \result_DDR_K1[9]_i_2_n_0\,
      I4 => \result_DDR_K1_reg[0]\(2),
      I5 => \result_DDR_K1[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_K1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_K1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_DDR_K1_reg[0]\(0),
      I5 => Q(36),
      O => \result_DDR_K1[8]_i_2_n_0\
    );
\result_DDR_K1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_K1[9]_i_2_n_0\,
      I2 => \result_DDR_K1_reg[0]\(3),
      I3 => \result_DDR_K1[10]_i_2_n_0\,
      I4 => \result_DDR_K1_reg[0]\(2),
      I5 => \result_DDR_K1[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_K1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_K1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_DDR_K1_reg[0]\(0),
      I5 => Q(32),
      O => \result_DDR_K1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_44 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_K2_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_44 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_44;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_44 is
  signal \result_DDR_K2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_K2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_K2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_K2[0]_i_2_n_0\,
      I2 => \result_DDR_K2_reg[0]\(3),
      I3 => \result_DDR_K2[1]_i_2_n_0\,
      I4 => \result_DDR_K2_reg[0]\(2),
      I5 => \result_DDR_K2[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_K2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_K2_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_DDR_K2_reg[0]\(0),
      I5 => Q(68),
      O => \result_DDR_K2[0]_i_2_n_0\
    );
\result_DDR_K2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_K2[10]_i_2_n_0\,
      I2 => \result_DDR_K2_reg[0]\(3),
      I3 => \result_DDR_K2[11]_i_2_n_0\,
      I4 => \result_DDR_K2_reg[0]\(2),
      I5 => \result_DDR_K2[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_K2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_K2_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_DDR_K2_reg[0]\(0),
      I5 => Q(28),
      O => \result_DDR_K2[10]_i_2_n_0\
    );
\result_DDR_K2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_K2[11]_i_2_n_0\,
      I2 => \result_DDR_K2_reg[0]\(3),
      I3 => \result_DDR_K2[12]_i_2_n_0\,
      I4 => \result_DDR_K2_reg[0]\(2),
      I5 => \result_DDR_K2[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_K2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_K2_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_DDR_K2_reg[0]\(0),
      I5 => Q(24),
      O => \result_DDR_K2[11]_i_2_n_0\
    );
\result_DDR_K2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_K2[12]_i_2_n_0\,
      I2 => \result_DDR_K2_reg[0]\(3),
      I3 => \result_DDR_K2[13]_i_2_n_0\,
      I4 => \result_DDR_K2_reg[0]\(2),
      I5 => \result_DDR_K2[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_K2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_K2_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_DDR_K2_reg[0]\(0),
      I5 => Q(20),
      O => \result_DDR_K2[12]_i_2_n_0\
    );
\result_DDR_K2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_K2[13]_i_2_n_0\,
      I2 => \result_DDR_K2_reg[0]\(3),
      I3 => \result_DDR_K2[14]_i_2_n_0\,
      I4 => \result_DDR_K2_reg[0]\(2),
      I5 => \result_DDR_K2[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_K2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_K2_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_DDR_K2_reg[0]\(0),
      I5 => Q(16),
      O => \result_DDR_K2[13]_i_2_n_0\
    );
\result_DDR_K2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_K2[14]_i_2_n_0\,
      I2 => \result_DDR_K2_reg[0]\(3),
      I3 => \result_DDR_K2[15]_i_2_n_0\,
      I4 => \result_DDR_K2_reg[0]\(2),
      I5 => \result_DDR_K2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_K2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_K2_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_DDR_K2_reg[0]\(0),
      I5 => Q(12),
      O => \result_DDR_K2[14]_i_2_n_0\
    );
\result_DDR_K2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_K2[15]_i_2_n_0\,
      I2 => \result_DDR_K2_reg[0]\(3),
      I3 => \result_DDR_K2[15]_i_3_n_0\,
      I4 => \result_DDR_K2_reg[0]\(2),
      I5 => \result_DDR_K2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_K2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_K2_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_DDR_K2_reg[0]\(0),
      I5 => Q(8),
      O => \result_DDR_K2[15]_i_2_n_0\
    );
\result_DDR_K2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_K2_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_DDR_K2_reg[0]\(0),
      I5 => Q(4),
      O => \result_DDR_K2[15]_i_3_n_0\
    );
\result_DDR_K2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_K2_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_DDR_K2_reg[0]\(0),
      I5 => Q(0),
      O => \result_DDR_K2[15]_i_4_n_0\
    );
\result_DDR_K2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_K2[1]_i_2_n_0\,
      I2 => \result_DDR_K2_reg[0]\(3),
      I3 => \result_DDR_K2[2]_i_2_n_0\,
      I4 => \result_DDR_K2_reg[0]\(2),
      I5 => \result_DDR_K2[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_K2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_K2_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_DDR_K2_reg[0]\(0),
      I5 => Q(64),
      O => \result_DDR_K2[1]_i_2_n_0\
    );
\result_DDR_K2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_K2[2]_i_2_n_0\,
      I2 => \result_DDR_K2_reg[0]\(3),
      I3 => \result_DDR_K2[3]_i_2_n_0\,
      I4 => \result_DDR_K2_reg[0]\(2),
      I5 => \result_DDR_K2[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_K2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_K2_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_DDR_K2_reg[0]\(0),
      I5 => Q(60),
      O => \result_DDR_K2[2]_i_2_n_0\
    );
\result_DDR_K2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_K2[3]_i_2_n_0\,
      I2 => \result_DDR_K2_reg[0]\(3),
      I3 => \result_DDR_K2[4]_i_2_n_0\,
      I4 => \result_DDR_K2_reg[0]\(2),
      I5 => \result_DDR_K2[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_K2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_K2_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_DDR_K2_reg[0]\(0),
      I5 => Q(56),
      O => \result_DDR_K2[3]_i_2_n_0\
    );
\result_DDR_K2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_K2[4]_i_2_n_0\,
      I2 => \result_DDR_K2_reg[0]\(3),
      I3 => \result_DDR_K2[5]_i_2_n_0\,
      I4 => \result_DDR_K2_reg[0]\(2),
      I5 => \result_DDR_K2[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_K2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_K2_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_DDR_K2_reg[0]\(0),
      I5 => Q(52),
      O => \result_DDR_K2[4]_i_2_n_0\
    );
\result_DDR_K2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_K2[5]_i_2_n_0\,
      I2 => \result_DDR_K2_reg[0]\(3),
      I3 => \result_DDR_K2[6]_i_2_n_0\,
      I4 => \result_DDR_K2_reg[0]\(2),
      I5 => \result_DDR_K2[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_K2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_K2_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_DDR_K2_reg[0]\(0),
      I5 => Q(48),
      O => \result_DDR_K2[5]_i_2_n_0\
    );
\result_DDR_K2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_K2[6]_i_2_n_0\,
      I2 => \result_DDR_K2_reg[0]\(3),
      I3 => \result_DDR_K2[7]_i_2_n_0\,
      I4 => \result_DDR_K2_reg[0]\(2),
      I5 => \result_DDR_K2[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_K2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_K2_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_DDR_K2_reg[0]\(0),
      I5 => Q(44),
      O => \result_DDR_K2[6]_i_2_n_0\
    );
\result_DDR_K2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_K2[7]_i_2_n_0\,
      I2 => \result_DDR_K2_reg[0]\(3),
      I3 => \result_DDR_K2[8]_i_2_n_0\,
      I4 => \result_DDR_K2_reg[0]\(2),
      I5 => \result_DDR_K2[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_K2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_K2_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_DDR_K2_reg[0]\(0),
      I5 => Q(40),
      O => \result_DDR_K2[7]_i_2_n_0\
    );
\result_DDR_K2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_K2[8]_i_2_n_0\,
      I2 => \result_DDR_K2_reg[0]\(3),
      I3 => \result_DDR_K2[9]_i_2_n_0\,
      I4 => \result_DDR_K2_reg[0]\(2),
      I5 => \result_DDR_K2[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_K2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_K2_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_DDR_K2_reg[0]\(0),
      I5 => Q(36),
      O => \result_DDR_K2[8]_i_2_n_0\
    );
\result_DDR_K2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_K2[9]_i_2_n_0\,
      I2 => \result_DDR_K2_reg[0]\(3),
      I3 => \result_DDR_K2[10]_i_2_n_0\,
      I4 => \result_DDR_K2_reg[0]\(2),
      I5 => \result_DDR_K2[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_K2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_K2_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_DDR_K2_reg[0]\(0),
      I5 => Q(32),
      O => \result_DDR_K2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_45 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_L1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_45 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_45;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_45 is
  signal \result_DDR_L1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_L1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_L1[0]_i_2_n_0\,
      I2 => \result_DDR_L1_reg[0]\(3),
      I3 => \result_DDR_L1[1]_i_2_n_0\,
      I4 => \result_DDR_L1_reg[0]\(2),
      I5 => \result_DDR_L1[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_L1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_L1_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_DDR_L1_reg[0]\(0),
      I5 => Q(68),
      O => \result_DDR_L1[0]_i_2_n_0\
    );
\result_DDR_L1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_L1[10]_i_2_n_0\,
      I2 => \result_DDR_L1_reg[0]\(3),
      I3 => \result_DDR_L1[11]_i_2_n_0\,
      I4 => \result_DDR_L1_reg[0]\(2),
      I5 => \result_DDR_L1[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_L1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_L1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_DDR_L1_reg[0]\(0),
      I5 => Q(28),
      O => \result_DDR_L1[10]_i_2_n_0\
    );
\result_DDR_L1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_L1[11]_i_2_n_0\,
      I2 => \result_DDR_L1_reg[0]\(3),
      I3 => \result_DDR_L1[12]_i_2_n_0\,
      I4 => \result_DDR_L1_reg[0]\(2),
      I5 => \result_DDR_L1[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_L1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_L1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_DDR_L1_reg[0]\(0),
      I5 => Q(24),
      O => \result_DDR_L1[11]_i_2_n_0\
    );
\result_DDR_L1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_L1[12]_i_2_n_0\,
      I2 => \result_DDR_L1_reg[0]\(3),
      I3 => \result_DDR_L1[13]_i_2_n_0\,
      I4 => \result_DDR_L1_reg[0]\(2),
      I5 => \result_DDR_L1[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_L1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_L1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_DDR_L1_reg[0]\(0),
      I5 => Q(20),
      O => \result_DDR_L1[12]_i_2_n_0\
    );
\result_DDR_L1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_L1[13]_i_2_n_0\,
      I2 => \result_DDR_L1_reg[0]\(3),
      I3 => \result_DDR_L1[14]_i_2_n_0\,
      I4 => \result_DDR_L1_reg[0]\(2),
      I5 => \result_DDR_L1[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_L1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_L1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_DDR_L1_reg[0]\(0),
      I5 => Q(16),
      O => \result_DDR_L1[13]_i_2_n_0\
    );
\result_DDR_L1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_L1[14]_i_2_n_0\,
      I2 => \result_DDR_L1_reg[0]\(3),
      I3 => \result_DDR_L1[15]_i_2_n_0\,
      I4 => \result_DDR_L1_reg[0]\(2),
      I5 => \result_DDR_L1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_L1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_L1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_DDR_L1_reg[0]\(0),
      I5 => Q(12),
      O => \result_DDR_L1[14]_i_2_n_0\
    );
\result_DDR_L1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_L1[15]_i_2_n_0\,
      I2 => \result_DDR_L1_reg[0]\(3),
      I3 => \result_DDR_L1[15]_i_3_n_0\,
      I4 => \result_DDR_L1_reg[0]\(2),
      I5 => \result_DDR_L1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_L1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_L1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_DDR_L1_reg[0]\(0),
      I5 => Q(8),
      O => \result_DDR_L1[15]_i_2_n_0\
    );
\result_DDR_L1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_L1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_DDR_L1_reg[0]\(0),
      I5 => Q(4),
      O => \result_DDR_L1[15]_i_3_n_0\
    );
\result_DDR_L1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_L1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_DDR_L1_reg[0]\(0),
      I5 => Q(0),
      O => \result_DDR_L1[15]_i_4_n_0\
    );
\result_DDR_L1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_L1[1]_i_2_n_0\,
      I2 => \result_DDR_L1_reg[0]\(3),
      I3 => \result_DDR_L1[2]_i_2_n_0\,
      I4 => \result_DDR_L1_reg[0]\(2),
      I5 => \result_DDR_L1[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_L1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_L1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_DDR_L1_reg[0]\(0),
      I5 => Q(64),
      O => \result_DDR_L1[1]_i_2_n_0\
    );
\result_DDR_L1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_L1[2]_i_2_n_0\,
      I2 => \result_DDR_L1_reg[0]\(3),
      I3 => \result_DDR_L1[3]_i_2_n_0\,
      I4 => \result_DDR_L1_reg[0]\(2),
      I5 => \result_DDR_L1[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_L1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_L1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_DDR_L1_reg[0]\(0),
      I5 => Q(60),
      O => \result_DDR_L1[2]_i_2_n_0\
    );
\result_DDR_L1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_L1[3]_i_2_n_0\,
      I2 => \result_DDR_L1_reg[0]\(3),
      I3 => \result_DDR_L1[4]_i_2_n_0\,
      I4 => \result_DDR_L1_reg[0]\(2),
      I5 => \result_DDR_L1[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_L1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_L1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_DDR_L1_reg[0]\(0),
      I5 => Q(56),
      O => \result_DDR_L1[3]_i_2_n_0\
    );
\result_DDR_L1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_L1[4]_i_2_n_0\,
      I2 => \result_DDR_L1_reg[0]\(3),
      I3 => \result_DDR_L1[5]_i_2_n_0\,
      I4 => \result_DDR_L1_reg[0]\(2),
      I5 => \result_DDR_L1[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_L1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_L1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_DDR_L1_reg[0]\(0),
      I5 => Q(52),
      O => \result_DDR_L1[4]_i_2_n_0\
    );
\result_DDR_L1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_L1[5]_i_2_n_0\,
      I2 => \result_DDR_L1_reg[0]\(3),
      I3 => \result_DDR_L1[6]_i_2_n_0\,
      I4 => \result_DDR_L1_reg[0]\(2),
      I5 => \result_DDR_L1[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_L1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_L1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_DDR_L1_reg[0]\(0),
      I5 => Q(48),
      O => \result_DDR_L1[5]_i_2_n_0\
    );
\result_DDR_L1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_L1[6]_i_2_n_0\,
      I2 => \result_DDR_L1_reg[0]\(3),
      I3 => \result_DDR_L1[7]_i_2_n_0\,
      I4 => \result_DDR_L1_reg[0]\(2),
      I5 => \result_DDR_L1[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_L1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_L1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_DDR_L1_reg[0]\(0),
      I5 => Q(44),
      O => \result_DDR_L1[6]_i_2_n_0\
    );
\result_DDR_L1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_L1[7]_i_2_n_0\,
      I2 => \result_DDR_L1_reg[0]\(3),
      I3 => \result_DDR_L1[8]_i_2_n_0\,
      I4 => \result_DDR_L1_reg[0]\(2),
      I5 => \result_DDR_L1[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_L1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_L1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_DDR_L1_reg[0]\(0),
      I5 => Q(40),
      O => \result_DDR_L1[7]_i_2_n_0\
    );
\result_DDR_L1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_L1[8]_i_2_n_0\,
      I2 => \result_DDR_L1_reg[0]\(3),
      I3 => \result_DDR_L1[9]_i_2_n_0\,
      I4 => \result_DDR_L1_reg[0]\(2),
      I5 => \result_DDR_L1[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_L1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_L1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_DDR_L1_reg[0]\(0),
      I5 => Q(36),
      O => \result_DDR_L1[8]_i_2_n_0\
    );
\result_DDR_L1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_L1[9]_i_2_n_0\,
      I2 => \result_DDR_L1_reg[0]\(3),
      I3 => \result_DDR_L1[10]_i_2_n_0\,
      I4 => \result_DDR_L1_reg[0]\(2),
      I5 => \result_DDR_L1[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_L1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_L1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_DDR_L1_reg[0]\(0),
      I5 => Q(32),
      O => \result_DDR_L1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_46 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_L2_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_46 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_46;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_46 is
  signal \result_DDR_L2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_L2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_L2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_L2[0]_i_2_n_0\,
      I2 => \result_DDR_L2_reg[0]\(3),
      I3 => \result_DDR_L2[1]_i_2_n_0\,
      I4 => \result_DDR_L2_reg[0]\(2),
      I5 => \result_DDR_L2[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_L2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_L2_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_DDR_L2_reg[0]\(0),
      I5 => Q(68),
      O => \result_DDR_L2[0]_i_2_n_0\
    );
\result_DDR_L2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_L2[10]_i_2_n_0\,
      I2 => \result_DDR_L2_reg[0]\(3),
      I3 => \result_DDR_L2[11]_i_2_n_0\,
      I4 => \result_DDR_L2_reg[0]\(2),
      I5 => \result_DDR_L2[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_L2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_L2_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_DDR_L2_reg[0]\(0),
      I5 => Q(28),
      O => \result_DDR_L2[10]_i_2_n_0\
    );
\result_DDR_L2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_L2[11]_i_2_n_0\,
      I2 => \result_DDR_L2_reg[0]\(3),
      I3 => \result_DDR_L2[12]_i_2_n_0\,
      I4 => \result_DDR_L2_reg[0]\(2),
      I5 => \result_DDR_L2[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_L2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_L2_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_DDR_L2_reg[0]\(0),
      I5 => Q(24),
      O => \result_DDR_L2[11]_i_2_n_0\
    );
\result_DDR_L2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_L2[12]_i_2_n_0\,
      I2 => \result_DDR_L2_reg[0]\(3),
      I3 => \result_DDR_L2[13]_i_2_n_0\,
      I4 => \result_DDR_L2_reg[0]\(2),
      I5 => \result_DDR_L2[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_L2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_L2_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_DDR_L2_reg[0]\(0),
      I5 => Q(20),
      O => \result_DDR_L2[12]_i_2_n_0\
    );
\result_DDR_L2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_L2[13]_i_2_n_0\,
      I2 => \result_DDR_L2_reg[0]\(3),
      I3 => \result_DDR_L2[14]_i_2_n_0\,
      I4 => \result_DDR_L2_reg[0]\(2),
      I5 => \result_DDR_L2[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_L2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_L2_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_DDR_L2_reg[0]\(0),
      I5 => Q(16),
      O => \result_DDR_L2[13]_i_2_n_0\
    );
\result_DDR_L2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_L2[14]_i_2_n_0\,
      I2 => \result_DDR_L2_reg[0]\(3),
      I3 => \result_DDR_L2[15]_i_2_n_0\,
      I4 => \result_DDR_L2_reg[0]\(2),
      I5 => \result_DDR_L2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_L2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_L2_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_DDR_L2_reg[0]\(0),
      I5 => Q(12),
      O => \result_DDR_L2[14]_i_2_n_0\
    );
\result_DDR_L2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_L2[15]_i_2_n_0\,
      I2 => \result_DDR_L2_reg[0]\(3),
      I3 => \result_DDR_L2[15]_i_3_n_0\,
      I4 => \result_DDR_L2_reg[0]\(2),
      I5 => \result_DDR_L2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_L2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_L2_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_DDR_L2_reg[0]\(0),
      I5 => Q(8),
      O => \result_DDR_L2[15]_i_2_n_0\
    );
\result_DDR_L2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_L2_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_DDR_L2_reg[0]\(0),
      I5 => Q(4),
      O => \result_DDR_L2[15]_i_3_n_0\
    );
\result_DDR_L2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_L2_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_DDR_L2_reg[0]\(0),
      I5 => Q(0),
      O => \result_DDR_L2[15]_i_4_n_0\
    );
\result_DDR_L2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_L2[1]_i_2_n_0\,
      I2 => \result_DDR_L2_reg[0]\(3),
      I3 => \result_DDR_L2[2]_i_2_n_0\,
      I4 => \result_DDR_L2_reg[0]\(2),
      I5 => \result_DDR_L2[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_L2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_L2_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_DDR_L2_reg[0]\(0),
      I5 => Q(64),
      O => \result_DDR_L2[1]_i_2_n_0\
    );
\result_DDR_L2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_L2[2]_i_2_n_0\,
      I2 => \result_DDR_L2_reg[0]\(3),
      I3 => \result_DDR_L2[3]_i_2_n_0\,
      I4 => \result_DDR_L2_reg[0]\(2),
      I5 => \result_DDR_L2[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_L2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_L2_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_DDR_L2_reg[0]\(0),
      I5 => Q(60),
      O => \result_DDR_L2[2]_i_2_n_0\
    );
\result_DDR_L2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_L2[3]_i_2_n_0\,
      I2 => \result_DDR_L2_reg[0]\(3),
      I3 => \result_DDR_L2[4]_i_2_n_0\,
      I4 => \result_DDR_L2_reg[0]\(2),
      I5 => \result_DDR_L2[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_L2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_L2_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_DDR_L2_reg[0]\(0),
      I5 => Q(56),
      O => \result_DDR_L2[3]_i_2_n_0\
    );
\result_DDR_L2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_L2[4]_i_2_n_0\,
      I2 => \result_DDR_L2_reg[0]\(3),
      I3 => \result_DDR_L2[5]_i_2_n_0\,
      I4 => \result_DDR_L2_reg[0]\(2),
      I5 => \result_DDR_L2[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_L2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_L2_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_DDR_L2_reg[0]\(0),
      I5 => Q(52),
      O => \result_DDR_L2[4]_i_2_n_0\
    );
\result_DDR_L2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_L2[5]_i_2_n_0\,
      I2 => \result_DDR_L2_reg[0]\(3),
      I3 => \result_DDR_L2[6]_i_2_n_0\,
      I4 => \result_DDR_L2_reg[0]\(2),
      I5 => \result_DDR_L2[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_L2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_L2_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_DDR_L2_reg[0]\(0),
      I5 => Q(48),
      O => \result_DDR_L2[5]_i_2_n_0\
    );
\result_DDR_L2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_L2[6]_i_2_n_0\,
      I2 => \result_DDR_L2_reg[0]\(3),
      I3 => \result_DDR_L2[7]_i_2_n_0\,
      I4 => \result_DDR_L2_reg[0]\(2),
      I5 => \result_DDR_L2[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_L2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_L2_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_DDR_L2_reg[0]\(0),
      I5 => Q(44),
      O => \result_DDR_L2[6]_i_2_n_0\
    );
\result_DDR_L2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_L2[7]_i_2_n_0\,
      I2 => \result_DDR_L2_reg[0]\(3),
      I3 => \result_DDR_L2[8]_i_2_n_0\,
      I4 => \result_DDR_L2_reg[0]\(2),
      I5 => \result_DDR_L2[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_L2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_L2_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_DDR_L2_reg[0]\(0),
      I5 => Q(40),
      O => \result_DDR_L2[7]_i_2_n_0\
    );
\result_DDR_L2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_L2[8]_i_2_n_0\,
      I2 => \result_DDR_L2_reg[0]\(3),
      I3 => \result_DDR_L2[9]_i_2_n_0\,
      I4 => \result_DDR_L2_reg[0]\(2),
      I5 => \result_DDR_L2[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_L2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_L2_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_DDR_L2_reg[0]\(0),
      I5 => Q(36),
      O => \result_DDR_L2[8]_i_2_n_0\
    );
\result_DDR_L2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_L2[9]_i_2_n_0\,
      I2 => \result_DDR_L2_reg[0]\(3),
      I3 => \result_DDR_L2[10]_i_2_n_0\,
      I4 => \result_DDR_L2_reg[0]\(2),
      I5 => \result_DDR_L2[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_L2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_L2_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_DDR_L2_reg[0]\(0),
      I5 => Q(32),
      O => \result_DDR_L2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_47 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_M1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_47 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_47;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_47 is
  signal \result_DDR_M1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_M1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_M1[0]_i_2_n_0\,
      I2 => \result_DDR_M1_reg[0]\(3),
      I3 => \result_DDR_M1[1]_i_2_n_0\,
      I4 => \result_DDR_M1_reg[0]\(2),
      I5 => \result_DDR_M1[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_M1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_M1_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_DDR_M1_reg[0]\(0),
      I5 => Q(68),
      O => \result_DDR_M1[0]_i_2_n_0\
    );
\result_DDR_M1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_M1[10]_i_2_n_0\,
      I2 => \result_DDR_M1_reg[0]\(3),
      I3 => \result_DDR_M1[11]_i_2_n_0\,
      I4 => \result_DDR_M1_reg[0]\(2),
      I5 => \result_DDR_M1[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_M1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_M1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_DDR_M1_reg[0]\(0),
      I5 => Q(28),
      O => \result_DDR_M1[10]_i_2_n_0\
    );
\result_DDR_M1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_M1[11]_i_2_n_0\,
      I2 => \result_DDR_M1_reg[0]\(3),
      I3 => \result_DDR_M1[12]_i_2_n_0\,
      I4 => \result_DDR_M1_reg[0]\(2),
      I5 => \result_DDR_M1[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_M1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_M1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_DDR_M1_reg[0]\(0),
      I5 => Q(24),
      O => \result_DDR_M1[11]_i_2_n_0\
    );
\result_DDR_M1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_M1[12]_i_2_n_0\,
      I2 => \result_DDR_M1_reg[0]\(3),
      I3 => \result_DDR_M1[13]_i_2_n_0\,
      I4 => \result_DDR_M1_reg[0]\(2),
      I5 => \result_DDR_M1[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_M1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_M1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_DDR_M1_reg[0]\(0),
      I5 => Q(20),
      O => \result_DDR_M1[12]_i_2_n_0\
    );
\result_DDR_M1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_M1[13]_i_2_n_0\,
      I2 => \result_DDR_M1_reg[0]\(3),
      I3 => \result_DDR_M1[14]_i_2_n_0\,
      I4 => \result_DDR_M1_reg[0]\(2),
      I5 => \result_DDR_M1[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_M1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_M1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_DDR_M1_reg[0]\(0),
      I5 => Q(16),
      O => \result_DDR_M1[13]_i_2_n_0\
    );
\result_DDR_M1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_M1[14]_i_2_n_0\,
      I2 => \result_DDR_M1_reg[0]\(3),
      I3 => \result_DDR_M1[15]_i_2_n_0\,
      I4 => \result_DDR_M1_reg[0]\(2),
      I5 => \result_DDR_M1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_M1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_M1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_DDR_M1_reg[0]\(0),
      I5 => Q(12),
      O => \result_DDR_M1[14]_i_2_n_0\
    );
\result_DDR_M1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_M1[15]_i_2_n_0\,
      I2 => \result_DDR_M1_reg[0]\(3),
      I3 => \result_DDR_M1[15]_i_3_n_0\,
      I4 => \result_DDR_M1_reg[0]\(2),
      I5 => \result_DDR_M1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_M1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_M1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_DDR_M1_reg[0]\(0),
      I5 => Q(8),
      O => \result_DDR_M1[15]_i_2_n_0\
    );
\result_DDR_M1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_M1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_DDR_M1_reg[0]\(0),
      I5 => Q(4),
      O => \result_DDR_M1[15]_i_3_n_0\
    );
\result_DDR_M1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_M1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_DDR_M1_reg[0]\(0),
      I5 => Q(0),
      O => \result_DDR_M1[15]_i_4_n_0\
    );
\result_DDR_M1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_M1[1]_i_2_n_0\,
      I2 => \result_DDR_M1_reg[0]\(3),
      I3 => \result_DDR_M1[2]_i_2_n_0\,
      I4 => \result_DDR_M1_reg[0]\(2),
      I5 => \result_DDR_M1[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_M1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_M1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_DDR_M1_reg[0]\(0),
      I5 => Q(64),
      O => \result_DDR_M1[1]_i_2_n_0\
    );
\result_DDR_M1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_M1[2]_i_2_n_0\,
      I2 => \result_DDR_M1_reg[0]\(3),
      I3 => \result_DDR_M1[3]_i_2_n_0\,
      I4 => \result_DDR_M1_reg[0]\(2),
      I5 => \result_DDR_M1[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_M1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_M1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_DDR_M1_reg[0]\(0),
      I5 => Q(60),
      O => \result_DDR_M1[2]_i_2_n_0\
    );
\result_DDR_M1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_M1[3]_i_2_n_0\,
      I2 => \result_DDR_M1_reg[0]\(3),
      I3 => \result_DDR_M1[4]_i_2_n_0\,
      I4 => \result_DDR_M1_reg[0]\(2),
      I5 => \result_DDR_M1[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_M1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_M1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_DDR_M1_reg[0]\(0),
      I5 => Q(56),
      O => \result_DDR_M1[3]_i_2_n_0\
    );
\result_DDR_M1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_M1[4]_i_2_n_0\,
      I2 => \result_DDR_M1_reg[0]\(3),
      I3 => \result_DDR_M1[5]_i_2_n_0\,
      I4 => \result_DDR_M1_reg[0]\(2),
      I5 => \result_DDR_M1[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_M1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_M1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_DDR_M1_reg[0]\(0),
      I5 => Q(52),
      O => \result_DDR_M1[4]_i_2_n_0\
    );
\result_DDR_M1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_M1[5]_i_2_n_0\,
      I2 => \result_DDR_M1_reg[0]\(3),
      I3 => \result_DDR_M1[6]_i_2_n_0\,
      I4 => \result_DDR_M1_reg[0]\(2),
      I5 => \result_DDR_M1[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_M1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_M1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_DDR_M1_reg[0]\(0),
      I5 => Q(48),
      O => \result_DDR_M1[5]_i_2_n_0\
    );
\result_DDR_M1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_M1[6]_i_2_n_0\,
      I2 => \result_DDR_M1_reg[0]\(3),
      I3 => \result_DDR_M1[7]_i_2_n_0\,
      I4 => \result_DDR_M1_reg[0]\(2),
      I5 => \result_DDR_M1[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_M1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_M1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_DDR_M1_reg[0]\(0),
      I5 => Q(44),
      O => \result_DDR_M1[6]_i_2_n_0\
    );
\result_DDR_M1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_M1[7]_i_2_n_0\,
      I2 => \result_DDR_M1_reg[0]\(3),
      I3 => \result_DDR_M1[8]_i_2_n_0\,
      I4 => \result_DDR_M1_reg[0]\(2),
      I5 => \result_DDR_M1[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_M1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_M1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_DDR_M1_reg[0]\(0),
      I5 => Q(40),
      O => \result_DDR_M1[7]_i_2_n_0\
    );
\result_DDR_M1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_M1[8]_i_2_n_0\,
      I2 => \result_DDR_M1_reg[0]\(3),
      I3 => \result_DDR_M1[9]_i_2_n_0\,
      I4 => \result_DDR_M1_reg[0]\(2),
      I5 => \result_DDR_M1[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_M1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_M1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_DDR_M1_reg[0]\(0),
      I5 => Q(36),
      O => \result_DDR_M1[8]_i_2_n_0\
    );
\result_DDR_M1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_M1[9]_i_2_n_0\,
      I2 => \result_DDR_M1_reg[0]\(3),
      I3 => \result_DDR_M1[10]_i_2_n_0\,
      I4 => \result_DDR_M1_reg[0]\(2),
      I5 => \result_DDR_M1[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_M1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_M1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_DDR_M1_reg[0]\(0),
      I5 => Q(32),
      O => \result_DDR_M1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_48 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_M2_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_48 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_48;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_48 is
  signal \result_DDR_M2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_M2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_M2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_M2[0]_i_2_n_0\,
      I2 => \result_DDR_M2_reg[0]\(3),
      I3 => \result_DDR_M2[1]_i_2_n_0\,
      I4 => \result_DDR_M2_reg[0]\(2),
      I5 => \result_DDR_M2[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_M2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_M2_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_DDR_M2_reg[0]\(0),
      I5 => Q(68),
      O => \result_DDR_M2[0]_i_2_n_0\
    );
\result_DDR_M2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_M2[10]_i_2_n_0\,
      I2 => \result_DDR_M2_reg[0]\(3),
      I3 => \result_DDR_M2[11]_i_2_n_0\,
      I4 => \result_DDR_M2_reg[0]\(2),
      I5 => \result_DDR_M2[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_M2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_M2_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_DDR_M2_reg[0]\(0),
      I5 => Q(28),
      O => \result_DDR_M2[10]_i_2_n_0\
    );
\result_DDR_M2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_M2[11]_i_2_n_0\,
      I2 => \result_DDR_M2_reg[0]\(3),
      I3 => \result_DDR_M2[12]_i_2_n_0\,
      I4 => \result_DDR_M2_reg[0]\(2),
      I5 => \result_DDR_M2[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_M2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_M2_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_DDR_M2_reg[0]\(0),
      I5 => Q(24),
      O => \result_DDR_M2[11]_i_2_n_0\
    );
\result_DDR_M2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_M2[12]_i_2_n_0\,
      I2 => \result_DDR_M2_reg[0]\(3),
      I3 => \result_DDR_M2[13]_i_2_n_0\,
      I4 => \result_DDR_M2_reg[0]\(2),
      I5 => \result_DDR_M2[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_M2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_M2_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_DDR_M2_reg[0]\(0),
      I5 => Q(20),
      O => \result_DDR_M2[12]_i_2_n_0\
    );
\result_DDR_M2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_M2[13]_i_2_n_0\,
      I2 => \result_DDR_M2_reg[0]\(3),
      I3 => \result_DDR_M2[14]_i_2_n_0\,
      I4 => \result_DDR_M2_reg[0]\(2),
      I5 => \result_DDR_M2[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_M2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_M2_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_DDR_M2_reg[0]\(0),
      I5 => Q(16),
      O => \result_DDR_M2[13]_i_2_n_0\
    );
\result_DDR_M2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_M2[14]_i_2_n_0\,
      I2 => \result_DDR_M2_reg[0]\(3),
      I3 => \result_DDR_M2[15]_i_2_n_0\,
      I4 => \result_DDR_M2_reg[0]\(2),
      I5 => \result_DDR_M2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_M2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_M2_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_DDR_M2_reg[0]\(0),
      I5 => Q(12),
      O => \result_DDR_M2[14]_i_2_n_0\
    );
\result_DDR_M2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_M2[15]_i_2_n_0\,
      I2 => \result_DDR_M2_reg[0]\(3),
      I3 => \result_DDR_M2[15]_i_3_n_0\,
      I4 => \result_DDR_M2_reg[0]\(2),
      I5 => \result_DDR_M2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_M2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_M2_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_DDR_M2_reg[0]\(0),
      I5 => Q(8),
      O => \result_DDR_M2[15]_i_2_n_0\
    );
\result_DDR_M2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_M2_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_DDR_M2_reg[0]\(0),
      I5 => Q(4),
      O => \result_DDR_M2[15]_i_3_n_0\
    );
\result_DDR_M2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_M2_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_DDR_M2_reg[0]\(0),
      I5 => Q(0),
      O => \result_DDR_M2[15]_i_4_n_0\
    );
\result_DDR_M2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_M2[1]_i_2_n_0\,
      I2 => \result_DDR_M2_reg[0]\(3),
      I3 => \result_DDR_M2[2]_i_2_n_0\,
      I4 => \result_DDR_M2_reg[0]\(2),
      I5 => \result_DDR_M2[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_M2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_M2_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_DDR_M2_reg[0]\(0),
      I5 => Q(64),
      O => \result_DDR_M2[1]_i_2_n_0\
    );
\result_DDR_M2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_M2[2]_i_2_n_0\,
      I2 => \result_DDR_M2_reg[0]\(3),
      I3 => \result_DDR_M2[3]_i_2_n_0\,
      I4 => \result_DDR_M2_reg[0]\(2),
      I5 => \result_DDR_M2[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_M2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_M2_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_DDR_M2_reg[0]\(0),
      I5 => Q(60),
      O => \result_DDR_M2[2]_i_2_n_0\
    );
\result_DDR_M2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_M2[3]_i_2_n_0\,
      I2 => \result_DDR_M2_reg[0]\(3),
      I3 => \result_DDR_M2[4]_i_2_n_0\,
      I4 => \result_DDR_M2_reg[0]\(2),
      I5 => \result_DDR_M2[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_M2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_M2_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_DDR_M2_reg[0]\(0),
      I5 => Q(56),
      O => \result_DDR_M2[3]_i_2_n_0\
    );
\result_DDR_M2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_M2[4]_i_2_n_0\,
      I2 => \result_DDR_M2_reg[0]\(3),
      I3 => \result_DDR_M2[5]_i_2_n_0\,
      I4 => \result_DDR_M2_reg[0]\(2),
      I5 => \result_DDR_M2[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_M2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_M2_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_DDR_M2_reg[0]\(0),
      I5 => Q(52),
      O => \result_DDR_M2[4]_i_2_n_0\
    );
\result_DDR_M2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_M2[5]_i_2_n_0\,
      I2 => \result_DDR_M2_reg[0]\(3),
      I3 => \result_DDR_M2[6]_i_2_n_0\,
      I4 => \result_DDR_M2_reg[0]\(2),
      I5 => \result_DDR_M2[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_M2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_M2_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_DDR_M2_reg[0]\(0),
      I5 => Q(48),
      O => \result_DDR_M2[5]_i_2_n_0\
    );
\result_DDR_M2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_M2[6]_i_2_n_0\,
      I2 => \result_DDR_M2_reg[0]\(3),
      I3 => \result_DDR_M2[7]_i_2_n_0\,
      I4 => \result_DDR_M2_reg[0]\(2),
      I5 => \result_DDR_M2[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_M2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_M2_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_DDR_M2_reg[0]\(0),
      I5 => Q(44),
      O => \result_DDR_M2[6]_i_2_n_0\
    );
\result_DDR_M2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_M2[7]_i_2_n_0\,
      I2 => \result_DDR_M2_reg[0]\(3),
      I3 => \result_DDR_M2[8]_i_2_n_0\,
      I4 => \result_DDR_M2_reg[0]\(2),
      I5 => \result_DDR_M2[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_M2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_M2_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_DDR_M2_reg[0]\(0),
      I5 => Q(40),
      O => \result_DDR_M2[7]_i_2_n_0\
    );
\result_DDR_M2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_M2[8]_i_2_n_0\,
      I2 => \result_DDR_M2_reg[0]\(3),
      I3 => \result_DDR_M2[9]_i_2_n_0\,
      I4 => \result_DDR_M2_reg[0]\(2),
      I5 => \result_DDR_M2[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_M2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_M2_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_DDR_M2_reg[0]\(0),
      I5 => Q(36),
      O => \result_DDR_M2[8]_i_2_n_0\
    );
\result_DDR_M2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_M2[9]_i_2_n_0\,
      I2 => \result_DDR_M2_reg[0]\(3),
      I3 => \result_DDR_M2[10]_i_2_n_0\,
      I4 => \result_DDR_M2_reg[0]\(2),
      I5 => \result_DDR_M2[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_M2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_M2_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_DDR_M2_reg[0]\(0),
      I5 => Q(32),
      O => \result_DDR_M2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_49 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_N1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_49 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_49;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_49 is
  signal \result_DDR_N1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_N1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_N1[0]_i_2_n_0\,
      I2 => \result_DDR_N1_reg[0]\(3),
      I3 => \result_DDR_N1[1]_i_2_n_0\,
      I4 => \result_DDR_N1_reg[0]\(2),
      I5 => \result_DDR_N1[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_N1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_N1_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_DDR_N1_reg[0]\(0),
      I5 => Q(68),
      O => \result_DDR_N1[0]_i_2_n_0\
    );
\result_DDR_N1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_N1[10]_i_2_n_0\,
      I2 => \result_DDR_N1_reg[0]\(3),
      I3 => \result_DDR_N1[11]_i_2_n_0\,
      I4 => \result_DDR_N1_reg[0]\(2),
      I5 => \result_DDR_N1[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_N1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_N1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_DDR_N1_reg[0]\(0),
      I5 => Q(28),
      O => \result_DDR_N1[10]_i_2_n_0\
    );
\result_DDR_N1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_N1[11]_i_2_n_0\,
      I2 => \result_DDR_N1_reg[0]\(3),
      I3 => \result_DDR_N1[12]_i_2_n_0\,
      I4 => \result_DDR_N1_reg[0]\(2),
      I5 => \result_DDR_N1[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_N1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_N1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_DDR_N1_reg[0]\(0),
      I5 => Q(24),
      O => \result_DDR_N1[11]_i_2_n_0\
    );
\result_DDR_N1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_N1[12]_i_2_n_0\,
      I2 => \result_DDR_N1_reg[0]\(3),
      I3 => \result_DDR_N1[13]_i_2_n_0\,
      I4 => \result_DDR_N1_reg[0]\(2),
      I5 => \result_DDR_N1[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_N1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_N1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_DDR_N1_reg[0]\(0),
      I5 => Q(20),
      O => \result_DDR_N1[12]_i_2_n_0\
    );
\result_DDR_N1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_N1[13]_i_2_n_0\,
      I2 => \result_DDR_N1_reg[0]\(3),
      I3 => \result_DDR_N1[14]_i_2_n_0\,
      I4 => \result_DDR_N1_reg[0]\(2),
      I5 => \result_DDR_N1[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_N1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_N1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_DDR_N1_reg[0]\(0),
      I5 => Q(16),
      O => \result_DDR_N1[13]_i_2_n_0\
    );
\result_DDR_N1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_N1[14]_i_2_n_0\,
      I2 => \result_DDR_N1_reg[0]\(3),
      I3 => \result_DDR_N1[15]_i_2_n_0\,
      I4 => \result_DDR_N1_reg[0]\(2),
      I5 => \result_DDR_N1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_N1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_N1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_DDR_N1_reg[0]\(0),
      I5 => Q(12),
      O => \result_DDR_N1[14]_i_2_n_0\
    );
\result_DDR_N1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_N1[15]_i_2_n_0\,
      I2 => \result_DDR_N1_reg[0]\(3),
      I3 => \result_DDR_N1[15]_i_3_n_0\,
      I4 => \result_DDR_N1_reg[0]\(2),
      I5 => \result_DDR_N1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_N1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_N1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_DDR_N1_reg[0]\(0),
      I5 => Q(8),
      O => \result_DDR_N1[15]_i_2_n_0\
    );
\result_DDR_N1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_N1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_DDR_N1_reg[0]\(0),
      I5 => Q(4),
      O => \result_DDR_N1[15]_i_3_n_0\
    );
\result_DDR_N1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_N1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_DDR_N1_reg[0]\(0),
      I5 => Q(0),
      O => \result_DDR_N1[15]_i_4_n_0\
    );
\result_DDR_N1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_N1[1]_i_2_n_0\,
      I2 => \result_DDR_N1_reg[0]\(3),
      I3 => \result_DDR_N1[2]_i_2_n_0\,
      I4 => \result_DDR_N1_reg[0]\(2),
      I5 => \result_DDR_N1[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_N1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_N1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_DDR_N1_reg[0]\(0),
      I5 => Q(64),
      O => \result_DDR_N1[1]_i_2_n_0\
    );
\result_DDR_N1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_N1[2]_i_2_n_0\,
      I2 => \result_DDR_N1_reg[0]\(3),
      I3 => \result_DDR_N1[3]_i_2_n_0\,
      I4 => \result_DDR_N1_reg[0]\(2),
      I5 => \result_DDR_N1[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_N1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_N1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_DDR_N1_reg[0]\(0),
      I5 => Q(60),
      O => \result_DDR_N1[2]_i_2_n_0\
    );
\result_DDR_N1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_N1[3]_i_2_n_0\,
      I2 => \result_DDR_N1_reg[0]\(3),
      I3 => \result_DDR_N1[4]_i_2_n_0\,
      I4 => \result_DDR_N1_reg[0]\(2),
      I5 => \result_DDR_N1[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_N1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_N1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_DDR_N1_reg[0]\(0),
      I5 => Q(56),
      O => \result_DDR_N1[3]_i_2_n_0\
    );
\result_DDR_N1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_N1[4]_i_2_n_0\,
      I2 => \result_DDR_N1_reg[0]\(3),
      I3 => \result_DDR_N1[5]_i_2_n_0\,
      I4 => \result_DDR_N1_reg[0]\(2),
      I5 => \result_DDR_N1[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_N1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_N1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_DDR_N1_reg[0]\(0),
      I5 => Q(52),
      O => \result_DDR_N1[4]_i_2_n_0\
    );
\result_DDR_N1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_N1[5]_i_2_n_0\,
      I2 => \result_DDR_N1_reg[0]\(3),
      I3 => \result_DDR_N1[6]_i_2_n_0\,
      I4 => \result_DDR_N1_reg[0]\(2),
      I5 => \result_DDR_N1[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_N1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_N1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_DDR_N1_reg[0]\(0),
      I5 => Q(48),
      O => \result_DDR_N1[5]_i_2_n_0\
    );
\result_DDR_N1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_N1[6]_i_2_n_0\,
      I2 => \result_DDR_N1_reg[0]\(3),
      I3 => \result_DDR_N1[7]_i_2_n_0\,
      I4 => \result_DDR_N1_reg[0]\(2),
      I5 => \result_DDR_N1[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_N1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_N1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_DDR_N1_reg[0]\(0),
      I5 => Q(44),
      O => \result_DDR_N1[6]_i_2_n_0\
    );
\result_DDR_N1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_N1[7]_i_2_n_0\,
      I2 => \result_DDR_N1_reg[0]\(3),
      I3 => \result_DDR_N1[8]_i_2_n_0\,
      I4 => \result_DDR_N1_reg[0]\(2),
      I5 => \result_DDR_N1[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_N1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_N1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_DDR_N1_reg[0]\(0),
      I5 => Q(40),
      O => \result_DDR_N1[7]_i_2_n_0\
    );
\result_DDR_N1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_N1[8]_i_2_n_0\,
      I2 => \result_DDR_N1_reg[0]\(3),
      I3 => \result_DDR_N1[9]_i_2_n_0\,
      I4 => \result_DDR_N1_reg[0]\(2),
      I5 => \result_DDR_N1[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_N1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_N1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_DDR_N1_reg[0]\(0),
      I5 => Q(36),
      O => \result_DDR_N1[8]_i_2_n_0\
    );
\result_DDR_N1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_N1[9]_i_2_n_0\,
      I2 => \result_DDR_N1_reg[0]\(3),
      I3 => \result_DDR_N1[10]_i_2_n_0\,
      I4 => \result_DDR_N1_reg[0]\(2),
      I5 => \result_DDR_N1[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_N1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_N1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_DDR_N1_reg[0]\(0),
      I5 => Q(32),
      O => \result_DDR_N1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_50 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_N2_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_50 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_50;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_50 is
  signal \result_DDR_N2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_N2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_N2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_N2[0]_i_2_n_0\,
      I2 => \result_DDR_N2_reg[0]\(3),
      I3 => \result_DDR_N2[1]_i_2_n_0\,
      I4 => \result_DDR_N2_reg[0]\(2),
      I5 => \result_DDR_N2[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_N2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_N2_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_DDR_N2_reg[0]\(0),
      I5 => Q(68),
      O => \result_DDR_N2[0]_i_2_n_0\
    );
\result_DDR_N2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_N2[10]_i_2_n_0\,
      I2 => \result_DDR_N2_reg[0]\(3),
      I3 => \result_DDR_N2[11]_i_2_n_0\,
      I4 => \result_DDR_N2_reg[0]\(2),
      I5 => \result_DDR_N2[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_N2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_N2_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_DDR_N2_reg[0]\(0),
      I5 => Q(28),
      O => \result_DDR_N2[10]_i_2_n_0\
    );
\result_DDR_N2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_N2[11]_i_2_n_0\,
      I2 => \result_DDR_N2_reg[0]\(3),
      I3 => \result_DDR_N2[12]_i_2_n_0\,
      I4 => \result_DDR_N2_reg[0]\(2),
      I5 => \result_DDR_N2[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_N2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_N2_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_DDR_N2_reg[0]\(0),
      I5 => Q(24),
      O => \result_DDR_N2[11]_i_2_n_0\
    );
\result_DDR_N2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_N2[12]_i_2_n_0\,
      I2 => \result_DDR_N2_reg[0]\(3),
      I3 => \result_DDR_N2[13]_i_2_n_0\,
      I4 => \result_DDR_N2_reg[0]\(2),
      I5 => \result_DDR_N2[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_N2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_N2_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_DDR_N2_reg[0]\(0),
      I5 => Q(20),
      O => \result_DDR_N2[12]_i_2_n_0\
    );
\result_DDR_N2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_N2[13]_i_2_n_0\,
      I2 => \result_DDR_N2_reg[0]\(3),
      I3 => \result_DDR_N2[14]_i_2_n_0\,
      I4 => \result_DDR_N2_reg[0]\(2),
      I5 => \result_DDR_N2[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_N2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_N2_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_DDR_N2_reg[0]\(0),
      I5 => Q(16),
      O => \result_DDR_N2[13]_i_2_n_0\
    );
\result_DDR_N2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_N2[14]_i_2_n_0\,
      I2 => \result_DDR_N2_reg[0]\(3),
      I3 => \result_DDR_N2[15]_i_2_n_0\,
      I4 => \result_DDR_N2_reg[0]\(2),
      I5 => \result_DDR_N2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_N2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_N2_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_DDR_N2_reg[0]\(0),
      I5 => Q(12),
      O => \result_DDR_N2[14]_i_2_n_0\
    );
\result_DDR_N2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_N2[15]_i_2_n_0\,
      I2 => \result_DDR_N2_reg[0]\(3),
      I3 => \result_DDR_N2[15]_i_3_n_0\,
      I4 => \result_DDR_N2_reg[0]\(2),
      I5 => \result_DDR_N2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_N2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_N2_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_DDR_N2_reg[0]\(0),
      I5 => Q(8),
      O => \result_DDR_N2[15]_i_2_n_0\
    );
\result_DDR_N2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_N2_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_DDR_N2_reg[0]\(0),
      I5 => Q(4),
      O => \result_DDR_N2[15]_i_3_n_0\
    );
\result_DDR_N2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_N2_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_DDR_N2_reg[0]\(0),
      I5 => Q(0),
      O => \result_DDR_N2[15]_i_4_n_0\
    );
\result_DDR_N2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_N2[1]_i_2_n_0\,
      I2 => \result_DDR_N2_reg[0]\(3),
      I3 => \result_DDR_N2[2]_i_2_n_0\,
      I4 => \result_DDR_N2_reg[0]\(2),
      I5 => \result_DDR_N2[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_N2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_N2_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_DDR_N2_reg[0]\(0),
      I5 => Q(64),
      O => \result_DDR_N2[1]_i_2_n_0\
    );
\result_DDR_N2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_N2[2]_i_2_n_0\,
      I2 => \result_DDR_N2_reg[0]\(3),
      I3 => \result_DDR_N2[3]_i_2_n_0\,
      I4 => \result_DDR_N2_reg[0]\(2),
      I5 => \result_DDR_N2[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_N2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_N2_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_DDR_N2_reg[0]\(0),
      I5 => Q(60),
      O => \result_DDR_N2[2]_i_2_n_0\
    );
\result_DDR_N2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_N2[3]_i_2_n_0\,
      I2 => \result_DDR_N2_reg[0]\(3),
      I3 => \result_DDR_N2[4]_i_2_n_0\,
      I4 => \result_DDR_N2_reg[0]\(2),
      I5 => \result_DDR_N2[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_N2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_N2_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_DDR_N2_reg[0]\(0),
      I5 => Q(56),
      O => \result_DDR_N2[3]_i_2_n_0\
    );
\result_DDR_N2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_N2[4]_i_2_n_0\,
      I2 => \result_DDR_N2_reg[0]\(3),
      I3 => \result_DDR_N2[5]_i_2_n_0\,
      I4 => \result_DDR_N2_reg[0]\(2),
      I5 => \result_DDR_N2[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_N2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_N2_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_DDR_N2_reg[0]\(0),
      I5 => Q(52),
      O => \result_DDR_N2[4]_i_2_n_0\
    );
\result_DDR_N2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_N2[5]_i_2_n_0\,
      I2 => \result_DDR_N2_reg[0]\(3),
      I3 => \result_DDR_N2[6]_i_2_n_0\,
      I4 => \result_DDR_N2_reg[0]\(2),
      I5 => \result_DDR_N2[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_N2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_N2_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_DDR_N2_reg[0]\(0),
      I5 => Q(48),
      O => \result_DDR_N2[5]_i_2_n_0\
    );
\result_DDR_N2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_N2[6]_i_2_n_0\,
      I2 => \result_DDR_N2_reg[0]\(3),
      I3 => \result_DDR_N2[7]_i_2_n_0\,
      I4 => \result_DDR_N2_reg[0]\(2),
      I5 => \result_DDR_N2[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_N2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_N2_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_DDR_N2_reg[0]\(0),
      I5 => Q(44),
      O => \result_DDR_N2[6]_i_2_n_0\
    );
\result_DDR_N2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_N2[7]_i_2_n_0\,
      I2 => \result_DDR_N2_reg[0]\(3),
      I3 => \result_DDR_N2[8]_i_2_n_0\,
      I4 => \result_DDR_N2_reg[0]\(2),
      I5 => \result_DDR_N2[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_N2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_N2_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_DDR_N2_reg[0]\(0),
      I5 => Q(40),
      O => \result_DDR_N2[7]_i_2_n_0\
    );
\result_DDR_N2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_N2[8]_i_2_n_0\,
      I2 => \result_DDR_N2_reg[0]\(3),
      I3 => \result_DDR_N2[9]_i_2_n_0\,
      I4 => \result_DDR_N2_reg[0]\(2),
      I5 => \result_DDR_N2[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_N2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_N2_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_DDR_N2_reg[0]\(0),
      I5 => Q(36),
      O => \result_DDR_N2[8]_i_2_n_0\
    );
\result_DDR_N2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_N2[9]_i_2_n_0\,
      I2 => \result_DDR_N2_reg[0]\(3),
      I3 => \result_DDR_N2[10]_i_2_n_0\,
      I4 => \result_DDR_N2_reg[0]\(2),
      I5 => \result_DDR_N2[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_N2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_N2_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_DDR_N2_reg[0]\(0),
      I5 => Q(32),
      O => \result_DDR_N2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_51 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_O1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_51 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_51;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_51 is
  signal \result_DDR_O1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_O1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_O1[0]_i_2_n_0\,
      I2 => \result_DDR_O1_reg[0]\(3),
      I3 => \result_DDR_O1[1]_i_2_n_0\,
      I4 => \result_DDR_O1_reg[0]\(2),
      I5 => \result_DDR_O1[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_O1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_O1_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_DDR_O1_reg[0]\(0),
      I5 => Q(68),
      O => \result_DDR_O1[0]_i_2_n_0\
    );
\result_DDR_O1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_O1[10]_i_2_n_0\,
      I2 => \result_DDR_O1_reg[0]\(3),
      I3 => \result_DDR_O1[11]_i_2_n_0\,
      I4 => \result_DDR_O1_reg[0]\(2),
      I5 => \result_DDR_O1[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_O1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_O1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_DDR_O1_reg[0]\(0),
      I5 => Q(28),
      O => \result_DDR_O1[10]_i_2_n_0\
    );
\result_DDR_O1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_O1[11]_i_2_n_0\,
      I2 => \result_DDR_O1_reg[0]\(3),
      I3 => \result_DDR_O1[12]_i_2_n_0\,
      I4 => \result_DDR_O1_reg[0]\(2),
      I5 => \result_DDR_O1[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_O1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_O1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_DDR_O1_reg[0]\(0),
      I5 => Q(24),
      O => \result_DDR_O1[11]_i_2_n_0\
    );
\result_DDR_O1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_O1[12]_i_2_n_0\,
      I2 => \result_DDR_O1_reg[0]\(3),
      I3 => \result_DDR_O1[13]_i_2_n_0\,
      I4 => \result_DDR_O1_reg[0]\(2),
      I5 => \result_DDR_O1[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_O1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_O1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_DDR_O1_reg[0]\(0),
      I5 => Q(20),
      O => \result_DDR_O1[12]_i_2_n_0\
    );
\result_DDR_O1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_O1[13]_i_2_n_0\,
      I2 => \result_DDR_O1_reg[0]\(3),
      I3 => \result_DDR_O1[14]_i_2_n_0\,
      I4 => \result_DDR_O1_reg[0]\(2),
      I5 => \result_DDR_O1[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_O1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_O1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_DDR_O1_reg[0]\(0),
      I5 => Q(16),
      O => \result_DDR_O1[13]_i_2_n_0\
    );
\result_DDR_O1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_O1[14]_i_2_n_0\,
      I2 => \result_DDR_O1_reg[0]\(3),
      I3 => \result_DDR_O1[15]_i_2_n_0\,
      I4 => \result_DDR_O1_reg[0]\(2),
      I5 => \result_DDR_O1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_O1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_O1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_DDR_O1_reg[0]\(0),
      I5 => Q(12),
      O => \result_DDR_O1[14]_i_2_n_0\
    );
\result_DDR_O1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_O1[15]_i_2_n_0\,
      I2 => \result_DDR_O1_reg[0]\(3),
      I3 => \result_DDR_O1[15]_i_3_n_0\,
      I4 => \result_DDR_O1_reg[0]\(2),
      I5 => \result_DDR_O1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_O1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_O1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_DDR_O1_reg[0]\(0),
      I5 => Q(8),
      O => \result_DDR_O1[15]_i_2_n_0\
    );
\result_DDR_O1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_O1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_DDR_O1_reg[0]\(0),
      I5 => Q(4),
      O => \result_DDR_O1[15]_i_3_n_0\
    );
\result_DDR_O1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_O1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_DDR_O1_reg[0]\(0),
      I5 => Q(0),
      O => \result_DDR_O1[15]_i_4_n_0\
    );
\result_DDR_O1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_O1[1]_i_2_n_0\,
      I2 => \result_DDR_O1_reg[0]\(3),
      I3 => \result_DDR_O1[2]_i_2_n_0\,
      I4 => \result_DDR_O1_reg[0]\(2),
      I5 => \result_DDR_O1[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_O1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_O1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_DDR_O1_reg[0]\(0),
      I5 => Q(64),
      O => \result_DDR_O1[1]_i_2_n_0\
    );
\result_DDR_O1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_O1[2]_i_2_n_0\,
      I2 => \result_DDR_O1_reg[0]\(3),
      I3 => \result_DDR_O1[3]_i_2_n_0\,
      I4 => \result_DDR_O1_reg[0]\(2),
      I5 => \result_DDR_O1[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_O1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_O1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_DDR_O1_reg[0]\(0),
      I5 => Q(60),
      O => \result_DDR_O1[2]_i_2_n_0\
    );
\result_DDR_O1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_O1[3]_i_2_n_0\,
      I2 => \result_DDR_O1_reg[0]\(3),
      I3 => \result_DDR_O1[4]_i_2_n_0\,
      I4 => \result_DDR_O1_reg[0]\(2),
      I5 => \result_DDR_O1[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_O1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_O1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_DDR_O1_reg[0]\(0),
      I5 => Q(56),
      O => \result_DDR_O1[3]_i_2_n_0\
    );
\result_DDR_O1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_O1[4]_i_2_n_0\,
      I2 => \result_DDR_O1_reg[0]\(3),
      I3 => \result_DDR_O1[5]_i_2_n_0\,
      I4 => \result_DDR_O1_reg[0]\(2),
      I5 => \result_DDR_O1[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_O1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_O1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_DDR_O1_reg[0]\(0),
      I5 => Q(52),
      O => \result_DDR_O1[4]_i_2_n_0\
    );
\result_DDR_O1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_O1[5]_i_2_n_0\,
      I2 => \result_DDR_O1_reg[0]\(3),
      I3 => \result_DDR_O1[6]_i_2_n_0\,
      I4 => \result_DDR_O1_reg[0]\(2),
      I5 => \result_DDR_O1[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_O1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_O1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_DDR_O1_reg[0]\(0),
      I5 => Q(48),
      O => \result_DDR_O1[5]_i_2_n_0\
    );
\result_DDR_O1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_O1[6]_i_2_n_0\,
      I2 => \result_DDR_O1_reg[0]\(3),
      I3 => \result_DDR_O1[7]_i_2_n_0\,
      I4 => \result_DDR_O1_reg[0]\(2),
      I5 => \result_DDR_O1[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_O1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_O1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_DDR_O1_reg[0]\(0),
      I5 => Q(44),
      O => \result_DDR_O1[6]_i_2_n_0\
    );
\result_DDR_O1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_O1[7]_i_2_n_0\,
      I2 => \result_DDR_O1_reg[0]\(3),
      I3 => \result_DDR_O1[8]_i_2_n_0\,
      I4 => \result_DDR_O1_reg[0]\(2),
      I5 => \result_DDR_O1[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_O1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_O1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_DDR_O1_reg[0]\(0),
      I5 => Q(40),
      O => \result_DDR_O1[7]_i_2_n_0\
    );
\result_DDR_O1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_O1[8]_i_2_n_0\,
      I2 => \result_DDR_O1_reg[0]\(3),
      I3 => \result_DDR_O1[9]_i_2_n_0\,
      I4 => \result_DDR_O1_reg[0]\(2),
      I5 => \result_DDR_O1[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_O1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_O1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_DDR_O1_reg[0]\(0),
      I5 => Q(36),
      O => \result_DDR_O1[8]_i_2_n_0\
    );
\result_DDR_O1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_O1[9]_i_2_n_0\,
      I2 => \result_DDR_O1_reg[0]\(3),
      I3 => \result_DDR_O1[10]_i_2_n_0\,
      I4 => \result_DDR_O1_reg[0]\(2),
      I5 => \result_DDR_O1[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_O1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_O1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_DDR_O1_reg[0]\(0),
      I5 => Q(32),
      O => \result_DDR_O1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_52 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_B1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_52 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_52;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_52 is
  signal \result_DDR_B1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_B1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_B1[0]_i_2_n_0\,
      I2 => \result_DDR_B1_reg[0]\(3),
      I3 => \result_DDR_B1[1]_i_2_n_0\,
      I4 => \result_DDR_B1_reg[0]\(2),
      I5 => \result_DDR_B1[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_B1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_B1_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_DDR_B1_reg[0]\(0),
      I5 => Q(68),
      O => \result_DDR_B1[0]_i_2_n_0\
    );
\result_DDR_B1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_B1[10]_i_2_n_0\,
      I2 => \result_DDR_B1_reg[0]\(3),
      I3 => \result_DDR_B1[11]_i_2_n_0\,
      I4 => \result_DDR_B1_reg[0]\(2),
      I5 => \result_DDR_B1[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_B1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_B1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_DDR_B1_reg[0]\(0),
      I5 => Q(28),
      O => \result_DDR_B1[10]_i_2_n_0\
    );
\result_DDR_B1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_B1[11]_i_2_n_0\,
      I2 => \result_DDR_B1_reg[0]\(3),
      I3 => \result_DDR_B1[12]_i_2_n_0\,
      I4 => \result_DDR_B1_reg[0]\(2),
      I5 => \result_DDR_B1[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_B1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_B1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_DDR_B1_reg[0]\(0),
      I5 => Q(24),
      O => \result_DDR_B1[11]_i_2_n_0\
    );
\result_DDR_B1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_B1[12]_i_2_n_0\,
      I2 => \result_DDR_B1_reg[0]\(3),
      I3 => \result_DDR_B1[13]_i_2_n_0\,
      I4 => \result_DDR_B1_reg[0]\(2),
      I5 => \result_DDR_B1[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_B1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_B1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_DDR_B1_reg[0]\(0),
      I5 => Q(20),
      O => \result_DDR_B1[12]_i_2_n_0\
    );
\result_DDR_B1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_B1[13]_i_2_n_0\,
      I2 => \result_DDR_B1_reg[0]\(3),
      I3 => \result_DDR_B1[14]_i_2_n_0\,
      I4 => \result_DDR_B1_reg[0]\(2),
      I5 => \result_DDR_B1[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_B1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_B1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_DDR_B1_reg[0]\(0),
      I5 => Q(16),
      O => \result_DDR_B1[13]_i_2_n_0\
    );
\result_DDR_B1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_B1[14]_i_2_n_0\,
      I2 => \result_DDR_B1_reg[0]\(3),
      I3 => \result_DDR_B1[15]_i_2_n_0\,
      I4 => \result_DDR_B1_reg[0]\(2),
      I5 => \result_DDR_B1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_B1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_B1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_DDR_B1_reg[0]\(0),
      I5 => Q(12),
      O => \result_DDR_B1[14]_i_2_n_0\
    );
\result_DDR_B1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_B1[15]_i_2_n_0\,
      I2 => \result_DDR_B1_reg[0]\(3),
      I3 => \result_DDR_B1[15]_i_3_n_0\,
      I4 => \result_DDR_B1_reg[0]\(2),
      I5 => \result_DDR_B1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_B1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_B1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_DDR_B1_reg[0]\(0),
      I5 => Q(8),
      O => \result_DDR_B1[15]_i_2_n_0\
    );
\result_DDR_B1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_B1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_DDR_B1_reg[0]\(0),
      I5 => Q(4),
      O => \result_DDR_B1[15]_i_3_n_0\
    );
\result_DDR_B1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_B1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_DDR_B1_reg[0]\(0),
      I5 => Q(0),
      O => \result_DDR_B1[15]_i_4_n_0\
    );
\result_DDR_B1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_B1[1]_i_2_n_0\,
      I2 => \result_DDR_B1_reg[0]\(3),
      I3 => \result_DDR_B1[2]_i_2_n_0\,
      I4 => \result_DDR_B1_reg[0]\(2),
      I5 => \result_DDR_B1[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_B1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_B1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_DDR_B1_reg[0]\(0),
      I5 => Q(64),
      O => \result_DDR_B1[1]_i_2_n_0\
    );
\result_DDR_B1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_B1[2]_i_2_n_0\,
      I2 => \result_DDR_B1_reg[0]\(3),
      I3 => \result_DDR_B1[3]_i_2_n_0\,
      I4 => \result_DDR_B1_reg[0]\(2),
      I5 => \result_DDR_B1[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_B1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_B1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_DDR_B1_reg[0]\(0),
      I5 => Q(60),
      O => \result_DDR_B1[2]_i_2_n_0\
    );
\result_DDR_B1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_B1[3]_i_2_n_0\,
      I2 => \result_DDR_B1_reg[0]\(3),
      I3 => \result_DDR_B1[4]_i_2_n_0\,
      I4 => \result_DDR_B1_reg[0]\(2),
      I5 => \result_DDR_B1[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_B1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_B1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_DDR_B1_reg[0]\(0),
      I5 => Q(56),
      O => \result_DDR_B1[3]_i_2_n_0\
    );
\result_DDR_B1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_B1[4]_i_2_n_0\,
      I2 => \result_DDR_B1_reg[0]\(3),
      I3 => \result_DDR_B1[5]_i_2_n_0\,
      I4 => \result_DDR_B1_reg[0]\(2),
      I5 => \result_DDR_B1[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_B1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_B1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_DDR_B1_reg[0]\(0),
      I5 => Q(52),
      O => \result_DDR_B1[4]_i_2_n_0\
    );
\result_DDR_B1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_B1[5]_i_2_n_0\,
      I2 => \result_DDR_B1_reg[0]\(3),
      I3 => \result_DDR_B1[6]_i_2_n_0\,
      I4 => \result_DDR_B1_reg[0]\(2),
      I5 => \result_DDR_B1[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_B1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_B1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_DDR_B1_reg[0]\(0),
      I5 => Q(48),
      O => \result_DDR_B1[5]_i_2_n_0\
    );
\result_DDR_B1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_B1[6]_i_2_n_0\,
      I2 => \result_DDR_B1_reg[0]\(3),
      I3 => \result_DDR_B1[7]_i_2_n_0\,
      I4 => \result_DDR_B1_reg[0]\(2),
      I5 => \result_DDR_B1[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_B1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_B1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_DDR_B1_reg[0]\(0),
      I5 => Q(44),
      O => \result_DDR_B1[6]_i_2_n_0\
    );
\result_DDR_B1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_B1[7]_i_2_n_0\,
      I2 => \result_DDR_B1_reg[0]\(3),
      I3 => \result_DDR_B1[8]_i_2_n_0\,
      I4 => \result_DDR_B1_reg[0]\(2),
      I5 => \result_DDR_B1[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_B1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_B1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_DDR_B1_reg[0]\(0),
      I5 => Q(40),
      O => \result_DDR_B1[7]_i_2_n_0\
    );
\result_DDR_B1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_B1[8]_i_2_n_0\,
      I2 => \result_DDR_B1_reg[0]\(3),
      I3 => \result_DDR_B1[9]_i_2_n_0\,
      I4 => \result_DDR_B1_reg[0]\(2),
      I5 => \result_DDR_B1[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_B1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_B1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_DDR_B1_reg[0]\(0),
      I5 => Q(36),
      O => \result_DDR_B1[8]_i_2_n_0\
    );
\result_DDR_B1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_B1[9]_i_2_n_0\,
      I2 => \result_DDR_B1_reg[0]\(3),
      I3 => \result_DDR_B1[10]_i_2_n_0\,
      I4 => \result_DDR_B1_reg[0]\(2),
      I5 => \result_DDR_B1[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_B1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_B1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_DDR_B1_reg[0]\(0),
      I5 => Q(32),
      O => \result_DDR_B1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_53 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_O2_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_53 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_53;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_53 is
  signal \result_DDR_O2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_O2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_O2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_O2[0]_i_2_n_0\,
      I2 => \result_DDR_O2_reg[0]\(3),
      I3 => \result_DDR_O2[1]_i_2_n_0\,
      I4 => \result_DDR_O2_reg[0]\(2),
      I5 => \result_DDR_O2[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_O2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_O2_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_DDR_O2_reg[0]\(0),
      I5 => Q(68),
      O => \result_DDR_O2[0]_i_2_n_0\
    );
\result_DDR_O2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_O2[10]_i_2_n_0\,
      I2 => \result_DDR_O2_reg[0]\(3),
      I3 => \result_DDR_O2[11]_i_2_n_0\,
      I4 => \result_DDR_O2_reg[0]\(2),
      I5 => \result_DDR_O2[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_O2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_O2_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_DDR_O2_reg[0]\(0),
      I5 => Q(28),
      O => \result_DDR_O2[10]_i_2_n_0\
    );
\result_DDR_O2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_O2[11]_i_2_n_0\,
      I2 => \result_DDR_O2_reg[0]\(3),
      I3 => \result_DDR_O2[12]_i_2_n_0\,
      I4 => \result_DDR_O2_reg[0]\(2),
      I5 => \result_DDR_O2[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_O2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_O2_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_DDR_O2_reg[0]\(0),
      I5 => Q(24),
      O => \result_DDR_O2[11]_i_2_n_0\
    );
\result_DDR_O2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_O2[12]_i_2_n_0\,
      I2 => \result_DDR_O2_reg[0]\(3),
      I3 => \result_DDR_O2[13]_i_2_n_0\,
      I4 => \result_DDR_O2_reg[0]\(2),
      I5 => \result_DDR_O2[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_O2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_O2_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_DDR_O2_reg[0]\(0),
      I5 => Q(20),
      O => \result_DDR_O2[12]_i_2_n_0\
    );
\result_DDR_O2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_O2[13]_i_2_n_0\,
      I2 => \result_DDR_O2_reg[0]\(3),
      I3 => \result_DDR_O2[14]_i_2_n_0\,
      I4 => \result_DDR_O2_reg[0]\(2),
      I5 => \result_DDR_O2[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_O2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_O2_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_DDR_O2_reg[0]\(0),
      I5 => Q(16),
      O => \result_DDR_O2[13]_i_2_n_0\
    );
\result_DDR_O2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_O2[14]_i_2_n_0\,
      I2 => \result_DDR_O2_reg[0]\(3),
      I3 => \result_DDR_O2[15]_i_2_n_0\,
      I4 => \result_DDR_O2_reg[0]\(2),
      I5 => \result_DDR_O2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_O2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_O2_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_DDR_O2_reg[0]\(0),
      I5 => Q(12),
      O => \result_DDR_O2[14]_i_2_n_0\
    );
\result_DDR_O2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_O2[15]_i_2_n_0\,
      I2 => \result_DDR_O2_reg[0]\(3),
      I3 => \result_DDR_O2[15]_i_3_n_0\,
      I4 => \result_DDR_O2_reg[0]\(2),
      I5 => \result_DDR_O2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_O2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_O2_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_DDR_O2_reg[0]\(0),
      I5 => Q(8),
      O => \result_DDR_O2[15]_i_2_n_0\
    );
\result_DDR_O2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_O2_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_DDR_O2_reg[0]\(0),
      I5 => Q(4),
      O => \result_DDR_O2[15]_i_3_n_0\
    );
\result_DDR_O2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_O2_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_DDR_O2_reg[0]\(0),
      I5 => Q(0),
      O => \result_DDR_O2[15]_i_4_n_0\
    );
\result_DDR_O2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_O2[1]_i_2_n_0\,
      I2 => \result_DDR_O2_reg[0]\(3),
      I3 => \result_DDR_O2[2]_i_2_n_0\,
      I4 => \result_DDR_O2_reg[0]\(2),
      I5 => \result_DDR_O2[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_O2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_O2_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_DDR_O2_reg[0]\(0),
      I5 => Q(64),
      O => \result_DDR_O2[1]_i_2_n_0\
    );
\result_DDR_O2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_O2[2]_i_2_n_0\,
      I2 => \result_DDR_O2_reg[0]\(3),
      I3 => \result_DDR_O2[3]_i_2_n_0\,
      I4 => \result_DDR_O2_reg[0]\(2),
      I5 => \result_DDR_O2[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_O2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_O2_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_DDR_O2_reg[0]\(0),
      I5 => Q(60),
      O => \result_DDR_O2[2]_i_2_n_0\
    );
\result_DDR_O2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_O2[3]_i_2_n_0\,
      I2 => \result_DDR_O2_reg[0]\(3),
      I3 => \result_DDR_O2[4]_i_2_n_0\,
      I4 => \result_DDR_O2_reg[0]\(2),
      I5 => \result_DDR_O2[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_O2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_O2_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_DDR_O2_reg[0]\(0),
      I5 => Q(56),
      O => \result_DDR_O2[3]_i_2_n_0\
    );
\result_DDR_O2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_O2[4]_i_2_n_0\,
      I2 => \result_DDR_O2_reg[0]\(3),
      I3 => \result_DDR_O2[5]_i_2_n_0\,
      I4 => \result_DDR_O2_reg[0]\(2),
      I5 => \result_DDR_O2[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_O2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_O2_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_DDR_O2_reg[0]\(0),
      I5 => Q(52),
      O => \result_DDR_O2[4]_i_2_n_0\
    );
\result_DDR_O2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_O2[5]_i_2_n_0\,
      I2 => \result_DDR_O2_reg[0]\(3),
      I3 => \result_DDR_O2[6]_i_2_n_0\,
      I4 => \result_DDR_O2_reg[0]\(2),
      I5 => \result_DDR_O2[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_O2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_O2_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_DDR_O2_reg[0]\(0),
      I5 => Q(48),
      O => \result_DDR_O2[5]_i_2_n_0\
    );
\result_DDR_O2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_O2[6]_i_2_n_0\,
      I2 => \result_DDR_O2_reg[0]\(3),
      I3 => \result_DDR_O2[7]_i_2_n_0\,
      I4 => \result_DDR_O2_reg[0]\(2),
      I5 => \result_DDR_O2[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_O2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_O2_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_DDR_O2_reg[0]\(0),
      I5 => Q(44),
      O => \result_DDR_O2[6]_i_2_n_0\
    );
\result_DDR_O2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_O2[7]_i_2_n_0\,
      I2 => \result_DDR_O2_reg[0]\(3),
      I3 => \result_DDR_O2[8]_i_2_n_0\,
      I4 => \result_DDR_O2_reg[0]\(2),
      I5 => \result_DDR_O2[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_O2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_O2_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_DDR_O2_reg[0]\(0),
      I5 => Q(40),
      O => \result_DDR_O2[7]_i_2_n_0\
    );
\result_DDR_O2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_O2[8]_i_2_n_0\,
      I2 => \result_DDR_O2_reg[0]\(3),
      I3 => \result_DDR_O2[9]_i_2_n_0\,
      I4 => \result_DDR_O2_reg[0]\(2),
      I5 => \result_DDR_O2[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_O2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_O2_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_DDR_O2_reg[0]\(0),
      I5 => Q(36),
      O => \result_DDR_O2[8]_i_2_n_0\
    );
\result_DDR_O2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_O2[9]_i_2_n_0\,
      I2 => \result_DDR_O2_reg[0]\(3),
      I3 => \result_DDR_O2[10]_i_2_n_0\,
      I4 => \result_DDR_O2_reg[0]\(2),
      I5 => \result_DDR_O2[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_O2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_O2_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_DDR_O2_reg[0]\(0),
      I5 => Q(32),
      O => \result_DDR_O2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_54 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_P1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_54 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_54;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_54 is
  signal \result_DDR_P1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_P1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_P1[0]_i_2_n_0\,
      I2 => \result_DDR_P1_reg[0]\(3),
      I3 => \result_DDR_P1[1]_i_2_n_0\,
      I4 => \result_DDR_P1_reg[0]\(2),
      I5 => \result_DDR_P1[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_P1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_P1_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_DDR_P1_reg[0]\(0),
      I5 => Q(68),
      O => \result_DDR_P1[0]_i_2_n_0\
    );
\result_DDR_P1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_P1[10]_i_2_n_0\,
      I2 => \result_DDR_P1_reg[0]\(3),
      I3 => \result_DDR_P1[11]_i_2_n_0\,
      I4 => \result_DDR_P1_reg[0]\(2),
      I5 => \result_DDR_P1[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_P1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_P1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_DDR_P1_reg[0]\(0),
      I5 => Q(28),
      O => \result_DDR_P1[10]_i_2_n_0\
    );
\result_DDR_P1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_P1[11]_i_2_n_0\,
      I2 => \result_DDR_P1_reg[0]\(3),
      I3 => \result_DDR_P1[12]_i_2_n_0\,
      I4 => \result_DDR_P1_reg[0]\(2),
      I5 => \result_DDR_P1[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_P1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_P1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_DDR_P1_reg[0]\(0),
      I5 => Q(24),
      O => \result_DDR_P1[11]_i_2_n_0\
    );
\result_DDR_P1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_P1[12]_i_2_n_0\,
      I2 => \result_DDR_P1_reg[0]\(3),
      I3 => \result_DDR_P1[13]_i_2_n_0\,
      I4 => \result_DDR_P1_reg[0]\(2),
      I5 => \result_DDR_P1[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_P1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_P1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_DDR_P1_reg[0]\(0),
      I5 => Q(20),
      O => \result_DDR_P1[12]_i_2_n_0\
    );
\result_DDR_P1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_P1[13]_i_2_n_0\,
      I2 => \result_DDR_P1_reg[0]\(3),
      I3 => \result_DDR_P1[14]_i_2_n_0\,
      I4 => \result_DDR_P1_reg[0]\(2),
      I5 => \result_DDR_P1[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_P1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_P1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_DDR_P1_reg[0]\(0),
      I5 => Q(16),
      O => \result_DDR_P1[13]_i_2_n_0\
    );
\result_DDR_P1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_P1[14]_i_2_n_0\,
      I2 => \result_DDR_P1_reg[0]\(3),
      I3 => \result_DDR_P1[15]_i_2_n_0\,
      I4 => \result_DDR_P1_reg[0]\(2),
      I5 => \result_DDR_P1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_P1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_P1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_DDR_P1_reg[0]\(0),
      I5 => Q(12),
      O => \result_DDR_P1[14]_i_2_n_0\
    );
\result_DDR_P1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_P1[15]_i_2_n_0\,
      I2 => \result_DDR_P1_reg[0]\(3),
      I3 => \result_DDR_P1[15]_i_3_n_0\,
      I4 => \result_DDR_P1_reg[0]\(2),
      I5 => \result_DDR_P1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_P1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_P1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_DDR_P1_reg[0]\(0),
      I5 => Q(8),
      O => \result_DDR_P1[15]_i_2_n_0\
    );
\result_DDR_P1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_P1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_DDR_P1_reg[0]\(0),
      I5 => Q(4),
      O => \result_DDR_P1[15]_i_3_n_0\
    );
\result_DDR_P1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_P1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_DDR_P1_reg[0]\(0),
      I5 => Q(0),
      O => \result_DDR_P1[15]_i_4_n_0\
    );
\result_DDR_P1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_P1[1]_i_2_n_0\,
      I2 => \result_DDR_P1_reg[0]\(3),
      I3 => \result_DDR_P1[2]_i_2_n_0\,
      I4 => \result_DDR_P1_reg[0]\(2),
      I5 => \result_DDR_P1[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_P1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_P1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_DDR_P1_reg[0]\(0),
      I5 => Q(64),
      O => \result_DDR_P1[1]_i_2_n_0\
    );
\result_DDR_P1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_P1[2]_i_2_n_0\,
      I2 => \result_DDR_P1_reg[0]\(3),
      I3 => \result_DDR_P1[3]_i_2_n_0\,
      I4 => \result_DDR_P1_reg[0]\(2),
      I5 => \result_DDR_P1[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_P1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_P1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_DDR_P1_reg[0]\(0),
      I5 => Q(60),
      O => \result_DDR_P1[2]_i_2_n_0\
    );
\result_DDR_P1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_P1[3]_i_2_n_0\,
      I2 => \result_DDR_P1_reg[0]\(3),
      I3 => \result_DDR_P1[4]_i_2_n_0\,
      I4 => \result_DDR_P1_reg[0]\(2),
      I5 => \result_DDR_P1[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_P1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_P1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_DDR_P1_reg[0]\(0),
      I5 => Q(56),
      O => \result_DDR_P1[3]_i_2_n_0\
    );
\result_DDR_P1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_P1[4]_i_2_n_0\,
      I2 => \result_DDR_P1_reg[0]\(3),
      I3 => \result_DDR_P1[5]_i_2_n_0\,
      I4 => \result_DDR_P1_reg[0]\(2),
      I5 => \result_DDR_P1[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_P1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_P1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_DDR_P1_reg[0]\(0),
      I5 => Q(52),
      O => \result_DDR_P1[4]_i_2_n_0\
    );
\result_DDR_P1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_P1[5]_i_2_n_0\,
      I2 => \result_DDR_P1_reg[0]\(3),
      I3 => \result_DDR_P1[6]_i_2_n_0\,
      I4 => \result_DDR_P1_reg[0]\(2),
      I5 => \result_DDR_P1[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_P1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_P1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_DDR_P1_reg[0]\(0),
      I5 => Q(48),
      O => \result_DDR_P1[5]_i_2_n_0\
    );
\result_DDR_P1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_P1[6]_i_2_n_0\,
      I2 => \result_DDR_P1_reg[0]\(3),
      I3 => \result_DDR_P1[7]_i_2_n_0\,
      I4 => \result_DDR_P1_reg[0]\(2),
      I5 => \result_DDR_P1[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_P1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_P1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_DDR_P1_reg[0]\(0),
      I5 => Q(44),
      O => \result_DDR_P1[6]_i_2_n_0\
    );
\result_DDR_P1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_P1[7]_i_2_n_0\,
      I2 => \result_DDR_P1_reg[0]\(3),
      I3 => \result_DDR_P1[8]_i_2_n_0\,
      I4 => \result_DDR_P1_reg[0]\(2),
      I5 => \result_DDR_P1[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_P1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_P1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_DDR_P1_reg[0]\(0),
      I5 => Q(40),
      O => \result_DDR_P1[7]_i_2_n_0\
    );
\result_DDR_P1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_P1[8]_i_2_n_0\,
      I2 => \result_DDR_P1_reg[0]\(3),
      I3 => \result_DDR_P1[9]_i_2_n_0\,
      I4 => \result_DDR_P1_reg[0]\(2),
      I5 => \result_DDR_P1[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_P1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_P1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_DDR_P1_reg[0]\(0),
      I5 => Q(36),
      O => \result_DDR_P1[8]_i_2_n_0\
    );
\result_DDR_P1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_P1[9]_i_2_n_0\,
      I2 => \result_DDR_P1_reg[0]\(3),
      I3 => \result_DDR_P1[10]_i_2_n_0\,
      I4 => \result_DDR_P1_reg[0]\(2),
      I5 => \result_DDR_P1[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_P1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_P1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_DDR_P1_reg[0]\(0),
      I5 => Q(32),
      O => \result_DDR_P1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_55 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_P2_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_55 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_55;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_55 is
  signal \result_DDR_P2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_P2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_P2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_P2[0]_i_2_n_0\,
      I2 => \result_DDR_P2_reg[0]\(3),
      I3 => \result_DDR_P2[1]_i_2_n_0\,
      I4 => \result_DDR_P2_reg[0]\(2),
      I5 => \result_DDR_P2[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_P2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_P2_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_DDR_P2_reg[0]\(0),
      I5 => Q(68),
      O => \result_DDR_P2[0]_i_2_n_0\
    );
\result_DDR_P2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_P2[10]_i_2_n_0\,
      I2 => \result_DDR_P2_reg[0]\(3),
      I3 => \result_DDR_P2[11]_i_2_n_0\,
      I4 => \result_DDR_P2_reg[0]\(2),
      I5 => \result_DDR_P2[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_P2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_P2_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_DDR_P2_reg[0]\(0),
      I5 => Q(28),
      O => \result_DDR_P2[10]_i_2_n_0\
    );
\result_DDR_P2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_P2[11]_i_2_n_0\,
      I2 => \result_DDR_P2_reg[0]\(3),
      I3 => \result_DDR_P2[12]_i_2_n_0\,
      I4 => \result_DDR_P2_reg[0]\(2),
      I5 => \result_DDR_P2[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_P2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_P2_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_DDR_P2_reg[0]\(0),
      I5 => Q(24),
      O => \result_DDR_P2[11]_i_2_n_0\
    );
\result_DDR_P2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_P2[12]_i_2_n_0\,
      I2 => \result_DDR_P2_reg[0]\(3),
      I3 => \result_DDR_P2[13]_i_2_n_0\,
      I4 => \result_DDR_P2_reg[0]\(2),
      I5 => \result_DDR_P2[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_P2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_P2_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_DDR_P2_reg[0]\(0),
      I5 => Q(20),
      O => \result_DDR_P2[12]_i_2_n_0\
    );
\result_DDR_P2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_P2[13]_i_2_n_0\,
      I2 => \result_DDR_P2_reg[0]\(3),
      I3 => \result_DDR_P2[14]_i_2_n_0\,
      I4 => \result_DDR_P2_reg[0]\(2),
      I5 => \result_DDR_P2[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_P2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_P2_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_DDR_P2_reg[0]\(0),
      I5 => Q(16),
      O => \result_DDR_P2[13]_i_2_n_0\
    );
\result_DDR_P2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_P2[14]_i_2_n_0\,
      I2 => \result_DDR_P2_reg[0]\(3),
      I3 => \result_DDR_P2[15]_i_2_n_0\,
      I4 => \result_DDR_P2_reg[0]\(2),
      I5 => \result_DDR_P2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_P2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_P2_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_DDR_P2_reg[0]\(0),
      I5 => Q(12),
      O => \result_DDR_P2[14]_i_2_n_0\
    );
\result_DDR_P2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_P2[15]_i_2_n_0\,
      I2 => \result_DDR_P2_reg[0]\(3),
      I3 => \result_DDR_P2[15]_i_3_n_0\,
      I4 => \result_DDR_P2_reg[0]\(2),
      I5 => \result_DDR_P2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_P2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_P2_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_DDR_P2_reg[0]\(0),
      I5 => Q(8),
      O => \result_DDR_P2[15]_i_2_n_0\
    );
\result_DDR_P2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_P2_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_DDR_P2_reg[0]\(0),
      I5 => Q(4),
      O => \result_DDR_P2[15]_i_3_n_0\
    );
\result_DDR_P2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_P2_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_DDR_P2_reg[0]\(0),
      I5 => Q(0),
      O => \result_DDR_P2[15]_i_4_n_0\
    );
\result_DDR_P2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_P2[1]_i_2_n_0\,
      I2 => \result_DDR_P2_reg[0]\(3),
      I3 => \result_DDR_P2[2]_i_2_n_0\,
      I4 => \result_DDR_P2_reg[0]\(2),
      I5 => \result_DDR_P2[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_P2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_P2_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_DDR_P2_reg[0]\(0),
      I5 => Q(64),
      O => \result_DDR_P2[1]_i_2_n_0\
    );
\result_DDR_P2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_P2[2]_i_2_n_0\,
      I2 => \result_DDR_P2_reg[0]\(3),
      I3 => \result_DDR_P2[3]_i_2_n_0\,
      I4 => \result_DDR_P2_reg[0]\(2),
      I5 => \result_DDR_P2[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_P2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_P2_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_DDR_P2_reg[0]\(0),
      I5 => Q(60),
      O => \result_DDR_P2[2]_i_2_n_0\
    );
\result_DDR_P2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_P2[3]_i_2_n_0\,
      I2 => \result_DDR_P2_reg[0]\(3),
      I3 => \result_DDR_P2[4]_i_2_n_0\,
      I4 => \result_DDR_P2_reg[0]\(2),
      I5 => \result_DDR_P2[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_P2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_P2_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_DDR_P2_reg[0]\(0),
      I5 => Q(56),
      O => \result_DDR_P2[3]_i_2_n_0\
    );
\result_DDR_P2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_P2[4]_i_2_n_0\,
      I2 => \result_DDR_P2_reg[0]\(3),
      I3 => \result_DDR_P2[5]_i_2_n_0\,
      I4 => \result_DDR_P2_reg[0]\(2),
      I5 => \result_DDR_P2[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_P2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_P2_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_DDR_P2_reg[0]\(0),
      I5 => Q(52),
      O => \result_DDR_P2[4]_i_2_n_0\
    );
\result_DDR_P2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_P2[5]_i_2_n_0\,
      I2 => \result_DDR_P2_reg[0]\(3),
      I3 => \result_DDR_P2[6]_i_2_n_0\,
      I4 => \result_DDR_P2_reg[0]\(2),
      I5 => \result_DDR_P2[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_P2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_P2_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_DDR_P2_reg[0]\(0),
      I5 => Q(48),
      O => \result_DDR_P2[5]_i_2_n_0\
    );
\result_DDR_P2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_P2[6]_i_2_n_0\,
      I2 => \result_DDR_P2_reg[0]\(3),
      I3 => \result_DDR_P2[7]_i_2_n_0\,
      I4 => \result_DDR_P2_reg[0]\(2),
      I5 => \result_DDR_P2[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_P2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_P2_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_DDR_P2_reg[0]\(0),
      I5 => Q(44),
      O => \result_DDR_P2[6]_i_2_n_0\
    );
\result_DDR_P2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_P2[7]_i_2_n_0\,
      I2 => \result_DDR_P2_reg[0]\(3),
      I3 => \result_DDR_P2[8]_i_2_n_0\,
      I4 => \result_DDR_P2_reg[0]\(2),
      I5 => \result_DDR_P2[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_P2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_P2_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_DDR_P2_reg[0]\(0),
      I5 => Q(40),
      O => \result_DDR_P2[7]_i_2_n_0\
    );
\result_DDR_P2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_P2[8]_i_2_n_0\,
      I2 => \result_DDR_P2_reg[0]\(3),
      I3 => \result_DDR_P2[9]_i_2_n_0\,
      I4 => \result_DDR_P2_reg[0]\(2),
      I5 => \result_DDR_P2[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_P2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_P2_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_DDR_P2_reg[0]\(0),
      I5 => Q(36),
      O => \result_DDR_P2[8]_i_2_n_0\
    );
\result_DDR_P2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_P2[9]_i_2_n_0\,
      I2 => \result_DDR_P2_reg[0]\(3),
      I3 => \result_DDR_P2[10]_i_2_n_0\,
      I4 => \result_DDR_P2_reg[0]\(2),
      I5 => \result_DDR_P2[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_P2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_P2_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_DDR_P2_reg[0]\(0),
      I5 => Q(32),
      O => \result_DDR_P2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_56 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_B2_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_56 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_56;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_56 is
  signal \result_DDR_B2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_B2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_B2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_B2[0]_i_2_n_0\,
      I2 => \result_DDR_B2_reg[0]\(3),
      I3 => \result_DDR_B2[1]_i_2_n_0\,
      I4 => \result_DDR_B2_reg[0]\(2),
      I5 => \result_DDR_B2[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_B2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_B2_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_DDR_B2_reg[0]\(0),
      I5 => Q(68),
      O => \result_DDR_B2[0]_i_2_n_0\
    );
\result_DDR_B2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_B2[10]_i_2_n_0\,
      I2 => \result_DDR_B2_reg[0]\(3),
      I3 => \result_DDR_B2[11]_i_2_n_0\,
      I4 => \result_DDR_B2_reg[0]\(2),
      I5 => \result_DDR_B2[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_B2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_B2_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_DDR_B2_reg[0]\(0),
      I5 => Q(28),
      O => \result_DDR_B2[10]_i_2_n_0\
    );
\result_DDR_B2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_B2[11]_i_2_n_0\,
      I2 => \result_DDR_B2_reg[0]\(3),
      I3 => \result_DDR_B2[12]_i_2_n_0\,
      I4 => \result_DDR_B2_reg[0]\(2),
      I5 => \result_DDR_B2[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_B2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_B2_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_DDR_B2_reg[0]\(0),
      I5 => Q(24),
      O => \result_DDR_B2[11]_i_2_n_0\
    );
\result_DDR_B2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_B2[12]_i_2_n_0\,
      I2 => \result_DDR_B2_reg[0]\(3),
      I3 => \result_DDR_B2[13]_i_2_n_0\,
      I4 => \result_DDR_B2_reg[0]\(2),
      I5 => \result_DDR_B2[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_B2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_B2_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_DDR_B2_reg[0]\(0),
      I5 => Q(20),
      O => \result_DDR_B2[12]_i_2_n_0\
    );
\result_DDR_B2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_B2[13]_i_2_n_0\,
      I2 => \result_DDR_B2_reg[0]\(3),
      I3 => \result_DDR_B2[14]_i_2_n_0\,
      I4 => \result_DDR_B2_reg[0]\(2),
      I5 => \result_DDR_B2[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_B2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_B2_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_DDR_B2_reg[0]\(0),
      I5 => Q(16),
      O => \result_DDR_B2[13]_i_2_n_0\
    );
\result_DDR_B2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_B2[14]_i_2_n_0\,
      I2 => \result_DDR_B2_reg[0]\(3),
      I3 => \result_DDR_B2[15]_i_2_n_0\,
      I4 => \result_DDR_B2_reg[0]\(2),
      I5 => \result_DDR_B2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_B2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_B2_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_DDR_B2_reg[0]\(0),
      I5 => Q(12),
      O => \result_DDR_B2[14]_i_2_n_0\
    );
\result_DDR_B2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_B2[15]_i_2_n_0\,
      I2 => \result_DDR_B2_reg[0]\(3),
      I3 => \result_DDR_B2[15]_i_3_n_0\,
      I4 => \result_DDR_B2_reg[0]\(2),
      I5 => \result_DDR_B2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_B2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_B2_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_DDR_B2_reg[0]\(0),
      I5 => Q(8),
      O => \result_DDR_B2[15]_i_2_n_0\
    );
\result_DDR_B2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_B2_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_DDR_B2_reg[0]\(0),
      I5 => Q(4),
      O => \result_DDR_B2[15]_i_3_n_0\
    );
\result_DDR_B2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_B2_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_DDR_B2_reg[0]\(0),
      I5 => Q(0),
      O => \result_DDR_B2[15]_i_4_n_0\
    );
\result_DDR_B2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_B2[1]_i_2_n_0\,
      I2 => \result_DDR_B2_reg[0]\(3),
      I3 => \result_DDR_B2[2]_i_2_n_0\,
      I4 => \result_DDR_B2_reg[0]\(2),
      I5 => \result_DDR_B2[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_B2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_B2_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_DDR_B2_reg[0]\(0),
      I5 => Q(64),
      O => \result_DDR_B2[1]_i_2_n_0\
    );
\result_DDR_B2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_B2[2]_i_2_n_0\,
      I2 => \result_DDR_B2_reg[0]\(3),
      I3 => \result_DDR_B2[3]_i_2_n_0\,
      I4 => \result_DDR_B2_reg[0]\(2),
      I5 => \result_DDR_B2[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_B2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_B2_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_DDR_B2_reg[0]\(0),
      I5 => Q(60),
      O => \result_DDR_B2[2]_i_2_n_0\
    );
\result_DDR_B2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_B2[3]_i_2_n_0\,
      I2 => \result_DDR_B2_reg[0]\(3),
      I3 => \result_DDR_B2[4]_i_2_n_0\,
      I4 => \result_DDR_B2_reg[0]\(2),
      I5 => \result_DDR_B2[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_B2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_B2_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_DDR_B2_reg[0]\(0),
      I5 => Q(56),
      O => \result_DDR_B2[3]_i_2_n_0\
    );
\result_DDR_B2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_B2[4]_i_2_n_0\,
      I2 => \result_DDR_B2_reg[0]\(3),
      I3 => \result_DDR_B2[5]_i_2_n_0\,
      I4 => \result_DDR_B2_reg[0]\(2),
      I5 => \result_DDR_B2[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_B2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_B2_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_DDR_B2_reg[0]\(0),
      I5 => Q(52),
      O => \result_DDR_B2[4]_i_2_n_0\
    );
\result_DDR_B2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_B2[5]_i_2_n_0\,
      I2 => \result_DDR_B2_reg[0]\(3),
      I3 => \result_DDR_B2[6]_i_2_n_0\,
      I4 => \result_DDR_B2_reg[0]\(2),
      I5 => \result_DDR_B2[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_B2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_B2_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_DDR_B2_reg[0]\(0),
      I5 => Q(48),
      O => \result_DDR_B2[5]_i_2_n_0\
    );
\result_DDR_B2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_B2[6]_i_2_n_0\,
      I2 => \result_DDR_B2_reg[0]\(3),
      I3 => \result_DDR_B2[7]_i_2_n_0\,
      I4 => \result_DDR_B2_reg[0]\(2),
      I5 => \result_DDR_B2[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_B2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_B2_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_DDR_B2_reg[0]\(0),
      I5 => Q(44),
      O => \result_DDR_B2[6]_i_2_n_0\
    );
\result_DDR_B2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_B2[7]_i_2_n_0\,
      I2 => \result_DDR_B2_reg[0]\(3),
      I3 => \result_DDR_B2[8]_i_2_n_0\,
      I4 => \result_DDR_B2_reg[0]\(2),
      I5 => \result_DDR_B2[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_B2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_B2_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_DDR_B2_reg[0]\(0),
      I5 => Q(40),
      O => \result_DDR_B2[7]_i_2_n_0\
    );
\result_DDR_B2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_B2[8]_i_2_n_0\,
      I2 => \result_DDR_B2_reg[0]\(3),
      I3 => \result_DDR_B2[9]_i_2_n_0\,
      I4 => \result_DDR_B2_reg[0]\(2),
      I5 => \result_DDR_B2[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_B2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_B2_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_DDR_B2_reg[0]\(0),
      I5 => Q(36),
      O => \result_DDR_B2[8]_i_2_n_0\
    );
\result_DDR_B2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_B2[9]_i_2_n_0\,
      I2 => \result_DDR_B2_reg[0]\(3),
      I3 => \result_DDR_B2[10]_i_2_n_0\,
      I4 => \result_DDR_B2_reg[0]\(2),
      I5 => \result_DDR_B2[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_B2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_B2_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_DDR_B2_reg[0]\(0),
      I5 => Q(32),
      O => \result_DDR_B2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_57 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_C1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_57 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_57;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_57 is
  signal \result_DDR_C1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_C1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_C1[0]_i_2_n_0\,
      I2 => \result_DDR_C1_reg[0]\(3),
      I3 => \result_DDR_C1[1]_i_2_n_0\,
      I4 => \result_DDR_C1_reg[0]\(2),
      I5 => \result_DDR_C1[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_C1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_C1_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_DDR_C1_reg[0]\(0),
      I5 => Q(68),
      O => \result_DDR_C1[0]_i_2_n_0\
    );
\result_DDR_C1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_C1[10]_i_2_n_0\,
      I2 => \result_DDR_C1_reg[0]\(3),
      I3 => \result_DDR_C1[11]_i_2_n_0\,
      I4 => \result_DDR_C1_reg[0]\(2),
      I5 => \result_DDR_C1[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_C1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_C1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_DDR_C1_reg[0]\(0),
      I5 => Q(28),
      O => \result_DDR_C1[10]_i_2_n_0\
    );
\result_DDR_C1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_C1[11]_i_2_n_0\,
      I2 => \result_DDR_C1_reg[0]\(3),
      I3 => \result_DDR_C1[12]_i_2_n_0\,
      I4 => \result_DDR_C1_reg[0]\(2),
      I5 => \result_DDR_C1[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_C1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_C1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_DDR_C1_reg[0]\(0),
      I5 => Q(24),
      O => \result_DDR_C1[11]_i_2_n_0\
    );
\result_DDR_C1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_C1[12]_i_2_n_0\,
      I2 => \result_DDR_C1_reg[0]\(3),
      I3 => \result_DDR_C1[13]_i_2_n_0\,
      I4 => \result_DDR_C1_reg[0]\(2),
      I5 => \result_DDR_C1[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_C1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_C1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_DDR_C1_reg[0]\(0),
      I5 => Q(20),
      O => \result_DDR_C1[12]_i_2_n_0\
    );
\result_DDR_C1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_C1[13]_i_2_n_0\,
      I2 => \result_DDR_C1_reg[0]\(3),
      I3 => \result_DDR_C1[14]_i_2_n_0\,
      I4 => \result_DDR_C1_reg[0]\(2),
      I5 => \result_DDR_C1[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_C1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_C1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_DDR_C1_reg[0]\(0),
      I5 => Q(16),
      O => \result_DDR_C1[13]_i_2_n_0\
    );
\result_DDR_C1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_C1[14]_i_2_n_0\,
      I2 => \result_DDR_C1_reg[0]\(3),
      I3 => \result_DDR_C1[15]_i_2_n_0\,
      I4 => \result_DDR_C1_reg[0]\(2),
      I5 => \result_DDR_C1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_C1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_C1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_DDR_C1_reg[0]\(0),
      I5 => Q(12),
      O => \result_DDR_C1[14]_i_2_n_0\
    );
\result_DDR_C1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_C1[15]_i_2_n_0\,
      I2 => \result_DDR_C1_reg[0]\(3),
      I3 => \result_DDR_C1[15]_i_3_n_0\,
      I4 => \result_DDR_C1_reg[0]\(2),
      I5 => \result_DDR_C1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_C1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_C1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_DDR_C1_reg[0]\(0),
      I5 => Q(8),
      O => \result_DDR_C1[15]_i_2_n_0\
    );
\result_DDR_C1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_C1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_DDR_C1_reg[0]\(0),
      I5 => Q(4),
      O => \result_DDR_C1[15]_i_3_n_0\
    );
\result_DDR_C1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_C1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_DDR_C1_reg[0]\(0),
      I5 => Q(0),
      O => \result_DDR_C1[15]_i_4_n_0\
    );
\result_DDR_C1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_C1[1]_i_2_n_0\,
      I2 => \result_DDR_C1_reg[0]\(3),
      I3 => \result_DDR_C1[2]_i_2_n_0\,
      I4 => \result_DDR_C1_reg[0]\(2),
      I5 => \result_DDR_C1[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_C1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_C1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_DDR_C1_reg[0]\(0),
      I5 => Q(64),
      O => \result_DDR_C1[1]_i_2_n_0\
    );
\result_DDR_C1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_C1[2]_i_2_n_0\,
      I2 => \result_DDR_C1_reg[0]\(3),
      I3 => \result_DDR_C1[3]_i_2_n_0\,
      I4 => \result_DDR_C1_reg[0]\(2),
      I5 => \result_DDR_C1[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_C1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_C1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_DDR_C1_reg[0]\(0),
      I5 => Q(60),
      O => \result_DDR_C1[2]_i_2_n_0\
    );
\result_DDR_C1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_C1[3]_i_2_n_0\,
      I2 => \result_DDR_C1_reg[0]\(3),
      I3 => \result_DDR_C1[4]_i_2_n_0\,
      I4 => \result_DDR_C1_reg[0]\(2),
      I5 => \result_DDR_C1[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_C1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_C1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_DDR_C1_reg[0]\(0),
      I5 => Q(56),
      O => \result_DDR_C1[3]_i_2_n_0\
    );
\result_DDR_C1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_C1[4]_i_2_n_0\,
      I2 => \result_DDR_C1_reg[0]\(3),
      I3 => \result_DDR_C1[5]_i_2_n_0\,
      I4 => \result_DDR_C1_reg[0]\(2),
      I5 => \result_DDR_C1[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_C1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_C1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_DDR_C1_reg[0]\(0),
      I5 => Q(52),
      O => \result_DDR_C1[4]_i_2_n_0\
    );
\result_DDR_C1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_C1[5]_i_2_n_0\,
      I2 => \result_DDR_C1_reg[0]\(3),
      I3 => \result_DDR_C1[6]_i_2_n_0\,
      I4 => \result_DDR_C1_reg[0]\(2),
      I5 => \result_DDR_C1[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_C1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_C1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_DDR_C1_reg[0]\(0),
      I5 => Q(48),
      O => \result_DDR_C1[5]_i_2_n_0\
    );
\result_DDR_C1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_C1[6]_i_2_n_0\,
      I2 => \result_DDR_C1_reg[0]\(3),
      I3 => \result_DDR_C1[7]_i_2_n_0\,
      I4 => \result_DDR_C1_reg[0]\(2),
      I5 => \result_DDR_C1[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_C1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_C1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_DDR_C1_reg[0]\(0),
      I5 => Q(44),
      O => \result_DDR_C1[6]_i_2_n_0\
    );
\result_DDR_C1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_C1[7]_i_2_n_0\,
      I2 => \result_DDR_C1_reg[0]\(3),
      I3 => \result_DDR_C1[8]_i_2_n_0\,
      I4 => \result_DDR_C1_reg[0]\(2),
      I5 => \result_DDR_C1[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_C1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_C1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_DDR_C1_reg[0]\(0),
      I5 => Q(40),
      O => \result_DDR_C1[7]_i_2_n_0\
    );
\result_DDR_C1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_C1[8]_i_2_n_0\,
      I2 => \result_DDR_C1_reg[0]\(3),
      I3 => \result_DDR_C1[9]_i_2_n_0\,
      I4 => \result_DDR_C1_reg[0]\(2),
      I5 => \result_DDR_C1[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_C1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_C1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_DDR_C1_reg[0]\(0),
      I5 => Q(36),
      O => \result_DDR_C1[8]_i_2_n_0\
    );
\result_DDR_C1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_C1[9]_i_2_n_0\,
      I2 => \result_DDR_C1_reg[0]\(3),
      I3 => \result_DDR_C1[10]_i_2_n_0\,
      I4 => \result_DDR_C1_reg[0]\(2),
      I5 => \result_DDR_C1[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_C1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_C1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_DDR_C1_reg[0]\(0),
      I5 => Q(32),
      O => \result_DDR_C1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_58 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_C2_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_58 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_58;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_58 is
  signal \result_DDR_C2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_C2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_C2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_C2[0]_i_2_n_0\,
      I2 => \result_DDR_C2_reg[0]\(3),
      I3 => \result_DDR_C2[1]_i_2_n_0\,
      I4 => \result_DDR_C2_reg[0]\(2),
      I5 => \result_DDR_C2[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_C2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_C2_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_DDR_C2_reg[0]\(0),
      I5 => Q(68),
      O => \result_DDR_C2[0]_i_2_n_0\
    );
\result_DDR_C2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_C2[10]_i_2_n_0\,
      I2 => \result_DDR_C2_reg[0]\(3),
      I3 => \result_DDR_C2[11]_i_2_n_0\,
      I4 => \result_DDR_C2_reg[0]\(2),
      I5 => \result_DDR_C2[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_C2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_C2_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_DDR_C2_reg[0]\(0),
      I5 => Q(28),
      O => \result_DDR_C2[10]_i_2_n_0\
    );
\result_DDR_C2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_C2[11]_i_2_n_0\,
      I2 => \result_DDR_C2_reg[0]\(3),
      I3 => \result_DDR_C2[12]_i_2_n_0\,
      I4 => \result_DDR_C2_reg[0]\(2),
      I5 => \result_DDR_C2[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_C2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_C2_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_DDR_C2_reg[0]\(0),
      I5 => Q(24),
      O => \result_DDR_C2[11]_i_2_n_0\
    );
\result_DDR_C2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_C2[12]_i_2_n_0\,
      I2 => \result_DDR_C2_reg[0]\(3),
      I3 => \result_DDR_C2[13]_i_2_n_0\,
      I4 => \result_DDR_C2_reg[0]\(2),
      I5 => \result_DDR_C2[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_C2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_C2_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_DDR_C2_reg[0]\(0),
      I5 => Q(20),
      O => \result_DDR_C2[12]_i_2_n_0\
    );
\result_DDR_C2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_C2[13]_i_2_n_0\,
      I2 => \result_DDR_C2_reg[0]\(3),
      I3 => \result_DDR_C2[14]_i_2_n_0\,
      I4 => \result_DDR_C2_reg[0]\(2),
      I5 => \result_DDR_C2[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_C2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_C2_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_DDR_C2_reg[0]\(0),
      I5 => Q(16),
      O => \result_DDR_C2[13]_i_2_n_0\
    );
\result_DDR_C2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_C2[14]_i_2_n_0\,
      I2 => \result_DDR_C2_reg[0]\(3),
      I3 => \result_DDR_C2[15]_i_2_n_0\,
      I4 => \result_DDR_C2_reg[0]\(2),
      I5 => \result_DDR_C2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_C2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_C2_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_DDR_C2_reg[0]\(0),
      I5 => Q(12),
      O => \result_DDR_C2[14]_i_2_n_0\
    );
\result_DDR_C2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_C2[15]_i_2_n_0\,
      I2 => \result_DDR_C2_reg[0]\(3),
      I3 => \result_DDR_C2[15]_i_3_n_0\,
      I4 => \result_DDR_C2_reg[0]\(2),
      I5 => \result_DDR_C2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_C2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_C2_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_DDR_C2_reg[0]\(0),
      I5 => Q(8),
      O => \result_DDR_C2[15]_i_2_n_0\
    );
\result_DDR_C2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_C2_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_DDR_C2_reg[0]\(0),
      I5 => Q(4),
      O => \result_DDR_C2[15]_i_3_n_0\
    );
\result_DDR_C2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_C2_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_DDR_C2_reg[0]\(0),
      I5 => Q(0),
      O => \result_DDR_C2[15]_i_4_n_0\
    );
\result_DDR_C2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_C2[1]_i_2_n_0\,
      I2 => \result_DDR_C2_reg[0]\(3),
      I3 => \result_DDR_C2[2]_i_2_n_0\,
      I4 => \result_DDR_C2_reg[0]\(2),
      I5 => \result_DDR_C2[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_C2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_C2_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_DDR_C2_reg[0]\(0),
      I5 => Q(64),
      O => \result_DDR_C2[1]_i_2_n_0\
    );
\result_DDR_C2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_C2[2]_i_2_n_0\,
      I2 => \result_DDR_C2_reg[0]\(3),
      I3 => \result_DDR_C2[3]_i_2_n_0\,
      I4 => \result_DDR_C2_reg[0]\(2),
      I5 => \result_DDR_C2[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_C2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_C2_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_DDR_C2_reg[0]\(0),
      I5 => Q(60),
      O => \result_DDR_C2[2]_i_2_n_0\
    );
\result_DDR_C2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_C2[3]_i_2_n_0\,
      I2 => \result_DDR_C2_reg[0]\(3),
      I3 => \result_DDR_C2[4]_i_2_n_0\,
      I4 => \result_DDR_C2_reg[0]\(2),
      I5 => \result_DDR_C2[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_C2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_C2_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_DDR_C2_reg[0]\(0),
      I5 => Q(56),
      O => \result_DDR_C2[3]_i_2_n_0\
    );
\result_DDR_C2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_C2[4]_i_2_n_0\,
      I2 => \result_DDR_C2_reg[0]\(3),
      I3 => \result_DDR_C2[5]_i_2_n_0\,
      I4 => \result_DDR_C2_reg[0]\(2),
      I5 => \result_DDR_C2[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_C2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_C2_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_DDR_C2_reg[0]\(0),
      I5 => Q(52),
      O => \result_DDR_C2[4]_i_2_n_0\
    );
\result_DDR_C2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_C2[5]_i_2_n_0\,
      I2 => \result_DDR_C2_reg[0]\(3),
      I3 => \result_DDR_C2[6]_i_2_n_0\,
      I4 => \result_DDR_C2_reg[0]\(2),
      I5 => \result_DDR_C2[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_C2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_C2_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_DDR_C2_reg[0]\(0),
      I5 => Q(48),
      O => \result_DDR_C2[5]_i_2_n_0\
    );
\result_DDR_C2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_C2[6]_i_2_n_0\,
      I2 => \result_DDR_C2_reg[0]\(3),
      I3 => \result_DDR_C2[7]_i_2_n_0\,
      I4 => \result_DDR_C2_reg[0]\(2),
      I5 => \result_DDR_C2[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_C2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_C2_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_DDR_C2_reg[0]\(0),
      I5 => Q(44),
      O => \result_DDR_C2[6]_i_2_n_0\
    );
\result_DDR_C2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_C2[7]_i_2_n_0\,
      I2 => \result_DDR_C2_reg[0]\(3),
      I3 => \result_DDR_C2[8]_i_2_n_0\,
      I4 => \result_DDR_C2_reg[0]\(2),
      I5 => \result_DDR_C2[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_C2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_C2_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_DDR_C2_reg[0]\(0),
      I5 => Q(40),
      O => \result_DDR_C2[7]_i_2_n_0\
    );
\result_DDR_C2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_C2[8]_i_2_n_0\,
      I2 => \result_DDR_C2_reg[0]\(3),
      I3 => \result_DDR_C2[9]_i_2_n_0\,
      I4 => \result_DDR_C2_reg[0]\(2),
      I5 => \result_DDR_C2[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_C2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_C2_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_DDR_C2_reg[0]\(0),
      I5 => Q(36),
      O => \result_DDR_C2[8]_i_2_n_0\
    );
\result_DDR_C2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_C2[9]_i_2_n_0\,
      I2 => \result_DDR_C2_reg[0]\(3),
      I3 => \result_DDR_C2[10]_i_2_n_0\,
      I4 => \result_DDR_C2_reg[0]\(2),
      I5 => \result_DDR_C2[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_C2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_C2_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_DDR_C2_reg[0]\(0),
      I5 => Q(32),
      O => \result_DDR_C2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_59 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_D1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_59 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_59;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_59 is
  signal \result_DDR_D1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_D1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_D1[0]_i_2_n_0\,
      I2 => \result_DDR_D1_reg[0]\(3),
      I3 => \result_DDR_D1[1]_i_2_n_0\,
      I4 => \result_DDR_D1_reg[0]\(2),
      I5 => \result_DDR_D1[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_D1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_D1_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_DDR_D1_reg[0]\(0),
      I5 => Q(68),
      O => \result_DDR_D1[0]_i_2_n_0\
    );
\result_DDR_D1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_D1[10]_i_2_n_0\,
      I2 => \result_DDR_D1_reg[0]\(3),
      I3 => \result_DDR_D1[11]_i_2_n_0\,
      I4 => \result_DDR_D1_reg[0]\(2),
      I5 => \result_DDR_D1[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_D1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_D1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_DDR_D1_reg[0]\(0),
      I5 => Q(28),
      O => \result_DDR_D1[10]_i_2_n_0\
    );
\result_DDR_D1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_D1[11]_i_2_n_0\,
      I2 => \result_DDR_D1_reg[0]\(3),
      I3 => \result_DDR_D1[12]_i_2_n_0\,
      I4 => \result_DDR_D1_reg[0]\(2),
      I5 => \result_DDR_D1[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_D1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_D1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_DDR_D1_reg[0]\(0),
      I5 => Q(24),
      O => \result_DDR_D1[11]_i_2_n_0\
    );
\result_DDR_D1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_D1[12]_i_2_n_0\,
      I2 => \result_DDR_D1_reg[0]\(3),
      I3 => \result_DDR_D1[13]_i_2_n_0\,
      I4 => \result_DDR_D1_reg[0]\(2),
      I5 => \result_DDR_D1[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_D1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_D1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_DDR_D1_reg[0]\(0),
      I5 => Q(20),
      O => \result_DDR_D1[12]_i_2_n_0\
    );
\result_DDR_D1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_D1[13]_i_2_n_0\,
      I2 => \result_DDR_D1_reg[0]\(3),
      I3 => \result_DDR_D1[14]_i_2_n_0\,
      I4 => \result_DDR_D1_reg[0]\(2),
      I5 => \result_DDR_D1[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_D1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_D1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_DDR_D1_reg[0]\(0),
      I5 => Q(16),
      O => \result_DDR_D1[13]_i_2_n_0\
    );
\result_DDR_D1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_D1[14]_i_2_n_0\,
      I2 => \result_DDR_D1_reg[0]\(3),
      I3 => \result_DDR_D1[15]_i_2_n_0\,
      I4 => \result_DDR_D1_reg[0]\(2),
      I5 => \result_DDR_D1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_D1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_D1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_DDR_D1_reg[0]\(0),
      I5 => Q(12),
      O => \result_DDR_D1[14]_i_2_n_0\
    );
\result_DDR_D1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_D1[15]_i_2_n_0\,
      I2 => \result_DDR_D1_reg[0]\(3),
      I3 => \result_DDR_D1[15]_i_3_n_0\,
      I4 => \result_DDR_D1_reg[0]\(2),
      I5 => \result_DDR_D1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_D1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_D1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_DDR_D1_reg[0]\(0),
      I5 => Q(8),
      O => \result_DDR_D1[15]_i_2_n_0\
    );
\result_DDR_D1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_D1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_DDR_D1_reg[0]\(0),
      I5 => Q(4),
      O => \result_DDR_D1[15]_i_3_n_0\
    );
\result_DDR_D1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_D1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_DDR_D1_reg[0]\(0),
      I5 => Q(0),
      O => \result_DDR_D1[15]_i_4_n_0\
    );
\result_DDR_D1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_D1[1]_i_2_n_0\,
      I2 => \result_DDR_D1_reg[0]\(3),
      I3 => \result_DDR_D1[2]_i_2_n_0\,
      I4 => \result_DDR_D1_reg[0]\(2),
      I5 => \result_DDR_D1[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_D1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_D1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_DDR_D1_reg[0]\(0),
      I5 => Q(64),
      O => \result_DDR_D1[1]_i_2_n_0\
    );
\result_DDR_D1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_D1[2]_i_2_n_0\,
      I2 => \result_DDR_D1_reg[0]\(3),
      I3 => \result_DDR_D1[3]_i_2_n_0\,
      I4 => \result_DDR_D1_reg[0]\(2),
      I5 => \result_DDR_D1[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_D1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_D1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_DDR_D1_reg[0]\(0),
      I5 => Q(60),
      O => \result_DDR_D1[2]_i_2_n_0\
    );
\result_DDR_D1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_D1[3]_i_2_n_0\,
      I2 => \result_DDR_D1_reg[0]\(3),
      I3 => \result_DDR_D1[4]_i_2_n_0\,
      I4 => \result_DDR_D1_reg[0]\(2),
      I5 => \result_DDR_D1[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_D1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_D1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_DDR_D1_reg[0]\(0),
      I5 => Q(56),
      O => \result_DDR_D1[3]_i_2_n_0\
    );
\result_DDR_D1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_D1[4]_i_2_n_0\,
      I2 => \result_DDR_D1_reg[0]\(3),
      I3 => \result_DDR_D1[5]_i_2_n_0\,
      I4 => \result_DDR_D1_reg[0]\(2),
      I5 => \result_DDR_D1[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_D1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_D1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_DDR_D1_reg[0]\(0),
      I5 => Q(52),
      O => \result_DDR_D1[4]_i_2_n_0\
    );
\result_DDR_D1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_D1[5]_i_2_n_0\,
      I2 => \result_DDR_D1_reg[0]\(3),
      I3 => \result_DDR_D1[6]_i_2_n_0\,
      I4 => \result_DDR_D1_reg[0]\(2),
      I5 => \result_DDR_D1[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_D1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_D1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_DDR_D1_reg[0]\(0),
      I5 => Q(48),
      O => \result_DDR_D1[5]_i_2_n_0\
    );
\result_DDR_D1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_D1[6]_i_2_n_0\,
      I2 => \result_DDR_D1_reg[0]\(3),
      I3 => \result_DDR_D1[7]_i_2_n_0\,
      I4 => \result_DDR_D1_reg[0]\(2),
      I5 => \result_DDR_D1[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_D1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_D1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_DDR_D1_reg[0]\(0),
      I5 => Q(44),
      O => \result_DDR_D1[6]_i_2_n_0\
    );
\result_DDR_D1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_D1[7]_i_2_n_0\,
      I2 => \result_DDR_D1_reg[0]\(3),
      I3 => \result_DDR_D1[8]_i_2_n_0\,
      I4 => \result_DDR_D1_reg[0]\(2),
      I5 => \result_DDR_D1[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_D1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_D1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_DDR_D1_reg[0]\(0),
      I5 => Q(40),
      O => \result_DDR_D1[7]_i_2_n_0\
    );
\result_DDR_D1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_D1[8]_i_2_n_0\,
      I2 => \result_DDR_D1_reg[0]\(3),
      I3 => \result_DDR_D1[9]_i_2_n_0\,
      I4 => \result_DDR_D1_reg[0]\(2),
      I5 => \result_DDR_D1[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_D1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_D1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_DDR_D1_reg[0]\(0),
      I5 => Q(36),
      O => \result_DDR_D1[8]_i_2_n_0\
    );
\result_DDR_D1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_D1[9]_i_2_n_0\,
      I2 => \result_DDR_D1_reg[0]\(3),
      I3 => \result_DDR_D1[10]_i_2_n_0\,
      I4 => \result_DDR_D1_reg[0]\(2),
      I5 => \result_DDR_D1[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_D1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_D1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_DDR_D1_reg[0]\(0),
      I5 => Q(32),
      O => \result_DDR_D1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_60 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_D2_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_60 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_60;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_60 is
  signal \result_DDR_D2[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_D2[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_D2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_D2[0]_i_2_n_0\,
      I2 => \result_DDR_D2_reg[0]\(3),
      I3 => \result_DDR_D2[1]_i_2_n_0\,
      I4 => \result_DDR_D2_reg[0]\(2),
      I5 => \result_DDR_D2[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_D2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_D2_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_DDR_D2_reg[0]\(0),
      I5 => Q(68),
      O => \result_DDR_D2[0]_i_2_n_0\
    );
\result_DDR_D2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_D2[10]_i_2_n_0\,
      I2 => \result_DDR_D2_reg[0]\(3),
      I3 => \result_DDR_D2[11]_i_2_n_0\,
      I4 => \result_DDR_D2_reg[0]\(2),
      I5 => \result_DDR_D2[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_D2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_D2_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_DDR_D2_reg[0]\(0),
      I5 => Q(28),
      O => \result_DDR_D2[10]_i_2_n_0\
    );
\result_DDR_D2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_D2[11]_i_2_n_0\,
      I2 => \result_DDR_D2_reg[0]\(3),
      I3 => \result_DDR_D2[12]_i_2_n_0\,
      I4 => \result_DDR_D2_reg[0]\(2),
      I5 => \result_DDR_D2[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_D2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_D2_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_DDR_D2_reg[0]\(0),
      I5 => Q(24),
      O => \result_DDR_D2[11]_i_2_n_0\
    );
\result_DDR_D2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_D2[12]_i_2_n_0\,
      I2 => \result_DDR_D2_reg[0]\(3),
      I3 => \result_DDR_D2[13]_i_2_n_0\,
      I4 => \result_DDR_D2_reg[0]\(2),
      I5 => \result_DDR_D2[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_D2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_D2_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_DDR_D2_reg[0]\(0),
      I5 => Q(20),
      O => \result_DDR_D2[12]_i_2_n_0\
    );
\result_DDR_D2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_D2[13]_i_2_n_0\,
      I2 => \result_DDR_D2_reg[0]\(3),
      I3 => \result_DDR_D2[14]_i_2_n_0\,
      I4 => \result_DDR_D2_reg[0]\(2),
      I5 => \result_DDR_D2[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_D2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_D2_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_DDR_D2_reg[0]\(0),
      I5 => Q(16),
      O => \result_DDR_D2[13]_i_2_n_0\
    );
\result_DDR_D2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_D2[14]_i_2_n_0\,
      I2 => \result_DDR_D2_reg[0]\(3),
      I3 => \result_DDR_D2[15]_i_2_n_0\,
      I4 => \result_DDR_D2_reg[0]\(2),
      I5 => \result_DDR_D2[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_D2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_D2_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_DDR_D2_reg[0]\(0),
      I5 => Q(12),
      O => \result_DDR_D2[14]_i_2_n_0\
    );
\result_DDR_D2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_D2[15]_i_2_n_0\,
      I2 => \result_DDR_D2_reg[0]\(3),
      I3 => \result_DDR_D2[15]_i_3_n_0\,
      I4 => \result_DDR_D2_reg[0]\(2),
      I5 => \result_DDR_D2[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_D2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_D2_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_DDR_D2_reg[0]\(0),
      I5 => Q(8),
      O => \result_DDR_D2[15]_i_2_n_0\
    );
\result_DDR_D2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_D2_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_DDR_D2_reg[0]\(0),
      I5 => Q(4),
      O => \result_DDR_D2[15]_i_3_n_0\
    );
\result_DDR_D2[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_D2_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_DDR_D2_reg[0]\(0),
      I5 => Q(0),
      O => \result_DDR_D2[15]_i_4_n_0\
    );
\result_DDR_D2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_D2[1]_i_2_n_0\,
      I2 => \result_DDR_D2_reg[0]\(3),
      I3 => \result_DDR_D2[2]_i_2_n_0\,
      I4 => \result_DDR_D2_reg[0]\(2),
      I5 => \result_DDR_D2[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_D2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_D2_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_DDR_D2_reg[0]\(0),
      I5 => Q(64),
      O => \result_DDR_D2[1]_i_2_n_0\
    );
\result_DDR_D2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_D2[2]_i_2_n_0\,
      I2 => \result_DDR_D2_reg[0]\(3),
      I3 => \result_DDR_D2[3]_i_2_n_0\,
      I4 => \result_DDR_D2_reg[0]\(2),
      I5 => \result_DDR_D2[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_D2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_D2_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_DDR_D2_reg[0]\(0),
      I5 => Q(60),
      O => \result_DDR_D2[2]_i_2_n_0\
    );
\result_DDR_D2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_D2[3]_i_2_n_0\,
      I2 => \result_DDR_D2_reg[0]\(3),
      I3 => \result_DDR_D2[4]_i_2_n_0\,
      I4 => \result_DDR_D2_reg[0]\(2),
      I5 => \result_DDR_D2[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_D2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_D2_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_DDR_D2_reg[0]\(0),
      I5 => Q(56),
      O => \result_DDR_D2[3]_i_2_n_0\
    );
\result_DDR_D2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_D2[4]_i_2_n_0\,
      I2 => \result_DDR_D2_reg[0]\(3),
      I3 => \result_DDR_D2[5]_i_2_n_0\,
      I4 => \result_DDR_D2_reg[0]\(2),
      I5 => \result_DDR_D2[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_D2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_D2_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_DDR_D2_reg[0]\(0),
      I5 => Q(52),
      O => \result_DDR_D2[4]_i_2_n_0\
    );
\result_DDR_D2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_D2[5]_i_2_n_0\,
      I2 => \result_DDR_D2_reg[0]\(3),
      I3 => \result_DDR_D2[6]_i_2_n_0\,
      I4 => \result_DDR_D2_reg[0]\(2),
      I5 => \result_DDR_D2[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_D2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_D2_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_DDR_D2_reg[0]\(0),
      I5 => Q(48),
      O => \result_DDR_D2[5]_i_2_n_0\
    );
\result_DDR_D2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_D2[6]_i_2_n_0\,
      I2 => \result_DDR_D2_reg[0]\(3),
      I3 => \result_DDR_D2[7]_i_2_n_0\,
      I4 => \result_DDR_D2_reg[0]\(2),
      I5 => \result_DDR_D2[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_D2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_D2_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_DDR_D2_reg[0]\(0),
      I5 => Q(44),
      O => \result_DDR_D2[6]_i_2_n_0\
    );
\result_DDR_D2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_D2[7]_i_2_n_0\,
      I2 => \result_DDR_D2_reg[0]\(3),
      I3 => \result_DDR_D2[8]_i_2_n_0\,
      I4 => \result_DDR_D2_reg[0]\(2),
      I5 => \result_DDR_D2[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_D2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_D2_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_DDR_D2_reg[0]\(0),
      I5 => Q(40),
      O => \result_DDR_D2[7]_i_2_n_0\
    );
\result_DDR_D2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_D2[8]_i_2_n_0\,
      I2 => \result_DDR_D2_reg[0]\(3),
      I3 => \result_DDR_D2[9]_i_2_n_0\,
      I4 => \result_DDR_D2_reg[0]\(2),
      I5 => \result_DDR_D2[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_D2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_D2_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_DDR_D2_reg[0]\(0),
      I5 => Q(36),
      O => \result_DDR_D2[8]_i_2_n_0\
    );
\result_DDR_D2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_D2[9]_i_2_n_0\,
      I2 => \result_DDR_D2_reg[0]\(3),
      I3 => \result_DDR_D2[10]_i_2_n_0\,
      I4 => \result_DDR_D2_reg[0]\(2),
      I5 => \result_DDR_D2[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_D2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_D2_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_DDR_D2_reg[0]\(0),
      I5 => Q(32),
      O => \result_DDR_D2[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_MISO_rising_edge_61 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 71 downto 0 );
    \result_DDR_E1_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_61 : entity is "MISO_rising_edge";
end recording_inst_0_rhd_axi_0_0_MISO_rising_edge_61;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_MISO_rising_edge_61 is
  signal \result_DDR_E1[0]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[10]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[11]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[12]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[13]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[14]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[15]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[15]_i_3_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[15]_i_4_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[1]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[2]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[3]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[4]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[5]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[6]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[7]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[8]_i_2_n_0\ : STD_LOGIC;
  signal \result_DDR_E1[9]_i_2_n_0\ : STD_LOGIC;
begin
\result_DDR_E1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => \result_DDR_E1[0]_i_2_n_0\,
      I2 => \result_DDR_E1_reg[0]\(3),
      I3 => \result_DDR_E1[1]_i_2_n_0\,
      I4 => \result_DDR_E1_reg[0]\(2),
      I5 => \result_DDR_E1[2]_i_2_n_0\,
      O => D(0)
    );
\result_DDR_E1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(71),
      I1 => Q(70),
      I2 => \result_DDR_E1_reg[0]\(1),
      I3 => Q(69),
      I4 => \result_DDR_E1_reg[0]\(0),
      I5 => Q(68),
      O => \result_DDR_E1[0]_i_2_n_0\
    );
\result_DDR_E1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => \result_DDR_E1[10]_i_2_n_0\,
      I2 => \result_DDR_E1_reg[0]\(3),
      I3 => \result_DDR_E1[11]_i_2_n_0\,
      I4 => \result_DDR_E1_reg[0]\(2),
      I5 => \result_DDR_E1[12]_i_2_n_0\,
      O => D(10)
    );
\result_DDR_E1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(30),
      I2 => \result_DDR_E1_reg[0]\(1),
      I3 => Q(29),
      I4 => \result_DDR_E1_reg[0]\(0),
      I5 => Q(28),
      O => \result_DDR_E1[10]_i_2_n_0\
    );
\result_DDR_E1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => \result_DDR_E1[11]_i_2_n_0\,
      I2 => \result_DDR_E1_reg[0]\(3),
      I3 => \result_DDR_E1[12]_i_2_n_0\,
      I4 => \result_DDR_E1_reg[0]\(2),
      I5 => \result_DDR_E1[13]_i_2_n_0\,
      O => D(11)
    );
\result_DDR_E1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(27),
      I1 => Q(26),
      I2 => \result_DDR_E1_reg[0]\(1),
      I3 => Q(25),
      I4 => \result_DDR_E1_reg[0]\(0),
      I5 => Q(24),
      O => \result_DDR_E1[11]_i_2_n_0\
    );
\result_DDR_E1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => \result_DDR_E1[12]_i_2_n_0\,
      I2 => \result_DDR_E1_reg[0]\(3),
      I3 => \result_DDR_E1[13]_i_2_n_0\,
      I4 => \result_DDR_E1_reg[0]\(2),
      I5 => \result_DDR_E1[14]_i_2_n_0\,
      O => D(12)
    );
\result_DDR_E1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(23),
      I1 => Q(22),
      I2 => \result_DDR_E1_reg[0]\(1),
      I3 => Q(21),
      I4 => \result_DDR_E1_reg[0]\(0),
      I5 => Q(20),
      O => \result_DDR_E1[12]_i_2_n_0\
    );
\result_DDR_E1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => \result_DDR_E1[13]_i_2_n_0\,
      I2 => \result_DDR_E1_reg[0]\(3),
      I3 => \result_DDR_E1[14]_i_2_n_0\,
      I4 => \result_DDR_E1_reg[0]\(2),
      I5 => \result_DDR_E1[15]_i_2_n_0\,
      O => D(13)
    );
\result_DDR_E1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(19),
      I1 => Q(18),
      I2 => \result_DDR_E1_reg[0]\(1),
      I3 => Q(17),
      I4 => \result_DDR_E1_reg[0]\(0),
      I5 => Q(16),
      O => \result_DDR_E1[13]_i_2_n_0\
    );
\result_DDR_E1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => \result_DDR_E1[14]_i_2_n_0\,
      I2 => \result_DDR_E1_reg[0]\(3),
      I3 => \result_DDR_E1[15]_i_2_n_0\,
      I4 => \result_DDR_E1_reg[0]\(2),
      I5 => \result_DDR_E1[15]_i_3_n_0\,
      O => D(14)
    );
\result_DDR_E1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(15),
      I1 => Q(14),
      I2 => \result_DDR_E1_reg[0]\(1),
      I3 => Q(13),
      I4 => \result_DDR_E1_reg[0]\(0),
      I5 => Q(12),
      O => \result_DDR_E1[14]_i_2_n_0\
    );
\result_DDR_E1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => \result_DDR_E1[15]_i_2_n_0\,
      I2 => \result_DDR_E1_reg[0]\(3),
      I3 => \result_DDR_E1[15]_i_3_n_0\,
      I4 => \result_DDR_E1_reg[0]\(2),
      I5 => \result_DDR_E1[15]_i_4_n_0\,
      O => D(15)
    );
\result_DDR_E1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(11),
      I1 => Q(10),
      I2 => \result_DDR_E1_reg[0]\(1),
      I3 => Q(9),
      I4 => \result_DDR_E1_reg[0]\(0),
      I5 => Q(8),
      O => \result_DDR_E1[15]_i_2_n_0\
    );
\result_DDR_E1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => \result_DDR_E1_reg[0]\(1),
      I3 => Q(5),
      I4 => \result_DDR_E1_reg[0]\(0),
      I5 => Q(4),
      O => \result_DDR_E1[15]_i_3_n_0\
    );
\result_DDR_E1[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \result_DDR_E1_reg[0]\(1),
      I3 => Q(1),
      I4 => \result_DDR_E1_reg[0]\(0),
      I5 => Q(0),
      O => \result_DDR_E1[15]_i_4_n_0\
    );
\result_DDR_E1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => \result_DDR_E1[1]_i_2_n_0\,
      I2 => \result_DDR_E1_reg[0]\(3),
      I3 => \result_DDR_E1[2]_i_2_n_0\,
      I4 => \result_DDR_E1_reg[0]\(2),
      I5 => \result_DDR_E1[3]_i_2_n_0\,
      O => D(1)
    );
\result_DDR_E1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(67),
      I1 => Q(66),
      I2 => \result_DDR_E1_reg[0]\(1),
      I3 => Q(65),
      I4 => \result_DDR_E1_reg[0]\(0),
      I5 => Q(64),
      O => \result_DDR_E1[1]_i_2_n_0\
    );
\result_DDR_E1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => \result_DDR_E1[2]_i_2_n_0\,
      I2 => \result_DDR_E1_reg[0]\(3),
      I3 => \result_DDR_E1[3]_i_2_n_0\,
      I4 => \result_DDR_E1_reg[0]\(2),
      I5 => \result_DDR_E1[4]_i_2_n_0\,
      O => D(2)
    );
\result_DDR_E1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(63),
      I1 => Q(62),
      I2 => \result_DDR_E1_reg[0]\(1),
      I3 => Q(61),
      I4 => \result_DDR_E1_reg[0]\(0),
      I5 => Q(60),
      O => \result_DDR_E1[2]_i_2_n_0\
    );
\result_DDR_E1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => \result_DDR_E1[3]_i_2_n_0\,
      I2 => \result_DDR_E1_reg[0]\(3),
      I3 => \result_DDR_E1[4]_i_2_n_0\,
      I4 => \result_DDR_E1_reg[0]\(2),
      I5 => \result_DDR_E1[5]_i_2_n_0\,
      O => D(3)
    );
\result_DDR_E1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(59),
      I1 => Q(58),
      I2 => \result_DDR_E1_reg[0]\(1),
      I3 => Q(57),
      I4 => \result_DDR_E1_reg[0]\(0),
      I5 => Q(56),
      O => \result_DDR_E1[3]_i_2_n_0\
    );
\result_DDR_E1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => \result_DDR_E1[4]_i_2_n_0\,
      I2 => \result_DDR_E1_reg[0]\(3),
      I3 => \result_DDR_E1[5]_i_2_n_0\,
      I4 => \result_DDR_E1_reg[0]\(2),
      I5 => \result_DDR_E1[6]_i_2_n_0\,
      O => D(4)
    );
\result_DDR_E1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(55),
      I1 => Q(54),
      I2 => \result_DDR_E1_reg[0]\(1),
      I3 => Q(53),
      I4 => \result_DDR_E1_reg[0]\(0),
      I5 => Q(52),
      O => \result_DDR_E1[4]_i_2_n_0\
    );
\result_DDR_E1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => \result_DDR_E1[5]_i_2_n_0\,
      I2 => \result_DDR_E1_reg[0]\(3),
      I3 => \result_DDR_E1[6]_i_2_n_0\,
      I4 => \result_DDR_E1_reg[0]\(2),
      I5 => \result_DDR_E1[7]_i_2_n_0\,
      O => D(5)
    );
\result_DDR_E1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(51),
      I1 => Q(50),
      I2 => \result_DDR_E1_reg[0]\(1),
      I3 => Q(49),
      I4 => \result_DDR_E1_reg[0]\(0),
      I5 => Q(48),
      O => \result_DDR_E1[5]_i_2_n_0\
    );
\result_DDR_E1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => \result_DDR_E1[6]_i_2_n_0\,
      I2 => \result_DDR_E1_reg[0]\(3),
      I3 => \result_DDR_E1[7]_i_2_n_0\,
      I4 => \result_DDR_E1_reg[0]\(2),
      I5 => \result_DDR_E1[8]_i_2_n_0\,
      O => D(6)
    );
\result_DDR_E1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(47),
      I1 => Q(46),
      I2 => \result_DDR_E1_reg[0]\(1),
      I3 => Q(45),
      I4 => \result_DDR_E1_reg[0]\(0),
      I5 => Q(44),
      O => \result_DDR_E1[6]_i_2_n_0\
    );
\result_DDR_E1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => \result_DDR_E1[7]_i_2_n_0\,
      I2 => \result_DDR_E1_reg[0]\(3),
      I3 => \result_DDR_E1[8]_i_2_n_0\,
      I4 => \result_DDR_E1_reg[0]\(2),
      I5 => \result_DDR_E1[9]_i_2_n_0\,
      O => D(7)
    );
\result_DDR_E1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(43),
      I1 => Q(42),
      I2 => \result_DDR_E1_reg[0]\(1),
      I3 => Q(41),
      I4 => \result_DDR_E1_reg[0]\(0),
      I5 => Q(40),
      O => \result_DDR_E1[7]_i_2_n_0\
    );
\result_DDR_E1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => \result_DDR_E1[8]_i_2_n_0\,
      I2 => \result_DDR_E1_reg[0]\(3),
      I3 => \result_DDR_E1[9]_i_2_n_0\,
      I4 => \result_DDR_E1_reg[0]\(2),
      I5 => \result_DDR_E1[10]_i_2_n_0\,
      O => D(8)
    );
\result_DDR_E1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(39),
      I1 => Q(38),
      I2 => \result_DDR_E1_reg[0]\(1),
      I3 => Q(37),
      I4 => \result_DDR_E1_reg[0]\(0),
      I5 => Q(36),
      O => \result_DDR_E1[8]_i_2_n_0\
    );
\result_DDR_E1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => \result_DDR_E1[9]_i_2_n_0\,
      I2 => \result_DDR_E1_reg[0]\(3),
      I3 => \result_DDR_E1[10]_i_2_n_0\,
      I4 => \result_DDR_E1_reg[0]\(2),
      I5 => \result_DDR_E1[11]_i_2_n_0\,
      O => D(9)
    );
\result_DDR_E1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(35),
      I1 => Q(34),
      I2 => \result_DDR_E1_reg[0]\(1),
      I3 => Q(33),
      I4 => \result_DDR_E1_reg[0]\(0),
      I5 => Q(32),
      O => \result_DDR_E1[9]_i_2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_rhd_headstage_slave is
  port (
    \counter_32_63_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    counter_0_31 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \clk_counter_reg[0]_0\ : out STD_LOGIC;
    MISO1_A_SW : out STD_LOGIC;
    \clk_counter_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \counter_0_31_reg[6]_0\ : out STD_LOGIC;
    \counter_32_63_reg[2]_0\ : out STD_LOGIC;
    \counter_32_63_reg[6]_1\ : out STD_LOGIC;
    \counter_32_63_reg[3]_0\ : out STD_LOGIC;
    \counter_0_31_reg[6]_1\ : out STD_LOGIC;
    \counter_32_63_reg[2]_1\ : out STD_LOGIC;
    \counter_32_63_reg[6]_2\ : out STD_LOGIC;
    \counter_32_63_reg[3]_1\ : out STD_LOGIC;
    \counter_0_31_reg[6]_2\ : out STD_LOGIC;
    \counter_32_63_reg[2]_2\ : out STD_LOGIC;
    \counter_32_63_reg[6]_3\ : out STD_LOGIC;
    \counter_32_63_reg[3]_2\ : out STD_LOGIC;
    \counter_0_31_reg[6]_3\ : out STD_LOGIC;
    \counter_32_63_reg[2]_3\ : out STD_LOGIC;
    \counter_32_63_reg[6]_4\ : out STD_LOGIC;
    \counter_32_63_reg[3]_3\ : out STD_LOGIC;
    \counter_0_31_reg[6]_4\ : out STD_LOGIC;
    \counter_32_63_reg[2]_4\ : out STD_LOGIC;
    \counter_32_63_reg[6]_5\ : out STD_LOGIC;
    \counter_32_63_reg[3]_4\ : out STD_LOGIC;
    \counter_0_31_reg[6]_5\ : out STD_LOGIC;
    \counter_32_63_reg[2]_5\ : out STD_LOGIC;
    \counter_32_63_reg[6]_6\ : out STD_LOGIC;
    \counter_32_63_reg[3]_5\ : out STD_LOGIC;
    \counter_0_31_reg[6]_6\ : out STD_LOGIC;
    \counter_32_63_reg[2]_6\ : out STD_LOGIC;
    \counter_32_63_reg[6]_7\ : out STD_LOGIC;
    \counter_32_63_reg[3]_6\ : out STD_LOGIC;
    \counter_0_31_reg[6]_7\ : out STD_LOGIC;
    \counter_32_63_reg[2]_7\ : out STD_LOGIC;
    \counter_32_63_reg[6]_8\ : out STD_LOGIC;
    \counter_32_63_reg[3]_7\ : out STD_LOGIC;
    \counter_0_31_reg[6]_8\ : out STD_LOGIC;
    \counter_32_63_reg[2]_8\ : out STD_LOGIC;
    \counter_32_63_reg[6]_9\ : out STD_LOGIC;
    \counter_32_63_reg[3]_8\ : out STD_LOGIC;
    \counter_0_31_reg[6]_9\ : out STD_LOGIC;
    \counter_32_63_reg[2]_9\ : out STD_LOGIC;
    \counter_32_63_reg[6]_10\ : out STD_LOGIC;
    \counter_32_63_reg[3]_9\ : out STD_LOGIC;
    \counter_0_31_reg[6]_10\ : out STD_LOGIC;
    \counter_32_63_reg[2]_10\ : out STD_LOGIC;
    \counter_32_63_reg[6]_11\ : out STD_LOGIC;
    \counter_32_63_reg[3]_10\ : out STD_LOGIC;
    \counter_0_31_reg[6]_11\ : out STD_LOGIC;
    \counter_32_63_reg[2]_11\ : out STD_LOGIC;
    \counter_32_63_reg[6]_12\ : out STD_LOGIC;
    \counter_32_63_reg[3]_11\ : out STD_LOGIC;
    \counter_0_31_reg[6]_12\ : out STD_LOGIC;
    \counter_32_63_reg[2]_12\ : out STD_LOGIC;
    \counter_32_63_reg[6]_13\ : out STD_LOGIC;
    \counter_32_63_reg[3]_12\ : out STD_LOGIC;
    \counter_0_31_reg[6]_13\ : out STD_LOGIC;
    \counter_32_63_reg[2]_13\ : out STD_LOGIC;
    \counter_32_63_reg[6]_14\ : out STD_LOGIC;
    \counter_32_63_reg[3]_13\ : out STD_LOGIC;
    \counter_0_31_reg[6]_14\ : out STD_LOGIC;
    \counter_32_63_reg[2]_14\ : out STD_LOGIC;
    \counter_32_63_reg[6]_15\ : out STD_LOGIC;
    \counter_32_63_reg[3]_14\ : out STD_LOGIC;
    \counter_32_63_reg[2]_15\ : out STD_LOGIC;
    \counter_32_63_reg[6]_16\ : out STD_LOGIC;
    \counter_32_63_reg[3]_15\ : out STD_LOGIC;
    \counter_0_31_reg[6]_15\ : out STD_LOGIC;
    \counter_32_63_reg[2]_16\ : out STD_LOGIC;
    \counter_32_63_reg[3]_16\ : out STD_LOGIC;
    \counter_0_31_reg[6]_16\ : out STD_LOGIC;
    \counter_32_63_reg[2]_17\ : out STD_LOGIC;
    \counter_32_63_reg[6]_17\ : out STD_LOGIC;
    \counter_32_63_reg[3]_17\ : out STD_LOGIC;
    \counter_0_31_reg[6]_17\ : out STD_LOGIC;
    \counter_32_63_reg[2]_18\ : out STD_LOGIC;
    \counter_32_63_reg[3]_18\ : out STD_LOGIC;
    \counter_0_31_reg[6]_18\ : out STD_LOGIC;
    \counter_32_63_reg[2]_19\ : out STD_LOGIC;
    \counter_32_63_reg[6]_18\ : out STD_LOGIC;
    \counter_32_63_reg[3]_19\ : out STD_LOGIC;
    \counter_0_31_reg[6]_19\ : out STD_LOGIC;
    \counter_32_63_reg[2]_20\ : out STD_LOGIC;
    \counter_32_63_reg[3]_20\ : out STD_LOGIC;
    \counter_0_31_reg[6]_20\ : out STD_LOGIC;
    \counter_32_63_reg[2]_21\ : out STD_LOGIC;
    \counter_32_63_reg[6]_19\ : out STD_LOGIC;
    \counter_32_63_reg[3]_21\ : out STD_LOGIC;
    \counter_0_31_reg[6]_21\ : out STD_LOGIC;
    \counter_32_63_reg[2]_22\ : out STD_LOGIC;
    \counter_32_63_reg[3]_22\ : out STD_LOGIC;
    \counter_0_31_reg[6]_22\ : out STD_LOGIC;
    \counter_32_63_reg[2]_23\ : out STD_LOGIC;
    \counter_32_63_reg[6]_20\ : out STD_LOGIC;
    \counter_32_63_reg[3]_23\ : out STD_LOGIC;
    \counter_0_31_reg[6]_23\ : out STD_LOGIC;
    \counter_32_63_reg[2]_24\ : out STD_LOGIC;
    \counter_32_63_reg[3]_24\ : out STD_LOGIC;
    \counter_0_31_reg[6]_24\ : out STD_LOGIC;
    \counter_32_63_reg[2]_25\ : out STD_LOGIC;
    \counter_32_63_reg[6]_21\ : out STD_LOGIC;
    \counter_32_63_reg[3]_25\ : out STD_LOGIC;
    \counter_0_31_reg[6]_25\ : out STD_LOGIC;
    \counter_32_63_reg[2]_26\ : out STD_LOGIC;
    \counter_32_63_reg[3]_26\ : out STD_LOGIC;
    \counter_0_31_reg[6]_26\ : out STD_LOGIC;
    \counter_32_63_reg[2]_27\ : out STD_LOGIC;
    \counter_32_63_reg[6]_22\ : out STD_LOGIC;
    \counter_32_63_reg[3]_27\ : out STD_LOGIC;
    \counter_0_31_reg[6]_27\ : out STD_LOGIC;
    \counter_32_63_reg[2]_28\ : out STD_LOGIC;
    \counter_32_63_reg[3]_28\ : out STD_LOGIC;
    \counter_0_31_reg[6]_28\ : out STD_LOGIC;
    \counter_32_63_reg[2]_29\ : out STD_LOGIC;
    \counter_32_63_reg[6]_23\ : out STD_LOGIC;
    \counter_32_63_reg[3]_29\ : out STD_LOGIC;
    \counter_0_31_reg[6]_29\ : out STD_LOGIC;
    \counter_32_63_reg[2]_30\ : out STD_LOGIC;
    \counter_32_63_reg[3]_30\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    counter_32_630 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \counter_32_63_reg[4]_0\ : in STD_LOGIC;
    \counter_32_63_reg[3]_31\ : in STD_LOGIC;
    \counter_32_63_reg[2]_31\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    counter_0_310 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in4x_A1_reg[60]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO1_A : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \miso_out_i_3__10\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \miso_out_i_3__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \miso_out_i_3__2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \miso_out_i_3__11\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \miso_out_i_3__12\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \miso_out_i_3__13\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \miso_out_i_3__14\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \miso_out_i_3__15\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \miso_out_i_3__16\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \miso_out_i_3__17\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \miso_out_i_3__18\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \miso_out_i_3__5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \miso_out_i_3__7\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \miso_out_i_3__19\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \miso_out_i_3__20\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \miso_out_i_3__21\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \miso_out_i_3__29\ : in STD_LOGIC;
    \miso_out_i_2__28\ : in STD_LOGIC;
    miso_out_i_3 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \miso_out_i_3__1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \miso_out_i_3__22\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \miso_out_i_3__23\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \miso_out_i_3__24\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \miso_out_i_3__25\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \miso_out_i_3__26\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \miso_out_i_3__27\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \miso_out_i_3__3\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \miso_out_i_3__28\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \miso_out_i_3__4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \miso_out_i_3__6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \miso_out_i_3__8\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \miso_out_i_3__29_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \miso_out_i_3__30\ : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_rhd_headstage_slave : entity is "rhd_headstage_slave";
end recording_inst_0_rhd_axi_0_0_rhd_headstage_slave;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_rhd_headstage_slave is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal MISO1_A_LOOP : STD_LOGIC;
  signal \clk_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal clk_counter_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^clk_counter_reg[0]_0\ : STD_LOGIC;
  signal \^clk_counter_reg[1]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^counter_0_31\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal counter_32_63 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^counter_32_63_reg[6]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \miso_out_i_2__29_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__9_n_0\ : STD_LOGIC;
  signal miso_out_i_4_n_0 : STD_LOGIC;
  signal miso_out_i_5_n_0 : STD_LOGIC;
  signal \miso_out_i_6__2_n_0\ : STD_LOGIC;
  signal miso_out_i_7_n_0 : STD_LOGIC;
  signal \miso_out_i_8__5_n_0\ : STD_LOGIC;
  signal sclk_counter0 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal sclk_counter00 : STD_LOGIC;
  signal \sclk_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal sclk_counter_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of miso_out_i_7 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \sclk_counter[1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \sclk_counter[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \sclk_counter[3]_i_1\ : label is "soft_lutpair1";
begin
  E(0) <= \^e\(0);
  \clk_counter_reg[0]_0\ <= \^clk_counter_reg[0]_0\;
  \clk_counter_reg[1]_0\(0) <= \^clk_counter_reg[1]_0\(0);
  counter_0_31(1 downto 0) <= \^counter_0_31\(1 downto 0);
  \counter_32_63_reg[6]_0\(3 downto 0) <= \^counter_32_63_reg[6]_0\(3 downto 0);
\clk_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clk_counter_reg(0),
      O => sclk_counter00
    );
\clk_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^clk_counter_reg[1]_0\(0),
      I1 => clk_counter_reg(0),
      O => \clk_counter[1]_i_1_n_0\
    );
\clk_counter_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => sclk_counter00,
      Q => clk_counter_reg(0),
      S => SR(0)
    );
\clk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \clk_counter[1]_i_1_n_0\,
      Q => \^clk_counter_reg[1]_0\(0),
      R => SR(0)
    );
\counter_0_31_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => counter_0_310(0),
      Q => \^counter_0_31\(0),
      R => '0'
    );
\counter_0_31_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => counter_0_310(1),
      Q => \^counter_0_31\(1),
      R => '0'
    );
\counter_32_63_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Q(0),
      Q => counter_32_63(0),
      R => '0'
    );
\counter_32_63_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => counter_32_630(0),
      Q => counter_32_63(1),
      R => '0'
    );
\counter_32_63_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter_32_63_reg[2]_31\,
      Q => counter_32_63(2),
      R => '0'
    );
\counter_32_63_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter_32_63_reg[3]_31\,
      Q => \^counter_32_63_reg[6]_0\(0),
      R => '0'
    );
\counter_32_63_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter_32_63_reg[4]_0\,
      Q => \^counter_32_63_reg[6]_0\(1),
      R => '0'
    );
\counter_32_63_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => counter_32_630(1),
      Q => \^counter_32_63_reg[6]_0\(2),
      R => '0'
    );
\counter_32_63_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => counter_32_630(2),
      Q => \^counter_32_63_reg[6]_0\(3),
      R => '0'
    );
\in4x_A1[73]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MISO1_A_LOOP,
      I1 => \in4x_A1_reg[60]\(0),
      I2 => MISO1_A,
      O => MISO1_A_SW
    );
\miso_out_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk_counter_reg(0),
      I1 => SR(0),
      O => \^clk_counter_reg[0]_0\
    );
\miso_out_i_2__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \miso_out_i_3__9_n_0\,
      I1 => \^clk_counter_reg[1]_0\(0),
      I2 => miso_out_i_4_n_0,
      O => \miso_out_i_2__29_n_0\
    );
\miso_out_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8CDCDCDC8C8C8"
    )
        port map (
      I0 => sclk_counter_reg(4),
      I1 => \^counter_0_31\(1),
      I2 => sclk_counter_reg(3),
      I3 => miso_out_i_5_n_0,
      I4 => sclk_counter_reg(2),
      I5 => \miso_out_i_6__2_n_0\,
      O => \miso_out_i_3__9_n_0\
    );
miso_out_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sclk_counter_reg(3),
      I1 => miso_out_i_7_n_0,
      I2 => sclk_counter_reg(2),
      I3 => \miso_out_i_8__5_n_0\,
      I4 => sclk_counter_reg(4),
      O => miso_out_i_4_n_0
    );
\miso_out_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => counter_32_63(2),
      I1 => counter_32_63(1),
      I2 => \miso_out_i_3__10\(1),
      I3 => counter_32_63(0),
      I4 => \miso_out_i_3__10\(0),
      O => \counter_32_63_reg[2]_0\
    );
\miso_out_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => counter_32_63(2),
      I1 => counter_32_63(1),
      I2 => \miso_out_i_3__0\(1),
      I3 => counter_32_63(0),
      I4 => \miso_out_i_3__0\(0),
      O => \counter_32_63_reg[2]_1\
    );
\miso_out_i_4__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => counter_32_63(2),
      I1 => counter_32_63(1),
      I2 => \miso_out_i_3__18\(1),
      I3 => counter_32_63(0),
      I4 => \miso_out_i_3__18\(0),
      O => \counter_32_63_reg[2]_10\
    );
\miso_out_i_4__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => counter_32_63(2),
      I1 => counter_32_63(1),
      I2 => \miso_out_i_3__5\(1),
      I3 => counter_32_63(0),
      I4 => \miso_out_i_3__5\(0),
      O => \counter_32_63_reg[2]_11\
    );
\miso_out_i_4__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => counter_32_63(2),
      I1 => counter_32_63(1),
      I2 => \miso_out_i_3__7\(1),
      I3 => counter_32_63(0),
      I4 => \miso_out_i_3__7\(0),
      O => \counter_32_63_reg[2]_12\
    );
\miso_out_i_4__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => counter_32_63(2),
      I1 => counter_32_63(1),
      I2 => \miso_out_i_3__19\(1),
      I3 => counter_32_63(0),
      I4 => \miso_out_i_3__19\(0),
      O => \counter_32_63_reg[2]_13\
    );
\miso_out_i_4__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => counter_32_63(2),
      I1 => counter_32_63(1),
      I2 => \miso_out_i_3__20\(1),
      I3 => counter_32_63(0),
      I4 => \miso_out_i_3__20\(0),
      O => \counter_32_63_reg[2]_14\
    );
\miso_out_i_4__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => counter_32_63(2),
      I1 => counter_32_63(1),
      I2 => \miso_out_i_3__21\(1),
      I3 => counter_32_63(0),
      I4 => \miso_out_i_3__21\(0),
      O => \counter_32_63_reg[2]_15\
    );
\miso_out_i_4__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \miso_out_i_2__28\,
      I1 => \^counter_0_31\(0),
      I2 => miso_out_i_3(1),
      I3 => \^counter_32_63_reg[6]_0\(1),
      I4 => miso_out_i_3(0),
      I5 => \^counter_32_63_reg[6]_0\(0),
      O => \counter_0_31_reg[6]_15\
    );
\miso_out_i_4__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \miso_out_i_2__28\,
      I1 => \^counter_0_31\(0),
      I2 => \miso_out_i_3__1\(1),
      I3 => \^counter_32_63_reg[6]_0\(1),
      I4 => \miso_out_i_3__1\(0),
      I5 => \^counter_32_63_reg[6]_0\(0),
      O => \counter_0_31_reg[6]_16\
    );
\miso_out_i_4__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => counter_32_63(2),
      I1 => counter_32_63(1),
      I2 => \miso_out_i_3__22\(1),
      I3 => counter_32_63(0),
      I4 => \miso_out_i_3__22\(0),
      O => \counter_32_63_reg[2]_18\
    );
\miso_out_i_4__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \miso_out_i_2__28\,
      I1 => \^counter_0_31\(0),
      I2 => \miso_out_i_3__23\(1),
      I3 => \^counter_32_63_reg[6]_0\(1),
      I4 => \miso_out_i_3__23\(0),
      I5 => \^counter_32_63_reg[6]_0\(0),
      O => \counter_0_31_reg[6]_18\
    );
\miso_out_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => counter_32_63(2),
      I1 => counter_32_63(1),
      I2 => \miso_out_i_3__2\(1),
      I3 => counter_32_63(0),
      I4 => \miso_out_i_3__2\(0),
      O => \counter_32_63_reg[2]_2\
    );
\miso_out_i_4__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => counter_32_63(2),
      I1 => counter_32_63(1),
      I2 => \miso_out_i_3__24\(1),
      I3 => counter_32_63(0),
      I4 => \miso_out_i_3__24\(0),
      O => \counter_32_63_reg[2]_20\
    );
\miso_out_i_4__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \miso_out_i_2__28\,
      I1 => \^counter_0_31\(0),
      I2 => \miso_out_i_3__25\(1),
      I3 => \^counter_32_63_reg[6]_0\(1),
      I4 => \miso_out_i_3__25\(0),
      I5 => \^counter_32_63_reg[6]_0\(0),
      O => \counter_0_31_reg[6]_20\
    );
\miso_out_i_4__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \miso_out_i_2__28\,
      I1 => \^counter_0_31\(0),
      I2 => \miso_out_i_3__26\(1),
      I3 => \^counter_32_63_reg[6]_0\(1),
      I4 => \miso_out_i_3__26\(0),
      I5 => \^counter_32_63_reg[6]_0\(0),
      O => \counter_0_31_reg[6]_21\
    );
\miso_out_i_4__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \miso_out_i_2__28\,
      I1 => \^counter_0_31\(0),
      I2 => \miso_out_i_3__27\(1),
      I3 => \^counter_32_63_reg[6]_0\(1),
      I4 => \miso_out_i_3__27\(0),
      I5 => \^counter_32_63_reg[6]_0\(0),
      O => \counter_0_31_reg[6]_22\
    );
\miso_out_i_4__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \miso_out_i_2__28\,
      I1 => \^counter_0_31\(0),
      I2 => \miso_out_i_3__3\(1),
      I3 => \^counter_32_63_reg[6]_0\(1),
      I4 => \miso_out_i_3__3\(0),
      I5 => \^counter_32_63_reg[6]_0\(0),
      O => \counter_0_31_reg[6]_23\
    );
\miso_out_i_4__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => counter_32_63(2),
      I1 => counter_32_63(1),
      I2 => \miso_out_i_3__28\(1),
      I3 => counter_32_63(0),
      I4 => \miso_out_i_3__28\(0),
      O => \counter_32_63_reg[2]_25\
    );
\miso_out_i_4__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \miso_out_i_2__28\,
      I1 => \^counter_0_31\(0),
      I2 => \miso_out_i_3__4\(1),
      I3 => \^counter_32_63_reg[6]_0\(1),
      I4 => \miso_out_i_3__4\(0),
      I5 => \^counter_32_63_reg[6]_0\(0),
      O => \counter_0_31_reg[6]_25\
    );
\miso_out_i_4__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => counter_32_63(2),
      I1 => counter_32_63(1),
      I2 => \miso_out_i_3__6\(1),
      I3 => counter_32_63(0),
      I4 => \miso_out_i_3__6\(0),
      O => \counter_32_63_reg[2]_27\
    );
\miso_out_i_4__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \miso_out_i_2__28\,
      I1 => \^counter_0_31\(0),
      I2 => \miso_out_i_3__8\(1),
      I3 => \^counter_32_63_reg[6]_0\(1),
      I4 => \miso_out_i_3__8\(0),
      I5 => \^counter_32_63_reg[6]_0\(0),
      O => \counter_0_31_reg[6]_27\
    );
\miso_out_i_4__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \miso_out_i_2__28\,
      I1 => \^counter_0_31\(0),
      I2 => \miso_out_i_3__29_0\(1),
      I3 => \^counter_32_63_reg[6]_0\(1),
      I4 => \miso_out_i_3__29_0\(0),
      I5 => \^counter_32_63_reg[6]_0\(0),
      O => \counter_0_31_reg[6]_28\
    );
\miso_out_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => counter_32_63(2),
      I1 => counter_32_63(1),
      I2 => \miso_out_i_3__11\(1),
      I3 => counter_32_63(0),
      I4 => \miso_out_i_3__11\(0),
      O => \counter_32_63_reg[2]_3\
    );
\miso_out_i_4__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => counter_32_63(2),
      I1 => counter_32_63(1),
      I2 => \miso_out_i_3__30\(1),
      I3 => counter_32_63(0),
      I4 => \miso_out_i_3__30\(0),
      O => \counter_32_63_reg[2]_30\
    );
\miso_out_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => counter_32_63(2),
      I1 => counter_32_63(1),
      I2 => \miso_out_i_3__12\(1),
      I3 => counter_32_63(0),
      I4 => \miso_out_i_3__12\(0),
      O => \counter_32_63_reg[2]_4\
    );
\miso_out_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => counter_32_63(2),
      I1 => counter_32_63(1),
      I2 => \miso_out_i_3__13\(1),
      I3 => counter_32_63(0),
      I4 => \miso_out_i_3__13\(0),
      O => \counter_32_63_reg[2]_5\
    );
\miso_out_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => counter_32_63(2),
      I1 => counter_32_63(1),
      I2 => \miso_out_i_3__14\(1),
      I3 => counter_32_63(0),
      I4 => \miso_out_i_3__14\(0),
      O => \counter_32_63_reg[2]_6\
    );
\miso_out_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => counter_32_63(2),
      I1 => counter_32_63(1),
      I2 => \miso_out_i_3__15\(1),
      I3 => counter_32_63(0),
      I4 => \miso_out_i_3__15\(0),
      O => \counter_32_63_reg[2]_7\
    );
\miso_out_i_4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => counter_32_63(2),
      I1 => counter_32_63(1),
      I2 => \miso_out_i_3__16\(1),
      I3 => counter_32_63(0),
      I4 => \miso_out_i_3__16\(0),
      O => \counter_32_63_reg[2]_8\
    );
\miso_out_i_4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => counter_32_63(2),
      I1 => counter_32_63(1),
      I2 => \miso_out_i_3__17\(1),
      I3 => counter_32_63(0),
      I4 => \miso_out_i_3__17\(0),
      O => \counter_32_63_reg[2]_9\
    );
miso_out_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_0_31\(1),
      I1 => \^counter_0_31\(0),
      I2 => sclk_counter_reg(1),
      I3 => \^counter_32_63_reg[6]_0\(1),
      I4 => sclk_counter_reg(0),
      I5 => \^counter_32_63_reg[6]_0\(0),
      O => miso_out_i_5_n_0
    );
\miso_out_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_0_31\(1),
      I1 => \^counter_0_31\(0),
      I2 => \miso_out_i_3__10\(1),
      I3 => \^counter_32_63_reg[6]_0\(1),
      I4 => \miso_out_i_3__10\(0),
      I5 => \^counter_32_63_reg[6]_0\(0),
      O => \counter_0_31_reg[6]_0\
    );
\miso_out_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_0_31\(1),
      I1 => \^counter_0_31\(0),
      I2 => \miso_out_i_3__0\(1),
      I3 => \^counter_32_63_reg[6]_0\(1),
      I4 => \miso_out_i_3__0\(0),
      I5 => \^counter_32_63_reg[6]_0\(0),
      O => \counter_0_31_reg[6]_1\
    );
\miso_out_i_5__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_0_31\(1),
      I1 => \^counter_0_31\(0),
      I2 => \miso_out_i_3__18\(1),
      I3 => \^counter_32_63_reg[6]_0\(1),
      I4 => \miso_out_i_3__18\(0),
      I5 => \^counter_32_63_reg[6]_0\(0),
      O => \counter_0_31_reg[6]_10\
    );
\miso_out_i_5__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_0_31\(1),
      I1 => \^counter_0_31\(0),
      I2 => \miso_out_i_3__5\(1),
      I3 => \^counter_32_63_reg[6]_0\(1),
      I4 => \miso_out_i_3__5\(0),
      I5 => \^counter_32_63_reg[6]_0\(0),
      O => \counter_0_31_reg[6]_11\
    );
\miso_out_i_5__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_0_31\(1),
      I1 => \^counter_0_31\(0),
      I2 => \miso_out_i_3__7\(1),
      I3 => \^counter_32_63_reg[6]_0\(1),
      I4 => \miso_out_i_3__7\(0),
      I5 => \^counter_32_63_reg[6]_0\(0),
      O => \counter_0_31_reg[6]_12\
    );
\miso_out_i_5__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_0_31\(1),
      I1 => \^counter_0_31\(0),
      I2 => \miso_out_i_3__19\(1),
      I3 => \^counter_32_63_reg[6]_0\(1),
      I4 => \miso_out_i_3__19\(0),
      I5 => \^counter_32_63_reg[6]_0\(0),
      O => \counter_0_31_reg[6]_13\
    );
\miso_out_i_5__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_0_31\(1),
      I1 => \^counter_0_31\(0),
      I2 => \miso_out_i_3__20\(1),
      I3 => \^counter_32_63_reg[6]_0\(1),
      I4 => \miso_out_i_3__20\(0),
      I5 => \^counter_32_63_reg[6]_0\(0),
      O => \counter_0_31_reg[6]_14\
    );
\miso_out_i_5__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => counter_32_63(2),
      I1 => counter_32_63(1),
      I2 => miso_out_i_3(1),
      I3 => counter_32_63(0),
      I4 => miso_out_i_3(0),
      O => \counter_32_63_reg[2]_16\
    );
\miso_out_i_5__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => counter_32_63(2),
      I1 => counter_32_63(1),
      I2 => \miso_out_i_3__1\(1),
      I3 => counter_32_63(0),
      I4 => \miso_out_i_3__1\(0),
      O => \counter_32_63_reg[2]_17\
    );
\miso_out_i_5__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \miso_out_i_2__28\,
      I1 => \^counter_0_31\(0),
      I2 => \miso_out_i_3__22\(1),
      I3 => \^counter_32_63_reg[6]_0\(1),
      I4 => \miso_out_i_3__22\(0),
      I5 => \^counter_32_63_reg[6]_0\(0),
      O => \counter_0_31_reg[6]_17\
    );
\miso_out_i_5__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => counter_32_63(2),
      I1 => counter_32_63(1),
      I2 => \miso_out_i_3__23\(1),
      I3 => counter_32_63(0),
      I4 => \miso_out_i_3__23\(0),
      O => \counter_32_63_reg[2]_19\
    );
\miso_out_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_0_31\(1),
      I1 => \^counter_0_31\(0),
      I2 => \miso_out_i_3__2\(1),
      I3 => \^counter_32_63_reg[6]_0\(1),
      I4 => \miso_out_i_3__2\(0),
      I5 => \^counter_32_63_reg[6]_0\(0),
      O => \counter_0_31_reg[6]_2\
    );
\miso_out_i_5__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \miso_out_i_2__28\,
      I1 => \^counter_0_31\(0),
      I2 => \miso_out_i_3__24\(1),
      I3 => \^counter_32_63_reg[6]_0\(1),
      I4 => \miso_out_i_3__24\(0),
      I5 => \^counter_32_63_reg[6]_0\(0),
      O => \counter_0_31_reg[6]_19\
    );
\miso_out_i_5__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => counter_32_63(2),
      I1 => counter_32_63(1),
      I2 => \miso_out_i_3__25\(1),
      I3 => counter_32_63(0),
      I4 => \miso_out_i_3__25\(0),
      O => \counter_32_63_reg[2]_21\
    );
\miso_out_i_5__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => counter_32_63(2),
      I1 => counter_32_63(1),
      I2 => \miso_out_i_3__26\(1),
      I3 => counter_32_63(0),
      I4 => \miso_out_i_3__26\(0),
      O => \counter_32_63_reg[2]_22\
    );
\miso_out_i_5__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => counter_32_63(2),
      I1 => counter_32_63(1),
      I2 => \miso_out_i_3__27\(1),
      I3 => counter_32_63(0),
      I4 => \miso_out_i_3__27\(0),
      O => \counter_32_63_reg[2]_23\
    );
\miso_out_i_5__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => counter_32_63(2),
      I1 => counter_32_63(1),
      I2 => \miso_out_i_3__3\(1),
      I3 => counter_32_63(0),
      I4 => \miso_out_i_3__3\(0),
      O => \counter_32_63_reg[2]_24\
    );
\miso_out_i_5__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \miso_out_i_2__28\,
      I1 => \^counter_0_31\(0),
      I2 => \miso_out_i_3__28\(1),
      I3 => \^counter_32_63_reg[6]_0\(1),
      I4 => \miso_out_i_3__28\(0),
      I5 => \^counter_32_63_reg[6]_0\(0),
      O => \counter_0_31_reg[6]_24\
    );
\miso_out_i_5__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => counter_32_63(2),
      I1 => counter_32_63(1),
      I2 => \miso_out_i_3__4\(1),
      I3 => counter_32_63(0),
      I4 => \miso_out_i_3__4\(0),
      O => \counter_32_63_reg[2]_26\
    );
\miso_out_i_5__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \miso_out_i_2__28\,
      I1 => \^counter_0_31\(0),
      I2 => \miso_out_i_3__6\(1),
      I3 => \^counter_32_63_reg[6]_0\(1),
      I4 => \miso_out_i_3__6\(0),
      I5 => \^counter_32_63_reg[6]_0\(0),
      O => \counter_0_31_reg[6]_26\
    );
\miso_out_i_5__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => counter_32_63(2),
      I1 => counter_32_63(1),
      I2 => \miso_out_i_3__8\(1),
      I3 => counter_32_63(0),
      I4 => \miso_out_i_3__8\(0),
      O => \counter_32_63_reg[2]_28\
    );
\miso_out_i_5__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => counter_32_63(2),
      I1 => counter_32_63(1),
      I2 => \miso_out_i_3__29_0\(1),
      I3 => counter_32_63(0),
      I4 => \miso_out_i_3__29_0\(0),
      O => \counter_32_63_reg[2]_29\
    );
\miso_out_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_0_31\(1),
      I1 => \^counter_0_31\(0),
      I2 => \miso_out_i_3__11\(1),
      I3 => \^counter_32_63_reg[6]_0\(1),
      I4 => \miso_out_i_3__11\(0),
      I5 => \^counter_32_63_reg[6]_0\(0),
      O => \counter_0_31_reg[6]_3\
    );
\miso_out_i_5__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \miso_out_i_2__28\,
      I1 => \^counter_0_31\(0),
      I2 => \miso_out_i_3__30\(1),
      I3 => \^counter_32_63_reg[6]_0\(1),
      I4 => \miso_out_i_3__30\(0),
      I5 => \^counter_32_63_reg[6]_0\(0),
      O => \counter_0_31_reg[6]_29\
    );
\miso_out_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_0_31\(1),
      I1 => \^counter_0_31\(0),
      I2 => \miso_out_i_3__12\(1),
      I3 => \^counter_32_63_reg[6]_0\(1),
      I4 => \miso_out_i_3__12\(0),
      I5 => \^counter_32_63_reg[6]_0\(0),
      O => \counter_0_31_reg[6]_4\
    );
\miso_out_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_0_31\(1),
      I1 => \^counter_0_31\(0),
      I2 => \miso_out_i_3__13\(1),
      I3 => \^counter_32_63_reg[6]_0\(1),
      I4 => \miso_out_i_3__13\(0),
      I5 => \^counter_32_63_reg[6]_0\(0),
      O => \counter_0_31_reg[6]_5\
    );
\miso_out_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_0_31\(1),
      I1 => \^counter_0_31\(0),
      I2 => \miso_out_i_3__14\(1),
      I3 => \^counter_32_63_reg[6]_0\(1),
      I4 => \miso_out_i_3__14\(0),
      I5 => \^counter_32_63_reg[6]_0\(0),
      O => \counter_0_31_reg[6]_6\
    );
\miso_out_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_0_31\(1),
      I1 => \^counter_0_31\(0),
      I2 => \miso_out_i_3__15\(1),
      I3 => \^counter_32_63_reg[6]_0\(1),
      I4 => \miso_out_i_3__15\(0),
      I5 => \^counter_32_63_reg[6]_0\(0),
      O => \counter_0_31_reg[6]_7\
    );
\miso_out_i_5__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_0_31\(1),
      I1 => \^counter_0_31\(0),
      I2 => \miso_out_i_3__16\(1),
      I3 => \^counter_32_63_reg[6]_0\(1),
      I4 => \miso_out_i_3__16\(0),
      I5 => \^counter_32_63_reg[6]_0\(0),
      O => \counter_0_31_reg[6]_8\
    );
\miso_out_i_5__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_0_31\(1),
      I1 => \^counter_0_31\(0),
      I2 => \miso_out_i_3__17\(1),
      I3 => \^counter_32_63_reg[6]_0\(1),
      I4 => \miso_out_i_3__17\(0),
      I5 => \^counter_32_63_reg[6]_0\(0),
      O => \counter_0_31_reg[6]_9\
    );
\miso_out_i_6__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(3),
      I1 => \miso_out_i_3__29\,
      I2 => \miso_out_i_3__21\(1),
      I3 => \^counter_32_63_reg[6]_0\(2),
      I4 => \miso_out_i_3__21\(0),
      I5 => \^counter_32_63_reg[6]_0\(1),
      O => \counter_32_63_reg[6]_16\
    );
\miso_out_i_6__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(0),
      I1 => counter_32_63(2),
      I2 => miso_out_i_3(1),
      I3 => counter_32_63(1),
      I4 => miso_out_i_3(0),
      I5 => counter_32_63(0),
      O => \counter_32_63_reg[3]_16\
    );
\miso_out_i_6__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(0),
      I1 => counter_32_63(2),
      I2 => \miso_out_i_3__1\(1),
      I3 => counter_32_63(1),
      I4 => \miso_out_i_3__1\(0),
      I5 => counter_32_63(0),
      O => \counter_32_63_reg[3]_17\
    );
\miso_out_i_6__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(0),
      I1 => counter_32_63(2),
      I2 => \miso_out_i_3__22\(1),
      I3 => counter_32_63(1),
      I4 => \miso_out_i_3__22\(0),
      I5 => counter_32_63(0),
      O => \counter_32_63_reg[3]_18\
    );
\miso_out_i_6__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(0),
      I1 => counter_32_63(2),
      I2 => \miso_out_i_3__23\(1),
      I3 => counter_32_63(1),
      I4 => \miso_out_i_3__23\(0),
      I5 => counter_32_63(0),
      O => \counter_32_63_reg[3]_19\
    );
\miso_out_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => counter_32_63(2),
      I1 => counter_32_63(1),
      I2 => sclk_counter_reg(1),
      I3 => counter_32_63(0),
      I4 => sclk_counter_reg(0),
      I5 => \^counter_0_31\(1),
      O => \miso_out_i_6__2_n_0\
    );
\miso_out_i_6__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(0),
      I1 => counter_32_63(2),
      I2 => \miso_out_i_3__24\(1),
      I3 => counter_32_63(1),
      I4 => \miso_out_i_3__24\(0),
      I5 => counter_32_63(0),
      O => \counter_32_63_reg[3]_20\
    );
\miso_out_i_6__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(0),
      I1 => counter_32_63(2),
      I2 => \miso_out_i_3__25\(1),
      I3 => counter_32_63(1),
      I4 => \miso_out_i_3__25\(0),
      I5 => counter_32_63(0),
      O => \counter_32_63_reg[3]_21\
    );
\miso_out_i_6__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(0),
      I1 => counter_32_63(2),
      I2 => \miso_out_i_3__26\(1),
      I3 => counter_32_63(1),
      I4 => \miso_out_i_3__26\(0),
      I5 => counter_32_63(0),
      O => \counter_32_63_reg[3]_22\
    );
\miso_out_i_6__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(0),
      I1 => counter_32_63(2),
      I2 => \miso_out_i_3__27\(1),
      I3 => counter_32_63(1),
      I4 => \miso_out_i_3__27\(0),
      I5 => counter_32_63(0),
      O => \counter_32_63_reg[3]_23\
    );
\miso_out_i_6__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(0),
      I1 => counter_32_63(2),
      I2 => \miso_out_i_3__3\(1),
      I3 => counter_32_63(1),
      I4 => \miso_out_i_3__3\(0),
      I5 => counter_32_63(0),
      O => \counter_32_63_reg[3]_24\
    );
\miso_out_i_6__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(0),
      I1 => counter_32_63(2),
      I2 => \miso_out_i_3__28\(1),
      I3 => counter_32_63(1),
      I4 => \miso_out_i_3__28\(0),
      I5 => counter_32_63(0),
      O => \counter_32_63_reg[3]_25\
    );
\miso_out_i_6__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(0),
      I1 => counter_32_63(2),
      I2 => \miso_out_i_3__4\(1),
      I3 => counter_32_63(1),
      I4 => \miso_out_i_3__4\(0),
      I5 => counter_32_63(0),
      O => \counter_32_63_reg[3]_26\
    );
\miso_out_i_6__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(0),
      I1 => counter_32_63(2),
      I2 => \miso_out_i_3__6\(1),
      I3 => counter_32_63(1),
      I4 => \miso_out_i_3__6\(0),
      I5 => counter_32_63(0),
      O => \counter_32_63_reg[3]_27\
    );
\miso_out_i_6__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(0),
      I1 => counter_32_63(2),
      I2 => \miso_out_i_3__8\(1),
      I3 => counter_32_63(1),
      I4 => \miso_out_i_3__8\(0),
      I5 => counter_32_63(0),
      O => \counter_32_63_reg[3]_28\
    );
\miso_out_i_6__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(0),
      I1 => counter_32_63(2),
      I2 => \miso_out_i_3__29_0\(1),
      I3 => counter_32_63(1),
      I4 => \miso_out_i_3__29_0\(0),
      I5 => counter_32_63(0),
      O => \counter_32_63_reg[3]_29\
    );
\miso_out_i_6__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(0),
      I1 => counter_32_63(2),
      I2 => \miso_out_i_3__30\(1),
      I3 => counter_32_63(1),
      I4 => \miso_out_i_3__30\(0),
      I5 => counter_32_63(0),
      O => \counter_32_63_reg[3]_30\
    );
miso_out_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(3),
      I1 => sclk_counter_reg(1),
      I2 => \^counter_32_63_reg[6]_0\(2),
      I3 => sclk_counter_reg(0),
      I4 => \^counter_32_63_reg[6]_0\(1),
      O => miso_out_i_7_n_0
    );
\miso_out_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(3),
      I1 => \miso_out_i_3__10\(1),
      I2 => \^counter_32_63_reg[6]_0\(2),
      I3 => \miso_out_i_3__10\(0),
      I4 => \^counter_32_63_reg[6]_0\(1),
      O => \counter_32_63_reg[6]_1\
    );
\miso_out_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(0),
      I1 => counter_32_63(2),
      I2 => \miso_out_i_3__0\(1),
      I3 => counter_32_63(1),
      I4 => \miso_out_i_3__0\(0),
      I5 => counter_32_63(0),
      O => \counter_32_63_reg[3]_1\
    );
\miso_out_i_7__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(0),
      I1 => counter_32_63(2),
      I2 => \miso_out_i_3__18\(1),
      I3 => counter_32_63(1),
      I4 => \miso_out_i_3__18\(0),
      I5 => counter_32_63(0),
      O => \counter_32_63_reg[3]_10\
    );
\miso_out_i_7__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(0),
      I1 => counter_32_63(2),
      I2 => \miso_out_i_3__5\(1),
      I3 => counter_32_63(1),
      I4 => \miso_out_i_3__5\(0),
      I5 => counter_32_63(0),
      O => \counter_32_63_reg[3]_11\
    );
\miso_out_i_7__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(0),
      I1 => counter_32_63(2),
      I2 => \miso_out_i_3__7\(1),
      I3 => counter_32_63(1),
      I4 => \miso_out_i_3__7\(0),
      I5 => counter_32_63(0),
      O => \counter_32_63_reg[3]_12\
    );
\miso_out_i_7__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(0),
      I1 => counter_32_63(2),
      I2 => \miso_out_i_3__19\(1),
      I3 => counter_32_63(1),
      I4 => \miso_out_i_3__19\(0),
      I5 => counter_32_63(0),
      O => \counter_32_63_reg[3]_13\
    );
\miso_out_i_7__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(0),
      I1 => counter_32_63(2),
      I2 => \miso_out_i_3__20\(1),
      I3 => counter_32_63(1),
      I4 => \miso_out_i_3__20\(0),
      I5 => counter_32_63(0),
      O => \counter_32_63_reg[3]_14\
    );
\miso_out_i_7__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(0),
      I1 => counter_32_63(2),
      I2 => \miso_out_i_3__21\(1),
      I3 => counter_32_63(1),
      I4 => \miso_out_i_3__21\(0),
      I5 => counter_32_63(0),
      O => \counter_32_63_reg[3]_15\
    );
\miso_out_i_7__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(3),
      I1 => \miso_out_i_3__29\,
      I2 => \miso_out_i_3__1\(1),
      I3 => \^counter_32_63_reg[6]_0\(2),
      I4 => \miso_out_i_3__1\(0),
      I5 => \^counter_32_63_reg[6]_0\(1),
      O => \counter_32_63_reg[6]_17\
    );
\miso_out_i_7__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(3),
      I1 => \miso_out_i_3__29\,
      I2 => \miso_out_i_3__23\(1),
      I3 => \^counter_32_63_reg[6]_0\(2),
      I4 => \miso_out_i_3__23\(0),
      I5 => \^counter_32_63_reg[6]_0\(1),
      O => \counter_32_63_reg[6]_18\
    );
\miso_out_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(0),
      I1 => counter_32_63(2),
      I2 => \miso_out_i_3__2\(1),
      I3 => counter_32_63(1),
      I4 => \miso_out_i_3__2\(0),
      I5 => counter_32_63(0),
      O => \counter_32_63_reg[3]_2\
    );
\miso_out_i_7__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(3),
      I1 => \miso_out_i_3__29\,
      I2 => \miso_out_i_3__25\(1),
      I3 => \^counter_32_63_reg[6]_0\(2),
      I4 => \miso_out_i_3__25\(0),
      I5 => \^counter_32_63_reg[6]_0\(1),
      O => \counter_32_63_reg[6]_19\
    );
\miso_out_i_7__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(3),
      I1 => \miso_out_i_3__29\,
      I2 => \miso_out_i_3__27\(1),
      I3 => \^counter_32_63_reg[6]_0\(2),
      I4 => \miso_out_i_3__27\(0),
      I5 => \^counter_32_63_reg[6]_0\(1),
      O => \counter_32_63_reg[6]_20\
    );
\miso_out_i_7__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(3),
      I1 => \miso_out_i_3__29\,
      I2 => \miso_out_i_3__28\(1),
      I3 => \^counter_32_63_reg[6]_0\(2),
      I4 => \miso_out_i_3__28\(0),
      I5 => \^counter_32_63_reg[6]_0\(1),
      O => \counter_32_63_reg[6]_21\
    );
\miso_out_i_7__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(3),
      I1 => \miso_out_i_3__29\,
      I2 => \miso_out_i_3__6\(1),
      I3 => \^counter_32_63_reg[6]_0\(2),
      I4 => \miso_out_i_3__6\(0),
      I5 => \^counter_32_63_reg[6]_0\(1),
      O => \counter_32_63_reg[6]_22\
    );
\miso_out_i_7__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(3),
      I1 => \miso_out_i_3__29\,
      I2 => \miso_out_i_3__29_0\(1),
      I3 => \^counter_32_63_reg[6]_0\(2),
      I4 => \miso_out_i_3__29_0\(0),
      I5 => \^counter_32_63_reg[6]_0\(1),
      O => \counter_32_63_reg[6]_23\
    );
\miso_out_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(0),
      I1 => counter_32_63(2),
      I2 => \miso_out_i_3__11\(1),
      I3 => counter_32_63(1),
      I4 => \miso_out_i_3__11\(0),
      I5 => counter_32_63(0),
      O => \counter_32_63_reg[3]_3\
    );
\miso_out_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(0),
      I1 => counter_32_63(2),
      I2 => \miso_out_i_3__12\(1),
      I3 => counter_32_63(1),
      I4 => \miso_out_i_3__12\(0),
      I5 => counter_32_63(0),
      O => \counter_32_63_reg[3]_4\
    );
\miso_out_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(0),
      I1 => counter_32_63(2),
      I2 => \miso_out_i_3__13\(1),
      I3 => counter_32_63(1),
      I4 => \miso_out_i_3__13\(0),
      I5 => counter_32_63(0),
      O => \counter_32_63_reg[3]_5\
    );
\miso_out_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(0),
      I1 => counter_32_63(2),
      I2 => \miso_out_i_3__14\(1),
      I3 => counter_32_63(1),
      I4 => \miso_out_i_3__14\(0),
      I5 => counter_32_63(0),
      O => \counter_32_63_reg[3]_6\
    );
\miso_out_i_7__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(0),
      I1 => counter_32_63(2),
      I2 => \miso_out_i_3__15\(1),
      I3 => counter_32_63(1),
      I4 => \miso_out_i_3__15\(0),
      I5 => counter_32_63(0),
      O => \counter_32_63_reg[3]_7\
    );
\miso_out_i_7__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(0),
      I1 => counter_32_63(2),
      I2 => \miso_out_i_3__16\(1),
      I3 => counter_32_63(1),
      I4 => \miso_out_i_3__16\(0),
      I5 => counter_32_63(0),
      O => \counter_32_63_reg[3]_8\
    );
\miso_out_i_7__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(0),
      I1 => counter_32_63(2),
      I2 => \miso_out_i_3__17\(1),
      I3 => counter_32_63(1),
      I4 => \miso_out_i_3__17\(0),
      I5 => counter_32_63(0),
      O => \counter_32_63_reg[3]_9\
    );
\miso_out_i_8__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(3),
      I1 => \miso_out_i_3__12\(1),
      I2 => \^counter_32_63_reg[6]_0\(2),
      I3 => \miso_out_i_3__12\(0),
      I4 => \^counter_32_63_reg[6]_0\(1),
      O => \counter_32_63_reg[6]_5\
    );
\miso_out_i_8__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(3),
      I1 => \miso_out_i_3__13\(1),
      I2 => \^counter_32_63_reg[6]_0\(2),
      I3 => \miso_out_i_3__13\(0),
      I4 => \^counter_32_63_reg[6]_0\(1),
      O => \counter_32_63_reg[6]_6\
    );
\miso_out_i_8__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(3),
      I1 => \miso_out_i_3__14\(1),
      I2 => \^counter_32_63_reg[6]_0\(2),
      I3 => \miso_out_i_3__14\(0),
      I4 => \^counter_32_63_reg[6]_0\(1),
      O => \counter_32_63_reg[6]_7\
    );
\miso_out_i_8__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(3),
      I1 => \miso_out_i_3__15\(1),
      I2 => \^counter_32_63_reg[6]_0\(2),
      I3 => \miso_out_i_3__15\(0),
      I4 => \^counter_32_63_reg[6]_0\(1),
      O => \counter_32_63_reg[6]_8\
    );
\miso_out_i_8__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(3),
      I1 => \miso_out_i_3__16\(1),
      I2 => \^counter_32_63_reg[6]_0\(2),
      I3 => \miso_out_i_3__16\(0),
      I4 => \^counter_32_63_reg[6]_0\(1),
      O => \counter_32_63_reg[6]_9\
    );
\miso_out_i_8__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(3),
      I1 => \miso_out_i_3__17\(1),
      I2 => \^counter_32_63_reg[6]_0\(2),
      I3 => \miso_out_i_3__17\(0),
      I4 => \^counter_32_63_reg[6]_0\(1),
      O => \counter_32_63_reg[6]_10\
    );
\miso_out_i_8__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(3),
      I1 => \miso_out_i_3__18\(1),
      I2 => \^counter_32_63_reg[6]_0\(2),
      I3 => \miso_out_i_3__18\(0),
      I4 => \^counter_32_63_reg[6]_0\(1),
      O => \counter_32_63_reg[6]_11\
    );
\miso_out_i_8__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(3),
      I1 => \miso_out_i_3__5\(1),
      I2 => \^counter_32_63_reg[6]_0\(2),
      I3 => \miso_out_i_3__5\(0),
      I4 => \^counter_32_63_reg[6]_0\(1),
      O => \counter_32_63_reg[6]_12\
    );
\miso_out_i_8__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(3),
      I1 => \miso_out_i_3__7\(1),
      I2 => \^counter_32_63_reg[6]_0\(2),
      I3 => \miso_out_i_3__7\(0),
      I4 => \^counter_32_63_reg[6]_0\(1),
      O => \counter_32_63_reg[6]_13\
    );
\miso_out_i_8__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(3),
      I1 => \miso_out_i_3__19\(1),
      I2 => \^counter_32_63_reg[6]_0\(2),
      I3 => \miso_out_i_3__19\(0),
      I4 => \^counter_32_63_reg[6]_0\(1),
      O => \counter_32_63_reg[6]_14\
    );
\miso_out_i_8__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(3),
      I1 => \miso_out_i_3__20\(1),
      I2 => \^counter_32_63_reg[6]_0\(2),
      I3 => \miso_out_i_3__20\(0),
      I4 => \^counter_32_63_reg[6]_0\(1),
      O => \counter_32_63_reg[6]_15\
    );
\miso_out_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(0),
      I1 => counter_32_63(2),
      I2 => sclk_counter_reg(1),
      I3 => counter_32_63(1),
      I4 => sclk_counter_reg(0),
      I5 => counter_32_63(0),
      O => \miso_out_i_8__5_n_0\
    );
\miso_out_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(0),
      I1 => counter_32_63(2),
      I2 => \miso_out_i_3__10\(1),
      I3 => counter_32_63(1),
      I4 => \miso_out_i_3__10\(0),
      I5 => counter_32_63(0),
      O => \counter_32_63_reg[3]_0\
    );
\miso_out_i_8__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(3),
      I1 => \miso_out_i_3__0\(1),
      I2 => \^counter_32_63_reg[6]_0\(2),
      I3 => \miso_out_i_3__0\(0),
      I4 => \^counter_32_63_reg[6]_0\(1),
      O => \counter_32_63_reg[6]_2\
    );
\miso_out_i_8__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(3),
      I1 => \miso_out_i_3__2\(1),
      I2 => \^counter_32_63_reg[6]_0\(2),
      I3 => \miso_out_i_3__2\(0),
      I4 => \^counter_32_63_reg[6]_0\(1),
      O => \counter_32_63_reg[6]_3\
    );
\miso_out_i_8__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^counter_32_63_reg[6]_0\(3),
      I1 => \miso_out_i_3__11\(1),
      I2 => \^counter_32_63_reg[6]_0\(2),
      I3 => \miso_out_i_3__11\(0),
      I4 => \^counter_32_63_reg[6]_0\(1),
      O => \counter_32_63_reg[6]_4\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^clk_counter_reg[0]_0\,
      D => \miso_out_i_2__29_n_0\,
      Q => MISO1_A_LOOP,
      R => '0'
    );
\sclk_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sclk_counter_reg(0),
      O => \sclk_counter[0]_i_1_n_0\
    );
\sclk_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sclk_counter_reg(1),
      I1 => sclk_counter_reg(0),
      O => sclk_counter0(1)
    );
\sclk_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => sclk_counter_reg(2),
      I1 => sclk_counter_reg(0),
      I2 => sclk_counter_reg(1),
      O => sclk_counter0(2)
    );
\sclk_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sclk_counter_reg(3),
      I1 => sclk_counter_reg(1),
      I2 => sclk_counter_reg(0),
      I3 => sclk_counter_reg(2),
      O => sclk_counter0(3)
    );
\sclk_counter[4]_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => clk_counter_reg(0),
      I1 => \^clk_counter_reg[1]_0\(0),
      O => \^e\(0)
    );
\sclk_counter[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sclk_counter_reg(4),
      I1 => sclk_counter_reg(2),
      I2 => sclk_counter_reg(0),
      I3 => sclk_counter_reg(1),
      I4 => sclk_counter_reg(3),
      O => sclk_counter0(4)
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \^e\(0),
      D => \sclk_counter[0]_i_1_n_0\,
      Q => sclk_counter_reg(0),
      R => SR(0)
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \^e\(0),
      D => sclk_counter0(1),
      Q => sclk_counter_reg(1),
      R => SR(0)
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \^e\(0),
      D => sclk_counter0(2),
      Q => sclk_counter_reg(2),
      R => SR(0)
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => \^e\(0),
      D => sclk_counter0(3),
      Q => sclk_counter_reg(3),
      R => SR(0)
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => \^e\(0),
      D => sclk_counter0(4),
      Q => sclk_counter_reg(4),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized0\ is
  port (
    MISO1_B_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_B1_reg[56]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO1_B : in STD_LOGIC;
    miso_out_reg_1 : in STD_LOGIC;
    miso_out_reg_2 : in STD_LOGIC;
    \miso_out_i_2__6_0\ : in STD_LOGIC;
    miso_out_reg_3 : in STD_LOGIC;
    miso_out_reg_4 : in STD_LOGIC;
    miso_out_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized0\ : entity is "rhd_headstage_slave";
end \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized0\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized0\ is
  signal MISO1_B_LOOP : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal miso_out_i_1_n_0 : STD_LOGIC;
  signal \miso_out_i_2__6_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__10_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__3_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__0_n_0\ : STD_LOGIC;
  signal sclk_counter_reg : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \miso_out_i_6__3\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \sclk_counter[1]_i_1__1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \sclk_counter[2]_i_1__1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \sclk_counter[3]_i_1__1\ : label is "soft_lutpair4";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\in4x_B1[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MISO1_B_LOOP,
      I1 => \in4x_B1_reg[56]\(0),
      I2 => MISO1_B,
      O => MISO1_B_SW
    );
miso_out_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \miso_out_i_2__6_n_0\,
      I1 => miso_out_reg_5(0),
      I2 => \miso_out_i_3__10_n_0\,
      O => miso_out_i_1_n_0
    );
\miso_out_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_1,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_2,
      I3 => sclk_counter_reg(3),
      I4 => \miso_out_i_6__3_n_0\,
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_2__6_n_0\
    );
\miso_out_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sclk_counter_reg(3),
      I1 => miso_out_reg_3,
      I2 => sclk_counter_reg(2),
      I3 => miso_out_reg_4,
      I4 => sclk_counter_reg(4),
      O => \miso_out_i_3__10_n_0\
    );
\miso_out_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \^q\(1),
      I1 => \miso_out_i_2__6_0\,
      I2 => \^q\(0),
      I3 => sclk_counter_reg(2),
      O => \miso_out_i_6__3_n_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => miso_out_reg_0,
      D => miso_out_i_1_n_0,
      Q => MISO1_B_LOOP,
      R => '0'
    );
\sclk_counter[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \sclk_counter[0]_i_1__1_n_0\
    );
\sclk_counter[1]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \sclk_counter[1]_i_1__1_n_0\
    );
\sclk_counter[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => sclk_counter_reg(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \sclk_counter[2]_i_1__1_n_0\
    );
\sclk_counter[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sclk_counter_reg(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => sclk_counter_reg(2),
      O => \sclk_counter[3]_i_1__1_n_0\
    );
\sclk_counter[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sclk_counter_reg(4),
      I1 => sclk_counter_reg(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => sclk_counter_reg(3),
      O => \sclk_counter[4]_i_1__0_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[2]_i_1__1_n_0\,
      Q => sclk_counter_reg(2),
      R => SR(0)
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[3]_i_1__1_n_0\,
      Q => sclk_counter_reg(3),
      R => SR(0)
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[4]_i_1__0_n_0\,
      Q => sclk_counter_reg(4),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized1\ is
  port (
    MISO1_C_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_C1_reg[56]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO1_C : in STD_LOGIC;
    miso_out_reg_1 : in STD_LOGIC;
    miso_out_reg_2 : in STD_LOGIC;
    miso_out_reg_3 : in STD_LOGIC;
    miso_out_reg_4 : in STD_LOGIC;
    \miso_out_i_2__7_0\ : in STD_LOGIC;
    counter_0_31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    miso_out_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized1\ : entity is "rhd_headstage_slave";
end \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized1\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized1\ is
  signal MISO1_C_LOOP : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \miso_out_i_1__0_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__7_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__0_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__4_n_0\ : STD_LOGIC;
  signal miso_out_i_9_n_0 : STD_LOGIC;
  signal \sclk_counter[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__2_n_0\ : STD_LOGIC;
  signal sclk_counter_reg : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \miso_out_i_6__4\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of miso_out_i_9 : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \sclk_counter[0]_i_1__3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \sclk_counter[1]_i_1__3\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \sclk_counter[2]_i_1__3\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \sclk_counter[3]_i_1__3\ : label is "soft_lutpair10";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\in4x_C1[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MISO1_C_LOOP,
      I1 => \in4x_C1_reg[56]\(0),
      I2 => MISO1_C,
      O => MISO1_C_SW
    );
\miso_out_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \miso_out_i_2__7_n_0\,
      I1 => miso_out_reg_5(0),
      I2 => \miso_out_i_3__0_n_0\,
      O => \miso_out_i_1__0_n_0\
    );
\miso_out_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_3,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_4,
      I3 => sclk_counter_reg(3),
      I4 => \miso_out_i_6__4_n_0\,
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_2__7_n_0\
    );
\miso_out_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_1,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_2,
      I3 => sclk_counter_reg(3),
      I4 => miso_out_i_9_n_0,
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_3__0_n_0\
    );
\miso_out_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \^q\(1),
      I1 => \miso_out_i_2__7_0\,
      I2 => \^q\(0),
      I3 => counter_0_31(0),
      I4 => sclk_counter_reg(2),
      O => \miso_out_i_6__4_n_0\
    );
miso_out_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => sclk_counter_reg(2),
      O => miso_out_i_9_n_0
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => miso_out_reg_0,
      D => \miso_out_i_1__0_n_0\,
      Q => MISO1_C_LOOP,
      R => '0'
    );
\sclk_counter[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \sclk_counter[0]_i_1__3_n_0\
    );
\sclk_counter[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \sclk_counter[1]_i_1__3_n_0\
    );
\sclk_counter[2]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => sclk_counter_reg(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \sclk_counter[2]_i_1__3_n_0\
    );
\sclk_counter[3]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sclk_counter_reg(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => sclk_counter_reg(2),
      O => \sclk_counter[3]_i_1__3_n_0\
    );
\sclk_counter[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sclk_counter_reg(4),
      I1 => sclk_counter_reg(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => sclk_counter_reg(3),
      O => \sclk_counter[4]_i_1__2_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[0]_i_1__3_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[1]_i_1__3_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[2]_i_1__3_n_0\,
      Q => sclk_counter_reg(2),
      R => SR(0)
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[3]_i_1__3_n_0\,
      Q => sclk_counter_reg(3),
      R => SR(0)
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[4]_i_1__2_n_0\,
      Q => sclk_counter_reg(4),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized10\ is
  port (
    MISO1_L_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_L1_reg[60]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO1_L : in STD_LOGIC;
    miso_out_reg_1 : in STD_LOGIC;
    miso_out_reg_2 : in STD_LOGIC;
    \miso_out_i_2__13_0\ : in STD_LOGIC;
    miso_out_reg_3 : in STD_LOGIC;
    miso_out_reg_4 : in STD_LOGIC;
    miso_out_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized10\ : entity is "rhd_headstage_slave";
end \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized10\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized10\ is
  signal MISO1_L_LOOP : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \miso_out_i_1__9_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__13_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__18_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__10_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__21_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__21_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__21_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__21_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__20_n_0\ : STD_LOGIC;
  signal sclk_counter_reg : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \miso_out_i_6__10\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \sclk_counter[1]_i_1__21\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \sclk_counter[2]_i_1__21\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \sclk_counter[3]_i_1__21\ : label is "soft_lutpair58";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\in4x_L1[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MISO1_L_LOOP,
      I1 => \in4x_L1_reg[60]\(0),
      I2 => MISO1_L,
      O => MISO1_L_SW
    );
\miso_out_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \miso_out_i_2__13_n_0\,
      I1 => miso_out_reg_5(0),
      I2 => \miso_out_i_3__18_n_0\,
      O => \miso_out_i_1__9_n_0\
    );
\miso_out_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_1,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_2,
      I3 => sclk_counter_reg(3),
      I4 => \miso_out_i_6__10_n_0\,
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_2__13_n_0\
    );
\miso_out_i_3__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E233E2"
    )
        port map (
      I0 => miso_out_reg_3,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_4,
      I3 => sclk_counter_reg(3),
      I4 => \^q\(0),
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_3__18_n_0\
    );
\miso_out_i_6__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => \^q\(0),
      I1 => \miso_out_i_2__13_0\,
      I2 => \^q\(1),
      I3 => sclk_counter_reg(2),
      O => \miso_out_i_6__10_n_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => miso_out_reg_0,
      D => \miso_out_i_1__9_n_0\,
      Q => MISO1_L_LOOP,
      R => '0'
    );
\sclk_counter[0]_i_1__21\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \sclk_counter[0]_i_1__21_n_0\
    );
\sclk_counter[1]_i_1__21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \sclk_counter[1]_i_1__21_n_0\
    );
\sclk_counter[2]_i_1__21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => sclk_counter_reg(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \sclk_counter[2]_i_1__21_n_0\
    );
\sclk_counter[3]_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sclk_counter_reg(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => sclk_counter_reg(2),
      O => \sclk_counter[3]_i_1__21_n_0\
    );
\sclk_counter[4]_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sclk_counter_reg(4),
      I1 => sclk_counter_reg(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => sclk_counter_reg(3),
      O => \sclk_counter[4]_i_1__20_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[0]_i_1__21_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[1]_i_1__21_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[2]_i_1__21_n_0\,
      Q => sclk_counter_reg(2),
      R => SR(0)
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[3]_i_1__21_n_0\,
      Q => sclk_counter_reg(3),
      R => SR(0)
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[4]_i_1__20_n_0\,
      Q => sclk_counter_reg(4),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized11\ is
  port (
    MISO1_M_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_M1_reg[60]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO1_M : in STD_LOGIC;
    miso_out_reg_1 : in STD_LOGIC;
    miso_out_reg_2 : in STD_LOGIC;
    miso_out_reg_3 : in STD_LOGIC;
    miso_out_reg_4 : in STD_LOGIC;
    counter_0_31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \miso_out_i_2__14_0\ : in STD_LOGIC;
    miso_out_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized11\ : entity is "rhd_headstage_slave";
end \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized11\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized11\ is
  signal MISO1_M_LOOP : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \miso_out_i_1__10_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__14_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__5_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__11_n_0\ : STD_LOGIC;
  signal \miso_out_i_9__1_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__23_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__23_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__23_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__23_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__22_n_0\ : STD_LOGIC;
  signal sclk_counter_reg : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \miso_out_i_6__11\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \miso_out_i_9__1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \sclk_counter[0]_i_1__23\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \sclk_counter[1]_i_1__23\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \sclk_counter[2]_i_1__23\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \sclk_counter[3]_i_1__23\ : label is "soft_lutpair64";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\in4x_M1[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MISO1_M_LOOP,
      I1 => \in4x_M1_reg[60]\(0),
      I2 => MISO1_M,
      O => MISO1_M_SW
    );
\miso_out_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \miso_out_i_2__14_n_0\,
      I1 => miso_out_reg_5(0),
      I2 => \miso_out_i_3__5_n_0\,
      O => \miso_out_i_1__10_n_0\
    );
\miso_out_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_3,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_4,
      I3 => sclk_counter_reg(3),
      I4 => \miso_out_i_6__11_n_0\,
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_2__14_n_0\
    );
\miso_out_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_1,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_2,
      I3 => sclk_counter_reg(3),
      I4 => \miso_out_i_9__1_n_0\,
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_3__5_n_0\
    );
\miso_out_i_6__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EEE2"
    )
        port map (
      I0 => counter_0_31(0),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \miso_out_i_2__14_0\,
      I4 => sclk_counter_reg(2),
      O => \miso_out_i_6__11_n_0\
    );
\miso_out_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => sclk_counter_reg(2),
      O => \miso_out_i_9__1_n_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => miso_out_reg_0,
      D => \miso_out_i_1__10_n_0\,
      Q => MISO1_M_LOOP,
      R => '0'
    );
\sclk_counter[0]_i_1__23\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \sclk_counter[0]_i_1__23_n_0\
    );
\sclk_counter[1]_i_1__23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \sclk_counter[1]_i_1__23_n_0\
    );
\sclk_counter[2]_i_1__23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => sclk_counter_reg(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \sclk_counter[2]_i_1__23_n_0\
    );
\sclk_counter[3]_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sclk_counter_reg(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => sclk_counter_reg(2),
      O => \sclk_counter[3]_i_1__23_n_0\
    );
\sclk_counter[4]_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sclk_counter_reg(4),
      I1 => sclk_counter_reg(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => sclk_counter_reg(3),
      O => \sclk_counter[4]_i_1__22_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[0]_i_1__23_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[1]_i_1__23_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[2]_i_1__23_n_0\,
      Q => sclk_counter_reg(2),
      R => SR(0)
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[3]_i_1__23_n_0\,
      Q => sclk_counter_reg(3),
      R => SR(0)
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[4]_i_1__22_n_0\,
      Q => sclk_counter_reg(4),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized12\ is
  port (
    MISO1_N_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_N1_reg[60]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO1_N : in STD_LOGIC;
    miso_out_reg_1 : in STD_LOGIC;
    miso_out_reg_2 : in STD_LOGIC;
    miso_out_reg_3 : in STD_LOGIC;
    miso_out_reg_4 : in STD_LOGIC;
    \miso_out_i_2__15_0\ : in STD_LOGIC;
    miso_out_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized12\ : entity is "rhd_headstage_slave";
end \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized12\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized12\ is
  signal MISO1_N_LOOP : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \miso_out_i_1__11_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__15_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__7_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__12_n_0\ : STD_LOGIC;
  signal \miso_out_i_9__2_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__25_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__25_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__25_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__25_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__24_n_0\ : STD_LOGIC;
  signal sclk_counter_reg : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \miso_out_i_6__12\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \miso_out_i_9__2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \sclk_counter[1]_i_1__25\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \sclk_counter[2]_i_1__25\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \sclk_counter[3]_i_1__25\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \sclk_counter[4]_i_1__24\ : label is "soft_lutpair69";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\in4x_N1[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MISO1_N_LOOP,
      I1 => \in4x_N1_reg[60]\(0),
      I2 => MISO1_N,
      O => MISO1_N_SW
    );
\miso_out_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \miso_out_i_2__15_n_0\,
      I1 => miso_out_reg_5(0),
      I2 => \miso_out_i_3__7_n_0\,
      O => \miso_out_i_1__11_n_0\
    );
\miso_out_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_3,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_4,
      I3 => sclk_counter_reg(3),
      I4 => \miso_out_i_6__12_n_0\,
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_2__15_n_0\
    );
\miso_out_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_1,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_2,
      I3 => sclk_counter_reg(3),
      I4 => \miso_out_i_9__2_n_0\,
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_3__7_n_0\
    );
\miso_out_i_6__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00AE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \miso_out_i_2__15_0\,
      I2 => \^q\(0),
      I3 => sclk_counter_reg(2),
      O => \miso_out_i_6__12_n_0\
    );
\miso_out_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => sclk_counter_reg(2),
      O => \miso_out_i_9__2_n_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => miso_out_reg_0,
      D => \miso_out_i_1__11_n_0\,
      Q => MISO1_N_LOOP,
      R => '0'
    );
\sclk_counter[0]_i_1__25\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \sclk_counter[0]_i_1__25_n_0\
    );
\sclk_counter[1]_i_1__25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \sclk_counter[1]_i_1__25_n_0\
    );
\sclk_counter[2]_i_1__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => sclk_counter_reg(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \sclk_counter[2]_i_1__25_n_0\
    );
\sclk_counter[3]_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sclk_counter_reg(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => sclk_counter_reg(2),
      O => \sclk_counter[3]_i_1__25_n_0\
    );
\sclk_counter[4]_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sclk_counter_reg(4),
      I1 => sclk_counter_reg(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => sclk_counter_reg(3),
      O => \sclk_counter[4]_i_1__24_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[0]_i_1__25_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[1]_i_1__25_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[2]_i_1__25_n_0\,
      Q => sclk_counter_reg(2),
      R => SR(0)
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[3]_i_1__25_n_0\,
      Q => sclk_counter_reg(3),
      R => SR(0)
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[4]_i_1__24_n_0\,
      Q => sclk_counter_reg(4),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized13\ is
  port (
    MISO1_O_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_O1_reg[60]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO1_O : in STD_LOGIC;
    miso_out_reg_1 : in STD_LOGIC;
    miso_out_reg_2 : in STD_LOGIC;
    \miso_out_i_2__16_0\ : in STD_LOGIC;
    counter_0_31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    miso_out_reg_3 : in STD_LOGIC;
    miso_out_reg_4 : in STD_LOGIC;
    miso_out_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized13\ : entity is "rhd_headstage_slave";
end \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized13\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized13\ is
  signal MISO1_O_LOOP : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal miso_out : STD_LOGIC;
  signal \miso_out_i_2__16_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__19_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__13_n_0\ : STD_LOGIC;
  signal \miso_out_i_9__7_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__27_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__27_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__27_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__27_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__26_n_0\ : STD_LOGIC;
  signal sclk_counter_reg : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \miso_out_i_6__13\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \miso_out_i_9__7\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \sclk_counter[0]_i_1__27\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \sclk_counter[1]_i_1__27\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \sclk_counter[2]_i_1__27\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \sclk_counter[3]_i_1__27\ : label is "soft_lutpair76";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\in4x_O1[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MISO1_O_LOOP,
      I1 => \in4x_O1_reg[60]\(0),
      I2 => MISO1_O,
      O => MISO1_O_SW
    );
\miso_out_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \miso_out_i_2__16_n_0\,
      I1 => miso_out_reg_5(0),
      I2 => \miso_out_i_3__19_n_0\,
      O => miso_out
    );
\miso_out_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_1,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_2,
      I3 => sclk_counter_reg(3),
      I4 => \miso_out_i_6__13_n_0\,
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_2__16_n_0\
    );
\miso_out_i_3__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_3,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_4,
      I3 => sclk_counter_reg(3),
      I4 => \miso_out_i_9__7_n_0\,
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_3__19_n_0\
    );
\miso_out_i_6__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EFEA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \miso_out_i_2__16_0\,
      I2 => \^q\(0),
      I3 => counter_0_31(0),
      I4 => sclk_counter_reg(2),
      O => \miso_out_i_6__13_n_0\
    );
\miso_out_i_9__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => sclk_counter_reg(2),
      O => \miso_out_i_9__7_n_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => miso_out_reg_0,
      D => miso_out,
      Q => MISO1_O_LOOP,
      R => '0'
    );
\sclk_counter[0]_i_1__27\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \sclk_counter[0]_i_1__27_n_0\
    );
\sclk_counter[1]_i_1__27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \sclk_counter[1]_i_1__27_n_0\
    );
\sclk_counter[2]_i_1__27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => sclk_counter_reg(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \sclk_counter[2]_i_1__27_n_0\
    );
\sclk_counter[3]_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sclk_counter_reg(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => sclk_counter_reg(2),
      O => \sclk_counter[3]_i_1__27_n_0\
    );
\sclk_counter[4]_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sclk_counter_reg(4),
      I1 => sclk_counter_reg(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => sclk_counter_reg(3),
      O => \sclk_counter[4]_i_1__26_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[0]_i_1__27_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[1]_i_1__27_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[2]_i_1__27_n_0\,
      Q => sclk_counter_reg(2),
      R => SR(0)
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[3]_i_1__27_n_0\,
      Q => sclk_counter_reg(3),
      R => SR(0)
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[4]_i_1__26_n_0\,
      Q => sclk_counter_reg(4),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized14\ is
  port (
    MISO1_P_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_P1_reg[60]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO1_P : in STD_LOGIC;
    miso_out_reg_1 : in STD_LOGIC;
    miso_out_reg_2 : in STD_LOGIC;
    \miso_out_i_2__17_0\ : in STD_LOGIC;
    miso_out_reg_3 : in STD_LOGIC;
    miso_out_reg_4 : in STD_LOGIC;
    miso_out_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized14\ : entity is "rhd_headstage_slave";
end \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized14\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized14\ is
  signal MISO1_P_LOOP : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \miso_out_i_1__13_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__17_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__20_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__14_n_0\ : STD_LOGIC;
  signal \miso_out_i_9__8_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__29_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__29_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__29_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__29_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__28_n_0\ : STD_LOGIC;
  signal sclk_counter_reg : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \miso_out_i_6__14\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \miso_out_i_9__8\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \sclk_counter[1]_i_1__29\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \sclk_counter[2]_i_1__29\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \sclk_counter[3]_i_1__29\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \sclk_counter[4]_i_1__28\ : label is "soft_lutpair81";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\in4x_P1[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MISO1_P_LOOP,
      I1 => \in4x_P1_reg[60]\(0),
      I2 => MISO1_P,
      O => MISO1_P_SW
    );
\miso_out_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \miso_out_i_2__17_n_0\,
      I1 => miso_out_reg_5(0),
      I2 => \miso_out_i_3__20_n_0\,
      O => \miso_out_i_1__13_n_0\
    );
\miso_out_i_2__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_1,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_2,
      I3 => sclk_counter_reg(3),
      I4 => \miso_out_i_6__14_n_0\,
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_2__17_n_0\
    );
\miso_out_i_3__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_3,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_4,
      I3 => sclk_counter_reg(3),
      I4 => \miso_out_i_9__8_n_0\,
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_3__20_n_0\
    );
\miso_out_i_6__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \miso_out_i_2__17_0\,
      I2 => \^q\(0),
      I3 => sclk_counter_reg(2),
      O => \miso_out_i_6__14_n_0\
    );
\miso_out_i_9__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => sclk_counter_reg(2),
      O => \miso_out_i_9__8_n_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => miso_out_reg_0,
      D => \miso_out_i_1__13_n_0\,
      Q => MISO1_P_LOOP,
      R => '0'
    );
\sclk_counter[0]_i_1__29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \sclk_counter[0]_i_1__29_n_0\
    );
\sclk_counter[1]_i_1__29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \sclk_counter[1]_i_1__29_n_0\
    );
\sclk_counter[2]_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => sclk_counter_reg(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \sclk_counter[2]_i_1__29_n_0\
    );
\sclk_counter[3]_i_1__29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sclk_counter_reg(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => sclk_counter_reg(2),
      O => \sclk_counter[3]_i_1__29_n_0\
    );
\sclk_counter[4]_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sclk_counter_reg(4),
      I1 => sclk_counter_reg(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => sclk_counter_reg(3),
      O => \sclk_counter[4]_i_1__28_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[0]_i_1__29_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[1]_i_1__29_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[2]_i_1__29_n_0\,
      Q => sclk_counter_reg(2),
      R => SR(0)
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[3]_i_1__29_n_0\,
      Q => sclk_counter_reg(3),
      R => SR(0)
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[4]_i_1__28_n_0\,
      Q => sclk_counter_reg(4),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized15\ is
  port (
    \counter_32_63_reg[6]_0\ : out STD_LOGIC;
    \counter_0_31_reg[6]_0\ : out STD_LOGIC;
    MISO2_A_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \counter_32_63_reg[6]_1\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \counter_0_31_reg[6]_1\ : in STD_LOGIC;
    miso_out_reg_0 : in STD_LOGIC;
    \in4x_A2_reg[56]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_A : in STD_LOGIC;
    miso_out_reg_1 : in STD_LOGIC;
    counter_0_31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    miso_out_reg_i_2_0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    miso_out_reg_2 : in STD_LOGIC;
    miso_out_reg_3 : in STD_LOGIC;
    miso_out_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized15\ : entity is "rhd_headstage_slave";
end \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized15\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized15\ is
  signal MISO2_A_LOOP : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^counter_0_31_reg[6]_0\ : STD_LOGIC;
  signal \miso_out_i_1__14_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__21_n_0\ : STD_LOGIC;
  signal \miso_out_i_5__15_n_0\ : STD_LOGIC;
  signal miso_out_reg_i_2_n_0 : STD_LOGIC;
  signal \sclk_counter[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal sclk_counter_reg : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sclk_counter[0]_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \sclk_counter[1]_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \sclk_counter[2]_i_1__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \sclk_counter[3]_i_1__0\ : label is "soft_lutpair2";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \counter_0_31_reg[6]_0\ <= \^counter_0_31_reg[6]_0\;
\counter_0_31_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter_0_31_reg[6]_1\,
      Q => \^counter_0_31_reg[6]_0\,
      R => '0'
    );
\counter_32_63_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter_32_63_reg[6]_1\,
      Q => \counter_32_63_reg[6]_0\,
      R => '0'
    );
\in4x_A2[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MISO2_A_LOOP,
      I1 => \in4x_A2_reg[56]\(0),
      I2 => MISO2_A,
      O => MISO2_A_SW
    );
\miso_out_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => sclk_counter_reg(3),
      I1 => miso_out_reg_i_2_n_0,
      I2 => sclk_counter_reg(4),
      I3 => miso_out_reg_4(0),
      I4 => \miso_out_i_3__21_n_0\,
      O => \miso_out_i_1__14_n_0\
    );
\miso_out_i_3__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sclk_counter_reg(3),
      I1 => miso_out_reg_2,
      I2 => sclk_counter_reg(2),
      I3 => miso_out_reg_3,
      I4 => sclk_counter_reg(4),
      O => \miso_out_i_3__21_n_0\
    );
\miso_out_i_5__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^counter_0_31_reg[6]_0\,
      I1 => counter_0_31(0),
      I2 => \^q\(1),
      I3 => miso_out_reg_i_2_0(1),
      I4 => \^q\(0),
      I5 => miso_out_reg_i_2_0(0),
      O => \miso_out_i_5__15_n_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => miso_out_reg_0,
      D => \miso_out_i_1__14_n_0\,
      Q => MISO2_A_LOOP,
      R => '0'
    );
miso_out_reg_i_2: unisim.vcomponents.MUXF7
     port map (
      I0 => miso_out_reg_1,
      I1 => \miso_out_i_5__15_n_0\,
      O => miso_out_reg_i_2_n_0,
      S => sclk_counter_reg(2)
    );
\sclk_counter[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \sclk_counter[0]_i_1__0_n_0\
    );
\sclk_counter[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \sclk_counter[1]_i_1__0_n_0\
    );
\sclk_counter[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => sclk_counter_reg(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \sclk_counter[2]_i_1__0_n_0\
    );
\sclk_counter[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sclk_counter_reg(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => sclk_counter_reg(2),
      O => \sclk_counter[3]_i_1__0_n_0\
    );
\sclk_counter[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sclk_counter_reg(4),
      I1 => sclk_counter_reg(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => sclk_counter_reg(3),
      O => \sclk_counter[4]_i_1_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[0]_i_1__0_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[2]_i_1__0_n_0\,
      Q => sclk_counter_reg(2),
      R => SR(0)
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[3]_i_1__0_n_0\,
      Q => sclk_counter_reg(3),
      R => SR(0)
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[4]_i_1_n_0\,
      Q => sclk_counter_reg(4),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized16\ is
  port (
    MISO2_B_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_B2_reg[56]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_B : in STD_LOGIC;
    miso_out_reg_1 : in STD_LOGIC;
    miso_out_i_3_0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    miso_out_reg_2 : in STD_LOGIC;
    miso_out_reg_3 : in STD_LOGIC;
    miso_out_i_3_1 : in STD_LOGIC;
    miso_out_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized16\ : entity is "rhd_headstage_slave";
end \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized16\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized16\ is
  signal MISO2_B_LOOP : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \miso_out_i_1__15_n_0\ : STD_LOGIC;
  signal miso_out_i_2_n_0 : STD_LOGIC;
  signal miso_out_i_3_n_0 : STD_LOGIC;
  signal \miso_out_i_7__16_n_0\ : STD_LOGIC;
  signal miso_out_i_8_n_0 : STD_LOGIC;
  signal \sclk_counter[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__1_n_0\ : STD_LOGIC;
  signal sclk_counter_reg : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \miso_out_i_7__16\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of miso_out_i_8 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \sclk_counter[0]_i_1__2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \sclk_counter[1]_i_1__2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \sclk_counter[2]_i_1__2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \sclk_counter[3]_i_1__2\ : label is "soft_lutpair7";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\in4x_B2[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MISO2_B_LOOP,
      I1 => \in4x_B2_reg[56]\(0),
      I2 => MISO2_B,
      O => MISO2_B_SW
    );
\miso_out_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => miso_out_i_2_n_0,
      I1 => sclk_counter_reg(4),
      I2 => miso_out_reg_4(0),
      I3 => miso_out_i_3_n_0,
      O => \miso_out_i_1__15_n_0\
    );
miso_out_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F001F1F0F001010"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => sclk_counter_reg(3),
      I3 => miso_out_reg_2,
      I4 => sclk_counter_reg(2),
      I5 => miso_out_reg_3,
      O => miso_out_i_2_n_0
    );
miso_out_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_1,
      I1 => sclk_counter_reg(2),
      I2 => \miso_out_i_7__16_n_0\,
      I3 => sclk_counter_reg(3),
      I4 => miso_out_i_8_n_0,
      I5 => sclk_counter_reg(4),
      O => miso_out_i_3_n_0
    );
\miso_out_i_7__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => miso_out_i_3_1,
      I1 => \^q\(1),
      I2 => miso_out_i_3_0(1),
      I3 => \^q\(0),
      I4 => miso_out_i_3_0(0),
      O => \miso_out_i_7__16_n_0\
    );
miso_out_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => sclk_counter_reg(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => miso_out_i_3_0(2),
      O => miso_out_i_8_n_0
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => miso_out_reg_0,
      D => \miso_out_i_1__15_n_0\,
      Q => MISO2_B_LOOP,
      R => '0'
    );
\sclk_counter[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \sclk_counter[0]_i_1__2_n_0\
    );
\sclk_counter[1]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \sclk_counter[1]_i_1__2_n_0\
    );
\sclk_counter[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => sclk_counter_reg(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \sclk_counter[2]_i_1__2_n_0\
    );
\sclk_counter[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sclk_counter_reg(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => sclk_counter_reg(2),
      O => \sclk_counter[3]_i_1__2_n_0\
    );
\sclk_counter[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sclk_counter_reg(4),
      I1 => sclk_counter_reg(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => sclk_counter_reg(3),
      O => \sclk_counter[4]_i_1__1_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[0]_i_1__2_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[2]_i_1__2_n_0\,
      Q => sclk_counter_reg(2),
      R => SR(0)
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[3]_i_1__2_n_0\,
      Q => sclk_counter_reg(3),
      R => SR(0)
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[4]_i_1__1_n_0\,
      Q => sclk_counter_reg(4),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized17\ is
  port (
    MISO2_C_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_C2_reg[56]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_C : in STD_LOGIC;
    miso_out_reg_1 : in STD_LOGIC;
    miso_out_reg_2 : in STD_LOGIC;
    miso_out_reg_3 : in STD_LOGIC;
    miso_out_reg_4 : in STD_LOGIC;
    miso_out_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized17\ : entity is "rhd_headstage_slave";
end \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized17\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized17\ is
  signal MISO2_C_LOOP : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \miso_out_i_1__16_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__18_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__1_n_0\ : STD_LOGIC;
  signal \miso_out_i_8__0_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__3_n_0\ : STD_LOGIC;
  signal sclk_counter_reg : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \miso_out_i_8__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \sclk_counter[0]_i_1__4\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \sclk_counter[1]_i_1__4\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \sclk_counter[2]_i_1__4\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \sclk_counter[3]_i_1__4\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \sclk_counter[4]_i_1__3\ : label is "soft_lutpair12";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\in4x_C2[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MISO2_C_LOOP,
      I1 => \in4x_C2_reg[56]\(0),
      I2 => MISO2_C,
      O => MISO2_C_SW
    );
\miso_out_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \miso_out_i_2__18_n_0\,
      I1 => sclk_counter_reg(4),
      I2 => miso_out_reg_5(0),
      I3 => \miso_out_i_3__1_n_0\,
      O => \miso_out_i_1__16_n_0\
    );
\miso_out_i_2__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => sclk_counter_reg(3),
      I3 => miso_out_reg_3,
      I4 => sclk_counter_reg(2),
      I5 => miso_out_reg_4,
      O => \miso_out_i_2__18_n_0\
    );
\miso_out_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_1,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_2,
      I3 => sclk_counter_reg(3),
      I4 => \miso_out_i_8__0_n_0\,
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_3__1_n_0\
    );
\miso_out_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => sclk_counter_reg(2),
      O => \miso_out_i_8__0_n_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => miso_out_reg_0,
      D => \miso_out_i_1__16_n_0\,
      Q => MISO2_C_LOOP,
      R => '0'
    );
\sclk_counter[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \sclk_counter[0]_i_1__4_n_0\
    );
\sclk_counter[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \sclk_counter[1]_i_1__4_n_0\
    );
\sclk_counter[2]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => sclk_counter_reg(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \sclk_counter[2]_i_1__4_n_0\
    );
\sclk_counter[3]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sclk_counter_reg(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => sclk_counter_reg(2),
      O => \sclk_counter[3]_i_1__4_n_0\
    );
\sclk_counter[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sclk_counter_reg(4),
      I1 => sclk_counter_reg(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => sclk_counter_reg(3),
      O => \sclk_counter[4]_i_1__3_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[0]_i_1__4_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[1]_i_1__4_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[2]_i_1__4_n_0\,
      Q => sclk_counter_reg(2),
      R => SR(0)
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[3]_i_1__4_n_0\,
      Q => sclk_counter_reg(3),
      R => SR(0)
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[4]_i_1__3_n_0\,
      Q => sclk_counter_reg(4),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized18\ is
  port (
    MISO2_D_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_D2_reg[61]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_D : in STD_LOGIC;
    miso_out_reg_1 : in STD_LOGIC;
    miso_out_reg_2 : in STD_LOGIC;
    miso_out_reg_3 : in STD_LOGIC;
    \miso_out_i_3__22_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \miso_out_i_3__22_1\ : in STD_LOGIC;
    miso_out_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized18\ : entity is "rhd_headstage_slave";
end \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized18\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized18\ is
  signal MISO2_D_LOOP : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \miso_out_i_1__17_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__19_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__22_n_0\ : STD_LOGIC;
  signal \miso_out_i_7__18_n_0\ : STD_LOGIC;
  signal \miso_out_i_8__21_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__5_n_0\ : STD_LOGIC;
  signal sclk_counter_reg : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \miso_out_i_7__18\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \miso_out_i_8__21\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \sclk_counter[0]_i_1__6\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \sclk_counter[1]_i_1__6\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \sclk_counter[2]_i_1__6\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \sclk_counter[3]_i_1__6\ : label is "soft_lutpair20";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\in4x_D2[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MISO2_D_LOOP,
      I1 => \in4x_D2_reg[61]\(0),
      I2 => MISO2_D,
      O => MISO2_D_SW
    );
\miso_out_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \miso_out_i_2__19_n_0\,
      I1 => miso_out_reg_4(0),
      I2 => \miso_out_i_3__22_n_0\,
      O => \miso_out_i_1__17_n_0\
    );
\miso_out_i_2__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E233E2"
    )
        port map (
      I0 => miso_out_reg_1,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_2,
      I3 => sclk_counter_reg(3),
      I4 => \^q\(1),
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_2__19_n_0\
    );
\miso_out_i_3__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_3,
      I1 => sclk_counter_reg(2),
      I2 => \miso_out_i_7__18_n_0\,
      I3 => sclk_counter_reg(3),
      I4 => \miso_out_i_8__21_n_0\,
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_3__22_n_0\
    );
\miso_out_i_7__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \miso_out_i_3__22_1\,
      I1 => \^q\(1),
      I2 => \miso_out_i_3__22_0\(1),
      I3 => \^q\(0),
      I4 => \miso_out_i_3__22_0\(0),
      O => \miso_out_i_7__18_n_0\
    );
\miso_out_i_8__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \^q\(1),
      I1 => \miso_out_i_3__22_0\(2),
      I2 => \^q\(0),
      I3 => \miso_out_i_3__22_1\,
      I4 => sclk_counter_reg(2),
      O => \miso_out_i_8__21_n_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => miso_out_reg_0,
      D => \miso_out_i_1__17_n_0\,
      Q => MISO2_D_LOOP,
      R => '0'
    );
\sclk_counter[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \sclk_counter[0]_i_1__6_n_0\
    );
\sclk_counter[1]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \sclk_counter[1]_i_1__6_n_0\
    );
\sclk_counter[2]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => sclk_counter_reg(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \sclk_counter[2]_i_1__6_n_0\
    );
\sclk_counter[3]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sclk_counter_reg(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => sclk_counter_reg(2),
      O => \sclk_counter[3]_i_1__6_n_0\
    );
\sclk_counter[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sclk_counter_reg(4),
      I1 => sclk_counter_reg(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => sclk_counter_reg(3),
      O => \sclk_counter[4]_i_1__5_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[0]_i_1__6_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[1]_i_1__6_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[2]_i_1__6_n_0\,
      Q => sclk_counter_reg(2),
      R => SR(0)
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[3]_i_1__6_n_0\,
      Q => sclk_counter_reg(3),
      R => SR(0)
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[4]_i_1__5_n_0\,
      Q => sclk_counter_reg(4),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized19\ is
  port (
    MISO2_E_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_E2_reg[61]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_E : in STD_LOGIC;
    miso_out_reg_1 : in STD_LOGIC;
    miso_out_reg_2 : in STD_LOGIC;
    miso_out_reg_3 : in STD_LOGIC;
    miso_out_reg_4 : in STD_LOGIC;
    miso_out_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized19\ : entity is "rhd_headstage_slave";
end \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized19\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized19\ is
  signal MISO2_E_LOOP : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \miso_out_i_1__18_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__20_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__23_n_0\ : STD_LOGIC;
  signal \miso_out_i_8__22_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__7_n_0\ : STD_LOGIC;
  signal sclk_counter_reg : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \miso_out_i_8__22\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \sclk_counter[0]_i_1__8\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \sclk_counter[1]_i_1__8\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \sclk_counter[2]_i_1__8\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \sclk_counter[3]_i_1__8\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \sclk_counter[4]_i_1__7\ : label is "soft_lutpair24";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\in4x_E2[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MISO2_E_LOOP,
      I1 => \in4x_E2_reg[61]\(0),
      I2 => MISO2_E,
      O => MISO2_E_SW
    );
\miso_out_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \miso_out_i_2__20_n_0\,
      I1 => sclk_counter_reg(4),
      I2 => miso_out_reg_5(0),
      I3 => \miso_out_i_3__23_n_0\,
      O => \miso_out_i_1__18_n_0\
    );
\miso_out_i_2__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F004F4F0F004040"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => sclk_counter_reg(3),
      I3 => miso_out_reg_1,
      I4 => sclk_counter_reg(2),
      I5 => miso_out_reg_2,
      O => \miso_out_i_2__20_n_0\
    );
\miso_out_i_3__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_3,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_4,
      I3 => sclk_counter_reg(3),
      I4 => \miso_out_i_8__22_n_0\,
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_3__23_n_0\
    );
\miso_out_i_8__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => sclk_counter_reg(2),
      O => \miso_out_i_8__22_n_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => miso_out_reg_0,
      D => \miso_out_i_1__18_n_0\,
      Q => MISO2_E_LOOP,
      R => '0'
    );
\sclk_counter[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \sclk_counter[0]_i_1__8_n_0\
    );
\sclk_counter[1]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \sclk_counter[1]_i_1__8_n_0\
    );
\sclk_counter[2]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => sclk_counter_reg(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \sclk_counter[2]_i_1__8_n_0\
    );
\sclk_counter[3]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sclk_counter_reg(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => sclk_counter_reg(2),
      O => \sclk_counter[3]_i_1__8_n_0\
    );
\sclk_counter[4]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sclk_counter_reg(4),
      I1 => sclk_counter_reg(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => sclk_counter_reg(3),
      O => \sclk_counter[4]_i_1__7_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[0]_i_1__8_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[1]_i_1__8_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[2]_i_1__8_n_0\,
      Q => sclk_counter_reg(2),
      R => SR(0)
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[3]_i_1__8_n_0\,
      Q => sclk_counter_reg(3),
      R => SR(0)
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[4]_i_1__7_n_0\,
      Q => sclk_counter_reg(4),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized2\ is
  port (
    MISO1_D_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_D1_reg[68]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO1_D : in STD_LOGIC;
    miso_out_reg_1 : in STD_LOGIC;
    miso_out_reg_2 : in STD_LOGIC;
    miso_out_reg_3 : in STD_LOGIC;
    miso_out_reg_4 : in STD_LOGIC;
    \miso_out_i_2__8_0\ : in STD_LOGIC;
    miso_out_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized2\ : entity is "rhd_headstage_slave";
end \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized2\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized2\ is
  signal MISO1_D_LOOP : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \miso_out_i_1__1_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__8_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__2_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__5_n_0\ : STD_LOGIC;
  signal \miso_out_i_9__0_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__4_n_0\ : STD_LOGIC;
  signal sclk_counter_reg : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \miso_out_i_6__5\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \miso_out_i_9__0\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \sclk_counter[1]_i_1__5\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \sclk_counter[2]_i_1__5\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \sclk_counter[3]_i_1__5\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \sclk_counter[4]_i_1__4\ : label is "soft_lutpair15";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\in4x_D1[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MISO1_D_LOOP,
      I1 => \in4x_D1_reg[68]\(0),
      I2 => MISO1_D,
      O => MISO1_D_SW
    );
\miso_out_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \miso_out_i_2__8_n_0\,
      I1 => miso_out_reg_5(0),
      I2 => \miso_out_i_3__2_n_0\,
      O => \miso_out_i_1__1_n_0\
    );
\miso_out_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_3,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_4,
      I3 => sclk_counter_reg(3),
      I4 => \miso_out_i_6__5_n_0\,
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_2__8_n_0\
    );
\miso_out_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_1,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_2,
      I3 => sclk_counter_reg(3),
      I4 => \miso_out_i_9__0_n_0\,
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_3__2_n_0\
    );
\miso_out_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => \^q\(1),
      I1 => \miso_out_i_2__8_0\,
      I2 => \^q\(0),
      I3 => sclk_counter_reg(2),
      O => \miso_out_i_6__5_n_0\
    );
\miso_out_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => sclk_counter_reg(2),
      O => \miso_out_i_9__0_n_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => miso_out_reg_0,
      D => \miso_out_i_1__1_n_0\,
      Q => MISO1_D_LOOP,
      R => '0'
    );
\sclk_counter[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \sclk_counter[0]_i_1__5_n_0\
    );
\sclk_counter[1]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \sclk_counter[1]_i_1__5_n_0\
    );
\sclk_counter[2]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => sclk_counter_reg(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \sclk_counter[2]_i_1__5_n_0\
    );
\sclk_counter[3]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sclk_counter_reg(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => sclk_counter_reg(2),
      O => \sclk_counter[3]_i_1__5_n_0\
    );
\sclk_counter[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sclk_counter_reg(4),
      I1 => sclk_counter_reg(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => sclk_counter_reg(3),
      O => \sclk_counter[4]_i_1__4_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[0]_i_1__5_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[1]_i_1__5_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[2]_i_1__5_n_0\,
      Q => sclk_counter_reg(2),
      R => SR(0)
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[3]_i_1__5_n_0\,
      Q => sclk_counter_reg(3),
      R => SR(0)
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[4]_i_1__4_n_0\,
      Q => sclk_counter_reg(4),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized20\ is
  port (
    MISO2_F_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_F2_reg[60]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_F : in STD_LOGIC;
    miso_out_reg_1 : in STD_LOGIC;
    miso_out_reg_2 : in STD_LOGIC;
    miso_out_reg_3 : in STD_LOGIC;
    \miso_out_i_3__24_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \miso_out_i_3__24_1\ : in STD_LOGIC;
    miso_out_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized20\ : entity is "rhd_headstage_slave";
end \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized20\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized20\ is
  signal MISO2_F_LOOP : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \miso_out_i_1__19_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__21_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__24_n_0\ : STD_LOGIC;
  signal \miso_out_i_7__20_n_0\ : STD_LOGIC;
  signal \miso_out_i_8__23_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__10_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__10_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__9_n_0\ : STD_LOGIC;
  signal sclk_counter_reg : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \miso_out_i_7__20\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \miso_out_i_8__23\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \sclk_counter[0]_i_1__10\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \sclk_counter[1]_i_1__10\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \sclk_counter[2]_i_1__10\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \sclk_counter[3]_i_1__10\ : label is "soft_lutpair31";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\in4x_F2[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MISO2_F_LOOP,
      I1 => \in4x_F2_reg[60]\(0),
      I2 => MISO2_F,
      O => MISO2_F_SW
    );
\miso_out_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \miso_out_i_2__21_n_0\,
      I1 => miso_out_reg_4(0),
      I2 => \miso_out_i_3__24_n_0\,
      O => \miso_out_i_1__19_n_0\
    );
\miso_out_i_2__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E233E2"
    )
        port map (
      I0 => miso_out_reg_1,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_2,
      I3 => sclk_counter_reg(3),
      I4 => \^q\(0),
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_2__21_n_0\
    );
\miso_out_i_3__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_3,
      I1 => sclk_counter_reg(2),
      I2 => \miso_out_i_7__20_n_0\,
      I3 => sclk_counter_reg(3),
      I4 => \miso_out_i_8__23_n_0\,
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_3__24_n_0\
    );
\miso_out_i_7__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \miso_out_i_3__24_1\,
      I1 => \^q\(1),
      I2 => \miso_out_i_3__24_0\(1),
      I3 => \^q\(0),
      I4 => \miso_out_i_3__24_0\(0),
      O => \miso_out_i_7__20_n_0\
    );
\miso_out_i_8__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \miso_out_i_3__24_0\(2),
      I3 => sclk_counter_reg(2),
      O => \miso_out_i_8__23_n_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => miso_out_reg_0,
      D => \miso_out_i_1__19_n_0\,
      Q => MISO2_F_LOOP,
      R => '0'
    );
\sclk_counter[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \sclk_counter[0]_i_1__10_n_0\
    );
\sclk_counter[1]_i_1__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \sclk_counter[1]_i_1__10_n_0\
    );
\sclk_counter[2]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => sclk_counter_reg(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \sclk_counter[2]_i_1__10_n_0\
    );
\sclk_counter[3]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sclk_counter_reg(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => sclk_counter_reg(2),
      O => \sclk_counter[3]_i_1__10_n_0\
    );
\sclk_counter[4]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sclk_counter_reg(4),
      I1 => sclk_counter_reg(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => sclk_counter_reg(3),
      O => \sclk_counter[4]_i_1__9_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[0]_i_1__10_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[1]_i_1__10_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[2]_i_1__10_n_0\,
      Q => sclk_counter_reg(2),
      R => SR(0)
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[3]_i_1__10_n_0\,
      Q => sclk_counter_reg(3),
      R => SR(0)
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[4]_i_1__9_n_0\,
      Q => sclk_counter_reg(4),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized21\ is
  port (
    MISO2_G_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_G2_reg[60]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_G : in STD_LOGIC;
    miso_out_reg_1 : in STD_LOGIC;
    miso_out_reg_2 : in STD_LOGIC;
    miso_out_reg_3 : in STD_LOGIC;
    miso_out_reg_4 : in STD_LOGIC;
    miso_out_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized21\ : entity is "rhd_headstage_slave";
end \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized21\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized21\ is
  signal MISO2_G_LOOP : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \miso_out_i_1__20_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__2_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__25_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__12_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__12_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__11_n_0\ : STD_LOGIC;
  signal sclk_counter_reg : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sclk_counter[0]_i_1__12\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \sclk_counter[1]_i_1__12\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \sclk_counter[2]_i_1__12\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \sclk_counter[3]_i_1__12\ : label is "soft_lutpair35";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\in4x_G2[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MISO2_G_LOOP,
      I1 => \in4x_G2_reg[60]\(0),
      I2 => MISO2_G,
      O => MISO2_G_SW
    );
\miso_out_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \miso_out_i_2__2_n_0\,
      I1 => sclk_counter_reg(4),
      I2 => miso_out_reg_5(0),
      I3 => \miso_out_i_3__25_n_0\,
      O => \miso_out_i_1__20_n_0\
    );
\miso_out_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F006F6F0F006060"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => sclk_counter_reg(3),
      I3 => miso_out_reg_1,
      I4 => sclk_counter_reg(2),
      I5 => miso_out_reg_2,
      O => \miso_out_i_2__2_n_0\
    );
\miso_out_i_3__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E233E2"
    )
        port map (
      I0 => miso_out_reg_3,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_4,
      I3 => sclk_counter_reg(3),
      I4 => \^q\(1),
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_3__25_n_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => miso_out_reg_0,
      D => \miso_out_i_1__20_n_0\,
      Q => MISO2_G_LOOP,
      R => '0'
    );
\sclk_counter[0]_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \sclk_counter[0]_i_1__12_n_0\
    );
\sclk_counter[1]_i_1__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \sclk_counter[1]_i_1__12_n_0\
    );
\sclk_counter[2]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => sclk_counter_reg(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \sclk_counter[2]_i_1__12_n_0\
    );
\sclk_counter[3]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sclk_counter_reg(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => sclk_counter_reg(2),
      O => \sclk_counter[3]_i_1__12_n_0\
    );
\sclk_counter[4]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sclk_counter_reg(4),
      I1 => sclk_counter_reg(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => sclk_counter_reg(3),
      O => \sclk_counter[4]_i_1__11_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[0]_i_1__12_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[1]_i_1__12_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[2]_i_1__12_n_0\,
      Q => sclk_counter_reg(2),
      R => SR(0)
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[3]_i_1__12_n_0\,
      Q => sclk_counter_reg(3),
      R => SR(0)
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[4]_i_1__11_n_0\,
      Q => sclk_counter_reg(4),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized22\ is
  port (
    MISO2_H_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_H2_reg[68]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_H : in STD_LOGIC;
    miso_out_reg_1 : in STD_LOGIC;
    miso_out_reg_2 : in STD_LOGIC;
    miso_out_reg_3 : in STD_LOGIC;
    \miso_out_i_3__26_0\ : in STD_LOGIC;
    \miso_out_i_3__26_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    miso_out_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized22\ : entity is "rhd_headstage_slave";
end \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized22\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized22\ is
  signal MISO2_H_LOOP : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \miso_out_i_1__21_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__22_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__26_n_0\ : STD_LOGIC;
  signal \miso_out_i_7__22_n_0\ : STD_LOGIC;
  signal \miso_out_i_8__24_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__14_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__14_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__13_n_0\ : STD_LOGIC;
  signal sclk_counter_reg : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \miso_out_i_7__22\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \miso_out_i_8__24\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \sclk_counter[0]_i_1__14\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \sclk_counter[1]_i_1__14\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \sclk_counter[2]_i_1__14\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \sclk_counter[3]_i_1__14\ : label is "soft_lutpair41";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\in4x_H2[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MISO2_H_LOOP,
      I1 => \in4x_H2_reg[68]\(0),
      I2 => MISO2_H,
      O => MISO2_H_SW
    );
\miso_out_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \miso_out_i_2__22_n_0\,
      I1 => sclk_counter_reg(4),
      I2 => miso_out_reg_4(0),
      I3 => \miso_out_i_3__26_n_0\,
      O => \miso_out_i_1__21_n_0\
    );
\miso_out_i_2__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F007F7F0F007070"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => sclk_counter_reg(3),
      I3 => miso_out_reg_1,
      I4 => sclk_counter_reg(2),
      I5 => miso_out_reg_2,
      O => \miso_out_i_2__22_n_0\
    );
\miso_out_i_3__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_3,
      I1 => sclk_counter_reg(2),
      I2 => \miso_out_i_7__22_n_0\,
      I3 => sclk_counter_reg(3),
      I4 => \miso_out_i_8__24_n_0\,
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_3__26_n_0\
    );
\miso_out_i_7__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \miso_out_i_3__26_0\,
      I1 => \^q\(1),
      I2 => \miso_out_i_3__26_1\(1),
      I3 => \^q\(0),
      I4 => \miso_out_i_3__26_1\(0),
      O => \miso_out_i_7__22_n_0\
    );
\miso_out_i_8__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E22"
    )
        port map (
      I0 => \miso_out_i_3__26_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \miso_out_i_3__26_1\(2),
      I4 => sclk_counter_reg(2),
      O => \miso_out_i_8__24_n_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => miso_out_reg_0,
      D => \miso_out_i_1__21_n_0\,
      Q => MISO2_H_LOOP,
      R => '0'
    );
\sclk_counter[0]_i_1__14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \sclk_counter[0]_i_1__14_n_0\
    );
\sclk_counter[1]_i_1__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \sclk_counter[1]_i_1__14_n_0\
    );
\sclk_counter[2]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => sclk_counter_reg(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \sclk_counter[2]_i_1__14_n_0\
    );
\sclk_counter[3]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sclk_counter_reg(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => sclk_counter_reg(2),
      O => \sclk_counter[3]_i_1__14_n_0\
    );
\sclk_counter[4]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sclk_counter_reg(4),
      I1 => sclk_counter_reg(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => sclk_counter_reg(3),
      O => \sclk_counter[4]_i_1__13_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[0]_i_1__14_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[1]_i_1__14_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[2]_i_1__14_n_0\,
      Q => sclk_counter_reg(2),
      R => SR(0)
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[3]_i_1__14_n_0\,
      Q => sclk_counter_reg(3),
      R => SR(0)
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[4]_i_1__13_n_0\,
      Q => sclk_counter_reg(4),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized23\ is
  port (
    MISO2_I_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_I2_reg[68]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_I : in STD_LOGIC;
    miso_out_reg_1 : in STD_LOGIC;
    miso_out_reg_2 : in STD_LOGIC;
    miso_out_reg_3 : in STD_LOGIC;
    miso_out_reg_4 : in STD_LOGIC;
    miso_out_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized23\ : entity is "rhd_headstage_slave";
end \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized23\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized23\ is
  signal MISO2_I_LOOP : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal miso_out : STD_LOGIC;
  signal \miso_out_i_2__23_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__27_n_0\ : STD_LOGIC;
  signal \miso_out_i_8__25_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__16_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__16_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__16_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__16_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__15_n_0\ : STD_LOGIC;
  signal sclk_counter_reg : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \miso_out_i_8__25\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \sclk_counter[0]_i_1__16\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \sclk_counter[1]_i_1__16\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \sclk_counter[2]_i_1__16\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \sclk_counter[3]_i_1__16\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \sclk_counter[4]_i_1__15\ : label is "soft_lutpair45";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\in4x_I2[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MISO2_I_LOOP,
      I1 => \in4x_I2_reg[68]\(0),
      I2 => MISO2_I,
      O => MISO2_I_SW
    );
\miso_out_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \miso_out_i_2__23_n_0\,
      I1 => sclk_counter_reg(4),
      I2 => miso_out_reg_5(0),
      I3 => \miso_out_i_3__27_n_0\,
      O => miso_out
    );
\miso_out_i_2__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F008F8F0F008080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => sclk_counter_reg(3),
      I3 => miso_out_reg_1,
      I4 => sclk_counter_reg(2),
      I5 => miso_out_reg_2,
      O => \miso_out_i_2__23_n_0\
    );
\miso_out_i_3__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_3,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_4,
      I3 => sclk_counter_reg(3),
      I4 => \miso_out_i_8__25_n_0\,
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_3__27_n_0\
    );
\miso_out_i_8__25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => sclk_counter_reg(2),
      O => \miso_out_i_8__25_n_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => miso_out_reg_0,
      D => miso_out,
      Q => MISO2_I_LOOP,
      R => '0'
    );
\sclk_counter[0]_i_1__16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \sclk_counter[0]_i_1__16_n_0\
    );
\sclk_counter[1]_i_1__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \sclk_counter[1]_i_1__16_n_0\
    );
\sclk_counter[2]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => sclk_counter_reg(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \sclk_counter[2]_i_1__16_n_0\
    );
\sclk_counter[3]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sclk_counter_reg(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => sclk_counter_reg(2),
      O => \sclk_counter[3]_i_1__16_n_0\
    );
\sclk_counter[4]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sclk_counter_reg(4),
      I1 => sclk_counter_reg(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => sclk_counter_reg(3),
      O => \sclk_counter[4]_i_1__15_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[0]_i_1__16_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[1]_i_1__16_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[2]_i_1__16_n_0\,
      Q => sclk_counter_reg(2),
      R => SR(0)
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[3]_i_1__16_n_0\,
      Q => sclk_counter_reg(3),
      R => SR(0)
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[4]_i_1__15_n_0\,
      Q => sclk_counter_reg(4),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized24\ is
  port (
    MISO2_J_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_J2_reg[68]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_J : in STD_LOGIC;
    miso_out_reg_1 : in STD_LOGIC;
    miso_out_reg_2 : in STD_LOGIC;
    miso_out_reg_3 : in STD_LOGIC;
    \miso_out_i_3__3_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \miso_out_i_3__3_1\ : in STD_LOGIC;
    miso_out_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized24\ : entity is "rhd_headstage_slave";
end \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized24\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized24\ is
  signal MISO2_J_LOOP : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \miso_out_i_1__23_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__4_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__3_n_0\ : STD_LOGIC;
  signal \miso_out_i_7__24_n_0\ : STD_LOGIC;
  signal \miso_out_i_8__1_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__18_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__18_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__18_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__18_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__17_n_0\ : STD_LOGIC;
  signal sclk_counter_reg : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \miso_out_i_7__24\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \miso_out_i_8__1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \sclk_counter[0]_i_1__18\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \sclk_counter[1]_i_1__18\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \sclk_counter[2]_i_1__18\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \sclk_counter[3]_i_1__18\ : label is "soft_lutpair52";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\in4x_J2[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MISO2_J_LOOP,
      I1 => \in4x_J2_reg[68]\(0),
      I2 => MISO2_J,
      O => MISO2_J_SW
    );
\miso_out_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \miso_out_i_2__4_n_0\,
      I1 => sclk_counter_reg(4),
      I2 => miso_out_reg_4(0),
      I3 => \miso_out_i_3__3_n_0\,
      O => \miso_out_i_1__23_n_0\
    );
\miso_out_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F009F9F0F009090"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => sclk_counter_reg(3),
      I3 => miso_out_reg_1,
      I4 => sclk_counter_reg(2),
      I5 => miso_out_reg_2,
      O => \miso_out_i_2__4_n_0\
    );
\miso_out_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_3,
      I1 => sclk_counter_reg(2),
      I2 => \miso_out_i_7__24_n_0\,
      I3 => sclk_counter_reg(3),
      I4 => \miso_out_i_8__1_n_0\,
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_3__3_n_0\
    );
\miso_out_i_7__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \miso_out_i_3__3_1\,
      I1 => \^q\(1),
      I2 => \miso_out_i_3__3_0\(1),
      I3 => \^q\(0),
      I4 => \miso_out_i_3__3_0\(0),
      O => \miso_out_i_7__24_n_0\
    );
\miso_out_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => \^q\(0),
      I1 => \miso_out_i_3__3_0\(2),
      I2 => \^q\(1),
      I3 => sclk_counter_reg(2),
      O => \miso_out_i_8__1_n_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => miso_out_reg_0,
      D => \miso_out_i_1__23_n_0\,
      Q => MISO2_J_LOOP,
      R => '0'
    );
\sclk_counter[0]_i_1__18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \sclk_counter[0]_i_1__18_n_0\
    );
\sclk_counter[1]_i_1__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \sclk_counter[1]_i_1__18_n_0\
    );
\sclk_counter[2]_i_1__18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => sclk_counter_reg(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \sclk_counter[2]_i_1__18_n_0\
    );
\sclk_counter[3]_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sclk_counter_reg(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => sclk_counter_reg(2),
      O => \sclk_counter[3]_i_1__18_n_0\
    );
\sclk_counter[4]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sclk_counter_reg(4),
      I1 => sclk_counter_reg(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => sclk_counter_reg(3),
      O => \sclk_counter[4]_i_1__17_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[0]_i_1__18_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[1]_i_1__18_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[2]_i_1__18_n_0\,
      Q => sclk_counter_reg(2),
      R => SR(0)
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[3]_i_1__18_n_0\,
      Q => sclk_counter_reg(3),
      R => SR(0)
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[4]_i_1__17_n_0\,
      Q => sclk_counter_reg(4),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized25\ is
  port (
    MISO2_K_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_K2_reg[61]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_K : in STD_LOGIC;
    miso_out_reg_1 : in STD_LOGIC;
    miso_out_reg_2 : in STD_LOGIC;
    miso_out_reg_3 : in STD_LOGIC;
    miso_out_reg_4 : in STD_LOGIC;
    miso_out_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized25\ : entity is "rhd_headstage_slave";
end \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized25\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized25\ is
  signal MISO2_K_LOOP : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \miso_out_i_1__24_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__24_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__28_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__20_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__20_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__20_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__20_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__19_n_0\ : STD_LOGIC;
  signal sclk_counter_reg : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \sclk_counter[0]_i_1__20\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \sclk_counter[1]_i_1__20\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \sclk_counter[2]_i_1__20\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \sclk_counter[3]_i_1__20\ : label is "soft_lutpair56";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\in4x_K2[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MISO2_K_LOOP,
      I1 => \in4x_K2_reg[61]\(0),
      I2 => MISO2_K,
      O => MISO2_K_SW
    );
\miso_out_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \miso_out_i_2__24_n_0\,
      I1 => miso_out_reg_5(0),
      I2 => \miso_out_i_3__28_n_0\,
      O => \miso_out_i_1__24_n_0\
    );
\miso_out_i_2__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => miso_out_reg_1,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_2,
      I3 => sclk_counter_reg(3),
      I4 => \^q\(0),
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_2__24_n_0\
    );
\miso_out_i_3__28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E233E2"
    )
        port map (
      I0 => miso_out_reg_3,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_4,
      I3 => sclk_counter_reg(3),
      I4 => \^q\(0),
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_3__28_n_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => miso_out_reg_0,
      D => \miso_out_i_1__24_n_0\,
      Q => MISO2_K_LOOP,
      R => '0'
    );
\sclk_counter[0]_i_1__20\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \sclk_counter[0]_i_1__20_n_0\
    );
\sclk_counter[1]_i_1__20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \sclk_counter[1]_i_1__20_n_0\
    );
\sclk_counter[2]_i_1__20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => sclk_counter_reg(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \sclk_counter[2]_i_1__20_n_0\
    );
\sclk_counter[3]_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sclk_counter_reg(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => sclk_counter_reg(2),
      O => \sclk_counter[3]_i_1__20_n_0\
    );
\sclk_counter[4]_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sclk_counter_reg(4),
      I1 => sclk_counter_reg(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => sclk_counter_reg(3),
      O => \sclk_counter[4]_i_1__19_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[0]_i_1__20_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[1]_i_1__20_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[2]_i_1__20_n_0\,
      Q => sclk_counter_reg(2),
      R => SR(0)
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[3]_i_1__20_n_0\,
      Q => sclk_counter_reg(3),
      R => SR(0)
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[4]_i_1__19_n_0\,
      Q => sclk_counter_reg(4),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized26\ is
  port (
    MISO2_L_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_L2_reg[60]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_L : in STD_LOGIC;
    miso_out_reg_1 : in STD_LOGIC;
    \miso_out_i_3__4_0\ : in STD_LOGIC;
    \miso_out_i_3__4_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    miso_out_reg_2 : in STD_LOGIC;
    miso_out_reg_3 : in STD_LOGIC;
    miso_out_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized26\ : entity is "rhd_headstage_slave";
end \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized26\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized26\ is
  signal MISO2_L_LOOP : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \miso_out_i_1__25_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__25_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__4_n_0\ : STD_LOGIC;
  signal \miso_out_i_7__26_n_0\ : STD_LOGIC;
  signal \miso_out_i_8__2_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__22_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__22_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__22_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__22_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__21_n_0\ : STD_LOGIC;
  signal sclk_counter_reg : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \miso_out_i_7__26\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \miso_out_i_8__2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \sclk_counter[0]_i_1__22\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \sclk_counter[1]_i_1__22\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \sclk_counter[2]_i_1__22\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \sclk_counter[3]_i_1__22\ : label is "soft_lutpair62";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\in4x_L2[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MISO2_L_LOOP,
      I1 => \in4x_L2_reg[60]\(0),
      I2 => MISO2_L,
      O => MISO2_L_SW
    );
\miso_out_i_1__25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \miso_out_i_2__25_n_0\,
      I1 => sclk_counter_reg(4),
      I2 => miso_out_reg_4(0),
      I3 => \miso_out_i_3__4_n_0\,
      O => \miso_out_i_1__25_n_0\
    );
\miso_out_i_2__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00DFDF0F00D0D0"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => sclk_counter_reg(3),
      I3 => miso_out_reg_2,
      I4 => sclk_counter_reg(2),
      I5 => miso_out_reg_3,
      O => \miso_out_i_2__25_n_0\
    );
\miso_out_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_1,
      I1 => sclk_counter_reg(2),
      I2 => \miso_out_i_7__26_n_0\,
      I3 => sclk_counter_reg(3),
      I4 => \miso_out_i_8__2_n_0\,
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_3__4_n_0\
    );
\miso_out_i_7__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \miso_out_i_3__4_0\,
      I1 => \^q\(1),
      I2 => \miso_out_i_3__4_1\(1),
      I3 => \^q\(0),
      I4 => \miso_out_i_3__4_1\(0),
      O => \miso_out_i_7__26_n_0\
    );
\miso_out_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000033E2"
    )
        port map (
      I0 => \miso_out_i_3__4_0\,
      I1 => \^q\(0),
      I2 => \miso_out_i_3__4_1\(2),
      I3 => \^q\(1),
      I4 => sclk_counter_reg(2),
      O => \miso_out_i_8__2_n_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => miso_out_reg_0,
      D => \miso_out_i_1__25_n_0\,
      Q => MISO2_L_LOOP,
      R => '0'
    );
\sclk_counter[0]_i_1__22\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \sclk_counter[0]_i_1__22_n_0\
    );
\sclk_counter[1]_i_1__22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \sclk_counter[1]_i_1__22_n_0\
    );
\sclk_counter[2]_i_1__22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => sclk_counter_reg(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \sclk_counter[2]_i_1__22_n_0\
    );
\sclk_counter[3]_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sclk_counter_reg(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => sclk_counter_reg(2),
      O => \sclk_counter[3]_i_1__22_n_0\
    );
\sclk_counter[4]_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sclk_counter_reg(4),
      I1 => sclk_counter_reg(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => sclk_counter_reg(3),
      O => \sclk_counter[4]_i_1__21_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[0]_i_1__22_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[1]_i_1__22_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[2]_i_1__22_n_0\,
      Q => sclk_counter_reg(2),
      R => SR(0)
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[3]_i_1__22_n_0\,
      Q => sclk_counter_reg(3),
      R => SR(0)
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[4]_i_1__21_n_0\,
      Q => sclk_counter_reg(4),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized27\ is
  port (
    MISO2_M_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_M2_reg[60]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_M : in STD_LOGIC;
    miso_out_reg_1 : in STD_LOGIC;
    miso_out_reg_2 : in STD_LOGIC;
    miso_out_reg_3 : in STD_LOGIC;
    miso_out_reg_4 : in STD_LOGIC;
    miso_out_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized27\ : entity is "rhd_headstage_slave";
end \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized27\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized27\ is
  signal MISO2_M_LOOP : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \miso_out_i_1__26_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__26_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__6_n_0\ : STD_LOGIC;
  signal \miso_out_i_8__3_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__24_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__24_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__24_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__24_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__23_n_0\ : STD_LOGIC;
  signal sclk_counter_reg : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \miso_out_i_8__3\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \sclk_counter[0]_i_1__24\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \sclk_counter[1]_i_1__24\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \sclk_counter[2]_i_1__24\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \sclk_counter[3]_i_1__24\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \sclk_counter[4]_i_1__23\ : label is "soft_lutpair66";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\in4x_M2[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MISO2_M_LOOP,
      I1 => \in4x_M2_reg[60]\(0),
      I2 => MISO2_M,
      O => MISO2_M_SW
    );
\miso_out_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \miso_out_i_2__26_n_0\,
      I1 => miso_out_reg_5(0),
      I2 => \miso_out_i_3__6_n_0\,
      O => \miso_out_i_1__26_n_0\
    );
\miso_out_i_2__26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => miso_out_reg_3,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_4,
      I3 => sclk_counter_reg(3),
      I4 => \^q\(1),
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_2__26_n_0\
    );
\miso_out_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_1,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_2,
      I3 => sclk_counter_reg(3),
      I4 => \miso_out_i_8__3_n_0\,
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_3__6_n_0\
    );
\miso_out_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => sclk_counter_reg(2),
      O => \miso_out_i_8__3_n_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => miso_out_reg_0,
      D => \miso_out_i_1__26_n_0\,
      Q => MISO2_M_LOOP,
      R => '0'
    );
\sclk_counter[0]_i_1__24\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \sclk_counter[0]_i_1__24_n_0\
    );
\sclk_counter[1]_i_1__24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \sclk_counter[1]_i_1__24_n_0\
    );
\sclk_counter[2]_i_1__24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => sclk_counter_reg(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \sclk_counter[2]_i_1__24_n_0\
    );
\sclk_counter[3]_i_1__24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sclk_counter_reg(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => sclk_counter_reg(2),
      O => \sclk_counter[3]_i_1__24_n_0\
    );
\sclk_counter[4]_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sclk_counter_reg(4),
      I1 => sclk_counter_reg(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => sclk_counter_reg(3),
      O => \sclk_counter[4]_i_1__23_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[0]_i_1__24_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[1]_i_1__24_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[2]_i_1__24_n_0\,
      Q => sclk_counter_reg(2),
      R => SR(0)
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[3]_i_1__24_n_0\,
      Q => sclk_counter_reg(3),
      R => SR(0)
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[4]_i_1__23_n_0\,
      Q => sclk_counter_reg(4),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized28\ is
  port (
    MISO2_N_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_N2_reg[60]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_N : in STD_LOGIC;
    miso_out_reg_1 : in STD_LOGIC;
    \miso_out_i_3__8_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    miso_out_reg_2 : in STD_LOGIC;
    miso_out_reg_3 : in STD_LOGIC;
    \miso_out_i_3__8_1\ : in STD_LOGIC;
    miso_out_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized28\ : entity is "rhd_headstage_slave";
end \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized28\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized28\ is
  signal MISO2_N_LOOP : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \miso_out_i_1__27_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__27_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__8_n_0\ : STD_LOGIC;
  signal \miso_out_i_7__28_n_0\ : STD_LOGIC;
  signal \miso_out_i_8__4_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__26_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__26_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__26_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__26_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__25_n_0\ : STD_LOGIC;
  signal sclk_counter_reg : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \miso_out_i_7__28\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \miso_out_i_8__4\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \sclk_counter[0]_i_1__26\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \sclk_counter[1]_i_1__26\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \sclk_counter[2]_i_1__26\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \sclk_counter[3]_i_1__26\ : label is "soft_lutpair73";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\in4x_N2[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MISO2_N_LOOP,
      I1 => \in4x_N2_reg[60]\(0),
      I2 => MISO2_N,
      O => MISO2_N_SW
    );
\miso_out_i_1__27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \miso_out_i_2__27_n_0\,
      I1 => sclk_counter_reg(4),
      I2 => miso_out_reg_4(0),
      I3 => \miso_out_i_3__8_n_0\,
      O => \miso_out_i_1__27_n_0\
    );
\miso_out_i_2__27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00DFDF0F00D0D0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => sclk_counter_reg(3),
      I3 => miso_out_reg_2,
      I4 => sclk_counter_reg(2),
      I5 => miso_out_reg_3,
      O => \miso_out_i_2__27_n_0\
    );
\miso_out_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_1,
      I1 => sclk_counter_reg(2),
      I2 => \miso_out_i_7__28_n_0\,
      I3 => sclk_counter_reg(3),
      I4 => \miso_out_i_8__4_n_0\,
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_3__8_n_0\
    );
\miso_out_i_7__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \miso_out_i_3__8_1\,
      I1 => \^q\(1),
      I2 => \miso_out_i_3__8_0\(1),
      I3 => \^q\(0),
      I4 => \miso_out_i_3__8_0\(0),
      O => \miso_out_i_7__28_n_0\
    );
\miso_out_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"005E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \miso_out_i_3__8_0\(2),
      I2 => \^q\(1),
      I3 => sclk_counter_reg(2),
      O => \miso_out_i_8__4_n_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => miso_out_reg_0,
      D => \miso_out_i_1__27_n_0\,
      Q => MISO2_N_LOOP,
      R => '0'
    );
\sclk_counter[0]_i_1__26\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \sclk_counter[0]_i_1__26_n_0\
    );
\sclk_counter[1]_i_1__26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \sclk_counter[1]_i_1__26_n_0\
    );
\sclk_counter[2]_i_1__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => sclk_counter_reg(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \sclk_counter[2]_i_1__26_n_0\
    );
\sclk_counter[3]_i_1__26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sclk_counter_reg(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => sclk_counter_reg(2),
      O => \sclk_counter[3]_i_1__26_n_0\
    );
\sclk_counter[4]_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sclk_counter_reg(4),
      I1 => sclk_counter_reg(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => sclk_counter_reg(3),
      O => \sclk_counter[4]_i_1__25_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[0]_i_1__26_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[1]_i_1__26_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[2]_i_1__26_n_0\,
      Q => sclk_counter_reg(2),
      R => SR(0)
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[3]_i_1__26_n_0\,
      Q => sclk_counter_reg(3),
      R => SR(0)
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[4]_i_1__25_n_0\,
      Q => sclk_counter_reg(4),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized29\ is
  port (
    MISO2_O_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_O2_reg[60]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_O : in STD_LOGIC;
    miso_out_reg_1 : in STD_LOGIC;
    miso_out_reg_2 : in STD_LOGIC;
    miso_out_reg_3 : in STD_LOGIC;
    miso_out_reg_4 : in STD_LOGIC;
    miso_out_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized29\ : entity is "rhd_headstage_slave";
end \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized29\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized29\ is
  signal MISO2_O_LOOP : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal miso_out : STD_LOGIC;
  signal \miso_out_i_2__5_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__29_n_0\ : STD_LOGIC;
  signal \miso_out_i_8__26_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__28_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__28_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__28_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__28_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__27_n_0\ : STD_LOGIC;
  signal sclk_counter_reg : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \miso_out_i_8__26\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \sclk_counter[0]_i_1__28\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \sclk_counter[1]_i_1__28\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \sclk_counter[2]_i_1__28\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \sclk_counter[3]_i_1__28\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \sclk_counter[4]_i_1__27\ : label is "soft_lutpair78";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\in4x_O2[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MISO2_O_LOOP,
      I1 => \in4x_O2_reg[60]\(0),
      I2 => MISO2_O,
      O => MISO2_O_SW
    );
\miso_out_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \miso_out_i_2__5_n_0\,
      I1 => sclk_counter_reg(4),
      I2 => miso_out_reg_5(0),
      I3 => \miso_out_i_3__29_n_0\,
      O => miso_out
    );
\miso_out_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F00EFEF0F00E0E0"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => sclk_counter_reg(3),
      I3 => miso_out_reg_1,
      I4 => sclk_counter_reg(2),
      I5 => miso_out_reg_2,
      O => \miso_out_i_2__5_n_0\
    );
\miso_out_i_3__29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_3,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_4,
      I3 => sclk_counter_reg(3),
      I4 => \miso_out_i_8__26_n_0\,
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_3__29_n_0\
    );
\miso_out_i_8__26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => sclk_counter_reg(2),
      O => \miso_out_i_8__26_n_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => miso_out_reg_0,
      D => miso_out,
      Q => MISO2_O_LOOP,
      R => '0'
    );
\sclk_counter[0]_i_1__28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \sclk_counter[0]_i_1__28_n_0\
    );
\sclk_counter[1]_i_1__28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \sclk_counter[1]_i_1__28_n_0\
    );
\sclk_counter[2]_i_1__28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => sclk_counter_reg(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \sclk_counter[2]_i_1__28_n_0\
    );
\sclk_counter[3]_i_1__28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sclk_counter_reg(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => sclk_counter_reg(2),
      O => \sclk_counter[3]_i_1__28_n_0\
    );
\sclk_counter[4]_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sclk_counter_reg(4),
      I1 => sclk_counter_reg(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => sclk_counter_reg(3),
      O => \sclk_counter[4]_i_1__27_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[0]_i_1__28_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[1]_i_1__28_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[2]_i_1__28_n_0\,
      Q => sclk_counter_reg(2),
      R => SR(0)
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[3]_i_1__28_n_0\,
      Q => sclk_counter_reg(3),
      R => SR(0)
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[4]_i_1__27_n_0\,
      Q => sclk_counter_reg(4),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized3\ is
  port (
    MISO1_E_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_E1_reg[60]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO1_E : in STD_LOGIC;
    miso_out_reg_1 : in STD_LOGIC;
    miso_out_reg_2 : in STD_LOGIC;
    counter_0_31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \miso_out_i_2__9_0\ : in STD_LOGIC;
    miso_out_reg_3 : in STD_LOGIC;
    miso_out_reg_4 : in STD_LOGIC;
    miso_out_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized3\ : entity is "rhd_headstage_slave";
end \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized3\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized3\ is
  signal MISO1_E_LOOP : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \miso_out_i_1__2_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__9_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__11_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__6_n_0\ : STD_LOGIC;
  signal \miso_out_i_9__3_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__6_n_0\ : STD_LOGIC;
  signal sclk_counter_reg : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \miso_out_i_6__6\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \miso_out_i_9__3\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \sclk_counter[0]_i_1__7\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \sclk_counter[1]_i_1__7\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \sclk_counter[2]_i_1__7\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \sclk_counter[3]_i_1__7\ : label is "soft_lutpair22";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\in4x_E1[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MISO1_E_LOOP,
      I1 => \in4x_E1_reg[60]\(0),
      I2 => MISO1_E,
      O => MISO1_E_SW
    );
\miso_out_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \miso_out_i_2__9_n_0\,
      I1 => miso_out_reg_5(0),
      I2 => \miso_out_i_3__11_n_0\,
      O => \miso_out_i_1__2_n_0\
    );
\miso_out_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_1,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_2,
      I3 => sclk_counter_reg(3),
      I4 => \miso_out_i_6__6_n_0\,
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_2__9_n_0\
    );
\miso_out_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_3,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_4,
      I3 => sclk_counter_reg(3),
      I4 => \miso_out_i_9__3_n_0\,
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_3__11_n_0\
    );
\miso_out_i_6__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E22"
    )
        port map (
      I0 => counter_0_31(0),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \miso_out_i_2__9_0\,
      I4 => sclk_counter_reg(2),
      O => \miso_out_i_6__6_n_0\
    );
\miso_out_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => sclk_counter_reg(2),
      O => \miso_out_i_9__3_n_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => miso_out_reg_0,
      D => \miso_out_i_1__2_n_0\,
      Q => MISO1_E_LOOP,
      R => '0'
    );
\sclk_counter[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \sclk_counter[0]_i_1__7_n_0\
    );
\sclk_counter[1]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \sclk_counter[1]_i_1__7_n_0\
    );
\sclk_counter[2]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => sclk_counter_reg(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \sclk_counter[2]_i_1__7_n_0\
    );
\sclk_counter[3]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sclk_counter_reg(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => sclk_counter_reg(2),
      O => \sclk_counter[3]_i_1__7_n_0\
    );
\sclk_counter[4]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sclk_counter_reg(4),
      I1 => sclk_counter_reg(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => sclk_counter_reg(3),
      O => \sclk_counter[4]_i_1__6_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[0]_i_1__7_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[1]_i_1__7_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[2]_i_1__7_n_0\,
      Q => sclk_counter_reg(2),
      R => SR(0)
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[3]_i_1__7_n_0\,
      Q => sclk_counter_reg(3),
      R => SR(0)
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[4]_i_1__6_n_0\,
      Q => sclk_counter_reg(4),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized30\ is
  port (
    MISO2_P_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_P2_reg[61]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO2_P : in STD_LOGIC;
    miso_out_reg_1 : in STD_LOGIC;
    miso_out_reg_2 : in STD_LOGIC;
    miso_out_reg_3 : in STD_LOGIC;
    \miso_out_i_3__30_0\ : in STD_LOGIC;
    \miso_out_i_3__30_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    miso_out_reg_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized30\ : entity is "rhd_headstage_slave";
end \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized30\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized30\ is
  signal MISO2_P_LOOP : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \miso_out_i_1__29_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__28_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__30_n_0\ : STD_LOGIC;
  signal \miso_out_i_7__30_n_0\ : STD_LOGIC;
  signal \miso_out_i_8__27_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__30_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__30_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__30_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__30_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__29_n_0\ : STD_LOGIC;
  signal sclk_counter_reg : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \miso_out_i_7__30\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \miso_out_i_8__27\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \sclk_counter[0]_i_1__30\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \sclk_counter[1]_i_1__30\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \sclk_counter[2]_i_1__30\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \sclk_counter[3]_i_1__30\ : label is "soft_lutpair86";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\in4x_P2[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MISO2_P_LOOP,
      I1 => \in4x_P2_reg[61]\(0),
      I2 => MISO2_P,
      O => MISO2_P_SW
    );
\miso_out_i_1__29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \miso_out_i_2__28_n_0\,
      I1 => miso_out_reg_4(0),
      I2 => \miso_out_i_3__30_n_0\,
      O => \miso_out_i_1__29_n_0\
    );
\miso_out_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000033E2"
    )
        port map (
      I0 => miso_out_reg_1,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_2,
      I3 => sclk_counter_reg(3),
      I4 => sclk_counter_reg(4),
      O => \miso_out_i_2__28_n_0\
    );
\miso_out_i_3__30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_3,
      I1 => sclk_counter_reg(2),
      I2 => \miso_out_i_7__30_n_0\,
      I3 => sclk_counter_reg(3),
      I4 => \miso_out_i_8__27_n_0\,
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_3__30_n_0\
    );
\miso_out_i_7__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \miso_out_i_3__30_0\,
      I1 => \^q\(1),
      I2 => \miso_out_i_3__30_1\(1),
      I3 => \^q\(0),
      I4 => \miso_out_i_3__30_1\(0),
      O => \miso_out_i_7__30_n_0\
    );
\miso_out_i_8__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => \miso_out_i_3__30_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \miso_out_i_3__30_1\(2),
      I4 => sclk_counter_reg(2),
      O => \miso_out_i_8__27_n_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => miso_out_reg_0,
      D => \miso_out_i_1__29_n_0\,
      Q => MISO2_P_LOOP,
      R => '0'
    );
\sclk_counter[0]_i_1__30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \sclk_counter[0]_i_1__30_n_0\
    );
\sclk_counter[1]_i_1__30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \sclk_counter[1]_i_1__30_n_0\
    );
\sclk_counter[2]_i_1__30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => sclk_counter_reg(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \sclk_counter[2]_i_1__30_n_0\
    );
\sclk_counter[3]_i_1__30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sclk_counter_reg(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => sclk_counter_reg(2),
      O => \sclk_counter[3]_i_1__30_n_0\
    );
\sclk_counter[4]_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sclk_counter_reg(4),
      I1 => sclk_counter_reg(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => sclk_counter_reg(3),
      O => \sclk_counter[4]_i_1__29_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[0]_i_1__30_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[1]_i_1__30_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[2]_i_1__30_n_0\,
      Q => sclk_counter_reg(2),
      R => SR(0)
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[3]_i_1__30_n_0\,
      Q => sclk_counter_reg(3),
      R => SR(0)
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[4]_i_1__29_n_0\,
      Q => sclk_counter_reg(4),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized4\ is
  port (
    MISO1_F_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_F1_reg[68]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO1_F : in STD_LOGIC;
    miso_out_reg_1 : in STD_LOGIC;
    miso_out_reg_2 : in STD_LOGIC;
    \miso_out_i_2__0_0\ : in STD_LOGIC;
    miso_out_reg_3 : in STD_LOGIC;
    miso_out_reg_4 : in STD_LOGIC;
    miso_out_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized4\ : entity is "rhd_headstage_slave";
end \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized4\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized4\ is
  signal MISO1_F_LOOP : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \miso_out_i_1__3_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__0_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__12_n_0\ : STD_LOGIC;
  signal miso_out_i_6_n_0 : STD_LOGIC;
  signal \miso_out_i_9__4_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__9_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__8_n_0\ : STD_LOGIC;
  signal sclk_counter_reg : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of miso_out_i_6 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \miso_out_i_9__4\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \sclk_counter[1]_i_1__9\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \sclk_counter[2]_i_1__9\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \sclk_counter[3]_i_1__9\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \sclk_counter[4]_i_1__8\ : label is "soft_lutpair27";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\in4x_F1[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MISO1_F_LOOP,
      I1 => \in4x_F1_reg[68]\(0),
      I2 => MISO1_F,
      O => MISO1_F_SW
    );
\miso_out_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \miso_out_i_2__0_n_0\,
      I1 => miso_out_reg_5(0),
      I2 => \miso_out_i_3__12_n_0\,
      O => \miso_out_i_1__3_n_0\
    );
\miso_out_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_1,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_2,
      I3 => sclk_counter_reg(3),
      I4 => miso_out_i_6_n_0,
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_2__0_n_0\
    );
\miso_out_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_3,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_4,
      I3 => sclk_counter_reg(3),
      I4 => \miso_out_i_9__4_n_0\,
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_3__12_n_0\
    );
miso_out_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0054"
    )
        port map (
      I0 => \^q\(0),
      I1 => \miso_out_i_2__0_0\,
      I2 => \^q\(1),
      I3 => sclk_counter_reg(2),
      O => miso_out_i_6_n_0
    );
\miso_out_i_9__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => sclk_counter_reg(2),
      O => \miso_out_i_9__4_n_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => miso_out_reg_0,
      D => \miso_out_i_1__3_n_0\,
      Q => MISO1_F_LOOP,
      R => '0'
    );
\sclk_counter[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \sclk_counter[0]_i_1__9_n_0\
    );
\sclk_counter[1]_i_1__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \sclk_counter[1]_i_1__9_n_0\
    );
\sclk_counter[2]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => sclk_counter_reg(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \sclk_counter[2]_i_1__9_n_0\
    );
\sclk_counter[3]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sclk_counter_reg(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => sclk_counter_reg(2),
      O => \sclk_counter[3]_i_1__9_n_0\
    );
\sclk_counter[4]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sclk_counter_reg(4),
      I1 => sclk_counter_reg(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => sclk_counter_reg(3),
      O => \sclk_counter[4]_i_1__8_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[0]_i_1__9_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[1]_i_1__9_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[2]_i_1__9_n_0\,
      Q => sclk_counter_reg(2),
      R => SR(0)
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[3]_i_1__9_n_0\,
      Q => sclk_counter_reg(3),
      R => SR(0)
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[4]_i_1__8_n_0\,
      Q => sclk_counter_reg(4),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized5\ is
  port (
    MISO1_G_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_G1_reg[61]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO1_G : in STD_LOGIC;
    miso_out_reg_1 : in STD_LOGIC;
    miso_out_reg_2 : in STD_LOGIC;
    counter_0_31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \miso_out_i_2__1_0\ : in STD_LOGIC;
    miso_out_reg_3 : in STD_LOGIC;
    miso_out_reg_4 : in STD_LOGIC;
    miso_out_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized5\ : entity is "rhd_headstage_slave";
end \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized5\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized5\ is
  signal MISO1_G_LOOP : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \miso_out_i_1__4_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__1_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__13_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__0_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__11_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__11_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__10_n_0\ : STD_LOGIC;
  signal sclk_counter_reg : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \miso_out_i_6__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \sclk_counter[1]_i_1__11\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \sclk_counter[2]_i_1__11\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \sclk_counter[3]_i_1__11\ : label is "soft_lutpair34";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\in4x_G1[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MISO1_G_LOOP,
      I1 => \in4x_G1_reg[61]\(0),
      I2 => MISO1_G,
      O => MISO1_G_SW
    );
\miso_out_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \miso_out_i_2__1_n_0\,
      I1 => miso_out_reg_5(0),
      I2 => \miso_out_i_3__13_n_0\,
      O => \miso_out_i_1__4_n_0\
    );
\miso_out_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_1,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_2,
      I3 => sclk_counter_reg(3),
      I4 => \miso_out_i_6__0_n_0\,
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_2__1_n_0\
    );
\miso_out_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E233E2"
    )
        port map (
      I0 => miso_out_reg_3,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_4,
      I3 => sclk_counter_reg(3),
      I4 => \^q\(1),
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_3__13_n_0\
    );
\miso_out_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000033E2"
    )
        port map (
      I0 => counter_0_31(0),
      I1 => \^q\(0),
      I2 => \miso_out_i_2__1_0\,
      I3 => \^q\(1),
      I4 => sclk_counter_reg(2),
      O => \miso_out_i_6__0_n_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => miso_out_reg_0,
      D => \miso_out_i_1__4_n_0\,
      Q => MISO1_G_LOOP,
      R => '0'
    );
\sclk_counter[0]_i_1__11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \sclk_counter[0]_i_1__11_n_0\
    );
\sclk_counter[1]_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \sclk_counter[1]_i_1__11_n_0\
    );
\sclk_counter[2]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => sclk_counter_reg(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \sclk_counter[2]_i_1__11_n_0\
    );
\sclk_counter[3]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sclk_counter_reg(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => sclk_counter_reg(2),
      O => \sclk_counter[3]_i_1__11_n_0\
    );
\sclk_counter[4]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sclk_counter_reg(4),
      I1 => sclk_counter_reg(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => sclk_counter_reg(3),
      O => \sclk_counter[4]_i_1__10_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[0]_i_1__11_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[1]_i_1__11_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[2]_i_1__11_n_0\,
      Q => sclk_counter_reg(2),
      R => SR(0)
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[3]_i_1__11_n_0\,
      Q => sclk_counter_reg(3),
      R => SR(0)
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[4]_i_1__10_n_0\,
      Q => sclk_counter_reg(4),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized6\ is
  port (
    MISO1_H_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_H1_reg[60]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO1_H : in STD_LOGIC;
    miso_out_reg_1 : in STD_LOGIC;
    miso_out_reg_2 : in STD_LOGIC;
    \miso_out_i_2__3_0\ : in STD_LOGIC;
    miso_out_reg_3 : in STD_LOGIC;
    miso_out_reg_4 : in STD_LOGIC;
    miso_out_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized6\ : entity is "rhd_headstage_slave";
end \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized6\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized6\ is
  signal MISO1_H_LOOP : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \miso_out_i_1__5_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__3_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__14_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__1_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__13_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__13_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__12_n_0\ : STD_LOGIC;
  signal sclk_counter_reg : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \miso_out_i_6__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \sclk_counter[1]_i_1__13\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \sclk_counter[2]_i_1__13\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \sclk_counter[3]_i_1__13\ : label is "soft_lutpair37";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\in4x_H1[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MISO1_H_LOOP,
      I1 => \in4x_H1_reg[60]\(0),
      I2 => MISO1_H,
      O => MISO1_H_SW
    );
\miso_out_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \miso_out_i_2__3_n_0\,
      I1 => miso_out_reg_5(0),
      I2 => \miso_out_i_3__14_n_0\,
      O => \miso_out_i_1__5_n_0\
    );
\miso_out_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_1,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_2,
      I3 => sclk_counter_reg(3),
      I4 => \miso_out_i_6__1_n_0\,
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_2__3_n_0\
    );
\miso_out_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E233E2"
    )
        port map (
      I0 => miso_out_reg_3,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_4,
      I3 => sclk_counter_reg(3),
      I4 => \^q\(1),
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_3__14_n_0\
    );
\miso_out_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"005E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \miso_out_i_2__3_0\,
      I2 => \^q\(1),
      I3 => sclk_counter_reg(2),
      O => \miso_out_i_6__1_n_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => miso_out_reg_0,
      D => \miso_out_i_1__5_n_0\,
      Q => MISO1_H_LOOP,
      R => '0'
    );
\sclk_counter[0]_i_1__13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \sclk_counter[0]_i_1__13_n_0\
    );
\sclk_counter[1]_i_1__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \sclk_counter[1]_i_1__13_n_0\
    );
\sclk_counter[2]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => sclk_counter_reg(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \sclk_counter[2]_i_1__13_n_0\
    );
\sclk_counter[3]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sclk_counter_reg(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => sclk_counter_reg(2),
      O => \sclk_counter[3]_i_1__13_n_0\
    );
\sclk_counter[4]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sclk_counter_reg(4),
      I1 => sclk_counter_reg(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => sclk_counter_reg(3),
      O => \sclk_counter[4]_i_1__12_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[0]_i_1__13_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[1]_i_1__13_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[2]_i_1__13_n_0\,
      Q => sclk_counter_reg(2),
      R => SR(0)
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[3]_i_1__13_n_0\,
      Q => sclk_counter_reg(3),
      R => SR(0)
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[4]_i_1__12_n_0\,
      Q => sclk_counter_reg(4),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized7\ is
  port (
    MISO1_I_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_I1_reg[68]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO1_I : in STD_LOGIC;
    miso_out_reg_1 : in STD_LOGIC;
    miso_out_reg_2 : in STD_LOGIC;
    counter_0_31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \miso_out_i_2__10_0\ : in STD_LOGIC;
    miso_out_reg_3 : in STD_LOGIC;
    miso_out_reg_4 : in STD_LOGIC;
    miso_out_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized7\ : entity is "rhd_headstage_slave";
end \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized7\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized7\ is
  signal MISO1_I_LOOP : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal miso_out : STD_LOGIC;
  signal \miso_out_i_2__10_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__15_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__7_n_0\ : STD_LOGIC;
  signal \miso_out_i_9__5_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__15_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__15_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__15_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__15_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__14_n_0\ : STD_LOGIC;
  signal sclk_counter_reg : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \miso_out_i_6__7\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \miso_out_i_9__5\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \sclk_counter[0]_i_1__15\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \sclk_counter[1]_i_1__15\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \sclk_counter[2]_i_1__15\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \sclk_counter[3]_i_1__15\ : label is "soft_lutpair43";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\in4x_I1[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MISO1_I_LOOP,
      I1 => \in4x_I1_reg[68]\(0),
      I2 => MISO1_I,
      O => MISO1_I_SW
    );
\miso_out_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \miso_out_i_2__10_n_0\,
      I1 => miso_out_reg_5(0),
      I2 => \miso_out_i_3__15_n_0\,
      O => miso_out
    );
\miso_out_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_1,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_2,
      I3 => sclk_counter_reg(3),
      I4 => \miso_out_i_6__7_n_0\,
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_2__10_n_0\
    );
\miso_out_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_3,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_4,
      I3 => sclk_counter_reg(3),
      I4 => \miso_out_i_9__5_n_0\,
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_3__15_n_0\
    );
\miso_out_i_6__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA2A"
    )
        port map (
      I0 => counter_0_31(0),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \miso_out_i_2__10_0\,
      I4 => sclk_counter_reg(2),
      O => \miso_out_i_6__7_n_0\
    );
\miso_out_i_9__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => sclk_counter_reg(2),
      O => \miso_out_i_9__5_n_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => miso_out_reg_0,
      D => miso_out,
      Q => MISO1_I_LOOP,
      R => '0'
    );
\sclk_counter[0]_i_1__15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \sclk_counter[0]_i_1__15_n_0\
    );
\sclk_counter[1]_i_1__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \sclk_counter[1]_i_1__15_n_0\
    );
\sclk_counter[2]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => sclk_counter_reg(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \sclk_counter[2]_i_1__15_n_0\
    );
\sclk_counter[3]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sclk_counter_reg(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => sclk_counter_reg(2),
      O => \sclk_counter[3]_i_1__15_n_0\
    );
\sclk_counter[4]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sclk_counter_reg(4),
      I1 => sclk_counter_reg(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => sclk_counter_reg(3),
      O => \sclk_counter[4]_i_1__14_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[0]_i_1__15_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[1]_i_1__15_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[2]_i_1__15_n_0\,
      Q => sclk_counter_reg(2),
      R => SR(0)
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[3]_i_1__15_n_0\,
      Q => sclk_counter_reg(3),
      R => SR(0)
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[4]_i_1__14_n_0\,
      Q => sclk_counter_reg(4),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized8\ is
  port (
    MISO1_J_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_J1_reg[68]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO1_J : in STD_LOGIC;
    miso_out_reg_1 : in STD_LOGIC;
    miso_out_reg_2 : in STD_LOGIC;
    \miso_out_i_2__11_0\ : in STD_LOGIC;
    miso_out_reg_3 : in STD_LOGIC;
    miso_out_reg_4 : in STD_LOGIC;
    miso_out_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized8\ : entity is "rhd_headstage_slave";
end \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized8\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized8\ is
  signal MISO1_J_LOOP : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \miso_out_i_1__7_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__11_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__16_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__8_n_0\ : STD_LOGIC;
  signal \miso_out_i_9__6_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__17_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__17_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__17_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__17_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__16_n_0\ : STD_LOGIC;
  signal sclk_counter_reg : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \miso_out_i_6__8\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \miso_out_i_9__6\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \sclk_counter[1]_i_1__17\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \sclk_counter[2]_i_1__17\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \sclk_counter[3]_i_1__17\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \sclk_counter[4]_i_1__16\ : label is "soft_lutpair48";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\in4x_J1[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MISO1_J_LOOP,
      I1 => \in4x_J1_reg[68]\(0),
      I2 => MISO1_J,
      O => MISO1_J_SW
    );
\miso_out_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \miso_out_i_2__11_n_0\,
      I1 => miso_out_reg_5(0),
      I2 => \miso_out_i_3__16_n_0\,
      O => \miso_out_i_1__7_n_0\
    );
\miso_out_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_1,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_2,
      I3 => sclk_counter_reg(3),
      I4 => \miso_out_i_6__8_n_0\,
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_2__11_n_0\
    );
\miso_out_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_3,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_4,
      I3 => sclk_counter_reg(3),
      I4 => \miso_out_i_9__6_n_0\,
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_3__16_n_0\
    );
\miso_out_i_6__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A4"
    )
        port map (
      I0 => \^q\(0),
      I1 => \miso_out_i_2__11_0\,
      I2 => \^q\(1),
      I3 => sclk_counter_reg(2),
      O => \miso_out_i_6__8_n_0\
    );
\miso_out_i_9__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => sclk_counter_reg(2),
      O => \miso_out_i_9__6_n_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => miso_out_reg_0,
      D => \miso_out_i_1__7_n_0\,
      Q => MISO1_J_LOOP,
      R => '0'
    );
\sclk_counter[0]_i_1__17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \sclk_counter[0]_i_1__17_n_0\
    );
\sclk_counter[1]_i_1__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \sclk_counter[1]_i_1__17_n_0\
    );
\sclk_counter[2]_i_1__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => sclk_counter_reg(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \sclk_counter[2]_i_1__17_n_0\
    );
\sclk_counter[3]_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sclk_counter_reg(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => sclk_counter_reg(2),
      O => \sclk_counter[3]_i_1__17_n_0\
    );
\sclk_counter[4]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sclk_counter_reg(4),
      I1 => sclk_counter_reg(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => sclk_counter_reg(3),
      O => \sclk_counter[4]_i_1__16_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[0]_i_1__17_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[1]_i_1__17_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[2]_i_1__17_n_0\,
      Q => sclk_counter_reg(2),
      R => SR(0)
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[3]_i_1__17_n_0\,
      Q => sclk_counter_reg(3),
      R => SR(0)
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[4]_i_1__16_n_0\,
      Q => sclk_counter_reg(4),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized9\ is
  port (
    MISO1_K_SW : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    miso_out_reg_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \in4x_K1_reg[68]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO1_K : in STD_LOGIC;
    miso_out_reg_1 : in STD_LOGIC;
    miso_out_reg_2 : in STD_LOGIC;
    counter_0_31 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \miso_out_i_2__12_0\ : in STD_LOGIC;
    miso_out_reg_3 : in STD_LOGIC;
    miso_out_reg_4 : in STD_LOGIC;
    miso_out_reg_5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized9\ : entity is "rhd_headstage_slave";
end \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized9\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized9\ is
  signal MISO1_K_LOOP : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \miso_out_i_1__8_n_0\ : STD_LOGIC;
  signal \miso_out_i_2__12_n_0\ : STD_LOGIC;
  signal \miso_out_i_3__17_n_0\ : STD_LOGIC;
  signal \miso_out_i_6__9_n_0\ : STD_LOGIC;
  signal \sclk_counter[0]_i_1__19_n_0\ : STD_LOGIC;
  signal \sclk_counter[1]_i_1__19_n_0\ : STD_LOGIC;
  signal \sclk_counter[2]_i_1__19_n_0\ : STD_LOGIC;
  signal \sclk_counter[3]_i_1__19_n_0\ : STD_LOGIC;
  signal \sclk_counter[4]_i_1__18_n_0\ : STD_LOGIC;
  signal sclk_counter_reg : STD_LOGIC_VECTOR ( 4 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \miso_out_i_6__9\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \sclk_counter[1]_i_1__19\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \sclk_counter[2]_i_1__19\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \sclk_counter[3]_i_1__19\ : label is "soft_lutpair55";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\in4x_K1[73]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MISO1_K_LOOP,
      I1 => \in4x_K1_reg[68]\(0),
      I2 => MISO1_K,
      O => MISO1_K_SW
    );
\miso_out_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \miso_out_i_2__12_n_0\,
      I1 => miso_out_reg_5(0),
      I2 => \miso_out_i_3__17_n_0\,
      O => \miso_out_i_1__8_n_0\
    );
\miso_out_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => miso_out_reg_1,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_2,
      I3 => sclk_counter_reg(3),
      I4 => \miso_out_i_6__9_n_0\,
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_2__12_n_0\
    );
\miso_out_i_3__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E233E2"
    )
        port map (
      I0 => miso_out_reg_3,
      I1 => sclk_counter_reg(2),
      I2 => miso_out_reg_4,
      I3 => sclk_counter_reg(3),
      I4 => \^q\(0),
      I5 => sclk_counter_reg(4),
      O => \miso_out_i_3__17_n_0\
    );
\miso_out_i_6__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000CCE2"
    )
        port map (
      I0 => counter_0_31(0),
      I1 => \^q\(0),
      I2 => \miso_out_i_2__12_0\,
      I3 => \^q\(1),
      I4 => sclk_counter_reg(2),
      O => \miso_out_i_6__9_n_0\
    );
miso_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => miso_out_reg_0,
      D => \miso_out_i_1__8_n_0\,
      Q => MISO1_K_LOOP,
      R => '0'
    );
\sclk_counter[0]_i_1__19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \sclk_counter[0]_i_1__19_n_0\
    );
\sclk_counter[1]_i_1__19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \sclk_counter[1]_i_1__19_n_0\
    );
\sclk_counter[2]_i_1__19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A9"
    )
        port map (
      I0 => sclk_counter_reg(2),
      I1 => \^q\(0),
      I2 => \^q\(1),
      O => \sclk_counter[2]_i_1__19_n_0\
    );
\sclk_counter[3]_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => sclk_counter_reg(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => sclk_counter_reg(2),
      O => \sclk_counter[3]_i_1__19_n_0\
    );
\sclk_counter[4]_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => sclk_counter_reg(4),
      I1 => sclk_counter_reg(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => sclk_counter_reg(3),
      O => \sclk_counter[4]_i_1__18_n_0\
    );
\sclk_counter_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[0]_i_1__19_n_0\,
      Q => \^q\(0),
      R => SR(0)
    );
\sclk_counter_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[1]_i_1__19_n_0\,
      Q => \^q\(1),
      R => SR(0)
    );
\sclk_counter_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[2]_i_1__19_n_0\,
      Q => sclk_counter_reg(2),
      R => SR(0)
    );
\sclk_counter_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[3]_i_1__19_n_0\,
      Q => sclk_counter_reg(3),
      R => SR(0)
    );
\sclk_counter_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => E(0),
      D => \sclk_counter[4]_i_1__18_n_0\,
      Q => sclk_counter_reg(4),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_xpm_cdc_single is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of recording_inst_0_rhd_axi_0_0_xpm_cdc_single : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of recording_inst_0_rhd_axi_0_0_xpm_cdc_single : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_xpm_cdc_single : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of recording_inst_0_rhd_axi_0_0_xpm_cdc_single : entity is 1;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of recording_inst_0_rhd_axi_0_0_xpm_cdc_single : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of recording_inst_0_rhd_axi_0_0_xpm_cdc_single : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of recording_inst_0_rhd_axi_0_0_xpm_cdc_single : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of recording_inst_0_rhd_axi_0_0_xpm_cdc_single : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of recording_inst_0_rhd_axi_0_0_xpm_cdc_single : entity is "SINGLE";
end recording_inst_0_rhd_axi_0_0_xpm_cdc_single;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_xpm_cdc_single is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\ : entity is 1;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\ : entity is "SINGLE";
end \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\ is
  port (
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC
  );
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\ : entity is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\ : entity is "xpm_cdc_single";
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\ : entity is 1;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\ : entity is 0;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\ : entity is "TRUE";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\ : entity is "true";
  attribute xpm_cdc : string;
  attribute xpm_cdc of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\ : entity is "SINGLE";
end \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\ is
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal syncstages_ff : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of syncstages_ff : signal is "true";
  attribute async_reg : string;
  attribute async_reg of syncstages_ff : signal is "true";
  attribute xpm_cdc of syncstages_ff : signal is "SINGLE";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \syncstages_ff_reg[0]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[0]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[1]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[1]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[1]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[2]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[2]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[2]\ : label is "SINGLE";
  attribute ASYNC_REG_boolean of \syncstages_ff_reg[3]\ : label is std.standard.true;
  attribute KEEP of \syncstages_ff_reg[3]\ : label is "true";
  attribute XPM_CDC of \syncstages_ff_reg[3]\ : label is "SINGLE";
begin
  dest_out <= syncstages_ff(3);
src_ff_reg: unisim.vcomponents.FDRE
     port map (
      C => src_clk,
      CE => '1',
      D => src_in,
      Q => p_0_in(0),
      R => '0'
    );
\syncstages_ff_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => p_0_in(0),
      Q => syncstages_ff(0),
      R => '0'
    );
\syncstages_ff_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(0),
      Q => syncstages_ff(1),
      R => '0'
    );
\syncstages_ff_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(1),
      Q => syncstages_ff(2),
      R => '0'
    );
\syncstages_ff_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => dest_clk,
      CE => '1',
      D => syncstages_ff(2),
      Q => syncstages_ff(3),
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Qpp66Ic61NR0mkVmjG7vgOL0NB6CTFb3Lsi4qxXFnJ8tqqKShAriiJmn7uXBNCBvGZLnXCb4uZ8i
EqR6IQq34abN0LrooQu7rm3+Pw0iYYKzN1lcF+6EclZnFEeAIj7bGbLI9X3Ib88Mjvj0+p4IA3Fj
9ZGHNW+O+knchfmqAlY=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
aPxGoOnJHTAqFdFSzG9ru8Bw31YY71SqnXPbyZfA86PxaAjm6NpQtu/8fWeHlM19Jz2a+1ZDAj2o
VkuAl+PF18BGfMNo3Sar4bSJm8QwGYpdMiLM+06C76IY/redmJfNEXBnwDGx1NRihbIrHe17Fsp0
wci4ZT2n5HHVBuhowg8un8abF3TR6B1Ll1huon8bmUC1ZCG/4nJpwwhcE9pfhZYPxzBDs7qGqe8g
84QrDMzU6WhHqgMvR8Uor517l0pItAYj4pxMvaZhC0k3EgSYp/MQytJr+HF3vsw+o0eF1bHVU6Na
eXWSV3ijxUZXCyCMZ7YmEZa9JX5uKS5m5eiP0w==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
mWzZIcmTvZaO1EYxJJAY0jRMaMCjTyRzPU6SbUzrKHfep0pA4LS/MlSJytRY9FYloq8LonlEJmOa
YvTXus6Gximwd82NfOWOU+xAliGI4hqn0DLAX0dSg8OERUorJfPsNqrBuHvDufz9efGQs7Upr74j
TMlZiW0gSVGHMQSLqUU=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lzrP+qu7wbNhDwJym0tPh2ytzSxetAAI7sMgVeTkF4E0aGc202oEP6AjkTk508CVci4/F5/oGOgY
jKPpZya27mqQoisM8ilYqvcw5pXx0/pQGRu7JZF08b+k4spPXeJ2wn8IDY3FWSHnOcvi4dOebH/q
+4u19fu74aqk1ECrIQzbVZpwcWeMDGDUSHDy4FPk9OjOswCxOQPuglJjXYv+hMg/7JiOUBTJX0uZ
Xmdtxy8L9z4EWzfRzOSHsJFjTkSLmdTFavs61PfZS4KYT25LV10DOvmL3fy7M6+bBXN5qE6rW0RO
W75E2gYB5D04Qa/SgER8JeFW1M0T8RacJUUV3w==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
FMe5G7+i5Dg2OTIM7CinNcesmx+3xFOKOCTYsoHWrp5MlbAPNqriPe41pqSx7Zo2+ype18VVw+tF
lEjRQQF5TsKrIoc8kQqO2Ck9JGAZjsyrFM5jTWzQZBawoJBB/EbM32rM+O963qqQdP9ruUzt4aM6
vf/tdyfOgxkUcl6+JJNYOQDIdBGzvk/dQUeNjJV2gWOsMrT/8aQJJMjp2XPW18IEhMSdUT+e8kM3
NlZcNyywDkNOLcIS8VKNtRSuC1gLTR2zXKL9eJomOGg66N8dfL808FNqNi+dtOqd2OhDKPCh9VYN
gJ7hSggqdHhUVsYY5qT37vUMUZG37ITEHavSug==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
IZp7wGosl6Ef78SQeUxKofUHVTZqkQHJJU3t0K53ysy/heNabWQpu3n2M8+eCIHOAio8FR6+AOlT
IAA4JAFJfJ70Sm8r1CV0vuXGNVDhIlFr8HhnDDJc8CLdz8yaFrENXgAR92A47cxMlNwaJCGipXa/
922mJ6b2pGDdjdTLUcKsU1DD92Kou08spouWrbB/PrcgiC0dc9Vh5gbveNqmUuOyH3mlBam3FvZl
pgofpiJBXCkR1i8+hAEtpYGjmSGUTUQ6uHMUKX0u24I2h77iOiDKYTNJT6jVuiYM/DRD2IfylgS4
u7QDnvP07bndi2AIocxrw7LHdjJ9XWVyHUaXIQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
mcmaj6yfbZVEKTiuHl5s5QU2BU2VRdOtz/pVopoNI21Pt4eUkknoHSgdfu7K976MpUo+bkHQ7sJi
/0kAsbTsCHtz7UWvsCk9A5SyLMykdZnWyjEbf0dHlFcgzZooebDG2zm4mibiRUIKwAMgFxTWk4RV
k5Ay3X64cOudFYqRbTCUmp1L8ijVoYJo0zi23fsL0jwpEG5FTTnJ1h5mK9rFtj4nIzmKqwwP+7JP
esKOwY5A74OZa9Q2+Oc/k4UmgeZgw5q/xkt1aAjxDyRRfCIJizymNuJw9sa/nQXTKX0zCMrY0MnQ
PN3c4p5wkiNcAHR4g0673PQsVxTSpFZkCNMkwQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
mo2NT2/CRe5fYBwkxXV4DV2r4VY+mW8FieM9wY58cqg6XakgyeQ/Du2w01ie+Sko3Okr8ziahuNO
XBMXX0d4rR94Cwxf6q8vsbxZgbIlknsXsEuTwNfsw6ywD3/7leL6Kapx3fGSVuIHDMHjwpstoX+8
phs6lpM0VeRML4QJl7ITOuweBx9b+hHFRy5duNtva30fSyVWHLpzAsS+sS+gCcFxsDn+K9lQj/Kh
u11IaBweyu8d5W2ClTN46tdIzlVw6S962vDsk1+h6BQzF9y3z3BJfLpfR+9jdhy5wqng0ejlOpbT
G22gnlE/BqKGgLqVQKaeXfnp5NnReQcYXQTMossrLWwi2JUvDGuA6egmN+38JdoIzDHxNPxvAOZ/
mF9Qjn64t2tHB5iHybi3qFxlysWYSczGHStpTKrEoNAcQV/kMTe5coIDdy3mGIpwuduxq1OYPA9m
VKKE/GCL1MQzfgEx1Az+ts8Oo9hgM/A/cJ2envlpTKlt5itG9ciBZ41m

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RXuoomA7HXqxfp6NbzOyYrUYOntlNDrjnrws4DzEIh4YC3p8BdX9/zrLD3AxALpTnAeHyk3lFxEI
uDCpL9/tP6yT5BmfL2N/oyWIQ7y53Env+IFaJMMaBIG9U1LBtkcnhV/FW9tkUePJ8EbKyE9tP/kp
RScK28UNuQEHp0OPznrb1v+AWO/DiSNPuA44x+Ig5nBALVW9qfA4+tvzfHYpcke67vIFYWLthZx9
NC9+R793F9ypEZMOjinKDbEk0gDUoqsmcmgF819P1JtLnGnuwtr1uER6OP17CsHbFowAmPsPPA55
QkDMyp68B+cHNNW23VXNPbIXLvPilhp/ypT+iw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
6BvoQpuoVy9vIT9h44IRmW7Bo+8MCKJj5ZfOShjmujfjeFOwPLw2GCUNvV3ipB1eThHomI5yXGiO
fxOovfDeVP2hfGVaO1qz9Lz6NGhPt8K9Z+sH2rq47t68akOCSgmAoKJ/5BbwL/t0FtUVgTtq7Si+
HqZAUgbX8TCY6IRkFibfSSK6UarmhEpPrPOpvsevKx4OaMU1jfgaJvIMRd257kSQy5o7pyO0n7VX
LK6V93O0bi7Aa/TTt9W2MSK5pIDw9DmkTCLFjsS7gBYQYaFaba+LGfjQ782nQK2+KDz85b5qKPM1
h19t51h74j2WjWCadIgjRVfMYVvsErL0ehA3Xw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MMpJ8DorVcMATHbuGSlNSCGkzTOL3lRnFD2u4TUx1W94+tAqA8Ktjam9MqFHuJh/5PX5VUq6FgP7
1oYcR65DRc8C5iUj4h0vhHLi42ruJU++GUuIdS9gvoiQ246hdXMefRe5wcEOnqmxKzf7fyduaSpG
7SdN9PpubFzyeck9cLJj2CYMY1XoujEAxeBG5YKJtFkQkCeHZWr6R8PkNR2oyQGuZuMeJdgNh4Lg
5yYuOk0BGcB7bwSjic5zqk+8Veyp/ZGAVMgpH80juQjINIxDcLbvhqTIZX4gKUQjcJYcBhVuPgVt
Ms7dqARwL9nkpmZ/SuNzUmGdEIhVlblWNDRV3A==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 30416)
`protect data_block
anq68Wdrgrb4wGc3/m3+484i4nUyXLzxwSyVIZ7f9Jm5f4029G9oQYyXRHWxbu+dWELojnHr0j30
IBoqPp0JBcFIsVqpJ7gb7enJiDyrHguwhLVOj1iObxbZYMQMH6PV39RRWCIJ3J8Va3ZbMD+89jYd
ddhs/Wsl4i04TM/W6jO2QA/CbZRpj0AbLMQizMDRoHbzexMSRK0zewuaMfp4XlSlv/pg1QwACwkO
LAx25kXbH5l6L2vfWyL2xPXDH7CxTHwsLhpAaQ8ZiaGmsUF6kG2960nQiO7pOVCO2/md6sf/t6tM
2xrN0bd+EFlmL9kS4ImbzGnJEdW68ZHsCEYLYOQxMEqdEpd7b8x5YJwMSdvYlS//0mBZvm/HnX8/
UsWnKvb9+GrYNLo1hE/deO1DCniSCmpO7U/WoHOa/CtuHjv9Hd0JlDr8ch+7BktdjOpmtRPbV76p
5DhkVSP8bXEII8mO8Td9gFt7vostC1E2d5g04dPDhjCI/bU7n40OJylR/A0NG0H1DedOGPGHnnZ2
LxGtTIE2dEcAbZvPGxUbxpoV4V/FuR/Tz8+Iw/cayEL/rxeIeQ+X4+ZJgEUMqVYWnCf2uGi09EI2
2wvH0sx6Km/N5pQnCTodTvZc3hiiO/TVhHXSFPYRx1gLqgYatGlZvOAJXGKvjdZdaTu44sNayryb
vmBtqb+/WgzZke0NPOFsVlipWGf0pb+YKZ/UJivm0Z4hjfThzTXRjcIPLiDFAUbS0JTjhXnpIlLN
YCDYh+tNXEXccUvEBt/0M6IKxtye57NYZ0hkExdcMZIIRqfnjOwbtA541OKaMRllmKG94hvZCf5p
peJuhOfFjrGUJXZ5NBSSeBy0wEXt+Icq3+azgLsp4aWuame1iQNMVCyc+kLbOb4CBy0OSeS5mZMN
xg6TNNzaX1UkMSzLth8mq4le239Y9K0FbM2FH0vQiBNsIoIca6SeAQp03V5NfIckQ8v7uZLgjWfP
PF8OnH0T8r8rdplj1AsAiUvK1Z07XaukUN/J1xTcIgkjKXB7Awp/HAYUKDyoUc62c3AzfY9FAOL/
/FEY5W1Qls2WLu8UiTkZDe3sHnic7zuYYYjWJngc+86yooPQhqOkrG117nlMABIrRwaJaPu85t/X
+xKykxkbP7dkbMnFtnNi2qbFy1d9hbLVJVeY3iNlu0g0v+Gg6+q+n7FM94Gx06MI+geDIB/17GSY
1MqpvYOZzxx9yogE8/7NwAheQUIgdhd9oj5BdL7qOYDzhe86FJM4BVUK+G61FMN/4zW5NIOY1vSY
J0RaxGUvruaAXkq0sSyB+nS+j3jP+w45XzKFDcFWl/CzQ4dLS8mqYhhSBzlBh1PapYm5RXP9n1P+
inbRwuK/RgAov14UAPJGNs2OvWbl/mq6ijy45A9wLGSLjypqbqAgGpkDM+hbXLhyDTDuaACXErfN
zrp4lYAH54sRElbjbSVW+MMml50joHpnIkPwwEIRW6AXmXDFodEBSABGBZ4yMqAfxxAi2OzK4fCJ
U6QyoFMQGP0hVX67Zze/gi29+94MUvZm9XWu3K8c8Bk8xrTSw718qxkWEpOdYb2b8rcMrzdeSoF0
p7iZNOjyvAeABkipJOKaqDkWEgflzO4/M0EoP2XQH7OBDGn/C0eCBLkHi0b8KiVaYDExPVaLxcgI
LCU8dwOjj4mj5XW2YJT9nJ3j0YArsOv2bLYGeqk0KPi6PyU4RDDSmSTIozSuXgPABMiwb1pfWmoa
t+ehsc2j4GP+ncRPce7vaNVgt3jVnYHwXkF16Q908FoPM7aTP9+Emy2vULcDgRW/klj0GuC6xpFd
sposuUIQFZwmjcG74/+jB4d4au2pOcSFwfYgLxcdQ15f91MQyWbyzA5zUddOgI++WtXYUrvxS5Q2
3Tn5CTpAnoytLXxu1JmL5G25i45uKjfK7n+lIHuI3XukGERnv1AlaBXXqasjWDQ9nLz7wztwyPEf
rx9M9QXRiAMtcBVhGuMPve6IudCD+JSnYndR2fX8dUNZMKxrxyK3ip07TPtws64imXe5pw7mFkkx
96moL0eOdM8pPoyhpmKQfytPU+IBCjgNdT/p4JIMR2Pz2m9rts8K0552f+DS+iL7Ffb5HtZ+jOtF
dbzGsL3vz+GPxE/1RnAO2bM8Naoy6hLZ+KOgBoEzBIS2Fl0OY+bqYokr/9bgWKxH44R1YycSq7/O
9o0ApCt0do7cxaR3vv/cDP/A0Y4LfOUxXGn0Gk79iFgJLmdWzHCLi5utyLS8GmWrWiKygFTkPyf4
WyEj+KtMFzt0WFacsWuv331rN0CiS5wt+MPtAq43g+ZOB/yLjQO7s4g991PjPlGDKPri6M7KqjwN
CcX+PM5bQAuoZeh5q4sjYR/iiZM/C/aopA2+LbORPMXkqHaiCQVCPJoKnWKDytbMvbGIlLvekkPK
cyC1kkQWwkWcKAhT72vASWo6brhL0FF9Egjy74H+UOn2GtIc3nStu5rhbTspu4kczLwwG6uYawOx
G24ndYlgOkKDZKL7yHS6uGVmQivHqCGpMgMPfe9yPQImcI+Q3TO38wsOY4uQXU8fWsO2054ISwfM
j5mugOXDFoSpQ3A4vKgqbEpdHqalVAaAa4tXUGYZqQcSKKOTES0Ip9Mnv88d2AdmNr3+7lUS1Eh9
RBNu7SEriK9J5RlQwYjn7aGmU5bRTmJFGQz47toXTUJBE9kxUMXqzSCnPfvztlDVzN+samhC8w/U
Wqp6acmwh4YRjfKLvvIXh8uV6BFSMtWeBSg852oilQL/UHg5VmZSQVxYmTI3kpthR3Cywj+6OaCX
touZ5NSgDEAWEE/xblINYrwquL1abeir+Okyc5dFAy7MNwym1qI6OWHU84g4yzTzfLszfzehksk4
I10A2jfrgIfHz+79LoNyjDUfDj79JdT3ZQ0cWDX/NdIp+HmwjZJ/IFTvgWvdyNP23rkYJq/t/1/c
rnbOgjvh3ezInPv+YPzHF9Q2sUarpcLt1XFTjxxqrkWBozzMbvl7+sD0yUZ2LR+SB4WyVVrh4KJC
oq5XECPJo90MURvGCKiw+ZHtNRnk5Oi+t9LzLRniQ/UMgE8Kp3YgVVmYpe8xPfT1sq8CAN5cZWFW
vvgdF2F+S5ZnyxeSC9I+6gMEyB3rPrLXkh6Cd15fu1JUtO8yMRMfuVjNSHZ88ZtjXL5ksRGBkgXy
XvHnDCs06a5vjdV1HMpi/z70sOshww2gkQflTnpvJx9L5+TpWwsSt2rJUQS3MZOmMqlPe1n6JyAO
gcZD7wqu0M+6KqAvKTg3GNvH3nnl8W9Fv/2gfb84J7bGIfwVYWNEu77cVE/pALRXXNJ4pQmkOu1B
2/zWTN0wKzhS7wVr+G4p0UILMGBFeU4ptSaUR46fWvDMVXPv6EWgpDvqrIJQ8vpGD3mF0yC/ney4
TDC/+1ApI+kDvAG/WOl+joVan4n/LUWyF0Va85rlTvUMLRh/xzSzqijYD01PpKaU/ICqnSkFYZ8K
3zL+j/OjUxUB885K5z4gBcO7i4GG44CIIOusVyFTYMIqegqneXWfdXwoRZo2xKfe10O0Ke0QZlzK
+7B+5LF7XMeQJYDMCigesezYsOOLZ2mDBCG85huZ+MnQNrG1w0xW5Jg7DMRr9UB/535fEyi8vMfi
7qrFOaghtc0ofb+St5LJBVD0C6+tQRgJkiSsOgrEcV3RBUc43VArU4i8lTufdlAuUfCLNGi9W+6b
Vzw2jWZ4Bh6fmaJHfu9+khHDr0e0g+H39RURxCD9q/+SzFhxSkuWMyZ5HuYNCtbcrSqdn7ZnurLd
FYMHyWLaFtOOz/JXkdHWHcMfKrSrR5++l0RDU3eL75GxpIbHseOO251qgKR9QlVNWlWBi6nWbAkI
zSVRIKVYQp/FiLFT74EJUj9RKFHMFUaDN6qMyiolZecvhSwXBdUVxtjJ5prN5SW7U+UZl0v/GslB
JkOuNTeJ6lBnuOPJIikKPGWDeysPfmUDlMtSYmI1DpI/R0NGNCtOqblJ6Y17h8affnCeeoYXUrNC
yHnH3dIt5YavIQZh02wUn2e1nLLvkDwXz6EippvXJtER3uPqwrSet0+oQy5XE2itbiscTqfDfZ9i
PS947h+43VDRqmuG40xPiC/2QL10RzaqYp123wjmqFwDJQUXzI7d2Ti6WGVEACXEwUHj9+0GNSB6
a7wRrV5mIJtU7zp2CT8dsHVxmRlf55cSGCGu4K3DSCQo+a7N3kmJMT4RmaOhs3tD9xV4n+3vl5oF
6kUQ8vu1+tkzeaRMwXSBgB1Y3OmL37kE/ALLOMGVjP7l4quu4NWZyx0Vh743JltW37UqLfEbqQK3
NFsKiWSUk9D8BwDdRkBlP/m26waMZPQuHQhBvir1CCkkjh4/YY2Pk91jR6cJ2q0m2p4HDtGuE4t5
BW79BvN2JWSoaETx3cH49IsOnGsMNXj4ADbW7DRhmcnvvY1P+UhH8ch7dG3nVqDTqwax2Cnq9zYY
wXa0iJhKJgyVoxEpzKHkL7Dp764tnXopr+5IE1TraCf6fQFE0WFwvCNiGs/JCWNHlv5A8/X5cLpJ
evywd3lwi2iL4kCI6+KWZalY/1+Sr3GYQ7ctTJL+K2Y2YkBHx5vsSznA20wnew1Fiu7GLOD1Z+tU
EqSlY7SF09UuDzNJ/9ercWKL7eMv7zBdj1w+GyxV2IxRedFJOTLhmW8tHfQ2KsYLcmHOqZcIRwjg
YOMgCtXmzMSQWVo5Ag5TeSsOIzKBv5gaqyH2eur4CZOh1grKSUvpepKfwwAbkPRgjD6Uu9tk3OOY
jvRi/aDpNq0yk+67bf4TcgvG8Y0cF2Umuv/TrV6PGnH3r9K16hxS+9Q57FDhjqdWR0/Z2Pvg0Ki5
tRzKgxyiAFXdmjyvxSunVbE7/fOG2kB3zZ4p9M2muD39hCL/5PclHRa9ycTuCU9mr2eh3OZhJpVU
sAiMsDz3mtDowAjWdwOVMHJ3B/aeOkIvAzQU0uInMB53RKz+TXpCwqhQ7fdgJsysg/CG6/STONau
Xn5171M12A0DIrzIcyTj9dlWIWHTkTymbexqkOFWjBT/PQL0ldMxxib5Z6rzSigoNoptNNL41Qbi
BA3c1Ek8oNFuRAvzEmTIhcg/ZaoCRwpOqh3kLG4h9s1EEbtKCB20egLj0Hq6d6YSeemwpv8k7Cau
CQmJ8JVoW2B+cYl389LSc4Av9OqPeMRRdhlP24voPAEhi/XUE7tVIDpZ4BQz15m7yY+uiwGqYCUH
D562QJybFtRe07KfCjipD4LFgtqMbbeThok/6ss3IP5sUy/mHfVKE0LLNRGn1j+VMifcBGpA/nV8
CtOSADacgwo1m77gdw09dVitkz+hb6D+Zx0ar/Uj2HFZwnU2bS4C7OG0WVTqW/zlDz7bIVWZsQU6
8zyMp2JvqxmjOafcpb4XjhZceD0JvWPqSZ/6CNCjkx4z3ESw/UcygxH68S1na+b+ypoTyMk4O/b1
ufuSK3vwbWuBZVAURyjFJdtMmlkuy40fHuVG9Yb0d7+LEop5HRUqWfOFChvkSdCSU7U3byIl664v
SzD0U0DWzCWnGvtNp9+e1vub0ZQJ1CzlPWODHmhW4V4v0RMGheDCsosT0bUmsNZ0u7dz1Ls6NfhO
JQ6BHRmlnJOBcw3evny/FKCNYKOVxyGU35i1txDFATLjH6RJMU7UBTa4aDaedWrQRTTiOvPtcVFK
xj13X0RJHKZImFIYVp2k/vySGf5BNyjjLZ3xRUGCwjEguWahFBv6nKhgCFKbpqzvJolljYqgYt8f
Otg+iGrKGjwzKPVpGzqFUgtwWbp5LMVcv5NB9qV7eyk7zWpOANPI74P6Zn2ZZSV3Hf08ydA7tTfK
amycw9M6CTmxJ/i8ciTeFPtMXG5+7Ra7X5vCbrc1YG1satfuMnqbJFcgPuO5DmFgsBV9TrOur+tU
sLTBmJEw02nlbgOtZQRwdwS+3GsUj357tVYlbVrOljNOlco+GubaLpDabmlKOfao2amDPO4U4rvs
8pqcwfrc92uob1fKAF2Jd/Z4EsvY3e6ybzyMyYnZ3qw252ufzxQ7OeKRDMlv32HU/eWfM0ISDH8C
EehYtc0FQCRjr0NEzcC+8jOGuxdYuWOvHP5Nbu8jgZ210XgNLsddo8SLYNYDDUNCwa2GMQxGgFq/
oPgDoBmd6KkRYGvRUjTZ2tBHUDtxsv23CXYIT68POCMARqSERD0Q3O+0ltSNg588+00FSeXSATgK
v6isQVOE5qv4j+nhmDP8t03kgftsVP20XlFpxVkfn/37JUtOXlfvB8ATqbBlD3udmNZuWty4Y0Pc
ZNjvPgVDywa5vtcpG/Ic/KlRfM6gaxOOd5VOsNgDyg1jMU6v9XLBZ+1O9WFYI9rAbBjoOrxMkx1v
mTcSsHoVZu0uAoJrchyI0rCNORhocTo78AHZ7fIclPTHxu8P6m5ZS4Tg0mXsD8jhl16XacV9G+Dd
zinGiKv4k9n6DkjJ01Z0ZFSpixTNFhhXOp8GBzhkTatW13QKphmMBgSjNMbEO5q/HAlLgTy+UJP+
ss3KOai5/+8xMxMzAv/W3m7FHnLQf6PMTGfJz9BsAQiXVCqbb8UepGFRU6BT9qAlpKHqUIZjIJ4H
jcYIO8MmyNZbm0nyKwG2mQiqDaslysBOUoXTZ2PFbAus6GOl3olcXItE8iyNOuUZCFpkVO3qpsT0
YSAycc7AbFqgWsq4NKlUGtE9zijQfnU9Ajp3KlRfO+7qgw7sph2qhovqBH/YsG5R50S8V4VvR6eu
AsI7Ax9pyb0Lgt8Dc5mT+vwxuSjgAVlyfAEvtOOoSLVTi3cppYqtT2M9LIcnDn3scx+ErdW0OnUA
p4s6ba3AmmE/Z1QRuiRifi01lILdFXitQGIGqlMS8LDwNi2JacBn7YCV1PePfjAj6TLy4rq+/opE
4aqB+6jJDXscKZtfjLMiZeP4pC78t6QrETV6LxfoC3KQtfuoUgFRNyA+1oh206xc/60ZeYOi+X9J
4QT7xjaFeCaTDd9gvz/HEyN6NrBgRqaXrPcvq1C5mn1CpkULF37izWGSJuTKEXlJKbgFsuPvmzaJ
/yOgc+EgVW2nLMotnkkLnkI/OwMiNntGdJa4duXk6OgPoygOJF5qCqdnyEvK3FFLKSwrLb/qOIzc
JrjR02aaIjYBZlPtyIFzoSooUEsZpW+jKTfOUUJ7rlBS5nFt3UFYFgiyfvRRp4bGx4w3IcmgS5aq
cX1gTdKHVg4vUHAAPI7dRycEwZ/jYMfHSZ80L9h7OHrwP7tuPiCzVJQTU0HEUZH3+oph53TTcwPn
67X3scSiO6woqsONv7ZAVZ2FKR1vFtXQFUta7uKtFDH7QJL4BF5Niw1afGUgHIHgxN02QzN6+0B6
RW6gqbVlJjgAGG5AYnNVDcYq0iIuO++t75PESR4KtWXFEf3WF6Y8PRA6xIWJSZl0jWcEKazAZgyW
tuThRw3+CaA0kw5gphM1P2miEKffEFwVFYfFo7IZyCYffHajxQjALOY1XmDAIixBxNyNk+8kIkG8
HD8t3bHq9caW1qdq5brDa2OPSoUZtYdd6gWm0LnG3qIwDdCYI3JkqHhX86HpimrbH2ZrcUS30Km4
HYYRU5R5BMUhxxnt06ozP/ykSCUUvdT1UxPpP6p22bXhatcUJmVAa/VTIYS11GA+bV5ua8xpYbYE
D5d5gL8SL2Gx6Z5kQmBs2QyxoYBpKWK/zyDrnVeN+yRzs4SXIbCvEWg3AlXA7GB5M/muSPkAJ6yB
ryIpAxdAqAQlaJc0NCw4DV19FGDVlYqg9Uh/om56tUGi7DxB7/tUI4thD6O9nUAi6nN+FuvtIWeh
lkwVG/AN0UORVLAXk9nsNT+t997bAfzFItJqCpPD6JyfM+LqokRn9yvDb38N4kGQKqBUDhWYswzD
ejMMPkwXsarn/qkvifXxFYoPrtD5rAiSuTPnz8tIw8SafEx76pJk5wkXvHCGCZak0tBQENHzKOkh
tPxQSET42hJuyKjqOGIqgr+UWB+lghfSjAgA/xWe4VvoAN2hy7o3lMDi0DSHXapB73yfap5/3YJu
lixn2hbeFqP26ZDaJEOl/5bLGSI+u6xnJjCZk9XYLAzZ/JbYdVHUM+/pEV+vj6MjXthsOxC1kNdP
0Qi+nrF8y9ZDcxkJNROgp1TOV+MjdMH+S+uiT/mrle7k9EgCgOKw2hlQWyqovitOkoxgZoRr5Us3
+r5jVPUqqFCJxIq6cDgOAVlUbKBXieXsH4OecdyrNQd9MikP9XshXMzgbLTdbDd757/xAsTiVHaG
65ck27XqvvlNXSjRwjp5rbH2aHYOw0nhtcxnWR/zgTQba7kx/PuKDD2gYEyHWxX3sI6kXIDjAX7I
h7fEDErfR1RR4NEF+yVJd7ny4c86LnAaPC2AWYUsVA3uqbU4xVzeoMISqxgRB0C1NJLqHD7XfdQ4
f7Kt+TZUkEaist7W5Ny1+snk5m5NbQjkvz3tqGJWgt6SzJpU2VN7IhdLVYDTRQLQQIWRi47jYV95
x6vVHkRHvHhkUu5LVzwiaCw0PZXb+dYqD2b3ZtabFSl9U9hrVDs5hclgFyWaOph0E4cHdWk9jfKX
7FZsJv3RaQkYWIi+ejPysrW+PbKc/zenbasohwoSkQoxC0hQS5Gm/BCznAbXtjrgxpuNBn7KJPy7
IafHSE64Zyv7XZGH0NNKz+XSlzvPGPpS0Crs/ODMT2+AVZmI3RXm4se9r24wL4VdnbpVlp3OhxPy
0qwfzAdwawwcroRKOBlk0Ouj9Qrt0xujmNI+kzFiomGjcWv1SZeI+3IPlKq9ApAXit29EbsYVyD/
5RU4Vv6M+tdS0EtfIJHPN5i+Zp3oa3CvSvwZtPld0gbD9TS4u7AqouQls3xqaklAEx3QNTrXCE9l
eg33Zx0aJds7ewf/huD91DOLLCEpK2OMbaeTX3vB6kPhXh4P7BdE8DC5b9IoYaOv8uQi1LmDmAMc
731JN0YDxBy5sDumCQG0n2bZXs76an5t5uk+YFNBkdEmQz2Cu+E0H6Pe+bLHc4tu9tOpU17r+8vw
rPdKVe0h0jarYqR4TZs4Xfq+GFAeYPsc8710VBeVjcl4KqE/hRNp2d8dqjJVGTpFAHClavyjbJAV
wM5x0AYhdnuZ+/ihbZVP3hLsYaOYTgLgQ7onKPjpGRKz7inzN04Ip8AVSM3bDwFdaTH8gDdnU41i
fPqqzk6uyauc763ODqNXzY0fQ/3M7Y9qG9lKnWmrfcIlOhTjdmo7bW2q24HT6sRhvcGneXtkwC1W
tqcQ5hOTz9ocEAlbZd7BdZQS/QwWsU2GLPR8ta4OCoEFR4ePN3PMgnxuANLN+aDnGhiDnsaxi+1t
V6OxGG8QoFa+z05DKXqrb96m41ZYpNEucdkSICX553NYyY1njlWtenKC/3gGP0x7HRDc0dravLgs
O7xBiYRMNaGSK0ciJhyWaEB11fxpqfr5EXFlycZ4PCnH++vyDKbKDYp0Bqfn+xfH5gBvhPIIdNR7
l2SsIsMMff2yoTUPS5DChd44wmvcACQwq5xkcuUWYcbIgm7sXfEDO+WpnXKDig7y7hCQ9U2XVpPI
oSPT2qNTZAR8Ua5IkkNSzm8zIkwUFBc3TdsSpfbrPMNGuQaEsK4LREK/GGAgPwDnARnyi0kl7A6T
xrYKNSrS6i/58SE8Gf7h3CUw0wvxFyhCUX7fiVB1Xq/UB80rPXKM6N4It5b8HEXkw78nRLvjoHZ3
dEigM7Z351OpiJk1wC5ohg1nZZofw5V3RGgsBb9H1AJj/+UVVBcZWKDpwcjkCgxMzmYMNu7hQEHA
891EC3gS3Qr8YYfq+qbD+sL1xI9FcM5g8fdRL7+T01t7QrYngdyleygLEtn35o+Rl+BSs5KPPKRk
7XAZ85+oOP4a5sSzm3l2T368LnwD2gkHY2MOiuMjrEi9m4wibKStySzYeJwHNImrir+K+CT1k5AD
nSTCVhNJtdSv/3IPvHk5XZZfqDydv34aHtlQKysfrjkqShiw7JT0VwlSbogpnFxkpGdiioDR0Sbf
ThiOtrd0PQHsv7qyxpXDjl1CIpyL3owRbusGxiVvGFioH/0gLYV4CQGnKv/elL4CEe41GociNzRf
wy8v6GkmyyHqCgC4mDBFVcqAzP0tmo15vzB0RaoSnUisVvPWw2aa2SbTemRYlkFRmaZe0cUJRbfE
2aTtdqRBNud6R7XMwU06kWvPAdc1H2Po64T58brirs/Euj9mPzm6PZ6fFC5di50HHRnoGWeXeIKE
HUVkv2y53/o8d9H9R1XqDkVEOFr0WfXLBaYZf+J6l1viyS0Wh/JSbeeaxU8+LP8IXsFaPeh8kdnd
F0yWCo89OfjP/JqVP4cakM8PDtBdLSEBwePhXNdqKS4pchdM1JDxwDsztBpP8KZOAAYrXNbnnHTl
ieH5UI2uNdEhBTWWXETPRKEti9Zp2GElewXQ2np0XnugV2DoK5sZu3kGMO0IBEvGGHpeeHnROukP
j74yiOOrE9arTNJp31JPJ5sZfmIRBsW+Vpr97P+FtUqxGscrDseSRAZ2jPD8YnquB1KmjwbSbSwx
z3mF+PE7lt11p724NsGIMsP0v01hkXjmKr7LR33a79xLNcTaHNtgDySZpHY7a9vR6rdCyEr+hLjK
o7mSkCTOy+/W7zbIkGsN/uOsOisBMrx8OzQxA3bcDecg0FiJNPFdvkYs/nkPa9NnWgQlIztTm8S4
LuiReHcboJ+S0/2ji1SoLmeAf9fvlQJEfjgt0PVE38cvD3vhhMmx61Sim+Scu/U0wT7l+JwaUMNd
VpgWjL6VICSu/buRWsSJwoBJC6kaR1b3IPajzk+3KEuqosCaEfN6dEi4mrsmPTotnwdWmF7kr+oQ
3QdpLBY9z6DEfBsEWqNu8Mps9j97mEpy/CV68jbw7BYoY22tI4niXu6ERcpMDaVhXb5MbGhCBdB8
dWT938aNKdbic7nqoE1PSdHJFlTJJyO+kYVR0qxRxq26dxSx9ERPgvY8xodNWACuc5+N0s1f2g1W
tgvXRwbuYCu3nwnth2/C30RHwsaOEv0WRxB5ZBNcYvrERCIwA8dsnzltu2oClKUSK0ipdiJZ1Jyi
HxOK9ap0pmLuFyDMjjBu6/wj+r4Y6wJgGzOy3wrSPY78vW5jdebBzQZlkI6JQs12LzYYE+lST1Z6
naQQX3dZ21l47AiQ0uufaLPfRRfEdtyDPOyd9v82e205VjNbJcmxe3td2334HQAO443pyis5RygK
0tcfamB1NfTOieG7RDNh1mhvUXBMo54TTTCryyLmZfQx8LWiis1Pkj55Q/5o1BcwmTa++xvfTGtJ
546cLr6rxOSTH9fgEGiK73Olt8LjNvmT4eSyZe1gZk4jk1p5k5f+d90TWPpQdomQif/NfGLM/RE+
YncTkk+acHsFsDLZhck4ErdEcI6SQPVqsn0XNg8i6lz5ny68gS9RsMBpM/HP8pZoOz2+uMLWcRBD
c4JW0O6/4LJTv+uJv2oD37bJuF6Bi1NVi4uK1aoldH5Vl9hNV98xGBUcPoFPDYaN5JFxBfLTgHnx
ELZvlVNu8f7JX9fFXh4H2GYCqlNg8jez0w6j9dMTK2e8QKxKIm+iSZqsv1cHHDihgUnL+dminF2R
pDheFAPkLUB4HfhH43CBdSWyOrQf4QreTxm3t4oGv2eintQXOT7va0LGmz+4QWK4oPG78TiZY/fJ
LW9iEjUTGqLsLRgiIRaqYvVc3ZUPSO8dmv7plOYf1wN3qDQxmkzU5aB3q5Fx7D8ii4O0yxazVRqX
29hgUXKSQcAbT1KcaewHA0qYsiqlFiOTnZpkBMj0BfEhDUytxB19u8Cu+wgApzgHToI2i36cFxue
H3dU6QJgd9TInMzE6R0WMMLxCIOrgSt+41/7EZu2UmmGWUHGJpVmuO/ywPIZHju0sODNYGbhG+pP
hApQ5exBQ+GTCz5NgiTTHzxSTFTI+cZ1pDKfGG2vWJkBsTl5UDCxt4p+SfKUAce1fK6mXA93ENrB
YDSM3lqr2lV0o4Lt7KpocDrd/H2QEEwNPMsOz22+Mzt3O2Q/a7hSuhO+3PuEo4HL7585Jp3xQ1j/
6mTivqKEAF2oVmUY80yQfmNRNgosNNqiaB/Qp+gqvpOeDnk2SucLlnYIZIrt2jbFBvc7nI1XFXY3
dOmHpPk5v0AQsiJrF7t5Cgdhtpf9VZmX7WGVpmmKgftRrVaP2u+7SyCz98J3Mj1KwLVOjBCS1XjB
QihiIrEvVZ2uhiO2IiQlBAR7TMV+TPQvbY6GyZv6kL76blrAdIYHT2XgcMea2Xfr9GBGt3gFvxVw
MWokrRPI9bPCnLh7ITTu60IYc5uRH6Sl4WUL0b+Uz/BTclaNGkH3LPCusvGVF9mI/F3F1G+RwRA8
Ncwdj7TLr48o4pPx7Hbts1HoYI4ujLuyIECkLWJE8lYR82mleizN6dvbWlXJZ1Jk2ndmqvkWx0/o
GgYbxZ/TqjAiwUxpH3LfS54N57HnUl4oW2ZcI3OBEhMkS5zM9jEavS96J54nS8XPVKM5zZsFzkXa
YMyGlLAW5GGVZf286D4CkpCe4JTTJ2yKn9w4Bx0fzEa5z+Zu/uYl4gEvuBCbCKB1zdPBnJTv+/1K
TGRJLyYSURuJaoYKPvXBM9T7Msu2g4FboGSG8du6wb53JDe+e8XolxpzzFARE3KT+qq5j26K4b6Q
+KTkLj7dqXUJIGlPTvu6FA5hOQjzX+EyelIZY2asR47X87SV4nDuDa9TGMW5Bh8qqKIuGWESlgWt
bb02f0kfHSVkfj2J00jhmTiEXBw+UT37DKE4oIKO9mihy7tTmXRDepNeJR1RLEdb1FMDaCCzSnlY
COZ7ArW95Z6Cu+hm/zP67uy1cfEVs27tyoYIqYIX5bXfPWPK9GSAxWLjHagJhWf9LKvyjFus0Oze
w5LIXC9KqEIurmQGKVyxidb8iyU4UV1oYVbYCtnuHREZJfCvTuwctor+ub2Ls1u/IpAdhlPbcCQV
+3e1XbkwgCc7Rgn9oY+wOrYUVjH+bn4XCYChkJZvj7rz1MljLdfJUBicjYVFwZpEZi2AMjFmnnaR
/PUz8GTZOlNaZlZFkF2JnA8hWWYReCuhaa88yUhuyCYfW1N3sRYmKpFuURiQUs+ki0jdKomPuFUO
7+pXwbp+XsIskpRxs8Amr3kT61aXW13N3k9RvE3p/m+tQH9wNGww5V+efBaIR8OXxnRlq/bhZM9w
G8xCgy/VuxEtd50zSYOTm/Ss2fI+/ZpPbWszdGOBdBN06umfxbg4ScQHu94JlPrmxq9wFUk1TNtq
MLDxsb/S5irl4kgYHVT2VPuUwqy+adkqlBoh4/GqhKn3aJ32BPIfUlEpz4tIUec5LI3+UuubUziP
TPfTQjbeAVytuh8c2CGJJXOOVXhtpDOhd2pCa8JrAARtZhU3VncXFyFjRK8hGM1cgteTbkeL7FtA
BEbQdwt45HORR11PrSxvkX2vhy89pOIw3zBG6MBIrujYdEGINMWqBAaBO4iSjmpTsoUYcpQ3jl/d
spICZ1gRqoscgLjdBBKUqdxT6VSiiduSx/QncoB8UoXY1GLzqjq3U0uebTNr0Qb82tdfXTkDN4tk
X6f5TCty5n/xLkYqia1B4WVnzd+/EBnmEo4I3/T1dugn6CYEQ34mSn7IXjJzJOeIT9RN/h6RFiRP
hbQFECdryLEnyVQA3xJ4sao5pz8Tdt8+8/iI+VjEHdZfKhQEhf9iQUSstN8cdjyYbbu7P09tZvmm
UF6rJ3pik6rIDFAzwEy1DwdkQsn3oncRVitVPUrfbDTbx/sqmByjvrG8iqrSAz9ARtf2diidQPN0
rHbBl8IBtcaIXScurj41qp3mptk+IcuLvfXCm0jdc3/orkVppw03yBTE5h/J65LMjKOizxGAaZgL
09M47w80Hu8TnI7MCrga1jkI00CAUelPKLPXKAwfjQZ7hwnOeS4ArgSbI6u7zSstX1VsGOfVZhsH
OaiD8UoWupDYxIT5aO80j/hZgnFVHX3mmlsyOc+R7nQWoGPOUjnrnDy4dATYRgm6UcpOPbKm57rH
0m3RzO4xjyKGCbjyl4q3GMu26kItmelRT7Ii+dvVJVkulCJYQvnpPEf8X73PrS7GEQT/3NQK1/CN
Ovh9fit4TcpOSBFYh4dN+MCjEd9H7CGjHH5ZkkhlVsVbzG9LKA4ujai+tE+S5Tyze4FJHLO2CVOD
1DMV6S2ErODq18Q7MkLH/BZFQH/veOOjXduKYBlBbjw3TwjJKihOrYwn0picBtl5qcSNmlcTVKoK
P7tAo9Fcs9Jn6oxELinDuQWiOnG1i5IDE5WQSbKECVDtM8hKkJ/lhxSljlDsj6msg6LbsALomh+2
ISsoeEuiUjSKmQ8PXOz3KGpVEMMZ67svYZOPse/d4mq1FJzqMsBKXQrfsbaDNSWJJuJbrm5Wmcqg
5pZJRhJiUQe9/PyWvibi9P+ZD0AODeskNFEQnidxzCr5FRZW3V2VHATzcKy3Hyhum2i6+whMeDrk
WaUYXMjbDBPw3m/04L2pk2GBh1Qm10P631CEQ+CtSjVKgn5gdltAdu3hH2Oh32iwOFQzGhPZ4Gn1
qMi3SnoEbeFcFD2xcyp6V7Gqb5vzX/oIVApW7BZUZSnWg4/zvvAnnBPkgqgVLbQjoOqPw8voUe/X
dbgewM9MUkQqGlISQXRnqzNst/YllYGy7jodqiHjlt0zzqqRcmSrGdgIDKOIYgstfednSDUm0wbW
5NNrLztGvmGmCaMwlBC5oUtCrnwFBw1cSrWr+HjyoLcBxUyeZNTBwThJnlXQXo+xLgTU7kt8syya
ElGp7vmvA8E4En2/rzoC42R9pLSsg9fA0fj05CxYrgZ3lM8DSxTNXv5kIp7nZRXimNhK+5hXBsyv
FW4OEQb104oKHdV9v4eRgmK+MnbX1CG1QEPfJaYp4Dmg7bdCsq9jFMZ6svnXJUkeHb5gaxoP0wXQ
wjNUHieWx4d07asTR0kjEfflwbVVWsimdiB9zeV3LLvS9WBLr1oAbixaDyyjGuERAgRbqC2op/bY
5WX7HgxW1uLDhQErVPQT+sBrz7s593S5+3sAhpXSo276wMxp9KInVHEMeBCCWKHk040BDuBZLFYL
YnxK54HlEHimLvGPKhWWxukFzI0MjVaewQPg0az5hRkd1b/IJcDbdWWChBzVlkIGjmhOGB8Es9T3
jtJ7XNHRqRr50ZUm7FBxhWTFERrrCMGtyof2eTo3lnmiIOw5K9L0cRutbfeEb0VLNozGBZGFm5w7
4PrGFIDzu43oNrX02IRVlYGRYADtqrMAGT+2NKvW1uz3GyvG/v3Kb/3vVhFeQ8vt4AMxA8WMG8Yt
a+xq7prj8barH5D8xuKLVLmmb8vG7FPttjWe9Iz0oIWOfPj5mubDl56VMTcdNKfqWpufkyv8Zyh5
wEgpzXLhZRMUHy7Mj6rm4BNl4QURlyb/iLBtOYqgi7MHP/hhS7MI8YGWTEotrDnpVCfpO7E26sbR
ByYkKtt1vxokuhtTfpN+YDTloLwHg3hL7YGjBeBCVFxkjRzi4TUcJzkZS/krtj39vvj7w0PSNPa0
ODnKlciTCkfw77rKz6Q07swwHfb8kgzQ6FXpzQmQqpWGJhjbI2nuDG8cpyDSsrFLIKcKajopcZlb
lz26sXtoQqyRliHMCvWt3CFohBe/9cebRS2SW4otkSKbtbvYdDNm8qa2zZj5zml6zJRnlgeWq58U
qjRisumLMJbtrL1+jzHE6HOuNnl7wbjfEM9CO7d0h4Wyt8jSjiGNtLBCA76Vl2Vf51h6emQVVeOR
PMojeU8P0OCij7EqHOoZKY82DbVrAItLJn7zf5IihzpOjWJ4UVl2TvdNlAgjjOfwY9RdgjXfc79u
aX6rklC8sGqQWywML3Xm4UKDubNE/Rweoirg7d4d1kSK0wGQWTdXaZoS/kMe6yT4X6eQEipZKrEj
m9TscE0PCh2e9MMWt6EqjFXYi54OThSQ5+epDrP1C+eTNyydghat26UBbZLpfLcg1gIZco1ZsbJ9
a5vdCNO3Miw0uOKesjcRqVVLxybHSANzfAnxMK1lkdB8JFZVr5eUzl701Z4LRTiTijE/fK7TFr5p
Q8c+AszlmMoWfp7yHv+R/c7DTrAq/DPZH/AYDrb8+BnEXVfjShGlX6k7k4FAOGGo2WCtLuMFyBx5
JHPawbrKXtmT62JhDVZxVZJhCUkQ3hP7VQ5vbLT69ryUnkGd+6fZzztE0Tbnz76eFVXc40kSy9BL
jLWcSsgklw6s4kf81xICmXYlq1l4cpTdtO71GBXdpF3Tk9lVEgIqS8w3gappURmL/LuqB1T40dMx
U6blVyOukmVwqjYINnC270vmnUTPoMljI1a0/stdqfHDdbWBC1aoLIoRtsbF3kuWjEnrpWpwRHYL
urlNE747VjEMRF1hNyxRoTw7k/dVvmpu+gdxXCsmOVcodkB19sM6WbvmDil3lMnmBm1/D+l5mZmf
BR2BSwQpaeuvvHrXiFnBI5AymBJnatKMsmfFH6swyDERKU0H1IkR4ziLD0eJB49tfidFo54t6pbj
QXof3W/sOJDAooTr1mmQ8Juz1UShp47tzOI0JfGBgAx7JZwaLT9wGnk4DrLo+5Aue4yZ7AERZEaK
0J9UeVUJeIHOkMOZe/ZuZHSARR3Qm16iHqTnYtMjjNdGmgDpUoQyc+PsKKx6GICJgvh9ojT2snZt
kAGgh2geJIg5M/yKVHXXqFbHdpBlcc4PLadLPLrpRxw99ong8VEejskSRjqNbfzwmAZ++EX+4Fo1
Z6NVZMmzxqRjU2yeSLCP2nc/V47qHfiAdZX0ILCrbOty8UZsNJ57fX6CdLthMOq5foarIQdluK+M
pC23ci0BBjeECBT10PvatQbwb3/7rc8nkjEeaherkFkRGtlkaZ7rljx0q2ErIFHESjQvYRmMWXxz
d2nw6KlhTMBmhFt1KTKzLCANoLzdry7UUq6NruDNZOw47pYyi3Nv/syBaW/hZ4wvLcWPHIHnErH7
I2tQrL1AxGrOqiFiHOsDdjE8FGRhoH6ohW6QW7UvuNjdOVKsvPsmvJ2NVxcFSg1Ij8n6j84cyG0y
tU/PTIggzrQ13zIwhhRS0TCiq4QAqGh4O1upGzkLEiaqfeRk2i3xXwPQXzgJYRUJ1HyumTlnZHMP
qWLBn6FBp9p157Ocm3cFHBkf0qDEb5qRwMP6kjmVhzB+3z2vOkfs9DHq2tu0PizV7oAYftMZjSRZ
mjzlxXoxfzcKTrYTBtidw8/9KFP4C/j+yloNTu4rrroxni55i/+QCLQH9KZPPHfP1Og8DKLrA2z3
0eqssyyToGwjUW+uQA1RAGUwzE2/58IIrDiQbQgx49t4yzCkLSNbL3bFUwriRwGJooey24cg09j4
EL1h6G45+f6s6/5ij3d7oqx1G75rzIMEiTUHvMbvzrYzxeYhUaeQziKV8c2sqOFVxiyZYM+k3yv+
neMLgWGKVFNUNDai6SMqhodTCxKnsBNAQ2XxZfzzd0RN3tnEZTBOjjuMWgJS1OPb7X3as50X4Fah
/bYDL51AqlJX7B3Ih0EpFg12iNK1WLLKg9AnCh6tmi1TBY24puDJoCDs+t7JSvIkYy1I4HVwdt/c
KOhYirYaD/E+8zVbzXV1a+bQzxNeIy4HLBSSWOHTNol2R3vZd4eAfS1sTQHKRyDjwVwiRZuqrpYH
h6S9iCxGymmvcD1mASUIQHT7sxUsY4vYAkBJy0GMv7Uw+vw6R2tzTq8Rxco3rn5XkeJcslDGNCff
6quvTAWJK1xhLpvM3gzAAeorwFaRWL1MynkwXYEJOSgChrxs3S/XA3FBDH72muoVoV5WSlGyfa/q
+f9MhZgJhNJcMZguwTkcB72mkGMX16JNRlvV8T61UJeGsbpWE+vm1mIZ68jRzcvPaOCDSITL65vD
0/7Te4sDlS/YwVzThHa3ydqJE6GbZT9g6XKpz6d34CZIt+bPmePYUnNiWsgNmIZkcs0m6jRDDdau
O5JOPGnn6U1AXtuZLizEgM2QKki+rTAa8+3B/dQpUmfYzpN43hpz+Quw2xMWNRoUNPxiMZDK6Uq9
i8GTfhlUVYv/daBMDBBoz22UDY1E3KdxzPCznomOs7XoenUQELh6K8WeX/Ob+/39d9L/usRNzEDI
HYXIeMbdh45NwDOMgzoe32CE3OjD50a3BNSGwHmK1gfkMjzwxADXY+QHcc5wgpJWWFlnw+FEd+05
27qFdPGiOy1zlf5h+DYPrg1btsBZkpI1OGbmsiF7KIeGysDeQrZSLFrZRtvFs7uJLvSlTPfnJenh
DdpfRitrzTppOtei7exEXlzxkkgsrho33mdwUUsCi5rcIgLFwBxXK11dHBs2BW8G11RugG6bF1Co
6KzpxmwMDbeO6SUhv/NjRf3tDDiU9S/h3//wGr1kny5M4nWtiwx6wQjbzT8Iiri9Ema3alxbU1sd
sYgf1RmAbizAPV7d8RdAnf1F9Bj1G9fNIoE04ySJKzPlcFN8Q6unq6u14YNWK+MsbF9dNM3ky6Br
+pYBKyq9BoOzu8tnoqoqOyT/G3myimo4CuM5UO7PkvMulTvk6K8TqCvxLXxqv3N9HYETjCkubs5t
IIxzOwNBCFcPWkh6prhNtVaRv9LGUp8I5YxovE4azYUxjLYx79sGeeuAGFX06AxL3n51oi1LUKyv
L5EQEoudL8DA32+O+Ru351VKNNHKYXL/VogjbIcCxAMdGDbBQPDY16F3FIweAW+ceWyjOvatBCfR
6OnZLbY0ll7vnW8Z+bJQGXv2HZU0bILS++w8/3wthMXotucrKxm7w565nJxUJkfkwmxevs2UUJda
tS3RbPV2sD5AhAEfj7g3T51VrsmvE8mjd5R2IVO7PeBOpNYzCB+fKn0I79lIv77DLrs4YrO/qqYB
bJvCVkgyGGOPTa+RZr/LAoC+Ow4c7V8FFSUX2CnoECihSUQ7n3Kp3/ZJeffNdNnQzbDNqrDd140k
ib2o9oIaLreF3Ayhnn1lrkeFb3pkqbcDlDXfGrQKGlSJ+7jQfTIpKarVF0aOmVm85FwA0moGSMs5
5oSYbD50QS5+fKz1ymdg9IEAvVKFEz3FNWeKbRbwspAPc81zHm1cwWjF4UKX2lhOcg0r/fdhdozi
4u1o5NuRVwO+ceBpxnC4lPLPqZqXLu87/ZTIQpP3iIFTFg64BA5M9qzD49GZ6Vc7eDOELE2Y9V9/
hhO5GXj7yRGzTuoIKotviqmpAl7eYCvJ87wjTzlX2741guXqQa2f4pufxtjxNPKaMA1JktiPYPwP
oWRZDCPxCw6FhRmNR4iclxZe1F6/qguAIuolhpbQBxbM8Pk3NB+6rD501UJ7eatRFwS4zjTTQz1U
zTr38+ZiYwyAIo+rTPP95oHFNobftor48zOuJ5/Na+wbMP1mV/xPEfEdpxhqIQx8vLg/Ud7KLQMr
7kAOBD/oMKYpOeu4k9efzZCQOANgNoMADtBpaytuBWBwAotJXZoXPOzSZgHJCI49txH4Zesmjf1R
XLpAoqvGebBMIiZjFTQXZ11JYe65zHEm2tNqz/n/X3zozQyCr8f/Sr/Iy+eA7sUII9wfTI2m5ylF
Hvw6WlbjwmgTffk2VV4FcWYFIA6mS4EbT0uSKn02l8yRj0oB/qi0ikYCLrjyeoyvzTMuFxj6xhLQ
XGtrJhCANJd+4ZR3C9xDxUNBRdSAdYCxlt0IC0eRBk9eCdf5qdIr9lyxVf9+IkFeVwV707GHgGu/
uvYg5pOtcumOY1pFcjR84K71Ev02wB/aaJBGUkNO5uiGOl63lGcdxZmqov5w5mTaUSgq7fT5+nn3
0lSkbdqeFE/R9p09KZeCKOxb80sUmTUIWX59WVueOwqRnUUgWy2YUcjYHY9q/ihuxaHnIsHNZFMs
ngpfq389Apwu+uS6ZJahk/4ISTc7/17OFaOqdOrR8YO4w/QoLL1fOObX1o4ZDKOZ6zc3CG7qnH+p
Ay1hZiuKftJGYsWwZBoLURMIyQeSZ8ZOb1C+5jCadQKpaldyyO7i3V1tmqgw5BnvXWvPjAPbo37P
G5MVi+Zu/0G8KU9OwCIHp9iM6jsOTIqcld1Y6OPOHG65e5JkScsOBm4POhn7oy2SOuwqCY41bbjD
IanOQ4DBMJd1jZLw18hE4GhplEvg6PKvOqdZu0zgtV8GESRuBDYYXu31rC01EhbfU/j088Cjsmzb
WuYU5ZjAEktNURIKsI8QdMTMrrdX1whsWTsDlsSOG2aO+Yw0chxoDvAPQ8BREibDyqXzkEY761I7
zEtlTPACregtJkumBVnJWvrQ8IWg/ubLUbd7kZ0WE/GO1zE4GCoAAsYF2654uu9Ako7hSWbL3J89
fw79Cy2X1QpqTpcBYMzptd9xhsZIRe8RIU9zRPhEKv1kFiZUcOAW6OURsGsyWMn6xrloy626gPZZ
LVMIrHmayJkNVvweIELW3RjB7knLq8MpLqUhBYXv7k2yEyitnVJHPdtbVGoemM/9SGyapsz1KDgU
57C97U2p5EbDZiVNDq4yUhPv5yT147p45ZHX7VF9KKVC3gTA4l3DRoCtFHKJeNSW7ewm2Sa8aeXS
saqxTGy4G9hcSNdfzx5zYgIE0we+mtBSaUITZSZ040UgBrlpDPq3Z0kbiRBfC6G+wev9bI9V9u27
7+XlvNjfmVWjMPYI8eVzaa5AAEUUYN5quw3Lbe24AgLowRy/CSqzj+k5QRJ1aVUwn5UOIOJa0VBg
dBfJFYE6j9r03d9Oxs6l+A8/c3neZAm0MjIkVTZVILxUiLp+39tXV5dkGP+zsEDyHKgOXh5gezLZ
FV718yXCxCtcZzNzvGlcfafanWduIQlRZzDyT82G9honCXf85feO264HUoRfYQKj7D3k4rQBx9FR
vfk8KmZXamknk3b3+ZyfNrJRdmJ2ReyWfGAjpls9KOoFk4bSjYQleLCZbAQ7VxLSyfvpcKQ25uWD
bcIDp2z9aXmmBQsiOq+zQ8o7X8R5c96Fu1dcHRAXWKgRcVcRFJVJLtw0LHd7JRXugRS19JV+Tc1w
Od6LULZlT/lW+swrnimnmpOC7P3eJztUblTiht3DJfIW7gInmYZd5Y2O03m+XSdGz2kTRNX4iVLa
8O8WIEF4JQRfCU+DWnkviSAl6IMMzGrW7Sy/I8nW/2KJmaVNyocZFgg/3lk5FlqZfm0jMATq4uY/
4ztAjVUSBbMnuBkWYstOUZLcBrBxFr2Y+lMvST085y6xdLuoB7cYipHOuiVnYkKw2Tx9EAZAJ+F8
B30JFwAVBfgqPyFLNdebTOUAW8dgtkRz8ODRn6gVM4lRZmLIiR3q71Q0i+vWOmH0fd1DgRWTYl++
qnfBetIAQgvwjb9oQ0sjG2bxHKsAUV7XjX4KI+0l84PCboEm+7xiH5AYD8FyrfgJaPvQs9YRDQJr
jVuPie2WQqU9+VKzxaTaYIdfPCuETz5fL627lhzNDUILb7Nc3/kkM7GXeSyQvA3gRXTV6KFEU1OL
2wFEsxZ0GZoftL4bxz10gaVbnQ9ikBm/eiw0SpA/7VFdG/pmpByDWYqXhRE73p2T2CkA2g5dP53c
vJLyL2G/FUilJtRZBMgEbdzA5Wg7SZdZsARc/BpWrJ0sdxFWowaedZfwIWLtg0SCDvsBW0bzKIbr
KKLOpIlDgzw+ol8UjnpaAVyk/gWRDQuvdlqj1uJ1L+OGJfIlWkczGi9hSC+dHjZ11bg5fXwHN4/W
4dxQZwnhAczISMQRbU+fGuoPhFrBd1oVPPGQc7MDc/mIKgC/oHvaZ+GAvcVuBgWGMI1XDUeiCuI7
ARaaYr+PNEHHcmJA4hfmlu+6AIQW1UbJbaEfuuqgW2/0DBSbWLWmUuQalNp5+TMWb4hlBRzMsPf1
9aua//DzqT5hIExxsRBhVqG2nM0H7hT94LC378n8y6B48jN7fKb3TPyzLGuG3OwjwMXKhr5NL1jB
R2AYrwdNjTiQ52GzzvHvV1KYOJ0hfJJb5jH+csQWN7aWscZYguTC1aZnMvCQyBiRF9ZMOFqJUvk6
G5f2+p9Y92p6Aa8shwjFmc/M0eH2oI7bfhC69hYwaW3bJQI7ckOYclNOR6odF+wIQYtAMXXKZysQ
o1m9zh53sQoiTXL0RgGRoeIMBoDfD3AMrWchakEYLHEc3i8KIelYcO1NpLwf4bJxCQrtwJDroPCl
r+HsTQwiRq8zsgbMjgRtQjL0HH99R3BEXx2F1eR1eaVOWMwhPRqvuKRtqk2RqKJUKohM1StV/AJH
drzCaH3wd/1usPwUrDFfmTqS0/2Eqv3dyswF0Ff0lpG8rovTl4dT0//aFq3tw0Yjkw5Ky15PbuvR
0XgJnK5XMrB0hbijmdhTJPuhLwrxBXfxpqcrizEQ7BqDOijlzbJPg0Bu63NY3pW7+Pgk0W+AU64n
3PR4zIGSwd3dx3xD7xw3UaS9+tsx5e9HIx0SaDTsY+MfBk1qo3+uB87nuZZHKJO3gsGYMIsGstoY
3ZmuOmla6FA/tdNdWO0IRNKAtzZ0J8I9860/F7Waw0YrHXZsxm01hxEHK7VGQSwBm90qpP7y6HdQ
MAlA2tkrZbPCBjS7m3QKCiTTeFhgHytBXXqIif8AsnyIt5tgOQ91R247xXiCfZE7Wi60DoWY1CBR
/jZJc1Joe2s+3SfG3Yr8+j7kuVldLshxYb+nPnCy6u8RgRoy/vZcgeH7RNVAnEARHfjscqmn3isJ
RwSEe2fg3+ZnVfsRV9/2fvKaDHYn0aR/9CnRF2aKVq1jFmuIM8HbhYbkiAUF/Eb9A/9JY4ZKOFeu
OpjGcI+cfbQ5O3ePeaD7vx7GOyVpiwEEhR0OCABdZiumwSNbNaKNTctweghlmyPLn648JEQ3R+NV
htQDsRoMAs6W3V4ULnez9plozYLyzYTsl0VTqCSNHolGdMa5mOW2q2Yv8uEH9Au0PUrpsNTr7IGk
KvhE1YBgjTj0Pyo3YVhjaZGh3HuNvxAGncAk80nPXZWP/2pQCHfied68aVz6v90ax690CSiry1rq
KKj55uEV4uPreP/YQLHIPsbvOF0pgQb/Wl5kjtkRw/IbxIFiaeNIBmhlCDFDN/xcOagc/Iwm6kIH
FvSeV6pqeo9thmEJIooHCNLXFDFK6gtGTFUIhSrqOyrf0LmLGY7HQrxBqrLFjf5HpBvFwGYnq7rN
7a/EEp1WvCSez+wHkZ0H7Me4KeoGa9fbajALutt15EVG9f1HR3e1dsUazygYRIPfzQbMoJhJzPL3
eReQ5SbeWgYQOnMTPs/0Ik7ewCI3c+Q80PuwFZCz2V3ZpeDti5C1+ak0w7gUqL3YxL/KQz5COP2B
4ErfZY/azW+yhgB5puqOCTZJu71Rc64hpDUvfpCzJtJviHBsBoby6wWExPNdPam/26OdkV92pZX5
e/EfeC3qf3DDk6VrvdF/X9qLO+OXNu0gB8UrW6A85pai0ccv22uv/0eChPbhTbOyI6KKLpw3u6gQ
ITeVCJ3fKB4UCZlcSvgXxlwOMR57p5cYU5126Hed7/7qrfhy2N3JOcFrD2IAHKORPsIvANBiBVu0
jwpj/RT0Wgiq/Ii+4u9XyCFf1Itmavsb2dqyeMnvmNuwEV+2PdjBHPewzVV9bgXG7HNg5xrMm3Jk
F44ZOg2+gZ+1NAZ4wOqoAOSz0w/3iertLL1rW5bGRmSlfvyqn0sSP2fREaRt9nAjxOYnk9UFhgvx
Mmp97jIREgvZJwT9FNDG0fd3i5fqc+CSEJygfsbwwO9ofjla/MI3SiRWqv/O22qMvskCErX87Yxe
IcoKZAzR8c0jVVFIuWNVYWWIFQPClDWaPVt0zjx9mCfwSRTmmm1C3uxZQTR6JuO6Mo9fvNP1meF6
FF6VR3qUge1ULq8wXIXxoVE6XctzeLe+UbBfuKSK5lh0zI10uwkM2Az0XITjInNG8S6dX0h3r6vj
+hwxst/xriBwKFBMMzyR+EzftcEodezXExfUMg5BRNWN7gT9dXeJ9L86gDghJviy32Hn8t7NifRV
eBE5aslFr3hPpTXFiWQ54ozmjBsWv8ZTwakBE9MNyb+CoeaSiQVNsB5jLnYMqZICMmUOH4uakdaC
yrfnZT0WSAJl9XTTCnsHzbkigT2sMTnWCvhezsiWN0ovro84qwntgdBU6o7JsJn70r/nw45kO8ZJ
6ZvOMTOO/aaNo70hei7KOeexq8drtLCeOJzveHSnN79SrFyfF7BnGw/RdLUbBQvluzRVjo1NauQo
Ud91jHrdvN2XOyELhIAViM/3KAg/gtOkTDqnOVTDZL3plBUFyjj8lam8n2Y/bUZDiYy5Y7f3iG84
syuz4XJnTJaoJfeN7NL9xR9HpRWTCBAp4fDL24yDKz0CMFeeu+DmGTrNBwHpwylwUgAjm6QJOF9P
iR6aP5KTzRMc2+nG+r4NEGx3FTO4EDH73NmywG6vYiMJQAfrNMZcoYhdWluaXEZ/DVEX8DUJAPDG
M7kQppLFur+wDMf50s2jNK/FALOujYLYvFkhQyDh4cryIiqjLiGC7ESwG9UoKGr7BSnqEX+M0FX3
I0CvPypmP/OIHm21xmB/Tk3XReLcTTq0rDwgR/ctc3rzDi0t1EPjaPkwstCGcj4QNq3tAks4tnNR
XZLI8oVgPlgCfRpFPbhff9kPgQovDsrR4pwUUMNXTWCRzOdFOmLB7xV0rKGDZQFHnftBmCK6tvlp
elcwFq09OaKHGfRezd80tBGgJCwCpfo41oReog6xervHxAk+M3DpFb/l6amfzZnrtdahydnxGhTk
5d1quwQOC4IMdEcmHpD2ACn+r+KYM4YUiPWQIquYeolMrl00XdYduQAWL1U6IrFXr4IDZpbu2/rV
KxyFVtw6AsAWwH5Ug+H/9sGzrstO4q5raAC6PwK+XnA/i5XaXvh65z8Tf6mwtltkpCOW0AcqZYT+
sNGfYoczxDtHPy6TfMEdoeoinMWOs/dZ2dKIBxJBTtNaxbYrKoltHeOKO2/BSVjtVDLiRq8ig/9h
fKdmpTzaCJrJ5DIOyY/Q34f+SbEBMHFZeO16p0jqRlpRtF78KCZI6frrlIlOZLiWm1yWuHVpRboZ
fzwUiXDN91PaIe5gr1fnZQPfb1kFmclSfBS+kWgEX1lnaZ/HW5tHOZ/rO13hRLn3K5WOl3dqeGp/
+8hNdMYKPy4rRA4Zyc5MSjTw/Pt9u6GO9/1MiV2AYlq2hZsIjfmD839YleIDh3FX1mSQpVCY0tQ3
Gy9TUnw7RAf++0+hYBAYyfD5s7+QmseSM+tnavBovfWpdicdceURspI32Hq7xap11qXxKoMZsWT7
Ut972abD2BQvQxKpSCWxVs17vRSA7wVyozYijvaR67/1X37qGAVUF0e8qjcdr9A/fnIlxkDzZsQ+
e2tSM7cS10ARDhMrKx0LHoiUCUjKifk8c7SzazRsVpf3qM9PykgfwuD2RgnLMuuRPwUa42vauBYG
YC+GnMVBFruZ7gsMCRVfayDJTyJCiWP/SwXV3RfqQV4x9+Cbx6T7wwXZF0x7A6I8EAAOZx6Upoe1
wpmELlkXHq6b1X+UYSTHQnRTYg5Pt/H2mLplTheRX57jZ6zjyue2Udd5a+PeIJZLi0hPpuAwUiwj
NP/Ftr2hIZNnHNZL2OhhOX0+EwfdOFoqSeVbJkjeQQiDcTUjCLMPSJ8WIeQGgif+xqTNkejMAQsF
HTnp9S6+kw5ZJCAg0XSYxELUNRKZcLiGJnH/YrYVmtedvmTdNXUeIGEjwtVM6//HfBDHUPZmksU8
1rPoGncoN59CEqVeANsuZGhrFSpbe1mRgVsSaQjHH4VPvYqFhkzpgyeX5v88TcwD+3V+sU2VKbnB
5OsWWwFe2lH4IHkKH36s50ZzSid7G+ez/w59/bYHV+WOKEuBSC8cdeUm0XzRDXcT5+iExwUjDNXl
tRUsBaWgOh58t7AEh2SS+6Rq3CU12W11OtPwPJMOIodV01tH4wioMEhzoCo2Gy7l9odsDiyO2Fmy
GWWmXcfoi442BnC919titMrsKYWyI9NEpSpMSbHCpRwdBglvnWKXsCm15r5qnvrm4avbZlH9McaB
wMjmVYPwO29fAoYRy1xmXTYvHUpHICFV4uU1n/4vvsXeilI05h7vt/L5yY7AuX/Q7P1yg4WvMfEd
NufPpv+Gd19kSdppLkmjlbRdttIaAuDSDTQI6fmXTkXmnmqU2vxQTWk7d1+fFmUJQOwOMccQDiYp
6SKbCgWiRKfKhQlZaDi1GEffnVhdDq21gDX0F+xou679+J/OeM5S+oqrmd49QT6/LTkUlwLbQGnJ
+Si+pEAQiZIniNGELdWMhKKZ7VpVVWIdE6EDmiMcRLCyXgomh4uU4nWRdO3iv0PPGVBup/2UicQo
ETpUY239mPXSparc9NUj+Xe3caruC3IfH5FR/uJfWhl6AJxm9kycPfM5l/b6stzvWyFo73/BTxUh
HNDeBOBa1+RMxngk0LRhXnn2wxXTLsSPZvwOxVLGeU3YxzkV6lHuph/3k4ttp5d9QK72pM7weGic
+jLk9x0LP/ZpECmFw3ZWoA6VrNE1SKrBqVbVpRbmDVbWiUeJWVhWtg5HmtebZeYHbOj29g2ge0dc
JJdqSQ9YRMe7sG4XzOIlwMepYB3F9V2Oc2ZZsXEjsB1SFJ+U+Ivx71YI63UDHpGU597qOql7DQgk
maOcn9cWO5boDNolX3SyotY8tNAAHBaFBK6ppSWbFaQTR5jVj0QoIP24lhmj+tpwwHFz4VQ/axSw
Ff38TAsjw2LWoFxhTdUPixPJALu78uxmm82o01ki5LY4GioV08DRnwKz2rIxzahcj0yR3mL0fJbw
wvQa7DCxkIVaV564WNWcRuZfzJJHiFopCxxJc0W1h2OinUvz5z8df6Jy4vApP6LzOFg6DbmyHDpE
M60pXtRBTAUI81IL7gjyobt+tG6dqrkSHAySFSS+rY0WSod9kbI9hptxJ4g9HfvmLDbQir6Q9BG1
Sncr0C+ycth0bDmKWseDrAgQQZMu71xMAlTZd8gCdhLQoD++UF09jIKegXzTbxuog4FAQcKF0Y/x
S/CJ1Emf8x0xb+RA8kn6E34a9Zfu+rhHYykvyAcJqA3wDdb/XBGCaSHXSmEi+CLnfHcZKhvQiTa/
Dqh7Q1Z3knMXNxSTEuTeUilSKYwWEp3+NfleksXWeN8K8cm2NailOWrSDtYAMmte35f2jpxcLj+O
GPU3TIFSnPQAnf5C1Gc+Nq3MBa1KlzWsPl3AHRYmwFcbd+4vxlxKiZ42NzN/q9kKopvAAG+DLKXr
eX1Ku7qJfetGmYo0pzOhDWQDtRCgHqludDtNPlMFozgJf5zRDFAAB6279vCDV7GQBnaEyD9jDF4Y
jYijjTakJJh0MxFo9kzdsdxE8Ki4D5lfR0NcicJuYS9NNeayXq1v352XB1Ua1TDIqSE9c/i0QCj7
63mGt6hxtjxM3ejRwdn5wzYvRXui7qmgWlLmwRJFTZIaWqfZKrYH0oUcPrLNVBTf1K13OoStgG8S
/PXpULAgEkYPmSftgNlCXA2jOwVyCHkklfawIyMjobHKIyCCO0Wn9empS95HHQwxyvOfJjt6od1B
R7NXKtj4m5/32/x9pbUd8Ebg6vTEL9PSI7eiMJR0Li18k1ZS+DT8Ktm+8pxoBK2ub/w+uWsFGPEP
0U28Yp2HnqXHpM9ZE1hWhSIwL7N5VRo7AG0x4RJ4MW56Zgu3wnXUd+Z17il2u7gcYCgWqwlPznVc
lwSmaFYaVnEbTuunAsIr1c1slQSe4RtDYUAu8gCPU7Jz/kwv821hCgXi8GeyzOF08HEWV3Etu7fg
n/nMAe5aWMV4ghsf1YcQXvdIWgTmGNnA/fHWpzjdEDQv+mB8pGrLwR3rC0st5t+cZDbPjWtwTBa2
YTGbFQPSVK28eDTR+sFBX8rzkbxGG4gwrHbaAPx/MhjwThaL1GGlJlCdnzl+XQsdp751seTJIALy
iDqJ7tK7+hXZpdxwxetCOwc9Iww3utwNk+XqWlNxD96BNNRsdexbrCtPunaHKRHr4cVlS/ilF43c
T7cabxwU68gtJtQ3Rx+3dl3xt/4GTSGNdFkTblyM0xxA3D8exJm9fopdPJl6coIavqqeYKnfXOw+
ywAHrq7Rrx7vOeai55RDuM6tShJP2LbPvmynwspLUoH9YtYMh+Yhi+q6vRxJ/Uv/+ZjLFiPfwdm1
08S5hzZXUp3QP2tmVgUhYLgjznBjd4ox9evIoIFH4vk3Q3ZkzTga+R8OvBotc0MEZ7almZUIZSR1
nhG6MdRp3Bppg4FefvwL++CboCGW4rGTNqAPza2o2426OkHC9eoVLGSyS2VMhu76A6InVdVGYptk
80lmxC1fU5bK8PY+3Y6UwATffnzt0vIcFpbNXgMcxXmJ9FOHvNRcADq8cW7M1ybRISyfp3lL6Djt
3g3NnTOIICmKDclADEzoPvN9IkUaLBedudYu2+J5XaCLCLejJZZwZuQm0vZI7DlWUqJ4Nm8KKj6F
s6Ex49wpatVThBH/+Z8HdDMW7nk11I9A+h+GiCUTxF7tELUrBBkZ6gTXA087sv7XQ5aXUjQYT6i+
xNHPOpx0pOgsIdNgFIZ3r/jir+zSK1IWVDSCF69QGXQbBnPf1lufMO2vnHMOq5sitPMSxxd6LjPN
00RJmksUnk+ZEyi4JDB2epQseBH5iJRV+AI+V9BahN1YG5DZcAHtyewhEMDTC6dBCv4eeVm5BbFM
hS6YbQUgATaCe7VXcL6DZZPw+UOD7+fSpPyJIu56FueHhf514HdUCIhvZtDbDIX+3nptlvmRAMlp
T54Z5RJD/HTlyfGJXd5liMiaVaz2YPD39eLh9XA3kYA7tbYIw+lLf/vrqOwokzciNIqLtjd1Ct8p
vzBd6RahHcBD+EgeIp0DN5mZGiJZLk9Bn/HlEp1E4O506WUSnpN17inTw88Ax6OPdc40smIfF/bf
WtpCSUdfj3tI/Xf+kBMPuc5hnFALP++Dz3RFVb1F/dW3CRSF56sUgKnrIIX1MwsUO3+eGW2ytJjI
Ewcy5iFvZedUxVHd0QKXadKWJkqlf0z95IO+oCpcmxB9+4mfw1PRoCJVvWQm5cR9CVunUf2trjWY
N56GUlZiYt3zRD1U0t8H+LWb7ArzKJWVLCJi3ac4iwjV4i1Jk53LDey25VE/LrUAOZ64ElDJKUQU
TVqIqvo/98VbZAsrtD1Xg9vUjnuhNZh4I1E3n0zlDieycKkR/4HvGI/bw/OxfLm55AHpa+93zRyg
LZmZWEBHCnU7CYCFGmT5ZY5GCU9ONS20TQvI9vVte2PgrrefGPAdmf8vauit8sX/WUPKbyFf3a5D
yaJga9n1Da8pMI6LPRMCKTcD5pnbf+AD/En6CB1bdrepq6ijf9SyiCQpz8Z2ysyqpUrykFg4M1kN
fWoNQY9PnsryrZbTpZOOjW9TyZrQ+kugy3uajVdrQPO/4RKRqnLWAdfFXKNjQcoXcS5J7HymFs1Q
n4EZdXfyC1+63BWzve/N42g2snxmyJvfJzV1YPRUIcei6GDmbG3JPWg6azXD9GZ5Fn5dX66Lixly
alrKPHcNG0aLyJYRSjluapqUV41WXK4WGgcRDTo2ciCPSaSiWcBUK1g4QL2WdC+j3ZxNzUaq4JL9
oKWi/xaM5/JyBlT1r8onDmtZ8Qf6srsCuvnVXWSg8irl6fXSvcZsBl3dcqdNZdwrANxAFd/SmGDH
oIhIujJnY+h8ZDDWrd1hz+SVr2jEuUuEA6TS85pDJfSZNBdGILldp3VNFQYjnGMN8jmyMWCCWC8G
0+D2IyJEOAp9LzApEViYf9iskdKOLYo6gISXAIPQOesExJ/e2LN5AFEFk9/ceiF0NMgbATef2skI
su8p6sQXdBAznstKo6EYl+fX7KZ3neI4G7NAg3zxyGCsGx20KBZp/Map4/utbkd8vz3VwiDW6K1b
oBY2hjrUBR2KXKY3n6bpH7i9ISGy3z/bsF5mz7y5vL4lhoe0Jhlqo0OpbU298Py7AEMMbt42SYFc
A6VB7b0lzk1uZ9u9J/gNU8l/mfVt5IjLCJKraxlRIGEA+EW1ZZJOfImdWsWV2pbdoPI0qlROSw5U
wAyjZtNnvNWWK6MoHcRBhJWPrlCM2Hs7VtRwwBmqHX5Hzwq31PAR1N7A8VTcUyF/qYQ9AUORZh4Y
2toCzboAsr7w+Oy4SOLy97oRpBGEOKtgUd/n96dACXodQWRtnfK3lShqETd0rBaVcL0p2aY7hHPW
4fQzTOlCQzSIphndaJazQt3IypW0+EVWTyi75Onyanc7HOXnnOlUwUwW93yS0WmMrnSeuHdoCo9H
MZPO65sjUj51gLAOvnEGNdUhf7mOCi+exliuhut6pqERmOR7XNUJJUxabx0o0JecRaWrxR88vfRU
lW7W9abEqBcgnHYeeQstgrP6mjXmVJPRfdlVrK7uMTrtOiojoUJTcsMGHXWPSlHGYvGi0ohUq+xI
nwLdjm607b1HYbyVMekWadQOOT9P4rilq7meQ/c4U3AVGW7VKF/jYTXsKimSszkcS88+AeDNlnVw
dQf5jvCV2KyzjDXz1/LHU5tPxI5PrXonEAbDaubBBgdDkwzXAlTJVTWuToBtCmPR6aW0O2BWVc7v
Uqr2a1CBaXAkt5o/iB/rOyb9Kf1ebHqx2ovoAgwJjKJM8AczvnDKBHWEDCpWkOCgCi0VrR+m0er8
s4eYkpST/17IpZUDMQuyKfzE4ngu9wAnxbbu454ocv+9ismvJVOozH5RpY1SzZ2YBCs6G5Vvp3Ns
a+L1sDcHlOWm3UDgtU8RvBjn8CqeQs9U4yF4VoASozch/vS4Qvswn/Rvy2hZlGQTzUsRVOCt+oRS
FHDVO2u56h/E9hzW0cFtbAx5c8refwsc4rWBVZsPSp9Gv4pVKgsKkb7nkk1y4Hkoe04bkE8UD6Co
XSPHkyzRVWy+DMAHoPWw/D3yuQpgP2KvOHeO1LHH1c2AnX2gxguinPWVg0D8RPDwE4shTKdNC8zk
WLvIAh3NuL85UmYM45z3wgJIm+Ud09cZE97B47j/mC+ia77VZ00V5OCt+6V87q6g4pJyDy9k4w6N
Z4BvO04zVGdyx3I+fjSNS2MUUvxo/HlmyPAMeuzeVmhA1/9h2KIvsz3b2R4j5+sz0c9mv7HULeKv
aHjdSANSHly8VebyQpqmJ/r5v/lz5jtRkHS0BCnlhIlkl6bl92jhcYaKsMXuoonmZh1oevQmQ35I
lF+UflOKheycgCtRggq0vhzDAVF4fVIsgoAksPeIxfXo5yIhtOa3XTkmPWlScCNKtFLt9S5Ax63O
sc2l5wHVkxPpwpgIipxmGX0ty+33t2Tu1F+o8CfNWl4i51/ZMzgKWq/TtlWzOyri5aq1UrIVlkR5
wLwvvKPJX0rPlnz1e+xIEL/TYll/nzruFHZ/aUldtrQ7+sDdExRdGeWBOXIl+kcuCPKr5oPL9M3F
IlEt3H6ZMNTr/yC5Eql04ubCP6s6RbziCUgA3sl9bR3N4U/1UigM7tYXQyJPeCDocDBpu7+Q6dIA
BALw26ZlEaFZ4WHRxCuRFEudBlaXEzCCoFMe3rf/C/dUkKRdgUiT674EMJZa4RTpeJWsHz9eNjR+
hv7fvdm711Ph+s2n3Jgd0AQ2VZL68QfitAGZFBwG4olM2JgN+I/6sViFYsNyHiw6QKzFavaxUDk3
dHq0EqKxphDJ+Tdtq3d2gpQV6RtLVl/rzEbLz9L60UlacuYmlXoR6Lw2X6aNnOwWIZ0BkU1XCSqF
9GDrtzvhIYQTvxbaOz7/Gg+zPUmT7xcLLn+12rHN7bauBFjO+JasmHZsGmADsq6qwcXhMuDSkO0g
yByR60SGR00f5YHVux3eu3N3T3OiNZA6DYdMLCKeRybpZlq+KVTtnnLD/Zp10weo63DkncydcqD+
oqCzem33YfRvfQBDLo9Ertd8FrxQVA934KVC5Cr85WMzMO+YKhFJXo50Q19hEcQ56/dAh135WklZ
6+vba5FwnlKx881imBne7Yb3vDlx4Aptrf9wApbbbfTMogt34/AlFIeaGK7s1BtdjSUPDPiBfOid
eV2D/AGiQngRgitsBPbu+eLb/ETzdS84U1o/e8JpWeFLXBlJ3gkyS1tDioA1IWzhWS2LKm1zbvUx
aWMZS4Ey1u3SomVrUCE3AWnCvt3F2eajLLqhZXfJDRoT6p0lejMuph3qpjcUSlj9YlK1BG1svjpr
sRYbBSRh7cSO1FN2XEs0RYpo+hwUcOIdEWI7iuzYxFiyPdlX0Y2yNTK6D8dCzHA9PSMzSuwAVahB
ngcUOm1mE5VhVgJCyyZl5mKVMQ4/+beSBW8TP0WJ03kgDGGfogj6hRFXNMXe0GEMAZSfeO3mP8pZ
HVSoXx1ZWb69IZu5PRKgBXxQ5AJ5yCBe0o+KUH5rGaEO6nzq92FqmphpysbiyDwSTh6AleyZYoke
NOayZtwnRkpEa74Ep8NqU6kozSBlmrWglFY6bbOiu2OxYyWRwvcQFVdft7QMbeC9dXy9ToVx6WQF
fzIn09HRLwYp6r4m4fyvQs4YeL9v9kTozNkB21TAnP9vxkYWGrnMHmVygjHZr9boIpdMX7MUTkFm
LP59H3BH+YtfeXcX62zl0scj4ciGd6oXsfirDUJdi5ibDewjn+YVxXCsGq44be3aGqG/LmNGFLCD
kF83c7K7Gy2p/wQRYRcCCG/wLOzVPnumsjQ51301NvsGhgMzchuBhNJ8Qb4pfH19nw9ony0rFBnn
F1Rek/vhQHjIK7jR+5PXTX0t16JXCKXS7XJ4Ve4lxoqFlzwP8CVxZejoPYij5gKvapn6dF4Eysqd
f3cUr98RARICD4dIoGWTJPMIVMgR9D7qZOeRqIExh8X9rCAss8Lz+EKf4s3tKlM87NIHeKnz79av
oufBwrt4Fgz8NnOjxYaKPPkngv0VgyCll/mclZRObupCvjf028e6szY/phzKaCEt/dlqqIm4k4WQ
SffzSW8jKGLKZ0+weSWS/bry4GhuRTkE92kZJaDONoWL1vSJTslGTrenREjLdCjafU7+dwD7vXi+
lXPAGkird1acDb0L044XR0hIIB2ZXaDmOO7I7uxGk55pnMWi+A6iqlVEQSqP5HTBHSYDAQNL9KqE
rewrT2vcwV+x84DvV/mZuOzReUKLlE2bZRvDEyo5gZAifFtVesiNWo1qOr8304jUP1Gw/lXkDT1v
HZVbUp3mg9rAGHcfx9sqsNKNTn+X+hZRcwzg+3ej/mDbSrDnXpW+oU1NA64vJWCGvcIlCYUN+UrR
2/+3egMJJMYK8lrWFlNpYbaKVsgctryUiBlm0BRbwXDEuS+ZMTJeeg/dnEsHtRfZJYkBOfnG3L1C
fDSpH7wlt/SDqxJEdHgmbvAVCYKu9n2Q7SZcP2ZxkolA/zIrg40G7XxvWqsYLxZ0dyEfulPpqId7
L+jODrNRjtxjGtJcVq0hm9ikg59Ywm7S+4KzVtuKwfwWiazfYlj9+QtJzAXgQJEr21eG6MvvwXwU
E8TERKVHpwzCCpNa1TYJapw+/A5ecWQ76M3BqVB+PHT2qfWNbQZ6RFqQFHLBmQ/a0gzrWArcD/YU
5uGYM6uGWTRd4QsuVobMk2PNX4Im/AFxwBBeDU3Zb2CWeihZBddfvM/uOFIbZboXEjTgb3LmjKcC
ZAg9oVrMifwLLRA8QPRZ08FiXgeFEF5M4As3jkbVTePkFnAmgRjSrP9Q3F4bCWBQnlalTnCWjM6Q
rAwmAvRUypwf+w6lhDh5SPCsJaSzxTmj0Mrk7VaPqaGtpRAUmzzTt46qIPcsXPDwI8nfX1v8obws
8tOdo3zSoicyR3bI4GBTL584sdEAi1E/8UOBw5+cK5JWsOd4E/6o7j/L5ylsJcxi/WkBWtEF424f
RK2zztfjQ1/zWt7zxOBonnQmiWvlFoB5hTiYTvSN+VcJAqSNn2QwgglyP/MJfPrmOayJT8ZYxSSD
KN1XO7qLyLHOzpPv9BrurPYnueI6JertRGJdVW6QwZrdTfIxsHROtTmV6/U32mcemPY8Ob9dU9DE
UaUZ7gCVOrDsSeyucsX5YW6YSu38Z94CPeYrcW3eT7cpbk/F28AxLr0TQk9dUh1NOwgEloBdHtOl
cl0TgiyVjLX0zqYCG5b2JLBK89oEduCSrU8mVByDNiFD6Md39eN72xtTdCRFSf0FtJK2AP4KSAPm
sNpC5Ga9FUu2jCiAokvOyT+A285OfliwV1rJNblsxT+6bzNp3ER+I98jjWZUzcFbo9Am2lp/EMrk
cGaNoYUCpjJqcZ9Cycej9VcjSzhzS6RDb4Q+NdInoCflB19Tv5u8iEdqr47HIGbkT0ESAjdh1Yof
gnFzFQ7dlzg1Zv1CccD/hRpyibcuOeJoo3vaS/U2dL9D9sJP9wAbR3ae5nUrvkQxOuzmx3u6F6Hz
gD6Ve+wMvp9FQgpRiqvwrq1IzgM7KlUi1FuT1EASPBYhIHWqYsvoFFcOj6ZY4UJiT2dqDYBKMdtj
EzEE541gSAXD6hLkIu0qwm/RlTF+rYd2yZxFPOtD/JKrgIptgBdMBbrg3wMQ5nONy+Snv7Y/iE9k
AuuZClFafsKZr7BPBVHz5AvjxDW55+Aj6AmDNuFxArXl/I5qmLBPgeJjbK+LlrU3CpBw/HsvjE9P
L3RGGGpn8nsbgEFsEBBaZcEM+L/umJsJHVPWi7Dui6G+vxDFee6lsfwvk/EgZkZv0wBMqzBqGUxm
V4gYM8rt2ET71qqXw2SuXhf/M4VS5RT0qoPGIdljI5UeLOCPSNdd4114mKm29XLFdcuFPbg9s1C7
xCvkchqJYsWEZ/A/lk4taeiDXmo4uTc0qr2XrCsCfNWQcfb7h+8kNQ8L6stNnY+kyAni3jaNs800
k/STIthADj2Q7hMzbxrwsKaXwiovfyzhYR+lUxebSFR7cqB6Ip0j36G5mE/8a9ouRGUE7zKjaqUC
SNw+BZEr8sxkDPu7qPckBbo/aZZspP6Gxy5xXJV0JDLRl0eHkR/jnQOHr5FdNzrNrZBh6d+ptzyI
NEqTbB/E37WPLVJfhPz5jxajFWt8welWJcoAArFqzkxCfhQV2yiWssVLraZop99Dh2vjkq2KMv3H
QlTHJj85v3z7qR8nd7Cl2ZzYufffVorkyZQ0dv9GJ25Fml0RQxAajNj2eocEG98Ei8Mu6ladsufA
OFfzt4VEehwWq0ulXJplhEiI6iJrrP31YfrARpzm4+isfd1oGZb2AzbjUHABe9ne9D/8lIT5hx7E
S4ItIRStMe3frqK2+52eqsQD+o3vEMQPPXBUoIb6tUr/omLRAIeZmUIke/3I/msVhm7N94LzSSVo
ZxiCdx0prXoEijcxlDtFiWw/GNlNSQzSB4+uU1O3GnA9JG4qd5VgdCOz3fwUrTBGNHYNmhI+kGnV
gHTzCyMh4xsMw12JQrc5pvwMVXkTOl3VBpFIIb08NbSYmEmqJ6DuDgecd6vi27PbNgSGziMY/Mr7
s7ANJK91OjwuTYSYGgYuovOozYkL6yLi80u3bzlJSc09hBF1w1ndl3Q7FC+Zj7d4Rgtu0ykVhpK9
ZAuzhMtDG4n1Bl00ugTX7+VC3riMM52YSRvBitn/nCUGtD5toUckm+6RxDEChlej4cMW7lCD4Yxi
RXOj0Aj7iSFrKI+8KNubMLlHuFiXeqTHSzE1mpWyrYoSE33dBGbLuNeGqPZlm8e5wW1G5SpRuCD1
902D0nxD51MxrvbjWYG3jBu/MbLJL/CqExdVL13ib8QphzSbQT/zEr0wH8fMKKDxrnWCFkWoduBk
HoJhJcTMCf1msmZ++ZGmYsm1NnehJnfJdf9LulD4sq0vh0uDtJgFMYuMETurRBQdfcFyd5lG/pSy
snHWI87bj99VA8W3lqV+u3ARus+VfjTc+BX4JsJqrxZpuH8S/zScwWMsm5hZ86/8OSCnH1bpFuBU
BKuTBPJO0wiz8iSmbAs/Qxfka0PDPNOddAFLjZnASaARTkbE0t2YuQD9dBEbPmV43rlytjUaWHoJ
FkFaVJaDhoYOefsmMgx0NH0xEJfkWLSLqEb6IAtX52XIEAuc6/S368KU85kimXBqf4EJc+LsOgfU
W9iCrM3TBsa39ud+DUlgQ9UOxGcMKH1oxIE+HC6c0TwhhTnQKAUuiJTk3WG8HQzmc89i9Glop9gl
wjKBmY5y3yMB5aqU8LRtjDHAo2g0NdeXCwYu/2s2OZKIGtVwAYIABXhRL9zcAZGouDK1qtudJMv2
Jb6X6fSszNcat/G4Wj858x1pqLSUBfnrWxJ5UswqvvWO4uqQiaQxJu3zgE+dPvTLaFeeScz1jgLp
AKrnr0eqyUko23RMi9EqtxT1VhGHtmMyeVzGawfN60iIQQxuSMa4NgP+RdtDBhcDNTKDEfr0pnam
/B9hXmNxVp+LYmPCk13sRlnsnit7c/WNknKoyoLWxZKyFE9p9Rp0YA2yS6p31sBcaIbaUndaFOJl
3eW2y/6aBCQq20GWSJe3GA0GV1kNy74UEP+OUBfgFuBCx7lmitRxACTGxXt/j182rp1McCJe+5Bn
fCiKycGJ13MMV5ZeDVF0YXpB90ElW0TnJInHpkK4DDN7TtKz9zao7eYLqJBwnAXjhr8xW7tm/tgE
6AUtTXtpLCSTM5bFPJy8I01oVxYNlf7hMogvbV8uGKp7eJ2AvMGg86BMS3feSBIscZRObcnOp+R5
K+kZCNvJ0YSeAieQ+qlnIPsfdKTdpJPunsQ4WdVZ/mAhP6Es7nmJJ3wksU09LMS3Tt9k9MtpuGcN
Ndhw6MhuolFOBwwA4bbjuYGsWIU0Hhk8u5Y8vv8pjoRDtEBh6pfU18DyKinEWITmx9Nys0jHCVqS
BDOWcvuEsB2b55OccrBDIL30SFALuuQgpMsZK72Zfvduresf3jrwMIFApExyafc4xqGMIv/yyS3f
dX2y7w6wpAjCkXMYK8uE8E9X41fmogR9Ad7h7Sec6L23eWbUj4aShKfNiDKfFZBdo6vRJJe7XGM3
TkFTlnS4j0eETovhLchkhTJtOL8z9K31KVg2bAh8XPtHYyFxh1dx5+25UQC3s0gYtV6NdOH8HRJ7
riLvy390WyX+j08ye9g6Jqei2tZH7ZJeHbfYQO1gMDv8tZLYQISrwfcB8wBjVNXg47RRLcfMmTob
ID0ajPGz2t0DuDk8iJy1LnIEZ78SgOgYIjkGi5TFvoPdjQWQk7/EpajHHkSjZMgyplMkikE468RV
JW7qtUWZL6LhHICholIlo0w/Y2HqYs3NE2ot1eBWNVt2wsLNRdg645M3Nx4mx5sZgp9aqWS2pbzK
mDTd/yEO3RbP6c0dLHjM72VtybmPnpsDZUoH2eZk53se7P2fFPjGnWXW+Tr9juNS4/M2qhN75Ua0
+jnPO2CY0Zjbbe28UKqhdOPvQzh1/xHcI6+HKp5kQs9Ag2uZz+8vuaifUyo85VsBLMBbttMe0RjL
AmtFrZSe1RrRqkx2KHZMLXXpwltXBlYX0RJzuKr1iOHRRGsT+33sUhU8yExWWR4ufvVNq7iEh7VO
d5kfQvAIXu1Q99wgLK8HH0W6kWnftPL4hKhHOm9tYvNdBLpjwIBf1qPM9oBDTALSoYG4BJcwGYl3
tokV7xgd8sCahfDs3Yas74LHIvvfnGoTTjOM6IvFRXRlUsbFOLq7V+F1XuNT1a3em6ceoWjZXVot
XV2WD+4U6RJ4hD/Le6eXzXvxJwSDwFZ/rJ4TMETBBfXfvetNfvOtfJiNwOBcS2dvZet62NWqDckw
kJMkNw2LkBhvMjTW3kW7OjRMQz4Ba86FO0PY+Sgxh1HemwRcimJD1/nspKZSi8r+w6Y8DivtOttq
Scfitxry9U51dtvv9TE4h59LHgWWVWsadetdzUlFQlL+Wk43Tep5tCWkVCuhCdr+ta94BIiMIv6g
+9qhKZcgtWRNXhP8PyYW+o6nhxpeX7UoRvZ63hHQMnTejEXSn8Oz2SxYp365Cf3CLJAlML5LNXqA
dl3rYZreABfh6qvv4W6kkYR4YFD6Pg1x7kh9fzY1dxxYw+M+KSTPkdnCnI1cGH7HmcpGIiPKN3QH
tmT57qbKyhbR7nj4SyE/CNVNSLzgg5NFhWP7iqaifNDWjLMxnCqlW2HYpGV3gOSzQQrzCsJNwyVX
+hQqRh8/Ql/C7JhTM0TtHZ3PaKGoWbbODrccENuArlPWojvwH1F3P3r6voBoGapEOd/VOGMBsLy9
5PDpH5iWRzbzBiV1a+p94xOnQzQ0BYpsaACbJBnz/UpMyVu+nHzZWRmQuL/GacUXXCtDY3grsGLs
z3vq5v6WRm7QEI19eZkLIQMMskEDk4uOT9L2wgfaP/lXA4tTfcIzGikmJo7LRDxUKQF8mkI/7bUP
n6P1KWwpZqF9+N5PD4K3ha7Mb70ujE1+N6ayTy88kUKIPHnbSa/jLGVSOdfoGqiTbYVQHsKLhesN
CLVT7aPxyomJslLdsvsFh+3vPKLgWy/H3qD6kYrj0kSeRgl32MRqalMgUH35AJ59nusRuqYzW8Ao
5Lslj1B9VJ5Wixvs7gMclYcUpuqs9wnRXlIuaq+mjWLjrBD8VUHGA/WJVPGoy9fMy+JkY743oaOF
dcDmJIPiWvLhYvjHDQ5Bo6fd6bLEfMsVIj8yIB8UleRZF5W2fNIClC0r7Lp9WYnOQePEiCpHdVsZ
NvKi/m1fmv5Ryb+12Mkz6wzmCRB1sxPqD25+X/EUJh6JM4v5o3ItAeA6W62p36xT4u9LqEqQMOFK
gcbhA9XrCCiONjrFjNz5dr0dL4bM9PU3sBJfEE1jM6f18eSuENhVNlGvHNOsUrP2+GnpEgTlz31J
/fAOnrrnrQ+WRn4njnSBBxd1xQ7BaupyJkVu7YKXiOZw1iaUaPdARqzPfenNuj4FXDKCQi6Uft3F
4gRPwBML4hpWGP9rnTzI7EwJbfnVQpE0kh51/dapTlWn6aBqyuri8e94sXJxqY7r1UFlBv7/hukv
N4Mxam+PQ5CBCzhY7AAF5ffUfmgC6tYGDv6y+o6FUGwnqEmDlzCTs45tgSm+MbJooE+1wBQi719g
X9MxihQaQ3y7sX2wtb5LtSRu097RtAtnxcQatQzqSOvsMrq1iTdgvSYyiGULe3sSx9VPTwwsO6EC
qNp1eTV1An4/MpY6tMsHBb5BlTOU2ZHFqZ6SIfbS/BdRjBhSa7QEZ85f546mgkkXLgCe/H+aN9OD
aMX+Ktby1lXFdJJFHQ7OKfjxw0FVgxHopIPpnlCjkCA122Fv/fFJJRG7kbFeGPcA1M0H76vYVOid
ybNjGX05HCtBUJwPougocWVhQchB+Qeedb2vwDe+W3HAnIWFdr4DSie3V7erceBHWodHl/8RjySj
q9z7gp/XFmADBC7P6UO4E5Qm2+zi629sVsLnoNC0fsnlCqdkrj3ePDNF6J5c4aD/nCanmTHIDRlv
zkn66VDBQgfv5oBxOIhxAwNqxBc174QgTQMuwKLQRFaC0cvMNtyuI/Ny4I9Xb8dgqc+whKUs7qFt
DScBeZ9DJL2OoIGizPNQrugraCdMEuc4QtA94YzFIGD1/1igThCwkcqHFfo1kld8/p3kYBv2/dlZ
7URsIwCkHdtaW9mqg0IsAuQgpHeNp0lAxt7109QD0nzze18lR63gcfNY0pCYGpahSRoUCzc7XRSm
OqetRg+tryVjJ6BfTSRhXAr5W779UTWJ9pt0wIyuBiYfMXdgceRR5KeJCBtxFUGuXq0uuIsRU5wo
+h7CtsviNLKgQVIGAjyBcTIJO+FbU8THeB8wQUSZ2DEmZoTOiFl/vi5GvUUcEI4yJ9U+IZ+2Jcoj
J5H0dshAfgFAEXiW05eBDC+RCEeI/gpRc5meMCEbSeOmx0p/FIHw2gYeiskLOi16N9uRd4cVDwJA
Wwt45PCSwot9nWYW5tUvhpy0zJy+IhoaU2W25inkEN9oIzvkMYtL9OBwsjB/mBfWs56ODphnTxJW
yotIvLs/IcxLUNxhs6LutdwnDe87qGgL+jntyPFex01d9INNUjghwnOkulOXXzxEXmw8M+2+X9qx
MKUjfOVQwVZzI6J4vZ9SRNwpqG1wS6jREYdm4XMPlKePaNeKrfEeykiyShfZd/LKpGFxxm1QgjF3
Yt9QNhYoGKB+/OqKi8dQg/8Y4ZrRENgffv8TfceR9cNvGXiD8TelkhViZTBsG3/1IaC7gzeYw1jN
UrJqDulRmLsAIvYGJg1LSlLMNsjF9z3SyGil5SKywvicA0YD/M/HuaRDlnOo5mN+DaSKHopFjAXX
BomSeJd35TFeWLbKq8q2lE+3AkNL+3VmBawIl0lSMNZpvbqZVSxRn+vhf4ew7DQWK92opV3yXQHX
tAm+YmVIJNvu+MTjThsEIoOyUt669L/tlm/cnJAMLji8s0QttREeNO/5BjbUrZSAJs8RVV8kysKH
+7eq/jbOLnYpSsJw39fJBpzM+LqQHQp5IPeyGCp0u2BFP93pTFlA+Sevq5jb8mt2N4blsFURb84j
n2t0h3NlPiVrIWXwKPIN5ik44UU4YURklqwL/SkiYYChhl8=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_rhd_headstage_slave_full_16_probes is
  port (
    MISO1_A_SW : out STD_LOGIC;
    MISO2_A_SW : out STD_LOGIC;
    MISO1_B_SW : out STD_LOGIC;
    MISO2_B_SW : out STD_LOGIC;
    MISO1_C_SW : out STD_LOGIC;
    MISO2_C_SW : out STD_LOGIC;
    MISO1_D_SW : out STD_LOGIC;
    MISO2_D_SW : out STD_LOGIC;
    MISO1_E_SW : out STD_LOGIC;
    MISO2_E_SW : out STD_LOGIC;
    MISO1_F_SW : out STD_LOGIC;
    MISO2_F_SW : out STD_LOGIC;
    MISO1_G_SW : out STD_LOGIC;
    MISO2_G_SW : out STD_LOGIC;
    MISO1_H_SW : out STD_LOGIC;
    MISO2_H_SW : out STD_LOGIC;
    MISO1_I_SW : out STD_LOGIC;
    MISO2_I_SW : out STD_LOGIC;
    MISO1_J_SW : out STD_LOGIC;
    MISO2_J_SW : out STD_LOGIC;
    MISO1_K_SW : out STD_LOGIC;
    MISO2_K_SW : out STD_LOGIC;
    MISO1_L_SW : out STD_LOGIC;
    MISO2_L_SW : out STD_LOGIC;
    MISO1_M_SW : out STD_LOGIC;
    MISO2_M_SW : out STD_LOGIC;
    MISO1_N_SW : out STD_LOGIC;
    MISO2_N_SW : out STD_LOGIC;
    MISO1_O_SW : out STD_LOGIC;
    MISO2_O_SW : out STD_LOGIC;
    MISO1_P_SW : out STD_LOGIC;
    MISO2_P_SW : out STD_LOGIC;
    \counter_32_63_reg[6]\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \counter_0_31_reg[6]\ : in STD_LOGIC;
    counter_32_630 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \counter_32_63_reg[4]\ : in STD_LOGIC;
    \counter_32_63_reg[3]\ : in STD_LOGIC;
    \counter_32_63_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    counter_0_310 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \in4x_P2_reg[61]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    MISO1_A : in STD_LOGIC;
    MISO2_A : in STD_LOGIC;
    MISO1_B : in STD_LOGIC;
    MISO2_B : in STD_LOGIC;
    MISO1_C : in STD_LOGIC;
    MISO2_C : in STD_LOGIC;
    MISO1_D : in STD_LOGIC;
    MISO2_D : in STD_LOGIC;
    MISO1_E : in STD_LOGIC;
    MISO2_E : in STD_LOGIC;
    MISO1_F : in STD_LOGIC;
    MISO2_F : in STD_LOGIC;
    MISO1_G : in STD_LOGIC;
    MISO2_G : in STD_LOGIC;
    MISO1_H : in STD_LOGIC;
    MISO2_H : in STD_LOGIC;
    MISO1_I : in STD_LOGIC;
    MISO2_I : in STD_LOGIC;
    MISO1_J : in STD_LOGIC;
    MISO2_J : in STD_LOGIC;
    MISO1_K : in STD_LOGIC;
    MISO2_K : in STD_LOGIC;
    MISO1_L : in STD_LOGIC;
    MISO2_L : in STD_LOGIC;
    MISO1_M : in STD_LOGIC;
    MISO2_M : in STD_LOGIC;
    MISO1_N : in STD_LOGIC;
    MISO2_N : in STD_LOGIC;
    MISO1_O : in STD_LOGIC;
    MISO2_O : in STD_LOGIC;
    MISO1_P : in STD_LOGIC;
    MISO2_P : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_rhd_headstage_slave_full_16_probes : entity is "rhd_headstage_slave_full_16_probes";
end recording_inst_0_rhd_axi_0_0_rhd_headstage_slave_full_16_probes;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_rhd_headstage_slave_full_16_probes is
  signal A1_n_10 : STD_LOGIC;
  signal A1_n_100 : STD_LOGIC;
  signal A1_n_101 : STD_LOGIC;
  signal A1_n_102 : STD_LOGIC;
  signal A1_n_103 : STD_LOGIC;
  signal A1_n_104 : STD_LOGIC;
  signal A1_n_105 : STD_LOGIC;
  signal A1_n_106 : STD_LOGIC;
  signal A1_n_107 : STD_LOGIC;
  signal A1_n_108 : STD_LOGIC;
  signal A1_n_109 : STD_LOGIC;
  signal A1_n_11 : STD_LOGIC;
  signal A1_n_110 : STD_LOGIC;
  signal A1_n_111 : STD_LOGIC;
  signal A1_n_112 : STD_LOGIC;
  signal A1_n_113 : STD_LOGIC;
  signal A1_n_114 : STD_LOGIC;
  signal A1_n_115 : STD_LOGIC;
  signal A1_n_116 : STD_LOGIC;
  signal A1_n_117 : STD_LOGIC;
  signal A1_n_118 : STD_LOGIC;
  signal A1_n_119 : STD_LOGIC;
  signal A1_n_12 : STD_LOGIC;
  signal A1_n_120 : STD_LOGIC;
  signal A1_n_121 : STD_LOGIC;
  signal A1_n_122 : STD_LOGIC;
  signal A1_n_123 : STD_LOGIC;
  signal A1_n_13 : STD_LOGIC;
  signal A1_n_14 : STD_LOGIC;
  signal A1_n_15 : STD_LOGIC;
  signal A1_n_16 : STD_LOGIC;
  signal A1_n_17 : STD_LOGIC;
  signal A1_n_18 : STD_LOGIC;
  signal A1_n_19 : STD_LOGIC;
  signal A1_n_20 : STD_LOGIC;
  signal A1_n_21 : STD_LOGIC;
  signal A1_n_22 : STD_LOGIC;
  signal A1_n_23 : STD_LOGIC;
  signal A1_n_24 : STD_LOGIC;
  signal A1_n_25 : STD_LOGIC;
  signal A1_n_26 : STD_LOGIC;
  signal A1_n_27 : STD_LOGIC;
  signal A1_n_28 : STD_LOGIC;
  signal A1_n_29 : STD_LOGIC;
  signal A1_n_30 : STD_LOGIC;
  signal A1_n_31 : STD_LOGIC;
  signal A1_n_32 : STD_LOGIC;
  signal A1_n_33 : STD_LOGIC;
  signal A1_n_34 : STD_LOGIC;
  signal A1_n_35 : STD_LOGIC;
  signal A1_n_36 : STD_LOGIC;
  signal A1_n_37 : STD_LOGIC;
  signal A1_n_38 : STD_LOGIC;
  signal A1_n_39 : STD_LOGIC;
  signal A1_n_40 : STD_LOGIC;
  signal A1_n_41 : STD_LOGIC;
  signal A1_n_42 : STD_LOGIC;
  signal A1_n_43 : STD_LOGIC;
  signal A1_n_44 : STD_LOGIC;
  signal A1_n_45 : STD_LOGIC;
  signal A1_n_46 : STD_LOGIC;
  signal A1_n_47 : STD_LOGIC;
  signal A1_n_48 : STD_LOGIC;
  signal A1_n_49 : STD_LOGIC;
  signal A1_n_50 : STD_LOGIC;
  signal A1_n_51 : STD_LOGIC;
  signal A1_n_52 : STD_LOGIC;
  signal A1_n_53 : STD_LOGIC;
  signal A1_n_54 : STD_LOGIC;
  signal A1_n_55 : STD_LOGIC;
  signal A1_n_56 : STD_LOGIC;
  signal A1_n_57 : STD_LOGIC;
  signal A1_n_58 : STD_LOGIC;
  signal A1_n_59 : STD_LOGIC;
  signal A1_n_6 : STD_LOGIC;
  signal A1_n_60 : STD_LOGIC;
  signal A1_n_61 : STD_LOGIC;
  signal A1_n_62 : STD_LOGIC;
  signal A1_n_63 : STD_LOGIC;
  signal A1_n_64 : STD_LOGIC;
  signal A1_n_65 : STD_LOGIC;
  signal A1_n_66 : STD_LOGIC;
  signal A1_n_67 : STD_LOGIC;
  signal A1_n_68 : STD_LOGIC;
  signal A1_n_69 : STD_LOGIC;
  signal A1_n_70 : STD_LOGIC;
  signal A1_n_71 : STD_LOGIC;
  signal A1_n_72 : STD_LOGIC;
  signal A1_n_73 : STD_LOGIC;
  signal A1_n_74 : STD_LOGIC;
  signal A1_n_75 : STD_LOGIC;
  signal A1_n_76 : STD_LOGIC;
  signal A1_n_77 : STD_LOGIC;
  signal A1_n_78 : STD_LOGIC;
  signal A1_n_79 : STD_LOGIC;
  signal A1_n_80 : STD_LOGIC;
  signal A1_n_81 : STD_LOGIC;
  signal A1_n_82 : STD_LOGIC;
  signal A1_n_83 : STD_LOGIC;
  signal A1_n_84 : STD_LOGIC;
  signal A1_n_85 : STD_LOGIC;
  signal A1_n_86 : STD_LOGIC;
  signal A1_n_87 : STD_LOGIC;
  signal A1_n_88 : STD_LOGIC;
  signal A1_n_89 : STD_LOGIC;
  signal A1_n_9 : STD_LOGIC;
  signal A1_n_90 : STD_LOGIC;
  signal A1_n_91 : STD_LOGIC;
  signal A1_n_92 : STD_LOGIC;
  signal A1_n_93 : STD_LOGIC;
  signal A1_n_94 : STD_LOGIC;
  signal A1_n_95 : STD_LOGIC;
  signal A1_n_96 : STD_LOGIC;
  signal A1_n_97 : STD_LOGIC;
  signal A1_n_98 : STD_LOGIC;
  signal A1_n_99 : STD_LOGIC;
  signal A2_n_0 : STD_LOGIC;
  signal A2_n_1 : STD_LOGIC;
  signal clk_counter_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal counter_0_31 : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal counter_32_63 : STD_LOGIC_VECTOR ( 6 downto 3 );
  signal sclk_counter_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sclk_counter_reg_0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sclk_counter_reg_1 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sclk_counter_reg_10 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sclk_counter_reg_11 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sclk_counter_reg_12 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sclk_counter_reg_13 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sclk_counter_reg_14 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sclk_counter_reg_15 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sclk_counter_reg_16 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sclk_counter_reg_17 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sclk_counter_reg_18 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sclk_counter_reg_19 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sclk_counter_reg_2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sclk_counter_reg_20 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sclk_counter_reg_21 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sclk_counter_reg_22 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sclk_counter_reg_23 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sclk_counter_reg_24 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sclk_counter_reg_25 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sclk_counter_reg_26 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sclk_counter_reg_27 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sclk_counter_reg_28 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sclk_counter_reg_29 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sclk_counter_reg_3 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sclk_counter_reg_4 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sclk_counter_reg_5 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sclk_counter_reg_6 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sclk_counter_reg_7 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sclk_counter_reg_8 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sclk_counter_reg_9 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sel : STD_LOGIC;
begin
A1: entity work.recording_inst_0_rhd_axi_0_0_rhd_headstage_slave
     port map (
      E(0) => sel,
      MISO1_A => MISO1_A,
      MISO1_A_SW => MISO1_A_SW,
      Q(0) => Q(0),
      SR(0) => SR(0),
      \clk_counter_reg[0]_0\ => A1_n_6,
      \clk_counter_reg[1]_0\(0) => clk_counter_reg(1),
      counter_0_31(1 downto 0) => counter_0_31(6 downto 5),
      counter_0_310(1 downto 0) => counter_0_310(1 downto 0),
      \counter_0_31_reg[6]_0\ => A1_n_9,
      \counter_0_31_reg[6]_1\ => A1_n_13,
      \counter_0_31_reg[6]_10\ => A1_n_49,
      \counter_0_31_reg[6]_11\ => A1_n_53,
      \counter_0_31_reg[6]_12\ => A1_n_57,
      \counter_0_31_reg[6]_13\ => A1_n_61,
      \counter_0_31_reg[6]_14\ => A1_n_65,
      \counter_0_31_reg[6]_15\ => A1_n_72,
      \counter_0_31_reg[6]_16\ => A1_n_75,
      \counter_0_31_reg[6]_17\ => A1_n_79,
      \counter_0_31_reg[6]_18\ => A1_n_82,
      \counter_0_31_reg[6]_19\ => A1_n_86,
      \counter_0_31_reg[6]_2\ => A1_n_17,
      \counter_0_31_reg[6]_20\ => A1_n_89,
      \counter_0_31_reg[6]_21\ => A1_n_93,
      \counter_0_31_reg[6]_22\ => A1_n_96,
      \counter_0_31_reg[6]_23\ => A1_n_100,
      \counter_0_31_reg[6]_24\ => A1_n_103,
      \counter_0_31_reg[6]_25\ => A1_n_107,
      \counter_0_31_reg[6]_26\ => A1_n_110,
      \counter_0_31_reg[6]_27\ => A1_n_114,
      \counter_0_31_reg[6]_28\ => A1_n_117,
      \counter_0_31_reg[6]_29\ => A1_n_121,
      \counter_0_31_reg[6]_3\ => A1_n_21,
      \counter_0_31_reg[6]_4\ => A1_n_25,
      \counter_0_31_reg[6]_5\ => A1_n_29,
      \counter_0_31_reg[6]_6\ => A1_n_33,
      \counter_0_31_reg[6]_7\ => A1_n_37,
      \counter_0_31_reg[6]_8\ => A1_n_41,
      \counter_0_31_reg[6]_9\ => A1_n_45,
      counter_32_630(2 downto 0) => counter_32_630(2 downto 0),
      \counter_32_63_reg[2]_0\ => A1_n_10,
      \counter_32_63_reg[2]_1\ => A1_n_14,
      \counter_32_63_reg[2]_10\ => A1_n_50,
      \counter_32_63_reg[2]_11\ => A1_n_54,
      \counter_32_63_reg[2]_12\ => A1_n_58,
      \counter_32_63_reg[2]_13\ => A1_n_62,
      \counter_32_63_reg[2]_14\ => A1_n_66,
      \counter_32_63_reg[2]_15\ => A1_n_69,
      \counter_32_63_reg[2]_16\ => A1_n_73,
      \counter_32_63_reg[2]_17\ => A1_n_76,
      \counter_32_63_reg[2]_18\ => A1_n_80,
      \counter_32_63_reg[2]_19\ => A1_n_83,
      \counter_32_63_reg[2]_2\ => A1_n_18,
      \counter_32_63_reg[2]_20\ => A1_n_87,
      \counter_32_63_reg[2]_21\ => A1_n_90,
      \counter_32_63_reg[2]_22\ => A1_n_94,
      \counter_32_63_reg[2]_23\ => A1_n_97,
      \counter_32_63_reg[2]_24\ => A1_n_101,
      \counter_32_63_reg[2]_25\ => A1_n_104,
      \counter_32_63_reg[2]_26\ => A1_n_108,
      \counter_32_63_reg[2]_27\ => A1_n_111,
      \counter_32_63_reg[2]_28\ => A1_n_115,
      \counter_32_63_reg[2]_29\ => A1_n_118,
      \counter_32_63_reg[2]_3\ => A1_n_22,
      \counter_32_63_reg[2]_30\ => A1_n_122,
      \counter_32_63_reg[2]_31\ => \counter_32_63_reg[2]\,
      \counter_32_63_reg[2]_4\ => A1_n_26,
      \counter_32_63_reg[2]_5\ => A1_n_30,
      \counter_32_63_reg[2]_6\ => A1_n_34,
      \counter_32_63_reg[2]_7\ => A1_n_38,
      \counter_32_63_reg[2]_8\ => A1_n_42,
      \counter_32_63_reg[2]_9\ => A1_n_46,
      \counter_32_63_reg[3]_0\ => A1_n_12,
      \counter_32_63_reg[3]_1\ => A1_n_16,
      \counter_32_63_reg[3]_10\ => A1_n_52,
      \counter_32_63_reg[3]_11\ => A1_n_56,
      \counter_32_63_reg[3]_12\ => A1_n_60,
      \counter_32_63_reg[3]_13\ => A1_n_64,
      \counter_32_63_reg[3]_14\ => A1_n_68,
      \counter_32_63_reg[3]_15\ => A1_n_71,
      \counter_32_63_reg[3]_16\ => A1_n_74,
      \counter_32_63_reg[3]_17\ => A1_n_78,
      \counter_32_63_reg[3]_18\ => A1_n_81,
      \counter_32_63_reg[3]_19\ => A1_n_85,
      \counter_32_63_reg[3]_2\ => A1_n_20,
      \counter_32_63_reg[3]_20\ => A1_n_88,
      \counter_32_63_reg[3]_21\ => A1_n_92,
      \counter_32_63_reg[3]_22\ => A1_n_95,
      \counter_32_63_reg[3]_23\ => A1_n_99,
      \counter_32_63_reg[3]_24\ => A1_n_102,
      \counter_32_63_reg[3]_25\ => A1_n_106,
      \counter_32_63_reg[3]_26\ => A1_n_109,
      \counter_32_63_reg[3]_27\ => A1_n_113,
      \counter_32_63_reg[3]_28\ => A1_n_116,
      \counter_32_63_reg[3]_29\ => A1_n_120,
      \counter_32_63_reg[3]_3\ => A1_n_24,
      \counter_32_63_reg[3]_30\ => A1_n_123,
      \counter_32_63_reg[3]_31\ => \counter_32_63_reg[3]\,
      \counter_32_63_reg[3]_4\ => A1_n_28,
      \counter_32_63_reg[3]_5\ => A1_n_32,
      \counter_32_63_reg[3]_6\ => A1_n_36,
      \counter_32_63_reg[3]_7\ => A1_n_40,
      \counter_32_63_reg[3]_8\ => A1_n_44,
      \counter_32_63_reg[3]_9\ => A1_n_48,
      \counter_32_63_reg[4]_0\ => \counter_32_63_reg[4]\,
      \counter_32_63_reg[6]_0\(3 downto 0) => counter_32_63(6 downto 3),
      \counter_32_63_reg[6]_1\ => A1_n_11,
      \counter_32_63_reg[6]_10\ => A1_n_47,
      \counter_32_63_reg[6]_11\ => A1_n_51,
      \counter_32_63_reg[6]_12\ => A1_n_55,
      \counter_32_63_reg[6]_13\ => A1_n_59,
      \counter_32_63_reg[6]_14\ => A1_n_63,
      \counter_32_63_reg[6]_15\ => A1_n_67,
      \counter_32_63_reg[6]_16\ => A1_n_70,
      \counter_32_63_reg[6]_17\ => A1_n_77,
      \counter_32_63_reg[6]_18\ => A1_n_84,
      \counter_32_63_reg[6]_19\ => A1_n_91,
      \counter_32_63_reg[6]_2\ => A1_n_15,
      \counter_32_63_reg[6]_20\ => A1_n_98,
      \counter_32_63_reg[6]_21\ => A1_n_105,
      \counter_32_63_reg[6]_22\ => A1_n_112,
      \counter_32_63_reg[6]_23\ => A1_n_119,
      \counter_32_63_reg[6]_3\ => A1_n_19,
      \counter_32_63_reg[6]_4\ => A1_n_23,
      \counter_32_63_reg[6]_5\ => A1_n_27,
      \counter_32_63_reg[6]_6\ => A1_n_31,
      \counter_32_63_reg[6]_7\ => A1_n_35,
      \counter_32_63_reg[6]_8\ => A1_n_39,
      \counter_32_63_reg[6]_9\ => A1_n_43,
      \in4x_A1_reg[60]\(0) => \in4x_P2_reg[61]\(0),
      \miso_out_i_2__28\ => A2_n_1,
      miso_out_i_3(1 downto 0) => sclk_counter_reg_1(1 downto 0),
      \miso_out_i_3__0\(1 downto 0) => sclk_counter_reg_2(1 downto 0),
      \miso_out_i_3__1\(1 downto 0) => sclk_counter_reg_3(1 downto 0),
      \miso_out_i_3__10\(1 downto 0) => sclk_counter_reg_0(1 downto 0),
      \miso_out_i_3__11\(1 downto 0) => sclk_counter_reg_6(1 downto 0),
      \miso_out_i_3__12\(1 downto 0) => sclk_counter_reg_8(1 downto 0),
      \miso_out_i_3__13\(1 downto 0) => sclk_counter_reg_10(1 downto 0),
      \miso_out_i_3__14\(1 downto 0) => sclk_counter_reg_12(1 downto 0),
      \miso_out_i_3__15\(1 downto 0) => sclk_counter_reg_14(1 downto 0),
      \miso_out_i_3__16\(1 downto 0) => sclk_counter_reg_16(1 downto 0),
      \miso_out_i_3__17\(1 downto 0) => sclk_counter_reg_18(1 downto 0),
      \miso_out_i_3__18\(1 downto 0) => sclk_counter_reg_20(1 downto 0),
      \miso_out_i_3__19\(1 downto 0) => sclk_counter_reg_26(1 downto 0),
      \miso_out_i_3__2\(1 downto 0) => sclk_counter_reg_4(1 downto 0),
      \miso_out_i_3__20\(1 downto 0) => sclk_counter_reg_28(1 downto 0),
      \miso_out_i_3__21\(1 downto 0) => sclk_counter_reg(1 downto 0),
      \miso_out_i_3__22\(1 downto 0) => sclk_counter_reg_5(1 downto 0),
      \miso_out_i_3__23\(1 downto 0) => sclk_counter_reg_7(1 downto 0),
      \miso_out_i_3__24\(1 downto 0) => sclk_counter_reg_9(1 downto 0),
      \miso_out_i_3__25\(1 downto 0) => sclk_counter_reg_11(1 downto 0),
      \miso_out_i_3__26\(1 downto 0) => sclk_counter_reg_13(1 downto 0),
      \miso_out_i_3__27\(1 downto 0) => sclk_counter_reg_15(1 downto 0),
      \miso_out_i_3__28\(1 downto 0) => sclk_counter_reg_19(1 downto 0),
      \miso_out_i_3__29\ => A2_n_0,
      \miso_out_i_3__29_0\(1 downto 0) => sclk_counter_reg_27(1 downto 0),
      \miso_out_i_3__3\(1 downto 0) => sclk_counter_reg_17(1 downto 0),
      \miso_out_i_3__30\(1 downto 0) => sclk_counter_reg_29(1 downto 0),
      \miso_out_i_3__4\(1 downto 0) => sclk_counter_reg_21(1 downto 0),
      \miso_out_i_3__5\(1 downto 0) => sclk_counter_reg_22(1 downto 0),
      \miso_out_i_3__6\(1 downto 0) => sclk_counter_reg_23(1 downto 0),
      \miso_out_i_3__7\(1 downto 0) => sclk_counter_reg_24(1 downto 0),
      \miso_out_i_3__8\(1 downto 0) => sclk_counter_reg_25(1 downto 0),
      s00_axi_aclk => s00_axi_aclk
    );
A2: entity work.\recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized15\
     port map (
      E(0) => sel,
      MISO2_A => MISO2_A,
      MISO2_A_SW => MISO2_A_SW,
      Q(1 downto 0) => sclk_counter_reg(1 downto 0),
      SR(0) => SR(0),
      counter_0_31(0) => counter_0_31(5),
      \counter_0_31_reg[6]_0\ => A2_n_1,
      \counter_0_31_reg[6]_1\ => \counter_0_31_reg[6]\,
      \counter_32_63_reg[6]_0\ => A2_n_0,
      \counter_32_63_reg[6]_1\ => \counter_32_63_reg[6]\,
      \in4x_A2_reg[56]\(0) => \in4x_P2_reg[61]\(0),
      miso_out_reg_0 => A1_n_6,
      miso_out_reg_1 => A1_n_69,
      miso_out_reg_2 => A1_n_70,
      miso_out_reg_3 => A1_n_71,
      miso_out_reg_4(0) => clk_counter_reg(1),
      miso_out_reg_i_2_0(1 downto 0) => counter_32_63(4 downto 3),
      s00_axi_aclk => s00_axi_aclk
    );
B1: entity work.\recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized0\
     port map (
      E(0) => sel,
      MISO1_B => MISO1_B,
      MISO1_B_SW => MISO1_B_SW,
      Q(1 downto 0) => sclk_counter_reg_0(1 downto 0),
      SR(0) => SR(0),
      \in4x_B1_reg[56]\(0) => \in4x_P2_reg[61]\(0),
      \miso_out_i_2__6_0\ => A2_n_1,
      miso_out_reg_0 => A1_n_6,
      miso_out_reg_1 => A1_n_10,
      miso_out_reg_2 => A1_n_9,
      miso_out_reg_3 => A1_n_11,
      miso_out_reg_4 => A1_n_12,
      miso_out_reg_5(0) => clk_counter_reg(1),
      s00_axi_aclk => s00_axi_aclk
    );
B2: entity work.\recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized16\
     port map (
      E(0) => sel,
      MISO2_B => MISO2_B,
      MISO2_B_SW => MISO2_B_SW,
      Q(1 downto 0) => sclk_counter_reg_1(1 downto 0),
      SR(0) => SR(0),
      \in4x_B2_reg[56]\(0) => \in4x_P2_reg[61]\(0),
      miso_out_i_3_0(2 downto 0) => counter_32_63(6 downto 4),
      miso_out_i_3_1 => A2_n_0,
      miso_out_reg_0 => A1_n_6,
      miso_out_reg_1 => A1_n_74,
      miso_out_reg_2 => A1_n_72,
      miso_out_reg_3 => A1_n_73,
      miso_out_reg_4(0) => clk_counter_reg(1),
      s00_axi_aclk => s00_axi_aclk
    );
C1: entity work.\recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized1\
     port map (
      E(0) => sel,
      MISO1_C => MISO1_C,
      MISO1_C_SW => MISO1_C_SW,
      Q(1 downto 0) => sclk_counter_reg_2(1 downto 0),
      SR(0) => SR(0),
      counter_0_31(0) => counter_0_31(6),
      \in4x_C1_reg[56]\(0) => \in4x_P2_reg[61]\(0),
      \miso_out_i_2__7_0\ => A2_n_1,
      miso_out_reg_0 => A1_n_6,
      miso_out_reg_1 => A1_n_16,
      miso_out_reg_2 => A1_n_15,
      miso_out_reg_3 => A1_n_14,
      miso_out_reg_4 => A1_n_13,
      miso_out_reg_5(0) => clk_counter_reg(1),
      s00_axi_aclk => s00_axi_aclk
    );
C2: entity work.\recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized17\
     port map (
      E(0) => sel,
      MISO2_C => MISO2_C,
      MISO2_C_SW => MISO2_C_SW,
      Q(1 downto 0) => sclk_counter_reg_3(1 downto 0),
      SR(0) => SR(0),
      \in4x_C2_reg[56]\(0) => \in4x_P2_reg[61]\(0),
      miso_out_reg_0 => A1_n_6,
      miso_out_reg_1 => A1_n_78,
      miso_out_reg_2 => A1_n_77,
      miso_out_reg_3 => A1_n_75,
      miso_out_reg_4 => A1_n_76,
      miso_out_reg_5(0) => clk_counter_reg(1),
      s00_axi_aclk => s00_axi_aclk
    );
D1: entity work.\recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized2\
     port map (
      E(0) => sel,
      MISO1_D => MISO1_D,
      MISO1_D_SW => MISO1_D_SW,
      Q(1 downto 0) => sclk_counter_reg_4(1 downto 0),
      SR(0) => SR(0),
      \in4x_D1_reg[68]\(0) => \in4x_P2_reg[61]\(0),
      \miso_out_i_2__8_0\ => A2_n_1,
      miso_out_reg_0 => A1_n_6,
      miso_out_reg_1 => A1_n_20,
      miso_out_reg_2 => A1_n_19,
      miso_out_reg_3 => A1_n_18,
      miso_out_reg_4 => A1_n_17,
      miso_out_reg_5(0) => clk_counter_reg(1),
      s00_axi_aclk => s00_axi_aclk
    );
D2: entity work.\recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized18\
     port map (
      E(0) => sel,
      MISO2_D => MISO2_D,
      MISO2_D_SW => MISO2_D_SW,
      Q(1 downto 0) => sclk_counter_reg_5(1 downto 0),
      SR(0) => SR(0),
      \in4x_D2_reg[61]\(0) => \in4x_P2_reg[61]\(0),
      \miso_out_i_3__22_0\(2 downto 0) => counter_32_63(6 downto 4),
      \miso_out_i_3__22_1\ => A2_n_0,
      miso_out_reg_0 => A1_n_6,
      miso_out_reg_1 => A1_n_80,
      miso_out_reg_2 => A1_n_79,
      miso_out_reg_3 => A1_n_81,
      miso_out_reg_4(0) => clk_counter_reg(1),
      s00_axi_aclk => s00_axi_aclk
    );
E1: entity work.\recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized3\
     port map (
      E(0) => sel,
      MISO1_E => MISO1_E,
      MISO1_E_SW => MISO1_E_SW,
      Q(1 downto 0) => sclk_counter_reg_6(1 downto 0),
      SR(0) => SR(0),
      counter_0_31(0) => counter_0_31(6),
      \in4x_E1_reg[60]\(0) => \in4x_P2_reg[61]\(0),
      \miso_out_i_2__9_0\ => A2_n_1,
      miso_out_reg_0 => A1_n_6,
      miso_out_reg_1 => A1_n_22,
      miso_out_reg_2 => A1_n_21,
      miso_out_reg_3 => A1_n_24,
      miso_out_reg_4 => A1_n_23,
      miso_out_reg_5(0) => clk_counter_reg(1),
      s00_axi_aclk => s00_axi_aclk
    );
E2: entity work.\recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized19\
     port map (
      E(0) => sel,
      MISO2_E => MISO2_E,
      MISO2_E_SW => MISO2_E_SW,
      Q(1 downto 0) => sclk_counter_reg_7(1 downto 0),
      SR(0) => SR(0),
      \in4x_E2_reg[61]\(0) => \in4x_P2_reg[61]\(0),
      miso_out_reg_0 => A1_n_6,
      miso_out_reg_1 => A1_n_82,
      miso_out_reg_2 => A1_n_83,
      miso_out_reg_3 => A1_n_85,
      miso_out_reg_4 => A1_n_84,
      miso_out_reg_5(0) => clk_counter_reg(1),
      s00_axi_aclk => s00_axi_aclk
    );
F1: entity work.\recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized4\
     port map (
      E(0) => sel,
      MISO1_F => MISO1_F,
      MISO1_F_SW => MISO1_F_SW,
      Q(1 downto 0) => sclk_counter_reg_8(1 downto 0),
      SR(0) => SR(0),
      \in4x_F1_reg[68]\(0) => \in4x_P2_reg[61]\(0),
      \miso_out_i_2__0_0\ => A2_n_1,
      miso_out_reg_0 => A1_n_6,
      miso_out_reg_1 => A1_n_26,
      miso_out_reg_2 => A1_n_25,
      miso_out_reg_3 => A1_n_28,
      miso_out_reg_4 => A1_n_27,
      miso_out_reg_5(0) => clk_counter_reg(1),
      s00_axi_aclk => s00_axi_aclk
    );
F2: entity work.\recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized20\
     port map (
      E(0) => sel,
      MISO2_F => MISO2_F,
      MISO2_F_SW => MISO2_F_SW,
      Q(1 downto 0) => sclk_counter_reg_9(1 downto 0),
      SR(0) => SR(0),
      \in4x_F2_reg[60]\(0) => \in4x_P2_reg[61]\(0),
      \miso_out_i_3__24_0\(2 downto 0) => counter_32_63(6 downto 4),
      \miso_out_i_3__24_1\ => A2_n_0,
      miso_out_reg_0 => A1_n_6,
      miso_out_reg_1 => A1_n_87,
      miso_out_reg_2 => A1_n_86,
      miso_out_reg_3 => A1_n_88,
      miso_out_reg_4(0) => clk_counter_reg(1),
      s00_axi_aclk => s00_axi_aclk
    );
G1: entity work.\recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized5\
     port map (
      E(0) => sel,
      MISO1_G => MISO1_G,
      MISO1_G_SW => MISO1_G_SW,
      Q(1 downto 0) => sclk_counter_reg_10(1 downto 0),
      SR(0) => SR(0),
      counter_0_31(0) => counter_0_31(6),
      \in4x_G1_reg[61]\(0) => \in4x_P2_reg[61]\(0),
      \miso_out_i_2__1_0\ => A2_n_1,
      miso_out_reg_0 => A1_n_6,
      miso_out_reg_1 => A1_n_30,
      miso_out_reg_2 => A1_n_29,
      miso_out_reg_3 => A1_n_32,
      miso_out_reg_4 => A1_n_31,
      miso_out_reg_5(0) => clk_counter_reg(1),
      s00_axi_aclk => s00_axi_aclk
    );
G2: entity work.\recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized21\
     port map (
      E(0) => sel,
      MISO2_G => MISO2_G,
      MISO2_G_SW => MISO2_G_SW,
      Q(1 downto 0) => sclk_counter_reg_11(1 downto 0),
      SR(0) => SR(0),
      \in4x_G2_reg[60]\(0) => \in4x_P2_reg[61]\(0),
      miso_out_reg_0 => A1_n_6,
      miso_out_reg_1 => A1_n_89,
      miso_out_reg_2 => A1_n_90,
      miso_out_reg_3 => A1_n_92,
      miso_out_reg_4 => A1_n_91,
      miso_out_reg_5(0) => clk_counter_reg(1),
      s00_axi_aclk => s00_axi_aclk
    );
H1: entity work.\recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized6\
     port map (
      E(0) => sel,
      MISO1_H => MISO1_H,
      MISO1_H_SW => MISO1_H_SW,
      Q(1 downto 0) => sclk_counter_reg_12(1 downto 0),
      SR(0) => SR(0),
      \in4x_H1_reg[60]\(0) => \in4x_P2_reg[61]\(0),
      \miso_out_i_2__3_0\ => A2_n_1,
      miso_out_reg_0 => A1_n_6,
      miso_out_reg_1 => A1_n_34,
      miso_out_reg_2 => A1_n_33,
      miso_out_reg_3 => A1_n_36,
      miso_out_reg_4 => A1_n_35,
      miso_out_reg_5(0) => clk_counter_reg(1),
      s00_axi_aclk => s00_axi_aclk
    );
H2: entity work.\recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized22\
     port map (
      E(0) => sel,
      MISO2_H => MISO2_H,
      MISO2_H_SW => MISO2_H_SW,
      Q(1 downto 0) => sclk_counter_reg_13(1 downto 0),
      SR(0) => SR(0),
      \in4x_H2_reg[68]\(0) => \in4x_P2_reg[61]\(0),
      \miso_out_i_3__26_0\ => A2_n_0,
      \miso_out_i_3__26_1\(2 downto 0) => counter_32_63(6 downto 4),
      miso_out_reg_0 => A1_n_6,
      miso_out_reg_1 => A1_n_93,
      miso_out_reg_2 => A1_n_94,
      miso_out_reg_3 => A1_n_95,
      miso_out_reg_4(0) => clk_counter_reg(1),
      s00_axi_aclk => s00_axi_aclk
    );
I1: entity work.\recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized7\
     port map (
      E(0) => sel,
      MISO1_I => MISO1_I,
      MISO1_I_SW => MISO1_I_SW,
      Q(1 downto 0) => sclk_counter_reg_14(1 downto 0),
      SR(0) => SR(0),
      counter_0_31(0) => counter_0_31(6),
      \in4x_I1_reg[68]\(0) => \in4x_P2_reg[61]\(0),
      \miso_out_i_2__10_0\ => A2_n_1,
      miso_out_reg_0 => A1_n_6,
      miso_out_reg_1 => A1_n_38,
      miso_out_reg_2 => A1_n_37,
      miso_out_reg_3 => A1_n_40,
      miso_out_reg_4 => A1_n_39,
      miso_out_reg_5(0) => clk_counter_reg(1),
      s00_axi_aclk => s00_axi_aclk
    );
I2: entity work.\recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized23\
     port map (
      E(0) => sel,
      MISO2_I => MISO2_I,
      MISO2_I_SW => MISO2_I_SW,
      Q(1 downto 0) => sclk_counter_reg_15(1 downto 0),
      SR(0) => SR(0),
      \in4x_I2_reg[68]\(0) => \in4x_P2_reg[61]\(0),
      miso_out_reg_0 => A1_n_6,
      miso_out_reg_1 => A1_n_96,
      miso_out_reg_2 => A1_n_97,
      miso_out_reg_3 => A1_n_99,
      miso_out_reg_4 => A1_n_98,
      miso_out_reg_5(0) => clk_counter_reg(1),
      s00_axi_aclk => s00_axi_aclk
    );
J1: entity work.\recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized8\
     port map (
      E(0) => sel,
      MISO1_J => MISO1_J,
      MISO1_J_SW => MISO1_J_SW,
      Q(1 downto 0) => sclk_counter_reg_16(1 downto 0),
      SR(0) => SR(0),
      \in4x_J1_reg[68]\(0) => \in4x_P2_reg[61]\(0),
      \miso_out_i_2__11_0\ => A2_n_1,
      miso_out_reg_0 => A1_n_6,
      miso_out_reg_1 => A1_n_42,
      miso_out_reg_2 => A1_n_41,
      miso_out_reg_3 => A1_n_44,
      miso_out_reg_4 => A1_n_43,
      miso_out_reg_5(0) => clk_counter_reg(1),
      s00_axi_aclk => s00_axi_aclk
    );
J2: entity work.\recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized24\
     port map (
      E(0) => sel,
      MISO2_J => MISO2_J,
      MISO2_J_SW => MISO2_J_SW,
      Q(1 downto 0) => sclk_counter_reg_17(1 downto 0),
      SR(0) => SR(0),
      \in4x_J2_reg[68]\(0) => \in4x_P2_reg[61]\(0),
      \miso_out_i_3__3_0\(2 downto 0) => counter_32_63(6 downto 4),
      \miso_out_i_3__3_1\ => A2_n_0,
      miso_out_reg_0 => A1_n_6,
      miso_out_reg_1 => A1_n_100,
      miso_out_reg_2 => A1_n_101,
      miso_out_reg_3 => A1_n_102,
      miso_out_reg_4(0) => clk_counter_reg(1),
      s00_axi_aclk => s00_axi_aclk
    );
K1: entity work.\recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized9\
     port map (
      E(0) => sel,
      MISO1_K => MISO1_K,
      MISO1_K_SW => MISO1_K_SW,
      Q(1 downto 0) => sclk_counter_reg_18(1 downto 0),
      SR(0) => SR(0),
      counter_0_31(0) => counter_0_31(6),
      \in4x_K1_reg[68]\(0) => \in4x_P2_reg[61]\(0),
      \miso_out_i_2__12_0\ => A2_n_1,
      miso_out_reg_0 => A1_n_6,
      miso_out_reg_1 => A1_n_46,
      miso_out_reg_2 => A1_n_45,
      miso_out_reg_3 => A1_n_48,
      miso_out_reg_4 => A1_n_47,
      miso_out_reg_5(0) => clk_counter_reg(1),
      s00_axi_aclk => s00_axi_aclk
    );
K2: entity work.\recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized25\
     port map (
      E(0) => sel,
      MISO2_K => MISO2_K,
      MISO2_K_SW => MISO2_K_SW,
      Q(1 downto 0) => sclk_counter_reg_19(1 downto 0),
      SR(0) => SR(0),
      \in4x_K2_reg[61]\(0) => \in4x_P2_reg[61]\(0),
      miso_out_reg_0 => A1_n_6,
      miso_out_reg_1 => A1_n_104,
      miso_out_reg_2 => A1_n_103,
      miso_out_reg_3 => A1_n_106,
      miso_out_reg_4 => A1_n_105,
      miso_out_reg_5(0) => clk_counter_reg(1),
      s00_axi_aclk => s00_axi_aclk
    );
L1: entity work.\recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized10\
     port map (
      E(0) => sel,
      MISO1_L => MISO1_L,
      MISO1_L_SW => MISO1_L_SW,
      Q(1 downto 0) => sclk_counter_reg_20(1 downto 0),
      SR(0) => SR(0),
      \in4x_L1_reg[60]\(0) => \in4x_P2_reg[61]\(0),
      \miso_out_i_2__13_0\ => A2_n_1,
      miso_out_reg_0 => A1_n_6,
      miso_out_reg_1 => A1_n_50,
      miso_out_reg_2 => A1_n_49,
      miso_out_reg_3 => A1_n_52,
      miso_out_reg_4 => A1_n_51,
      miso_out_reg_5(0) => clk_counter_reg(1),
      s00_axi_aclk => s00_axi_aclk
    );
L2: entity work.\recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized26\
     port map (
      E(0) => sel,
      MISO2_L => MISO2_L,
      MISO2_L_SW => MISO2_L_SW,
      Q(1 downto 0) => sclk_counter_reg_21(1 downto 0),
      SR(0) => SR(0),
      \in4x_L2_reg[60]\(0) => \in4x_P2_reg[61]\(0),
      \miso_out_i_3__4_0\ => A2_n_0,
      \miso_out_i_3__4_1\(2 downto 0) => counter_32_63(6 downto 4),
      miso_out_reg_0 => A1_n_6,
      miso_out_reg_1 => A1_n_109,
      miso_out_reg_2 => A1_n_107,
      miso_out_reg_3 => A1_n_108,
      miso_out_reg_4(0) => clk_counter_reg(1),
      s00_axi_aclk => s00_axi_aclk
    );
M1: entity work.\recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized11\
     port map (
      E(0) => sel,
      MISO1_M => MISO1_M,
      MISO1_M_SW => MISO1_M_SW,
      Q(1 downto 0) => sclk_counter_reg_22(1 downto 0),
      SR(0) => SR(0),
      counter_0_31(0) => counter_0_31(6),
      \in4x_M1_reg[60]\(0) => \in4x_P2_reg[61]\(0),
      \miso_out_i_2__14_0\ => A2_n_1,
      miso_out_reg_0 => A1_n_6,
      miso_out_reg_1 => A1_n_56,
      miso_out_reg_2 => A1_n_55,
      miso_out_reg_3 => A1_n_54,
      miso_out_reg_4 => A1_n_53,
      miso_out_reg_5(0) => clk_counter_reg(1),
      s00_axi_aclk => s00_axi_aclk
    );
M2: entity work.\recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized27\
     port map (
      E(0) => sel,
      MISO2_M => MISO2_M,
      MISO2_M_SW => MISO2_M_SW,
      Q(1 downto 0) => sclk_counter_reg_23(1 downto 0),
      SR(0) => SR(0),
      \in4x_M2_reg[60]\(0) => \in4x_P2_reg[61]\(0),
      miso_out_reg_0 => A1_n_6,
      miso_out_reg_1 => A1_n_113,
      miso_out_reg_2 => A1_n_112,
      miso_out_reg_3 => A1_n_111,
      miso_out_reg_4 => A1_n_110,
      miso_out_reg_5(0) => clk_counter_reg(1),
      s00_axi_aclk => s00_axi_aclk
    );
N1: entity work.\recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized12\
     port map (
      E(0) => sel,
      MISO1_N => MISO1_N,
      MISO1_N_SW => MISO1_N_SW,
      Q(1 downto 0) => sclk_counter_reg_24(1 downto 0),
      SR(0) => SR(0),
      \in4x_N1_reg[60]\(0) => \in4x_P2_reg[61]\(0),
      \miso_out_i_2__15_0\ => A2_n_1,
      miso_out_reg_0 => A1_n_6,
      miso_out_reg_1 => A1_n_60,
      miso_out_reg_2 => A1_n_59,
      miso_out_reg_3 => A1_n_58,
      miso_out_reg_4 => A1_n_57,
      miso_out_reg_5(0) => clk_counter_reg(1),
      s00_axi_aclk => s00_axi_aclk
    );
N2: entity work.\recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized28\
     port map (
      E(0) => sel,
      MISO2_N => MISO2_N,
      MISO2_N_SW => MISO2_N_SW,
      Q(1 downto 0) => sclk_counter_reg_25(1 downto 0),
      SR(0) => SR(0),
      \in4x_N2_reg[60]\(0) => \in4x_P2_reg[61]\(0),
      \miso_out_i_3__8_0\(2 downto 0) => counter_32_63(6 downto 4),
      \miso_out_i_3__8_1\ => A2_n_0,
      miso_out_reg_0 => A1_n_6,
      miso_out_reg_1 => A1_n_116,
      miso_out_reg_2 => A1_n_114,
      miso_out_reg_3 => A1_n_115,
      miso_out_reg_4(0) => clk_counter_reg(1),
      s00_axi_aclk => s00_axi_aclk
    );
O1: entity work.\recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized13\
     port map (
      E(0) => sel,
      MISO1_O => MISO1_O,
      MISO1_O_SW => MISO1_O_SW,
      Q(1 downto 0) => sclk_counter_reg_26(1 downto 0),
      SR(0) => SR(0),
      counter_0_31(0) => counter_0_31(6),
      \in4x_O1_reg[60]\(0) => \in4x_P2_reg[61]\(0),
      \miso_out_i_2__16_0\ => A2_n_1,
      miso_out_reg_0 => A1_n_6,
      miso_out_reg_1 => A1_n_62,
      miso_out_reg_2 => A1_n_61,
      miso_out_reg_3 => A1_n_64,
      miso_out_reg_4 => A1_n_63,
      miso_out_reg_5(0) => clk_counter_reg(1),
      s00_axi_aclk => s00_axi_aclk
    );
O2: entity work.\recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized29\
     port map (
      E(0) => sel,
      MISO2_O => MISO2_O,
      MISO2_O_SW => MISO2_O_SW,
      Q(1 downto 0) => sclk_counter_reg_27(1 downto 0),
      SR(0) => SR(0),
      \in4x_O2_reg[60]\(0) => \in4x_P2_reg[61]\(0),
      miso_out_reg_0 => A1_n_6,
      miso_out_reg_1 => A1_n_117,
      miso_out_reg_2 => A1_n_118,
      miso_out_reg_3 => A1_n_120,
      miso_out_reg_4 => A1_n_119,
      miso_out_reg_5(0) => clk_counter_reg(1),
      s00_axi_aclk => s00_axi_aclk
    );
P1: entity work.\recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized14\
     port map (
      E(0) => sel,
      MISO1_P => MISO1_P,
      MISO1_P_SW => MISO1_P_SW,
      Q(1 downto 0) => sclk_counter_reg_28(1 downto 0),
      SR(0) => SR(0),
      \in4x_P1_reg[60]\(0) => \in4x_P2_reg[61]\(0),
      \miso_out_i_2__17_0\ => A2_n_1,
      miso_out_reg_0 => A1_n_6,
      miso_out_reg_1 => A1_n_66,
      miso_out_reg_2 => A1_n_65,
      miso_out_reg_3 => A1_n_68,
      miso_out_reg_4 => A1_n_67,
      miso_out_reg_5(0) => clk_counter_reg(1),
      s00_axi_aclk => s00_axi_aclk
    );
P2: entity work.\recording_inst_0_rhd_axi_0_0_rhd_headstage_slave__parameterized30\
     port map (
      E(0) => sel,
      MISO2_P => MISO2_P,
      MISO2_P_SW => MISO2_P_SW,
      Q(1 downto 0) => sclk_counter_reg_29(1 downto 0),
      SR(0) => SR(0),
      \in4x_P2_reg[61]\(0) => \in4x_P2_reg[61]\(0),
      \miso_out_i_3__30_0\ => A2_n_0,
      \miso_out_i_3__30_1\(2 downto 0) => counter_32_63(6 downto 4),
      miso_out_reg_0 => A1_n_6,
      miso_out_reg_1 => A1_n_122,
      miso_out_reg_2 => A1_n_121,
      miso_out_reg_3 => A1_n_123,
      miso_out_reg_4(0) => clk_counter_reg(1),
      s00_axi_aclk => s00_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2 is
  port (
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dest_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2 : entity is "xpm_cdc_gen_v1_0_2";
end recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2 is
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of xsingle : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of xsingle : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xsingle : label is 1;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xsingle : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xsingle : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of xsingle : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xsingle : label is "TRUE";
begin
xsingle: entity work.\recording_inst_0_rhd_axi_0_0_xpm_cdc_single__3\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2__xdcDup__1\ is
  port (
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dest_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2__xdcDup__1\ : entity is "xpm_cdc_gen_v1_0_2";
end \recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2__xdcDup__1\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2__xdcDup__1\ is
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of xsingle : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of xsingle : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xsingle : label is 1;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xsingle : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xsingle : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of xsingle : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xsingle : label is "TRUE";
begin
xsingle: entity work.recording_inst_0_rhd_axi_0_0_xpm_cdc_single
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2__xdcDup__2\ is
  port (
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dest_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2__xdcDup__2\ : entity is "xpm_cdc_gen_v1_0_2";
end \recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2__xdcDup__2\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2__xdcDup__2\ is
  attribute DEST_SYNC_FF : integer;
  attribute DEST_SYNC_FF of xsingle : label is 4;
  attribute INIT_SYNC_FF : integer;
  attribute INIT_SYNC_FF of xsingle : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xsingle : label is 1;
  attribute SRC_INPUT_REG : integer;
  attribute SRC_INPUT_REG of xsingle : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xsingle : label is 0;
  attribute XPM_CDC : string;
  attribute XPM_CDC of xsingle : label is "SINGLE";
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xsingle : label is "TRUE";
begin
xsingle: entity work.\recording_inst_0_rhd_axi_0_0_xpm_cdc_single__4\
     port map (
      dest_clk => dest_clk,
      dest_out => dest_out(0),
      src_clk => src_clk,
      src_in => src_in(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Qpp66Ic61NR0mkVmjG7vgOL0NB6CTFb3Lsi4qxXFnJ8tqqKShAriiJmn7uXBNCBvGZLnXCb4uZ8i
EqR6IQq34abN0LrooQu7rm3+Pw0iYYKzN1lcF+6EclZnFEeAIj7bGbLI9X3Ib88Mjvj0+p4IA3Fj
9ZGHNW+O+knchfmqAlY=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
aPxGoOnJHTAqFdFSzG9ru8Bw31YY71SqnXPbyZfA86PxaAjm6NpQtu/8fWeHlM19Jz2a+1ZDAj2o
VkuAl+PF18BGfMNo3Sar4bSJm8QwGYpdMiLM+06C76IY/redmJfNEXBnwDGx1NRihbIrHe17Fsp0
wci4ZT2n5HHVBuhowg8un8abF3TR6B1Ll1huon8bmUC1ZCG/4nJpwwhcE9pfhZYPxzBDs7qGqe8g
84QrDMzU6WhHqgMvR8Uor517l0pItAYj4pxMvaZhC0k3EgSYp/MQytJr+HF3vsw+o0eF1bHVU6Na
eXWSV3ijxUZXCyCMZ7YmEZa9JX5uKS5m5eiP0w==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
mWzZIcmTvZaO1EYxJJAY0jRMaMCjTyRzPU6SbUzrKHfep0pA4LS/MlSJytRY9FYloq8LonlEJmOa
YvTXus6Gximwd82NfOWOU+xAliGI4hqn0DLAX0dSg8OERUorJfPsNqrBuHvDufz9efGQs7Upr74j
TMlZiW0gSVGHMQSLqUU=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lzrP+qu7wbNhDwJym0tPh2ytzSxetAAI7sMgVeTkF4E0aGc202oEP6AjkTk508CVci4/F5/oGOgY
jKPpZya27mqQoisM8ilYqvcw5pXx0/pQGRu7JZF08b+k4spPXeJ2wn8IDY3FWSHnOcvi4dOebH/q
+4u19fu74aqk1ECrIQzbVZpwcWeMDGDUSHDy4FPk9OjOswCxOQPuglJjXYv+hMg/7JiOUBTJX0uZ
Xmdtxy8L9z4EWzfRzOSHsJFjTkSLmdTFavs61PfZS4KYT25LV10DOvmL3fy7M6+bBXN5qE6rW0RO
W75E2gYB5D04Qa/SgER8JeFW1M0T8RacJUUV3w==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
FMe5G7+i5Dg2OTIM7CinNcesmx+3xFOKOCTYsoHWrp5MlbAPNqriPe41pqSx7Zo2+ype18VVw+tF
lEjRQQF5TsKrIoc8kQqO2Ck9JGAZjsyrFM5jTWzQZBawoJBB/EbM32rM+O963qqQdP9ruUzt4aM6
vf/tdyfOgxkUcl6+JJNYOQDIdBGzvk/dQUeNjJV2gWOsMrT/8aQJJMjp2XPW18IEhMSdUT+e8kM3
NlZcNyywDkNOLcIS8VKNtRSuC1gLTR2zXKL9eJomOGg66N8dfL808FNqNi+dtOqd2OhDKPCh9VYN
gJ7hSggqdHhUVsYY5qT37vUMUZG37ITEHavSug==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
IZp7wGosl6Ef78SQeUxKofUHVTZqkQHJJU3t0K53ysy/heNabWQpu3n2M8+eCIHOAio8FR6+AOlT
IAA4JAFJfJ70Sm8r1CV0vuXGNVDhIlFr8HhnDDJc8CLdz8yaFrENXgAR92A47cxMlNwaJCGipXa/
922mJ6b2pGDdjdTLUcKsU1DD92Kou08spouWrbB/PrcgiC0dc9Vh5gbveNqmUuOyH3mlBam3FvZl
pgofpiJBXCkR1i8+hAEtpYGjmSGUTUQ6uHMUKX0u24I2h77iOiDKYTNJT6jVuiYM/DRD2IfylgS4
u7QDnvP07bndi2AIocxrw7LHdjJ9XWVyHUaXIQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
mcmaj6yfbZVEKTiuHl5s5QU2BU2VRdOtz/pVopoNI21Pt4eUkknoHSgdfu7K976MpUo+bkHQ7sJi
/0kAsbTsCHtz7UWvsCk9A5SyLMykdZnWyjEbf0dHlFcgzZooebDG2zm4mibiRUIKwAMgFxTWk4RV
k5Ay3X64cOudFYqRbTCUmp1L8ijVoYJo0zi23fsL0jwpEG5FTTnJ1h5mK9rFtj4nIzmKqwwP+7JP
esKOwY5A74OZa9Q2+Oc/k4UmgeZgw5q/xkt1aAjxDyRRfCIJizymNuJw9sa/nQXTKX0zCMrY0MnQ
PN3c4p5wkiNcAHR4g0673PQsVxTSpFZkCNMkwQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
mo2NT2/CRe5fYBwkxXV4DV2r4VY+mW8FieM9wY58cqg6XakgyeQ/Du2w01ie+Sko3Okr8ziahuNO
XBMXX0d4rR94Cwxf6q8vsbxZgbIlknsXsEuTwNfsw6ywD3/7leL6Kapx3fGSVuIHDMHjwpstoX+8
phs6lpM0VeRML4QJl7ITOuweBx9b+hHFRy5duNtva30fSyVWHLpzAsS+sS+gCcFxsDn+K9lQj/Kh
u11IaBweyu8d5W2ClTN46tdIzlVw6S962vDsk1+h6BQzF9y3z3BJfLpfR+9jdhy5wqng0ejlOpbT
G22gnlE/BqKGgLqVQKaeXfnp5NnReQcYXQTMossrLWwi2JUvDGuA6egmN+38JdoIzDHxNPxvAOZ/
mF9Qjn64t2tHB5iHybi3qFxlysWYSczGHStpTKrEoNAcQV/kMTe5coIDdy3mGIpwuduxq1OYPA9m
VKKE/GCL1MQzfgEx1Az+ts8Oo9hgM/A/cJ2envlpTKlt5itG9ciBZ41m

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RXuoomA7HXqxfp6NbzOyYrUYOntlNDrjnrws4DzEIh4YC3p8BdX9/zrLD3AxALpTnAeHyk3lFxEI
uDCpL9/tP6yT5BmfL2N/oyWIQ7y53Env+IFaJMMaBIG9U1LBtkcnhV/FW9tkUePJ8EbKyE9tP/kp
RScK28UNuQEHp0OPznrb1v+AWO/DiSNPuA44x+Ig5nBALVW9qfA4+tvzfHYpcke67vIFYWLthZx9
NC9+R793F9ypEZMOjinKDbEk0gDUoqsmcmgF819P1JtLnGnuwtr1uER6OP17CsHbFowAmPsPPA55
QkDMyp68B+cHNNW23VXNPbIXLvPilhp/ypT+iw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
6BvoQpuoVy9vIT9h44IRmW7Bo+8MCKJj5ZfOShjmujfjeFOwPLw2GCUNvV3ipB1eThHomI5yXGiO
fxOovfDeVP2hfGVaO1qz9Lz6NGhPt8K9Z+sH2rq47t68akOCSgmAoKJ/5BbwL/t0FtUVgTtq7Si+
HqZAUgbX8TCY6IRkFibfSSK6UarmhEpPrPOpvsevKx4OaMU1jfgaJvIMRd257kSQy5o7pyO0n7VX
LK6V93O0bi7Aa/TTt9W2MSK5pIDw9DmkTCLFjsS7gBYQYaFaba+LGfjQ782nQK2+KDz85b5qKPM1
h19t51h74j2WjWCadIgjRVfMYVvsErL0ehA3Xw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MMpJ8DorVcMATHbuGSlNSCGkzTOL3lRnFD2u4TUx1W94+tAqA8Ktjam9MqFHuJh/5PX5VUq6FgP7
1oYcR65DRc8C5iUj4h0vhHLi42ruJU++GUuIdS9gvoiQ246hdXMefRe5wcEOnqmxKzf7fyduaSpG
7SdN9PpubFzyeck9cLJj2CYMY1XoujEAxeBG5YKJtFkQkCeHZWr6R8PkNR2oyQGuZuMeJdgNh4Lg
5yYuOk0BGcB7bwSjic5zqk+8Veyp/ZGAVMgpH80juQjINIxDcLbvhqTIZX4gKUQjcJYcBhVuPgVt
Ms7dqARwL9nkpmZ/SuNzUmGdEIhVlblWNDRV3A==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 3488)
`protect data_block
anq68Wdrgrb4wGc3/m3+484i4nUyXLzxwSyVIZ7f9Jm5f4029G9oQYyXRHWxbu+dWELojnHr0j30
IBoqPp0JBcFIsVqpJ7gb7enJiDyrHguwhLVOj1iObxbZYMQMH6PV39RRWCIJ3J8Va3ZbMD+89jYd
ddhs/Wsl4i04TM/W6jO2QA/CbZRpj0AbLMQizMDRMhfhvzQ8gYhei0GCKjas9Yghu/kk7SjVzC1n
gHa59v7wU4Nt7Nr620BwFzAE8GivB1LccNUpRDfH77V9jNpzmgs4R/a5SEMzGVy5zzB3N3CR5U5H
3e+fzm+Xb1pxZYFpvIUTMpsZMBnHCobip8v6wPHWrGKo+eBCTsuPY7EXY119aM9Vz+WnUEdoSSNJ
voPQooiPyzuTurCEzM0QFn7CUkjSEbkmk/yWWtsNxzHId0scrX/MDdZoIVQqYeR/B5AHKg66wF99
j+hwURrfLMzTGhMbS67kWrK2P9+npPN4RQ1S9uujRRQaQf/J4W6GZP/aS4ZyrqK/bV8yezGzT7SN
ptQejks+4LYEq7vdJvr6TLagVkCQwFGvURI9EuVgm+u5HdpEB1PgAi8GO28+HhTFYKOl4ScJt5Do
k7WsadIy6rbNz5HhH3XjFTqbD+1Z29NQFZASUr2GTaZBSV9pOsAS9vaR5PtkNei0dkpGmypPO1sG
coQ/+TzmACq1DGE2LvxPDBPvGTyAHFxOgP6bDjnEXd0B5QfJuv/CVF/7rKXPzfrZIiCI4eVJfrpZ
PvoqFUAEIW1zx+tSS8+z6X+M33/97izu+QJUyGZkuEa/286FXL6bLT5EefRjfXh+a6cG6cAoKnAh
a3Y+IR18pKUh18Tb2MsRGrT99eKNB1I2HQKY9G5DJVc+b5MwSy11GJ/k2qDF2StYK835RcxOHJpg
AyzEbLgwLDPL6LrHjOyYeNh3R0ad65fEA/X7AA1oo3ymHOccWiG6Imes2gVKek0QrgSXPZaphxCv
PWBDu+ozyMBwLqpKBHV5v9/xTLf0B8RjA1UPXuwCTWHuYcXTQU591sMGZzT4iDdTD9eFXArSiOQY
waASma1yOFSB+dIas+sm2iX6hSeFw3Qc03grxMyOQDRVHCxfUPpNlUdH2DvrG4fwgEy0PJCu6INc
gYZjjg7OnG8pnxRYeu/EfqtRqNOQAuyASQkarQIzYhiLc1vKfEydZeLUN/QZooypqKG03mHooycR
Z/iOt8S6VmwPO9JdkQZo1W2Q1HfzFYlmkVNNWOC8rZTXY9IxF1t0DTMkFptva0yFsBHByrg1307x
wvh6PF+HVC64qdo4tTT7lX10kqjBuKKugiFnc5XNH0sGhH9NYUJxMDKgYpA7OdnjBgAZrtBdnFQh
GBpiBSZJEg+i1G9iFt6BR6MWwsgN6aGfNHh8Ii3IXZBdF8WpqPOcHwF3nZ+3y4HyhY56zPndbvq4
vqM+bRhYJbVHBGe3/bu0eJdv3LRSxBN884ontZDPhhCY60zxDf/5/d9OoVtffyJ3ZagwkCXJ4maG
OmX05gViB1TuYn7bz0wcIR4eAxHHtBwXgXRQwjLqJa3Na0ltZVTaqIjjFKTR/g2otgzUTdlPUxmZ
3STPvhWcuwoQjXMFFK7affkk4A7FPPFpkrvZDu6BSZJcw5euG5RyoLFevVtcTCpoKxT26I20xJev
MI4FMCV+4O+EhbS4mbIbHldxw2tFqR72tRk+YBVVgSxMaCtlod9cWoesTdofG0L90GTzr1vlmofV
maPjYJDxLMNbt9y6S3syxJNBPx7/vXQoqS16XRzbc91W6qTovuPhCxiadgYmybRwvBC+nq38W8uB
012odpZX9FG628vIXqTgYBRBLhCNWAACPPmNXCImJKKW8B9qQZJ0BC9UznJ/2UPrscXFFF0G77cy
Cfqf185GnlsowblGkUhfd0AT8wLkWSB9Cj56fdtAXa8KeFiiTfLQZMwFsTckHNKXzWUhJ+HxxNgk
Z0w52MUOm+7W0blM+fkzuv0uzmnO6CLu2nnuK1Yu1nn8MIJIHR55tAPOBcS/8Fai4IjYAEBZKQ7C
B5z6zunVZ36gcPPmxokJjYHPcyHSk1Strb81qHlaLjlbE7mANSMsz1GeKHGPryGbaL0h4W3yeRaU
dX4nb5dTNVPT+XPzAiu/eiPwltVZKO1WyAydIhSkv1E05pFOa9KKbpkB3l8dc0IR1MPxHg8IfqdZ
JDkSlKomxamkA6Wy8CvQDHHlisObK0dBrfBFWnVIo2yNjTzds4BOmKuR6COmfD4PjfBdKXrZjXw7
iqF8UkC8c+SpWnMncCS3oiVYzyHLTm58PzWU4/jyAyrtanhG31oUykGGNxiF18Ttuk9GPi/XPTnD
7AxePv8CfhyB2ZArI4QMBAU1BXzL+lDSiRRVFCks13d8MZaYl2x0cte9EAh6sONv8oRo4JmCjJPE
RB5G0BTG2qbY3U8WnXeKFGbGSwIEH1lhAMR1+eVLR28A5i2zZitx4/RIUHdyujb6FGgF5+yrA42Y
gHt2Wm18egVVmq2D34PLM7EUYxT7lylOoQzfb24GHDP72aipYq4fZ2bbA8XkiM2OmGrfrYh41OIE
mG9LGxMrFxuJSP91itrfRTHGH3wllCQs8ScMrEMGwVJF96gZH18BDfkvhlm0dS1AZZ80aP1NSpa5
1p507RxgIPn6cFzYJwHjyYEuSnvvPuAn2LuvtjU4ZtOxx4SECFTwFtqqnoqbIRfe2nZqhamOdPsV
HNLXdoYi19CF7JSlkW1/ssRW7jAH2aJnwLKxdNa56kVQTFaaIutNMoElc4f2lUbrORmTVRjKUfbu
EsKK1VwyxxzBF933x7F6wkEvouxoAatniPvJtMSitXP6CWh2S8Pm65OUy9V0SCi7XMHUq2iDRtrV
JaXxPmuU0XQ0FVIWw7BSiujOmwiR6z52qMxynAlYlO77zQI7dnokGbqsZLjX/rjD60FPi2jzx+1k
Xt+VKXvCLzigI6XFM/HbuRoKBiraw79MfvZpLrfUhgGeUPJ0XN2JQlRotDopeS3/WRKVQqRLqn5N
KaERQ4MHoDkjRwuNknHwln25lpcupLcC3LafwEnOr2c9YpP81VXXLyYAtxO3TwC7LUWe6Sw8d3jg
uI68uHA6ClT5qv54RGGOY94DyYSJZBlsw4VLkHU43OBCi3zWDvgnoE9N9nrQEBL7wL0FPt7+Ji4/
XlMBxw/T461BQIZQVXeqC1KbW1UUsCuEpD8TVCgHBfBnmH4tE9Rq6Hg2EvnQ6TjUTxKYGrq9r3U6
DVnLmaIEtdUG6a2Ur9VY3RwtxZIZoYeyBvz6wniYVD9QhqV3ro2J8e2Lax7FoL5qg5nxExKe1i/e
dRdqKRcCC6RAYJDRM3NENf5gF5lvarDNcvp1o1QagbzCcZZsqiOHJ5UyRV/5J64es0EqqNExb526
RgOFiUJntSaPvywKYDlp77zF2iBrBMVkmWM7JwR5F8YwO/trjTRQ8eMJtz2wznhwZB7ypfmk2eKf
zz99K9sxXpy+r14JPzbmnG22H6zhj0A1HuuArEEH50zBsFUbQ4mPcCjNmU5+zIWsvFLKT2TtHd0F
bfbqI5bNF+M7s7bHtYF9kAwG0T+rYLdYaLVLQDW5OYyNJghW4PxzZzURfXvh86LhosyfcetVVKnp
OgJyMYL907oNQ/B0I9r7u1R1RsehKWYvGAtTcrGPGcau9YoAbLFxGnKVp50ZKWzTHeV9839brUY2
bC8AS0F4FR70bhsaZvayDFziyDhG7dxArXJmsSE3g63NApStnjzXJM6o8IvLNwmLf8ORZZ6HOzNH
L1Hs/95A+4q7e+7coQbbIV/QjWnGI8hNeqD8jgRBH88z8p+OQxPgFHAQ9H5qTsXycy+FXA7pahkT
ITUBNBW9Z3U3Fh3DCqyxgIKixRx0noov97Nimm0jGaBg5BmJQ0czJxCy69N6xOatgCrJQ5Pm2BSt
EyZRez3morqmWCzXo1PtUCxIbJsitl29xYNlK1Mf2lCyR4JBeeEeTxHkrwyzHrIGG4f6zvGnODwT
Rf8TmftFB+PODEKgVscf6Gk4tWwPHivxXnIOAavnMAtXggr/nPLXPBeSqx38E0uhNkLp/9XTejdh
ZPCg377Vc7Te8LHbS6tGCF7+SrwTYHq7KYxkrTmsA4BC5AOEcdPkWjYwWDOhriTVZC6qPdOOVxz5
DmCtUlm6Axvqsew5ZcUT5X+Hl0xrk4tX110/2f2XMD7R8bwysJQzWE/IHSSeTfUolrcXJLlzhTLz
27/4X3V7rNdUNPMa8aa6WnFBuMQmBFWShlIS9syh92df/+7Io7a9ps/VXm3GqxlFShUyViPyShbg
isyEZMNd1uzhlrKJEJytiy9PSCMnKZW1fD6xPH2e30i1APngyk6/jmqnJHbLx8Hmu9qi5lqCEnOm
kXc4Vzlm69DIUSBKyHnTB7+Fj1FB+ZJULaxja4HcuTww/GfOZuxAdAPzHf7+Qfm/4M6GIgvfZMC2
8ZF4/zGFlH5HSCUb4Wykx5UnfPsd5KPMKto28TLhpROFlFapSPHaOKe5LKTwbMfSu5+Z7OBxVLMX
/bPFkYZW5a5ZlaY7LfLjXR7/t2WauxlbQSXr9EvgyXewk8IZ7sw4JGIiZpv6DNiCnOQ6JHH/Swqh
Aqs1yvcqbCUespA=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0 is
  port (
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0 : entity is "xpm_cdc_1bit_xpm_cdc_0_0,xpm_cdc_gen_v1_0_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0 : entity is "xpm_cdc_1bit_xpm_cdc_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0 : entity is "xpm_cdc_gen_v1_0_2,Vivado 2023.1";
end recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of dest_clk : signal is "xilinx.com:signal:clock:1.0 dest_signal_clock CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of dest_clk : signal is "XIL_INTERFACENAME dest_signal_clock, FREQ_HZ 400000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xpm_cdc_1bit_dest_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of src_clk : signal is "xilinx.com:signal:clock:1.0 src_signal_clock CLK";
  attribute X_INTERFACE_PARAMETER of src_clk : signal is "XIL_INTERFACENAME src_signal_clock, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xpm_cdc_1bit_src_clk, INSERT_VIP 0";
begin
inst: entity work.recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2
     port map (
      dest_clk => dest_clk,
      dest_out(0) => dest_out(0),
      src_clk => src_clk,
      src_in(0) => src_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__1\ is
  port (
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__1\ : entity is "xpm_cdc_1bit_xpm_cdc_0_0,xpm_cdc_gen_v1_0_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__1\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__1\ : entity is "xpm_cdc_1bit_xpm_cdc_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__1\ : entity is "xpm_cdc_gen_v1_0_2,Vivado 2023.1";
end \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__1\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__1\ is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of dest_clk : signal is "xilinx.com:signal:clock:1.0 dest_signal_clock CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of dest_clk : signal is "XIL_INTERFACENAME dest_signal_clock, FREQ_HZ 400000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xpm_cdc_1bit_dest_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of src_clk : signal is "xilinx.com:signal:clock:1.0 src_signal_clock CLK";
  attribute X_INTERFACE_PARAMETER of src_clk : signal is "XIL_INTERFACENAME src_signal_clock, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xpm_cdc_1bit_src_clk, INSERT_VIP 0";
begin
inst: entity work.\recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2__xdcDup__1\
     port map (
      dest_clk => dest_clk,
      dest_out(0) => dest_out(0),
      src_clk => src_clk,
      src_in(0) => src_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__2\ is
  port (
    src_clk : in STD_LOGIC;
    dest_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__2\ : entity is "xpm_cdc_1bit_xpm_cdc_0_0,xpm_cdc_gen_v1_0_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__2\ : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__2\ : entity is "xpm_cdc_1bit_xpm_cdc_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__2\ : entity is "xpm_cdc_gen_v1_0_2,Vivado 2023.1";
end \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__2\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__2\ is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of dest_clk : signal is "xilinx.com:signal:clock:1.0 dest_signal_clock CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of dest_clk : signal is "XIL_INTERFACENAME dest_signal_clock, FREQ_HZ 400000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xpm_cdc_1bit_dest_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of src_clk : signal is "xilinx.com:signal:clock:1.0 src_signal_clock CLK";
  attribute X_INTERFACE_PARAMETER of src_clk : signal is "XIL_INTERFACENAME src_signal_clock, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN xpm_cdc_1bit_src_clk, INSERT_VIP 0";
begin
inst: entity work.\recording_inst_0_rhd_axi_0_0_xpm_cdc_gen_v1_0_2__xdcDup__2\
     port map (
      dest_clk => dest_clk,
      dest_out(0) => dest_out(0),
      src_clk => src_clk,
      src_in(0) => src_in(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Qpp66Ic61NR0mkVmjG7vgOL0NB6CTFb3Lsi4qxXFnJ8tqqKShAriiJmn7uXBNCBvGZLnXCb4uZ8i
EqR6IQq34abN0LrooQu7rm3+Pw0iYYKzN1lcF+6EclZnFEeAIj7bGbLI9X3Ib88Mjvj0+p4IA3Fj
9ZGHNW+O+knchfmqAlY=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
aPxGoOnJHTAqFdFSzG9ru8Bw31YY71SqnXPbyZfA86PxaAjm6NpQtu/8fWeHlM19Jz2a+1ZDAj2o
VkuAl+PF18BGfMNo3Sar4bSJm8QwGYpdMiLM+06C76IY/redmJfNEXBnwDGx1NRihbIrHe17Fsp0
wci4ZT2n5HHVBuhowg8un8abF3TR6B1Ll1huon8bmUC1ZCG/4nJpwwhcE9pfhZYPxzBDs7qGqe8g
84QrDMzU6WhHqgMvR8Uor517l0pItAYj4pxMvaZhC0k3EgSYp/MQytJr+HF3vsw+o0eF1bHVU6Na
eXWSV3ijxUZXCyCMZ7YmEZa9JX5uKS5m5eiP0w==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
mWzZIcmTvZaO1EYxJJAY0jRMaMCjTyRzPU6SbUzrKHfep0pA4LS/MlSJytRY9FYloq8LonlEJmOa
YvTXus6Gximwd82NfOWOU+xAliGI4hqn0DLAX0dSg8OERUorJfPsNqrBuHvDufz9efGQs7Upr74j
TMlZiW0gSVGHMQSLqUU=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lzrP+qu7wbNhDwJym0tPh2ytzSxetAAI7sMgVeTkF4E0aGc202oEP6AjkTk508CVci4/F5/oGOgY
jKPpZya27mqQoisM8ilYqvcw5pXx0/pQGRu7JZF08b+k4spPXeJ2wn8IDY3FWSHnOcvi4dOebH/q
+4u19fu74aqk1ECrIQzbVZpwcWeMDGDUSHDy4FPk9OjOswCxOQPuglJjXYv+hMg/7JiOUBTJX0uZ
Xmdtxy8L9z4EWzfRzOSHsJFjTkSLmdTFavs61PfZS4KYT25LV10DOvmL3fy7M6+bBXN5qE6rW0RO
W75E2gYB5D04Qa/SgER8JeFW1M0T8RacJUUV3w==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
FMe5G7+i5Dg2OTIM7CinNcesmx+3xFOKOCTYsoHWrp5MlbAPNqriPe41pqSx7Zo2+ype18VVw+tF
lEjRQQF5TsKrIoc8kQqO2Ck9JGAZjsyrFM5jTWzQZBawoJBB/EbM32rM+O963qqQdP9ruUzt4aM6
vf/tdyfOgxkUcl6+JJNYOQDIdBGzvk/dQUeNjJV2gWOsMrT/8aQJJMjp2XPW18IEhMSdUT+e8kM3
NlZcNyywDkNOLcIS8VKNtRSuC1gLTR2zXKL9eJomOGg66N8dfL808FNqNi+dtOqd2OhDKPCh9VYN
gJ7hSggqdHhUVsYY5qT37vUMUZG37ITEHavSug==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
IZp7wGosl6Ef78SQeUxKofUHVTZqkQHJJU3t0K53ysy/heNabWQpu3n2M8+eCIHOAio8FR6+AOlT
IAA4JAFJfJ70Sm8r1CV0vuXGNVDhIlFr8HhnDDJc8CLdz8yaFrENXgAR92A47cxMlNwaJCGipXa/
922mJ6b2pGDdjdTLUcKsU1DD92Kou08spouWrbB/PrcgiC0dc9Vh5gbveNqmUuOyH3mlBam3FvZl
pgofpiJBXCkR1i8+hAEtpYGjmSGUTUQ6uHMUKX0u24I2h77iOiDKYTNJT6jVuiYM/DRD2IfylgS4
u7QDnvP07bndi2AIocxrw7LHdjJ9XWVyHUaXIQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
mcmaj6yfbZVEKTiuHl5s5QU2BU2VRdOtz/pVopoNI21Pt4eUkknoHSgdfu7K976MpUo+bkHQ7sJi
/0kAsbTsCHtz7UWvsCk9A5SyLMykdZnWyjEbf0dHlFcgzZooebDG2zm4mibiRUIKwAMgFxTWk4RV
k5Ay3X64cOudFYqRbTCUmp1L8ijVoYJo0zi23fsL0jwpEG5FTTnJ1h5mK9rFtj4nIzmKqwwP+7JP
esKOwY5A74OZa9Q2+Oc/k4UmgeZgw5q/xkt1aAjxDyRRfCIJizymNuJw9sa/nQXTKX0zCMrY0MnQ
PN3c4p5wkiNcAHR4g0673PQsVxTSpFZkCNMkwQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
mo2NT2/CRe5fYBwkxXV4DV2r4VY+mW8FieM9wY58cqg6XakgyeQ/Du2w01ie+Sko3Okr8ziahuNO
XBMXX0d4rR94Cwxf6q8vsbxZgbIlknsXsEuTwNfsw6ywD3/7leL6Kapx3fGSVuIHDMHjwpstoX+8
phs6lpM0VeRML4QJl7ITOuweBx9b+hHFRy5duNtva30fSyVWHLpzAsS+sS+gCcFxsDn+K9lQj/Kh
u11IaBweyu8d5W2ClTN46tdIzlVw6S962vDsk1+h6BQzF9y3z3BJfLpfR+9jdhy5wqng0ejlOpbT
G22gnlE/BqKGgLqVQKaeXfnp5NnReQcYXQTMossrLWwi2JUvDGuA6egmN+38JdoIzDHxNPxvAOZ/
mF9Qjn64t2tHB5iHybi3qFxlysWYSczGHStpTKrEoNAcQV/kMTe5coIDdy3mGIpwuduxq1OYPA9m
VKKE/GCL1MQzfgEx1Az+ts8Oo9hgM/A/cJ2envlpTKlt5itG9ciBZ41m

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RXuoomA7HXqxfp6NbzOyYrUYOntlNDrjnrws4DzEIh4YC3p8BdX9/zrLD3AxALpTnAeHyk3lFxEI
uDCpL9/tP6yT5BmfL2N/oyWIQ7y53Env+IFaJMMaBIG9U1LBtkcnhV/FW9tkUePJ8EbKyE9tP/kp
RScK28UNuQEHp0OPznrb1v+AWO/DiSNPuA44x+Ig5nBALVW9qfA4+tvzfHYpcke67vIFYWLthZx9
NC9+R793F9ypEZMOjinKDbEk0gDUoqsmcmgF819P1JtLnGnuwtr1uER6OP17CsHbFowAmPsPPA55
QkDMyp68B+cHNNW23VXNPbIXLvPilhp/ypT+iw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
6BvoQpuoVy9vIT9h44IRmW7Bo+8MCKJj5ZfOShjmujfjeFOwPLw2GCUNvV3ipB1eThHomI5yXGiO
fxOovfDeVP2hfGVaO1qz9Lz6NGhPt8K9Z+sH2rq47t68akOCSgmAoKJ/5BbwL/t0FtUVgTtq7Si+
HqZAUgbX8TCY6IRkFibfSSK6UarmhEpPrPOpvsevKx4OaMU1jfgaJvIMRd257kSQy5o7pyO0n7VX
LK6V93O0bi7Aa/TTt9W2MSK5pIDw9DmkTCLFjsS7gBYQYaFaba+LGfjQ782nQK2+KDz85b5qKPM1
h19t51h74j2WjWCadIgjRVfMYVvsErL0ehA3Xw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MMpJ8DorVcMATHbuGSlNSCGkzTOL3lRnFD2u4TUx1W94+tAqA8Ktjam9MqFHuJh/5PX5VUq6FgP7
1oYcR65DRc8C5iUj4h0vhHLi42ruJU++GUuIdS9gvoiQ246hdXMefRe5wcEOnqmxKzf7fyduaSpG
7SdN9PpubFzyeck9cLJj2CYMY1XoujEAxeBG5YKJtFkQkCeHZWr6R8PkNR2oyQGuZuMeJdgNh4Lg
5yYuOk0BGcB7bwSjic5zqk+8Veyp/ZGAVMgpH80juQjINIxDcLbvhqTIZX4gKUQjcJYcBhVuPgVt
Ms7dqARwL9nkpmZ/SuNzUmGdEIhVlblWNDRV3A==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2240)
`protect data_block
anq68Wdrgrb4wGc3/m3+484i4nUyXLzxwSyVIZ7f9Jm5f4029G9oQYyXRHWxbu+dWELojnHr0j30
IBoqPp0JBcFIsVqpJ7gb7enJiDyrHguwhLVOj1iObxbZYMQMH6PV39RRWCIJ3J8Va3ZbMD+89jYd
ddhs/Wsl4i04TM/W6jO2QA/CbZRpj0AbLMQizMDRZTWQM3OayTRqYgS7SWxjAjuYItuiue6C+nHy
tpPIpmPO8rEtCjUHDwY44XgLYI6DsLA/D2V8OQ7EenAePPTRMGZePGcRI/od9ZSedgw93Mt7purb
8eujvPUFZkf0+H8vWjwsbgTzmUvkXEpihBRRrimv36RHKT4+Stfd+JuCXSEeo30skB5YBQqyNf5u
fc2P7z4Wo64qI5XEwUyr111yn+VBp5kyIA4M7EgI4QT2eANDDFPo7jw2J43SklDcOc5nwCUum9UB
I3iDhncs/kmG165ilBEp/BN6o4ih/WODdUvMx0f8qosuDtrfyJnysf4Ax6z8I+TDLoi/yiI0c6nO
upgzGdegxb9iAZycsu+8l+Maf8qR1RUastk2ZQ473uuJxUq9/e84e+znoMs4LhHAMd36CSsye12m
YQyjVN0pAepxxfKx0Y/ebqrBvROohtHeimWq2r6GAukkJ6mJzxdvZ2vOm6KwMxZjG11loqbVKHMb
2cQ7EGEuZGOV4GEzhaL6xuU9xaqOWqRDa0wq7yvf60z8mVbMMp0vj5bZiP6oX2QiDewczeiRZoUC
7mk6SRsZjzaqx9KixvWuPxLxSMrieNJK7mR6c31vf+7DaWgafNxffyLhsP3/cPj5fZfGeVN4u48I
iDcCVTtubtfHOFn6TbMBYiz/7uQOkt//k7IEd241yYaWnjwyv1WyosN5EMgG66CIr7EqMqX8Jf8h
GbEWIpqlaNxWKneQy98uEGomiE0M2F34PNJjPtbuV/hsmtobYTfA1pyNdo9Layld0IPgQ2EfbgPF
PAXKLB7ZfFe2HfSRUGP6HgViUSFT3ykYE3BBSa4QTm1X/1OHteKM7Q6elngk2B1fJHuO9gs3wgSl
A2nY2DNK4APAycmrn6+D9hyoM9coQXmCrRyNusF6jhCjdaxLTEdzhTLqibtGVvvd9YmvP1WwfMXl
jwee8UBDW7EUDJ21sEH/imQekZHy9taNnI9gwMmnr4nN4Lber30iTa+cwS4P+K84VZieNhJd0s1z
Db2KgAlGjXTcIJzMGMEO5p20Z1c9Pgi4/WQJrgbvdqsVzOcgerYM2aF/kmBaVZCqP+DjP1ieOV96
EB2CqthOO66jk7L6Mg+QWqxaWQNM4gxpwC36ggsqP9UV5oGY4hz/x6Ef/+WWIt9ogX/DmTLeNiYt
RF2VMbdsgh7NPPUD0u058JygEDG4T4XUkAuZ7nO+5Gu7JmiIGZqiWaf7ILhDFs8TGCoLfFZUDiao
EoNEAsyNWi39JtfeyWMfIVbGsYF9agDmII4NVQwgv0o/+4lj1JxQILyZG8zzuAuKUNX0m3BHgrz7
ywyLxeEBnSF9rqdQln9jqlPFWAnzFLHP3pYW3mISMOux6NwxlqA4O4MDyaHEeQZPmKi7iYQ+Lltk
xeL7KU6ZO/144Q28DJuFPs2pb2IawY3GnBs6Z1HDYEyNHStBJr46pt37ME3ea02A5nhkJ6SgM7x8
bn7ULCjVslNSkZZWuTlHn1YDnOparMqABuKjVyrrY8iZBbGmYSQUs6lxanVfYMcDoAcNASJLZa9Q
RGp4EkhW5imXTid5E0TfjEAp7gENiZnxCi6JlVEjHyYl6GFoL2EVQ9HaTHlpZA7OyJkxX4iFJoZg
/RtwW9mnAQuc/3Cq9uPBEie2wp9GIpwGnUeSTF3U7mC1iWGwBxmvR5m1eTnSwvdVVAL5sQOb/MHC
YHUtdwJ7FTuElgWn7RT6iQRn4psJMQCvahs+W+U1LPoh2Q3+8pwkg92n2NaBX1cxHuaT+xHPU+Kc
Apsy58Z7GEq6qo05i/VL/SFntKWEFsSlEA1wP2LlDD9CqxBZ5asVetgbpS7GC8r3TjrirRdXFBy8
m4yZgbLx1PICERdE3S0n8bK4Nij7KYVaeqYHnegHz/NcdxgsqENE+DhSuQlyemWwkDCdQdDuXqt/
y/oVUPi+E07HV5znqBZbiVjO/mM0lY27fOapp5xyQM/jyWFQMZ+2Qf/UrJiF/7VVxOT/3Hr1OJbh
ljsbbiqYucybfJJ+MIyIhA6MticNWrXFS9xU8X3jP1vg382SB9CxnT9dWEAkPO7L0UzeOdbH/0sT
buZAGQ2r5tEs0NiNsVTXCtEDAU0qWH+HQnNqcVXj0i2D+6i6aU/Ja1zmVq4CW3x46i6lHovDAnl6
jJPQIgRWTmVYRghuC7gpu5Ur6c5ddJCiWbb/yGr8D9e+uHOswxAsXXP3oF6/Fc0iQ2yLn39ohZvH
IV8Gxc4tw4NUQHZaCpyIep6Ukv70B8FZPxbuWwQPhS68bCIZyKNf7pTWIa3PaCg/JoU2BIOct9xK
/D55dY6FnGawMId8swZwB5rtS+vnIxn4zSKGI/19YAUPQw/isfTCf88Wd2o+6uzXZZW9SXnoDDZt
vUP6t5W+qlGaeTFN+MpqVkFFJWAqkw3Q4mcXAwS+mYV/ALXQhxqkuuu8udlTmXOPGx6Qow70/hcm
+bxcNiuz0488tqfrcmpmdb9pLTlbfK+6YVfY/dlkeJQvcrl9FdtvhkTV8B2r/vKjF/XD5A51ct8C
XYWf9A4BmRhyXQTij0qQM6wO9wpX3Zxm3BvgEFjbiamF3Vdi9Q+/2KDfp7KIgkWIIO9tWYDB86i8
SqHZrPGErVy5+NzA44rehbqM7/JlUTpMutmHrQwnh+/B87QrjUq0Izh3rg3WcpRGJsLxFhdrX/hw
dQhYvnZX3QTcBINotcGnpO8hw9WL7Tm7phNVmEMom3Z32cgK8oh7+auWMd4+i5b3LYlaRZmI7D1s
m8d8uaeDR6OnSa2+7Cu3bWY=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit is
  port (
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit : entity is "xpm_cdc_1bit.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit : entity is "xpm_cdc_1bit";
end recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit is
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of xpm_cdc_0 : label is "xpm_cdc_1bit_xpm_cdc_0_0,xpm_cdc_gen_v1_0_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xpm_cdc_0 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of xpm_cdc_0 : label is "xpm_cdc_gen_v1_0_2,Vivado 2023.1";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of dest_clk : signal is "xilinx.com:signal:clock:1.0 CLK.DEST_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of dest_clk : signal is "XIL_INTERFACENAME CLK.DEST_CLK, CLK_DOMAIN xpm_cdc_1bit_dest_clk, FREQ_HZ 400000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute X_INTERFACE_INFO of src_clk : signal is "xilinx.com:signal:clock:1.0 CLK.SRC_CLK CLK";
  attribute X_INTERFACE_PARAMETER of src_clk : signal is "XIL_INTERFACENAME CLK.SRC_CLK, CLK_DOMAIN xpm_cdc_1bit_src_clk, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
begin
xpm_cdc_0: entity work.recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0
     port map (
      dest_clk => dest_clk,
      dest_out(0) => dest_out(0),
      src_clk => src_clk,
      src_in(0) => src_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__1\ is
  port (
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__1\ : entity is "xpm_cdc_1bit.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__1\ : entity is "xpm_cdc_1bit";
end \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__1\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__1\ is
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of xpm_cdc_0 : label is "xpm_cdc_1bit_xpm_cdc_0_0,xpm_cdc_gen_v1_0_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xpm_cdc_0 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of xpm_cdc_0 : label is "xpm_cdc_gen_v1_0_2,Vivado 2023.1";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of dest_clk : signal is "xilinx.com:signal:clock:1.0 CLK.DEST_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of dest_clk : signal is "XIL_INTERFACENAME CLK.DEST_CLK, CLK_DOMAIN xpm_cdc_1bit_dest_clk, FREQ_HZ 400000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute X_INTERFACE_INFO of src_clk : signal is "xilinx.com:signal:clock:1.0 CLK.SRC_CLK CLK";
  attribute X_INTERFACE_PARAMETER of src_clk : signal is "XIL_INTERFACENAME CLK.SRC_CLK, CLK_DOMAIN xpm_cdc_1bit_src_clk, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
begin
xpm_cdc_0: entity work.\recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__1\
     port map (
      dest_clk => dest_clk,
      dest_out(0) => dest_out(0),
      src_clk => src_clk,
      src_in(0) => src_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__2\ is
  port (
    dest_clk : in STD_LOGIC;
    dest_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    src_clk : in STD_LOGIC;
    src_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__2\ : entity is "xpm_cdc_1bit.hwdef";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__2\ : entity is "xpm_cdc_1bit";
end \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__2\;

architecture STRUCTURE of \recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__2\ is
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of xpm_cdc_0 : label is "xpm_cdc_1bit_xpm_cdc_0_0,xpm_cdc_gen_v1_0_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of xpm_cdc_0 : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of xpm_cdc_0 : label is "xpm_cdc_gen_v1_0_2,Vivado 2023.1";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of dest_clk : signal is "xilinx.com:signal:clock:1.0 CLK.DEST_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of dest_clk : signal is "XIL_INTERFACENAME CLK.DEST_CLK, CLK_DOMAIN xpm_cdc_1bit_dest_clk, FREQ_HZ 400000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
  attribute X_INTERFACE_INFO of src_clk : signal is "xilinx.com:signal:clock:1.0 CLK.SRC_CLK CLK";
  attribute X_INTERFACE_PARAMETER of src_clk : signal is "XIL_INTERFACENAME CLK.SRC_CLK, CLK_DOMAIN xpm_cdc_1bit_src_clk, FREQ_HZ 200000000, FREQ_TOLERANCE_HZ 0, INSERT_VIP 0, PHASE 0.0";
begin
xpm_cdc_0: entity work.\recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit_xpm_cdc_0_0__xdcDup__2\
     port map (
      dest_clk => dest_clk,
      dest_out(0) => dest_out(0),
      src_clk => src_clk,
      src_in(0) => src_in(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.1"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
Qpp66Ic61NR0mkVmjG7vgOL0NB6CTFb3Lsi4qxXFnJ8tqqKShAriiJmn7uXBNCBvGZLnXCb4uZ8i
EqR6IQq34abN0LrooQu7rm3+Pw0iYYKzN1lcF+6EclZnFEeAIj7bGbLI9X3Ib88Mjvj0+p4IA3Fj
9ZGHNW+O+knchfmqAlY=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
aPxGoOnJHTAqFdFSzG9ru8Bw31YY71SqnXPbyZfA86PxaAjm6NpQtu/8fWeHlM19Jz2a+1ZDAj2o
VkuAl+PF18BGfMNo3Sar4bSJm8QwGYpdMiLM+06C76IY/redmJfNEXBnwDGx1NRihbIrHe17Fsp0
wci4ZT2n5HHVBuhowg8un8abF3TR6B1Ll1huon8bmUC1ZCG/4nJpwwhcE9pfhZYPxzBDs7qGqe8g
84QrDMzU6WhHqgMvR8Uor517l0pItAYj4pxMvaZhC0k3EgSYp/MQytJr+HF3vsw+o0eF1bHVU6Na
eXWSV3ijxUZXCyCMZ7YmEZa9JX5uKS5m5eiP0w==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
mWzZIcmTvZaO1EYxJJAY0jRMaMCjTyRzPU6SbUzrKHfep0pA4LS/MlSJytRY9FYloq8LonlEJmOa
YvTXus6Gximwd82NfOWOU+xAliGI4hqn0DLAX0dSg8OERUorJfPsNqrBuHvDufz9efGQs7Upr74j
TMlZiW0gSVGHMQSLqUU=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lzrP+qu7wbNhDwJym0tPh2ytzSxetAAI7sMgVeTkF4E0aGc202oEP6AjkTk508CVci4/F5/oGOgY
jKPpZya27mqQoisM8ilYqvcw5pXx0/pQGRu7JZF08b+k4spPXeJ2wn8IDY3FWSHnOcvi4dOebH/q
+4u19fu74aqk1ECrIQzbVZpwcWeMDGDUSHDy4FPk9OjOswCxOQPuglJjXYv+hMg/7JiOUBTJX0uZ
Xmdtxy8L9z4EWzfRzOSHsJFjTkSLmdTFavs61PfZS4KYT25LV10DOvmL3fy7M6+bBXN5qE6rW0RO
W75E2gYB5D04Qa/SgER8JeFW1M0T8RacJUUV3w==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
FMe5G7+i5Dg2OTIM7CinNcesmx+3xFOKOCTYsoHWrp5MlbAPNqriPe41pqSx7Zo2+ype18VVw+tF
lEjRQQF5TsKrIoc8kQqO2Ck9JGAZjsyrFM5jTWzQZBawoJBB/EbM32rM+O963qqQdP9ruUzt4aM6
vf/tdyfOgxkUcl6+JJNYOQDIdBGzvk/dQUeNjJV2gWOsMrT/8aQJJMjp2XPW18IEhMSdUT+e8kM3
NlZcNyywDkNOLcIS8VKNtRSuC1gLTR2zXKL9eJomOGg66N8dfL808FNqNi+dtOqd2OhDKPCh9VYN
gJ7hSggqdHhUVsYY5qT37vUMUZG37ITEHavSug==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
IZp7wGosl6Ef78SQeUxKofUHVTZqkQHJJU3t0K53ysy/heNabWQpu3n2M8+eCIHOAio8FR6+AOlT
IAA4JAFJfJ70Sm8r1CV0vuXGNVDhIlFr8HhnDDJc8CLdz8yaFrENXgAR92A47cxMlNwaJCGipXa/
922mJ6b2pGDdjdTLUcKsU1DD92Kou08spouWrbB/PrcgiC0dc9Vh5gbveNqmUuOyH3mlBam3FvZl
pgofpiJBXCkR1i8+hAEtpYGjmSGUTUQ6uHMUKX0u24I2h77iOiDKYTNJT6jVuiYM/DRD2IfylgS4
u7QDnvP07bndi2AIocxrw7LHdjJ9XWVyHUaXIQ==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
mcmaj6yfbZVEKTiuHl5s5QU2BU2VRdOtz/pVopoNI21Pt4eUkknoHSgdfu7K976MpUo+bkHQ7sJi
/0kAsbTsCHtz7UWvsCk9A5SyLMykdZnWyjEbf0dHlFcgzZooebDG2zm4mibiRUIKwAMgFxTWk4RV
k5Ay3X64cOudFYqRbTCUmp1L8ijVoYJo0zi23fsL0jwpEG5FTTnJ1h5mK9rFtj4nIzmKqwwP+7JP
esKOwY5A74OZa9Q2+Oc/k4UmgeZgw5q/xkt1aAjxDyRRfCIJizymNuJw9sa/nQXTKX0zCMrY0MnQ
PN3c4p5wkiNcAHR4g0673PQsVxTSpFZkCNMkwQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
mo2NT2/CRe5fYBwkxXV4DV2r4VY+mW8FieM9wY58cqg6XakgyeQ/Du2w01ie+Sko3Okr8ziahuNO
XBMXX0d4rR94Cwxf6q8vsbxZgbIlknsXsEuTwNfsw6ywD3/7leL6Kapx3fGSVuIHDMHjwpstoX+8
phs6lpM0VeRML4QJl7ITOuweBx9b+hHFRy5duNtva30fSyVWHLpzAsS+sS+gCcFxsDn+K9lQj/Kh
u11IaBweyu8d5W2ClTN46tdIzlVw6S962vDsk1+h6BQzF9y3z3BJfLpfR+9jdhy5wqng0ejlOpbT
G22gnlE/BqKGgLqVQKaeXfnp5NnReQcYXQTMossrLWwi2JUvDGuA6egmN+38JdoIzDHxNPxvAOZ/
mF9Qjn64t2tHB5iHybi3qFxlysWYSczGHStpTKrEoNAcQV/kMTe5coIDdy3mGIpwuduxq1OYPA9m
VKKE/GCL1MQzfgEx1Az+ts8Oo9hgM/A/cJ2envlpTKlt5itG9ciBZ41m

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RXuoomA7HXqxfp6NbzOyYrUYOntlNDrjnrws4DzEIh4YC3p8BdX9/zrLD3AxALpTnAeHyk3lFxEI
uDCpL9/tP6yT5BmfL2N/oyWIQ7y53Env+IFaJMMaBIG9U1LBtkcnhV/FW9tkUePJ8EbKyE9tP/kp
RScK28UNuQEHp0OPznrb1v+AWO/DiSNPuA44x+Ig5nBALVW9qfA4+tvzfHYpcke67vIFYWLthZx9
NC9+R793F9ypEZMOjinKDbEk0gDUoqsmcmgF819P1JtLnGnuwtr1uER6OP17CsHbFowAmPsPPA55
QkDMyp68B+cHNNW23VXNPbIXLvPilhp/ypT+iw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
6BvoQpuoVy9vIT9h44IRmW7Bo+8MCKJj5ZfOShjmujfjeFOwPLw2GCUNvV3ipB1eThHomI5yXGiO
fxOovfDeVP2hfGVaO1qz9Lz6NGhPt8K9Z+sH2rq47t68akOCSgmAoKJ/5BbwL/t0FtUVgTtq7Si+
HqZAUgbX8TCY6IRkFibfSSK6UarmhEpPrPOpvsevKx4OaMU1jfgaJvIMRd257kSQy5o7pyO0n7VX
LK6V93O0bi7Aa/TTt9W2MSK5pIDw9DmkTCLFjsS7gBYQYaFaba+LGfjQ782nQK2+KDz85b5qKPM1
h19t51h74j2WjWCadIgjRVfMYVvsErL0ehA3Xw==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
MMpJ8DorVcMATHbuGSlNSCGkzTOL3lRnFD2u4TUx1W94+tAqA8Ktjam9MqFHuJh/5PX5VUq6FgP7
1oYcR65DRc8C5iUj4h0vhHLi42ruJU++GUuIdS9gvoiQ246hdXMefRe5wcEOnqmxKzf7fyduaSpG
7SdN9PpubFzyeck9cLJj2CYMY1XoujEAxeBG5YKJtFkQkCeHZWr6R8PkNR2oyQGuZuMeJdgNh4Lg
5yYuOk0BGcB7bwSjic5zqk+8Veyp/ZGAVMgpH80juQjINIxDcLbvhqTIZX4gKUQjcJYcBhVuPgVt
Ms7dqARwL9nkpmZ/SuNzUmGdEIhVlblWNDRV3A==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 63248)
`protect data_block
anq68Wdrgrb4wGc3/m3+484i4nUyXLzxwSyVIZ7f9Jm5f4029G9oQYyXRHWxbu+dWELojnHr0j30
IBoqPp0JBcFIsVqpJ7gb7enJiDyrHguwhLVOj1iObxbZYMQMH6PV39RRWCIJ3J8Va3ZbMD+89jYd
ddhs/Wsl4i04TM/W6jNf3wFtGajQZpV/wizP+41DlzbqF+Pbpm9EAB97TEyoOU2PBFmVfxN+JKBk
nzkQKF6cdQmTeV2lR2U5/KhOyMZQqpUYiIbtd8VaoOrKEFlslWe+nRl6rlqNTdLTHvSgbkEpFF52
RYiNV3vhgahBB+0Ubgs938OaU5s1nM7MDh7NTRQ99S4WGEH32uUGVBa83XCpavv/8vr/v6+05q8k
PA/qE5X4fzN+H8a6i4PR/fxRGQyx7MxVV6NjsGbjqOSO3ef9YVrPgZRu+aX10pxy9aYFNl+Y/Otk
v4Gf+LCv9Ip2Lkx03Gw62e20XCoVqCsPUE+W+Nnl9m7ao1gsOXavrD5uG5CVXYd3edqI9mEFbh1r
yaIMyerDAHPK7TLn3dOXKfyEdERufYQPfJ00W3ry2kwM6TtYM9vZx01+n0JdHAu3nLPEbnXjRQBB
XS9ERHG0tn+vfjhOn5hOwRc3GlUSo67K914U9v2LFr9eSDFN5QEW+yMhZEiICf53EHWDUxcVt0oO
eRfpONCJio6vkRs2b+Z+XhMLDka+SICwQF7ACI2syMrcSw0QvNdVU9G6z0m9eyqF0Yeg61Eefiks
pzRdZzghA+NC5kJMU4qXCVxxgCqtM0YPAISCzQv6ccA4GohRKG/dQO2IIZb3DA6CXNPwxxqylovD
ShRHcsfQIzw+PCVIcBiqOipAoJtH3D4s2BddrznVxHEFDkSorBmNWt4ulBeLTmwZjSq11h7BoHvH
UNT4EhL3r23+hukKuIA3zZqdzovtK0prIborEJ3vdKJxL2xhj4akBfKud/z+RQQek+MmJ6y+/Ka+
mN5yg4EL5Y5tEamW/SBhNWMUM+M5kvDJmQl5DIx/+yj+88+sKk+Fz8Mj5LsiXaSGGU5lntn963Za
+C2zaZwU8kOK3Z73ZnYpEjfjxK7udBqa9aJ3XdSsboCWHyHPwsyTY3DV09KHc5qK6TgyrFLZ6dd0
ib8veRNwfYf8brUoAcPxA4efhEau6h+FXenQeG+Y8onGxvrB8C9Kw+Qw81D1CcKWBZitKItV95CD
6SfQx0du21+QvoxmTKTc+YJxjwQlBe2IEzCh5wgDYOEP2zDUdRDlSnNYRv2o1Ijyy04bv1Qab4HJ
RSZ6Mwj551z6iKL1FBN1lXUkrWvJj32lWstYqtTZ6wrmP4l6tjxIIlxgNhwL7OVIN9gAUvc70m0w
mDeNHOt6EGGWPgzxnR77rwDpJYklHOGMyBmS8s3pzCtf0aZFES36hcu+vL2yD74YdwysfYo6p+S5
btJ+WdiOtLiyKs3oXB/N09GQrmqQDxCx7diruZwT+ULCl5HuYmXR4k+mtg3jKG58v9VHHYi4AmlR
xFkfdYlTz1ZKoNrZpsozuocIOsyOIhHUnwECNulMJVOTd3FXjUe6GKL/6fn0Zwypf4dHajxSwqgF
/4BZjLrzvWSeEzG7vGkfZNPnWlmk4gtWdp2BIRxH2HwvWonNfCt0uvZuzORXuZjoySc+vej9Ua25
QprN7d9pL7hcbaNbXkJgEewAQV3832MP7+WyD1r+JVYczFTroMs8x8iAY+XbLMKi9pY6TezsVNmS
NHMJM/fLigiadmxgu2Dvtxuba2orB+U9RdrVV43SJXaCC06N0MvbEe9PQmZnqrgikKUP8LRG7VDO
jCG9jeA7mBtz2AIV5qe1BYHhi5beSxrhwM54PWRwiTGbrtbKv3eU+AOGCkfrXfMY2TCGhw8sXLDN
3s0aGq4sVp59fwlRmJZIiodpmHVGoqgOiEpM74Bct6nSNH4v0HVO5BLbCnyUHUeeCQk/atvWPoaS
HaQ9/BHKu17DyGVHrQUiGHj5KD/tswakiRJGX5UewmrDPxa6oGFtNY8Xq06kEKGnwVYs4/XLCvl2
6V5Rq6bXqz+qTs/dsRrjXy+HA1V/gwE1RXzAHgb5Ywa5TmuQ4fk0dQ8Dvd/UPiwqzjIcLGqrcrO4
guX2fUwR8ygQyeXIzV8I9ijY0No/ritg2vFrMwHXbenSpVhqJHbKKET2G/c2YAaRlY4zz2PH41OQ
X0wATbN87vgpAtmZcvEXidCQxfoetZBIBn7HJR9D6iixmwVOsRhcZdHcFlr4zaxwiqsJ6ZRHim5u
sgGEsepDHv5MYwGjvH0Ov7d249euI4lduCw4GcU1UaUqzBsDkr7I14rsy1khNiFc/2ONCkg803Dv
O0GOb8AUMUkwLPUjCRG2Rdv/1LcRL59LcdgUYV4z/X4sXKZEdDfyiq0YdVzdB7nr/lOXXPdQ8lC+
ilo9N4LCSwdQKfSWeYfddihMkGPPXuKHWCIk+YEEeRgTsf2W1UG8AFb5rrbljGKCYsNrW5wZcSWJ
S6UZQIQdcbmzLiry4a6tQM1gtyAy+y2J43hhTVLSyZGYuaxo4Xp9pxDFYMxZCrbrTDIz8oeY1av1
B4K1lZvhf+j+e1xYihvval7SvNTSIZOsVlwvyyLm99dN6KqIMJt72CDBChYZn9EI2rfySu8g1vhi
9LUEc8DnpznbdQIxyjmWDDx2prpg0gg3EzkIRO3iq66oq5RDL7fwsO4TsV5sArKTg9oiJjih2TPC
vsCew41kXX68hUnPbDBzcnbsDHDkil/GgKGKC2w9Qqpqvx+Szzf8J4WTlWL9PqZfq1sAkHv+t8Fv
0WSk84tDli9wf1gP0H3aiCgsFwZ4DNPuOx7bM8dRCgVKedTXE+HS1SDtYzcUjv3kD9KNtDRALTr7
xlmUTwFjlB07v23WgxSuT7XaR9Q/ldZVx81IVaHs6MDO4Kxlbzmw6EOtYM1eo94Enk35ixLmSr6i
9WlKJiKq/vJUlcFq6ygVRr0XdMGeiF3zB+zch3cQozSWbEituG/ZT/xl3RfwbNRwfdZZWoTdvWGj
mf83QiK3mKrjmMs+eT4ZyIwlfmWv4W+tTepRJ7U9+hoKg8Dpl4t4r9A4BmD671/Xfw0yWqSTC4oZ
cxNVyt8tZZqyeLQpetPSu9Ut50v0RGSWeRCYCPwp9dg6JkjjDvUknt7wpV1XzG43C+BuUJUCsD8e
b0DS0WB0tEaNIgZmXAICeuU49RnC91JHIqx1pf8CoBY2vMtXc28VPSOoQZt29taXk/j8tMmgIg1f
g8z/1bnLa/7zwWsdHCrwYW/pn3EKkEWmxXHCS+BREb5eMpexPRCQ3oYIbKh0m96v/+HavntJpOC6
Bgk1nXJbT1q+NT7N6OXweX5PkYHbOOsi2h2SBZ9THsrl8ZR1PpZDypF/6gtvHOj59SX2XNQc+ZwJ
zFkpxNnMrk1ry717e+nM7pfrSC41vLtZr8sCQ6uzieTXBAzW61gQd4fLgDffKEqOctLcsFLuBpTv
24wIoRKTj1Pe9qSJRkfBDkaqCPtpLFKikV3VRuhaqU17UNOvtdG1xyDP3pj/+U0aR51zid3W2D34
xq5G6J8Ot0bHvufrBljwzFI35FgO/Yc1VQyqjo85BVU2lgY43zVT1igMErMIJP/0fsjP6GdurKis
+noAk3bhB/QPZv1vRriHMTiGTIZwKD0lbBpCtFBQz+i/UzRVlbobUv0eSs3mBRtiM2t5FQu2/NGA
SXn+iNDaZp2ubSF6ctmkSMokTh/QMOyiu27brC8w3ptBA8GsXudmUkiWoQ0zGqgV8H8QXDujWHjN
8VOT9SAJTH9Tkuc9BwZhYL9cNSHi/MOyJkbkOp+OFTvOeoAKmqVGJ7n/uMa7B0Vi8ThbOF43fKd4
olop+YtaKGXtjSewg35zTmU/QNP9kfncummCVQOnbnXA19ua2V3BBy26pWFoSglI3z7AqAM0HuCm
nMyfBygHqoWAU3xCS7xzmJqU/CaA2IqWu+mjGc2qF6Q5Ejcr4iEj6cLMopFKl7OrGS/odGq2pWqt
ManzecDMwN7/RoGpix52n7FAOxrLzwdLoiCU8xPlfuOKFT/AN6O67KvQRUCwlxhkV6yciCE+Dhq4
d3UO4zwXOWgfqTPrw1oZq0slVzEazO8R5l3k+tIFvIIxm/Io9Z31G+wY8G7INPsh4COQIO3t1Sl6
v6zhF8vM3kWcYtH7hYopbpK1iSlpGzc81BipZqWhNgM23UmYhtiLJgsiKTsJmXSg8awZxyJSN8kP
UQoGP0kgSQw4sCsST0AyXi+Jn6GEyMGoXyMucVp7qZXkFKvQJ1Vmr6l1HtYKmgHL7ufNhcnt1oIl
vfYV6lbWYyJlXPhb5rcqz3q5Sk54G/08IXu9UzHIGUQjR/JK4yucWxlOoi05MYyCJ4qf9lpWaEcR
+qc4rXt6q0FQI1BJxdiqokZlHK8FWA6TyfKdjk38y09jAYb5nBwXpQNcSjgKWaQ6I/RISD5i9cVe
Ok8wQD1WpNIj/LdoEIp/c2l8j+bx6OBah09YriKA56R+Kr1g60j15okoHn2wHiStKjsBx7o9+Y66
VgSOhsZnp3NFkQODo0CEoWZh68hK+6yUIZKzayz3yHz12VOngZABGgJwRyBHPKmBdzVS54Tqt/FM
iP9neYz0BjWB9R6wW7nljzke02mL6B4Ut4puH1O9mScMDcK1p0hbfsyL2eURdKCu6go7j8uRmUp9
7jk0OJN5JsewqUK9tHI8//WGki/NTBoYv0Jd4KGWeEII0J5UAnolnJrNyIMrkTCmZGtyVNagDJuQ
EbeDrMlNaFvmKXVLgRKNz6dM8L4tWWVtpErbDhRdfDh+vbschTZ5XHnIPbB31NcUru52G+7f5Amp
hHJIb8ojOirMl2yLPvTBYsljRBz9YmWGP9AxBdBahJAtiBFgqK/Bx2giqMMf3c2WpiEEz/3ovnSq
qmDNLw69uksoSx5DAvaC1NqK7ulHJHvqVysUj3++rObuSreVAdxLYBjFboWWy8Yjay1GTrfIvTk2
BcLAY+3hjAFvznVlNRV7ACo2KW+/0uwCFcPcG3NmX2CpL3zAAcN9fDVz9wAOOrm0aCrw8SLSh78m
FOkbTNB6Y1n4OVJ1OnnhlJdXTQaaE6r/6X9/d4hMPo13l3lbOlGwc2AaPM4aSXmUe+FYgxhOvedN
RiJIQZIkSjLCptsTe3nCwcCA9giNwNGWNJSZ6N/G9ibPcEBkMGYmq5KjX/ihLHgKUtTjBW9nzJaB
lThtTXqkhlGCO54iQ+27tPZ0yRnGFVlQYaOcwIU0/JStyL4GOegUx5CvibhsULYMOZ7Ce1xNj7Nt
b9/7AgWOz6k9Q5oiz9+J+0Etx1+RuzMY0U1tF9pRGfmCyHMr+Zq5VchwthNcxbVqLMvhd/jY790a
POFtr1HEd3WaLX0zir0F8oE6RBmlkq6Oie0MkQf1exzpVUwarBvD/ST0Dokl1kyGaWnBLQnxCRLK
0Phh+nmT2oIOHCJrv83R+2d6u9Av3MWnXV4GZAmUwGZGUPMuOzl6toII3yOqd4K0Dkj3MwmLwSFO
7RNcM8i3wkKK588NZVaujlQvB96WH8aRYmCddJn84PHzEB5io4ZW2gPfZA76NED6HQGihYMr9bIN
Yzv19QPuFSgQznhFsxbuL0ceIdbIj9YBOuBezjfOQ6XDHi2O1nAZUHidm5okAg6vcCUEk5Kh7CNC
GufNIWRFYU3cEQgjePNhQ2/QFgCeJJcSASnC/UpWTmKe0PeZY3+TDZptGivSLQ8hd2pCmvM8DRA0
WuPe1iSkNj/4bvmW7tNuMqw1RIRCzi3I14WztWaiQC3SS/k7dITBYzjaNiop5aXjabmF7eh4lCyB
f87lGJ+Rxu54b2QkkVtIQhv+Lw6gBNhkDK5XxK5K3ZapgF9r/7uY1bKt2okatTXK8IT5Ydw/Civb
nmOiu4troFNdg2pgzt/T3M6nBXTXKnjWpDrKWnHiM4TyUzVL76oPp4n5Mr4RcFAjPKS8M6GF03X+
vYyJm0QeCsaVH7ZDEihDvlS8XXVy2OGyKuuJg9je/sXcIdxs6362m8IvkLa12OD+DNJGl4Bi7m7R
xg0YhxeOTBC/M/IVSGi5dv1uhfcKfmvGZYSg55Sh5tLAPug0fjaxVISMH0lt0OywBZ9njwiFKaQ4
PhL2YHMjuHl3G30ut7fr/c7CoOei25+TWf+FPTmQQXUaZZTPtDH00U9VdGSROqViWOoEeiGePd/C
lM+ZyGKQgxOALNG5LdTbpCf+okZ3Ov0n2k+RQffJowovbvdv2jOfV7TGy+ugPKqB7K7/yprbpFOF
hoIDByXaQaF+pBsdVltN4vlG4pgYrhPsbAcaOjSwS2njxonPMP+qF6y06+DDf5DW508Hb9Rkgix8
JWqSgrc1xQTBjvX6HQXRXiZc+MQUb+hWa8Ur7nCYLPyYt5NgGv99Y3TgqIgMM/5e8Ifl3MU7pnmy
TT5rjH085YtWl8RtW7gtXMarHyJ1vTpxKJdg7A+2S29EKU9T7MLhM9twmdQ+9iqt7HTDgIBrOXy6
qYcBgLgq7W6ZZnp1O6NVePFVX0AuMORDn/Hte3oPTvu7QsrRjnwJsSCAyTto0iPu9WrR2fyaMNcs
IF8+OthUuskz+ifC+gwGToLsu+3XbWkCRoJo/Q/OKgq0uGgmLMzHtYiiDGS45YfXLJ0L5coI99Fv
q8rUEZImMXtJp834rQEMcmtGXTmjyOFGWqTTHfWXm+TxmpWu5B80nM0K9huQyLk9v1P64uPhupLQ
Eeuu8ZGlef2f1DQ38SKlvULzY9hJ/8EyWt+zkTpEKODfrO45QiUZjVoJ7EehlOJefoxHcSxDhh9x
OClSS9eTHJ48vGqWXPnduTArJN1oJIXPgdEiPpWXg5HwheXNidRPcNsaoaxX6v/j9JiX7dkWq47i
LgJh0gOpfwUXuWSRemHvcgkost6j89oS44UOWAGMUNIV3ikO6kc6VhF1NaeEoygbNHpoes9i45Ck
v3wWXJT+PgQchfhZo0HlJba6SQ+AKEzR0psPRwCRtJaPNQAu8VeV2x/JgyXlrNNwml6KP3LeXXQa
32McW+YuTovetEfYP2c/LU2vnhgzb1Uim2BJfayxCFA1BONU9eG/M9oARremC0mjvzMzIDOB7WZh
NkYaPd7lFwBUnuv7MDTIYSMhruJE1lEHz5RfUh51fngXm1xJsRmOpeGZ+fJQm1Pr/OuFV0l2JRjc
b4TpNpq841pN6vwkNRFHESshbMhHC/4g1uvfGJ9CCCuSv2mEhHVhRivzLEgXGFa7ycy6s36X5f45
L4kBuAg6YYMvDDDeMYrApjsXJPM3xYh5sZgIVwMmDCDxjehmpUU3J/VKfqWD/Y7QaHL0kk6nxWnD
0cVDIUKf1jDi6h/xcj8Sp9tzcyVOjMvNQIH9YaMnjtVmR34oiXk2arCew/BB8g2UYD0RnCiGhS8P
t4Lu4ZWwOTBMTKDR9vrKUBz6ZGDtgCegS+8NKgxql3z0c9dbDbUUVXG0l7KDk9cC4oHoKhwB9Fl+
wFe6DLqllTVtl8SD492f2stwbYI1sLn9Ul9TqDWgz+eFN9j+GZLx9I0Iz9w6ZQg6vZjBmOHU+2Gy
xuk5yPhZjcoSQubXjpaG13MwkT6xO4SJ/hYj91rp6tFX1YRbol18LMak1EKGjJkalFRBHGccuht9
ffdKgImR7O16SnXBmtZjqMXCFixvfQq70XVkdSLKH1How6uKQDYuEs3MoS2DtqoBSPJNkCT1XTz6
oAVTLXuPnZeZAam9D0u2UjhlMxHABIyy8u0zEdifz7uLpvhl7cPLUzclFoYckYw5+qnQPVDfHnq+
QbZWWGqkz5++UT0GlTSPiS0y2Kx/1+ZZLapeVOV27EgDxbiOvWDuTGXO0gOcVBqW6YrkCKGe+KEj
blCdbEneXuO3ZExS39D9npA2fakig1adLIf2wF4GVdNbpW2OhxnOe4nagfoPzaxJ3BUeeuWxdHqN
jWjiNeP/VHrX7ETSV02QgHqxXL46Cqv9n0Gogk81OvlkQCXL/hYLvGL31ASb8T03GSOH3zMJk6yy
6Klb8Zjr2nXFDN0l19e/bufaW5dTG7FyMCzo4mCeki+KiY3+Ln+LQyp5kMbV/iICSWNNQkir1VGp
f53RVfx3WshM9kF4BAcwZCP47Bz0I9RddohL+UGWfNj9JEgjiM10TKHzaE8sN9NC+pGbrPrXrtJV
bwHzu6dlNfTOtoTg2HZ0O0Jl5bs4gI//GSwTWvmBYzVk06koRt2Ar3+o9SySc+PKoYT/cRQvm6DP
fBm2GKmXk7O7xKVMmQtAHjzjjK4IJMclgy91VdU85Kxu6qpeDfN5pe7wnuudgwjsdorLjxL6P51G
g6GN4Kn+E3R4ODA78zU9MxPucBVfOSXBqzJBCve5dsfNsGym5QQqfoQ8VTtGyMqTEuSX2kqLXy0S
XgKOQZODperQ8Uf0k1bx4END7EcarD4lxZvzD7AkFhtUJACAQtgQqI1Ms3bivmt/XMQ1oFtFe+Ky
qvwX+Ji61VfuMOs41L1+Lgmon3GyW632310wlpXvlLnPQTSi+OklpUxBsAu0Q+W0fKFTVJpe9xeb
EI+YvijIP+WzhaLRmZQSgFr1iwTfW+3ZZdmO5t2m2y1dXV4tjCMRr85mZ+dM084M+ZNfnkD0bjWi
JyM06L/Yc2o4IW89pZXJs2QIwmhGGxmbplpFDVyHbyKJMFnqsXTy8jj8/EPuO02ZAHgYh1ZhkCkA
d0yexNaHEMQUDYwlqNjNvnpcAUlJqJ3YzpHY8fBAx5YKKe8PPTWzSHaPcgDGfZNnB2HZRa92X+Ln
hnO9arqh+Csl454VFq5QXYH08u/vkkDIlGgFSxCCTMDexRX//qUsJ4G3qYB7VJzx45nNt46PdQQ4
I1ZjXEKUWAowb+tqydjmS+UKP7crPat52FKxFje3wDVFg4Ce5G5Iyfd371LD9aR0INQ/W9LyUKQ1
brinh3qe50VCWR2LLx1IlimJThZ9GmpZJ5un5yc1mUKgM5kzOyj4yQvu7o3ZqYgW4qLYMkQRAdKY
O4JuCueOLRX9uBS4VyGAqM/Fece7FoXuKBFHNywbFIhVm2uzNuyjiuE70bEC47+VJbnxOgoRx0de
wUmjtiOYwpgszXZhGgYPAYxygzyAcKVN/ChshBVNKbQ6MG84Hg7k954pvnLzMJlsMeT/AieCMeoX
NNquO0T2mqRoDJblO9g5DhDA3s4cM64t6xs7Lr4HlhtMcV+SdI4Dm53S/WU3OI3vkYMNGJ2KhGPe
HSz1NZ2oSbhAQHSWlG9N2PTG/hd6Qhm/eU1wKG/2fkgaFeKxgo0DIu0DNVYkiTGrFu07DlbdKCib
oms7r3g0DTY9V4FColSII1BJH99lPoG1dCIdDj6ElogJ5a6MaikZvyNXcg1dhxN5IFQGb+rkfTgB
HUhSqsVOcp/PqV0Yeidt9cWl7pwmgzWD48ql7mg2LoMf/cVFiCSbi6vXt2r/UnanpVTCvMFsfsrO
s8fmSnDwxE45PSxqcHrv4LvvSwyFZiHbUkTjdHjYQJaPyk/7p8Tzkb9DI+cQg7HfN1wnFLXdky0K
kzev5vCKvUAlrYiyl+kufdScx/2f9QDAtzTNs87lddJHe2I8ZQ3fwY87EDfAFBuyVykd/WPDsdhC
0KA6s5j+byHdsv7gEFyiBVw+DqZ5Zaln2601h1ALZ3lhctVgaiunVwueDrN6tuvtNyfzgLlGcQbs
jl7qvuhcGtnOJkGm6kSIsdDNKqoHbHG7SaJdVocjMoPt+s4mroEkBvLFqKigdF0sXdIHiUSckb0l
N0eatIKSeu0H4bIghrVH3CR9zpyVkGiPXxDqiaOCEcPhGdWcgexeHJnqFC1hy06b7D9hjNhWsVes
VUj94xIyyUwhmsAKxrLyBNf80J8Yf9gDCd23iuLnFDrksNzjle0txT4ugs7YFTDlCqdGB4xwCrsG
wNrkg2luVGxkc0OK6jgpdT7aFoiJWU0SJiA9E7HFYncQ8CCdc4bAkOOuvUHsTHBHrrOoTJis7wpf
qw6Jxmpsq/3L1rJbp8+JtaKuEQQrzfaxwhdnhg7mfLIttBIHC4orj2+BQHCxfkH77EdnNx2pjkgs
9OfrARqbARMltyby+Z2Z2D3mjPBks5mIzzl5TUnoEZBgmEec/r8lgNvBtSMH/yhZjzh0ZQPgUT/u
1AvSdwiyvkEWF72SRMtUuB5/Wn2ph9IHR8RyvM2AiGxeU+84PpFwyWr0QcKS7ngRFFu1KR6O73wz
bQF3n8QpGkYSVq6ZDsyp4rZUdBNqkpNSYcQ0EjuM8uNhVhncA2wwn99Sd9Odk+1Z7WuRsRFiCTXb
d/DJa/C9tUMlpgV1+EiURnqsBTi5o7YZiLyCZjwqV2os8zqiAhKkYPM8vdLzjKh6Pocu999dNzAN
7MZvORK9fwie6NwOM9Z1vxTV8h1RLvvwReTYOz05lexkes5SGwbAVKWTGw1vNA6W03+V/wYIJqI+
zMfD9U3l2k0AgwzkOgR99Gk50BiJpjQnjPYMkgFV2HFKq53c56aKFfSuG/XrSwITQbwMZ66pEBin
UIOO5WqlutJUim3aW4mDaw9yB3fjj+wdqRZY6DlWzuri831fj4kebpVthnRcexlJnOA9r8fGht75
yrvDno/ucffUxMDxnE/Qm4ZPH+Thhbbs9gJmChPKwcLRyrizDxCTLl/lQ9lVJD7ALVQC5q/L6Xav
rYT/1xkBXZ7lT9lEIScnnJLuTQah6k6ypmGx7uXpkCCCciPZ1hfkrbz/nGmuNlnDHkGG/c5VwqD1
F2aasyWlt2napxkt4ceR9I8hb3LFJCaFsTt5sOZU1421RwRTrZJmKa2TArbMunTh4EmPFP2vKMvP
KyzNmthhBe4zcB8nIV+YnTOw+ztLqoYRDdw9Kh4u4C9Tmm1wxye6wyJw6ULXL9R7sWFxcZbhMiAO
Jgtm6xXxyB6MMaiDamJKmD1ZZjtt3dBjPl5+cJikT314KAl9tqEpa5qwFQNQs0t3FKYDWtZezJIS
Glx9zR0MvbmUXB3GY4rZwIKGp+THW8fNiCYYZIahFTLN7hO9jHXPY3S2MK7wKS5OJ4UQiF+c4IwK
rARrcZ8xfe01j/fuhRZMJQo/LyOQDWr3qdnh+p+ESe0lWnc9rp2bUjfp9NqheBGmj4vNNKFD1R86
rt6bWMS8CFXlY9pdigsVwKTVsbyx3GSl2I0E+oGAZBjPAtpwFvZgo/kz/f0/SnCNF9jwbtSXxuPD
esSE6dVkg7x9pM3Ct3E5/EFdqojEG/W4mA/u1hBPtszzdfIj7YuzCSzP/PAGJReVNrX8TjvQveQt
/UXd252GW09/LHtN9MfsS0eAOu0tnBIIbkzl2G6WFyJ9A5mFeyn4gNP+IklB4SMjq+Jw/00BBP66
tlLJ0gyPAZFZOVMvUSkrxSHJoXzEefBz6IYg9zIqBmV9YNkvvq3rhLH5xMvbexQCY4XZH6A6sE/g
nSl/Ne4352qAzbrR2aEp70On4sY/Qzsp4HzX7ec1K9oUALVYPMEnTDK2ne8aRZuUpSFNr/fy2WcT
G5Fh4kYgs+xUUE1oZjiXENEM0/q5l2h63M7JC3beUMcGDSZT02M++GK9qX3yNycJzg9Qzyh1FFD6
ikMHLBbW92pZC7xh0p1bFzJ6j+6Cc4vFsKV7Iy5TEFHepGOioK9DR38zhzn9VRgdEjxJey2AEU5K
NIDAHZvVZ9CmgrUH5ip0TECgmXPc9Q81C0KIw52Fb9MQZzH9bF3fZ4Nyw1PbHB7bZQrQYhBXF+ml
cgRSp2hEUImSX0c0FbDvSecBwnpWshKRCK22Th251pWjHwcKiJ5g+4FPY96I/22AfYmKVbLWMNJ2
jXpEoCqrZ1h1+LvXFaFaZKcVotedvMoXZJRTozXC3xfjUUMJYlOmHG7Lpt0/5XTWYlqumpuTew5X
IMhfXr4xFanl4DZBuW8ybSD5P6yX3rwRHLPO1hyGIjYey3Q6qQTbch2Vjqw05UZJ7JOYv0oU6mhw
83VjUy3D33jKJmrcivNxF5R3e1p+oLAVLxf3nB0XICM/gfX0pbniVAxmMKUXYQbeTfh8Dr28V3Dp
EbwQ//PWUpNiUik3kYxmvcuLqT6fUBovJlX+twv6NsRfdctz2ZgDeOFFyTEfmuwDFEYbReiY1x6Q
dCSymFhTGF7ubqlCpIs3hpU0V9BcQRphgW6+7GZm7QXtiAW9usdYRAlvpJxMLs1BbQjlvyNiyruC
qyeVyCe/oSihceKyvGr//sd5epPOjBqTHVB4vwGctWjO4rYrg0UBWp0M3FxXCtEEdn0sx70hpO7b
bmfJLHmO6MYmCGb/AsdcD9ze7x4GFxb0M/CAwnIUDoYShY+wBPi7vrFqW38cE1Rvmm2ysuJ6xfVi
2VEY/59ZAWsY2MKVLbURH169vPv7PKT1+x2CAV3/29rBMWImMSjO8ik+0YDkne9lsNcYnzbSEdCb
vfpYrHeFQNF5Bch+YvDofv2RQ4Ss93DDg6bHUAXhO8yuNvUeVyecOy5JB6xh5nnxQU97GYUtOT8+
FzAjVFEcC6YSkErMnFoNi+nT4Ykf65tHJW6nMf44xVKlTmhaGFcmxEfpPuTknPK8zeyhje2EFpjg
Cisrv0YzyaXur4/YQlnioJXB+Gib8Og3l8WQoLyb6m1f+8JBu6gQqEkeI3u3nhk2hRu3w/LQCJ3a
PlAdEkHM1sFPJJQQucIf/c7YrM2TFf9cf5mw6eRgDb1z1deSs3G71EkHTkD6fyiRpAYiQ7eAGpeq
oegOrJ8fh0EiTEyZMyleVbXEPDQ37m8XJwqO++Rrhb7FCAwYmyCqxU4Ww5QMexwUdt/qBB8kMv/c
38QOesS5G7pK1hJHu5vfgLSZL7LA1Q6vrhkRp6/VFmdDA4+WBVuqov9IpssPWuBrdiqSUVTQ/F0P
wJmu7IcrUz9wn2PJHrlr0TUliZRSnZGkIkZV4eEyUkuvN5sLVk0B4IinlOsDF0KQ3S0c68ATjB3B
SnZEXP51mhTwC06dkvdnK3w1BygxmW9u9nDwkg69KOGdc9tCYAuVQKNcoiA5EEiCwke0tnUyxHxZ
Lo+teFBCIH5Fu1TD+GshlVK61M0AuY/PXoRUvcpOd80GmLgfiFiPTtLzrRQbPfb7zJmvym4teSZd
EwAueuPwtRn54AAKgd86OgS5lKJz6+NwcYsMDrJV3/UY4eye3LQ+oQKAWYlxhxlOvnCcMo8bR8iJ
chQnBU9ZxyjzRwMNfe9fZg1m1wjEKqFUFPde9q4O3sm12KU0ZCs0QyTfIaHKDdFK1tckLGe6n6hj
payzExkMZGGCM7906LysPo/w3CIquU9LjP1JtXqMqqYon0Leqn5XlfRGZ2FxqL7SH/Y/S5TxwRMS
2G8W48VDxqjcaA0/INhbvPZ1w0yMJQPs0Ld1ehJ4KFauWJMhV9KwwQ4R4AgAJYH+dDfsqWPXVGzI
oQHZr+DtR9seauYkilHb6UGclaBDDCr7TEycnDYSx1U50bmZY39fr3S4JYh0Iw7YODqxMBz4hNkK
rTjVPKAo/JmlXWe66bC9Hg4aItQFngCY9vZvumaSa8wGmqM/C2jSpGW3OxH4+vFpMwR89a29lv54
HRw9Dc6s8TTxI6AxW7mMK8XYdnRhJgd8334l/FDExL4BMWWOYb4a96BXZ2KYvSV2aZx3Qec4HCuT
uQRLJww2Q0/h8oO2536/XzvGvuaqxxeSFyGcAatvZC7C6c1ihGNtuqhqTVxk9vxRvq8KhNfYKWDd
pIwWbYca7xP3XXKY48zvM+ytGRAOijaTeZEfiJauo0hx+MWGFbuZxnYQTFI2vUAu990mphMQfaU8
dLUmQlTYFU4QIaXQrmgkeSuHG5zT0IQu4ieVbdBlP9r72hrt+QOAk6pLKzlw8nztTS05lU+9xG6O
+Q7+JCxc1zfc4YaogRMDA/Ex5vNLdbEdmuAkbkjg05Cq0olDH4M9MlO0O0VVPwnsu0jdPD/kr2p5
Z04zMHEhIGO9jv1xGnt8gl9vW6612uLT+hlHwfJYfJU+slCAUMPFkNOkB34Kj1Lu/sEZVW4gtmX6
p078b/7QswxoTF69Y9k/Q7NxCLtMIVvPQVSXZrj6W3POwIReqYCRXfY0XSQYsByRC+w4MTwUi0FH
a5/cfqv3dRhx01x1IMO2StQWUY428cC1cwVKL15MzrtD1cK2pNk03OYdbSawMP9LlsWJbljjMURO
EECz7/dN2QhvwHnkYQgI0OFYEPV2Ilnl3mB8ud4ngnoaCxxfbFC51g+Xrad6c+2/SphfkUf8tVsV
kLcRBH/umjqOrg/trVFHLL0G4cLpyykPHL09aPhGjYBXiYQaxOS3UQkYDlazPVU0G04UJrs2GSr4
jr5OHWS/yJEo67W89foTtl05oYqUMFVJHaJ4bw+0fMUHcqh/oIoPCKsTQbWITcepO6QHDY1zEIIt
ZknRhz+x4umukSAtc4OHBtUcRhcugkqIUeJBT96dVltjH16LJ+H/oy5W8ifXRRYXQ77ucEK8NfSE
Ntv6xVXMODB0jYcV4SRAP/wqVZ4S2e8pov77m69kBCKTnn2qr7tXcz5XYMw20mUijrKaCYmMYDuw
4YKwUZk6qf22UzahWT4rC8kYx6a/WP1TbnHpOp2euAf/bZe0r5qW2mF5NNnZA2IecDs4S5DttVD/
BipmkdMaCuPGVuoP0cNq00NL6XPoy3NjQxgV8mY/+YzcX8Qa1xd2Fn+2TG2C+g+hTtR9AEq+Y8jU
i2uEXMpSBmCo6DDoyf6vnEZNcHacj3drZviBWsN9/U1+CuwYQZhoC3tdd88I/T3WxYjDkoVtI/Dp
eoZ0Ve89qHWiDCVSveMz8ZhDfPqvAyTLmo/q0NPAaExdcSDV6fGd0kvcxFcIdj5WuRIvZe9lt796
N1gHNuhEeAZ7Q7SgJGDTvqpvfrlEW+RHaELrWrp0A47tFnznIEguEPE438wnNiYGj4zDzAv4BiHW
KQ4rhX7BsqaLor29i8sq7JZIaoJtW699bWrhe16QnodPrJ6hQudCAw62tDYck+G5ZWBYuQ9y7rhp
1MycMs7QjFXWGeCoi6B0Pz11XvJnVicaMp2koGn7rk5jPQVDDELi3cvEo6w84Mt1aKiGHfJbE98w
8CRkFVwhRbOKSdBHGxM5859UaIDJTZXHIArVE3vkx7fmjJvBnTcwXlaLbYohT6fuqPbEpM90xi4B
hOueVouT4JsEEeP4W0yUKgfpac3V+p8tBHCVdArslNy+C/tTQx+ypdOqh4AZEiQdRhPwEF1vzCE6
qPLWgJRGxQD+HJaaBiWa9IP+OKju7oBlzqf0x8TRmLXf1+/lhC1Wtdsg+J19O2cDQXJgCy+WS4W4
8Vhfyxcbx4xTPA89Dh/JUCOSWrLhpaCg8cT8GG2eLYKupe3NwYvFY9uulBPeXC8kHIKKRJExEZJ4
7tfbGgESZQC8KepXQ1OJvNeZBASnBwCvJm3M/Kf4ScLr5FjP4jJuLwYy3NsaspKR4U0EXP7+kvuH
HTMBYZkuRQvBXhvZKaPIFnh9VrouIPVGB0Dv7FndBqvOxMPUABc3755L5FshBe3Fu3hxBdHgpsLp
KalqeZFwEyLM7t+xDp8BaO2eoWvTMCTHT2E1z1SRj8VJ2Nd3+PyY/r9PitdnsmQYgF/HVp8LsHQR
+U+dXbOWDsmplzdnOniLL+p9MeXCrQNs+Hdzx+9LIAwEzNxaGFxLlXs11Hgr2aUXn4q8BL42Fg7z
Ptme2MzKbX6dC3KlY87aOYIj5IUzNk4Id+0TQT0uZeqynCt+qblvtJj2f27xR+Cyvj3B9m/1CiBX
R4KZMWcarpEW6B9QWEIkyd4XYGgO9XWr2+e+xkeLAx64Q2EkhU+tQinJ9mhGfrNhj12PPHZrA89B
7dxFGLcRq9kJMuwezoEB9YY5sm1DuVK6tFuUWvxOzfwdIGXpA82JYAX8gmbOka8OoWmC+LkjLNfr
3azHyuVtgC1rc7Tl+Y31xypBQsNzHTXmq2q3FCRW2A0oKlbzKtXYwuLXEca0lN/egqKoLQyfscw4
8+ooTfpX9VaKJcuBOTZuyIXt11e14ViMvaQcQDvA/Al+RKcHjdE7Ywn964UWbwI4GU3+QfTRsz08
MOVmfg8mpnUj2uqpXnhk03AOVtAH5qytLpoGsbC0dyU+cqTVFH1Nae3kBqXLFuthMeLOVwmXtY5b
qocmWPP+mF13UaR0Hs41CN3ASPYC71QxJbdGbSN2NrSZGhI4uVia7cVqPgVhdxGB0CqJAJ01Mvak
4AKjvvKO2YEB5DCngHL/bFuI+QNOVa8S48HSpgVvW3+fJATzCpajlnNhNFfUrIVHv7yABHBvi19D
HxF8Za00qkZvKiKiMniOqniGtDc/7nZVL7KD5odKnDfgt+uhTq+1ylSagfokV+kIrNvYBaU6G+HP
KeY3tL/81zj6XsxX3tkkulUNZYr/8MhlUE0xIWbbCaCU+HfFbwUhsuqY5AKleVOw5Z/46DxM+hqs
LGlLuhHMrdELIhiSTs4/3GPTb+gGUG/O9WF3kbS5iLkvbrOER/yn7ScXzDw0xRJZKEY2A2DeYDUy
kVbg794BPG9cH709rcCyvfE8j5/mrCljFStd/ZjbI2+JniDRX9nnDHrzHpNVr+9xp4oR8MABj/jf
WknGsusZG0tvbEic02zu6+cTi4mSbKzBig++cVKZL0tsC4d/NaS4JOFHQKVTsoNBV+jerKIDUTFX
ojB3RMir4/HXeYQnFfZu6RFk7+M4s/dlyz2ooDdQIVC08AY3h+DIkFxWdk9TBRaChU7Qz9I/euzb
/Myfq0nYDSxQUu8/3AwXjXEuCLBMzobHyGoqjzkCDZSP40BZy7AzBlk6skwhjyCtsEko6ZQTw9BM
BYHjJQfTNaU3xA4b30/WpsblfCs1zgIbg/Ss6UmBIDEGCEWv3nA5OkF9sz5OrHV/8U6E7bIAnNCM
31Qp2QJZTKFwYwcazoRTlp9Hm4qvq4MMugkoQnDnU4zk6Y2SBZgMKKI+xSbaPSq0vofR2/gAjkJb
8tCf7OcM1SGIifQ6LJDr9/TB4562adS/nTcPQ3kxKNP0aYS93VPe/tc2QrW0Z2iE6emFsR5NLie1
7pZE7hKkpRqr3/iDQ7WWEn9s0J74rww/6dXaJudyyE2Wbam90LlI8XEjGdFUlOOM46xkq0YZogeU
JW3yJLekUHdI/dAaRFjc72cIHAbUvth5CV+URtY0VcliN6VVuhgItN3lqag3SP0+YEPG4F45Df0y
Y8RQxBfGMQOrP7G4Oe5+D8PZrclJsydvLCPiCI7U4ME6zIZmZeUGEyvz36IxKRerwvPjkqWvau7U
TZU7WKK+RZQAqUKIG53rhHAM9qPZtAuARnQ9jS0UtXsmoRTnyMF6znaQOLu7UGrTBWlFvnzjffNI
AgqcEtljv6rh7BgM4sfTej2bu10xo1wU/i7klt7OSiNTdfaocBFJlJrt15CPFrXOgxz7Vf3OE+oH
x7qF0u7ObSL3rE0IH6Uaem06NWHLPDWAYvy9HMK9+mGbLa2XSED/PK/dIEGoLZo5a8Jg5h8HbLYs
9aOWGCZC/iS35OtwycNSW1bUX/SYwGNnTr7zE75OfQpnzrI2CK/IkWeS4FOqgYIDZFgWvI7UAKKE
/2obHgCcwlUuy971W2fi5zzVT8vXxlCsWKVoGl9ZAcnNR8tIKAJhUVuMuFwiTJgah/+Xsg3zLidO
BoV4jcUJYJRMrpwJX4R75a6kBkRALU5NF2IcTwV6nYMtd7fTlGoxMgKedxF3Mov9FBWKhSIObcUj
jAC2sDMEWM7InwL9oWdiMeNfMqlysD1Bj7aBqC01EnXlVl3Ki8glcASynw0NjO5Z8Pp9a+KUGf1x
Dq1EK6thJSCfZwK+ajLr6Ir/X6fRlEi2k5zDWcY67PNj0pvGP4fK6kDfPW3mjTE7nReNJeux6Lbb
jqiRPqlGNDgoGBic6p/Iemqh6mkM9Sw9K7humbw1jZqBxVg+HAui8V2GpuZFs2yxyc7mPqzKMrNq
rTemfUx1tAp4WDAjjzQOzcjOT3Mz/bC8zTVNiNFr4t/iNrnpwN+oxl6RKYrphXfXCthwWRq67VMb
j4PKuEPbY8UFl45obuoz+7xsUxetSGwJF4fXNwEpn6/kgJWQIMUpwcmxKNqoX3gXftyN6PorJuea
r1uU7Oc6eQwOI3H97TQQOne6ndvyom7HTrJPDgVft399pPYqTkommUZZnxviw5cz1ieyRroJrBW6
2z6s8OjbD1I3ak2rJOQXQnwWHt1HznFHb0NHPcwb1TaL7tauWUn5AEPXM/0o5PvBorYFJ7gMIL8O
y5962zLDRtPZpLmE6Qu6ROvA4DfnOYffdmtwxqYCKaaWYUKPfeA1qWdW1oNIKKenQWCvTzUE0kPi
FPDuPIVsGwJ6wAAmc+s2gZSFH8g7wDTbhZ2DvLeczaSvW55clzSI3Bde4Crc8zfwG+itnhGWnxqR
KOjaEgK8q6wPwouttGIQ9aAFSVEd1ruwj61FaAE5HRG7z1TFvelK2JCCCzifmhwzkX5wDPxcON/T
/qHUg3kb4nOhVKA5x4kmNOZSsoMEYk407+kGZAkKvEX4OJnN1hNtqmzVNO2Dgp0dG1XvT/R9RaYh
HL8jvGzd7XHj0UBmOtEyzOJZiZb6rq8+oY1mm8mKCVfLvs9I6et29QboFZ0A4/ifbiaekW5j029b
L+AqT4PmiHksNoSFYriU6+qholzpEY6IXUk0cBAsrr2XLgT12HMS2DqSNbRDYOk6tvtSVOEls+Y+
Klvo+knarjzFAvivGB4XLrMOFQX+FqSenngjDXs0fuh7YDo2iywIX50hwSDSXY4K/TUjSRk6xiVg
IVRV7wK7quhmvVmSZIf+jC+U3rCLRpG0sVBpYHxGVtunZvNvbYDP2A9WRmEBTzCKWQDuACtFGdvr
TzXgJgn5/pB9LUmatRYtIiFitj5oMZqAZC+YLmXB9LXMM1uVuiyX6d7DdPz1hQlFIO+AeIMDX0MH
pjrDkmItTK7F1gcOuoGkWu9MiRWR++M/GSuIfcsWSB9Iuec0MbJ1veG4quBRRz18pSFyLB/gyz46
qxZf1ALkqGwXgfMv/5vfSIC7XN8r/xJAiZtk1CykGfPgieXDtkwZJtnYaMPblIVle8lJ1iPNUq/W
KyhPCxxJvWLDsxDNYPRiATVhUxvpfwEVtE+l7csn0QTNzlsROqSR9C85OuoOALGAB+woEiWS7jve
cpLIaywDZ0tIJwrRvqeq7ZYw6VGnXZaeRBQiZSkHXYHq11Rutq+P8YHqCHEY2iQB/H9NHiYw0S+n
IL6UG8nAHO3h8g5XWUdi/QyjeRXAoORHlUJzJEKXf/BFxxcC/Nhg6pWOWyuosjGmLEdiJgqqU48K
Sujqt8sENYerN1sKpbTnCP3SMGhNM/WKhPbr7lb0/NRIEEF32kE9KFHs7IWsZj52qLfGaJPIvlqS
10OtCYTCQFEHkYa4sAQN0zoTjchMneLqDoAszVMn1pCunhX4E5ZnBlA/PcY6UDmqK5g+HTG6saa3
oAUHNiaNfM1ojnukhalEYo6k1Y2hXtkFiNsSnYvGFJTIgdCkJwndo6W5iZAdz4Cg6NWms65pRo53
4ZgGFuDl6qZ/jT8XZq35SP+vKkWVkWlMU3XFHkdxG5rET9WyLxoZFcNjNXUpNMUem9zodLVAVD0g
ygYcP6/z9Lly4QS4LI4imMcm80rL8/tSk5S32gZLg9BRF9kdw4qjksYMqy07dcZznVlkmMAsNPHH
8qwzB+sj/QXfQPtpQ9M/n410bEHu2fzPXRI4ou2knnbRePkw9QTs8KVwXeiIvggo1i0AiapUH3gS
/Ep0MnbDLlhgRTd+e/AFT7T+nNy01PCrGG5/6tMLxLsV0jlKj6LnDpSKKpeMg+sDKFilh3f29M4K
JxPxDNf5EqpPqbjz0rauYGBSAs63IK+SVcf8OhrDKIu34bT8L6M9Kj9DHDGBzzY+zLge9P7nG3cN
n4TNSCKWLwy/iC0fHYGDs9PgbbYQZ77fsw+sZ4YkP4jNnrAWcTWy1tevI5tuxRcW90A2AEmyTGdu
IfrTAH3l+9NM5Ioj4v6XzscDGP5FxTgNh15Nnf8HRnjLZO2LAKdPUGAXJyaQt9sdYEBBZOV73u/U
hF6EXIf+FLtCC9ABc8Nu9SnAgW0MXoIwsuvFRWM5eOsYzMPpBGYHHSwzPfv4+1Y4stnj7x75DmkD
6vKo+ffg29hYH5ECRbmxWCmMiXYIL89w4p8EIa5MvOLTatBPGlF86EUUDpSKaXonjaW9tOmpTOnC
eWdMPI9UoEAXfr7A5zjceJUsPrdOsMGomAPpsZyRUmF1Dzs/jtN/vyXAkh+ReVP08m4/0yEMSXmn
bVolNOO7kCFL28xiIVKHQ/GYG/sxC82sB6RU4OaCYoXNXlwEDJCGiAZDcP/3XRhgi395pa8MF4hE
73rQTkLdA35ubV3DeSyEJYa7Rbo9eSuJifN0rH9Bimj1bNL+jxyM3QcvRXTxEkJ1q85RM2Z1Y2wD
Y25vPIH8ErsJKzcg1b00FgsFwkx/cCosgUNig9ws5QBDiGP+Ycj8OocYuO71WtlIwLkFNk8zyQJa
Gr0/DCz48xuBFzu/7wT8BiYVfRtKqfOoOdsW1sfmYUVWQN2pJ1YKqScQoVEkiJqPT7cp8702v3AT
HZQnXIudPkTU2DImYo+JtCHwnQhWL9WT3g8IFRBiSLJb9zig7kEtPBWLqF230P80WiSCvYHmVZgI
PyUc6qWT/tK0Nr9vIdK1hDqT0z9mHOa1OdIfRHnc1gVx99E+2OXVbzsvGCJ4bpL4l9gsPm//obZc
+XV0aVuL9zUqvOCh2tpcQH9Cxjdk6XdH1o6hIJ/dIWPnr2AapQuPV6tOEoGS/pfO855KgobQGBTZ
nYmO/R5ZhDJmOb/E8xMgWlSJ5d66pkdUtsTORLY7/D1/hH/gP1k42EFmFqWdGyhxSl1jbdNNNs6K
DqIUMH0FyP+MeWq+9Nu729ZLAgUJ0g/doRAnO98b/lZuclcFWVxqxnwBvxzSMrGMoFUm0EcdmpCL
nXod5eTNJvEeEVZhrPmXU25G+1RMlQQ06mtZb0fSs1wONCZoAElMfESb9eabttw2wKCX6p8/Z8Ou
Drw2xDLI2NXGTZUTjD+rzEJNWVpz0K4LASa62dYY0NpqxXymKvg31NOn/IA+46inzoFKL7/hOFnU
vrwds4D81fKtjq6eCbT3HlsEyZCO3oZtAfFuzabRsq1B1fBW1MhHUHGGDAIFVj29PHgbgPc7zvCz
huehzPvjuZxjYdEl5KMRwD1wKmjUWDdB3kgkuNf2/Z6s4i4BqqMJKobZ9n+4J6+6jJ4Fn4GAE9J4
wQ3ECwIMj/zEOe28Mei6wnSbzOD8FKGyvplPFU4PipJs7zWin/X8WN6/CcsFnifcmhR9xRogZkvl
P4Yq2FSE+gsSjy7sm7n7umSdF5ootpMrTH+NSB8BEA4ETTJyYfDsjc+BQvgBVYcOteKLAbKyWqvH
+aSbk0xHArA+qxDuzrgs3U5xfPZU2VKWQg05hFO1xRmFVqUUp5hrejJXKSh2NQdI3X2+50+JRY3w
iK/Q8I50RakrXxuZyF5VQ2lmWMyiPCmKE0TTDtuM/HIi6fY3/RQheZdRFDPN1gr+f5yWtjtO/fBR
JNkP1XPUUm72LS7fxPAk9XnAjcZyfoWU3u6ifdFrsxZmRjQqhcEd0mJ8tGAJuGCyLQDhPvrcGHHo
/rhTx1fhS7C3p66QnaXPnltBIjL8nGyhgR54lxttuQcsts2HeRwURryTAI+Zj4poBSLRyBPn9YdD
BmICpoqfDLr0NdP3DVckFciv62+uVDFCvDWmMgTFQmZRxs8OXMBR6b5OO9cvSJGuXKaOUQm+Z5uK
SnOf3VvWBFGBJZa9krpBTIX4uBJ7DpbV2m1eZhu277ObXiZ2Q1qTG6O5okoQxHFDRtGimFwlZTUT
1hzumEq+eNnu8ddjrPRgq+rSTVJyMy4KiMkNkbn3fakM9UwfADjVV1XPKyGoPI/XOEuQeEz1MNQq
nffUN2FGY/L/3mBRUCW7KOwCG33rCGxUDt9BmJ7zIMOW0XjWLEPWbnTRtuxBsQ/Yo7QWd7hYy0yB
SbLAcSIV17TGpcJItLOAmJk4nihvvgmRh7da/BEWv2+fJM3ga0OxenpoUYmLRKcHIBBe1Jy8XjrA
UmOLnkW8tMdr09uQu2AblBsRTRVM8FLF7fhvIkd4006J8cBRStjnIljfAmg7v/brRGgqeb/VSSnp
d4H+BMeURPNiJjcGa8t3YOPhq9XREhLpITozYyRwCHvcG6pPBfjCVjRiPBfxSBf/g6UAc4JK5I7C
UteVWvxU8wTlJRlk33FYsqboaxjEPV27I8ImYUyT8zXbpjxa1tmBH4o87NOOwnzeA3MzmGLa/vJM
kLiGAilY1eAh7zZCdvSICP7wAOkYzZi0bgfm2OleG+bPQB2ehI4Sy/4TdWvQfAxLQRgZCghPOwZr
GrJuNMxzdSmsQWQLHCXh0q6NIqVt7A/5afvQFbwXkUlENJpMJRWj2T5EJwyZQ5th0IAe5l+6VdQa
1/SHxI12dvpW3rt6ZAgP75GAzYx8fqtHP9tk9PUvgbnuwu67T31zT5FIXhs4m0mTeWBmzHpaflMx
Y3HH6G328gE7cWHMaK63lW9VOiRPLcFQhJK9DHrhcQcDAliNZ2/ygtwJJhc4sKTYSMX6MpERb69F
u6tnhdrfAzZG++v2hfimQYQ+oJNe0ODyhQm/nWsQG7JxgMxsvgZZ6OqQXYL8on/LXdXBOLn6JvJI
9QwKJ7+K0qyyEjK+2rfgYBJKy16WXPw1uWzyWzQfogZqbCXwDkWkQD9C5FDVvDcxx1VMz5x76ABP
afmzAnZTo5oQDgVmvm56MBKmO+t5bWSbZqT1UJVUYZ0AKO7fwczmNwVjEGAIbhnJTzHFxV8px+0h
SPvSlwGlxxHJ2mRgFS2XpOhev6MwTowc5UEieDt5OG5AxdqcMx7io66vNgmsXABcav0bZcG+YbXr
wfw1uiJuchym0DUmytq4kwleAaRvwLMZyn2YA/YEYgg68JXkZyFd6n3+I071ijurwgWxURIWSpZR
lFHgkJAdYpOxxQ8E20E6Tn4C70ciDbISGmTqyOrSsFhCj+aIHNnQa3odHgeCEASe19uQ3mbKc7Og
1QqRQdEpigP9/E/1JgVORJQAysTVSOs+YJHldATG0pbfd+M3xeBZwSRaue6ujeyjxb1uHq+520eM
9OI9O4wb8BKMN6ExHmr/s5HV+1d8lSsygRFoNKA+rF06hcCgIV9jzy7QCUB86+g6cDeQi2/Ix/0d
TYxlVX/SfZdfmbliWsX8yaDEolpv/SD+pPFH0VeZzNJvMIhKxkePbWGbAyiiCfuHFJA37QdV0HIE
+/TIQFB04VOYnSHP4DOavQDwFoBaRti9Y7omokwGbl8khOLtvljCKPLNmEpwBj4KcgAEdhIawz2E
ihH3plRXBVBkRHCqhTM5fwheSuEdN3d4dti8fHs5hHIweBUW5diKtCovnKd99kx5Zf7CxSr9Z8J+
2+5aRjGgEGnSahI7mE74nDaT1B623AMQ8JQa/7gl1wlvymTOc2cm7vtwn5oacFhlNMLwN1WI/tWt
HUOkxmSyPAgkcv2kF+Bx1a/zH0Sf2Cm+1JXz+LQcerEUBKNfOKEThE9YxIcMnhBTOSRXvw1QH4hs
j9OIWmXsBEfd0HxYpMpqSMWzJi7VP4y/cL6gaRoqUz9AYdQJF9Agt9xhQARrYZ6dU6J2sng/5T+d
DzrXlUcOByooVJDtr/xE5EfB2SW5a0X6qi6Eko10hSPaDjaeFSjHGtKdUec+k9Ywt966oOXzUSTW
LLBUEUJPPQpT6BmEZWTdqcAityi8j6xfgY/yezd8fuOn9Yn1NCWrrT9n8WoNYEGbbva2puq8q3yq
vopp8o2pZec4h4nuDlBQSi9X4g9s2aD2T0KDwVbTndl8E+iGOIJVGZL286vNIjcUtxXxqk6WZd6W
ZFimEuIV384VL7Lz5yQqJpZbLBY/n34h58HWIOPWPI0iHIh4PDzMd1OkGHnXb44SZTxDAebLuKx1
IDFfoEhO9kxGTS7+psWWVqrCx9iVmy/v4dSopF38XdqS/bvcdHrA23nIeHJrp62a4NffDG3QiMNm
9d3QRff/KaSQ6IJLPpmzBX8OkxUN7RsoYmEASa+ytlebxnw/ZND59eOt+2y/wKenJoinbt/47kza
4o4VdRVh1Ipla+ivlNhNvX9m+VbVkSpcxxk1RX7h9xfXpeNNOyoeeoEJPxUt3+TXjwmC2+pYiFMK
AbbjopSLKWpOk58Io6q8iUuLWnjvHXL8+fhV8mIeF0Li00e/nqeFQKa7vZSLF1NeK2Om6gtZKOx6
NdSehoI0YNwOr9NzsUt4wrvuvWT/s6OGQuKXhqu2oQou+XA2tA3MZnvoG8S1o2dc2Ztb0m17qZ7f
8Ek2tWbM6E/y1+sNwJw/AndTqQV82/l0GICTdD43Z7NgmYoi8/qupXh09c8loCJPmck1A3zYEfoa
n2YoaIn7IgJRD5OSzAOPCLK7Am9MbKxq89fIvfXt1y2sI+hVHKmXp13a6/u/kjc/mCDGYSdtRgFw
RQg2FRtEWiem8hPJOdKcjwLxAlxHI72zGBQ4jPCAz1nzJ4F6PNIzfEIxpN1xnH9Nwa29ZNjGyE+e
aJooXDuyZIM5PKMvWmGNFfJt+foqmQeT1hvQRGolsIAJllo4cLfSUnOHNhFfV+dNrGk2SFH3n0DQ
Yj2aKnD0G7FVsIcbnquO445n3fFdlLJR332sraq/j883jg9sHdLwkM8bRoVo3/9UhCg3fCE1HUZZ
e/GtOyB0PdLghJGx3cC3MEKW5i/T4zxcq5kM2tUwGC6ZNip+ZRw/HxkSrSbCQaVtM+tMYBQXTq1n
a4ZH0jryrwuZGuXSjYY72jMuOdPs9O8OzuUDy8UJQ108+0e1ePpMhVRc1P9X5IVE7/XJq8fhjafl
YcYbYgCEUJ3neBYYoX2WQR8IWTAX08dXsqhsQCBbaea1Gpa4A9Kpeh9SHQHP/yOsC5hPwYwHXDhf
NPRUpbWbZx9Oal5gZ548UoMmjBeY9CylDQ5gRaCgjKe1ukwd153bdZhjvoaTjBS+qYJ4F3mHKG6b
jaiDLva0+6P9S0lyIEpBLEz0t6q/uPcMrE/hE3HY4mEAJmOVf7q/rlHWSBxB1bnYJVR/ZzbDq1+E
wYqNHTyeC7aQGo+Jt0we83zmMiK+zWwuIjigq8UhQp5bFvd0NFl3xEwLgdWX6X6UCVowOMab9ugz
bi3DjHbK7i43KkX98p1ivYLfr7UDNRSxUqGi4k12FrBbxMZIyHGQ05oGgb8+zlPUwodHAWUJ7hgL
7pKYeLEfXFyy5AolPtvMHZph6FCXukcBxhSaqjtsR2AIEgLPphaQ0ULi/NmaGBxVnmlwE+pTasNx
rmY1ULgn/VcnTqXSHZFRSgcu+918IPcM9nNYbazVHVbYAfIDyacmUEjUcKQwSHYEcsEnE2vWcvmo
Z1Bw49qrBO1lJOaLkyBpnp8xxnE8Y5GNLMcMlt7J9yJNOFOeJaBBJr7m0ugpR+guKmbV/qiG2n6z
WCqS1pLrS9Ho/euuygZ5MbZFhmbIPfBw0YzJGEQgm59MVcBH6BhhRIxjJGncMmAk+zFWX9HvYq9e
jBjGTmTHecbfDtI0Pq1GkMzEBo606OpQNK8dj9TM7Wn+F2oqAqIt7UzmU7FE/LRSRitsiSalfyaG
jtWqdxIEUVr3neBclnbl+qn5UkyYkYcYMXTfSWqZ0Tf0xABcHpeCXZ0rxHwVcVkATIrqCVWgKmYD
vyFOgRvwA+1KdqLrl8K9ddMHvEPtowRz7TtZ65ySmz3747MnygglcdsZqGaLXOx5EeF0Bw+u/7/G
H8HWLH54FFPq0zlZPvwksagWJzfIj8PYXR2sHSAW4kAGMCL6EkzKGBob27ap+j3zvZ7fmWfZKSVD
QhI2fq7Ca+qvzcVdkq0m4zVQxvM3SC2h/Rc4uKP5nrqzPvDh0neIveG74xkXJ5y3JctiYiU1krQz
84LRStZ7/Jzv2bbh+1RR8Cg53+ZEeJsXe+ahvYR3Jkhlgzr2/TAaJoXpR8Gw5VQNEyCZK6uPA6qf
o1OWs5qaCmlL5O6WqUqI53sXXO0EKF0qmK386jN4QwlSLaAcEFm2d8Id1VRyoEn/o6x31HNXkQ4G
E8/aFefDb+dDQhuaCTHzCJ6ol/8BZP7/hfvA4TjyS7TFntl00es7Kc2g3Jqf+Y3yX8NiWoF9601M
2ft7q6HrIwAsIgOvM7PIreODeWrtt8GbR10Fctj7fKcLYc3OghxWSOddegjgu9t7+4nHtWorrHm6
iY+CRpz5QMlFDlnguTOfGhTM3NKapR/Hnb/bdSJ9OXMpqW5s1zBs32xEiUHwPRGPyrl2Eujf1sFn
2F5Y1d470Q0C+7+OE7jh17kOwXnVhphhpa+znSN8sPnYrCQvr6RbskK8J0CcHN4iAOW3myR/dzwS
MseL0F6800mCfpCbaJ7TwqpLmC7NDyWZPpjE++diA+NeDq2kg/b5OYEG3y2DqRZ22Fs5GsRA/Ge8
mjh57BCOc4wOCFZMmcTV41D/ItabTbkvdj9FVrCi0QxtkgEam9AG9NP52GGnmzzqxK7pqFEviIpw
OZtQsMeVMQv+wQMiiq+5mR9R6sVBzdcilgdzzNtr2kDjJdXa6niqfz6HLlQcOF+omS8c3KprVFV8
+V8Ts0o/9anLx8V+Ub6+OGc3VJ1GsISeJph7E1cKxhIENMkROQihSpWPcDeBR5RrwThkVmp7NZDf
Sh02EUB1G6QgkK9MJ6Xy8ySUM96Z8kNU8Z+JeUULcRwp/0B6LvyqIpUw7AUUOv9TY5cfjNwyltV5
6d84kBovOgxznyKEZuHbrGTIj4Qw6sy0yWNySgp+1Sqnt2HOC3e++OzWTNgJSxLh4Yd5U+//5R26
wRY5+9eIB+nbF9Y605IXkc6kHVv7TmrzJW7uvIJUbnzm8ebwRtPOCaNYMgTXKdrBSXJJXvqYxj0r
vTurwGmdpLYD1sM3DJwnmB35RS/ThG6YUl+KYbNBaigBWuWy4Wi+H6ER1dkBLiw1pQA7Q+J/kGFS
251tEFu7MUPX1NdgLZVUrs4Vk6vEilBw6JuEWBQl07bTdDzzsKwknnB4PdYk3ubqVX7TvU/uRPBV
djZWCbNUC+r1+gVTimpj7LjIUbs//ACapcjhnl0rOv52bHgOK2SKXauYEN0DwGVjB01yirOFqK8j
xTnyRi1QwdBTSXHuQtW/uVmaF5cUSbgV+tKcjh2A8iTZTyOGw5k3+8ET4BAemcR0KhN5dUV2eHk1
LLzziPS9lsKkTdOHEfRGx8SuM9KKFYGYpgk57L+wZG1eRT+i9dv4qUn0ZIstlY7K5OoBM8DRNF03
nLfM+ZqgW/ScMHTkXx/lVOoOC7uW8bM/9yvZ5s+crzVbYbuJT8cFJUqQK/OPmnF6ksKdqX7K95OD
Zr46YU1gqhdTZNxQwxIVOx4mGoRnPg/qy68fygTI6PDk+N/Yoltr3/itiuDpaWrz5nMeGBqKjgHP
WZ3XKUmuAKLYMb5DBgJFqwrnr+wmcMTmoGAeOleY8b8f5kn7F4BR7dUhQQWmxLBsEQ3Yu/SLWbm5
1400tipr1PSD8IbjG6n9c8sqVVKPFPa19Iy/nq7dTCbtKWEp1qoTYNTq1FSHvslMsZoHcWTFOOwn
YmyGqV2+kg4DUbFQKM0egIBxAQAbXzNhjJxatzQpJeipaXO7SaB1zTD7QQwuH2bk0B/Y8XO006GC
2DAtHHrDhc1pKcz6H7kBgOh5O1SDBVnbq1kPERMLTSBapzKCeZ4Hf6JtjfyiNeoXNl8U2Tubm/7G
MPh5S+za5MhQ/EyRFsyfP4x5cCDf+pecuQktU4XMz8QEd/aJVcjBj1dwGLhtsA/duYagVBfO1O8/
I20ACQu/aNLAGpmX34xnfy4qGOoslJfA+uxcXoDUVDg94Gn3xJLnxn41nunrRMCTl37fFmOmTBmZ
Z1vAWUkNLuCcEHEteHCA5VRzEHfrd7i+AffDlA2/moBe+lEjAiYxHImLj9MyQc8sqzaX2mI1KUze
EPdd0+rdZ1Ae8y8BBrNzE70PoX0jMPgkHOIPPxKchfk11DXG/T80+ILWYOHumnW6hc7L9XmpET3B
jIW9QBXEZ9rb+jatzOcpBuXX3i4n9w60eJDrcnRkqMl6iyXYvlVCA65117iE6z3ZCLeQR/3AaT9q
IRdIT056B0j9w5v7RkLAA5pcizoftIjeSXsky4zpRUMkGiTS61T73MRIk6O2gPsFG5MT0VvuEzhp
kSjmITTOFQvIoKGj6179tVPQm4ZZoeyI+9tAyneXYX2GvDhje5YX66PQeIBQrlkWqiDE4A/m8PWY
Sm7knoK3IRzSXJJPub8+sThooeCqh3hQb4mdJMyabr0Cu98+m4pzsTqAyugDNSVeVrzlbhl3OIr7
M7ZrmHpezmiT+1JYu6HiqJfW3ypxkjniQ16tuZ0sNr7iRpdjF4Y3o6r8XhOb4Rugf1h/UuZpxXrB
/mvOArbicnedOl81Qe8n4/tAdkVIsrOz9TmIwBVaZGlUIxOTLAX4q7BsahBTlrCNWr62YzpNBT4i
jTm+avpwtz4/Ole4LkeK6uYyFbTDTMGykYgoxbK/Z8tiV9NTbwIVgS6/p0vSsAQ9r0yOq6TiS4RX
bjAseZMhHEqyzL6f5zU8UW74v1MzAL6Rqd6GQEPlgnnqxJpzUFuxGYNTlAtyHq/tccmDssI0WwKy
NSC88/Fy7ydu2ZpoEhAu/0ZArtm9n+Asn7gj+ew/RDL+ylhEEO1ofN71G9m9cKoRRRuBKyCrBjKI
7Z9Lr1V+Q6e4j2JQA9eVq5/AxfrJIyKf6tk0QLoWjx+yrnTkA093df1oMEb88RzRUhJNo9gB4MgU
zNMCwAGVM/H9Dd78n+i3RY4JaUxD8J7I4sK/Pmj2TtPfYkbxp+XZTy29Ss0QZ/xHJ8RwtG3h4ryF
U8BtgqFBhijSBB5R3dqgm1kk33VcDZR21qVHGmPpTeDOiTaycrmDoSfiZ+slxb+iIm76wk6xCj/J
qQteqytJ3pFvff3v+0d7II/FAy6reJ1xW9SDAAnTwgrNHofKr0P3AQvZGYyymbzJYT7pJmy8Wt+9
yVAS+1hRD4gtQtlDqWwybHpV2a87oVO64IOldPhRewiUTO0gMWPfEYSDhFz0PjeM/Ly0QXsFEzDG
YFEn3YXA2Qihy/skRuVSCQJs9ByFN6Eh2CpNgiQt7gDdrWOw1U7ZOgcfTCVA6RiCJu23oDq4K2wq
/D3TrDqqjAr8yXQiHPlIP5KchilbudiS1a2U0SrfqzDTV9YJdsr/00wWZG6zdSu1BHKrZRPR1gxu
5OmjEyEq84sFUgVYGjj0XhtR4iIoNw3N7Dus8dH1dAcepTXLzrnkWIXheSckRPa9CwgC4xAQgalu
cj7t0K2KRThkzzbITy9eGls73nFNw9Mc89ZBqmOc15Qoz9kSntpiiSrCAj2+STu3IW86pSA0Hc9q
ljLFY/Z1v3KHLiDZQYbASEpMfqJFz8km2urdTXPWerGmwQEOPoHvJ1S9W9Bmx614HZiZoRyUpe6s
/sHKzefGCIBHBuuGxfPoB5npwpA74wefiiwAyCuGFY7NODW6mPdwVkoxd97A2gXmecNqzE/A1UiQ
T2+ONpDqiyczeDoSeh1/734tk5GS76OGTmJTA1eSBHNOZxIlmBy9humwHykuZEpSIoQi9ut0iz7u
NpOtGS0YW8AHmZDO5HGZ/OJVEkeq9fpq6Iep5JzHb9j0q1UTdWePKdM0VvpQNntlgwlXGCQ4+qP6
ZEdPfl4MU4JEOpfeMc49CEtRmxMQGlTtq+CCN/Ixt81WefQFE14AOI2a0/rjLvGbp+pN3a4WIR1I
Mdo+qIiV7kGJ9LiqQ5E2fBX0+eznuV9MH2wBUITai5ooZ57moCTAiziR+/Q9+WvwGGliVQuxJ7rY
r1NUhKcewQH056vCzRipbgnDwwJ07nUa382+R4Trv58+1RNHu75fniLoD3CYgI+4aP8Z3+3t6zIL
UxDKbLr/dIZwR0Nt9fBAXnJq8zh42b1v3/888taTU1fzSLyCxi2bLpbwzpJm9DCmbK21yxhZG5vT
Yn2QTDIy+NY5UMlIXEpbnx4eUk/HGLFIssp0XlhNdcwTNf1gWyzb9J7eeTLk7IQ/j1NqmIKMhSJv
EmETtcW0qn+84sQDEFqQ2BT9ZYqoU/PQubP3LjWeHcJcSP7GhG3w75y29u0lZdknR44hfoiCNJ81
QiSnGMB51Bu0UGpZkujKS+uwe6uDgsylljzkDJqujEIHH+8oMHIhoXL1d3DZXZp2xB29vTVmeYIP
XLeJoADK6CjMFEre+RnyHYuj79OQCGfDDLeD0yPsk27xW0ThVP05ilK0SXoxy5I2pg4JjPbFIpBD
BZtOYibpCEBcIdqm31GmZA6qY1tSE1CCXwy1eJLJriwOrzQtmLpjGqos7lcaFQ/F9xI2PmE8SM1b
XyCG4d8QP4h8qL4hXaIlV2U7leD8wSR+jsLYbzQRqV6b/inrf4fo/RC+3s+AOwhEAyuEQlirqqm2
NB0G7qZCXz6uPYABMDmrjzlyTn72cewgino5NHfh3/m8uSrV/RLxdVfuKysThn+54FL0Zm3BPyyQ
0FDtCSVBioPA3LG/cAcP3mN4wlEb17a0kFFVjTmjIgf/aRk/bXkP2OuY5+h1fE7RmTZT5t/HM+h+
YeR6uRX1hR8kQD6fdtZCLFyNzLLTDoIUxk4Cw3LMSIHpuWFKSgGNrtBQ7jjRrjw5Nm6YIrMat5g+
opHcO7a+/fAbaX945kUpPRgp5rdqlp1V5Ah5vWFpUdG34DpaYny3CJ7cj89ry5e8O8ou3I3HOyHB
BBXRza/X9ctT8pDhDCoh9LcLwprclpZs8KGi2q3LV+z4huJFCd7obUEBrHrTjI2iZN5mAL71SthM
MEB2BtjVm61Z/FR+iXQjwMsh1Me6Zy5kEspgsRaS49Z0vrIUUfEhpD4rK50WSOMlAeSsRettGJb4
Ltd1+GArNirXKbk6+TC0PpIvc/K8NCYXlsRN091+Xpo0ldI+scloGqi8QQfROBsR1lRPBcOWMeU8
SyLt8tdmVqxI0hTIaUbQXOErCbVphSmKwFwHrVkFg9r5Oeohq/6jpMuDmu7bTGGA36glvIRSVHM+
2cAjxZOV3T4SqwSYDe7cb4IsbOliR9tiQathcck5DCIcSmQ1L7LAW3GA83AmOFGZ72WKqnAUM7aE
mg1gCjYnJtAh4oyC6CTp/CqGQOuLGdnk29pk2JMTAjG8tA7WrwxW2XK/9GFTTlP+tjMFVs/sSSLG
hZGkU6hM60sC8NDr2f5fXCjUot0RHosUDMcgJb1iS9wvemMcZjIyDtfxwRvPh64PsB4yaJEVzBZs
6nXQPxgqhYMQrV8IweJBZ/S0djDIsAkECEuHuK/UjH2jr/8S4K6bHLMDGJky0WgTAliyqrdrsINP
HO0Etg/mdmeFIpWVf/Y0DDYtPnNw3Eo5k1rM7ymeOEzppfkeJMJH3ly7Hi4E9evNoI9IwguTmFkU
Rqj1Whdzu6d4YFnQzSVpDaJvoCqQ4lVZwfIkLsbPC3zJIr//5J8LPTurWMHshchaTD3aaC8BoJpS
YvW33WpQhkUx+X4ytXBhkey2AfiQTz4MPWRP8Thrkj++sIXlg6EFlWg0zLWHZKLUJhB5TQseeH6R
l33X9ol41L+NkLIfRIbWMbzhMMhoMoLMbk2kzW8MrMpW081OklakJbKBW2N8LymQNc/nQEnTrB1U
Xa5aT+nnkx/RL5YFsbO0wa1vtnJ6zHqka8+NGiuEAZowHN74X1eHAxOLAHl2CYiI1EiamiGCyogg
+fmppcV/FoVubuH67sYoWDrGNPplDQFzUBop/EPW0kHX1qzoWZt+FY3QK0LptPX7S4FKKMRlPc2a
D6irw18NG+ncyRmT5kjJK7Gx6TrsUHjcC5Ek2LjUMNXbCT43TXLkG35TIu5TA4vA2MEVLKr62I0w
p0aYZY7T6Hsn1zFsGAnoxFI7hIA27Wn0hcOtn1tikVSNiQ3Ju8a5zz6OyYwiTn7W8+ZPorjtbvqA
vRm2d8i5UoNmtB7EoylnWeTPlbmP83Y0HXnctlbIafe+Hyvasc20JIxbH7SbkIBhdGaK9OH1DiLL
nbuhCqhlkvko8QXmH9A8QLmwzDEYRAbYGcjbFZqo7k0kvMeknAAe9jzr5FjQvbRjU7zoeu6WDC8X
xUghID9JNZS0a0swkLDG+0tUvnnSnkc+gc57d+PO/FG2WddJFNJSVEf2XD/6tP4rKPEYG6A73YxZ
GTsr3ECn0r70wG3O+h6WOAJfpUIyO1Ot1JnQd4YSCgUi6MQVlYcpm159n9KkgxzidvQmjaGsZjvM
yJPdBVcvdGyA3xfEdJ1maYsMtWgJeH9MdhJLE18qDwy/0ogLH7XuDlVQJt1Cl7q4DJIOx8SzBoXo
jqGfIITWe/nlaMRc7HsB9pdG3UryBEYZvlDqyI4hd5flJd7zB8dG0cMTx7dUgHIkycwosALaGF/0
17EYjQiZOF02K8Ci8F52KZRKGkVDGQkr6kHKtYkWPBMwv1j/0r49oKLpE86aOof7rNyS3MPaHk2P
a5n3tU5hERr7k5N4fz5/imlUnsGyTnEgElckh5Zm92xgedvLcy/WwAy+O/o1UayiwYDx3tSZxDV1
d2qeRkPX14D5QCH9NPgYmxkVTKNduTQayCkMcS9QPOZqVdbrB98ZZ5gthVoVdqXXcWRbLBL/+bXD
ywoiqc1fx7VPTdEgbvQN2zdLY1AZmE/BuS4sB1gkai6syL7Ud5szpZp0z30tidINYHXay6Amoc/s
lFGJmxVKdfjDBXHvRHzk6IKRED+pnGVUb+gTD7/x+GPXtArCePKysvG7JElhgsZkkM6cLU8fJkMd
jUJwpvEovSWZbQfCpWRbwrS8sDIeV4pVAV8fwwS8EqpWt8zwptwCsYWaGWX7NLPwstkKXSkDPd/P
+Oy4iAj0SbdJMNF1CIeYRuq3EaUshDaU1hg4twNrKEW6evR12xAD2O9otgA8hmxuaGQyiTPFLjaI
RP7zW2vwiaGnAULoxzymVHzurwH0RACTam4y9UAzvXG3gd4sFUf+6prAKvpp9mAvXbCfpvyz0NWk
bq0nZLdUru9/rZ/TMEFr62ohAWrZuUiGIwCq+PaLrhV8uSKLUJLw4fOs6aBVP/beDJi46ckrFE0Z
5erc5IDofPQMjkPuAUKG0sGO28f6etmDPIhRIEsSB1/g1JboltBROnKqHFOCORlMT/tU9VmzuwvI
WO5ZIuId7WOQg20/d69qDDGLnilufCTcWUa2cvgWUgMsOwNqTbIE5s+8qAqxLuY3dcN70LvEmEtz
lJS94BKpknFSJbRjc/86ysWzqTNjGCMGJMqSidxzAjiJ+h1uY7QTEXW4vOxY8z6lMgRJDFVZwLdy
Ll4XYSzcVJon2CC/hyb6RagI8FlzvDsIEXPR3+RGNt8Aja3OsXFgzuwpsusnaHA9w2h35lK3twma
7F5B7AKmcY2wddGJxGHCKSoxUXzhCc/oRfT6DXdbx4dn+apD2iWcjQqbTcsqPv/WVEwhH8uGcpiO
ZcdODDQys68W/xwOylpH8SFSXDqsuE+fDXDE/D9PCB9hmVwcLKGvNMHI4E/P3ctvDvIi19MrqG/c
aTEI62nZMwZ+O0urpH1YoHUMX9JPXLoR99YE8KoviFOtfw1zmbpXPYvKY1efA9WWV1Oh/60h51Vu
PPifDDM6vn2zWehrwpTPvHqu6c1ynkdfvj0SCbuBopFb4+AGwubvJNstkXocrGhtTbqi/bnPa/wz
LiMzhQF6nqf1qmot34UXIbFPpkolf4STusrJWJNlNyJc9E5N4Y34cTZDvQEwdhF8V9+uNAyfSjkW
XuvOPOU3uopEEiZPrRbdyIGoxUYD6iXtag3lcjsrjOEjlDjB60BKtU2nMCo7ZJAnEgOBMEYiKUpF
Ts8uj81sbMrC+CPxLA44B/WXUxS2hN+rVnIbuSPC4kFO6y4x2zdnccLQMGEbfS/bf5+r8O09Br7X
pePWZ0d2DNQXVO1S4IUKS3FnzJvQ/nyz/5ABNkAb09RpA/euXSQLi9wflAcvUsJVAror+0pS9Z2i
uMI9F7fATErTiY1qARpiQQwYoyDseWYnq8QzXVk0P2kueaFJhDZaiqDViF7lzdE6HfRyJocJJw30
Xq2qPOLhOxXmY/ReQiNt/W7lBTWVY3wm+hwYTkNX8nz9AwElG4l8xhQarckwMY9CLz3chr6inFA7
jtCwok2jBBT8HF4QG28zCIWuynceRO2lt35PrKt2Km03OsLSgM5ry3DKeNoDFv1+oWnhTwQ9MRFD
IEFW2Ae7zqkYsMOcLRqPj28lETT9D3L3fjJjQRT523NkXCdzxewzp5AtujY03DADfqQLrl7L49cG
GqO7Jpu379M8L4xk241gwtWhkLGX2p9ee7xUs2rIpDqdmsgf4ME1iXklJXkPH7XvvPgVPn9qwtTx
kdoEcloNpBV5lAt997JtNZO5PCxHrLlhW5NPR53OodaPj25tT0S+WYGF9t6McWGYlBq7+HclKtWZ
0eRTUDvm7s/dGACScjFKw2T3i+/ewXMoGBw4/2EOw1rkwiCbMSa87TN3jc6KDt9N4gj/JUgD4hy2
bWT7mWce4DRtEctbqZQOLDyK/0+PpPAhXS+gtYC7LBaO5lpzBdpfJUQsONI5zTWemevx/OoDEyDF
vQkxc58hsD3kRMG4hwUpD2716x/V0gn7ezJs5j7+wZ/yqGqaKZqN3z9mdMKrtA01KBBUHIogGsnp
vGMR0fKqAFJuD0WIQ31kQ0V2hy0APkQY6E7lic+I3DfTRHBvqPvfTIZKHWr1omYyWutZODRER8y4
hL3pCAqXRP2y2To7RNJQqVwB02p4tHGtEOZx3j5p9Wz4ozurXl69Dt2HFSemZTemWNHPVvQCkxoQ
tLpGe+0xRMJIHatr9cQ+hdsVoIk1uDubq6T0RIeXdTHmiJq1Y3H5AbKDXKZpueUKxR3dwBBWjZw9
ZtzqZVgG3oFCE2JtW17+WtsDmkmfKDboB5FjgJ8guSqwpdNCThrLAQGR7VveKynD2hsVseR7uLyF
/BW/wurQf/sUJYZgd6cM6Sg4iXWjHriZvVoQ5ELQIOJKqnd6LWUrJSSDlq8Bb3IwagM+XZc2HNbf
Ah/Yli425RDt0SP95A3+0/qV2bYVOr9GnS0VpDo42lRWwA0c5dIlB5vq7873oKPdGlvtr3WcqszF
k3FF6XxT2pcVvQZ1QQx+eiRdJZmB1Dp27rhCcqJzGFlztY5zDnMx/wvDQuJsGXmuTvxzDVDbALEZ
bgsluXqxK8RHGTTs6dC2/vkr7RWpOUDK+uC2wG+XM4teNUcWcGoSsvAtUsBDDYwEHt018I0W/Tz+
SCQl6wKbwsaTGsP1S+YA6hELSfKvA83CDoRhi+kOiZk2EWhNj595elQayqKJO0TEYZIr23vlMOYC
l6U6SE+f+26gqNnqirSx3XRYjn+WO3XCh1NcLa61j2+3vprYkr2orCUr2Qb7CyLaz2CsJDcoW7XO
5HkkN3knN7JaHldc/1dOsLcJha5XGoum32F7By7aHqwQE3QU/bFJgYTdx7MZ+78gkBgPS1BE/f9H
8XRwxp+3BnfHtfr1s5ycwVjeXca66OtL5TJEqPKEIvf1MkLNOtBq1shPHHU2K5ar3xJyLTUqAixc
FYmKXEoc8Vd70ybM0Ul+kFi07XMyhq854hnhosmOrACITdaQgF27o03L6EEI+YJGQeN1IWCc3izv
XVyhF5BTXgb/G86c+bZUwF6di51AAQ43R42vA/UPZ1fP3Tas/lsMe9UMd1Vbr7cPPnqiVvjDUQ4H
eZYgeZv6melO/5AyaOWC/nTKEte0IMaPEkoKh/r7dMLXlrVC0V08xgym8265MRrpqM383IK9BS0D
zjfLPdmc+TKQ7KEuyzqCiah9d800IIOxeuiX00Lk+5gacAqhDPKSwOx51oJ/ODl6Of1b5N8lxN/k
UbOUi08QCXYKmJqTlMA8KnL8g6SqeS9bT53BipCmu9tI/bn7IaaeYnTxVhMA0nBPRsQIhA4shDbi
HL3+jetq1ujI0eOYxhddutp5FPvIGvy6ycqmXHc++v41HG1oWl57vCKNzxOznixTyPHVsNAazSjt
26fKqn4qRn0pt3QRQ9wg4r5aaJQ6FTiRV4TmN8Ec8MMqbwErpChF1MM+S16iC89WKX/DhiidXVf5
NUsmzoC9T1Kiev1duZeOmakQIejfRTw3IO7z0jTB+Bo7AmvRzYOst4yQW3WQC1hJSSTMuGp1jJ9w
1SuTw8OH+hycbvZCO5QK8ThmR5Gst1s+UFfmlzVIDDhX7Fq2Yi8IETsIc8h5BeU4X3kh5ahM07nU
0O6zvJRXINika2BeaQDkZZ6mk6lNB4ocUZovrXOLxALcnB32YjsyCtbvG5E13CoCF9cgbI86pfQn
0GwVrjZDyacR9zdPr6BBsT8C8nbyzNRN/wzmY5RVZIQKRgMxzXUubI9bsvkyYRks2+SdmNP6y9mq
lTYgkIaC/YSgB86+7n/lssYGuqaM+7+Ch+d9k4MfWnVLrePoaNVyfw2iRQSBXxg5lnmIarw95epw
5ohmbgjrAmCXiAH9f0VEeu00TExLEJmTPIchjAc4veWK/vG1TudNcLfrvjp3WuglsJM9X/mlIPAf
cVv1DXk5whorqi+6rO8eJYyVfBk+YBEfpzEGbQoMod+5qyeHoIgOU5wDZfxFlh3eJ19tGef4TLog
CXAtUJPGnv3atMQm6b3h7y4A8DF5NHqbCcSq3vtUixZ25Gw025PH/ce9f0npKEzjmYt9dst/p8QU
MsRdw+8ESJFQfQB73oU1c5bboVBt6xyrWccFt3cJGvlHTvBmJkH/Ta8tcl7x+th5uRFY1lI6R+/2
OoRD9xCKF6nn0VDQotE8TgHN0/AYkhfV5jV9e5jHuxT5wdS9rbwPOnMW3Q4b1Fvx3vPMsas1YhH9
59kj3u/sFDd67PfKdeJ/njCRI81Y6HAWvINMT7AdWAtgAQPXzzibpFtgRrUMDEP5M46oZJKiieSN
Tw8NQNtWTME3MBUV6FhEtt05VO65HrFN+OM3Jc4C95GPFlCt/EzNS4/obEorHrI1VYSGpvCmmS9c
zNASAiAsXktqbudFBF8h/ycrvhercne8JSUHJtUNjZOTrmF1ig1nsEgYrrmK6Mt9mUOettdjxQRW
N4SLDYQq68iFwF7MDUicyicFLaJYbPqCUTwMF4rson4Dv+Opx/70eZ8GX8eglWMYdGF1gGiVy6tK
SJIZRQsn166TaJNcPQpsysheaVhRpniBCGPH/4UQJlapH7gKjLuJDg5kPA6tLZw4tee+aeEUibxP
Bcb9TX9NgZMfVBuJHOxELjIBB4FTXCss2whHBgJllt+RSS011UhQT9iKIt2zzqLSKBD5vA7JkbNv
AnVyE6cOjC9T04LmxRRfo8W0LqvxSzEStqXbIm9wI3f8OzK3lrNc1r1fno6Vug8frehX9xQUJEXr
3ZhzGcfBqyy5MrfI3YHlVmrQOkYPFqImgspfpSR05sUPUrN7QXaV26+97W2CfxZO4l/CFAlzX3lj
bVHRsPZlWTeAWvWmW8BEp4Za5WKVmQlmRjsr+ml5qTPctRkdsuR3PalpTv14pItuXbaFcm4sVZkA
Sv8yNgQwA6u4nBe3o0ED6MHCSW6mDs3K35wOwpIh6VpDADdjRyBR7kNcofMWrIlZFuvHWqFOXiP5
dWT9ncL1LOhskJi+FxROYwzQlrIWsirslnOOGnfTeglBL09wvf2NEp5EPwqqlI305x1dwa7CyrTb
quKfVhfnhnn4e1d+ISC37tObN3OsGF5+pYQfh9odgLVOw0iPP3eOaHtgU40M4WR2ddNBYe1Dnnzp
dNt+HHHqVcUP8LoC+oO4VDJb8GnPJzNKGX/2+Kg7jBqt8Gi834NipS1WUY9GooKwhpXh53TeUu1h
jPWn4rfZQbBoumTVi+OCAnygn6JeZTx2t1pR0ftYAM2L/VTgv8UZy6VjdYncL9oHii6BNkZLXshO
e5beyIAcpMWAI/WmtoI6p3aHpCscldge7L3vQJ9TQfMPd4C8qkKQDYbwwLqn4XBPI63wh77sNM+Y
vOnFcvHVxufC9neGd68xMl0lmZjx01MlhY6AGSdEOA/u7DW3fM9FMtp8Ejeuv1quyfGjdLE/Xcf/
ShKt4S6MtceY96Vkt6XkdGW1xM8tBpJ655tSNVEz5dPe4yHeXuPNKh5Nafock/fOKAL2hJfwMSFb
VtyfZaq5DoXIsRHEjfiVC7qgUmps942enmU1ItjMw5JlMr+/qsoYIIngp+VOd/irfz0/E2sREl7D
IeO9P4jMkujdFu1q0ruVOf+O5KFuHsNve0PAu4IT3cjxio0WYJNEDHvNJCcFGRFYaXWo/Q0gJzJo
VmNFgedFpu7RJJyB550AFTirKEMaY9p1Q7dlhU6VFv6LgKGcXR5xc6H+H+3czDOVnQLqeQtg/2+f
XKIQWbNmxl3wgA50JPFtE2QYWBA1QUWDRbRLGlmA8f8dmIyRyvsodnn4nHqKpRTMtzoWOgaEcKu7
XOmg5MFl7QiCZ8bQfuJMHBHPf4niiklNdkbbnFjOdkaq4U2JnAT3NpwhjKi1RIbmSduPGXVi01yW
YYQRq1jBu6dlz4FmSHtaqE6zRQhMUhC9oDPOvwm16pi59h8Npl92QlIjVXRM5cY75I1OvwS5hQle
GFu7E93k1LFd9DGHBCPYcrYDN+m09NEPmRyJMw21LtU2oCjjhauHwnw8ak5fghHbC6IX0zy+WWtD
duxmVR7IgNmj7MQXPXqS1sU/7jKePW/84plHJ7afrLbOCY3ebE5etjguyJpoUQRJFnyDyTPoiHK9
gRxmfgP9txQlfNKUMycQzfb5fNflx1oFzlycoV6Admubd6elLZQihKZ8LFDc7j0+2+kaoc8NA2zC
1g8pNK7zKHOdpqKh0zlWnPahBGSwTnwAPZIpvoCzNMFGum+N+QzTMd9usjSktJ38+JvBw1mjpTAx
HoW3hvQPWnRy1kRV9S6wzpp9K7AkEMQ/q01FjHBsM1bJAkl+u0+PxM+AdDq+QZSKOm/DSKTci78R
TLnL6OUObTK+olNWNJiG5Upb6xjT6HleZ3z3NE/VoUPudlA6DGwKwDucSa4OL/gHOsmnRDtV/Hqh
rzsbVi4RDjbym8o9vwDfHf3rejKv3uUq4vO3VBT4pZsa0bg0oHs9BuEr7VffWXIvv6vGuff35qnz
D/oIaTlskCNXIQzl+/10Lf80l9t2appzSqOD/oZrIobtMqdrUtWOM3pbMrO0w2p+fn3KT2wEyCAY
eIh1Jc7vppzqyswoqin0E+6bqk8iyPaLADw/fDTofJHHwJzHy3nGjCNOOTcUmXih9jJGONNzLSFQ
AsVWAXHJNPXG3jo9Nos3U2EV72ROonkGJxkK6FLPfKUsf21W64626FXdfQNciEC7qP8hchWNb+ff
bg8/FsFjyf4PIjpGolhbmFCC6pCzyjdN7PiooTGJk+dTiUdSdm5HJy6k3TUZUOnW02nfJ036siIN
M7JUH6Zg+FjElKx1tsRqUGln8WqufiVNS5wYCrc0m868zwH2WDcf+o9WRJbFx8/uEx01P8T4qgop
dwkMHqFTe9nuQcy1ecFEYAXYmPGO5n3Op5taFuNteXJM7l1mmhrhboX+o1E04dyi/hZAvpWyIn5P
6CTP/k2VHHiuuSGM75oJWmrOZdehLlicDoERXuOH6wLPTyqGUQUVI3I2yxboOpYVgxcusSh1iYtY
B0Fcr79VpX85qhBO+sauxJStzAvfGOty6QFkUaqAgzhPB2Axwvd7cFPfWWPhtLPrJQEIQhEF0Xy+
MSUF//w2BRkl2xgZG9KK2Whi3N7IH/hH3/8hHYvS7rMFxoqgmD0GwFWpOhtJVF77+Pc67QOxpo6x
qLka/hRaWGkcpIMeNLNEB5phzlBY/6sNlI9TtPYJkGggEKQU+4KRtvYGCyGyfK3GVfL/dz3wucOe
nPc9zpfpyTBOc4gt+z4qz27RwQwyEc2r2ksaF4AS6AJAPSobTQ8uNYIdv0Y4jlxnhLpNo3kZNPG3
p63VEpR+Y05XJdX8bMacz7BL8vpXdbVmIhYxLEVHAWDatgTSyz+6N/1QhxOdTnAxyadlDadThElr
TbwYsAdW5c0675ZiUF6dSx0g21r5e4+sasDvBUr1xlRYM/IGpTk1pYXZxodnxFi4CoPvhUvu2bzJ
nQv2iBKnGMrFLkhMvvPy6ikQWjOBTBwhhiL/Mnpx+9vgVDldqlNCrgvY/BlSEAo8RO6bKCSMK+nK
I0GQSAdYtY5bVqYI0ZbI2wrtBIoiyw6SKU8AiqFztqS01FrlXuBQeohvaYLPfiV0gDel/ipKgOog
VYDh6xNZ+oq9dK8V6TLDVvlvuX4QDSW2XXaFHMgsSdkGiZjTUhkMqS2UPcE0ZlwUKTV1Rhvtziox
dEUo4sZFLZnCQi2mHpn2KWxC7+lFqQQm3UXtfxs14q/gkbHTnXwB8l2vuGbTsC2PMjrAzeoVEaBw
ecyuoTW20lwMB7mOKIqljC0CivoiHR/h6e40o7ptDOmnyzL/rE2AUDPyCrw/vUEojWOY83llPyia
rGDcIf3ndFAHuRJDMVcqRMtsbCE9SP5zahve4NDJBB/tDWYjIuUuUCG7NafNv0I0IyOWGQmY3UVW
dD23pS0bC4crxDDfs+mxAHsLDsvicNrmu5TzaL7ciBIW0VRem1WlTm/XiafceRibIxjTvpUru2wG
ODaYsiJp86t2px7JZA6ay+ON5WRbbVmkX1WHN8qEEp2XsdZPXHT9zZLu4teXGH/jhpE/nWwjuRm3
+NukFPnH2Y5kM+vkYAyzU1yUNck3YVTWT+FWVJCGZZIeFMXNkyl20WONW3yaQFHkfvHLEkYfsHjy
e2x8E/nfNw28/T8jwi5EDXfNe5qEMIhx7ExrJxhTtE8rwBu346z5YqtkiyhUv9RAf9nrcxRqtrxJ
aTSMLNJ1rhLZEQ4ZRoa185oMFI4tjIZfZ6zYEtCJ1aQMYt9SgMTf+ZxRBJNGyAUQUlkS2YyGdgnG
ibGIIyZuVmo4K/g38U1Qv1xQFnLdy8a60ZONnlUKgiD7kfF9KyEzVudL3wHzqphw0ZJlQRRvpaQj
7m5VsbJSawQeyPJmz2l072FL2nnhHI27YtbLsQWTut74bn/gr6L7wea5Ae+/SDOgCHVRde3SFV8i
nd76Pj6jxv+4S278tTfzlxJ9oVjBP02M1q7h7zp7Y7ZugTAxoXfhZbL+qNXPXRNZ7Y7/RIrx70rC
4Ms5M4qhrspXpNpRUDaphMBRXxSt+5O0JgZy4YVuo2KH0HrCE0y4D/AKcgd8bhv7YPUBfEPOlzaj
drIInOzBL5NbjYuFzwPMrc97/LX0R2sjRJyE+GaLax6yXu0NHdg1233/2V+3Q8DX3McBQudVOsT1
0YOE6L7Ed14bcKqYcUicN6ygASCwY+UfjEz24HzjTJWS8wyrbp3GZ9WPDXdXB47O4L+QApDToAQo
mnR7SC4vTlICGbd6oQsWGNCRXaqh4sXY2vbNDFAjVkq5GKyuCiEkFGv1J55b6MOwtxpgPz+g9mzC
dVfi4291XXMf9yUFHnSoz29dLt3fCKMMYeKSqMoULNq6tBkHNORL1IjLZN4cEJgaCmWzuihRIRuj
0JBrPntTtdNUYO78U8x6/+K3w34Hpw+yyWCXQFW494oX8VgMkjhg7MvkcdxKrmJtzGk+eGk+LVSu
eC69+nZH+Xe3YcGQFRxmBXCiADP9gmCMKsnAnAP9HqAmq/mqhXe8SdYcYZPZy3RHTwJDIpLnr8v5
9ou6/f+23sRqguEfrC6wJ4po73yhhOIIL/fOnxTnaij+Yap65gMI8mb+55CoPbZ/F0iKwktAYOKB
J6AlYC5eXToy3Ta1sqPBXilecuPGxOt268yCsogTjflk0RbW/45NxwVNgg2Hv4a1Ctg0wJa4l4pS
h+FYMImLQ0etVjLMF4+CJnoSj+Wtn6DtiWS6UWyd9nx5uHbLq7PzeyKt3g0nwhy5FloP/f/LKQ3F
vWd0S5zMnpRIH+jTcTjCj03m7ExGiWnrlpv2fCEztjebw2Z2kQKT2RSS1wZMvzza/GZSfrmo3so5
XL3FsC+6FHA3Rhsmjan5x+sfe7WVMRigDx9KPER5/xhD1p+qcJf/+LNDfmWwkWnrddFTaBjkOL7W
85IZRsCxUGyXC+6DqHleFrDNJl/4PBTjMES9zkADB8EpmxykDzv6d+a/tGLLng622T3HmtUibaLs
AN98KIz/vMlvotJUR6YMJsFyYehh9B/hC9+tJYvUrmZTpBeisw/pNI0B+rzMESXZe/juNUWeA5Rm
kel2wyFijwF5X5cvnGm3M7PSgljHbATwLhDchwEoNzwO5nDTCKxUbL1FNzS/UKivokX6LkXSBH1B
E1YUY0IuN8/VR2xFFRTFCj2BbJj2ytj90c8FP2rDTTbFpIq+wDLG+Ryi77URh3t/tfYDqfx9lxbH
GyyNCsKQ6COzfNCsLfba09D3zSgSDN33Sqg47XUBSq8LHW6ijHHMj6p0Gx+ONMFbp2EX62HkbSMm
gR7uhIJYrdcPpHBKsky9Kv9U3s2poDCJpI+HKqdNkIW+p7azsZr9CwV1eqxgFW1uUa8rhAm7Kzq7
Sduzm6cg93OFQv3yOCyuxFs/FVf0cvGgZ2o2DrdeRnGr1EvdqJExL+4TCxWRF9KDDwbeA11EBNCB
d50FtvEGsUtOG9vr/kiGgGIgr5seflvRn151azB1ctA0nrbAmWNFjMZhJwf/7DHFMShEnBYpETd8
dH9XUnAy5ATQ9ixbOxD7sC5aXbSkBSjuCt6LUaswW/28Lv6OFaLgce2++5k4efpqoJBunoX1wrNQ
nuJHy/GqeTuD6LwUzurwyvb3DhWRVyH4SIMi50GWGAnChyxnf1IGeh2N5PrdkD4UIbaaJdquOmCY
T5Ry3MLIeVurQqAylQInss4W0o0O8F2Ucosj2ZKhvCmLvoTA1hbxM2+KDBa9AVT+UjinuUB6XWXB
cMa5pHQeMVbX49L3JKO5QizrWSST2LleWbNSZ4NnU/GR4dPgk5UOR3mX/840hc0Pu857erGPWKzw
eeSC2y2qnCfjRj68c9DtycB5fwNTOWho0Xfpb4lw5BdRKKBAook2cJFyhjUBclCjW7nXfSddotzw
LQ5jtZt0szkNJPqM6r7SSRYVYYpouaPXh/IBPRg/zYM6x+zXhMEyA6OkM3N4mzIsmC15IhnvM6Vv
NbAk2xCERkxuGVMvm0jN/Fpg5zFu4gRejESpINOHMKappJMmPFu0cP7AAfVjCxXzCBTZ/WWB3/CP
14uoPcGCpxBvoznIpTija01QDT2IXmfdq23D4GyFOZ875q8mt/bTz2VlFvYd7+x3yuuc4ieFxUJa
89CxdrlGJYNWQ2ZsxKqDTcI3L3qHnSxYQNbhsz28yx9+vFxrmwEVFW/fhlQYpUrPdBH9wloN5lmY
XN31bdbfw6zwep6hfaUeTM9htUhxPtDxihfedxo03n1lLUtpTv1yDB7/AQba1u5JDSPKDFnkrgo8
GeIPmUUqlROPzOmZgzdCL2inQAXafHMgVz8umGCYNLC/PqGL28VxB/nzIpDUqOLTJWtloXjQs1XP
bdOLPqRed4fKrfBJ6yXYmFcokeHRKYy1//abAdfhx9g2PXHxHZPPDrzitbiLehn/BI9VFCJH31Lz
xLkJ3616P43UW3UiK1jMYPTAZQtPdtSxztf5+85cDj1Ngt2exh9XydyjF0Riy5XLO/d3KC3iKKle
b/QHdzVfisFUtXT+qZF9zpTiql1MOjDvNRd99ZkrnefAs+ZuQcik+rM/SjrisobhzUiJuYZTN9Wa
wY+vP/S/zogB8UZd2RF0yTP5t2Zg7pNszrK9hG3o/u/ObUEBtcu2xkha4FC6lc9uQmf93Fe3ZdPw
M3vOM12XlpupC6IRgzPxAdnzwBs7s8EXuTK32eSiw6pL0Uk7ZYf/0wSmvorhGAQfkBWizv4XhvOs
omAlsTlq+FSw4RiS1Zx4rghgk1DPpk+PAs9+2PLXgCld6MuHkrLZYJ8tGsFbl22I544c2y4kRT8o
8P1sB2vydpHEZl2IGXnn4uyE85C2Yx7omxUPXPUzmlYuloM9TAusPMCVov5hwGGUyW92gPNrq+/5
eKZeYEab+YzSwXWaAwzpgjZE3hUaVwngJ49u30VX8SoOhCxepFa+X0Jl4yXkxsJBd1wxb9xBxxOp
N9c1ypO9uEHQ4w/Cn0S1hkDJMacGBE2wbZfixQLTVyFocbpLqDnWlgV2maVqo+xe2cOC4mnD82TL
SafvCur9QmFSsyzXBsk9x4V2QQZueaZ1me20JElJRhRm/Mwsf9l82CJtwRTeAKJ2tEMFohqXn0Mh
qxuabbKLZG6fl1cmH4oARWT4nAWCssLFg7gksiuYpRbFpK+21GvfGgHgAaVP2oMI+4uwg2JOu4sG
bkLIctBIUcPm0lzh8ThVAT3oIw3NbUWVt3gn1DdExdTtNGSA+wNzLGZP7PJ6dRY7+unVcz9DqWCQ
Z5b75qAEElGgCbs4Bq/6agQkvCS3UlvS6NvGS93Ji42qlyG8FD5pWVq5tFfZfDEhiZ6Lr9QTGSKm
OEiFWA4mK/DRARfOavWsHPly6tbQ5kPt4hluJioZT1hr3ZizezA4MgBz5rpc5CWIp6hy5s0piiyj
tTBCy8O/Z10ALg8jzSY6ts8BIiLhrEHRv6ayOD/SI85lx7KlE9rc3jhZmDUtj07VRP349RHDhvKu
rdR5wx4QfZGSxQX0bPaQTY+KyI15n7xxLlqOb5S4Rl4cKTVF/0fTn+/ADCn/Xfs1k/ke0AhnroPo
oyiS1LE9TvwOARo/NAZnkgCuhEtsBJRJJrIV4bsnRSh/Sk9j3YZyOlk3TtM3U/AaQ5KiMtxROol+
9yhaBT5pRLNosun9LJ5ByHMer/U4Zyb2D7lYC06YOjCkVF2iH15ggVaUsUpCGvrTNLToiq3U5DBA
P3JprJMP0ZLdPoXuMAHjzWyhqM5smXntRaIalWbFq47g6UAeKYdpLqXa7GDhzFcIt4GxfJkD381c
x4eFqNtinISi9FFtGkM7qaVUc2EZEQzFic/cKu0WpqgBXEyJkOrjqgYlnc2ezeNJ6tSOaqnDiTpF
MNNhaErojErqg1Vf0vkjUM1OADhPQYPRbb4vw6vXDupP9hqkDrDxZEn8U0uXCQjMgew5yzQJqWwl
CsLG5YSPQzyzgtlTf85Z0hf9czsXrUXVZmradH3K6hLnE1yupdz2Rkk8BJrbVhmliYmWH9S+G/M+
bNkV/Sull4DAZUVw7fa5KfURcO1nbeSLQzEm/xILTlYmp3+xGsBh4INNHIe1pUo6Tg6JGd8TEq2j
h3JKVN0gIUN26asKykqRtLf93N6GFnELRGfMDW0lIT2piI1glYyY+wk0bdHDtGerceRzr7PesDkj
Jk9gXH7tbVg354CBq2OWYfhwYhBa8XW4kgz09Gk3R2//XFAF+QeGWLIfT4dUL4hKG1G2ykyONWId
gvk8xhZN6nJI9t78sazlrgC8jvWXU2sHGz6A7EeVp4s9BFCZTfnhb8A/BRKVKQqE92za/EbbX88X
Lm0UfAwvUUTMblQSXyxTh3ZbNEYaE+PL+rSTDmrWIArh7EWem3uh5/hHz5YlFE0pA9pD0JV7LeB6
z2JEI5AlEvVg1MeT9DWYKOvYBXugeAJBGlKXD50c58iSnhW4UZiEMj5pFSgzZzsLhS2yvne3SmkK
RCy4U8IurQAdjEd6YKJAMwWSsO9BcWflp9O6uK+atYh5mNSpdC9yOYdopldytXH7BwILBNjJxZz9
XsuCcADyvZdHquDOjbfnM37MVsW0swYMT1wF0gN4eRNx83dd3hYvI3DrRi07bX0JCTXIaSo3GQ+7
XI5duqskXaffWX12h5DAjir3yxbkbgpZANSp0kUqba4nWsugXiKgaQ2f4Bq42QYprl5yLroNrpdG
rKZBGxGHNqt8c5kgox5+ksSMIlNKsem+LxiWwXp5uvnQazyquv6iWtZ95Kp0MZn+bvrkhLTnFBbX
6aDGaFEh9yUQo153ZqEUqNycRNLAGz84RuDjJWMi5wj3XSyQSl0yQ9glLde7rRj2VXlmIrI8Eq0I
NXOYnUCUjej/NpFB+v7HQIVS4xjxOc6ywKD2Tta7hhu+pg6GcNulRaQ7fgjzWhkbQtRqyTlrcrjE
9cbMaqns/GX1a7ad9NmL9lU/lUVgNP1zrMqQSqVDRNCeJnOuQA9fQo4yrNcwzluUPHvX4x9b0h77
ZinnVknhrrhWOescsitPww41MrvUUPoeW8/D959lPc/uvZJTUw4e/uYUDPLbnIla6ocD5UR4MdNy
4Omn0BmXCDhCne+OP+vMenKLVUyJyjewLuuBbInZ8/QvDgpuNfaz3ZSgpJ/vo2h3Tn57wQbJpXz0
sHqmeBHMRHJbKvcBeFuUD4ut0kBFUMmwg+M7St6qpaeHnu+hfIbCpVYhuDzzIh1pxXwBHtL5fMnB
1yDGAhijsERWLhJjIy8F0mTJRGCQ3WCEAa78mX68huvx6UJrydvUEc43MQS9AbZtuUavx8pyX0vP
tP12yMW/6CBeEWLFXQFkkZuQW5XYLVQGOb3ObLHLW0CMOxfY14OmCJDbGst9IPA08Q7BoJipAARz
Epb1MLxmyHPuZLs6ir2GWTETasSJdu83MX4/xiX/G9nMQoX6ZRAlcIcDtrSEbGh3Ba01DNjTSQkZ
8TYbXpXjNx0pAFkxqUB+TIRpyrRPOVRS5OLnkzFa/dqq8En8JwxAhvvHBcfTZVqoqnmnDOK9sD28
0YpDpNXCUP6FZCxdCwGsrjh2HG6appm6SnHOiJAhiR9jyY8knoq2O/X0ntz2AeLJY/7cMiNAAsAa
c/l4VAPld6hSrWaHCqDJxvJ7fHK3kySK8ldFUptYgzdcmUuRtolMTgrhGlKSTpyEA+Fk7K0qzFNA
eOjxI9KWk23RfMFFPxLuYq0UlLZv+URZo4znhNrns9hWT2Trz7Qx3UW3f+t6swAT/dU5GTGzO56l
cd2lD9z+pi2L256hoW+OGxYmzU3lgkO4qfl7GXJqSP5YT6v5c2E2MGxSBB2cHpV0qiejTmAHUGLx
vzET3XAQ4Pn0uzi1ssoD56jYN0slBzy66x13DT8FeBub4hoLYXlVHKoCLPZ92ov5EzdHpEwtzvnH
0+gRdFPafFwvEZmlLmrlCvb2kzHoUOcSccQmzQswxontZjJP5/HPtPcEavZ/scQ4AfnfPkcr8Ot6
k9Vz0nskLZXz4JpDqZQTefDUvHHzZ8ZEaM0gZiP/VnOYT3cPaGObH6UTJ1EL1cjie70QBwPdVOHY
5tcMDjO3PM+9kn9jCZdOwdHONap+8JTZKM8J2rcqv3jaZbEczG78LixfN9583HtvsloQkmvYSmYD
EfY8IukQRpQNRldXv6EXMHDjQnhhT66v50dN15WwlfVtiihVQxhk3c35a0FCrk46aRHKMSW118kJ
zw9ULAhUeeDuRGDWkikowPn8UXHI6KN0zvwfsI+dxiBb3KXQSnMR8Fs/cKroX1iaqzsniBTgvk73
mjVW91XTNNwpbgmlLS/hpxeRXoK1aVcfJmYniqcfauXfVaQp1QAP7I0wqJfzC/DI+zCF6/w4Dqn8
OCASK/Y9VNfQ778v36iOeWz2yTLDFx25Ty705d5xSOFIzgZFhAGtTiFaG8zxb2OgXXXtMYGTK/xF
2aozHaY9W0wRL68u40tH1qcI5Cq+xa1+l1XzedPr3ksXRJInFOb4XgxMp+OSBoVUeCOSXiHHTTQf
CQ5pIGsHNnfDNHjtX/JASlJqkLuF+2m8HLKis6262jeBjyE8hEfaIgSGNm8Jq1cIkRkEe9Hwfu5m
cDtMCWCBxN+QF+uoJfjWCfkryoa5oyL2oJzXRta9KO6QM66mi7fe/+paCR2Q8zA3XmKXZh8vWEWF
F4uvemi0Ajd5+wuWiuFuGGSGXDkgsKpQwQzbGP0yGoDqLMPw8wQ3oHRebAF16zUo5LwBP5CwwflX
/PNN0jSbgMKtI3iz4+t2H7A5UmPFIcuKunw2UorjqXvdev6a3h2z8QqKpK5gZMlACwP5//h+s/vM
mJOPAuZ3DbgFuSU61BksJhLAJL8qImvwQxtvAGWO1Ffhg5Ta3B4PXoRwMmLa+6oB8mPZYfgupekk
eo9MOVilDscy4L+f0d0ThXT813mtTZsLEFHDBAXmN0bWreLWJO/iRoj2Kk9BTTMjMACd00TR5vV5
oxMC1NQFAKtVgwu5HgUlzYK2usG0667Ggw+DnOVzsfIPUlOsdaXfw78ZdhtH1m784Uly29f/GiBF
YyJKaia9B2K9Ef+dH2DZ5loogoleVWHGHYJyjWO+oUAK5AvhrY6aVDVXHP8SKtDPt947oj2HFydL
xjQawbB6y9yDgyaaoDtabBasSfRtOZDW2Rp1TTaBre4Y73nYyEpQFl2oSg5KG37rTzPC7FUDAWGv
7vcktx7iK/y1ZCK6SqjG+27nCvAUnL+WydBks3aqFzcubgOTTRLnMRrNpWw6VnP+MxGIlJIZZtxz
4KTwCu0g4+9wZqRAqZwtz3xDmLIcy4f14CSlEhEmANbOXg7vzYuFKDbFM6ju/B3xSMcAZpai7p5a
PYz4r1mK7DqbEoa0tIrzefeg43STFziHzYyEEWciLcna4ywbZTIactyprnhid7bSXht5XRn5DjVA
tDKfRreIm2hLkSRy+PEeGHxcDl2HBEhqNyTEJhghp+duaqfmrVk0Uw3hrtWqFrQStp0KIPMaVD7q
xTuDfoy9xeoCXUSz8EQmYRwvOhEGRe8pHBuz+cbIkw8wq0mKB5hZIb+4HokF5HSlvnDRk1RFNYOK
tcgCBh8aWLT2IYnYQbx+6yeDP7GyLkCklH1IyYVmXp1zOEE+eT5B4fsSE1c2AB7q0gjMDsis/FyB
quzl2Fhm1Hbx8NDq49pKLYg34mfsI4Z45ngN6RfDuWCwjvE7AJ/AaLQyXkupOX9M+K7jNjN0RUeJ
DBZdxyi7kI62COKz3DeEuk1TAezGECTIx/+A9++JZ7ZkrrkvTpKJ8KrDKqyyGTkf8uCsZK5hD4m0
LGmlfXrT0dxp2YB+1AzrcTTp9QCRIs935/Z0EiZ0kCSIxdwEBCM0Dtw8fL+HDg3cPtxf0bGw3g4Q
Jk4dzn/tlRqbNDWlU+txF+rLS6bLRRarUS147MT3YJuaDRSr78OuEVOMr3SZhiT/GFzydJ9iHWmD
ln2/fRQxwU2NPo/P9G2YjfViYQvVv0Xp35kgsob70pyOme0eaZQZ4VW5Apj+aHh60WiFctPdDqs2
qOAF7Ky6cH8tL8+faPF0F7hRSd0CCqYEoej8Tg9cpukPk6W7UEuyOUfbNIQ6pPZGZs3cl9Eq1/sc
iJi67K7FkyhS1v59EOpInMSgIsey8yZZkMXQnXIxYvKJgWrwc0qJLVJPYTYA0VcSmyA1TVBV5K8w
L9wH3+NgpPikf/cTJpHUIW80XlrJsU6h+khy6U+rxKOHu/dOSjyfMIq4oaf2R/f7aY8U6cIXiLwj
g5v+a6MIUft1EEqCiv2xfGZz7cTbRLHTm/vbdykZTy7+Rfaq+wWabOG/S4u+ZjjQ4+0DKj4sU3Lh
vn3OtDEwPe/Ig734dODsVU84maTR2s9+qeQZjrrNspA1n+a8GCJtbjP2jQgr26y2vBkOG0GCs8hi
s31THeYRiJp/xmU+131sKr7zWRVG1ofbDrQkMaAUv/1FIXucV80bfbPb2J+uW8gB+yqBD2i0PUNU
fRY6Xb4d1LyaHjqJmZaJsdBIgQSjF/HwIW5ClAi1QRYWZxB5hD4wk039Dp35iUZu2MAB6FHyoihI
pZRhhi3eiNP3P92xSNt9Q3j8lQXHLmh+iF+cW3K9ayqvayUw9DbA36+c1U3Y7S+39LX56o3+rgER
pTDa2jgtXHSlwqrBFEVCnb89uQEhNJDrIA60E70NnOk4GelLJNz9MEvrW1q6Bh/VE9RgP9qLbBPF
pLj+lyZhjsUnH6U0RGjSYhRE2MBTYnuUaupMKP9daEHYAKCJ663Hy9ImySC9n56b+aoWI59A8fcN
Xl7PslOhPRKFlxlDuCFcJLRflxpkRPBJCsMs6e95PAgzcDzMldmAfPkBgVtIjpejG5uCxyCWe6yr
Kb6rx98sfb7xKPQ+/cX1QV6qE6F5ha45b4H/BjhUnApFJ+MpRnTX5LrVB+iCZdP2TwDoGW6Xz4mR
Cmr8euhOnGvLQU0v+aWmGbb9N4ZTwwcp7B8Z2jw4FIc6v/uSxplpSUPT9CKA9PysKKduS7r6Ao6q
N3c6C2lcdGeHHX+3EQZ6GRy6s6MIVHusouqhkt+o/smJw/P+4iYbb1zzCBLKW0DWPNh7KfQnPI66
hUdtV1O34GFKXg7wDzwGAVP3groec2Ssjr5+lT8AM2/5jl1UsPODjbD5lz7iBy6MLm7F5DI+ZKOy
ehmvFIld1oGluRzbzHdtnNGz2TVPrVzvzvinkCCBgiym8/Xlt+h/fDXpH/DwJOQF2fwm6CwPhb+0
D/tOvKAEZSsCJ5DeDZBZTTEt6p4/vVPSucDtzr9suiLNxnXe82OhqR90DIvjkHoypKNso3Q2CdJ0
AzBZszME65yU7UiV8iAfR0XGXhg6BkL+p1MChAJpN7ao3KH4Yz/8e3zNmIcxqOqlVdSa6IIaTlvA
XM+ZImqv7fKv6muAu+qYZu59d5q91k/AtgVZ8Hj8IMP2O1bLg+EL1gxXEqT2/1ZCSgIqgNBCP32d
Ob8BQNe6bq3a5wB8mYWMgsm90GT9QwXlXdYKWcvt1Pe6AOCsPUwnWPbdOj0CXEYamc8ZWd4u/yF8
TctncG+XreJnJFpfOMQq7XQdF8v+f0yJOxHQKKt9j3h13LWjTq6jgUh57TeKJ5kKVNwtgTu0SRy9
peHtBejDVC7cYmloWBoET7NVtG1TC/Ec911PAFSWF4gjitAa+kWN7rbEBm8yH+1XpSKMvnOCgrS9
JmRHc8MIMK7NS4MfPuKHQQqv56wlJFD0tUEQFnhB0W1sEyF7ZHDiZUYBHcsweCD0kqKm3W9lfCcS
i3b6741kkIAQB0hRopU8g627f023Z2uFjqYieVK/cxttZdRKo/PfI5LUJdGt7KFsULEkMwKmvL78
wVlYjnWCCXCgn9fhPUa58G2/ZTvBkXadeg1aCgUVEkppdT7hPNB1zaRhERzRLtlRhRbBGOLXyBp0
4p9EeY2caDq3GlLNTtXdt+6COkT4FkokJZSCFSycNcmGwVfPrbZhsuahL9zYXNDnwHLpgjfkhiND
UdBibRmgi+TUZ459qo4fObBQzV8TPAVnguRMyf96E0qDqB4iFOhB3zFHCDErcGo6UlLpSqBGY+RB
nbP86bkpPoFgEfBKKmYRU53IyP6Gbhl7QIZ/mZa4xieU9GCbB3H44DE85r8Xl/l+lJ2m5+e6paQv
T9L3PmqjdOn2cxhkUqrearDSYILjH4kEN38f+bJ5gj8nvetPQ9k/EweihC+TSXEMY2TRQozLvVET
WBViJBjWvWi3FARQTX7wKvZld4d+e7Aq6tFUxTyO+Ai2xflmXiPjd2Wi2ivl6TCw+F1hVTi34iFx
S4dvuRr5Srxbs48boJu+32SKyza08lbLoqrof/PQfTj8W53cTiQQwtdG61ovkcJgxVttXW3IxH1d
/xnlc9Otxq3xln2FQtyc/ynLxYTwdTI9jDq8sl9Ejet4LDDUqGDGhENQa0jd3bt30xtlRxdT51SN
UoeBSFIA2IVX1MtS0i8TsCSiG8rp3zbZkLm0JDVRv+fW/z170/eVDRD9Hi7Fwb99k/j7bbZ9EFc0
B60NjImwIZiCurjwzdOPR7ukVVIW1ZRzvQ+Goq6MZKqivvtjTMGJdi3zST5qd5UdI0HZyl4POMU2
XtfiBe5u9Qm9ivM4PSYYKV1QR2GAKT3+Kar9qzylwepsI/Pr+GiGzCyaPNGhnnhWT45EI4pklUVB
iYRRw1IIT1Fh7eCiqMWRmyN6CRJgkV6q0Ewa3YM8MJhG0SjMt46wMK/BBqYMWWAyUsC5EB4F9BfA
1w/3BwrB9QJrWA+1zt11BnfYUOV5VHvlo7j5AW/ZozQFRqY1py0T5uIqDyiVnLwCA5kLBM7y49n5
4k5t5qVB7S+ydul5Ag81o1bm4qg9OpTsr3dnQ0Cz2u9/4hQGW8yxBa5chl+rT8xamkhpUdMBVb3c
mYBeghnAZ2gN39TDburevyO/5reNoenK0senyX2wJWsz0wff1BvV2lLXfqctkKaTTbHC5p0N68wX
NdRgeobAeWuK2q/MkJXqzlH5ekxh0YxkOPSBQxY7FILuTk6bwWnSSx4om2W33pm7WuvbvCUHbDca
6V245VZrs2kHsiPRVwWzMb0UAnSD6M7EHLiXTDqRl+lF5BDG6OhoDH1EvSHx1eM1fsgRiKg9wsLd
EcebfPbphquSG7KwEnwBMpE6DwyMzWJQW1AaLYTMYDRhKfGwTdQK3DPty0tEIySz1sO30m+MzNCX
x4H9q9s7yOJWSxM8BBQxuqAGmqh2aVapJ/cTblCRwLXq+dF/Spyxm+DAg06oGClcVqGEYjlEC+7k
DL5wpyBsU5SQebQfZroDBGj4h/4CIutl+P8gCYxLfTt6uM1X2g3RQgrHKM3KWxOtM/0sv7PmNfbA
+W8DHdwqO9JIAi2fcyrJ6xOasaVcIz3RdFZ+UIRXjGChuqqHV1XGMmNfaFRpROzklko/LoP5uIPL
XRj9ljmCdveZYzP1VU8mrJXt23Rk/mBZ87h7GKbkPGEvAU5360s/viP/lQ5G9Sf/r3uw+IS3B6+R
u38uUawpjXD/gErCYFy8u7a99UinxnNwu1MTBMKZeV3NBfT8J9ftF5o8QfqvOCIyIKXmve3jU9Cj
4JyOtuRvdfCTjMKFTXa9ditcB+njcU3Rg83QvYnaTGnjziuMi+rvWZloFAweK2J3TLnEml+iFgUo
BfVRVsZ+cCwt5s3vB/xJUlfztONvYiYrDeqSO9QBnBa3YmKc+kLGcvkj96Dnw/XAaKtaUKVaWIDy
2cR5ov68WcHOpffFNDgdg2TTzjzjKY/yddCAzTbyD8BMHn0/IfsvweCnEZPyNR9m6E8GoP9aXvGZ
Y1HdHP1aXEtcCGqYmaHxuxvP1fH88mjHIGUdTZRr3Zx8x8BrBtnw+TXSmhOLXTM6vxwsvuHzKoCB
SjJ+KbCr6mwpnTOsPBSyzKb95R8fGUidpFJKySsTD8WPDma8PtBZd8uzLKpXhsrOHuO8M+Yl84tP
Li8VTiG0yWmKyjCHXhbpZFK5sZg1HoEFCfj2KMVfNhLfhZ6hN4zW1Ggf0NhvCqjVzrZn+B2Q+rU4
jWB5mBIs8GNdkXI/lvdRVUJpYEOyuvn4K29qYyRhEwFWH47cWfgMgTNU/03vXSvzHYTgFv8O8FEV
ct3v5AsFDsPB7LvXJ9AwHDAVLe3byxT/HXzX30FP3uAscM4ftZ/FKhqi3pgnwzvaLQuDNXiOUDcT
LHA/MDznrETbDmm2QynMUo1fM8BZmrizKh8IHl0iSgJwF0lLwtfyA8XYesG1Dx/cLpLPCbfgzWu9
SCaiR6+FIp/oAzfI8bRQUlWuqz3QZjFMGAlH5LJA1bGqFVTJPqEyWGnHxI4g0mHf1AXXwtuY68Nw
30R6tAkq1GBQeXcHhlJE4dcSxB8f337XAMjnNu4zPKDQYBn9PijaRSmgsJaskmlQLsWgUmUr3ptY
h256YBPRFJKJk79AbI1+dILVrJ57sGlDBIKZ9q/tHsY6dtzITsaNtrK14CT//wCaQLs8wpl6GmEv
PupInM+RZhQQX4SHAfzzH6bL4bNC4HhAwV5GpgE2uU3XtrVjfIXYphsvI908gttUSJLuYuuok0ol
nidB5eDA1vzgRcO9FhVp40ZhsJ2YAKG4Qz6+1weW084c9VXHj3KZ/m6itNEANMiAp5mxxAoPo81W
M+Rs10npzkGLj4Bj3tz81yL8T/fjIUXfwK6yuTEQn3J78sbHhIBSvWygxvyqFr3h4ROR9e18VCeO
9tVyQncYLyX0hxOBq+LNK0SdESlKZtYaTptWMmyCeNR2zCg4P1Qib1rsJkTLoMjCrGgR61ta3r5T
pXjKE7WQJEnDbK1JUZiqEFnDVjIa8D6hU/mOGVkABW+mpM0g4AYzFHrtXrhol1lbffHauqHz29Mw
lRaVptI2hNG4RFxx3lms0ENyL5kdtTKPTQc3g6/ancji6f3IeAn845khOaNgIvpbqGhNiFQWvNJi
J8RgbepFF8Ztd0o9OEaeeV/KB4/JskeOevY3pCH8GfCPzctNI1q0legl5eEGwnBH/o+iyuWYi4bR
307I+IuLmbkbiU4be5XmKrja04xbf8kmKLRu32m/sKLM+URQAyKsnKNyMbLqD6iYDUXpX8Vzo8r8
zbshHHIpbZnvtODZ+isNYa2Z4ydNUO42WWCXbIJl5tDjjxJd8Sg2b0s/Z7j5emyHNTice9opbsJO
T1EvhxzOJt3qPzjJunftnqnNR+5aMni+Uwzg++4aAOkD+1q0twrAgGcgUhPE8QK3ZmaG58o49PiK
ZIT2+fTwzEnVgOT0W1R0lEnuU/UDLabolm6awgsh+MM7cMMPZL/b1L4OSE2dVCzvB4oXej97jnGb
ZMZrG3iIpfbqf9GJSvC+jLaHKCabhRhDWpL7r41JzpGPQpU7Wa+xZopH2STRLTDn9YUaAUF7xGVh
Lma93xjbtoEQIadXywBYxQcbkOS/VSvTUUGQrN1yWd2WTqGHNERotQPyp5oSUcADLoR+eoo6Q8hx
GVKQUipqyrOF5KkGAYfkUVS7Ej+bglW4FvMkPCFvERU2VWWYXu3WaPEkMwbLrc6NQtsp8+jd0n6R
E5JlnZMOgQoi5ZIp0DL3vxQ+hAEfdNMriKdQxsnF0ZfoX+ME20DmsUohtTFQcMZFPVqvhzZ6eoG9
PkFGB8q8tFzOfAtRJr8PV00saVkoC4F0PvhIp9Tp8KpIwlbC+WZ2u2//Lr7PbWN8DFCNOwssoHM7
XG0loFNo64lpe1w/T3RriErlYCXb7766XzMC0i6k28HSRIr8vShSLR9IBiNSBA7wCTPXl9egcoJB
tTHKldvcj7OGpFAwMr4IbwL0SC24ni6O4aypYb1NlTNtF+6k94f/xt5/ZY+/5gMg2aC3VECiuvEk
PBwfvk6PK0Adlbjo0FRvGemqrEAn45fgyLgUjdi/GbPQWFqb2VJj2axSfzKJfucU+gO8Cqh7Y136
7XsIya1RIybUDrG6+dY73QFKFYQSz8QOpXQr8GeMo0ghL2T+1ry3/SBvwnhG2gXPrJmTbNdRaYK6
JYeNFDe4F3hWwR7TP6wr1AGxnCEM59hju3hLOesLgBWr9SCTaRo9vFhynCDsnR0oXDgDs/9INUgR
at70naz+JCLjvieou66tlvgPDsVGySElNVX9yG74YD+CXj1Un8Ph4twI2pGmSbu+2usimgTdj+o5
hO5iE2c0zMsuvK8bU81IsQxdIKfseoxACXqMszrbNfOo3MH93OJ1FLJn0mfBm185wVzbhNSjp6Jy
HJfZ6EpPwbX3YW//Rs9cAY1jTWCWukbg7SYI7ijB4lS51VJGYSQDCJFhQ6C2w3ewAZW9untAV1/J
9noZhSsqSgT9mJcbZsWFeI68jY62KOv0Yq3gEva3EYl/6u4a1TeXAezUDd9g+0WV7svGKJgSY15M
DpVoHCqqoaDlUGvIN9E2j1mj5g7YVva4kFjccv+dqVKq3I6I1YQXMdMo/IErH5rJWSufhyOXIep2
OXBx5iu7eyyQzVCy3i2uhzN0q2hU/7MyGCGXg4+BiVQpzMag4Tv0Gb/Eph2d/fkeK8Dp79SgjEe9
g1D2EEENhCPX5+t3r0Chs+CmlaRc9e2kThBtAAXWeH3EvXNATEbKLLk5MoyCQSvmGiYFxeJupJ5z
jPfj1gSRxffaJ14aIT5+yGeqjCO11DQBzfzTfO9Dk8olW7ybEU0wmsUPUq4xtL1GHEueLtBCeOie
Ny1n8diNvr8jtQlyA2Td1WNiFNWOXuI5haaNdJcCpBuvCt9kYOlqE3DnPdVKEfz+sLQZt7LFpDEB
8kZPS9022FKXPcP0Onhz7e8yTFt6hrMc580kP4qSVBKq4Vop2bciFNVRSuqAZfolQxe3O5/dhPB5
ACybyh1oka1inNfRaHd9AoQNsIDt/QSY/u0AD0TM08jGwC6Qa2NiHuaGxPjjw3IpGrKVYK0EsatW
IEV1qxNgFGfheLU7ubgQgL24Jqx8GANDGsrelrU6xmI6rC0uXg+w9Bfrnt4AtRoGX4epBzLNvju8
mNZA7H9s+tp9BElyXs1m1cBgdnjtaNvRevQYGfnVojqxwixKbMTWVd+vRNdAXI5lyi468rmhjiSa
TiTLrBd7HXSlEVuyZHckMHHCoKQwDgHAYUFfJcX65v9LUNywnG2kanAVhqriBO8kl12H5hTNYCzA
OBhs0OMiPBuViPfZv17WtOmqbjdUESYI9ENgdKQsn4fKzzgUHWO/WYcuacuGeTEVaOWK44lEpRXm
YbZYz6Ytmw8mjYV7jlb0Jc21rbWl1d7GkbPiB/gc5qRNtOXdNtwvXamgzP+L6ifi5NdNc132BPoQ
TgkZ1HyH/ZfMoRdQ9ljxJtBo/+XfdgLEpCVek0CZhCdEgOub7k79PaGnDo5iPdZ8lgaAf5qwt+QI
Z+QVvdoIGSPgpCHfwT6CtrUQkX3diIyjCZ29GYETcXswYyxkh+NOi62BWZkrcHMeJkLBJgIk5tNo
Pi5MZHhlraIjWNgrqthYH6Nbq3AyVnJ8Cgf0lR+BfKL4Tz+qriN8sRzzlmynvzyJMdCRliB5DsbR
jQCLUvfydduwG0zwElv31NethT1qj3+QD2Q7o6Oox2C6noUkKNDks/lAsaQvX/cg4aG3yu8C6L4x
seQLiukWNlVcfmicHWSNm1GlpS1O7nbXu/ObwuEorMJWHoYID7vHLmTn3gbFueyH3SQbHGCP0SCf
97fcx6Q8naYN0F9CxMkn/OFyPWVj9cKiaJ0iU+MGvfffVj2owwCADu1yMHH3c0nP39cML8a3r9n1
sZx3e9UpMXT5cAp9XokcpcrI88vpLVedTL1ESv8fQNil2RIkReJOp6mRvl/Uff8AD95u6wh4uLD3
lUoDgDrfew6QSQDbRrz2hRZUWqv4S0FbAqIlJwu0bzGVurI+c/ZPKPUfb1p7J9lA8nKODtlVfAjc
j2b/3h3TyMNaiKY+K62ZtMX4UrwcSzwr3W7EGR8Rp/UY/hflJ9ltWQldSgtlJhCCA9qljTJOMprn
84JImSs+r9qMNs53M4rFvs/LyXF6cFXVtvMjlpi7FZvqTRIzXQmTppclQtf4odxxcNO2Dt+DT/Oh
9kDu82XF8m3WtdK5z+vp86jsoBFxo4L439l00UTX/zPrFbG25SLyUQSPtlxrqNnru6H2dIEjwG2D
NA1/zx1BTAF7dbAkPX1wdsoPkI46Ex/f7rGB87jLBFF2/11+o/8YMU8P3Z/ZJngl4/E5mN2FqMRu
GFNVlY39t24l0gv+q1IAMrpt4h4+2fq/Fq4hRTYsEOFYugXAUB/yUHkke9dxDotDKBbZuOQZ0N3O
YZDGplw7ThOhZ3eDCMuLzrfWThPF3tgriRU+bVNu6FXsZNPe7LSg3LpK/Abm95XB1jdJXpxo6yMW
NXe04eAoJeL0rzmJYjkm03jHmtQoaLKiwKXW2QWAGNU8aZMMTp7Ej1O+vR+/g83NJcPYrdW+tD9r
dVVapSu4tRABES4etY4/YFMVGkYHxYKMbnSR+EbqlvnnclGGBqaL1BDF9ddU7CrIdSGlSFIWOSWK
N+lMSh509fG6GhMADizwYFZrEoRECm/AvzEXHOEV67HJM1yGrZLkL2U71olF36PgpeMATLQgNXNX
F1cr9KMvQu9QFcVUXaLqKIFSIH9H27FQGkXc6l/hGsvmxKEtj9WaUVA6KJQJeZxXEkwyYPw/7Lxz
XIeBkVzEEcdzPX+S4AvRiqLlzLoPLHl0Zlsq/tSaDXinDn4/1kX6bSBog49Smi36Gy4qeuH1rko2
FYBKQdOafuQSeHcS+lWbXaQDm0WM9GnEIFEtDjVXgvXLYVNYs+bZGNFsxA+evljsIXMglduhZdya
FoRBWgARlljJZrM0PxDBh/J3BAPeWQEWE9xXMm+4djcyn95BiuojDtsUQmcfGsbaR6a+quFP9VBE
4ddwdQ8W7eRe/N1xaMIaxuz8M9loxQKFZHUqoy3QKw4JwZBS5NuzvI/EotRnphh4zBPGvulPP41i
ZpqxUyMswEPGBxk+mA5R88+hVbUsvkGYvq6iezvSr3+U7zRMlPW9SstdGnJsMO0Hcp54ET/DftLS
+Z2a4FMWrqk1/RpVvGfiU29Xm3s/C5Hmyksec44LoAjixjW0oYNfsR3GDGP+FWO/wdD/rjafHtP1
g3hOilCJCxHE97opbaHwAxENJOUISlLismjiSvrZA0rCdbzcMmhdekFxzhCjR8K+/X3rDS5NworF
N+ip5tNQnM4BHXNzHsOseDqQeRB85rcw6EIyjhwhBtIK36MlcyTAQfjRLT0/GwzGIsImXN1hOdIM
Ob4MGd8VQZ+GAFMf3lNUlY5CRx9T+624GCRFpi21TsInYZRkaVw+ijE/Y/IN2ITDrDTgchtR80AU
cWhhbDoitTOguEcqxw7LtTBcNi5hLEtkN6BSBoi+vcXcB00qz1rL5a2VIOiEkoDJjdV296ZvTHw9
OakgFMIdaFrKP9HQE2rgk4OhAZ2+q5nH1eHEB1eNfxoQVgOQU2z4Pfe1qrZ+qz6DJa6TLLtBfeje
qJTKKxOmEf4rRbQGJrmUXV6ymPOGUjqsQNyZO49AwwOmpg4Kxp/PW35I7J7Rb9M+u3W5uQdNzwNN
Myd8w8bDaHCIK+3LJiGhpxy1VWDfVu52YUrmdhqElr5UfBILM/8QCQqJ9btiUZcTlH2PfFfioEY+
ErAAfrv/bhUpHnlDYyR9q/uIMrddQwQV5rjPs49ztLJ/EI7mWlVi9L6Wn1XNmfsisx7FshapOUrh
KdyN9qu2Ib5UlzEQmm74sXkBYhqEXkmu2U/ddUW5f5SXCDQjg46U2yxzEBC9N+jEdwwbdKfSUSLi
snNozUN6kJVJgqIg9qZC8yOIPao94Y2pmVT+qLDfCZnhXybY8osbxmBnH6xsDSoVuCtgIC4xveK1
lna2o7jH1DruHM/9mCgqTTyqkiExsVrnC10Cuw+tGILOF6AI8q13v7+hrxXh5mdaoKhuy0T1jFgA
yTOtpfT2ecXnTaklK+aA9FtekwRrwrHZW3qN90vKli3u9lG59D1OlepFbOggqL4XY092NAy85DY2
xdSa2gGBXwxk6YWnYmva+9ZUp7U+DI8dTou4/e4vXWkx0wYmQbvg8/jatU+t9em68IV8ah0K+q2f
udXnZ357lAMojFT1b0m29H1nJPgRnUULlROAvqHFd31PPZLB4BT6NYc0Hbqqkxn3U0oH04N1LwFg
8SbqHwkJCW3vUvwEQ065YmO+yhyUexifdDvGoQ9F+Q8Bz3+dm7W6Jlj558Xhgr9AWu9UuLWUcLmv
R4x29JLw7WiJHOzUYTz8xIGikuKRs1B3PcyKNymzc4Tj4v2qKtJJh8CY5iXSJxhX9byhvdIACrsr
/zxu0vtyE+Mnofi/YLOIDWEh4kgFdNgBeJiRh5RUliejWTJPrU2nYNDi/pzsmvy3KBTYrpDDdio/
k9KLX0Lfo1vmPcSb52rjHOF7MOTMhp7DVy2XVC3tR9JU0VwKnRySglrafKCcVt+1nzafRKE51UGG
3En1kkmaD7K4zOpmzf8qtMQHpruBQO571vF53BKcohEfg+FPnOTVG4fOseKlhUPxYqrChYHJXuEr
HZuZOs5JZE9wJnoPWTHTkVVaKzIKlM0K1RDHvMsDzj6QzWvXdc3h/HmXF0RAWjXvw6quWkKv9bjH
mNqzIYEbxwsPOdMUjEfCB4royTwghRC7Xvn5VCsMM0GKbP2tptcsj4Zvjz5U/HG2kqJPySSbtB+d
W+aU5gPuBd7aWf9cadaKVkK40Wx6zTaXdM3GDPKg3BcCtVwTHwh94+S2BzpLjmYKvCOomniBJBGn
M1M3zTDFzncCphrVqUrEO/JDlzoPN4fXv+umTOuDCU0mL/M4NeHvp5vZjP6Vl1g2GGd/HNVHDsWJ
VmY3P+nKq00eUJ/PLjU/nCABvZIigxtE4j+xWrjIu1Ffk92TYvwJsYQkYgRr6gUFS5fi3x+0ZOPA
WJndMm50uyAY2zB/GdTsFDKzoIv/KpiAEhYsalpw9S6XiG7g0kqgDYqfr1S1KgYVvG+M0J6DcQzq
CqvkFUk6owjD9IR+BmPWPaY6HjadyWvYN3c7n75s+zy/FxUxhTAkZ5JSWbBPkVUFrf6ZLo4/w6IE
PoFqpzGL79T31s/D/3etGkRuKCSKLTa0ngjx0mjutFYMzgv3h7ppS8aXekoBPnbRGJh1zVK6Ike4
kggOgMaKZ73aDsohbwxd+/kUxr7+Ytbo3d3uL61y3DEb0xTZyany/lH2SaREBuFH/3hxzIja7cY2
/Vg2kbQkMyUor8eUzCOpU3yTy0P15TldPktf6jqqOrC8dAoxewsOc/MONORWFTmCqjaaKqt5iOSF
njERUq1jSecGFyPgs0WJ0X3kagBY7xb8xn6R7zhnKpRt9LCjAofjn0p1xhr219xyw3X4Hp/vg+9o
+U/FBrVvXklSJrpG3TX1Ueuv7Zp0eoGDcAYAl1X7uqaIC9bjBvA9SvBZcbv9jucsvofXRs1i1f5D
HH7XH07tIHBAAg5AzwDD77ovAdbMn4+DGyK9yp9Ubu5PS6Qw8Himc5OoIBDRqXSvBWObnO8v6bhD
MaDURpN8EmDjSUOuT3HmrFxSqXYMhaj9Pf8uyfC7+i10kdcXoYKpGjjqXEpeERlL9Ka5oJ5TxA1X
/ZU2gXjFb9LsAhWrV16sVhZOsdYl6ZRyyXtvq90i6lGONElFSXFXd+nxKVXAwLd+dzgmoTJkGBZR
C85lyLsb0THaRQwV6+XMFrFQtpKWyl07qmLf3eLKq+WWUVEcxwPemGMk6DSMQR7XaJIhFiKIZGIy
PpMrSvItz8U8f3njl2kPK5YPFbkfqDXBhU0/AKxsqKMws4mVqqiH1MgeMsDI9H5xYwG2FsE51SQT
9C16cw86/Jp9ofHYxsXOLgBdnCUKuYXCbi1tInLsvY6eYg4y8lDGZpnPfQNpi0cRpICkbMgYDW02
A+m/BVUvI/ya8YgWNg4QnHlcybL57XYqAnvM3Uukxd8kgzVndTQqMdn7zBg+z+Ei4iVOr4R9x2aH
MH74g+HeqG0txaqhIYgWR28AkDI71WaBZjrem9GDEYsFM5YZYQTQ1inDLa2/e1vhndUicWYzqDV1
cvDajJfD1k1SEcFx2mCtyIBvlcAVojID6TdvqPSsCtIShqyRIPelBW6KuDaEcG6fPzVQLXc73tye
hLoIk0VRHY7SJf5B+PONg4XXctXudP6U0UJZgcoRLwNF0zJFUpv9NJQb8VyYL/UgQkdj//hKfHEQ
vLqtOqpUTeiSh4rkmOWWgFvGRYjrh9TcDtiQlu6G5702MldYniVc7hh8NlgaNPmvasrPj1ssLu2S
emQ+4skSwiHsamL+XruSeImpj7YZDfvKE0HUMsw0g+/gZQ2PJs6Dg7qhB7wfw2EN6q4VpU63MkXW
fi1HOmpECfNoYAANP8GQBulC5i/AlywAT/9oap4CbAcjPIAm5JA9/SjJyF8yE3vX1OsQW3ERO+eI
pI8r8x6wtKKKd/GDO5ohXhCAgCr41Vwvg12jIMqWgbP+sjRNf78TZEoxuc69C6QvULotEwhq3w++
0U87jFmtbl5lVVi8vfqhghzE4Sy9vzvbexcRd0Vuz3bWcQuHZ64+kosRYFsSBCF06ADsCgqScy8s
Pu+ECn/yJLdJNyG4O20+Tc5lQNepjs9yGpGWJQMQY+VhrvSQiGkLwFGI/XXV1K2VNRNfb0zFrE/G
EFbAg/MGB0ynmhRSx9S4IVco8s8nCdn2RZIkULNPfH7AoI5XNAF+zBFMh7r5u+PsvN0dHA68qX98
v3jRPXaGxs0oa2eRras0UT+pn4sjDR6G0TNVdBWr16/IAde1pPL3xoQYGeq+g6v6K9gBVfsTs3aC
7jYu2iLVOdH47fKO5AOO3yTS4u618PVLSLLDSJKhDRaTj/wpCqOYfiv/SLpIqqeT0tMITThqTxlq
YNsq69gSdMAgJbH4Q1ysn0tGSsH8akJCtfE8pgcOJ/QFC90A2ujhU70XsXsHmfW/N1THSpca5hNG
IL+9ZLljxDHJbMBP/xuQWOrkP/nYBJRtgKkv0JbjQt8XuBWQ3iELgRt4KcqWgQmxFQHFco52QtmQ
/MI9+78rL2k4G988C4DVEk+aQBMgyVp/3DllYdXutELwRn5fGE3qE0jCXwExggpwLllRTBueVCdQ
ENvvMiIw6Xe3m7Bkr7Oe/j/1BO7kkylPcMpzG5uyNdVquxFuYVIM25FnUKzi+5uDlmKHHumylZYX
r2M5EETbi8zj+3+8/p6b06Gwyp9LjyCycaH7rMN36TPfWWHNln1DGhVV7wiUbjdxD306f4UmOkCg
mYPDprwDwvVXiMU+f2x6OCkXS552UGx87TCPfGid83N8eghfkw9YQhHROl3OgxSqu2LdlymqXOLi
fAYb6RID00GrXPS3bammi32QQUEb7zMcDLbn6kv5kfMO9ZkdRQJTUczFDXbw6AjlKU/M/0fcEXrL
eSkQZTC/F12A1JY4GR8zYgcQcJ4jMwp4thsBHClRHH0PxWGQPhGCXzCaY10K/ydVv4UxROmDlyhV
E6Ak7qwvcGh3xIYfnUwOnajcQ3cEzQKT6ih5lL9ZdMp2Xm7WnK+e/7+OJwsiAI/Fa97H7uAX2Wkb
NUz7EE9nTrA6z+XpRzpj6L+yEK33Y1qKz/WzHoG1ZfPD32aCRd//KMLM11tm8AOs6P9pUBD5VwVH
LXNlXuCpF3ERmTrMsAqouEkc7ErQ7/+Ea/mIhME6H8EKIe4KB89ZT3E9CeaJf7xMpFAnKZHLZ4cl
TJWByOJOxRW99znIdoE5ZT+g1y0rLTmZ7L9eHu4z+M8+lmrilFBXQJMoLxkJ6nJaxnah3ySQiTbN
TW9oCISbz6in/qIsS7nwvR/Pvsdclyw5xym4HOKZtLACgiJa4sGHR99aHxTTHRl22pjlw/ABXyK+
K4E0xfAyfCFP6Q3u52ozERsXFKqwUxHQQMtkMw3GCdiU3gPboTCKZd2/6LNa5mlu2QRIvx4nMJCV
Dz4YbHi03fAuqjmhsVbPOP/TKFdME4HY7P/0ujvY4t3NacqRd9bKzkVCoxPuW2a/4cdXlYa8hmsB
uhjqvOIHsjBp3hItljZS+oASMj8VGYbDJvMH5DyrV8boBuPF3WqgRedTOpfEv0ae2Zoel8VGllas
0FfOhnXRdzUUmZfpOKctEJ7rdqZZCl/EjZeOKr6TBzQLLU9Xlur6CmlvdeuZs+5HcnDE7JxjSeMV
/fB5Na5Rh5LAyNTOrkEMyQNF/iBZouMDtmeIrPfgMGJqpGrJiHFTnYn0WJaHFHrxXGbudEpvR4gp
B95BCZZuxpbGRx7AWxKE+aTL2GM8XvMvWs+rth1ARVyEYvke/l1Wn0e/BJiNHitjOxCHabuHsJGH
32Hzl5Mjq553CSNLo0Q729uRm+JotxU0999ADcATA+DIrsMwrtGLnCHXR0+PwFJgoWTsqIK8x2xU
CP1ccSUPczgiIuF/3vOz+1dZuvkNlmxOHmv3Fit37e8UGmEs2sHJ16aDoB9qF4OwePYGNHhpCMY1
CrbM18hmv6fJdBM2ruqc4Gacz8ZKkevsK0rr0KC4TsfebHym1hazBxVcYyrnqClmt0EeakeqxslV
S+LG7SFWJFjuEQ2MNu8IDvfFnptAwJQLfpRIwnNEDqJ+3dmyio0euyrbTlsa3HsliXgFEeErrjPH
WQqrlETzOlkXjPXCz5766JigP2xoD7LY5Vp9tHZpUonUXQ9mA3bTgwsPwfv+pBXolWkmTvPIogG+
uoiTeEm3vXwCzarYNdLR4V6McjWAKLoYWGf/EAf+fDYasOi02QgzdCLyrO+4D0xth50BgTpa8aIi
//KNHDvJw18WgTxYmohsf+kX9Yxs/Eqar9GCuUaSycKQ6IYaGFyFQpiyvsDE7Jl9J5wU6uOTWs1G
nIdJUoizdkxBbID77bs0iM82BplEBw3YzQwpdCv7Pxa/uI5ItxwuKnoySGOh9J6CrtqllaHafB6E
AcTHE02itsN3ILCvzo9NNInQvdA5Yd19pKz1iJAmVF6oKf0vy2Ng7lfsGdbNmSUWmrzFA4Wt4mJp
1uUCY5TJTza1MwZUyIfvpGyNf2tr3+sbhN/eGVetlqIVggCOmVKCqm3F7zFUkBZhS73xHdGM8vFe
fJKwMPsmB6q2186Hastpd8WTAscxWkKga0qgii4eM8Vcjdg1UrJVLEl0zvXo8BpNgg1Qqm+xhUu+
gCfZwjFDCAwqUqXzqhqOW11sbfiIzmowpqu/Cht2ypf8YDUbrlAX68E+TyzCkazv9990Oy1QcRk1
irtCkZMweqwtmyWznrKpLQcgIRuofbZcME+LOTn9E+6LBlfXq5D2F0x+Zmh7wFL9f3to043Cu1iP
rVH2Bc1T1WLA0Mgkk4+Lj7HAJafioCIn6mKLWNJT+lb7gmeaaAHbudR0J/owHL5SmcYg6IjGvmYl
tr3hN/mTLVf9QSuQDrOvCNt9Y1P9hQnH0hz74cWz1S/vb5cnjLkhcHhRGJRhbPpOROfq5fC5OxLo
8y+EiPlxpA41+UY9ibFLq2etR/rmAUs4UObE7UUGj5c+U2oc7F7hlpIfs0ZR4jekSbZI6g2iobZB
Kh0j7gBwSITclWX/4o+TubDEeBrVH3rsrMFwGMayiAfpEjp2WjeuIb77VwwXLkd1PYWvZ0q9hf+t
tWz1qBM5rFX642DJlv4lRH4EKk77W/EsCvYeAa0RKIe+2yKwexAySKebgcSfC0BF3da4/gmtIpze
Ih673tWtpuNUyWqjprotUq4QMMsEIPgqzwQA41C57OeeAJGk9cKx6PmBSxxwyGL9Ps71t3Ndt8tl
HDEoEbNLz/GJrqCqNbNF4zoTu+C179/NjU6DAW/YxnlSyBLdRrS7txwjE3QJ9utxD3NPbgTUspgr
utvoKby9ZsJWliv13zWguZw1x8ayi+kwVWBobm2docmRt71aPaKCR40PGujz7Rpn5hYEEG/JhsaN
GQKvE9sTujt5Lsvx7Om1S1Tlrq9qLGg+NvpzhUO6+qJPO/C/yx9f0+2di4f9qbCHZhaXMDpkEACV
IB/zfb2ahGDfR5kg4VTTtacIJoFrM5AD5L9el9Rt++wUmENT8NkJXUy0Sqcf3PfUvR4CRcARN6JW
Wur9Xum7+Q22gZYuJTDTjy1x3S/JEgqI1PxLlHVgbfqwcuFOT4WyOQfu7TcvRZsXSa1K+DzLIDco
A/PLX0dBlCRfGTBPVH/Vru2oOweRdnH9IHyADq6w7jDN57+NMcAhq0PdUM+gHZn4R3m1crpnZ9on
EatlZ0klynGE6aa6kOTjeKZ0UkXZeIiLgNtWOhH8YdyzzOYMcb2K10fWam/YsiqDjsd23zzxkxVE
FHP3MOKviByNXLiwYqN/tzzfQSHgbP6komoY10V5R5d5kP1P26VxHtqf5YJYbeMEy2isanfbzmNd
MxPSQx6hncqhb8+0eCJQlzrOvJLrdjQwaeCPSZIKNsSXeDebczXJj+yqPQGpKSoCkGUOys84iciU
KLi+pakgXLoSCMAp5LMa1qS1PKt9OVrM/ig5tf85+94s5c80M6vrPSfdnfmMQu7hoWOmCAPpfs9B
hCjKL+JwHe9iJT72mN/P8CQzckFJ6wO1TN2yf4mwMvecnVOXHFW4+G6MKKXRnWHWyAioSZNP6mOJ
VkbogE1AAhPULV3iSTFAy5dDAN9VVl08F5HmvWVwbuNtkpOvmLne0Y33MjAhsDv9D4cFmDGWCGdr
ZzKOwX+EK07voHCbK69damWmBEGUo/hmm6dyxwq4kiybP5KzKvgoCGYzzCs6whvDRI44gzPdiaIA
2o4HnZt0KEq/WRhRbwDh+dz5z1s2FyzXmS8GCPEg0iaeB4hpnC4uX6AReT9D3bFOFumQnM/l0zT2
JNMQZ+Ynklhe4s9yXoUQitF0yi4D456rQ/fEdicxXtGpZHdovLB3GU1uMntYkAqREDfLpeWwxbVn
EBPtBfnrNYcfMJxSRE62zSqjn6igCjqOCMTbMClWn10u9YhysJ3iB+CQPRjS2wShPcL8BwzTkmri
+k7rO17pP1VvwuPRVxSZFNbvz3Y1GJN9oo/s0a8IODyH8bveL1tW/bTY7XKngD3RNDZyRO52j+2d
C3H3yXNO2+t5J887eUv4OLi7HL+MjanzsBwBscCmhizgmo6gfPUr16lu2IXZHitAGo8XbWQZhoRl
cWVK0tse9JnuZDTJ9xZxsb1C2JU4SEuirqVISBw37HUWC4N2xuVOgcoX+tslqAp9mdgfyelFrKk5
4r9rdGPkoiDx8V/nTHX2bUpiuUkVYgHCczf1zaFEzuFw3KDbfA5A8PBavzvH0q7D7dNNIWlmvl2g
B4UGkvQae+9Y0N8md2hsmEPPb2dWo1Y6zXGiexpuyH0kPrgLBl7ACqSPmmPJAPqGkeT5pOItK+PB
MWlMVr9itxHwQiQ3i4d+2/BMY2eV3FYoeRumg/Vkke6Jd93ISgB2Qas1URG/ppAw/hH8kA1IOzrr
ESdXenzA2hCJqDBZkMHPw6kibSlUVYM/vAMb7Zejj3u4ljAe12aKtUrrrthFwqMPJdI5rJidBD/m
xKGzhxdS85LLapJfDFyDp0MAuk3DkH80AWrOb7Gv5aD2vGInTQ6qSK8HfKpZWLPymT5F+h3BmcBr
LLHmjF7r5fumKSdcv3mR2gDUpgrp5ycLMR5Ik+SgMw9JBsCMyug8LGadbg8ZpOryxcjJmslgTJI+
N8cuP6EcRhXPAl79RubbjYWhgsv6oaUiK1ZD2mx62ndyaIqqGfGWb+VvDKsT+4GqvzLkHwTdKcjt
CgQ8sqZBfMstR6l2vNvQRFe6Z1yRI1Z/LyOB4DvcNjPC30lNg7vdtSTZ3w5cTUVoX09BVIhgWw+s
McnRaQ235YcDbWTWRawcWWUc4E7LwJOpPPz0yQZwljSJH06YUYQwXOxHrK6dVl7lq61zLRxoXGYV
Y0kTpkP34eMlUbC+B51U7wRG3ercuUt780rfD/pqdYFQ6NJcoe81fxuQBsHJqjnb2lA6VGwYD5oB
vVHNX+AHJ+YK0ItvaZ3O7lJjnZb7WY6oMJra72vepMtaOjRY302ywhnMpIliwT7LEgR1T9GjB8oB
qTr/YU7SVsCf7xD/JxKetoaKPh4QV8/ZTmNTjWmUmYokjqSBPgvo96glS2AFNnkJNfPBMy2g4Zmx
EjvVaGqcAJOJ+a1H2EngjSuDFdJX1a50C6V4QNwIF0SY8Hjeu2eUe1yZ24EDnOxWdrb5fqY1NJsq
JGzX1/bhUGiQEWw/ojBteq4qQgUsLE/ZD2NFt0Zgzm6KstGH4ZGIAhQk/MXRht75tdUJ1hdDz+Ul
WKrzgFcQ3i+N6tdYvrAolzMVFQcQevZuWOv+0H1iN0kkRRj8pKhtu0Lk65UAK0r7iTwdB8qRy4gc
dTjBfaOKAI7oSY1zw7To69Oyk1jJxlmkwwGd8LnvAohzbELs3HLzzn/ALUCCdNSr9icX9l2V08JU
0/V9EjuUGY6vRsMHjpKidexDyf9WUgacQ5lVtcZzpp+J38xIQbQABs4naRoh56xwOxCosKn2fsi9
y3hKKvCM6dzZ9+jFUewPwkxtbp6ktNKskqorNfC4AxYJ4JbQY78xGZFBATQe1MyUa0rvZicOcsf2
PRdGQ36XwqC2AISRdE3JLoMWDW6OStlOeh6OG65ZZEOBrF/SLq5JYeySmUXqg3ubdjU8lFANiwTS
Af3IYrkaX1EQtviDieDodcWLUaJ4bUxiYZNHi5IMAtwDOMsBDQPK7j3l2kuQ28/mD/uNzJxMOsyd
yKk/xXAiGjIaiScWwhFW69iJDvriyL+AzN/NbJKjY3rL1sRb91d5dhmJpU1AKwHcTgBUNriYA00T
9MXChM+7t6qXl20NtniEgMwYmqLZ2Lv9CICfj8dR4th+ut6S5ozGokw+lBKVL/2tufR+wR3fO64C
PnXal60GsSuS78IPVwJzQA0+wHzUj0iTZEl0S8tFhPoaxQrtFCO7sOPseKZhZnxErpXPr4Tuftx4
RKDo78rJDUH/e8uyZPodWUTTMH1fGLA5dv48cUfPnem9/asXiFeFfE0H8q+dEYf4Toz2aBcHOd0O
i+wPCQzM8qRamIUqP99p5pHlePaKjlm+vbAgdxCRvEbOpwrRJLS1htP3ZVIBh/AGNDMg/WJ8Ahbq
KR3T1HFnnoZ6g0YLiHH/6SSZ+aB7uhPWR007I+tR9uOOMRWEjJZ3x5uhsbkvDqSY1zmfOGUcMkpb
iVotVlppq8OLdmmW0yCxJUi1HAzo/j9Eau9EJzrtBLl/HEbR0QaG6mndixe/Qi/cy/3nmJ/f2Z51
JQtYzNNtTBP9L00gLOY9vOS6E/HFUGfMfgZQT29WitsH/LdfP3r2+NZcWbnANWbTr2Y5aIAPwtCz
/ejuZIhR1ep3lZiyFra+TnC6xL2dfCS/OOdbb7evl91MJL9g9Lga3c0KHK0bDnG8jmilNdP42wZd
cgAOoo/Andz5O3Gig4+ggsabu4dTd79R82FYMQcn/9VpbftOeixocIi3o03WlhDWiVq+MA703W1T
Vg/9YPwGRv8RBanv+auHWyMoSE3KnGQAVS4K+P7E1Wgjnbf+WSdodwDwWRzHmGxZ6Sj3NwvJQdYX
UhHzR+WJhG1Powyr07cdLB2UZDIUEHCg0mYYc2SCeNShaxFLrKSk+shyiDPsPW882MyBM+ZeO9Ml
cJE4rWW0jKk2cI90AnABhrYB7hWqWAXXyO8Ez3cTmHn7qKu1oBs1DTIwMRiND8KmXF6wHwvXXGeq
4mtk0qYo4iR6Pyz1EyO1uyK4USQJN6dANf9sziAV6T+Otkg5HRSJkCzdOsl36vFbqaZRtZOMaLwD
kjhswcl/yTabPxAw+xv4hcetUTBhcl07t0dP7/btICFJl3oBX8qjHRdAnsLhUcAcIPUM/xQGLvDU
JkotrC6fJFvXqp5vIJM5L/jcBxe7xvkeS7ydHVGinAhvfBUFFTDumY5GZfZ/ItUDEuy+QwhfI/Co
yGqzJMQleazK3VEIRjHvUV+4JY0tg8oFnZHAHT4MS8hVS6TVViNm28rYB2KSyaIOx0BB07mSO6Cg
1Ki9UNcCXmo6vy0ZzeHkRgT8Xtoi0jrLvPvcrdLRRYxR2jCrpYYSssZEre+0/FPoFWdyHlrc89l1
17GegRK4jjm8sUblN/jTcetuRyiMkpmfmfgFF7DeE6dm7cq2+fA/TAREszHknCy75/Oej8g54O1e
OtRhPjh77H3nlIDoA4IF4viI8fQ1pbQsMobXVHaK0ZwwGjL4D5+mTC5Or1bYnMZ2aKKhGINbVtmj
G4ItfvxONLpmKRi5cCBKSgOqDBP8TtC9H/6tQQok4CNfilBsX7VSqbmSpaWza6IH0GyaTAx9H9Q4
gBk1DgSbV9Hg+XC2m6Ze/jnZ4Az1H6ArDxvpteIvtWgPG0BOFTXcNdVv5hCnbmOeLRvRpWBkJOqR
8VdgoCKyYrKE9uonLJ7Wz9WXVVGdJ4tEJKMphQOxOPwoLgPFsiDJeRsT/DbiOxCL0wQQLg/eQgnr
ew8+csDqqs0rKmc6cngChS8stjKp+dqUxi7ntD7NewFZ9pc+CfUf6LpX0AS8gDkXXulaaSwjBhHv
dVen6XWm1jz+b/WTgzNhTTaGunTsh3vViZbSRwjmElKftWv3ckU0kfhjspI6/j2RGLvyULDpfmKr
IEez4Fs/cMG+85P8jhlslM3UthEXjNQe+gy1jr6u57gAXLG1mZ9UbU6Xia64to/zqHDRuHShvZXv
uFQqikOhdKKfYbO1tPjhWuxJ6LfA3VzEJqJ9iCH842pvrIPGoFNKS8HZZy5sGUIKffd++xyyD33b
54glOEYDl59q//KJ9SzVDA7L6Qaw3yXZrcVOkkQqk2kcN24A0S0qk+XSJ3bQY1Z5OUFrIVDaXdt/
094UO1s46bhe9omw+5ugGFLfD28dLlNXUvHmaZDcEec8BSns7dU15Ros4F8I9d+rA5fqfVzz0E4o
5IPSIZUAuhvvvycy609cGOaT2ADegFoyIJGVi6BDsTCgEObgvvgKqrloUax259o6lktWNK0thK81
RXKdvRVJ8iNOTjF+GIY/ZNy31qF/kfnsVX4bGs46zjxcEhcWcYwuCUpPnfrG8y4zB4DmI/kZQ88N
AmH3ymufqPaWnrJlb913u3NoS52/fuODs2TEPo2JP0jI/tLSg8stOHcAlKsDne4uY7qGsQoJA6Gx
GiMlb6I+6UfJcgZU4wmiejGnQLi95olfluflCQpB34h8ga8ZpxS5xzGmPB0jlufdcrpS7iN1Wc3v
8QY+YLFbL52SYvHTUuwcBcPWtpe4ylMaOJi403Vv23DnkviYqdy9MtHwYwzTDT2LBZ1/+5oCtZGm
SjPDcn/bNmYV48tL/+qKC/0QsvXNTTJvAsR46ZLsem+DTEVpYPqXFGy7pbbxbBpGDfA76BVf+dM6
QOVwxECjRQKeBtzaOYr7znP/D8CCDB7kzMYJaMeZHDZMiQZciMU5D8diiBuFTYnH/FH+xYwIWJzg
cOse6OzeI5AerEcsq1321pgHPjmni6qtoZrGmQc9x1eXqCbh2E+NLQzrW0JBGc+aKDKRhIRa/yxN
rR5X14nznJ3oEa+2/O2zCJW0vn1iwIXwpofBP/UZkWp9CtAqohDT52EyHCxJhkSFliStnU/HWGfg
26P5lvTERYZDCZnbYvqEKL6NmTtO8lCXk219e6mMZS1plC7Dm8goz+/D+hAlwjqOPEHst7Cp2cAD
yHKlIxRsTJX87H3a9oEUUNYWH6pbznBN38mlPZndZqd8SozJ4sqd6rCt9CNSTBG4bsHHncUvhxFS
8Ds91baeKcQexRMzr2oG0iJ6GdzmWdhT0AnjT904GO3XJ895AZWezdKIYdtq29B20BidW6UxAvia
X/SHY0x0bZEsDTJ5sz3gPKTXw2Hxau+kj79zioeteuNIwuaUYVC3y8X6tLFf41pojzWOOrQv/JTf
DWbEqKKuDz/cEi2t6LgfWwozR5CdggBDOdPCJtRStXxfA0jCOssMDMFn8qua0PKscdydPm4D8P7w
ygUgwFAwG3CBGpTZu7kLeJGVFB9QloRSoTnlFo6ND+9ZFdPF/ev4DPcd6j3q4AZFghYiQuYEjjjQ
13iHt4ZjaMQoZs3WZjsm4Q1Yhk5atrY5MDwiUWLy5d/4C9Mj8MdnVn1Y4doLAdM9810bdRIy4G6a
Xn2uWhnhT2xdI/OwOZuRk/GOfeVsEa7RxQZ7MndROfWmU/WBBIO4SrXJz2P7KYdoMrf2qfnlTdGs
6dbjooozovoYlxtFKRcC6+5B6JCMgiaRMjfYJVuyNuavZzEyMWhNn40qdvoTVMdjf/MpMkc7unr4
YHY2iYs394sZn4OmiHPUbYtDeXKNBZbeKWNFj6EqEDaPNPHHpD4oC8I80UwOkVhKoNm7WltwIjSw
kKAchOYl2aIAfkQBjmDq6rHvVsDZMVS42FYlz0NzlrRMhZMTI0zKJSgbkOu23TypK0LM4ET1PKxq
0bu4UIH00mBBNdIvMEc4RTjE3M4UqSb0oUDYwd+NJ4G6rFyrFpGHgh6fNTn790+lXyZ6lyo/cPOL
lU84EwEzhRpr2vfAjYhTGMicHlCibNjUb8SuZIHRPKZvJWlG7dp+/+kU0rg6t8vS0nvscytzCmvL
wk950OIgFF4pOZhdUOH/DKvHPKkcNgFtLkeCiHSwEXeyogbdFsMrfh5g9Vbw98R/jMaqmcj2o2i9
55n+U6+m9UARWpqF767FWkGGZ5e/ySQ8UjTIiE1LDmKsWOGhaWuPjQ2GlXMvLe2hdBB60OvJ++aO
lcfCTm5OQ7g9Dlss/OVYCl1RlMi4n/csNoj2QToZ1+LWaMNj9CyCDRMQfsRxX62auXet05RJbBBY
fUca4LbR7AMs1uqUP79UGZHGE6Pirh+dt5DTRWC+/3BFGsj+x0Y43W8KOY/6UyAGvxV2uaq4YiML
1VzcVkZgbyGlSJPJWUdZ2DisFVWHAS/iHmyT85QnDEhPPPcJ9/ow/byVYyfNmPh3JagFzsZsY9pa
Gr4fpajbdLSgsmwSW8Q+4Fsy1779Q4+EyOT/yswdY9ESupix8tLuIvaIA2fhnML2toq3CYvNLoGa
ByCa8vw5qipfMBAX7VDL2GF5nEfMMMiMen8XvIa7MniV4ruxFXEajtE7UAukAPixQG8++YnrPfAp
ctuCR70gw5sudM8uzHsb0PYXYmwlOcxHLa1tvYP3q32taR+SZTMfkr1m55HKLZFyXkw/DzKfu+Bb
f60LZpkVmTkyIS18cGcyLFc+lKBuwRP0SdPDQP/QEshfUGLqi/B2hHFHx4aC/C8bW7cxwINvBL9d
TKoEWgi2JDUYRkvlnkHGSBl0/wBpD5GGTUv46Mu0SGRBMKH/+dZVf5pmT+faKLrEPF5F5GHqwK/b
BLHOvibhboi7s44Oa9E99FrPDTjjBsGOid5zakEera4R5decQvGSjdt5Kt6uqsyXmPh9W2rUmMtL
10GJv76tzmr2lMhuu2tkNEB2KG2FQsy8TLZqHypz4kb3UDhNL+1ydO0UxeTGBxuPiPhdij6RHbeZ
VpLpy6+khlPkvr1LmLCklWVXPvRUbuw43ThfAh6LBEzzKZhqMAbiq6CpVAXhWTnaKY1HQDCNtDqP
PhvszcOekrSRjd6ZEwMfIlipTVh3VJKgIf4nBoMrMXcd9htoiVzziZOB42S7QcHfv3SCGJzXkvhz
3NwsWUgj/7c0mgvi8EvOTHEvDYwaWcVkjKXAhliO8bPOh2pEw+wcMbfLosqkQ3I0t117+4A560ul
sz8QKa+mgkaqdB6Q+JNiUwBEH6rQijtOb+Z2dIUnz4Pp/Q/Km0PmaqoGEbrkfQQMwHtE6+kaYRf6
/qm0ox8Yrewy1R4XJT1CI7uINHtTT2vy3vVmO2mN2ztNb/4iLGnhzfnzur+FEM1HQFUZHQaLkX4l
XjMTJxQ1ofrRBv+l9EeCC9cpr0RLbhpL5lq5oaY3h9sb9BnBOUvFp6CXYPjtA0HsbrydVR6mw2Q5
W5XNaTZ3RipRLzs0fJ+EH8yLCB6JklQm4+owZZ9D5ZO0q1RKPxDng1BZR9ozACu1JDXIX4a1rjUA
dP+qEyikwP/5UQ5tNDER6oyLZfJdjBff5201dX6nFAMNk1I9anUrdc6GHoplFQD7D5FvD8kR6nud
pUcvrdfRcNSI9qTWy8pdDucslsY96yke2voGxvvmDn5bba+6rzRppmyoKxP8S3Qk8EVIJYA6aCcs
mIeDQFsfFO5Dt5hrCT/vdm4D7WHNJ2ilRBybXVram6SZbQF++MPvUFD6BYNGWbCbQKvwGSEtwKuh
FBDiOx8zckQI0NfE4UtBPMJXqdJrUE3IZSqonKomE3CuzTd0id3fnjlhrcJi3onkxRtjY/OW2jNz
mLen6wkNi1pYBPq9hKHo+RQSh4iwmZrJlCUj0LdYGAiaIaNFsiVYr413LiXuZX6JpyAdpdDOp8Uo
gXRBsedpiCF+v1ZvFOJBaWT5bfT0cL9lkZb2bfoo7b439lQWqhB1EQ7uDHq9KMK/5UQaXlRWEHA7
Z03yTzP9hl2zQuXUuH8tsmIuw0EhWns7FCEkn6hYq4S0jqiQsQp3RHgEkszwOlBDfKlMlKP2GNJC
NIUuCRFZUYaqYXGNthQDnFLLnPXh6htoTsS+/xS6afSSHBff2buE1N+QuD3P5Cv8SKvbKMfIe3hu
AAFJmRiqljO8qBh0udQEQAIZHSQRrfm+dVfP91MtOtdUfOfiqa3ki7CPn6yc4jCtGFZa6U/FxgVm
1/M1RnP06SM0wUORJJqtFCkZTs9dIlGoHJbG6m8rACxg7Ve98fjKamxKWKlxh9n+8XbNVg2aek6z
JRhnM0aFaVqP5AvE/iKIX4LZHdvXWRZ0g4s/iieqlU9vKng97LN42czb2HYiIfruOiWf3Rwio1UI
J0/Z2PiFiDc5L1T8EocCIuqeRpJWOIaezQDNcig54SZey6M/R75w52QLqZMJdVlIhJFUcWk6HfAV
3hbukvIb5fz3VlnZEnF6+AVr4IG91bAS+r/XxVA/8z5KwbLZrGjFYSk1v+a4h8atTUVVDjqoV/Dv
3qN3Jpdm4WRiQ81Wo/9yqg1P6xcjFjfCaAtp1vzP9nPy6O/CVip3ckhDk+EPVRsIAicBV6JNJ15k
YJJEfZz+aK5+bU79VbmesxsMzQg56WM3naPaqjsrlc8yzJoudP7iVwtdOsbKfU92D7Ed7IbM/LC8
jfJJclZQRVjt5TRaBE4IrGoPGuLbtkEXOwQ1LMSzR/8AX0ml5WuCg1Km+IjJIZ4H3LveMNGlFKVa
SGesRI8Mut/RbmbQavCs4K0X+AzmK/UEQiSS+zHRWAsSE3ZrqLaDOz7f91DI4c79v/+2nnUVZ3pW
cP/HV45dVglq8OclANlRy1wm8pU7BkQHymCvTk9WAyxc9VeHyko7a/Zns3WYRZQvCMgs++MvTutz
F6KUhiy/869xXnc+qhjrvkZsX15lEk8BbnyxNEwPF6WAheqayn6fSLRkxuu1Tr9pDIseBhTS9vIS
Ut7mnlBjueP75RoUhUB1hvkzk3mURInjfnnCdvtFjzW9tEBvmo44EBPkiR4786VyPahyBH44OyCT
IF1kCUHrzhSbQ4mS8wHE4kFSRU2tyUOJhi0bgbia10MQtSZdemgvVQpCwVuh9BeSLquJtTyqLKQ3
rykQAUULrFxLvWQVg0Y+c6CU0j22E3T/tYafuOce+TtCpW2HWDggiryWDp8ZB3DbAP7YJtY4s4DI
rd2NDDbNXO769VWY9VxYB3/05as32BHC57VqT1uo4Ix+bnRBETA/odJmDIFGN+WNURGbcNCEQLWV
QMQDRyVCVVKfvlKtBncGkuqBa7aEtOeC3iUliaUMxZ74b0kfL9qTzXXvuiyL9iIVj7fBTs5nN0Pc
RZf4Yzil+i8JQgK51qO3HXdj6KyMwtGywv/QYVd7lL/J2AbOLYw/dV1HLNNxUAQg/5thbkA+2n4b
dOXKMfWRhktm5Vt/dZfg7Y3yt0qo+VwMA+Q7zC8F2s8VZ1y02WVu/Jrf7FWZzIOWGBKt+7UGqnX1
vVJYd0SnIF6I9PAysTwzxCpOCx6s2YIdJ4or+HIib2ZZChU6rTenQ6gWqCjn0k1fHZovPfVeEbYV
GgJjSAVDmFfoNRmqF7qHN7pomYVV8NRvzLGeaHGwYY2YVDMiC821SrVr9bX6nIzY2Uj6ePoR8p1j
SKp7u9QyaK54saDwNrR2iPHSKYmWpi7HLbuZOlNtaT33RuOrwMNjJmkmKTO6w15GYqEk0jneL5qd
peHRlSGAOae8Z86UQy0ZZ6sez0HX+p4ItElnYFeONQ08bYG6Ds0GsKNxDHDFQSjXgOFbnd3X3kd7
UQLDJUu6b3OMb5QJIiLzDsUg6sFLmDKv4kuwD7VTcwPYwN/+EsSIdpXqB8LVFwJcFSsSXxjVg4YD
UDtiiUGpQ30aF272On/vLOygHY170kJdYI//du+b5prvpwpeXh+8+Tj4QPn8/AAbaL1aTlIWtOwD
oWY585MX/j8oAnmhuE0OpU4A2OIu0PQwvWTp8hmMroXIu5rj4f2b2QsHX7tpiZoBP1KJlCVVfAWA
W/LLakwEA8xB9yNcUYFJZ7q6Zd6Mh4Ls85R2I992N0x2f38fxcZzvINok8KrtihBUeC0C6FdvH85
u13CWE0WYRQc+WDUuRmXT6OyOMV6V5u2SHVAcFSGpvOuTpL13MWW1wvL51jnpTohJ/+J0KWwmk2I
JA5g/yAnH2RQpCrBWBB1vSdVaUwoK7Pd3DzO7j/22Tfrbqcn2AbV34SBvk4duHsBWQdmrX1WEzed
52VzR8aIBJ42TFdMFkx2LhZIThm5yoK3xSseTo4SHZMZyU1QdFxPzYzJR9f5rQepkC1opJjK5jyw
tV5d9dM4Pq432WEqka1KvMNYGjV9zh21AM8N57vxgu7MkTk2gCM7K13RAYr5NBjTd0Fo2dbgsiys
OuIXY0/RYNodKaIbgvtyigPCEzCdQ5ZMbnpPVaPBZR1+dg4Tzibvf2GpPO9BhNgX4q0rg7gVCEC1
XSpTQ71bdw3xyWvk48MUz9t6jCgDVcGjDBIjvhv5kZ1wBetCyXF3pvR8zukuNI20IBuboiQfadT0
DVR7PSIyNpqwyi8dFHlmRQCRvSEi+2pwZYsAhq65YY3RqXWpahr5nyvzeArZfEFoDhdCfcyH05hh
TK3eRavD0+E05vqt00pnd1PRGgpA7tBWu+8o61G+eVkH0AB9K7oELpxUbdi4l9KKxDg7x6AjkyYi
uX/AXn39fcLj0jYV7aQGc2/AnUby5DCGFwHLFLZ1cNPY8FWN/budFFTI46Oe2xxN8kTB20LnFGzv
7YGsELwEDJxLEeTBYLW3P/Bnte2scgP3s3eBRuuObJvyyeA8r+xUV1FeOiX1C99U293Y3ILONLXZ
sE23I1H6urh7FuHwVXKNYONZG8UmruAJHp1Kk0xHRNI5SXsAqU2GYREz4NuX3pDe9v9xPPkvkpgn
ipoqPfPYOHwii3RXEP2PynTQWVvqNhRbDTifnH7anDfYri0L5v1vP/cfNiyOS4JWvRKs/nYtC5HX
u4ZCiR/LOc5w4QXEl9i86k9w7M0e3FOulrWp1p/7cSjmDsYGs8b8XTmMJgN8TL0bNWu4vz9TH+FF
aEzYqHh6HKurWE79jUfjelFXURHMwGyjX50u79biZbOKxCfJLCX1uKvIhGQ63Ap0rU6oSi47Is0A
RgitCpoKaxBkhD702TFVbX4zyXLMY8/7bK38ztRStDvssVdoWPFhfbnmbCw295Z45Wl5vEb54fPF
yJyzN/aWdwDCp3eTiBZN5AZ3tIqS3lNiFMQfENVuczv0Dhv3mSFTxHJyRq2H3p5/mpcZIpLMBNjz
LlnwuZeEuuTilhoDde3qT8ufuxwa2BuyPeocUGvOR3ZYMUBxYeV6rK70zmi21reoSi97I8r42RoO
G7rDJImXr9xeVBPPS8Uc9/NzVYPbA0A4i6ttXrjLmHTSxGsia/nDkjsQuWn5AyBJxq05sEFBZRIk
O/BUbbX9TPFtRXTPdbn+okqjk4brDtizhDsXTzrhYygAMhLhEFa/lYidl5rtHy8zZYTltJQIHbMk
PwuY1duibEpLRAhlabZhviRS5ikS2tj5h+YBJ/MavLNMoGPLWcpydiNLQS+4gdT5et3YFDfvqyS2
mFTsbVmYuvy8GTaQNoxDR7i5c+uY7gGyE/b2WmZjefHertkUATq5LCfLJ9Qnp9VZ+CJL2rTF0OJy
WDW8gVSbNgE7k3ykr+Gu0GcMSGGh+j7jSLJEWQQ3OaUaVPRfR+VrZFmH4hyeNVuCOwWxHE1Xg4D4
Bhvq+7U/ZpvglWzmTKKI7ghE7gpCxyUNFoSPUp6ErRQKxE2TdtToLs9r+HP3PwVVcCzJ+Arppuqe
A+IXWuawzFVgDTlYoEsRGNy50xMHne0igOqP+tovc56sqBCwaNd4KLMFu0zVGl1TSBixInqqYIFP
NR4DOOQ5RSKBaTDJ8QByov6o5GOgx7Q/PRxB1D5nz8XlrFmiit+MqI92DJXLGqNI1Vxi6GWC4cr0
VuFXW5ScQy6GJGll/LPHJjsWDE6H3T34KzTQziIMltIGGgCtBVUgPqvtNcS8ZdBlC72witiKHF4h
wtyYdIWjtaMWFSO0oyAGj4xX/TdAAFrmgLYey7BSNy0lVeWz2SjezPsPszXgiT55/bojp5uP0ORe
IaogwGO63PsV7GVITSf3u2hJbvqIfsXNZesWDhRNKAUvcmBKkmgbCNtbBqc8TRlDdUBUrHVTtG1m
jiAmyREKOoL2RcTLfzG0ZgNvZ27fXM0umvPPAKR7UuWsVTghPzxOJfl4ZUQrZobNG9PDDTEjaNQM
YhzI5DcGlKJYxU9++ttBF3tpQRZ8829Wv6ZbnX2+45ASXCl/r8EY2KEbj1dTjmMmpM2m4YNS7Wkj
IFJDP6LGw+c6EVu455gnIJ7x9hdxm0Seto0S3rCsvOcJmfJE80v7bypyfujM/7EA/1ZoNBDDctgg
sOq45VKke/LMrBPhbRFPl4vCmRD2w4zVsZ9BrnrVekn1Xs54TfoJNOXZSAmTakZ3zjtqeG6FAYM+
EisqXN/WC/TzKMzATEA9Hz70eHHoi6TmLUnSdxgd/keVUE9SLvEbUur/f73APupjgOItH2X410bj
R85XEo/i+baAksNi/Xd1hBiYOtBxynJK8NvRmw0UHczxODJks8FSFx0Q5OHLWSqLd266S3tHIrV1
0WfXUSGfffbv2tU5f9rhmJRXDhZoe7wMPgtpWWQSVSNs0Mrp8ONqoq4OGa8ukpMcmnKXj//SMm40
J4syXAg7xHuvz4AmZ4+ZK9JWlGN3ayNt670Ctx3/qIYyZkuTgfpPf21a9ZgjZMlfADj1rigM0/wG
d+PBF1Cp0EdRh3JdW8LAXaAd+O5xaoHDxhitqUTHMB8Ie0OfCWyQUXah2XK/UxxQ4etUdYnZbLOZ
qasChLaWXlejZTNkWeGMU2hfjcm+fetPgsfHVqZTnWOIcNb7aqTinZptQCc3rDyhPV6FFdp3p466
D7pC25lYfq3iNBSrG4Cqbu9oYrpPaTdF3i8+XtsSE0UBLuLL/0oxEALMKi4izAN0GgmCD8z/W9rX
Z7S10s3WxbhHt0HQPhq6Nlx3ozn28Nj4yTqppls+AKrwcDidkpFerPAEozBZlzzciWbfacdRBAbA
VWuC7xTyMaN7uNtJjBMv0GgYVRYjodcLzWmRaDfutEjSRGpj2J5l2Wt9OAbkq/leUGBP7RPtPmfa
6cO4vc4jGKeuODRX+DEr044f7avFA2XiyDwXxLpRZES5YeD245XnKaQKHzHcn/vddYNdOGL3RJ/L
8gLUI/Cw6R2VhZ1Hhmqht99239hucgi5P2Pfm6P4c6K2WUW7mtbWnj64xJxEdEYcdTsQFfWpjZGX
BhUjlpXiRX9sy68UlnGWG8PVwUjuXqKAsj9CMy2W6Gexp9dI3RGeWpXn6ze9VCVGVPCDRHj4tbfE
A1B1Ken8oV7eyA3q4KCd9kSL5iKbiy9XlCjU69sSs8zOCk3a/ajScq3Qk7WojsNK3C3l2KRaWOyx
0OnWcedX4G6LmfK/9/vehrsT5iiba50R0wQQRf//Imw6CRZws6gIi5yKBj2p9KGUx9sqV6rCU13R
cpn/lPugzKke5uEh+911NoYxnf1QkmNVN7jmUUs5q7qhvs6j4Tm70iaFAa7HInIN3bE545uq80bX
X99041P4YKpcwlwVzWDetGjVUm16fMvZB9fGNaqW9kratPKawGZ1qX7dWFsxeM2EbaJudfC0DOPs
sugVgxF++NW/oF3GA1rJmHQklCHSd/hmh2ossUB2glUjVTd5oPVXxQSLzG5VDX2aPAc4exwZmPwK
rsg1zt+t1VOLzHmz5bZiuxWk+eAE2xyctRCKeAG0F3wHdmXHXRyTcG0eszU0w7M3PSUjaK9pDxeE
jRNNvJ0O5rwOQMiMmN8DI94mPH/8FNE1xIrtq4oJPdC3N9QlRABsWlwV5W4h85poKd8UvTl0OPJi
VP7H75l8EfW6yYoFG+5Dpd7tx0nkawfGttwFhbs5GTBqINwhb1GqQNQCxuNv88QmVpEahSwnr2KP
XTi3ohynlZwlqqFKrYQM24oF5HJ1h/WohVo27AOtr07Au+hK7FUI7taDcah2cn9YlljO8hBjYqEK
kAh5XG94aksf1oodeiz3LN4Q45Q8YbdwbpODjDH9rLc/NzETkA3R93tzbja8bymqvrXYEyyzvTI0
2sWzHD/qVtxNvtcEPpWHaK/BK5fLzbTH6opG2RCMx6UpWqE5kBpjQAz7FHuFH1NobIXdMhpipKXh
NE5hHwGxwM+k1DHQN3xYkxfR4YMZnkIk/EHgZZPhB4tIIgtZBVAVnrVb2SVGbSzdcvMgykmQbX9i
VQR3ntHcu4ZQIWwlMuYQUMD7JklkVqCniiHTN6qHFZ0pE8SmchklIDJS9htP8E7hTn46b+WAgm+a
PFjR4Hosh6D/PgZL51GX5/I4dG1ETeiImGDi1mhqgdTXxMGFeQaCq04tZR3D2SsuHCoWYMyG7n26
0bGGsEmgxLLOt61J3N7XMYn/01TsMoBCvkCBbI/BfHKJfpwzgqPEdPLm+QPMrJYB60SVR5FpykOz
i6X7xL84g+l7y6WBPUS5SwePLK/OYX4cw/ZUsIjhOeqkm5CzKkYuqREEuuhRXujbxha7CxRbooi5
1ad2ttd0T2qHzcjflWwI3hoSeAsp84B0VcrpUlf2j4x3j5Dp4jkDjkdejGxKRT6WgKjyd0drZToT
G6C6TuMSFCQVlvlpZTyJkKDP4AkoPmJDJU3ChKTl62JPSbymWEA0GIYeouCHetbg8VDks1jxPzU/
g1a9qLoJdyLiKbcAps0ZM90LDcoJpNL4JgMS8No3Zi+hwGuMl8QPhLpF9ePMPuKrCATAIOgtzQkG
qISzeoPRhkHvVXBQ+2+p15AMnABYC78bJPc0eCVYNxkfaFL1y6zTekd/KoQLQP24MsVd0DreedLu
h5jBnRdMD2Sr5r0Ei7oIqd4rnhJDdA35hsHGpd/mZyPpgH4IDcwtC6yKnq9qLawOrv6OFAXp2QRD
nrdlUSkx636k7m4SwpVC1BiFkwFSdZI50xAjvnZfg+x2751ScZ0tdA/Q/KGJb/Ntir7CkkhCGqgA
3fHQyU93J6RqxaINYxSBMo6SmtTUbmPsZhHT5c5SwWQJG4IZJpqvRHHFSO73aQqy98j8jQz1IT6q
hSgQhrR247VP0Szxf4rXB7HlVax3MHZWnGRSWfQtywAGcTUGF1rFH2pcC9Gc++H3mYpleb7EaI+2
NG8rsA7BfSNHkBOO55Leqii5a7qDyUYWQWV0KO5qbxkp0EsF9TynmfPm/Xpvp8aDCs4+Kj7q6RiQ
pdipQzri6rjbYz0gYZuJMrLP6miztqJpqNYpmRpODY4wEAGAf7akBvL8SlNN9VuwT09MGRErgIGe
cXPAT/ioq75h4QSO2qA1byL0kGOnfp/fk7Ahu3SQAWonhsR1npNKlmNJnRr+TXUjF4QRn3mvkj1f
ZyKW8E6TOBp8elKCj/xODpDSVLWJlrrPp190ilvJ4kZZ8dRpBvrSITYydhJQreLMku8C7CgKcnuQ
NPpv5DiRxhw2DBD6gaLYUkrgp0B0NuDcwhQrfM27KE9dRhcJYZAs7Ne8lUKGQe/xjq8kJeVUwRm/
UQXgw9St0GPPrzBrWwCb4vQnkQOvjh8UESECTyWyubnMEUadN6PoPIMc9qT8TpsKIopxuGt1P3HR
03SxTGXyjiMWnlZtn7gFsGw2OQTXkiggqqSOmhCTLpg8vCFs3g0RZTXlsJfNj42ODI4jxHg67OzK
96S+AsdzNnt92oanssIFtqp8Ol8IJtuh+DsZ4bGnhsvn1RGhs/+9K8hlDjzIFZ6W3mNiPjPDazjy
3e7ZCxAKIx+hKWxiSQeK+DFwS4K7R1sUVzcqaSFnkMTPYkhSGFS6LTRPHIyZhY2m3SDqkeNZ4JmV
cQ+Zt9SzPLz3Z3QPDDHR+CFVHMmNzkPYJigVy3xczPzr22j16c+LFgyE2I7YMn4wNQbLPuMRg9jD
RE1cTu9YVJ+hhOifPihDXVtqAM3xVHt8hiURxOj9Af24oKcQI2WNoEkw8NU07s8jLwwCbLym6Oaa
Ijl2yAZiDsSzxRwKKS8NvkA52W5cfrme8Flpc6RldMnPAnBjFuHK5DGKjSVtq9yyVXD/mJSwe7kC
wptmVgLX22qGfPH8rLaVOTW4dlApM7hsDIjbCMqt3s9QA/e8qsayD1GAHoFXn1+0kWsOArJBoThA
W9WBlP1kBWrdQ39mK1A/bva4+8c0q1DSKfYWdk7Lgmue7WDfjV+gRCXPqSRtfAOB0nAbXTZXGyzL
nSExTiIVgk1rkD63cc1uuUoa9nFluf0+gq8WFng1VT2By28nr4J51OZTkphccav4OgLa3itCrwjT
BFZQMoM5zA/14004uk+LRCDwIWR51ygJiB0a4koZ5csG5pP8DToIyBFfliHl5CepE5C1kpJSmjKU
SZULbIMTapbaXgBYvAzy6fpySE59P4m5nTjavXKLcizyFltf9JfL+BFs+R26YQzCZaRr4eOmJPgg
J5HkEYcsYrHFgSxonI3zcXmsEc6QQX7oAQ1M/FIVoSe+vDU9gg4j5EwjSPUdZjuoXJMxx/QCaKrQ
Kwey/AbSShBell7mBPdHTCY3MziHLTQ38dNGTirv4ClADbBRm3PfxR+SQvcj1GQgs0dEFy3cmrOP
idGYO9JNpWpL874ceZa/JAF8B43sUMMfBDLB0l2Bn8hfrmxSDOlJ9KR+LvjAyS96pWtrHfwrefUe
kOFzyk1N2ct64SURnTZzlatewYkXo9yVND3bUPFqxOXGSRkLFGewBI3TbylBv5Xm6wvBCjjRl3Gj
bWYNAjTcpO5Erjt5QJmkZVOz1MoISph0I4edJoAWuLK+4iHtF5m6FlelZh6ZxtFTASkHt2Gd2RYq
d9f6YXmVmPA+CCCM7DlYBVEQGVOA48QZxEqboc5l6vsA5Zbc5Y09V9XwpWj4tbqP/yCABaYf77TK
2h5VJNZQgdOS1Npuq+HXe3GNpGrmA1LB1MaHDQRS5OIaYCGZJnwUEB5OVH+liNKbmO5lo3QqW7ve
R5p8rG2hb0h0HN4K0TyIhVQtA4jgAWOtVe5bYTMmtAaCplmY0ikM2ApSbwVXzr8xRPoId2KbGqBH
jQ8MhAGOgEj58j5RFInndsj0Q/nstl9KI+tMNwTnQOTMxw69EwlAF3rLFhQ6TBV33w/90pPgMoNm
gsRDURf4O8LY3PxGyIo2Ww0i1pWqCphwulo863aZo1HhiCOcIvKcohgN5qnn75CiE90xOb+J6MD9
DYGVACpCnNVxlIfeYuir3ik1rW7K8ROKYMbmDTS3UXa1Q0zDBNksnorh61rmGvnvoYtXBtidSUJO
/etm4YI44OER6U8gfycEo9W8umlTPZhXRuCaAvMB+OeQxZblr/cS5ZzA6hljz1mOfTHIWfnF3OXK
BOWFoaPXPkbO/8zuDjVoI8b1KLFdyE8R0eqUKLhW8U6wkitPnllPzozkBfLIDlWHBv2BuJA7DA/4
ZSs27YLoRgS/NiJZsFHq7E+dcOcL81q147OCXw0QSGDJowbwG5jkrtTFCC741nUPBmCzMSD0pELl
97VVduDs6DMcCfLj0YhTaj0p2PAOzj4Xi+lRgOywDzvMFUqT1BPqdm90210axfcvhshj7KcIodKu
/uLFpThSBMIsYzBE83NybDQR/m98iITJn5N7LxUSxFpRciDDYdyyWTtfulWINQ09PUIex6pgc3sH
lPdubNjQ3xsVaWxBt21X88AgKW6CF4d2OuyJX6z/6x4ZQveoCe4jEyPn2SKpDuO3AD6y4LsEDox6
0UmpP5su7pXDaJ2jsEcV/+a6rZAnd3UcGZbjyHuRPjC7lV1CtBsa7AgdhqdYdZL6jjLRq3nFu6EA
RFLXfwCWn6prWxsCOdKG2hWOxDEDoW7OHf74N3u1/hEJw5dFM96mIzQ9r92N2Rlob+l6L/KXEEIq
kRmkoslC1+4LPCZqJkuXOVMOFGCN6Lmm3gOFtVcPE1njUc0c5IxCKDUy6xNuf5t5lETI9wDOaPDm
G5FsrbbFHalVyVZnLBjO1t/Ete/oUPj+P9WWpodS01DxByMEoiI/lAhwYf0yPfC6DiM5Zs8rBht0
Yea/lV9wf8pdJ1UUm820qXTttxV3JBSwyQfMYgDvzvl0cDsOLWhspFskrDNvAXjm1SxVV85HbPsv
bRci4FgpGqY+Fb/zMXDU8LtD+Y53YUz8IbNTXJCUPe3RiBI=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_fifo_generator_0 is
  port (
    srst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    rd_clk : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 63 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC;
    valid : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of recording_inst_0_rhd_axi_0_0_fifo_generator_0 : entity is "fifo_generator_0,fifo_generator_v13_2_8,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of recording_inst_0_rhd_axi_0_0_fifo_generator_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_fifo_generator_0 : entity is "fifo_generator_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of recording_inst_0_rhd_axi_0_0_fifo_generator_0 : entity is "fifo_generator_v13_2_8,Vivado 2023.1";
end recording_inst_0_rhd_axi_0_0_fifo_generator_0;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_fifo_generator_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 0;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 12;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 16;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 64;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynquplus";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 1;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 6;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 4;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 2;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "4kx9";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "512x72";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 2;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 3;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 4094;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 4093;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 1024;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 56;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 10;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 1;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 0;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 12;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 4096;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 250;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 12;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_clk : signal is "xilinx.com:signal:clock:1.0 read_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of rd_clk : signal is "XIL_INTERFACENAME read_clk, FREQ_HZ 56000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_clk : signal is "xilinx.com:signal:clock:1.0 write_clk CLK";
  attribute X_INTERFACE_PARAMETER of wr_clk : signal is "XIL_INTERFACENAME write_clk, FREQ_HZ 250000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
  full <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  wr_rst_busy <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.recording_inst_0_rhd_axi_0_0_fifo_generator_v13_2_8
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => '0',
      data_count(11 downto 0) => NLW_U0_data_count_UNCONNECTED(11 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(15 downto 0) => din(15 downto 0),
      dout(63 downto 0) => dout(63 downto 0),
      empty => empty,
      full => NLW_U0_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(9 downto 0) => B"0000000000",
      prog_empty_thresh_assert(9 downto 0) => B"0000000000",
      prog_empty_thresh_negate(9 downto 0) => B"0000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(11 downto 0) => B"000000000000",
      prog_full_thresh_assert(11 downto 0) => B"000000000000",
      prog_full_thresh_negate(11 downto 0) => B"000000000000",
      rd_clk => rd_clk,
      rd_data_count(9 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(9 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => valid,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(11 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(11 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_rhd is
  port (
    \channel_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \channel_reg[2]_0\ : out STD_LOGIC;
    \channel_reg[3]_0\ : out STD_LOGIC;
    \channel_reg[1]_0\ : out STD_LOGIC;
    counter_0_310 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \channel_reg[4]_0\ : out STD_LOGIC;
    \channel_reg[3]_1\ : out STD_LOGIC;
    counter_32_630 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aresetn_0 : out STD_LOGIC;
    FIFO_rstn : out STD_LOGIC;
    CS_b : out STD_LOGIC;
    SCLK : out STD_LOGIC;
    M_AXIS_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXIS_tvalid : out STD_LOGIC;
    M_AXIS_tlast : out STD_LOGIC;
    MOSI1 : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    MISO2_C_SW : in STD_LOGIC;
    MISO1_C_SW : in STD_LOGIC;
    MISO2_B_SW : in STD_LOGIC;
    MISO1_B_SW : in STD_LOGIC;
    MISO2_A_SW : in STD_LOGIC;
    MISO2_D_SW : in STD_LOGIC;
    MISO1_E_SW : in STD_LOGIC;
    MISO2_E_SW : in STD_LOGIC;
    MISO2_F_SW : in STD_LOGIC;
    MISO1_G_SW : in STD_LOGIC;
    MISO1_H_SW : in STD_LOGIC;
    MISO2_G_SW : in STD_LOGIC;
    MISO2_H_SW : in STD_LOGIC;
    MISO1_I_SW : in STD_LOGIC;
    MISO2_I_SW : in STD_LOGIC;
    MISO1_F_SW : in STD_LOGIC;
    MISO1_J_SW : in STD_LOGIC;
    MISO2_J_SW : in STD_LOGIC;
    MISO1_K_SW : in STD_LOGIC;
    MISO1_D_SW : in STD_LOGIC;
    MISO2_K_SW : in STD_LOGIC;
    MISO1_L_SW : in STD_LOGIC;
    MISO2_L_SW : in STD_LOGIC;
    MISO1_M_SW : in STD_LOGIC;
    MISO2_M_SW : in STD_LOGIC;
    MISO1_A_SW : in STD_LOGIC;
    MISO2_P_SW : in STD_LOGIC;
    MISO1_P_SW : in STD_LOGIC;
    MISO2_O_SW : in STD_LOGIC;
    MISO1_O_SW : in STD_LOGIC;
    MISO2_N_SW : in STD_LOGIC;
    MISO1_N_SW : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \result_DDR_P2_reg[0]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    M_AXIS_ACLK : in STD_LOGIC;
    M_AXIS_tready : in STD_LOGIC;
    src_ff_reg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ZCheck_cmd_1_reg[4]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    M_AXIS_ARESETN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_rhd : entity is "rhd";
end recording_inst_0_rhd_axi_0_0_rhd;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_rhd is
  signal CS_b_i_1_n_0 : STD_LOGIC;
  signal CS_b_i_2_n_0 : STD_LOGIC;
  signal CS_b_i_3_n_0 : STD_LOGIC;
  signal \^fifo_rstn\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__19_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__20_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__21_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__22_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__23_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[2]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[2]_rep_i_1__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[2]_rep_i_1__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[2]_rep_i_1__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[2]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[2]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[2]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[2]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[2]_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[2]_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[2]_rep_i_1__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[2]_rep_i_1__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[2]_rep_i_1__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[2]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[3]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[4]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[4]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[4]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[4]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[4]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[5]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[5]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[5]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[5]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[5]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[5]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_rep_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_rep_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_rep_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_rep_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state[6]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__17_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__18_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__19_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__20_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__21_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__22_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__23_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[2]_rep__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[2]_rep__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[2]_rep__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[2]_rep__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[2]_rep__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[2]_rep__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[2]_rep__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[2]_rep__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[2]_rep__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[2]_rep__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[2]_rep__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[2]_rep__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[3]_rep_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[4]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[4]_rep__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[4]_rep__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[4]_rep__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[4]_rep_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[5]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[5]_rep__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[5]_rep__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[5]_rep__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[5]_rep_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[6]_rep__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[6]_rep__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[6]_rep__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[6]_rep__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[6]_rep__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[6]_rep__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[6]_rep__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_main_state_reg[6]_rep_n_0\ : STD_LOGIC;
  signal MOSI : STD_LOGIC;
  signal \^mosi1\ : STD_LOGIC;
  signal \MOSI_cmd[0]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[0]_i_3_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[0]_i_4_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[10]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[11]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[12]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[12]_i_3_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[13]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[14]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[14]_i_3_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[15]_i_1_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[15]_i_3_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[15]_i_4_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[15]_i_5_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[15]_i_6_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[15]_i_7_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[15]_i_8_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[15]_i_9_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[1]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[2]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[3]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[3]_i_3_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[4]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[4]_i_3_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[5]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[5]_i_4_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[5]_i_5_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[6]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[6]_i_3_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[6]_i_4_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[6]_i_5_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[7]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[7]_i_3_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[8]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[8]_i_3_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[9]_i_2_n_0\ : STD_LOGIC;
  signal \MOSI_cmd[9]_i_3_n_0\ : STD_LOGIC;
  signal \MOSI_cmd_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \MOSI_cmd_reg_n_0_[0]\ : STD_LOGIC;
  signal \MOSI_cmd_reg_n_0_[15]\ : STD_LOGIC;
  signal MOSI_cmd_selected : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal MOSI_i_10_n_0 : STD_LOGIC;
  signal MOSI_i_11_n_0 : STD_LOGIC;
  signal MOSI_i_12_n_0 : STD_LOGIC;
  signal MOSI_i_13_n_0 : STD_LOGIC;
  signal MOSI_i_14_n_0 : STD_LOGIC;
  signal MOSI_i_1_n_0 : STD_LOGIC;
  signal MOSI_i_5_n_0 : STD_LOGIC;
  signal MOSI_i_6_n_0 : STD_LOGIC;
  signal MOSI_i_7_n_0 : STD_LOGIC;
  signal MOSI_i_8_n_0 : STD_LOGIC;
  signal MOSI_i_9_n_0 : STD_LOGIC;
  signal MOSI_reg_i_3_n_0 : STD_LOGIC;
  signal MOSI_reg_i_4_n_0 : STD_LOGIC;
  signal SCLK_i_1_n_0 : STD_LOGIC;
  signal SPI_running_i_1_n_0 : STD_LOGIC;
  signal SPI_running_i_2_n_0 : STD_LOGIC;
  signal SPI_running_reg_n_0 : STD_LOGIC;
  signal ZCheck_channel : STD_LOGIC;
  signal \ZCheck_channel[0]_i_1_n_0\ : STD_LOGIC;
  signal \ZCheck_channel[5]_i_3_n_0\ : STD_LOGIC;
  signal \ZCheck_channel[5]_i_4_n_0\ : STD_LOGIC;
  signal \ZCheck_channel__0\ : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \ZCheck_channel_reg_n_0_[0]\ : STD_LOGIC;
  signal \ZCheck_channel_reg_n_0_[1]\ : STD_LOGIC;
  signal \ZCheck_channel_reg_n_0_[2]\ : STD_LOGIC;
  signal \ZCheck_channel_reg_n_0_[3]\ : STD_LOGIC;
  signal \ZCheck_channel_reg_n_0_[4]\ : STD_LOGIC;
  signal \ZCheck_channel_reg_n_0_[5]\ : STD_LOGIC;
  signal ZCheck_cmd_1 : STD_LOGIC;
  signal ZCheck_cmd_10_out : STD_LOGIC_VECTOR ( 14 downto 3 );
  signal \ZCheck_cmd_1[0]_i_1_n_0\ : STD_LOGIC;
  signal \ZCheck_cmd_1[15]_i_2_n_0\ : STD_LOGIC;
  signal \ZCheck_cmd_1[6]_i_1_n_0\ : STD_LOGIC;
  signal \ZCheck_cmd_1_reg_n_0_[0]\ : STD_LOGIC;
  signal \ZCheck_cmd_1_reg_n_0_[14]\ : STD_LOGIC;
  signal \ZCheck_cmd_1_reg_n_0_[15]\ : STD_LOGIC;
  signal \ZCheck_cmd_1_reg_n_0_[3]\ : STD_LOGIC;
  signal \ZCheck_cmd_1_reg_n_0_[4]\ : STD_LOGIC;
  signal \ZCheck_cmd_1_reg_n_0_[6]\ : STD_LOGIC;
  signal ZCheck_cmd_2 : STD_LOGIC;
  signal \ZCheck_cmd_2[15]_i_2_n_0\ : STD_LOGIC;
  signal \ZCheck_cmd_2[15]_i_3_n_0\ : STD_LOGIC;
  signal \ZCheck_cmd_2__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \ZCheck_cmd_2_reg_n_0_[0]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[15]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[1]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[2]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[3]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[4]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[5]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[6]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[7]\ : STD_LOGIC;
  signal \ZCheck_cmd_2_reg_n_0_[8]\ : STD_LOGIC;
  signal ZCheck_command_count : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ZCheck_command_count[0]_i_2_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count[1]_i_2_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count[2]_i_2_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count[3]_i_2_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count[4]_i_1_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count[4]_i_3_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count[4]_i_4_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count[4]_i_5_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count[4]_i_6_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count[4]_i_7_n_0\ : STD_LOGIC;
  signal \ZCheck_command_count_reg_n_0_[0]\ : STD_LOGIC;
  signal \ZCheck_command_count_reg_n_0_[1]\ : STD_LOGIC;
  signal \ZCheck_command_count_reg_n_0_[2]\ : STD_LOGIC;
  signal \ZCheck_command_count_reg_n_0_[3]\ : STD_LOGIC;
  signal \ZCheck_command_count_reg_n_0_[4]\ : STD_LOGIC;
  signal ZCheck_loop1 : STD_LOGIC;
  signal ZCheck_loop2_in : STD_LOGIC;
  signal ZCheck_loop_i_1_n_0 : STD_LOGIC;
  signal ZCheck_loop_i_3_n_0 : STD_LOGIC;
  signal ZCheck_loop_i_5_n_0 : STD_LOGIC;
  signal ZCheck_loop_i_6_n_0 : STD_LOGIC;
  signal ZCheck_loop_i_8_n_0 : STD_LOGIC;
  signal ZCheck_loop_reg_n_0 : STD_LOGIC;
  signal ZCheck_run : STD_LOGIC;
  signal ZCheck_run0 : STD_LOGIC;
  signal ZCheck_run1 : STD_LOGIC;
  signal ZCheck_run2 : STD_LOGIC;
  signal ZCheck_run_i_1_n_0 : STD_LOGIC;
  signal ZCheck_run_i_3_n_0 : STD_LOGIC;
  signal ZCheck_run_i_4_n_0 : STD_LOGIC;
  signal ZCheck_run_i_5_n_0 : STD_LOGIC;
  signal ZCheck_run_i_7_n_0 : STD_LOGIC;
  signal ZCheck_run_i_8_n_0 : STD_LOGIC;
  signal ZCheck_run_i_9_n_0 : STD_LOGIC;
  signal ZCheck_run_reg_n_0 : STD_LOGIC;
  signal ZCheck_sine_cycle : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ZCheck_sine_cycle[4]_i_2_n_0\ : STD_LOGIC;
  signal \ZCheck_sine_cycle[5]_i_2_n_0\ : STD_LOGIC;
  signal \ZCheck_sine_cycle[7]_i_1_n_0\ : STD_LOGIC;
  signal \ZCheck_sine_cycle[7]_i_3_n_0\ : STD_LOGIC;
  signal \ZCheck_sine_cycle[7]_i_4_n_0\ : STD_LOGIC;
  signal \ZCheck_sine_cycle[7]_i_6_n_0\ : STD_LOGIC;
  signal \ZCheck_sine_cycle[7]_i_7_n_0\ : STD_LOGIC;
  signal \ZCheck_sine_cycle[7]_i_8_n_0\ : STD_LOGIC;
  signal \ZCheck_sine_cycle__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal channel : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \channel[0]_i_2_n_0\ : STD_LOGIC;
  signal \channel[1]_i_2_n_0\ : STD_LOGIC;
  signal \channel[4]_i_2_n_0\ : STD_LOGIC;
  signal \channel[5]_i_1_n_0\ : STD_LOGIC;
  signal \channel[5]_i_3_n_0\ : STD_LOGIC;
  signal \channel[5]_i_4_n_0\ : STD_LOGIC;
  signal channel_0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^channel_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal clear : STD_LOGIC;
  signal data_fifo_out : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal empty : STD_LOGIC;
  signal fifo_inst_i_4_n_0 : STD_LOGIC;
  signal flag_lastBatch : STD_LOGIC;
  signal flag_lastBatch_250M : STD_LOGIC;
  signal flag_lastchannel : STD_LOGIC;
  signal flag_lastchannel_250M : STD_LOGIC;
  signal in4x_A1 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_A1[0]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[10]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[10]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[11]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[11]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[12]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[13]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[14]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[14]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[15]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[15]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[16]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[17]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[18]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[18]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[19]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[1]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[20]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[21]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[22]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[22]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[23]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[23]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[24]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[25]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[26]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[26]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[27]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[27]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[28]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[29]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[2]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[2]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[30]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[30]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[31]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[31]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[32]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[32]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[33]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[33]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[34]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[34]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[35]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[36]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[36]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[37]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[37]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[38]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[38]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[39]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[39]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[3]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[3]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[40]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[40]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[41]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[41]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[42]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[42]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[43]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[43]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[44]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[45]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[45]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[46]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[46]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[47]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[47]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[48]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[48]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[49]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[49]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[4]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[50]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[50]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[51]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[51]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[52]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[52]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[53]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[53]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[54]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[54]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[55]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[55]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[55]_i_4_n_0\ : STD_LOGIC;
  signal \in4x_A1[56]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[56]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[57]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[57]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[58]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[58]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[59]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[59]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[5]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[60]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[60]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[61]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[61]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[62]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[62]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[63]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[63]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[64]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[64]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[65]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[65]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[66]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[66]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[67]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[67]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[68]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[68]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[69]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[69]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[6]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[6]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[70]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[70]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[71]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[71]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[72]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[72]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[73]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[73]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[7]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[7]_i_3_n_0\ : STD_LOGIC;
  signal \in4x_A1[8]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1[9]_i_1_n_0\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_A1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_A2 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_A2[11]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[15]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[19]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[23]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[27]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[31]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[35]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[39]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[3]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[43]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[47]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[51]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[55]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2[7]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_A2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_B1 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_B1_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_B1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_B2 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_B2_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_B2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_C1 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_C1_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_C1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_C2 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_C2_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_C2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_D1 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_D1[56]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_D1[57]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_D1[58]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_D1[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_D1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_D2 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_D2[27]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_D2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_E1 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_E1_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_E1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_E2 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_E2_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_E2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_F1 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_F1[56]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[57]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[58]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_F1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_F2 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_F2_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_F2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_G1 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_G1_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_G1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_G2 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_G2_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_G2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_H1 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_H1_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_H1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_H2 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_H2[56]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_H2[57]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_H2[58]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_H2[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_H2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_I1 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_I1[56]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I1[57]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I1[58]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I1[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_I1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_I2 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_I2[56]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I2[57]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I2[58]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I2[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_I2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_J1 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_J1[56]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J1[57]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J1[58]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J1[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_J1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_J2 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_J2[56]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J2[57]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J2[58]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J2[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_J2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_K1 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_K1[56]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_K1[57]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_K1[58]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_K1[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_K1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_K2 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_K2[43]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_K2[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_K2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_L1 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_L1_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_L1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_L2 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_L2_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_L2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_M1 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_M1_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_M1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_M2 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_M2_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_M2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_N1 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_N1[43]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_N1[59]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_N1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_N2 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_N2_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_N2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_O1 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_O1_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_O1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_O2 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_O2[27]_i_2_n_0\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_O2_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_P1 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_P1_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_P1_reg_n_0_[9]\ : STD_LOGIC;
  signal in4x_P2 : STD_LOGIC_VECTOR ( 73 downto 0 );
  signal \in4x_P2_reg_n_0_[0]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[10]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[11]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[12]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[13]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[14]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[15]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[16]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[17]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[18]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[19]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[1]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[20]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[21]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[22]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[23]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[24]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[25]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[26]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[27]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[28]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[29]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[2]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[30]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[31]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[32]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[33]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[34]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[35]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[36]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[37]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[38]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[39]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[3]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[40]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[41]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[42]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[43]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[44]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[45]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[46]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[47]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[48]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[49]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[4]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[50]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[51]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[52]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[53]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[54]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[55]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[56]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[57]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[58]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[59]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[5]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[60]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[61]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[62]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[63]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[64]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[65]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[66]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[67]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[68]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[69]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[6]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[70]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[71]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[72]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[73]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[7]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[8]\ : STD_LOGIC;
  signal \in4x_P2_reg_n_0_[9]\ : STD_LOGIC;
  signal in_A1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_A2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_B1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_B2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_C1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_C2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_D1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_D2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_A1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_A2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_B1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_B2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_C1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_C2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_D1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_D2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_E1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_E2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_F1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_F2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_G1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_G2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_H1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_H2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_I1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_I2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_J1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_J2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_K1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_K2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_L1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_L2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_M1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_M2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_N1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_N2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_O1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_O2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_P1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_DDR_P2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_E1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_E2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_F1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_F2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_G1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_G2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_H1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_H2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_I1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_I2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_J1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_J2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_K1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_K2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_L1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_L2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_M1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_M2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_N1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_N2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_O1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_O2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_P1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_P2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal init_mode_i_1_n_0 : STD_LOGIC;
  signal init_mode_reg_n_0 : STD_LOGIC;
  signal main_state : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \main_state__0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_10_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal rd_en0 : STD_LOGIC;
  signal reg_risingEdge_impCheck : STD_LOGIC;
  signal result_A1 : STD_LOGIC;
  signal \result_A1[15]_i_1_n_0\ : STD_LOGIC;
  signal \result_A1[15]_i_7_n_0\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[0]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[10]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[11]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[12]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[13]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[14]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[15]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[1]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[2]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[3]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[4]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[5]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[6]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[7]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[8]\ : STD_LOGIC;
  signal \result_A1_reg_n_0_[9]\ : STD_LOGIC;
  signal result_A2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_B1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_B2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_C1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_C2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_D1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_D2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_A1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_A2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_B1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_B2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_C1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_C2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_D1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_D2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_E1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_E2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_F1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_F2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_G1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_G2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_H1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_H2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_I1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_I2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_J1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_J2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_K1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_K2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_L1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_L2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_M1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_M2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_N1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_N2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_O1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_O2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_P1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_DDR_P2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_E1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_E2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_F1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_F2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_G1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_G2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_H1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_H2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_I1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_I2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_J1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_J2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_K1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_K2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_L1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_L2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_M1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_M2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_N1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_N2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_O1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_O2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_P1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal result_P2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rhd_data_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \rhd_data_out[0]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[0]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[10]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_29_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[11]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[12]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_29_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_30_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_31_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[13]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[14]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_29_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[15]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[1]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[2]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[3]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[4]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[5]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[6]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[7]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[8]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_14_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_15_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_16_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_17_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_18_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_19_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_20_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_21_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_22_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_23_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_24_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_25_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_26_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_27_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_28_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_2_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_3_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_4_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_5_n_0\ : STD_LOGIC;
  signal \rhd_data_out[9]_i_6_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[10]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[10]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[10]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[10]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[10]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[11]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[11]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[11]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[11]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[11]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[12]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[12]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[12]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[12]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[12]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[12]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[12]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[13]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[13]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[13]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[13]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[13]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[13]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[13]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[14]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[14]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[14]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[14]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[14]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[15]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[15]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[15]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[15]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[4]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[5]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[6]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[8]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[8]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[8]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[8]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[9]_i_10_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[9]_i_11_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[9]_i_12_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[9]_i_13_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[9]_i_8_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg[9]_i_9_n_0\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[0]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[10]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[11]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[12]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[13]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[14]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[15]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[1]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[2]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[3]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[4]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[5]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[6]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[7]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[8]\ : STD_LOGIC;
  signal \rhd_data_out_reg_n_0_[9]\ : STD_LOGIC;
  signal rhd_valid_out : STD_LOGIC;
  signal rhd_valid_out_i_2_n_0 : STD_LOGIC;
  signal rhd_valid_out_i_3_n_0 : STD_LOGIC;
  signal rhd_valid_out_i_4_n_0 : STD_LOGIC;
  signal rhd_valid_out_i_5_n_0 : STD_LOGIC;
  signal rhd_valid_out_i_6_n_0 : STD_LOGIC;
  signal rhd_valid_out_i_7_n_0 : STD_LOGIC;
  signal rhd_valid_out_i_8_n_0 : STD_LOGIC;
  signal rhd_valid_out_i_9_n_0 : STD_LOGIC;
  signal rhd_valid_out_reg_n_0 : STD_LOGIC;
  signal \^s00_axi_aresetn_0\ : STD_LOGIC;
  signal srst0 : STD_LOGIC;
  signal timestamp : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \timestamp[10]_i_2_n_0\ : STD_LOGIC;
  signal \timestamp[13]_i_2_n_0\ : STD_LOGIC;
  signal \timestamp[14]_i_2_n_0\ : STD_LOGIC;
  signal \timestamp[15]_i_1_n_0\ : STD_LOGIC;
  signal \timestamp[15]_i_3_n_0\ : STD_LOGIC;
  signal \timestamp[15]_i_4_n_0\ : STD_LOGIC;
  signal \timestamp[4]_i_2_n_0\ : STD_LOGIC;
  signal \timestamp[5]_i_2_n_0\ : STD_LOGIC;
  signal \timestamp[8]_i_2_n_0\ : STD_LOGIC;
  signal \timestamp[9]_i_2_n_0\ : STD_LOGIC;
  signal \timestamp__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \tlast_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \tlast_cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \tlast_cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \tlast_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \tlast_cnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \tlast_cnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \tlast_cnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \tlast_cnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \tlast_cnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \tlast_cnt_reg_n_0_[3]\ : STD_LOGIC;
  signal tlast_flag_bit : STD_LOGIC;
  signal valid_fifo_out : STD_LOGIC;
  signal wr_en0 : STD_LOGIC;
  signal xpm_cdc_1bit_inst_2_i_2_n_0 : STD_LOGIC;
  signal xpm_cdc_1bit_inst_2_i_3_n_0 : STD_LOGIC;
  signal xpm_cdc_1bit_inst_2_i_4_n_0 : STD_LOGIC;
  signal xpm_cdc_1bit_inst_2_i_5_n_0 : STD_LOGIC;
  signal xpm_cdc_1bit_inst_2_i_6_n_0 : STD_LOGIC;
  signal xpm_cdc_1bit_inst_2_i_7_n_0 : STD_LOGIC;
  signal NLW_fifo_inst_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_main_state[5]_i_2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \FSM_sequential_main_state[6]_i_3\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \FSM_sequential_main_state[6]_i_5\ : label is "soft_lutpair127";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__0\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__0\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__1\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__1\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__10\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__10\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__11\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__11\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__12\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__12\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__13\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__13\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__14\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__14\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__15\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__15\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__16\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__16\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__2\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__2\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__3\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__3\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__4\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__4\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__5\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__5\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__6\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__6\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__7\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__7\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__8\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__8\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[0]_rep__9\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[0]_rep__9\ : label is "FSM_sequential_main_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__0\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__0\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__1\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__1\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__10\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__10\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__11\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__11\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__12\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__12\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__13\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__13\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__14\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__14\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__15\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__15\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__16\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__16\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__17\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__17\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__18\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__18\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__19\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__19\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__2\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__2\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__20\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__20\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__21\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__21\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__22\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__22\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__23\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__23\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__3\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__3\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__4\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__4\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__5\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__5\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__6\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__6\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__7\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__7\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__8\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__8\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[1]_rep__9\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[1]_rep__9\ : label is "FSM_sequential_main_state_reg[1]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[2]\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[2]\ : label is "FSM_sequential_main_state_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[2]_rep\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[2]_rep\ : label is "FSM_sequential_main_state_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[2]_rep__0\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[2]_rep__0\ : label is "FSM_sequential_main_state_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[2]_rep__1\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[2]_rep__1\ : label is "FSM_sequential_main_state_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[2]_rep__10\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[2]_rep__10\ : label is "FSM_sequential_main_state_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[2]_rep__11\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[2]_rep__11\ : label is "FSM_sequential_main_state_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[2]_rep__12\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[2]_rep__12\ : label is "FSM_sequential_main_state_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[2]_rep__2\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[2]_rep__2\ : label is "FSM_sequential_main_state_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[2]_rep__3\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[2]_rep__3\ : label is "FSM_sequential_main_state_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[2]_rep__4\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[2]_rep__4\ : label is "FSM_sequential_main_state_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[2]_rep__5\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[2]_rep__5\ : label is "FSM_sequential_main_state_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[2]_rep__6\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[2]_rep__6\ : label is "FSM_sequential_main_state_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[2]_rep__7\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[2]_rep__7\ : label is "FSM_sequential_main_state_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[2]_rep__8\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[2]_rep__8\ : label is "FSM_sequential_main_state_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[2]_rep__9\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[2]_rep__9\ : label is "FSM_sequential_main_state_reg[2]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__0\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__0\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__1\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__1\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__10\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__10\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__11\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__11\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__12\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__12\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__2\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__2\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__3\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__3\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__4\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__4\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__5\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__5\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__6\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__6\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__7\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__7\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__8\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__8\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[3]_rep__9\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[3]_rep__9\ : label is "FSM_sequential_main_state_reg[3]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[4]\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[4]\ : label is "FSM_sequential_main_state_reg[4]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[4]_rep\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[4]_rep\ : label is "FSM_sequential_main_state_reg[4]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[4]_rep__0\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[4]_rep__0\ : label is "FSM_sequential_main_state_reg[4]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[4]_rep__1\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[4]_rep__1\ : label is "FSM_sequential_main_state_reg[4]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[4]_rep__2\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[4]_rep__2\ : label is "FSM_sequential_main_state_reg[4]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[4]_rep__3\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[4]_rep__3\ : label is "FSM_sequential_main_state_reg[4]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[5]\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[5]\ : label is "FSM_sequential_main_state_reg[5]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[5]_rep\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[5]_rep\ : label is "FSM_sequential_main_state_reg[5]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[5]_rep__0\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[5]_rep__0\ : label is "FSM_sequential_main_state_reg[5]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[5]_rep__1\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[5]_rep__1\ : label is "FSM_sequential_main_state_reg[5]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[5]_rep__2\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[5]_rep__2\ : label is "FSM_sequential_main_state_reg[5]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[5]_rep__3\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[5]_rep__3\ : label is "FSM_sequential_main_state_reg[5]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]\ : label is "FSM_sequential_main_state_reg[6]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]_rep\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]_rep\ : label is "FSM_sequential_main_state_reg[6]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]_rep__0\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]_rep__0\ : label is "FSM_sequential_main_state_reg[6]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]_rep__1\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]_rep__1\ : label is "FSM_sequential_main_state_reg[6]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]_rep__2\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]_rep__2\ : label is "FSM_sequential_main_state_reg[6]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]_rep__3\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]_rep__3\ : label is "FSM_sequential_main_state_reg[6]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]_rep__4\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]_rep__4\ : label is "FSM_sequential_main_state_reg[6]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]_rep__5\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]_rep__5\ : label is "FSM_sequential_main_state_reg[6]";
  attribute FSM_ENCODED_STATES of \FSM_sequential_main_state_reg[6]_rep__6\ : label is "ms_clk9_a:0100010,ms_clk8_d:0100001,ms_clk8_c:0100000,ms_clk8_b:0011111,ms_clk8_a:0011110,ms_clk7_d:0011101,ms_clk7_c:0011100,ms_cs_d:1000111,ms_cs_c:1000110,ms_clk12_b:0101111,ms_clk12_a:0101110,ms_clk14_b:0110111,ms_cs_b:1000101,ms_clk14_a:0110110,ms_cs_a:1000100,ms_clk11_d:0101101,ms_clk11_c:0101100,ms_clk13_d:0110101,ms_clk13_c:0110100,ms_clk7_b:0011011,ms_clk7_a:0011010,ms_clk6_d:0011001,ms_clk6_c:0011000,ms_clk17_b:1000011,ms_clk17_a:1000010,ms_clk11_b:0101011,ms_clk11_a:0101010,ms_clk13_b:0110011,ms_clk16_d:1000001,ms_clk13_a:0110010,ms_clk16_c:1000000,ms_clk10_d:0101001,ms_clk2_b:0000111,ms_clk10_c:0101000,ms_clk2_a:0000110,ms_clk12_d:0110001,ms_clk12_c:0110000,ms_clk1_d:0000101,ms_clk1_c:0000100,ms_cs_l:1001111,ms_cs_k:1001110,ms_clk16_b:0111111,ms_cs_j:1001101,ms_clk16_a:0111110,ms_cs_i:1001100,ms_clk1_b:0000011,ms_clk1_a:0000010,ms_clk15_d:0111101,ms_clk15_c:0111100,ms_cs_n:0000001,ms_wait:0000000,ms_cs_h:1001011,ms_cs_g:1001010,ms_clk15_b:0111011,ms_cs_f:1001001,ms_clk15_a:0111010,ms_cs_e:1001000,ms_clk4_b:0001111,ms_cs_m:1010000,ms_clk14_d:0111001,ms_clk4_a:0001110,ms_clk14_c:0111000,ms_clk6_b:0010111,ms_clk6_a:0010110,ms_clk3_d:0001101,ms_clk3_c:0001100,ms_clk5_d:0010101,ms_clk5_c:0010100,ms_clk10_b:0100111,ms_clk10_a:0100110,ms_clk9_d:0100101,ms_clk9_c:0100100,ms_clk3_b:0001011,ms_clk3_a:0001010,ms_clk5_b:0010011,ms_clk5_a:0010010,ms_clk2_d:0001001,ms_clk2_c:0001000,ms_clk4_d:0010001,ms_clk4_c:0010000,ms_clk9_b:0100011";
  attribute ORIG_CELL_NAME of \FSM_sequential_main_state_reg[6]_rep__6\ : label is "FSM_sequential_main_state_reg[6]";
  attribute SOFT_HLUTNM of \MOSI_cmd[10]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \MOSI_cmd[11]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \MOSI_cmd[12]_i_2\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \MOSI_cmd[12]_i_3\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \MOSI_cmd[13]_i_1\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \MOSI_cmd[15]_i_2\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \MOSI_cmd[15]_i_6\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \MOSI_cmd[5]_i_2\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \MOSI_cmd[6]_i_4\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of MOSI_i_13 : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of M_AXIS_tlast_INST_0 : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of SPI_running_i_1 : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \ZCheck_channel[1]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \ZCheck_channel[2]_i_1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \ZCheck_channel[3]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \ZCheck_channel[4]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \ZCheck_channel[5]_i_3\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \ZCheck_cmd_1[14]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \ZCheck_cmd_1[15]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \ZCheck_cmd_1[6]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \ZCheck_cmd_2[15]_i_3\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \ZCheck_cmd_2[6]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \ZCheck_cmd_2[7]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \ZCheck_cmd_2[8]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \ZCheck_command_count[0]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \ZCheck_command_count[1]_i_2\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \ZCheck_command_count[2]_i_2\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \ZCheck_command_count[3]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \ZCheck_command_count[4]_i_3\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \ZCheck_command_count[4]_i_4\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \ZCheck_command_count[4]_i_5\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ZCheck_command_count[4]_i_6\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ZCheck_command_count[4]_i_7\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of ZCheck_loop_i_2 : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of ZCheck_loop_i_8 : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of ZCheck_run_i_1 : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of ZCheck_run_i_8 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of ZCheck_run_i_9 : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[0]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[1]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[2]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[5]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[6]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[7]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \ZCheck_sine_cycle[7]_i_3\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \channel[0]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \channel[1]_i_1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \channel[2]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \channel[4]_i_1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \channel[4]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \channel[5]_i_2\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \counter_0_31[5]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \counter_0_31[6]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \counter_0_31[6]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \counter_32_63[1]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \counter_32_63[2]_i_1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \counter_32_63[3]_i_1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \counter_32_63[4]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \counter_32_63[5]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \counter_32_63[6]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \counter_32_63[6]_i_1__0\ : label is "soft_lutpair118";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of fifo_inst : label is "fifo_generator_0,fifo_generator_v13_2_8,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of fifo_inst : label is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of fifo_inst : label is "fifo_generator_v13_2_8,Vivado 2023.1";
  attribute SOFT_HLUTNM of fifo_inst_i_4 : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \in4x_A1[0]_i_2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \in4x_A1[10]_i_2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \in4x_A1[11]_i_2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \in4x_A1[1]_i_2\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \in4x_A1[2]_i_2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \in4x_A1[32]_i_3\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \in4x_A1[33]_i_3\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \in4x_A1[37]_i_3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \in4x_A1[39]_i_3\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \in4x_A1[3]_i_2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \in4x_A1[45]_i_3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \in4x_A1[48]_i_3\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \in4x_A1[49]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \in4x_A1[4]_i_2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \in4x_A1[51]_i_3\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \in4x_A1[53]_i_3\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \in4x_A1[55]_i_4\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \in4x_A1[56]_i_3\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \in4x_A1[57]_i_3\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \in4x_A1[5]_i_2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \in4x_A1[6]_i_2\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \in4x_A1[7]_i_2\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \in4x_A1[8]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \in4x_A1[9]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \in4x_A2[0]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \in4x_A2[10]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \in4x_A2[11]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \in4x_A2[11]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \in4x_A2[12]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \in4x_A2[13]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \in4x_A2[14]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \in4x_A2[15]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \in4x_A2[15]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \in4x_A2[16]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \in4x_A2[17]_i_1\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \in4x_A2[18]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \in4x_A2[19]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \in4x_A2[19]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \in4x_A2[1]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \in4x_A2[20]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \in4x_A2[21]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \in4x_A2[22]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \in4x_A2[23]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \in4x_A2[23]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \in4x_A2[24]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \in4x_A2[25]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \in4x_A2[26]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \in4x_A2[27]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \in4x_A2[27]_i_2\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \in4x_A2[28]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \in4x_A2[29]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \in4x_A2[2]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \in4x_A2[30]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \in4x_A2[31]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \in4x_A2[31]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \in4x_A2[32]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \in4x_A2[33]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \in4x_A2[34]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \in4x_A2[35]_i_1\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \in4x_A2[35]_i_2\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \in4x_A2[37]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \in4x_A2[38]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \in4x_A2[39]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \in4x_A2[39]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \in4x_A2[3]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \in4x_A2[40]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \in4x_A2[41]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \in4x_A2[42]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \in4x_A2[43]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \in4x_A2[43]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \in4x_A2[44]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \in4x_A2[45]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \in4x_A2[46]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \in4x_A2[47]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \in4x_A2[47]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \in4x_A2[48]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \in4x_A2[49]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \in4x_A2[4]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \in4x_A2[50]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \in4x_A2[51]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \in4x_A2[51]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \in4x_A2[53]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \in4x_A2[54]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \in4x_A2[55]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \in4x_A2[55]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \in4x_A2[56]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \in4x_A2[57]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \in4x_A2[58]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \in4x_A2[59]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \in4x_A2[59]_i_2\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \in4x_A2[5]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \in4x_A2[6]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \in4x_A2[7]_i_1\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \in4x_A2[7]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \in4x_A2[8]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \in4x_A2[9]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \in4x_B1[0]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \in4x_B1[10]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \in4x_B1[11]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \in4x_B1[12]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \in4x_B1[13]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \in4x_B1[14]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \in4x_B1[15]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \in4x_B1[16]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \in4x_B1[17]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \in4x_B1[18]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \in4x_B1[19]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \in4x_B1[1]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \in4x_B1[20]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \in4x_B1[21]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \in4x_B1[22]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \in4x_B1[23]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \in4x_B1[24]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \in4x_B1[25]_i_1\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \in4x_B1[26]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \in4x_B1[27]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \in4x_B1[28]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \in4x_B1[29]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \in4x_B1[2]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \in4x_B1[30]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \in4x_B1[31]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \in4x_B1[32]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \in4x_B1[33]_i_1\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \in4x_B1[34]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \in4x_B1[35]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \in4x_B1[36]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \in4x_B1[37]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \in4x_B1[38]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \in4x_B1[39]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \in4x_B1[3]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \in4x_B1[40]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \in4x_B1[41]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \in4x_B1[42]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \in4x_B1[43]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \in4x_B1[44]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \in4x_B1[45]_i_1\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \in4x_B1[46]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \in4x_B1[47]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \in4x_B1[48]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \in4x_B1[49]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \in4x_B1[4]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \in4x_B1[50]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \in4x_B1[51]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \in4x_B1[52]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \in4x_B1[53]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \in4x_B1[54]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \in4x_B1[55]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \in4x_B1[56]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \in4x_B1[57]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \in4x_B1[58]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \in4x_B1[59]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \in4x_B1[5]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \in4x_B1[6]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \in4x_B1[7]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \in4x_B1[8]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \in4x_B1[9]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \in4x_B2[0]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \in4x_B2[10]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \in4x_B2[11]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \in4x_B2[12]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \in4x_B2[13]_i_1\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \in4x_B2[14]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \in4x_B2[15]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \in4x_B2[16]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \in4x_B2[17]_i_1\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \in4x_B2[18]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \in4x_B2[19]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \in4x_B2[1]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \in4x_B2[20]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \in4x_B2[21]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \in4x_B2[22]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \in4x_B2[23]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \in4x_B2[24]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \in4x_B2[25]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \in4x_B2[26]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \in4x_B2[27]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \in4x_B2[28]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \in4x_B2[29]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \in4x_B2[2]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \in4x_B2[30]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \in4x_B2[31]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \in4x_B2[32]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \in4x_B2[33]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \in4x_B2[34]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \in4x_B2[35]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \in4x_B2[36]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \in4x_B2[37]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \in4x_B2[38]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \in4x_B2[39]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \in4x_B2[3]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \in4x_B2[40]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \in4x_B2[41]_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \in4x_B2[42]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \in4x_B2[43]_i_1\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \in4x_B2[44]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \in4x_B2[45]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \in4x_B2[46]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \in4x_B2[47]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \in4x_B2[48]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \in4x_B2[49]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \in4x_B2[4]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \in4x_B2[50]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \in4x_B2[51]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \in4x_B2[52]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \in4x_B2[53]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \in4x_B2[54]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \in4x_B2[55]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \in4x_B2[56]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \in4x_B2[57]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \in4x_B2[58]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \in4x_B2[59]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \in4x_B2[5]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \in4x_B2[6]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \in4x_B2[7]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \in4x_B2[8]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \in4x_B2[9]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \in4x_C1[0]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \in4x_C1[10]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \in4x_C1[11]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \in4x_C1[12]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \in4x_C1[13]_i_1\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \in4x_C1[14]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \in4x_C1[15]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \in4x_C1[16]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \in4x_C1[17]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \in4x_C1[18]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \in4x_C1[19]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \in4x_C1[1]_i_1\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \in4x_C1[20]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \in4x_C1[21]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \in4x_C1[22]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \in4x_C1[23]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \in4x_C1[24]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \in4x_C1[25]_i_1\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \in4x_C1[26]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \in4x_C1[27]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \in4x_C1[28]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \in4x_C1[29]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \in4x_C1[2]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \in4x_C1[30]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \in4x_C1[31]_i_1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \in4x_C1[32]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \in4x_C1[33]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \in4x_C1[34]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \in4x_C1[35]_i_1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \in4x_C1[37]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \in4x_C1[38]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \in4x_C1[39]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \in4x_C1[3]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \in4x_C1[40]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \in4x_C1[41]_i_1\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \in4x_C1[42]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \in4x_C1[43]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \in4x_C1[44]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \in4x_C1[45]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \in4x_C1[46]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \in4x_C1[47]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \in4x_C1[48]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \in4x_C1[49]_i_1\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \in4x_C1[4]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \in4x_C1[50]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \in4x_C1[51]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \in4x_C1[53]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \in4x_C1[54]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \in4x_C1[55]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \in4x_C1[56]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \in4x_C1[57]_i_1\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \in4x_C1[58]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \in4x_C1[59]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \in4x_C1[5]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \in4x_C1[6]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \in4x_C1[7]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \in4x_C1[8]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \in4x_C1[9]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \in4x_C2[0]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \in4x_C2[10]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \in4x_C2[11]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \in4x_C2[12]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \in4x_C2[13]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \in4x_C2[14]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \in4x_C2[15]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \in4x_C2[16]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \in4x_C2[17]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \in4x_C2[18]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \in4x_C2[19]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \in4x_C2[1]_i_1\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \in4x_C2[20]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \in4x_C2[21]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \in4x_C2[22]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \in4x_C2[23]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \in4x_C2[24]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \in4x_C2[25]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \in4x_C2[26]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \in4x_C2[27]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \in4x_C2[28]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \in4x_C2[29]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \in4x_C2[2]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \in4x_C2[30]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \in4x_C2[31]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \in4x_C2[32]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \in4x_C2[33]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \in4x_C2[34]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \in4x_C2[35]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \in4x_C2[36]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \in4x_C2[37]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \in4x_C2[38]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \in4x_C2[39]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \in4x_C2[3]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \in4x_C2[40]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \in4x_C2[41]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \in4x_C2[42]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \in4x_C2[43]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \in4x_C2[44]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \in4x_C2[45]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \in4x_C2[46]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \in4x_C2[47]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \in4x_C2[48]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \in4x_C2[49]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \in4x_C2[4]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \in4x_C2[50]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \in4x_C2[51]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \in4x_C2[52]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \in4x_C2[53]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \in4x_C2[54]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \in4x_C2[55]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \in4x_C2[56]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \in4x_C2[57]_i_1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \in4x_C2[58]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \in4x_C2[59]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \in4x_C2[5]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \in4x_C2[6]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \in4x_C2[7]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \in4x_C2[8]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \in4x_C2[9]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \in4x_D1[56]_i_2\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \in4x_D1[57]_i_2\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \in4x_D1[58]_i_2\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \in4x_D1[59]_i_2\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \in4x_D2[0]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \in4x_D2[10]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \in4x_D2[11]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \in4x_D2[1]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \in4x_D2[2]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \in4x_D2[3]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \in4x_D2[4]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \in4x_D2[5]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \in4x_D2[6]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \in4x_D2[7]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \in4x_D2[8]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \in4x_D2[9]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \in4x_E1[0]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \in4x_E1[10]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \in4x_E1[11]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \in4x_E1[1]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \in4x_E1[2]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \in4x_E1[3]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \in4x_E1[4]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \in4x_E1[5]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \in4x_E1[6]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \in4x_E1[7]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \in4x_E1[8]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \in4x_E1[9]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \in4x_E2[0]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \in4x_E2[10]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \in4x_E2[11]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \in4x_E2[1]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \in4x_E2[2]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \in4x_E2[3]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \in4x_E2[4]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \in4x_E2[5]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \in4x_E2[6]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \in4x_E2[7]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \in4x_E2[8]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \in4x_E2[9]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \in4x_F1[56]_i_2\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \in4x_F1[57]_i_2\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \in4x_F1[58]_i_2\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \in4x_F1[59]_i_2\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \in4x_F2[0]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \in4x_F2[10]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \in4x_F2[11]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \in4x_F2[1]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \in4x_F2[2]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \in4x_F2[3]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \in4x_F2[4]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \in4x_F2[5]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \in4x_F2[6]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \in4x_F2[7]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \in4x_F2[8]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \in4x_F2[9]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \in4x_G1[0]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \in4x_G1[10]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \in4x_G1[11]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \in4x_G1[1]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \in4x_G1[2]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \in4x_G1[3]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \in4x_G1[4]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \in4x_G1[5]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \in4x_G1[6]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \in4x_G1[7]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \in4x_G1[8]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \in4x_G1[9]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \in4x_G2[0]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \in4x_G2[10]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \in4x_G2[11]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \in4x_G2[1]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \in4x_G2[2]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \in4x_G2[3]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \in4x_G2[4]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \in4x_G2[5]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \in4x_G2[6]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \in4x_G2[7]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \in4x_G2[8]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \in4x_G2[9]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \in4x_H1[0]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \in4x_H1[10]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \in4x_H1[11]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \in4x_H1[1]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \in4x_H1[2]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \in4x_H1[3]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \in4x_H1[4]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \in4x_H1[5]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \in4x_H1[6]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \in4x_H1[7]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \in4x_H1[8]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \in4x_H1[9]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \in4x_H2[56]_i_2\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \in4x_H2[57]_i_2\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \in4x_H2[58]_i_2\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \in4x_H2[59]_i_2\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \in4x_I1[56]_i_2\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \in4x_I1[57]_i_2\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \in4x_I1[58]_i_2\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \in4x_I1[59]_i_2\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \in4x_I2[56]_i_2\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \in4x_I2[57]_i_2\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \in4x_I2[58]_i_2\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \in4x_I2[59]_i_2\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \in4x_J1[56]_i_2\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \in4x_J1[57]_i_2\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \in4x_J1[58]_i_2\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \in4x_J1[59]_i_2\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \in4x_J2[56]_i_2\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \in4x_J2[57]_i_2\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \in4x_J2[58]_i_2\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \in4x_J2[59]_i_2\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \in4x_K1[56]_i_2\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \in4x_K1[57]_i_2\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \in4x_K1[58]_i_2\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \in4x_K1[59]_i_2\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \in4x_K2[0]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \in4x_K2[10]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \in4x_K2[11]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \in4x_K2[1]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \in4x_K2[2]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \in4x_K2[3]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \in4x_K2[4]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \in4x_K2[5]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \in4x_K2[6]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \in4x_K2[7]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \in4x_K2[8]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \in4x_K2[9]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \in4x_L1[0]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \in4x_L1[10]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \in4x_L1[11]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \in4x_L1[1]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \in4x_L1[2]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \in4x_L1[3]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \in4x_L1[4]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \in4x_L1[5]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \in4x_L1[6]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \in4x_L1[7]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \in4x_L1[8]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \in4x_L1[9]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \in4x_L2[0]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \in4x_L2[10]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \in4x_L2[11]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \in4x_L2[1]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \in4x_L2[2]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \in4x_L2[3]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \in4x_L2[4]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \in4x_L2[5]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \in4x_L2[6]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \in4x_L2[7]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \in4x_L2[8]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \in4x_L2[9]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \in4x_M1[0]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \in4x_M1[10]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \in4x_M1[11]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \in4x_M1[1]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \in4x_M1[2]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \in4x_M1[3]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \in4x_M1[4]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \in4x_M1[5]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \in4x_M1[6]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \in4x_M1[7]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \in4x_M1[8]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \in4x_M1[9]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \in4x_M2[0]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \in4x_M2[10]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \in4x_M2[11]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \in4x_M2[1]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \in4x_M2[2]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \in4x_M2[3]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \in4x_M2[4]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \in4x_M2[5]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \in4x_M2[6]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \in4x_M2[7]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \in4x_M2[8]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \in4x_M2[9]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \in4x_N1[0]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \in4x_N1[10]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \in4x_N1[11]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \in4x_N1[1]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \in4x_N1[2]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \in4x_N1[3]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \in4x_N1[4]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \in4x_N1[5]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \in4x_N1[6]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \in4x_N1[7]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \in4x_N1[8]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \in4x_N1[9]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \in4x_N2[0]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \in4x_N2[10]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \in4x_N2[11]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \in4x_N2[1]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \in4x_N2[2]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \in4x_N2[3]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \in4x_N2[4]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \in4x_N2[5]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \in4x_N2[6]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \in4x_N2[7]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \in4x_N2[8]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \in4x_N2[9]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \in4x_O1[0]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \in4x_O1[10]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \in4x_O1[11]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \in4x_O1[1]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \in4x_O1[2]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \in4x_O1[3]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \in4x_O1[4]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \in4x_O1[5]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \in4x_O1[6]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \in4x_O1[7]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \in4x_O1[8]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \in4x_O1[9]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \in4x_O2[0]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \in4x_O2[10]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \in4x_O2[11]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \in4x_O2[1]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \in4x_O2[2]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \in4x_O2[3]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \in4x_O2[4]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \in4x_O2[5]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \in4x_O2[6]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \in4x_O2[7]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \in4x_O2[8]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \in4x_O2[9]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \in4x_P1[0]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \in4x_P1[10]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \in4x_P1[11]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \in4x_P1[1]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \in4x_P1[2]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \in4x_P1[3]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \in4x_P1[4]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \in4x_P1[5]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \in4x_P1[6]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \in4x_P1[7]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \in4x_P1[8]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \in4x_P1[9]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \in4x_P2[0]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \in4x_P2[10]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \in4x_P2[11]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \in4x_P2[1]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \in4x_P2[2]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \in4x_P2[3]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \in4x_P2[4]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \in4x_P2[5]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \in4x_P2[6]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \in4x_P2[7]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \in4x_P2[8]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \in4x_P2[9]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \result_A1[15]_i_7\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \rhd_data_out[13]_i_30\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \rhd_data_out[13]_i_31\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \rhd_data_out[2]_i_14\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \rhd_data_out[4]_i_14\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \rhd_data_out[5]_i_14\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \rhd_data_out[8]_i_14\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \rhd_data_out[9]_i_14\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of rhd_valid_out_i_4 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of rhd_valid_out_i_9 : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \timestamp[0]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \timestamp[10]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \timestamp[11]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \timestamp[12]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \timestamp[14]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \timestamp[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \timestamp[2]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \timestamp[4]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \timestamp[5]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \timestamp[6]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \timestamp[7]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \timestamp[9]_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \tlast_cnt[0]_i_1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \tlast_cnt[1]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \tlast_cnt[2]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \tlast_cnt[3]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \tlast_cnt[4]_i_2\ : label is "soft_lutpair87";
  attribute HW_HANDOFF : string;
  attribute HW_HANDOFF of xpm_cdc_1bit_inst_1 : label is "xpm_cdc_1bit.hwdef";
  attribute HW_HANDOFF of xpm_cdc_1bit_inst_2 : label is "xpm_cdc_1bit.hwdef";
  attribute HW_HANDOFF of xpm_cdc_5bit_inst_3 : label is "xpm_cdc_1bit.hwdef";
begin
  FIFO_rstn <= \^fifo_rstn\;
  MOSI1 <= \^mosi1\;
  \channel_reg[0]_0\(0) <= \^channel_reg[0]_0\(0);
  s00_axi_aresetn_0 <= \^s00_axi_aresetn_0\;
CS_b_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => CS_b_i_2_n_0,
      I1 => main_state(6),
      I2 => CS_b_i_3_n_0,
      O => CS_b_i_1_n_0
    );
CS_b_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000E0E0E1E"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => CS_b_i_2_n_0
    );
CS_b_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => CS_b_i_3_n_0
    );
CS_b_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => CS_b_i_1_n_0,
      Q => CS_b,
      S => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => main_state(6),
      I5 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => \main_state__0\(0)
    );
\FSM_sequential_main_state[0]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => main_state(6),
      I5 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => main_state(6),
      I5 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__0_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => main_state(6),
      I5 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__1_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => main_state(6),
      I5 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__10_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => main_state(6),
      I5 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__11_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => main_state(6),
      I5 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__12_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => main_state(6),
      I5 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__13_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => main_state(6),
      I5 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__14_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => main_state(6),
      I5 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__15_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => main_state(6),
      I5 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__16_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => main_state(6),
      I5 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__2_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => main_state(6),
      I5 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__3_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => main_state(6),
      I5 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__4_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => main_state(6),
      I5 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__5_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => main_state(6),
      I5 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__6_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => main_state(6),
      I5 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__7_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => main_state(6),
      I5 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__8_n_0\
    );
\FSM_sequential_main_state[0]_rep_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF000000DFFFFFFF"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => Q(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => main_state(6),
      I5 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      O => \FSM_sequential_main_state[0]_rep_i_1__9_n_0\
    );
\FSM_sequential_main_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \main_state__0\(1)
    );
\FSM_sequential_main_state[1]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__0_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__1_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__10_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__11_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__12_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__13_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__14_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__15_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__16_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__17_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__18_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__19_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__2_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__20_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__21_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__22_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__23_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__3_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__4_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__5_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__6_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__7_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__8_n_0\
    );
\FSM_sequential_main_state[1]_rep_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \FSM_sequential_main_state[1]_rep_i_1__9_n_0\
    );
\FSM_sequential_main_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      O => \main_state__0\(2)
    );
\FSM_sequential_main_state[2]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      O => \FSM_sequential_main_state[2]_rep_i_1_n_0\
    );
\FSM_sequential_main_state[2]_rep_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      O => \FSM_sequential_main_state[2]_rep_i_1__0_n_0\
    );
\FSM_sequential_main_state[2]_rep_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      O => \FSM_sequential_main_state[2]_rep_i_1__1_n_0\
    );
\FSM_sequential_main_state[2]_rep_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      O => \FSM_sequential_main_state[2]_rep_i_1__10_n_0\
    );
\FSM_sequential_main_state[2]_rep_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      O => \FSM_sequential_main_state[2]_rep_i_1__11_n_0\
    );
\FSM_sequential_main_state[2]_rep_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      O => \FSM_sequential_main_state[2]_rep_i_1__12_n_0\
    );
\FSM_sequential_main_state[2]_rep_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      O => \FSM_sequential_main_state[2]_rep_i_1__2_n_0\
    );
\FSM_sequential_main_state[2]_rep_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      O => \FSM_sequential_main_state[2]_rep_i_1__3_n_0\
    );
\FSM_sequential_main_state[2]_rep_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      O => \FSM_sequential_main_state[2]_rep_i_1__4_n_0\
    );
\FSM_sequential_main_state[2]_rep_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      O => \FSM_sequential_main_state[2]_rep_i_1__5_n_0\
    );
\FSM_sequential_main_state[2]_rep_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      O => \FSM_sequential_main_state[2]_rep_i_1__6_n_0\
    );
\FSM_sequential_main_state[2]_rep_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      O => \FSM_sequential_main_state[2]_rep_i_1__7_n_0\
    );
\FSM_sequential_main_state[2]_rep_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      O => \FSM_sequential_main_state[2]_rep_i_1__8_n_0\
    );
\FSM_sequential_main_state[2]_rep_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      O => \FSM_sequential_main_state[2]_rep_i_1__9_n_0\
    );
\FSM_sequential_main_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      O => \main_state__0\(3)
    );
\FSM_sequential_main_state[3]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      O => \FSM_sequential_main_state[3]_rep_i_1_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      O => \FSM_sequential_main_state[3]_rep_i_1__0_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      O => \FSM_sequential_main_state[3]_rep_i_1__1_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      O => \FSM_sequential_main_state[3]_rep_i_1__10_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      O => \FSM_sequential_main_state[3]_rep_i_1__11_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      O => \FSM_sequential_main_state[3]_rep_i_1__12_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      O => \FSM_sequential_main_state[3]_rep_i_1__2_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      O => \FSM_sequential_main_state[3]_rep_i_1__3_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      O => \FSM_sequential_main_state[3]_rep_i_1__4_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      O => \FSM_sequential_main_state[3]_rep_i_1__5_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      O => \FSM_sequential_main_state[3]_rep_i_1__6_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      O => \FSM_sequential_main_state[3]_rep_i_1__7_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      O => \FSM_sequential_main_state[3]_rep_i_1__8_n_0\
    );
\FSM_sequential_main_state[3]_rep_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0770707070707070"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => main_state(6),
      I2 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      O => \FSM_sequential_main_state[3]_rep_i_1__9_n_0\
    );
\FSM_sequential_main_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3444444444444444"
    )
        port map (
      I0 => main_state(6),
      I1 => main_state(4),
      I2 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => \main_state__0\(4)
    );
\FSM_sequential_main_state[4]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3444444444444444"
    )
        port map (
      I0 => main_state(6),
      I1 => main_state(4),
      I2 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => \FSM_sequential_main_state[4]_rep_i_1_n_0\
    );
\FSM_sequential_main_state[4]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3444444444444444"
    )
        port map (
      I0 => main_state(6),
      I1 => main_state(4),
      I2 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => \FSM_sequential_main_state[4]_rep_i_1__0_n_0\
    );
\FSM_sequential_main_state[4]_rep_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3444444444444444"
    )
        port map (
      I0 => main_state(6),
      I1 => main_state(4),
      I2 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => \FSM_sequential_main_state[4]_rep_i_1__1_n_0\
    );
\FSM_sequential_main_state[4]_rep_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3444444444444444"
    )
        port map (
      I0 => main_state(6),
      I1 => main_state(4),
      I2 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => \FSM_sequential_main_state[4]_rep_i_1__2_n_0\
    );
\FSM_sequential_main_state[4]_rep_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3444444444444444"
    )
        port map (
      I0 => main_state(6),
      I1 => main_state(4),
      I2 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => \FSM_sequential_main_state[4]_rep_i_1__3_n_0\
    );
\FSM_sequential_main_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F858F8F8"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state[5]_i_2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(6),
      O => \main_state__0\(5)
    );
\FSM_sequential_main_state[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      O => \FSM_sequential_main_state[5]_i_2_n_0\
    );
\FSM_sequential_main_state[5]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F858F8F8"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state[5]_i_2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(6),
      O => \FSM_sequential_main_state[5]_rep_i_1_n_0\
    );
\FSM_sequential_main_state[5]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F858F8F8"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state[5]_i_2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(6),
      O => \FSM_sequential_main_state[5]_rep_i_1__0_n_0\
    );
\FSM_sequential_main_state[5]_rep_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F858F8F8"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state[5]_i_2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(6),
      O => \FSM_sequential_main_state[5]_rep_i_1__1_n_0\
    );
\FSM_sequential_main_state[5]_rep_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F858F8F8"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state[5]_i_2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(6),
      O => \FSM_sequential_main_state[5]_rep_i_1__2_n_0\
    );
\FSM_sequential_main_state[5]_rep_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F858F8F8"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I2 => main_state(5),
      I3 => \FSM_sequential_main_state[5]_i_2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(6),
      O => \FSM_sequential_main_state[5]_rep_i_1__3_n_0\
    );
\FSM_sequential_main_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0DFF0DFF0DFF0D00"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I3 => main_state(6),
      I4 => \FSM_sequential_main_state[6]_i_4_n_0\,
      I5 => Q(0),
      O => \FSM_sequential_main_state[6]_i_1_n_0\
    );
\FSM_sequential_main_state[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6222"
    )
        port map (
      I0 => main_state(6),
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \main_state__0\(6)
    );
\FSM_sequential_main_state[6]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => \FSM_sequential_main_state[6]_i_3_n_0\
    );
\FSM_sequential_main_state[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \FSM_sequential_main_state[6]_i_4_n_0\
    );
\FSM_sequential_main_state[6]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => \FSM_sequential_main_state[6]_i_5_n_0\
    );
\FSM_sequential_main_state[6]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6222"
    )
        port map (
      I0 => main_state(6),
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \FSM_sequential_main_state[6]_rep_i_1_n_0\
    );
\FSM_sequential_main_state[6]_rep_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6222"
    )
        port map (
      I0 => main_state(6),
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \FSM_sequential_main_state[6]_rep_i_1__0_n_0\
    );
\FSM_sequential_main_state[6]_rep_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6222"
    )
        port map (
      I0 => main_state(6),
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \FSM_sequential_main_state[6]_rep_i_1__1_n_0\
    );
\FSM_sequential_main_state[6]_rep_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6222"
    )
        port map (
      I0 => main_state(6),
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \FSM_sequential_main_state[6]_rep_i_1__2_n_0\
    );
\FSM_sequential_main_state[6]_rep_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6222"
    )
        port map (
      I0 => main_state(6),
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \FSM_sequential_main_state[6]_rep_i_1__3_n_0\
    );
\FSM_sequential_main_state[6]_rep_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6222"
    )
        port map (
      I0 => main_state(6),
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \FSM_sequential_main_state[6]_rep_i_1__4_n_0\
    );
\FSM_sequential_main_state[6]_rep_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6222"
    )
        port map (
      I0 => main_state(6),
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \FSM_sequential_main_state[6]_rep_i_1__5_n_0\
    );
\FSM_sequential_main_state[6]_rep_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6222"
    )
        port map (
      I0 => main_state(6),
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \FSM_sequential_main_state[6]_rep_i_1__6_n_0\
    );
\FSM_sequential_main_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \main_state__0\(0),
      Q => main_state(0),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__0_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__1_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__10\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__10_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__11\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__11_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__12\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__12_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__13\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__13_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__14\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__14_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__15\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__15_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__16\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__16_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__2_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__3_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__4_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__5_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__6_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__7\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__7_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__8\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__8_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[0]_rep__9\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[0]_rep_i_1__9_n_0\,
      Q => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \main_state__0\(1),
      Q => main_state(1),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__0_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__1_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__10\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__10_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__11\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__11_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__12\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__12_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__13\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__13_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__14\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__14_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__15\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__15_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__16\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__16_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__17\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__17_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__18\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__18_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__19\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__19_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__2_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__20\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__20_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__21\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__21_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__22\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__22_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__23\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__23_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__3_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__4_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__5_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__6_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__7\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__7_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__8\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__8_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[1]_rep__9\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[1]_rep_i_1__9_n_0\,
      Q => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \main_state__0\(2),
      Q => main_state(2),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[2]_rep_i_1_n_0\,
      Q => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[2]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[2]_rep_i_1__0_n_0\,
      Q => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[2]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[2]_rep_i_1__1_n_0\,
      Q => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[2]_rep__10\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[2]_rep_i_1__10_n_0\,
      Q => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[2]_rep__11\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[2]_rep_i_1__11_n_0\,
      Q => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[2]_rep__12\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[2]_rep_i_1__12_n_0\,
      Q => \FSM_sequential_main_state_reg[2]_rep__12_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[2]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[2]_rep_i_1__2_n_0\,
      Q => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[2]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[2]_rep_i_1__3_n_0\,
      Q => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[2]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[2]_rep_i_1__4_n_0\,
      Q => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[2]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[2]_rep_i_1__5_n_0\,
      Q => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[2]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[2]_rep_i_1__6_n_0\,
      Q => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[2]_rep__7\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[2]_rep_i_1__7_n_0\,
      Q => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[2]_rep__8\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[2]_rep_i_1__8_n_0\,
      Q => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[2]_rep__9\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[2]_rep_i_1__9_n_0\,
      Q => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \main_state__0\(3),
      Q => main_state(3),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__0_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__1_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__10\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__10_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__11\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__11_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__12\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__12_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__2_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__3_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__4_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__5_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__6_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__7\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__7_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__8\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__8_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[3]_rep__9\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[3]_rep_i_1__9_n_0\,
      Q => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \main_state__0\(4),
      Q => main_state(4),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[4]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[4]_rep_i_1_n_0\,
      Q => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[4]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[4]_rep_i_1__0_n_0\,
      Q => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[4]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[4]_rep_i_1__1_n_0\,
      Q => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[4]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[4]_rep_i_1__2_n_0\,
      Q => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[4]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[4]_rep_i_1__3_n_0\,
      Q => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \main_state__0\(5),
      Q => main_state(5),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[5]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[5]_rep_i_1_n_0\,
      Q => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[5]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[5]_rep_i_1__0_n_0\,
      Q => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[5]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[5]_rep_i_1__1_n_0\,
      Q => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[5]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[5]_rep_i_1__2_n_0\,
      Q => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[5]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[5]_rep_i_1__3_n_0\,
      Q => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \main_state__0\(6),
      Q => main_state(6),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[6]_rep_i_1_n_0\,
      Q => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[6]_rep_i_1__0_n_0\,
      Q => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[6]_rep_i_1__1_n_0\,
      Q => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[6]_rep_i_1__2_n_0\,
      Q => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]_rep__3\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[6]_rep_i_1__3_n_0\,
      Q => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]_rep__4\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[6]_rep_i_1__4_n_0\,
      Q => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]_rep__5\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[6]_rep_i_1__5_n_0\,
      Q => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_main_state_reg[6]_rep__6\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \FSM_sequential_main_state[6]_i_1_n_0\,
      D => \FSM_sequential_main_state[6]_rep_i_1__6_n_0\,
      Q => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      R => \^s00_axi_aresetn_0\
    );
MISO_falling_edge_1: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge
     port map (
      D(15 downto 0) => in_A1(15 downto 0),
      Q(71) => \in4x_A1_reg_n_0_[71]\,
      Q(70) => \in4x_A1_reg_n_0_[70]\,
      Q(69) => \in4x_A1_reg_n_0_[69]\,
      Q(68) => \in4x_A1_reg_n_0_[68]\,
      Q(67) => \in4x_A1_reg_n_0_[67]\,
      Q(66) => \in4x_A1_reg_n_0_[66]\,
      Q(65) => \in4x_A1_reg_n_0_[65]\,
      Q(64) => \in4x_A1_reg_n_0_[64]\,
      Q(63) => \in4x_A1_reg_n_0_[63]\,
      Q(62) => \in4x_A1_reg_n_0_[62]\,
      Q(61) => \in4x_A1_reg_n_0_[61]\,
      Q(60) => \in4x_A1_reg_n_0_[60]\,
      Q(59) => \in4x_A1_reg_n_0_[59]\,
      Q(58) => \in4x_A1_reg_n_0_[58]\,
      Q(57) => \in4x_A1_reg_n_0_[57]\,
      Q(56) => \in4x_A1_reg_n_0_[56]\,
      Q(55) => \in4x_A1_reg_n_0_[55]\,
      Q(54) => \in4x_A1_reg_n_0_[54]\,
      Q(53) => \in4x_A1_reg_n_0_[53]\,
      Q(52) => \in4x_A1_reg_n_0_[52]\,
      Q(51) => \in4x_A1_reg_n_0_[51]\,
      Q(50) => \in4x_A1_reg_n_0_[50]\,
      Q(49) => \in4x_A1_reg_n_0_[49]\,
      Q(48) => \in4x_A1_reg_n_0_[48]\,
      Q(47) => \in4x_A1_reg_n_0_[47]\,
      Q(46) => \in4x_A1_reg_n_0_[46]\,
      Q(45) => \in4x_A1_reg_n_0_[45]\,
      Q(44) => \in4x_A1_reg_n_0_[44]\,
      Q(43) => \in4x_A1_reg_n_0_[43]\,
      Q(42) => \in4x_A1_reg_n_0_[42]\,
      Q(41) => \in4x_A1_reg_n_0_[41]\,
      Q(40) => \in4x_A1_reg_n_0_[40]\,
      Q(39) => \in4x_A1_reg_n_0_[39]\,
      Q(38) => \in4x_A1_reg_n_0_[38]\,
      Q(37) => \in4x_A1_reg_n_0_[37]\,
      Q(36) => \in4x_A1_reg_n_0_[36]\,
      Q(35) => \in4x_A1_reg_n_0_[35]\,
      Q(34) => \in4x_A1_reg_n_0_[34]\,
      Q(33) => \in4x_A1_reg_n_0_[33]\,
      Q(32) => \in4x_A1_reg_n_0_[32]\,
      Q(31) => \in4x_A1_reg_n_0_[31]\,
      Q(30) => \in4x_A1_reg_n_0_[30]\,
      Q(29) => \in4x_A1_reg_n_0_[29]\,
      Q(28) => \in4x_A1_reg_n_0_[28]\,
      Q(27) => \in4x_A1_reg_n_0_[27]\,
      Q(26) => \in4x_A1_reg_n_0_[26]\,
      Q(25) => \in4x_A1_reg_n_0_[25]\,
      Q(24) => \in4x_A1_reg_n_0_[24]\,
      Q(23) => \in4x_A1_reg_n_0_[23]\,
      Q(22) => \in4x_A1_reg_n_0_[22]\,
      Q(21) => \in4x_A1_reg_n_0_[21]\,
      Q(20) => \in4x_A1_reg_n_0_[20]\,
      Q(19) => \in4x_A1_reg_n_0_[19]\,
      Q(18) => \in4x_A1_reg_n_0_[18]\,
      Q(17) => \in4x_A1_reg_n_0_[17]\,
      Q(16) => \in4x_A1_reg_n_0_[16]\,
      Q(15) => \in4x_A1_reg_n_0_[15]\,
      Q(14) => \in4x_A1_reg_n_0_[14]\,
      Q(13) => \in4x_A1_reg_n_0_[13]\,
      Q(12) => \in4x_A1_reg_n_0_[12]\,
      Q(11) => \in4x_A1_reg_n_0_[11]\,
      Q(10) => \in4x_A1_reg_n_0_[10]\,
      Q(9) => \in4x_A1_reg_n_0_[9]\,
      Q(8) => \in4x_A1_reg_n_0_[8]\,
      Q(7) => \in4x_A1_reg_n_0_[7]\,
      Q(6) => \in4x_A1_reg_n_0_[6]\,
      Q(5) => \in4x_A1_reg_n_0_[5]\,
      Q(4) => \in4x_A1_reg_n_0_[4]\,
      Q(3) => \in4x_A1_reg_n_0_[3]\,
      Q(2) => \in4x_A1_reg_n_0_[2]\,
      Q(1) => \in4x_A1_reg_n_0_[1]\,
      Q(0) => \in4x_A1_reg_n_0_[0]\,
      \result_A1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(3 downto 0)
    );
MISO_falling_edge_10: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_0
     port map (
      D(15 downto 0) => in_E2(15 downto 0),
      Q(71) => \in4x_E2_reg_n_0_[71]\,
      Q(70) => \in4x_E2_reg_n_0_[70]\,
      Q(69) => \in4x_E2_reg_n_0_[69]\,
      Q(68) => \in4x_E2_reg_n_0_[68]\,
      Q(67) => \in4x_E2_reg_n_0_[67]\,
      Q(66) => \in4x_E2_reg_n_0_[66]\,
      Q(65) => \in4x_E2_reg_n_0_[65]\,
      Q(64) => \in4x_E2_reg_n_0_[64]\,
      Q(63) => \in4x_E2_reg_n_0_[63]\,
      Q(62) => \in4x_E2_reg_n_0_[62]\,
      Q(61) => \in4x_E2_reg_n_0_[61]\,
      Q(60) => \in4x_E2_reg_n_0_[60]\,
      Q(59) => \in4x_E2_reg_n_0_[59]\,
      Q(58) => \in4x_E2_reg_n_0_[58]\,
      Q(57) => \in4x_E2_reg_n_0_[57]\,
      Q(56) => \in4x_E2_reg_n_0_[56]\,
      Q(55) => \in4x_E2_reg_n_0_[55]\,
      Q(54) => \in4x_E2_reg_n_0_[54]\,
      Q(53) => \in4x_E2_reg_n_0_[53]\,
      Q(52) => \in4x_E2_reg_n_0_[52]\,
      Q(51) => \in4x_E2_reg_n_0_[51]\,
      Q(50) => \in4x_E2_reg_n_0_[50]\,
      Q(49) => \in4x_E2_reg_n_0_[49]\,
      Q(48) => \in4x_E2_reg_n_0_[48]\,
      Q(47) => \in4x_E2_reg_n_0_[47]\,
      Q(46) => \in4x_E2_reg_n_0_[46]\,
      Q(45) => \in4x_E2_reg_n_0_[45]\,
      Q(44) => \in4x_E2_reg_n_0_[44]\,
      Q(43) => \in4x_E2_reg_n_0_[43]\,
      Q(42) => \in4x_E2_reg_n_0_[42]\,
      Q(41) => \in4x_E2_reg_n_0_[41]\,
      Q(40) => \in4x_E2_reg_n_0_[40]\,
      Q(39) => \in4x_E2_reg_n_0_[39]\,
      Q(38) => \in4x_E2_reg_n_0_[38]\,
      Q(37) => \in4x_E2_reg_n_0_[37]\,
      Q(36) => \in4x_E2_reg_n_0_[36]\,
      Q(35) => \in4x_E2_reg_n_0_[35]\,
      Q(34) => \in4x_E2_reg_n_0_[34]\,
      Q(33) => \in4x_E2_reg_n_0_[33]\,
      Q(32) => \in4x_E2_reg_n_0_[32]\,
      Q(31) => \in4x_E2_reg_n_0_[31]\,
      Q(30) => \in4x_E2_reg_n_0_[30]\,
      Q(29) => \in4x_E2_reg_n_0_[29]\,
      Q(28) => \in4x_E2_reg_n_0_[28]\,
      Q(27) => \in4x_E2_reg_n_0_[27]\,
      Q(26) => \in4x_E2_reg_n_0_[26]\,
      Q(25) => \in4x_E2_reg_n_0_[25]\,
      Q(24) => \in4x_E2_reg_n_0_[24]\,
      Q(23) => \in4x_E2_reg_n_0_[23]\,
      Q(22) => \in4x_E2_reg_n_0_[22]\,
      Q(21) => \in4x_E2_reg_n_0_[21]\,
      Q(20) => \in4x_E2_reg_n_0_[20]\,
      Q(19) => \in4x_E2_reg_n_0_[19]\,
      Q(18) => \in4x_E2_reg_n_0_[18]\,
      Q(17) => \in4x_E2_reg_n_0_[17]\,
      Q(16) => \in4x_E2_reg_n_0_[16]\,
      Q(15) => \in4x_E2_reg_n_0_[15]\,
      Q(14) => \in4x_E2_reg_n_0_[14]\,
      Q(13) => \in4x_E2_reg_n_0_[13]\,
      Q(12) => \in4x_E2_reg_n_0_[12]\,
      Q(11) => \in4x_E2_reg_n_0_[11]\,
      Q(10) => \in4x_E2_reg_n_0_[10]\,
      Q(9) => \in4x_E2_reg_n_0_[9]\,
      Q(8) => \in4x_E2_reg_n_0_[8]\,
      Q(7) => \in4x_E2_reg_n_0_[7]\,
      Q(6) => \in4x_E2_reg_n_0_[6]\,
      Q(5) => \in4x_E2_reg_n_0_[5]\,
      Q(4) => \in4x_E2_reg_n_0_[4]\,
      Q(3) => \in4x_E2_reg_n_0_[3]\,
      Q(2) => \in4x_E2_reg_n_0_[2]\,
      Q(1) => \in4x_E2_reg_n_0_[1]\,
      Q(0) => \in4x_E2_reg_n_0_[0]\,
      \result_E2_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(19 downto 16)
    );
MISO_falling_edge_11: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_1
     port map (
      D(15 downto 0) => in_F1(15 downto 0),
      Q(71) => \in4x_F1_reg_n_0_[71]\,
      Q(70) => \in4x_F1_reg_n_0_[70]\,
      Q(69) => \in4x_F1_reg_n_0_[69]\,
      Q(68) => \in4x_F1_reg_n_0_[68]\,
      Q(67) => \in4x_F1_reg_n_0_[67]\,
      Q(66) => \in4x_F1_reg_n_0_[66]\,
      Q(65) => \in4x_F1_reg_n_0_[65]\,
      Q(64) => \in4x_F1_reg_n_0_[64]\,
      Q(63) => \in4x_F1_reg_n_0_[63]\,
      Q(62) => \in4x_F1_reg_n_0_[62]\,
      Q(61) => \in4x_F1_reg_n_0_[61]\,
      Q(60) => \in4x_F1_reg_n_0_[60]\,
      Q(59) => \in4x_F1_reg_n_0_[59]\,
      Q(58) => \in4x_F1_reg_n_0_[58]\,
      Q(57) => \in4x_F1_reg_n_0_[57]\,
      Q(56) => \in4x_F1_reg_n_0_[56]\,
      Q(55) => \in4x_F1_reg_n_0_[55]\,
      Q(54) => \in4x_F1_reg_n_0_[54]\,
      Q(53) => \in4x_F1_reg_n_0_[53]\,
      Q(52) => \in4x_F1_reg_n_0_[52]\,
      Q(51) => \in4x_F1_reg_n_0_[51]\,
      Q(50) => \in4x_F1_reg_n_0_[50]\,
      Q(49) => \in4x_F1_reg_n_0_[49]\,
      Q(48) => \in4x_F1_reg_n_0_[48]\,
      Q(47) => \in4x_F1_reg_n_0_[47]\,
      Q(46) => \in4x_F1_reg_n_0_[46]\,
      Q(45) => \in4x_F1_reg_n_0_[45]\,
      Q(44) => \in4x_F1_reg_n_0_[44]\,
      Q(43) => \in4x_F1_reg_n_0_[43]\,
      Q(42) => \in4x_F1_reg_n_0_[42]\,
      Q(41) => \in4x_F1_reg_n_0_[41]\,
      Q(40) => \in4x_F1_reg_n_0_[40]\,
      Q(39) => \in4x_F1_reg_n_0_[39]\,
      Q(38) => \in4x_F1_reg_n_0_[38]\,
      Q(37) => \in4x_F1_reg_n_0_[37]\,
      Q(36) => \in4x_F1_reg_n_0_[36]\,
      Q(35) => \in4x_F1_reg_n_0_[35]\,
      Q(34) => \in4x_F1_reg_n_0_[34]\,
      Q(33) => \in4x_F1_reg_n_0_[33]\,
      Q(32) => \in4x_F1_reg_n_0_[32]\,
      Q(31) => \in4x_F1_reg_n_0_[31]\,
      Q(30) => \in4x_F1_reg_n_0_[30]\,
      Q(29) => \in4x_F1_reg_n_0_[29]\,
      Q(28) => \in4x_F1_reg_n_0_[28]\,
      Q(27) => \in4x_F1_reg_n_0_[27]\,
      Q(26) => \in4x_F1_reg_n_0_[26]\,
      Q(25) => \in4x_F1_reg_n_0_[25]\,
      Q(24) => \in4x_F1_reg_n_0_[24]\,
      Q(23) => \in4x_F1_reg_n_0_[23]\,
      Q(22) => \in4x_F1_reg_n_0_[22]\,
      Q(21) => \in4x_F1_reg_n_0_[21]\,
      Q(20) => \in4x_F1_reg_n_0_[20]\,
      Q(19) => \in4x_F1_reg_n_0_[19]\,
      Q(18) => \in4x_F1_reg_n_0_[18]\,
      Q(17) => \in4x_F1_reg_n_0_[17]\,
      Q(16) => \in4x_F1_reg_n_0_[16]\,
      Q(15) => \in4x_F1_reg_n_0_[15]\,
      Q(14) => \in4x_F1_reg_n_0_[14]\,
      Q(13) => \in4x_F1_reg_n_0_[13]\,
      Q(12) => \in4x_F1_reg_n_0_[12]\,
      Q(11) => \in4x_F1_reg_n_0_[11]\,
      Q(10) => \in4x_F1_reg_n_0_[10]\,
      Q(9) => \in4x_F1_reg_n_0_[9]\,
      Q(8) => \in4x_F1_reg_n_0_[8]\,
      Q(7) => \in4x_F1_reg_n_0_[7]\,
      Q(6) => \in4x_F1_reg_n_0_[6]\,
      Q(5) => \in4x_F1_reg_n_0_[5]\,
      Q(4) => \in4x_F1_reg_n_0_[4]\,
      Q(3) => \in4x_F1_reg_n_0_[3]\,
      Q(2) => \in4x_F1_reg_n_0_[2]\,
      Q(1) => \in4x_F1_reg_n_0_[1]\,
      Q(0) => \in4x_F1_reg_n_0_[0]\,
      \result_F1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(23 downto 20)
    );
MISO_falling_edge_12: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_2
     port map (
      D(15 downto 0) => in_F2(15 downto 0),
      Q(71) => \in4x_F2_reg_n_0_[71]\,
      Q(70) => \in4x_F2_reg_n_0_[70]\,
      Q(69) => \in4x_F2_reg_n_0_[69]\,
      Q(68) => \in4x_F2_reg_n_0_[68]\,
      Q(67) => \in4x_F2_reg_n_0_[67]\,
      Q(66) => \in4x_F2_reg_n_0_[66]\,
      Q(65) => \in4x_F2_reg_n_0_[65]\,
      Q(64) => \in4x_F2_reg_n_0_[64]\,
      Q(63) => \in4x_F2_reg_n_0_[63]\,
      Q(62) => \in4x_F2_reg_n_0_[62]\,
      Q(61) => \in4x_F2_reg_n_0_[61]\,
      Q(60) => \in4x_F2_reg_n_0_[60]\,
      Q(59) => \in4x_F2_reg_n_0_[59]\,
      Q(58) => \in4x_F2_reg_n_0_[58]\,
      Q(57) => \in4x_F2_reg_n_0_[57]\,
      Q(56) => \in4x_F2_reg_n_0_[56]\,
      Q(55) => \in4x_F2_reg_n_0_[55]\,
      Q(54) => \in4x_F2_reg_n_0_[54]\,
      Q(53) => \in4x_F2_reg_n_0_[53]\,
      Q(52) => \in4x_F2_reg_n_0_[52]\,
      Q(51) => \in4x_F2_reg_n_0_[51]\,
      Q(50) => \in4x_F2_reg_n_0_[50]\,
      Q(49) => \in4x_F2_reg_n_0_[49]\,
      Q(48) => \in4x_F2_reg_n_0_[48]\,
      Q(47) => \in4x_F2_reg_n_0_[47]\,
      Q(46) => \in4x_F2_reg_n_0_[46]\,
      Q(45) => \in4x_F2_reg_n_0_[45]\,
      Q(44) => \in4x_F2_reg_n_0_[44]\,
      Q(43) => \in4x_F2_reg_n_0_[43]\,
      Q(42) => \in4x_F2_reg_n_0_[42]\,
      Q(41) => \in4x_F2_reg_n_0_[41]\,
      Q(40) => \in4x_F2_reg_n_0_[40]\,
      Q(39) => \in4x_F2_reg_n_0_[39]\,
      Q(38) => \in4x_F2_reg_n_0_[38]\,
      Q(37) => \in4x_F2_reg_n_0_[37]\,
      Q(36) => \in4x_F2_reg_n_0_[36]\,
      Q(35) => \in4x_F2_reg_n_0_[35]\,
      Q(34) => \in4x_F2_reg_n_0_[34]\,
      Q(33) => \in4x_F2_reg_n_0_[33]\,
      Q(32) => \in4x_F2_reg_n_0_[32]\,
      Q(31) => \in4x_F2_reg_n_0_[31]\,
      Q(30) => \in4x_F2_reg_n_0_[30]\,
      Q(29) => \in4x_F2_reg_n_0_[29]\,
      Q(28) => \in4x_F2_reg_n_0_[28]\,
      Q(27) => \in4x_F2_reg_n_0_[27]\,
      Q(26) => \in4x_F2_reg_n_0_[26]\,
      Q(25) => \in4x_F2_reg_n_0_[25]\,
      Q(24) => \in4x_F2_reg_n_0_[24]\,
      Q(23) => \in4x_F2_reg_n_0_[23]\,
      Q(22) => \in4x_F2_reg_n_0_[22]\,
      Q(21) => \in4x_F2_reg_n_0_[21]\,
      Q(20) => \in4x_F2_reg_n_0_[20]\,
      Q(19) => \in4x_F2_reg_n_0_[19]\,
      Q(18) => \in4x_F2_reg_n_0_[18]\,
      Q(17) => \in4x_F2_reg_n_0_[17]\,
      Q(16) => \in4x_F2_reg_n_0_[16]\,
      Q(15) => \in4x_F2_reg_n_0_[15]\,
      Q(14) => \in4x_F2_reg_n_0_[14]\,
      Q(13) => \in4x_F2_reg_n_0_[13]\,
      Q(12) => \in4x_F2_reg_n_0_[12]\,
      Q(11) => \in4x_F2_reg_n_0_[11]\,
      Q(10) => \in4x_F2_reg_n_0_[10]\,
      Q(9) => \in4x_F2_reg_n_0_[9]\,
      Q(8) => \in4x_F2_reg_n_0_[8]\,
      Q(7) => \in4x_F2_reg_n_0_[7]\,
      Q(6) => \in4x_F2_reg_n_0_[6]\,
      Q(5) => \in4x_F2_reg_n_0_[5]\,
      Q(4) => \in4x_F2_reg_n_0_[4]\,
      Q(3) => \in4x_F2_reg_n_0_[3]\,
      Q(2) => \in4x_F2_reg_n_0_[2]\,
      Q(1) => \in4x_F2_reg_n_0_[1]\,
      Q(0) => \in4x_F2_reg_n_0_[0]\,
      \result_F2_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(23 downto 20)
    );
MISO_falling_edge_13: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_3
     port map (
      D(15 downto 0) => in_G1(15 downto 0),
      Q(71) => \in4x_G1_reg_n_0_[71]\,
      Q(70) => \in4x_G1_reg_n_0_[70]\,
      Q(69) => \in4x_G1_reg_n_0_[69]\,
      Q(68) => \in4x_G1_reg_n_0_[68]\,
      Q(67) => \in4x_G1_reg_n_0_[67]\,
      Q(66) => \in4x_G1_reg_n_0_[66]\,
      Q(65) => \in4x_G1_reg_n_0_[65]\,
      Q(64) => \in4x_G1_reg_n_0_[64]\,
      Q(63) => \in4x_G1_reg_n_0_[63]\,
      Q(62) => \in4x_G1_reg_n_0_[62]\,
      Q(61) => \in4x_G1_reg_n_0_[61]\,
      Q(60) => \in4x_G1_reg_n_0_[60]\,
      Q(59) => \in4x_G1_reg_n_0_[59]\,
      Q(58) => \in4x_G1_reg_n_0_[58]\,
      Q(57) => \in4x_G1_reg_n_0_[57]\,
      Q(56) => \in4x_G1_reg_n_0_[56]\,
      Q(55) => \in4x_G1_reg_n_0_[55]\,
      Q(54) => \in4x_G1_reg_n_0_[54]\,
      Q(53) => \in4x_G1_reg_n_0_[53]\,
      Q(52) => \in4x_G1_reg_n_0_[52]\,
      Q(51) => \in4x_G1_reg_n_0_[51]\,
      Q(50) => \in4x_G1_reg_n_0_[50]\,
      Q(49) => \in4x_G1_reg_n_0_[49]\,
      Q(48) => \in4x_G1_reg_n_0_[48]\,
      Q(47) => \in4x_G1_reg_n_0_[47]\,
      Q(46) => \in4x_G1_reg_n_0_[46]\,
      Q(45) => \in4x_G1_reg_n_0_[45]\,
      Q(44) => \in4x_G1_reg_n_0_[44]\,
      Q(43) => \in4x_G1_reg_n_0_[43]\,
      Q(42) => \in4x_G1_reg_n_0_[42]\,
      Q(41) => \in4x_G1_reg_n_0_[41]\,
      Q(40) => \in4x_G1_reg_n_0_[40]\,
      Q(39) => \in4x_G1_reg_n_0_[39]\,
      Q(38) => \in4x_G1_reg_n_0_[38]\,
      Q(37) => \in4x_G1_reg_n_0_[37]\,
      Q(36) => \in4x_G1_reg_n_0_[36]\,
      Q(35) => \in4x_G1_reg_n_0_[35]\,
      Q(34) => \in4x_G1_reg_n_0_[34]\,
      Q(33) => \in4x_G1_reg_n_0_[33]\,
      Q(32) => \in4x_G1_reg_n_0_[32]\,
      Q(31) => \in4x_G1_reg_n_0_[31]\,
      Q(30) => \in4x_G1_reg_n_0_[30]\,
      Q(29) => \in4x_G1_reg_n_0_[29]\,
      Q(28) => \in4x_G1_reg_n_0_[28]\,
      Q(27) => \in4x_G1_reg_n_0_[27]\,
      Q(26) => \in4x_G1_reg_n_0_[26]\,
      Q(25) => \in4x_G1_reg_n_0_[25]\,
      Q(24) => \in4x_G1_reg_n_0_[24]\,
      Q(23) => \in4x_G1_reg_n_0_[23]\,
      Q(22) => \in4x_G1_reg_n_0_[22]\,
      Q(21) => \in4x_G1_reg_n_0_[21]\,
      Q(20) => \in4x_G1_reg_n_0_[20]\,
      Q(19) => \in4x_G1_reg_n_0_[19]\,
      Q(18) => \in4x_G1_reg_n_0_[18]\,
      Q(17) => \in4x_G1_reg_n_0_[17]\,
      Q(16) => \in4x_G1_reg_n_0_[16]\,
      Q(15) => \in4x_G1_reg_n_0_[15]\,
      Q(14) => \in4x_G1_reg_n_0_[14]\,
      Q(13) => \in4x_G1_reg_n_0_[13]\,
      Q(12) => \in4x_G1_reg_n_0_[12]\,
      Q(11) => \in4x_G1_reg_n_0_[11]\,
      Q(10) => \in4x_G1_reg_n_0_[10]\,
      Q(9) => \in4x_G1_reg_n_0_[9]\,
      Q(8) => \in4x_G1_reg_n_0_[8]\,
      Q(7) => \in4x_G1_reg_n_0_[7]\,
      Q(6) => \in4x_G1_reg_n_0_[6]\,
      Q(5) => \in4x_G1_reg_n_0_[5]\,
      Q(4) => \in4x_G1_reg_n_0_[4]\,
      Q(3) => \in4x_G1_reg_n_0_[3]\,
      Q(2) => \in4x_G1_reg_n_0_[2]\,
      Q(1) => \in4x_G1_reg_n_0_[1]\,
      Q(0) => \in4x_G1_reg_n_0_[0]\,
      \result_G1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(27 downto 24)
    );
MISO_falling_edge_14: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_4
     port map (
      D(15 downto 0) => in_G2(15 downto 0),
      Q(71) => \in4x_G2_reg_n_0_[71]\,
      Q(70) => \in4x_G2_reg_n_0_[70]\,
      Q(69) => \in4x_G2_reg_n_0_[69]\,
      Q(68) => \in4x_G2_reg_n_0_[68]\,
      Q(67) => \in4x_G2_reg_n_0_[67]\,
      Q(66) => \in4x_G2_reg_n_0_[66]\,
      Q(65) => \in4x_G2_reg_n_0_[65]\,
      Q(64) => \in4x_G2_reg_n_0_[64]\,
      Q(63) => \in4x_G2_reg_n_0_[63]\,
      Q(62) => \in4x_G2_reg_n_0_[62]\,
      Q(61) => \in4x_G2_reg_n_0_[61]\,
      Q(60) => \in4x_G2_reg_n_0_[60]\,
      Q(59) => \in4x_G2_reg_n_0_[59]\,
      Q(58) => \in4x_G2_reg_n_0_[58]\,
      Q(57) => \in4x_G2_reg_n_0_[57]\,
      Q(56) => \in4x_G2_reg_n_0_[56]\,
      Q(55) => \in4x_G2_reg_n_0_[55]\,
      Q(54) => \in4x_G2_reg_n_0_[54]\,
      Q(53) => \in4x_G2_reg_n_0_[53]\,
      Q(52) => \in4x_G2_reg_n_0_[52]\,
      Q(51) => \in4x_G2_reg_n_0_[51]\,
      Q(50) => \in4x_G2_reg_n_0_[50]\,
      Q(49) => \in4x_G2_reg_n_0_[49]\,
      Q(48) => \in4x_G2_reg_n_0_[48]\,
      Q(47) => \in4x_G2_reg_n_0_[47]\,
      Q(46) => \in4x_G2_reg_n_0_[46]\,
      Q(45) => \in4x_G2_reg_n_0_[45]\,
      Q(44) => \in4x_G2_reg_n_0_[44]\,
      Q(43) => \in4x_G2_reg_n_0_[43]\,
      Q(42) => \in4x_G2_reg_n_0_[42]\,
      Q(41) => \in4x_G2_reg_n_0_[41]\,
      Q(40) => \in4x_G2_reg_n_0_[40]\,
      Q(39) => \in4x_G2_reg_n_0_[39]\,
      Q(38) => \in4x_G2_reg_n_0_[38]\,
      Q(37) => \in4x_G2_reg_n_0_[37]\,
      Q(36) => \in4x_G2_reg_n_0_[36]\,
      Q(35) => \in4x_G2_reg_n_0_[35]\,
      Q(34) => \in4x_G2_reg_n_0_[34]\,
      Q(33) => \in4x_G2_reg_n_0_[33]\,
      Q(32) => \in4x_G2_reg_n_0_[32]\,
      Q(31) => \in4x_G2_reg_n_0_[31]\,
      Q(30) => \in4x_G2_reg_n_0_[30]\,
      Q(29) => \in4x_G2_reg_n_0_[29]\,
      Q(28) => \in4x_G2_reg_n_0_[28]\,
      Q(27) => \in4x_G2_reg_n_0_[27]\,
      Q(26) => \in4x_G2_reg_n_0_[26]\,
      Q(25) => \in4x_G2_reg_n_0_[25]\,
      Q(24) => \in4x_G2_reg_n_0_[24]\,
      Q(23) => \in4x_G2_reg_n_0_[23]\,
      Q(22) => \in4x_G2_reg_n_0_[22]\,
      Q(21) => \in4x_G2_reg_n_0_[21]\,
      Q(20) => \in4x_G2_reg_n_0_[20]\,
      Q(19) => \in4x_G2_reg_n_0_[19]\,
      Q(18) => \in4x_G2_reg_n_0_[18]\,
      Q(17) => \in4x_G2_reg_n_0_[17]\,
      Q(16) => \in4x_G2_reg_n_0_[16]\,
      Q(15) => \in4x_G2_reg_n_0_[15]\,
      Q(14) => \in4x_G2_reg_n_0_[14]\,
      Q(13) => \in4x_G2_reg_n_0_[13]\,
      Q(12) => \in4x_G2_reg_n_0_[12]\,
      Q(11) => \in4x_G2_reg_n_0_[11]\,
      Q(10) => \in4x_G2_reg_n_0_[10]\,
      Q(9) => \in4x_G2_reg_n_0_[9]\,
      Q(8) => \in4x_G2_reg_n_0_[8]\,
      Q(7) => \in4x_G2_reg_n_0_[7]\,
      Q(6) => \in4x_G2_reg_n_0_[6]\,
      Q(5) => \in4x_G2_reg_n_0_[5]\,
      Q(4) => \in4x_G2_reg_n_0_[4]\,
      Q(3) => \in4x_G2_reg_n_0_[3]\,
      Q(2) => \in4x_G2_reg_n_0_[2]\,
      Q(1) => \in4x_G2_reg_n_0_[1]\,
      Q(0) => \in4x_G2_reg_n_0_[0]\,
      \result_G2_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(27 downto 24)
    );
MISO_falling_edge_15: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_5
     port map (
      D(15 downto 0) => in_H1(15 downto 0),
      Q(71) => \in4x_H1_reg_n_0_[71]\,
      Q(70) => \in4x_H1_reg_n_0_[70]\,
      Q(69) => \in4x_H1_reg_n_0_[69]\,
      Q(68) => \in4x_H1_reg_n_0_[68]\,
      Q(67) => \in4x_H1_reg_n_0_[67]\,
      Q(66) => \in4x_H1_reg_n_0_[66]\,
      Q(65) => \in4x_H1_reg_n_0_[65]\,
      Q(64) => \in4x_H1_reg_n_0_[64]\,
      Q(63) => \in4x_H1_reg_n_0_[63]\,
      Q(62) => \in4x_H1_reg_n_0_[62]\,
      Q(61) => \in4x_H1_reg_n_0_[61]\,
      Q(60) => \in4x_H1_reg_n_0_[60]\,
      Q(59) => \in4x_H1_reg_n_0_[59]\,
      Q(58) => \in4x_H1_reg_n_0_[58]\,
      Q(57) => \in4x_H1_reg_n_0_[57]\,
      Q(56) => \in4x_H1_reg_n_0_[56]\,
      Q(55) => \in4x_H1_reg_n_0_[55]\,
      Q(54) => \in4x_H1_reg_n_0_[54]\,
      Q(53) => \in4x_H1_reg_n_0_[53]\,
      Q(52) => \in4x_H1_reg_n_0_[52]\,
      Q(51) => \in4x_H1_reg_n_0_[51]\,
      Q(50) => \in4x_H1_reg_n_0_[50]\,
      Q(49) => \in4x_H1_reg_n_0_[49]\,
      Q(48) => \in4x_H1_reg_n_0_[48]\,
      Q(47) => \in4x_H1_reg_n_0_[47]\,
      Q(46) => \in4x_H1_reg_n_0_[46]\,
      Q(45) => \in4x_H1_reg_n_0_[45]\,
      Q(44) => \in4x_H1_reg_n_0_[44]\,
      Q(43) => \in4x_H1_reg_n_0_[43]\,
      Q(42) => \in4x_H1_reg_n_0_[42]\,
      Q(41) => \in4x_H1_reg_n_0_[41]\,
      Q(40) => \in4x_H1_reg_n_0_[40]\,
      Q(39) => \in4x_H1_reg_n_0_[39]\,
      Q(38) => \in4x_H1_reg_n_0_[38]\,
      Q(37) => \in4x_H1_reg_n_0_[37]\,
      Q(36) => \in4x_H1_reg_n_0_[36]\,
      Q(35) => \in4x_H1_reg_n_0_[35]\,
      Q(34) => \in4x_H1_reg_n_0_[34]\,
      Q(33) => \in4x_H1_reg_n_0_[33]\,
      Q(32) => \in4x_H1_reg_n_0_[32]\,
      Q(31) => \in4x_H1_reg_n_0_[31]\,
      Q(30) => \in4x_H1_reg_n_0_[30]\,
      Q(29) => \in4x_H1_reg_n_0_[29]\,
      Q(28) => \in4x_H1_reg_n_0_[28]\,
      Q(27) => \in4x_H1_reg_n_0_[27]\,
      Q(26) => \in4x_H1_reg_n_0_[26]\,
      Q(25) => \in4x_H1_reg_n_0_[25]\,
      Q(24) => \in4x_H1_reg_n_0_[24]\,
      Q(23) => \in4x_H1_reg_n_0_[23]\,
      Q(22) => \in4x_H1_reg_n_0_[22]\,
      Q(21) => \in4x_H1_reg_n_0_[21]\,
      Q(20) => \in4x_H1_reg_n_0_[20]\,
      Q(19) => \in4x_H1_reg_n_0_[19]\,
      Q(18) => \in4x_H1_reg_n_0_[18]\,
      Q(17) => \in4x_H1_reg_n_0_[17]\,
      Q(16) => \in4x_H1_reg_n_0_[16]\,
      Q(15) => \in4x_H1_reg_n_0_[15]\,
      Q(14) => \in4x_H1_reg_n_0_[14]\,
      Q(13) => \in4x_H1_reg_n_0_[13]\,
      Q(12) => \in4x_H1_reg_n_0_[12]\,
      Q(11) => \in4x_H1_reg_n_0_[11]\,
      Q(10) => \in4x_H1_reg_n_0_[10]\,
      Q(9) => \in4x_H1_reg_n_0_[9]\,
      Q(8) => \in4x_H1_reg_n_0_[8]\,
      Q(7) => \in4x_H1_reg_n_0_[7]\,
      Q(6) => \in4x_H1_reg_n_0_[6]\,
      Q(5) => \in4x_H1_reg_n_0_[5]\,
      Q(4) => \in4x_H1_reg_n_0_[4]\,
      Q(3) => \in4x_H1_reg_n_0_[3]\,
      Q(2) => \in4x_H1_reg_n_0_[2]\,
      Q(1) => \in4x_H1_reg_n_0_[1]\,
      Q(0) => \in4x_H1_reg_n_0_[0]\,
      \result_H1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(31 downto 28)
    );
MISO_falling_edge_16: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_6
     port map (
      D(15 downto 0) => in_H2(15 downto 0),
      Q(71) => \in4x_H2_reg_n_0_[71]\,
      Q(70) => \in4x_H2_reg_n_0_[70]\,
      Q(69) => \in4x_H2_reg_n_0_[69]\,
      Q(68) => \in4x_H2_reg_n_0_[68]\,
      Q(67) => \in4x_H2_reg_n_0_[67]\,
      Q(66) => \in4x_H2_reg_n_0_[66]\,
      Q(65) => \in4x_H2_reg_n_0_[65]\,
      Q(64) => \in4x_H2_reg_n_0_[64]\,
      Q(63) => \in4x_H2_reg_n_0_[63]\,
      Q(62) => \in4x_H2_reg_n_0_[62]\,
      Q(61) => \in4x_H2_reg_n_0_[61]\,
      Q(60) => \in4x_H2_reg_n_0_[60]\,
      Q(59) => \in4x_H2_reg_n_0_[59]\,
      Q(58) => \in4x_H2_reg_n_0_[58]\,
      Q(57) => \in4x_H2_reg_n_0_[57]\,
      Q(56) => \in4x_H2_reg_n_0_[56]\,
      Q(55) => \in4x_H2_reg_n_0_[55]\,
      Q(54) => \in4x_H2_reg_n_0_[54]\,
      Q(53) => \in4x_H2_reg_n_0_[53]\,
      Q(52) => \in4x_H2_reg_n_0_[52]\,
      Q(51) => \in4x_H2_reg_n_0_[51]\,
      Q(50) => \in4x_H2_reg_n_0_[50]\,
      Q(49) => \in4x_H2_reg_n_0_[49]\,
      Q(48) => \in4x_H2_reg_n_0_[48]\,
      Q(47) => \in4x_H2_reg_n_0_[47]\,
      Q(46) => \in4x_H2_reg_n_0_[46]\,
      Q(45) => \in4x_H2_reg_n_0_[45]\,
      Q(44) => \in4x_H2_reg_n_0_[44]\,
      Q(43) => \in4x_H2_reg_n_0_[43]\,
      Q(42) => \in4x_H2_reg_n_0_[42]\,
      Q(41) => \in4x_H2_reg_n_0_[41]\,
      Q(40) => \in4x_H2_reg_n_0_[40]\,
      Q(39) => \in4x_H2_reg_n_0_[39]\,
      Q(38) => \in4x_H2_reg_n_0_[38]\,
      Q(37) => \in4x_H2_reg_n_0_[37]\,
      Q(36) => \in4x_H2_reg_n_0_[36]\,
      Q(35) => \in4x_H2_reg_n_0_[35]\,
      Q(34) => \in4x_H2_reg_n_0_[34]\,
      Q(33) => \in4x_H2_reg_n_0_[33]\,
      Q(32) => \in4x_H2_reg_n_0_[32]\,
      Q(31) => \in4x_H2_reg_n_0_[31]\,
      Q(30) => \in4x_H2_reg_n_0_[30]\,
      Q(29) => \in4x_H2_reg_n_0_[29]\,
      Q(28) => \in4x_H2_reg_n_0_[28]\,
      Q(27) => \in4x_H2_reg_n_0_[27]\,
      Q(26) => \in4x_H2_reg_n_0_[26]\,
      Q(25) => \in4x_H2_reg_n_0_[25]\,
      Q(24) => \in4x_H2_reg_n_0_[24]\,
      Q(23) => \in4x_H2_reg_n_0_[23]\,
      Q(22) => \in4x_H2_reg_n_0_[22]\,
      Q(21) => \in4x_H2_reg_n_0_[21]\,
      Q(20) => \in4x_H2_reg_n_0_[20]\,
      Q(19) => \in4x_H2_reg_n_0_[19]\,
      Q(18) => \in4x_H2_reg_n_0_[18]\,
      Q(17) => \in4x_H2_reg_n_0_[17]\,
      Q(16) => \in4x_H2_reg_n_0_[16]\,
      Q(15) => \in4x_H2_reg_n_0_[15]\,
      Q(14) => \in4x_H2_reg_n_0_[14]\,
      Q(13) => \in4x_H2_reg_n_0_[13]\,
      Q(12) => \in4x_H2_reg_n_0_[12]\,
      Q(11) => \in4x_H2_reg_n_0_[11]\,
      Q(10) => \in4x_H2_reg_n_0_[10]\,
      Q(9) => \in4x_H2_reg_n_0_[9]\,
      Q(8) => \in4x_H2_reg_n_0_[8]\,
      Q(7) => \in4x_H2_reg_n_0_[7]\,
      Q(6) => \in4x_H2_reg_n_0_[6]\,
      Q(5) => \in4x_H2_reg_n_0_[5]\,
      Q(4) => \in4x_H2_reg_n_0_[4]\,
      Q(3) => \in4x_H2_reg_n_0_[3]\,
      Q(2) => \in4x_H2_reg_n_0_[2]\,
      Q(1) => \in4x_H2_reg_n_0_[1]\,
      Q(0) => \in4x_H2_reg_n_0_[0]\,
      \result_H2_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(31 downto 28)
    );
MISO_falling_edge_17: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_7
     port map (
      D(15 downto 0) => in_I1(15 downto 0),
      Q(71) => \in4x_I1_reg_n_0_[71]\,
      Q(70) => \in4x_I1_reg_n_0_[70]\,
      Q(69) => \in4x_I1_reg_n_0_[69]\,
      Q(68) => \in4x_I1_reg_n_0_[68]\,
      Q(67) => \in4x_I1_reg_n_0_[67]\,
      Q(66) => \in4x_I1_reg_n_0_[66]\,
      Q(65) => \in4x_I1_reg_n_0_[65]\,
      Q(64) => \in4x_I1_reg_n_0_[64]\,
      Q(63) => \in4x_I1_reg_n_0_[63]\,
      Q(62) => \in4x_I1_reg_n_0_[62]\,
      Q(61) => \in4x_I1_reg_n_0_[61]\,
      Q(60) => \in4x_I1_reg_n_0_[60]\,
      Q(59) => \in4x_I1_reg_n_0_[59]\,
      Q(58) => \in4x_I1_reg_n_0_[58]\,
      Q(57) => \in4x_I1_reg_n_0_[57]\,
      Q(56) => \in4x_I1_reg_n_0_[56]\,
      Q(55) => \in4x_I1_reg_n_0_[55]\,
      Q(54) => \in4x_I1_reg_n_0_[54]\,
      Q(53) => \in4x_I1_reg_n_0_[53]\,
      Q(52) => \in4x_I1_reg_n_0_[52]\,
      Q(51) => \in4x_I1_reg_n_0_[51]\,
      Q(50) => \in4x_I1_reg_n_0_[50]\,
      Q(49) => \in4x_I1_reg_n_0_[49]\,
      Q(48) => \in4x_I1_reg_n_0_[48]\,
      Q(47) => \in4x_I1_reg_n_0_[47]\,
      Q(46) => \in4x_I1_reg_n_0_[46]\,
      Q(45) => \in4x_I1_reg_n_0_[45]\,
      Q(44) => \in4x_I1_reg_n_0_[44]\,
      Q(43) => \in4x_I1_reg_n_0_[43]\,
      Q(42) => \in4x_I1_reg_n_0_[42]\,
      Q(41) => \in4x_I1_reg_n_0_[41]\,
      Q(40) => \in4x_I1_reg_n_0_[40]\,
      Q(39) => \in4x_I1_reg_n_0_[39]\,
      Q(38) => \in4x_I1_reg_n_0_[38]\,
      Q(37) => \in4x_I1_reg_n_0_[37]\,
      Q(36) => \in4x_I1_reg_n_0_[36]\,
      Q(35) => \in4x_I1_reg_n_0_[35]\,
      Q(34) => \in4x_I1_reg_n_0_[34]\,
      Q(33) => \in4x_I1_reg_n_0_[33]\,
      Q(32) => \in4x_I1_reg_n_0_[32]\,
      Q(31) => \in4x_I1_reg_n_0_[31]\,
      Q(30) => \in4x_I1_reg_n_0_[30]\,
      Q(29) => \in4x_I1_reg_n_0_[29]\,
      Q(28) => \in4x_I1_reg_n_0_[28]\,
      Q(27) => \in4x_I1_reg_n_0_[27]\,
      Q(26) => \in4x_I1_reg_n_0_[26]\,
      Q(25) => \in4x_I1_reg_n_0_[25]\,
      Q(24) => \in4x_I1_reg_n_0_[24]\,
      Q(23) => \in4x_I1_reg_n_0_[23]\,
      Q(22) => \in4x_I1_reg_n_0_[22]\,
      Q(21) => \in4x_I1_reg_n_0_[21]\,
      Q(20) => \in4x_I1_reg_n_0_[20]\,
      Q(19) => \in4x_I1_reg_n_0_[19]\,
      Q(18) => \in4x_I1_reg_n_0_[18]\,
      Q(17) => \in4x_I1_reg_n_0_[17]\,
      Q(16) => \in4x_I1_reg_n_0_[16]\,
      Q(15) => \in4x_I1_reg_n_0_[15]\,
      Q(14) => \in4x_I1_reg_n_0_[14]\,
      Q(13) => \in4x_I1_reg_n_0_[13]\,
      Q(12) => \in4x_I1_reg_n_0_[12]\,
      Q(11) => \in4x_I1_reg_n_0_[11]\,
      Q(10) => \in4x_I1_reg_n_0_[10]\,
      Q(9) => \in4x_I1_reg_n_0_[9]\,
      Q(8) => \in4x_I1_reg_n_0_[8]\,
      Q(7) => \in4x_I1_reg_n_0_[7]\,
      Q(6) => \in4x_I1_reg_n_0_[6]\,
      Q(5) => \in4x_I1_reg_n_0_[5]\,
      Q(4) => \in4x_I1_reg_n_0_[4]\,
      Q(3) => \in4x_I1_reg_n_0_[3]\,
      Q(2) => \in4x_I1_reg_n_0_[2]\,
      Q(1) => \in4x_I1_reg_n_0_[1]\,
      Q(0) => \in4x_I1_reg_n_0_[0]\,
      \result_I1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(3 downto 0)
    );
MISO_falling_edge_18: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_8
     port map (
      D(15 downto 0) => in_I2(15 downto 0),
      Q(71) => \in4x_I2_reg_n_0_[71]\,
      Q(70) => \in4x_I2_reg_n_0_[70]\,
      Q(69) => \in4x_I2_reg_n_0_[69]\,
      Q(68) => \in4x_I2_reg_n_0_[68]\,
      Q(67) => \in4x_I2_reg_n_0_[67]\,
      Q(66) => \in4x_I2_reg_n_0_[66]\,
      Q(65) => \in4x_I2_reg_n_0_[65]\,
      Q(64) => \in4x_I2_reg_n_0_[64]\,
      Q(63) => \in4x_I2_reg_n_0_[63]\,
      Q(62) => \in4x_I2_reg_n_0_[62]\,
      Q(61) => \in4x_I2_reg_n_0_[61]\,
      Q(60) => \in4x_I2_reg_n_0_[60]\,
      Q(59) => \in4x_I2_reg_n_0_[59]\,
      Q(58) => \in4x_I2_reg_n_0_[58]\,
      Q(57) => \in4x_I2_reg_n_0_[57]\,
      Q(56) => \in4x_I2_reg_n_0_[56]\,
      Q(55) => \in4x_I2_reg_n_0_[55]\,
      Q(54) => \in4x_I2_reg_n_0_[54]\,
      Q(53) => \in4x_I2_reg_n_0_[53]\,
      Q(52) => \in4x_I2_reg_n_0_[52]\,
      Q(51) => \in4x_I2_reg_n_0_[51]\,
      Q(50) => \in4x_I2_reg_n_0_[50]\,
      Q(49) => \in4x_I2_reg_n_0_[49]\,
      Q(48) => \in4x_I2_reg_n_0_[48]\,
      Q(47) => \in4x_I2_reg_n_0_[47]\,
      Q(46) => \in4x_I2_reg_n_0_[46]\,
      Q(45) => \in4x_I2_reg_n_0_[45]\,
      Q(44) => \in4x_I2_reg_n_0_[44]\,
      Q(43) => \in4x_I2_reg_n_0_[43]\,
      Q(42) => \in4x_I2_reg_n_0_[42]\,
      Q(41) => \in4x_I2_reg_n_0_[41]\,
      Q(40) => \in4x_I2_reg_n_0_[40]\,
      Q(39) => \in4x_I2_reg_n_0_[39]\,
      Q(38) => \in4x_I2_reg_n_0_[38]\,
      Q(37) => \in4x_I2_reg_n_0_[37]\,
      Q(36) => \in4x_I2_reg_n_0_[36]\,
      Q(35) => \in4x_I2_reg_n_0_[35]\,
      Q(34) => \in4x_I2_reg_n_0_[34]\,
      Q(33) => \in4x_I2_reg_n_0_[33]\,
      Q(32) => \in4x_I2_reg_n_0_[32]\,
      Q(31) => \in4x_I2_reg_n_0_[31]\,
      Q(30) => \in4x_I2_reg_n_0_[30]\,
      Q(29) => \in4x_I2_reg_n_0_[29]\,
      Q(28) => \in4x_I2_reg_n_0_[28]\,
      Q(27) => \in4x_I2_reg_n_0_[27]\,
      Q(26) => \in4x_I2_reg_n_0_[26]\,
      Q(25) => \in4x_I2_reg_n_0_[25]\,
      Q(24) => \in4x_I2_reg_n_0_[24]\,
      Q(23) => \in4x_I2_reg_n_0_[23]\,
      Q(22) => \in4x_I2_reg_n_0_[22]\,
      Q(21) => \in4x_I2_reg_n_0_[21]\,
      Q(20) => \in4x_I2_reg_n_0_[20]\,
      Q(19) => \in4x_I2_reg_n_0_[19]\,
      Q(18) => \in4x_I2_reg_n_0_[18]\,
      Q(17) => \in4x_I2_reg_n_0_[17]\,
      Q(16) => \in4x_I2_reg_n_0_[16]\,
      Q(15) => \in4x_I2_reg_n_0_[15]\,
      Q(14) => \in4x_I2_reg_n_0_[14]\,
      Q(13) => \in4x_I2_reg_n_0_[13]\,
      Q(12) => \in4x_I2_reg_n_0_[12]\,
      Q(11) => \in4x_I2_reg_n_0_[11]\,
      Q(10) => \in4x_I2_reg_n_0_[10]\,
      Q(9) => \in4x_I2_reg_n_0_[9]\,
      Q(8) => \in4x_I2_reg_n_0_[8]\,
      Q(7) => \in4x_I2_reg_n_0_[7]\,
      Q(6) => \in4x_I2_reg_n_0_[6]\,
      Q(5) => \in4x_I2_reg_n_0_[5]\,
      Q(4) => \in4x_I2_reg_n_0_[4]\,
      Q(3) => \in4x_I2_reg_n_0_[3]\,
      Q(2) => \in4x_I2_reg_n_0_[2]\,
      Q(1) => \in4x_I2_reg_n_0_[1]\,
      Q(0) => \in4x_I2_reg_n_0_[0]\,
      \result_I2_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(3 downto 0)
    );
MISO_falling_edge_19: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_9
     port map (
      D(15 downto 0) => in_J1(15 downto 0),
      Q(71) => \in4x_J1_reg_n_0_[71]\,
      Q(70) => \in4x_J1_reg_n_0_[70]\,
      Q(69) => \in4x_J1_reg_n_0_[69]\,
      Q(68) => \in4x_J1_reg_n_0_[68]\,
      Q(67) => \in4x_J1_reg_n_0_[67]\,
      Q(66) => \in4x_J1_reg_n_0_[66]\,
      Q(65) => \in4x_J1_reg_n_0_[65]\,
      Q(64) => \in4x_J1_reg_n_0_[64]\,
      Q(63) => \in4x_J1_reg_n_0_[63]\,
      Q(62) => \in4x_J1_reg_n_0_[62]\,
      Q(61) => \in4x_J1_reg_n_0_[61]\,
      Q(60) => \in4x_J1_reg_n_0_[60]\,
      Q(59) => \in4x_J1_reg_n_0_[59]\,
      Q(58) => \in4x_J1_reg_n_0_[58]\,
      Q(57) => \in4x_J1_reg_n_0_[57]\,
      Q(56) => \in4x_J1_reg_n_0_[56]\,
      Q(55) => \in4x_J1_reg_n_0_[55]\,
      Q(54) => \in4x_J1_reg_n_0_[54]\,
      Q(53) => \in4x_J1_reg_n_0_[53]\,
      Q(52) => \in4x_J1_reg_n_0_[52]\,
      Q(51) => \in4x_J1_reg_n_0_[51]\,
      Q(50) => \in4x_J1_reg_n_0_[50]\,
      Q(49) => \in4x_J1_reg_n_0_[49]\,
      Q(48) => \in4x_J1_reg_n_0_[48]\,
      Q(47) => \in4x_J1_reg_n_0_[47]\,
      Q(46) => \in4x_J1_reg_n_0_[46]\,
      Q(45) => \in4x_J1_reg_n_0_[45]\,
      Q(44) => \in4x_J1_reg_n_0_[44]\,
      Q(43) => \in4x_J1_reg_n_0_[43]\,
      Q(42) => \in4x_J1_reg_n_0_[42]\,
      Q(41) => \in4x_J1_reg_n_0_[41]\,
      Q(40) => \in4x_J1_reg_n_0_[40]\,
      Q(39) => \in4x_J1_reg_n_0_[39]\,
      Q(38) => \in4x_J1_reg_n_0_[38]\,
      Q(37) => \in4x_J1_reg_n_0_[37]\,
      Q(36) => \in4x_J1_reg_n_0_[36]\,
      Q(35) => \in4x_J1_reg_n_0_[35]\,
      Q(34) => \in4x_J1_reg_n_0_[34]\,
      Q(33) => \in4x_J1_reg_n_0_[33]\,
      Q(32) => \in4x_J1_reg_n_0_[32]\,
      Q(31) => \in4x_J1_reg_n_0_[31]\,
      Q(30) => \in4x_J1_reg_n_0_[30]\,
      Q(29) => \in4x_J1_reg_n_0_[29]\,
      Q(28) => \in4x_J1_reg_n_0_[28]\,
      Q(27) => \in4x_J1_reg_n_0_[27]\,
      Q(26) => \in4x_J1_reg_n_0_[26]\,
      Q(25) => \in4x_J1_reg_n_0_[25]\,
      Q(24) => \in4x_J1_reg_n_0_[24]\,
      Q(23) => \in4x_J1_reg_n_0_[23]\,
      Q(22) => \in4x_J1_reg_n_0_[22]\,
      Q(21) => \in4x_J1_reg_n_0_[21]\,
      Q(20) => \in4x_J1_reg_n_0_[20]\,
      Q(19) => \in4x_J1_reg_n_0_[19]\,
      Q(18) => \in4x_J1_reg_n_0_[18]\,
      Q(17) => \in4x_J1_reg_n_0_[17]\,
      Q(16) => \in4x_J1_reg_n_0_[16]\,
      Q(15) => \in4x_J1_reg_n_0_[15]\,
      Q(14) => \in4x_J1_reg_n_0_[14]\,
      Q(13) => \in4x_J1_reg_n_0_[13]\,
      Q(12) => \in4x_J1_reg_n_0_[12]\,
      Q(11) => \in4x_J1_reg_n_0_[11]\,
      Q(10) => \in4x_J1_reg_n_0_[10]\,
      Q(9) => \in4x_J1_reg_n_0_[9]\,
      Q(8) => \in4x_J1_reg_n_0_[8]\,
      Q(7) => \in4x_J1_reg_n_0_[7]\,
      Q(6) => \in4x_J1_reg_n_0_[6]\,
      Q(5) => \in4x_J1_reg_n_0_[5]\,
      Q(4) => \in4x_J1_reg_n_0_[4]\,
      Q(3) => \in4x_J1_reg_n_0_[3]\,
      Q(2) => \in4x_J1_reg_n_0_[2]\,
      Q(1) => \in4x_J1_reg_n_0_[1]\,
      Q(0) => \in4x_J1_reg_n_0_[0]\,
      \result_J1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(7 downto 4)
    );
MISO_falling_edge_2: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_10
     port map (
      D(15 downto 0) => in_A2(15 downto 0),
      Q(71) => \in4x_A2_reg_n_0_[71]\,
      Q(70) => \in4x_A2_reg_n_0_[70]\,
      Q(69) => \in4x_A2_reg_n_0_[69]\,
      Q(68) => \in4x_A2_reg_n_0_[68]\,
      Q(67) => \in4x_A2_reg_n_0_[67]\,
      Q(66) => \in4x_A2_reg_n_0_[66]\,
      Q(65) => \in4x_A2_reg_n_0_[65]\,
      Q(64) => \in4x_A2_reg_n_0_[64]\,
      Q(63) => \in4x_A2_reg_n_0_[63]\,
      Q(62) => \in4x_A2_reg_n_0_[62]\,
      Q(61) => \in4x_A2_reg_n_0_[61]\,
      Q(60) => \in4x_A2_reg_n_0_[60]\,
      Q(59) => \in4x_A2_reg_n_0_[59]\,
      Q(58) => \in4x_A2_reg_n_0_[58]\,
      Q(57) => \in4x_A2_reg_n_0_[57]\,
      Q(56) => \in4x_A2_reg_n_0_[56]\,
      Q(55) => \in4x_A2_reg_n_0_[55]\,
      Q(54) => \in4x_A2_reg_n_0_[54]\,
      Q(53) => \in4x_A2_reg_n_0_[53]\,
      Q(52) => \in4x_A2_reg_n_0_[52]\,
      Q(51) => \in4x_A2_reg_n_0_[51]\,
      Q(50) => \in4x_A2_reg_n_0_[50]\,
      Q(49) => \in4x_A2_reg_n_0_[49]\,
      Q(48) => \in4x_A2_reg_n_0_[48]\,
      Q(47) => \in4x_A2_reg_n_0_[47]\,
      Q(46) => \in4x_A2_reg_n_0_[46]\,
      Q(45) => \in4x_A2_reg_n_0_[45]\,
      Q(44) => \in4x_A2_reg_n_0_[44]\,
      Q(43) => \in4x_A2_reg_n_0_[43]\,
      Q(42) => \in4x_A2_reg_n_0_[42]\,
      Q(41) => \in4x_A2_reg_n_0_[41]\,
      Q(40) => \in4x_A2_reg_n_0_[40]\,
      Q(39) => \in4x_A2_reg_n_0_[39]\,
      Q(38) => \in4x_A2_reg_n_0_[38]\,
      Q(37) => \in4x_A2_reg_n_0_[37]\,
      Q(36) => \in4x_A2_reg_n_0_[36]\,
      Q(35) => \in4x_A2_reg_n_0_[35]\,
      Q(34) => \in4x_A2_reg_n_0_[34]\,
      Q(33) => \in4x_A2_reg_n_0_[33]\,
      Q(32) => \in4x_A2_reg_n_0_[32]\,
      Q(31) => \in4x_A2_reg_n_0_[31]\,
      Q(30) => \in4x_A2_reg_n_0_[30]\,
      Q(29) => \in4x_A2_reg_n_0_[29]\,
      Q(28) => \in4x_A2_reg_n_0_[28]\,
      Q(27) => \in4x_A2_reg_n_0_[27]\,
      Q(26) => \in4x_A2_reg_n_0_[26]\,
      Q(25) => \in4x_A2_reg_n_0_[25]\,
      Q(24) => \in4x_A2_reg_n_0_[24]\,
      Q(23) => \in4x_A2_reg_n_0_[23]\,
      Q(22) => \in4x_A2_reg_n_0_[22]\,
      Q(21) => \in4x_A2_reg_n_0_[21]\,
      Q(20) => \in4x_A2_reg_n_0_[20]\,
      Q(19) => \in4x_A2_reg_n_0_[19]\,
      Q(18) => \in4x_A2_reg_n_0_[18]\,
      Q(17) => \in4x_A2_reg_n_0_[17]\,
      Q(16) => \in4x_A2_reg_n_0_[16]\,
      Q(15) => \in4x_A2_reg_n_0_[15]\,
      Q(14) => \in4x_A2_reg_n_0_[14]\,
      Q(13) => \in4x_A2_reg_n_0_[13]\,
      Q(12) => \in4x_A2_reg_n_0_[12]\,
      Q(11) => \in4x_A2_reg_n_0_[11]\,
      Q(10) => \in4x_A2_reg_n_0_[10]\,
      Q(9) => \in4x_A2_reg_n_0_[9]\,
      Q(8) => \in4x_A2_reg_n_0_[8]\,
      Q(7) => \in4x_A2_reg_n_0_[7]\,
      Q(6) => \in4x_A2_reg_n_0_[6]\,
      Q(5) => \in4x_A2_reg_n_0_[5]\,
      Q(4) => \in4x_A2_reg_n_0_[4]\,
      Q(3) => \in4x_A2_reg_n_0_[3]\,
      Q(2) => \in4x_A2_reg_n_0_[2]\,
      Q(1) => \in4x_A2_reg_n_0_[1]\,
      Q(0) => \in4x_A2_reg_n_0_[0]\,
      \result_A2_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(3 downto 0)
    );
MISO_falling_edge_20: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_11
     port map (
      D(15 downto 0) => in_J2(15 downto 0),
      Q(71) => \in4x_J2_reg_n_0_[71]\,
      Q(70) => \in4x_J2_reg_n_0_[70]\,
      Q(69) => \in4x_J2_reg_n_0_[69]\,
      Q(68) => \in4x_J2_reg_n_0_[68]\,
      Q(67) => \in4x_J2_reg_n_0_[67]\,
      Q(66) => \in4x_J2_reg_n_0_[66]\,
      Q(65) => \in4x_J2_reg_n_0_[65]\,
      Q(64) => \in4x_J2_reg_n_0_[64]\,
      Q(63) => \in4x_J2_reg_n_0_[63]\,
      Q(62) => \in4x_J2_reg_n_0_[62]\,
      Q(61) => \in4x_J2_reg_n_0_[61]\,
      Q(60) => \in4x_J2_reg_n_0_[60]\,
      Q(59) => \in4x_J2_reg_n_0_[59]\,
      Q(58) => \in4x_J2_reg_n_0_[58]\,
      Q(57) => \in4x_J2_reg_n_0_[57]\,
      Q(56) => \in4x_J2_reg_n_0_[56]\,
      Q(55) => \in4x_J2_reg_n_0_[55]\,
      Q(54) => \in4x_J2_reg_n_0_[54]\,
      Q(53) => \in4x_J2_reg_n_0_[53]\,
      Q(52) => \in4x_J2_reg_n_0_[52]\,
      Q(51) => \in4x_J2_reg_n_0_[51]\,
      Q(50) => \in4x_J2_reg_n_0_[50]\,
      Q(49) => \in4x_J2_reg_n_0_[49]\,
      Q(48) => \in4x_J2_reg_n_0_[48]\,
      Q(47) => \in4x_J2_reg_n_0_[47]\,
      Q(46) => \in4x_J2_reg_n_0_[46]\,
      Q(45) => \in4x_J2_reg_n_0_[45]\,
      Q(44) => \in4x_J2_reg_n_0_[44]\,
      Q(43) => \in4x_J2_reg_n_0_[43]\,
      Q(42) => \in4x_J2_reg_n_0_[42]\,
      Q(41) => \in4x_J2_reg_n_0_[41]\,
      Q(40) => \in4x_J2_reg_n_0_[40]\,
      Q(39) => \in4x_J2_reg_n_0_[39]\,
      Q(38) => \in4x_J2_reg_n_0_[38]\,
      Q(37) => \in4x_J2_reg_n_0_[37]\,
      Q(36) => \in4x_J2_reg_n_0_[36]\,
      Q(35) => \in4x_J2_reg_n_0_[35]\,
      Q(34) => \in4x_J2_reg_n_0_[34]\,
      Q(33) => \in4x_J2_reg_n_0_[33]\,
      Q(32) => \in4x_J2_reg_n_0_[32]\,
      Q(31) => \in4x_J2_reg_n_0_[31]\,
      Q(30) => \in4x_J2_reg_n_0_[30]\,
      Q(29) => \in4x_J2_reg_n_0_[29]\,
      Q(28) => \in4x_J2_reg_n_0_[28]\,
      Q(27) => \in4x_J2_reg_n_0_[27]\,
      Q(26) => \in4x_J2_reg_n_0_[26]\,
      Q(25) => \in4x_J2_reg_n_0_[25]\,
      Q(24) => \in4x_J2_reg_n_0_[24]\,
      Q(23) => \in4x_J2_reg_n_0_[23]\,
      Q(22) => \in4x_J2_reg_n_0_[22]\,
      Q(21) => \in4x_J2_reg_n_0_[21]\,
      Q(20) => \in4x_J2_reg_n_0_[20]\,
      Q(19) => \in4x_J2_reg_n_0_[19]\,
      Q(18) => \in4x_J2_reg_n_0_[18]\,
      Q(17) => \in4x_J2_reg_n_0_[17]\,
      Q(16) => \in4x_J2_reg_n_0_[16]\,
      Q(15) => \in4x_J2_reg_n_0_[15]\,
      Q(14) => \in4x_J2_reg_n_0_[14]\,
      Q(13) => \in4x_J2_reg_n_0_[13]\,
      Q(12) => \in4x_J2_reg_n_0_[12]\,
      Q(11) => \in4x_J2_reg_n_0_[11]\,
      Q(10) => \in4x_J2_reg_n_0_[10]\,
      Q(9) => \in4x_J2_reg_n_0_[9]\,
      Q(8) => \in4x_J2_reg_n_0_[8]\,
      Q(7) => \in4x_J2_reg_n_0_[7]\,
      Q(6) => \in4x_J2_reg_n_0_[6]\,
      Q(5) => \in4x_J2_reg_n_0_[5]\,
      Q(4) => \in4x_J2_reg_n_0_[4]\,
      Q(3) => \in4x_J2_reg_n_0_[3]\,
      Q(2) => \in4x_J2_reg_n_0_[2]\,
      Q(1) => \in4x_J2_reg_n_0_[1]\,
      Q(0) => \in4x_J2_reg_n_0_[0]\,
      \result_J2_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(7 downto 4)
    );
MISO_falling_edge_21: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_12
     port map (
      D(15 downto 0) => in_K1(15 downto 0),
      Q(71) => \in4x_K1_reg_n_0_[71]\,
      Q(70) => \in4x_K1_reg_n_0_[70]\,
      Q(69) => \in4x_K1_reg_n_0_[69]\,
      Q(68) => \in4x_K1_reg_n_0_[68]\,
      Q(67) => \in4x_K1_reg_n_0_[67]\,
      Q(66) => \in4x_K1_reg_n_0_[66]\,
      Q(65) => \in4x_K1_reg_n_0_[65]\,
      Q(64) => \in4x_K1_reg_n_0_[64]\,
      Q(63) => \in4x_K1_reg_n_0_[63]\,
      Q(62) => \in4x_K1_reg_n_0_[62]\,
      Q(61) => \in4x_K1_reg_n_0_[61]\,
      Q(60) => \in4x_K1_reg_n_0_[60]\,
      Q(59) => \in4x_K1_reg_n_0_[59]\,
      Q(58) => \in4x_K1_reg_n_0_[58]\,
      Q(57) => \in4x_K1_reg_n_0_[57]\,
      Q(56) => \in4x_K1_reg_n_0_[56]\,
      Q(55) => \in4x_K1_reg_n_0_[55]\,
      Q(54) => \in4x_K1_reg_n_0_[54]\,
      Q(53) => \in4x_K1_reg_n_0_[53]\,
      Q(52) => \in4x_K1_reg_n_0_[52]\,
      Q(51) => \in4x_K1_reg_n_0_[51]\,
      Q(50) => \in4x_K1_reg_n_0_[50]\,
      Q(49) => \in4x_K1_reg_n_0_[49]\,
      Q(48) => \in4x_K1_reg_n_0_[48]\,
      Q(47) => \in4x_K1_reg_n_0_[47]\,
      Q(46) => \in4x_K1_reg_n_0_[46]\,
      Q(45) => \in4x_K1_reg_n_0_[45]\,
      Q(44) => \in4x_K1_reg_n_0_[44]\,
      Q(43) => \in4x_K1_reg_n_0_[43]\,
      Q(42) => \in4x_K1_reg_n_0_[42]\,
      Q(41) => \in4x_K1_reg_n_0_[41]\,
      Q(40) => \in4x_K1_reg_n_0_[40]\,
      Q(39) => \in4x_K1_reg_n_0_[39]\,
      Q(38) => \in4x_K1_reg_n_0_[38]\,
      Q(37) => \in4x_K1_reg_n_0_[37]\,
      Q(36) => \in4x_K1_reg_n_0_[36]\,
      Q(35) => \in4x_K1_reg_n_0_[35]\,
      Q(34) => \in4x_K1_reg_n_0_[34]\,
      Q(33) => \in4x_K1_reg_n_0_[33]\,
      Q(32) => \in4x_K1_reg_n_0_[32]\,
      Q(31) => \in4x_K1_reg_n_0_[31]\,
      Q(30) => \in4x_K1_reg_n_0_[30]\,
      Q(29) => \in4x_K1_reg_n_0_[29]\,
      Q(28) => \in4x_K1_reg_n_0_[28]\,
      Q(27) => \in4x_K1_reg_n_0_[27]\,
      Q(26) => \in4x_K1_reg_n_0_[26]\,
      Q(25) => \in4x_K1_reg_n_0_[25]\,
      Q(24) => \in4x_K1_reg_n_0_[24]\,
      Q(23) => \in4x_K1_reg_n_0_[23]\,
      Q(22) => \in4x_K1_reg_n_0_[22]\,
      Q(21) => \in4x_K1_reg_n_0_[21]\,
      Q(20) => \in4x_K1_reg_n_0_[20]\,
      Q(19) => \in4x_K1_reg_n_0_[19]\,
      Q(18) => \in4x_K1_reg_n_0_[18]\,
      Q(17) => \in4x_K1_reg_n_0_[17]\,
      Q(16) => \in4x_K1_reg_n_0_[16]\,
      Q(15) => \in4x_K1_reg_n_0_[15]\,
      Q(14) => \in4x_K1_reg_n_0_[14]\,
      Q(13) => \in4x_K1_reg_n_0_[13]\,
      Q(12) => \in4x_K1_reg_n_0_[12]\,
      Q(11) => \in4x_K1_reg_n_0_[11]\,
      Q(10) => \in4x_K1_reg_n_0_[10]\,
      Q(9) => \in4x_K1_reg_n_0_[9]\,
      Q(8) => \in4x_K1_reg_n_0_[8]\,
      Q(7) => \in4x_K1_reg_n_0_[7]\,
      Q(6) => \in4x_K1_reg_n_0_[6]\,
      Q(5) => \in4x_K1_reg_n_0_[5]\,
      Q(4) => \in4x_K1_reg_n_0_[4]\,
      Q(3) => \in4x_K1_reg_n_0_[3]\,
      Q(2) => \in4x_K1_reg_n_0_[2]\,
      Q(1) => \in4x_K1_reg_n_0_[1]\,
      Q(0) => \in4x_K1_reg_n_0_[0]\,
      \result_K1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(11 downto 8)
    );
MISO_falling_edge_22: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_13
     port map (
      D(15 downto 0) => in_K2(15 downto 0),
      Q(71) => \in4x_K2_reg_n_0_[71]\,
      Q(70) => \in4x_K2_reg_n_0_[70]\,
      Q(69) => \in4x_K2_reg_n_0_[69]\,
      Q(68) => \in4x_K2_reg_n_0_[68]\,
      Q(67) => \in4x_K2_reg_n_0_[67]\,
      Q(66) => \in4x_K2_reg_n_0_[66]\,
      Q(65) => \in4x_K2_reg_n_0_[65]\,
      Q(64) => \in4x_K2_reg_n_0_[64]\,
      Q(63) => \in4x_K2_reg_n_0_[63]\,
      Q(62) => \in4x_K2_reg_n_0_[62]\,
      Q(61) => \in4x_K2_reg_n_0_[61]\,
      Q(60) => \in4x_K2_reg_n_0_[60]\,
      Q(59) => \in4x_K2_reg_n_0_[59]\,
      Q(58) => \in4x_K2_reg_n_0_[58]\,
      Q(57) => \in4x_K2_reg_n_0_[57]\,
      Q(56) => \in4x_K2_reg_n_0_[56]\,
      Q(55) => \in4x_K2_reg_n_0_[55]\,
      Q(54) => \in4x_K2_reg_n_0_[54]\,
      Q(53) => \in4x_K2_reg_n_0_[53]\,
      Q(52) => \in4x_K2_reg_n_0_[52]\,
      Q(51) => \in4x_K2_reg_n_0_[51]\,
      Q(50) => \in4x_K2_reg_n_0_[50]\,
      Q(49) => \in4x_K2_reg_n_0_[49]\,
      Q(48) => \in4x_K2_reg_n_0_[48]\,
      Q(47) => \in4x_K2_reg_n_0_[47]\,
      Q(46) => \in4x_K2_reg_n_0_[46]\,
      Q(45) => \in4x_K2_reg_n_0_[45]\,
      Q(44) => \in4x_K2_reg_n_0_[44]\,
      Q(43) => \in4x_K2_reg_n_0_[43]\,
      Q(42) => \in4x_K2_reg_n_0_[42]\,
      Q(41) => \in4x_K2_reg_n_0_[41]\,
      Q(40) => \in4x_K2_reg_n_0_[40]\,
      Q(39) => \in4x_K2_reg_n_0_[39]\,
      Q(38) => \in4x_K2_reg_n_0_[38]\,
      Q(37) => \in4x_K2_reg_n_0_[37]\,
      Q(36) => \in4x_K2_reg_n_0_[36]\,
      Q(35) => \in4x_K2_reg_n_0_[35]\,
      Q(34) => \in4x_K2_reg_n_0_[34]\,
      Q(33) => \in4x_K2_reg_n_0_[33]\,
      Q(32) => \in4x_K2_reg_n_0_[32]\,
      Q(31) => \in4x_K2_reg_n_0_[31]\,
      Q(30) => \in4x_K2_reg_n_0_[30]\,
      Q(29) => \in4x_K2_reg_n_0_[29]\,
      Q(28) => \in4x_K2_reg_n_0_[28]\,
      Q(27) => \in4x_K2_reg_n_0_[27]\,
      Q(26) => \in4x_K2_reg_n_0_[26]\,
      Q(25) => \in4x_K2_reg_n_0_[25]\,
      Q(24) => \in4x_K2_reg_n_0_[24]\,
      Q(23) => \in4x_K2_reg_n_0_[23]\,
      Q(22) => \in4x_K2_reg_n_0_[22]\,
      Q(21) => \in4x_K2_reg_n_0_[21]\,
      Q(20) => \in4x_K2_reg_n_0_[20]\,
      Q(19) => \in4x_K2_reg_n_0_[19]\,
      Q(18) => \in4x_K2_reg_n_0_[18]\,
      Q(17) => \in4x_K2_reg_n_0_[17]\,
      Q(16) => \in4x_K2_reg_n_0_[16]\,
      Q(15) => \in4x_K2_reg_n_0_[15]\,
      Q(14) => \in4x_K2_reg_n_0_[14]\,
      Q(13) => \in4x_K2_reg_n_0_[13]\,
      Q(12) => \in4x_K2_reg_n_0_[12]\,
      Q(11) => \in4x_K2_reg_n_0_[11]\,
      Q(10) => \in4x_K2_reg_n_0_[10]\,
      Q(9) => \in4x_K2_reg_n_0_[9]\,
      Q(8) => \in4x_K2_reg_n_0_[8]\,
      Q(7) => \in4x_K2_reg_n_0_[7]\,
      Q(6) => \in4x_K2_reg_n_0_[6]\,
      Q(5) => \in4x_K2_reg_n_0_[5]\,
      Q(4) => \in4x_K2_reg_n_0_[4]\,
      Q(3) => \in4x_K2_reg_n_0_[3]\,
      Q(2) => \in4x_K2_reg_n_0_[2]\,
      Q(1) => \in4x_K2_reg_n_0_[1]\,
      Q(0) => \in4x_K2_reg_n_0_[0]\,
      \result_K2_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(11 downto 8)
    );
MISO_falling_edge_23: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_14
     port map (
      D(15 downto 0) => in_L1(15 downto 0),
      Q(71) => \in4x_L1_reg_n_0_[71]\,
      Q(70) => \in4x_L1_reg_n_0_[70]\,
      Q(69) => \in4x_L1_reg_n_0_[69]\,
      Q(68) => \in4x_L1_reg_n_0_[68]\,
      Q(67) => \in4x_L1_reg_n_0_[67]\,
      Q(66) => \in4x_L1_reg_n_0_[66]\,
      Q(65) => \in4x_L1_reg_n_0_[65]\,
      Q(64) => \in4x_L1_reg_n_0_[64]\,
      Q(63) => \in4x_L1_reg_n_0_[63]\,
      Q(62) => \in4x_L1_reg_n_0_[62]\,
      Q(61) => \in4x_L1_reg_n_0_[61]\,
      Q(60) => \in4x_L1_reg_n_0_[60]\,
      Q(59) => \in4x_L1_reg_n_0_[59]\,
      Q(58) => \in4x_L1_reg_n_0_[58]\,
      Q(57) => \in4x_L1_reg_n_0_[57]\,
      Q(56) => \in4x_L1_reg_n_0_[56]\,
      Q(55) => \in4x_L1_reg_n_0_[55]\,
      Q(54) => \in4x_L1_reg_n_0_[54]\,
      Q(53) => \in4x_L1_reg_n_0_[53]\,
      Q(52) => \in4x_L1_reg_n_0_[52]\,
      Q(51) => \in4x_L1_reg_n_0_[51]\,
      Q(50) => \in4x_L1_reg_n_0_[50]\,
      Q(49) => \in4x_L1_reg_n_0_[49]\,
      Q(48) => \in4x_L1_reg_n_0_[48]\,
      Q(47) => \in4x_L1_reg_n_0_[47]\,
      Q(46) => \in4x_L1_reg_n_0_[46]\,
      Q(45) => \in4x_L1_reg_n_0_[45]\,
      Q(44) => \in4x_L1_reg_n_0_[44]\,
      Q(43) => \in4x_L1_reg_n_0_[43]\,
      Q(42) => \in4x_L1_reg_n_0_[42]\,
      Q(41) => \in4x_L1_reg_n_0_[41]\,
      Q(40) => \in4x_L1_reg_n_0_[40]\,
      Q(39) => \in4x_L1_reg_n_0_[39]\,
      Q(38) => \in4x_L1_reg_n_0_[38]\,
      Q(37) => \in4x_L1_reg_n_0_[37]\,
      Q(36) => \in4x_L1_reg_n_0_[36]\,
      Q(35) => \in4x_L1_reg_n_0_[35]\,
      Q(34) => \in4x_L1_reg_n_0_[34]\,
      Q(33) => \in4x_L1_reg_n_0_[33]\,
      Q(32) => \in4x_L1_reg_n_0_[32]\,
      Q(31) => \in4x_L1_reg_n_0_[31]\,
      Q(30) => \in4x_L1_reg_n_0_[30]\,
      Q(29) => \in4x_L1_reg_n_0_[29]\,
      Q(28) => \in4x_L1_reg_n_0_[28]\,
      Q(27) => \in4x_L1_reg_n_0_[27]\,
      Q(26) => \in4x_L1_reg_n_0_[26]\,
      Q(25) => \in4x_L1_reg_n_0_[25]\,
      Q(24) => \in4x_L1_reg_n_0_[24]\,
      Q(23) => \in4x_L1_reg_n_0_[23]\,
      Q(22) => \in4x_L1_reg_n_0_[22]\,
      Q(21) => \in4x_L1_reg_n_0_[21]\,
      Q(20) => \in4x_L1_reg_n_0_[20]\,
      Q(19) => \in4x_L1_reg_n_0_[19]\,
      Q(18) => \in4x_L1_reg_n_0_[18]\,
      Q(17) => \in4x_L1_reg_n_0_[17]\,
      Q(16) => \in4x_L1_reg_n_0_[16]\,
      Q(15) => \in4x_L1_reg_n_0_[15]\,
      Q(14) => \in4x_L1_reg_n_0_[14]\,
      Q(13) => \in4x_L1_reg_n_0_[13]\,
      Q(12) => \in4x_L1_reg_n_0_[12]\,
      Q(11) => \in4x_L1_reg_n_0_[11]\,
      Q(10) => \in4x_L1_reg_n_0_[10]\,
      Q(9) => \in4x_L1_reg_n_0_[9]\,
      Q(8) => \in4x_L1_reg_n_0_[8]\,
      Q(7) => \in4x_L1_reg_n_0_[7]\,
      Q(6) => \in4x_L1_reg_n_0_[6]\,
      Q(5) => \in4x_L1_reg_n_0_[5]\,
      Q(4) => \in4x_L1_reg_n_0_[4]\,
      Q(3) => \in4x_L1_reg_n_0_[3]\,
      Q(2) => \in4x_L1_reg_n_0_[2]\,
      Q(1) => \in4x_L1_reg_n_0_[1]\,
      Q(0) => \in4x_L1_reg_n_0_[0]\,
      \result_L1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(15 downto 12)
    );
MISO_falling_edge_24: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_15
     port map (
      D(15 downto 0) => in_L2(15 downto 0),
      Q(71) => \in4x_L2_reg_n_0_[71]\,
      Q(70) => \in4x_L2_reg_n_0_[70]\,
      Q(69) => \in4x_L2_reg_n_0_[69]\,
      Q(68) => \in4x_L2_reg_n_0_[68]\,
      Q(67) => \in4x_L2_reg_n_0_[67]\,
      Q(66) => \in4x_L2_reg_n_0_[66]\,
      Q(65) => \in4x_L2_reg_n_0_[65]\,
      Q(64) => \in4x_L2_reg_n_0_[64]\,
      Q(63) => \in4x_L2_reg_n_0_[63]\,
      Q(62) => \in4x_L2_reg_n_0_[62]\,
      Q(61) => \in4x_L2_reg_n_0_[61]\,
      Q(60) => \in4x_L2_reg_n_0_[60]\,
      Q(59) => \in4x_L2_reg_n_0_[59]\,
      Q(58) => \in4x_L2_reg_n_0_[58]\,
      Q(57) => \in4x_L2_reg_n_0_[57]\,
      Q(56) => \in4x_L2_reg_n_0_[56]\,
      Q(55) => \in4x_L2_reg_n_0_[55]\,
      Q(54) => \in4x_L2_reg_n_0_[54]\,
      Q(53) => \in4x_L2_reg_n_0_[53]\,
      Q(52) => \in4x_L2_reg_n_0_[52]\,
      Q(51) => \in4x_L2_reg_n_0_[51]\,
      Q(50) => \in4x_L2_reg_n_0_[50]\,
      Q(49) => \in4x_L2_reg_n_0_[49]\,
      Q(48) => \in4x_L2_reg_n_0_[48]\,
      Q(47) => \in4x_L2_reg_n_0_[47]\,
      Q(46) => \in4x_L2_reg_n_0_[46]\,
      Q(45) => \in4x_L2_reg_n_0_[45]\,
      Q(44) => \in4x_L2_reg_n_0_[44]\,
      Q(43) => \in4x_L2_reg_n_0_[43]\,
      Q(42) => \in4x_L2_reg_n_0_[42]\,
      Q(41) => \in4x_L2_reg_n_0_[41]\,
      Q(40) => \in4x_L2_reg_n_0_[40]\,
      Q(39) => \in4x_L2_reg_n_0_[39]\,
      Q(38) => \in4x_L2_reg_n_0_[38]\,
      Q(37) => \in4x_L2_reg_n_0_[37]\,
      Q(36) => \in4x_L2_reg_n_0_[36]\,
      Q(35) => \in4x_L2_reg_n_0_[35]\,
      Q(34) => \in4x_L2_reg_n_0_[34]\,
      Q(33) => \in4x_L2_reg_n_0_[33]\,
      Q(32) => \in4x_L2_reg_n_0_[32]\,
      Q(31) => \in4x_L2_reg_n_0_[31]\,
      Q(30) => \in4x_L2_reg_n_0_[30]\,
      Q(29) => \in4x_L2_reg_n_0_[29]\,
      Q(28) => \in4x_L2_reg_n_0_[28]\,
      Q(27) => \in4x_L2_reg_n_0_[27]\,
      Q(26) => \in4x_L2_reg_n_0_[26]\,
      Q(25) => \in4x_L2_reg_n_0_[25]\,
      Q(24) => \in4x_L2_reg_n_0_[24]\,
      Q(23) => \in4x_L2_reg_n_0_[23]\,
      Q(22) => \in4x_L2_reg_n_0_[22]\,
      Q(21) => \in4x_L2_reg_n_0_[21]\,
      Q(20) => \in4x_L2_reg_n_0_[20]\,
      Q(19) => \in4x_L2_reg_n_0_[19]\,
      Q(18) => \in4x_L2_reg_n_0_[18]\,
      Q(17) => \in4x_L2_reg_n_0_[17]\,
      Q(16) => \in4x_L2_reg_n_0_[16]\,
      Q(15) => \in4x_L2_reg_n_0_[15]\,
      Q(14) => \in4x_L2_reg_n_0_[14]\,
      Q(13) => \in4x_L2_reg_n_0_[13]\,
      Q(12) => \in4x_L2_reg_n_0_[12]\,
      Q(11) => \in4x_L2_reg_n_0_[11]\,
      Q(10) => \in4x_L2_reg_n_0_[10]\,
      Q(9) => \in4x_L2_reg_n_0_[9]\,
      Q(8) => \in4x_L2_reg_n_0_[8]\,
      Q(7) => \in4x_L2_reg_n_0_[7]\,
      Q(6) => \in4x_L2_reg_n_0_[6]\,
      Q(5) => \in4x_L2_reg_n_0_[5]\,
      Q(4) => \in4x_L2_reg_n_0_[4]\,
      Q(3) => \in4x_L2_reg_n_0_[3]\,
      Q(2) => \in4x_L2_reg_n_0_[2]\,
      Q(1) => \in4x_L2_reg_n_0_[1]\,
      Q(0) => \in4x_L2_reg_n_0_[0]\,
      \result_L2_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(15 downto 12)
    );
MISO_falling_edge_25: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_16
     port map (
      D(15 downto 0) => in_M1(15 downto 0),
      Q(71) => \in4x_M1_reg_n_0_[71]\,
      Q(70) => \in4x_M1_reg_n_0_[70]\,
      Q(69) => \in4x_M1_reg_n_0_[69]\,
      Q(68) => \in4x_M1_reg_n_0_[68]\,
      Q(67) => \in4x_M1_reg_n_0_[67]\,
      Q(66) => \in4x_M1_reg_n_0_[66]\,
      Q(65) => \in4x_M1_reg_n_0_[65]\,
      Q(64) => \in4x_M1_reg_n_0_[64]\,
      Q(63) => \in4x_M1_reg_n_0_[63]\,
      Q(62) => \in4x_M1_reg_n_0_[62]\,
      Q(61) => \in4x_M1_reg_n_0_[61]\,
      Q(60) => \in4x_M1_reg_n_0_[60]\,
      Q(59) => \in4x_M1_reg_n_0_[59]\,
      Q(58) => \in4x_M1_reg_n_0_[58]\,
      Q(57) => \in4x_M1_reg_n_0_[57]\,
      Q(56) => \in4x_M1_reg_n_0_[56]\,
      Q(55) => \in4x_M1_reg_n_0_[55]\,
      Q(54) => \in4x_M1_reg_n_0_[54]\,
      Q(53) => \in4x_M1_reg_n_0_[53]\,
      Q(52) => \in4x_M1_reg_n_0_[52]\,
      Q(51) => \in4x_M1_reg_n_0_[51]\,
      Q(50) => \in4x_M1_reg_n_0_[50]\,
      Q(49) => \in4x_M1_reg_n_0_[49]\,
      Q(48) => \in4x_M1_reg_n_0_[48]\,
      Q(47) => \in4x_M1_reg_n_0_[47]\,
      Q(46) => \in4x_M1_reg_n_0_[46]\,
      Q(45) => \in4x_M1_reg_n_0_[45]\,
      Q(44) => \in4x_M1_reg_n_0_[44]\,
      Q(43) => \in4x_M1_reg_n_0_[43]\,
      Q(42) => \in4x_M1_reg_n_0_[42]\,
      Q(41) => \in4x_M1_reg_n_0_[41]\,
      Q(40) => \in4x_M1_reg_n_0_[40]\,
      Q(39) => \in4x_M1_reg_n_0_[39]\,
      Q(38) => \in4x_M1_reg_n_0_[38]\,
      Q(37) => \in4x_M1_reg_n_0_[37]\,
      Q(36) => \in4x_M1_reg_n_0_[36]\,
      Q(35) => \in4x_M1_reg_n_0_[35]\,
      Q(34) => \in4x_M1_reg_n_0_[34]\,
      Q(33) => \in4x_M1_reg_n_0_[33]\,
      Q(32) => \in4x_M1_reg_n_0_[32]\,
      Q(31) => \in4x_M1_reg_n_0_[31]\,
      Q(30) => \in4x_M1_reg_n_0_[30]\,
      Q(29) => \in4x_M1_reg_n_0_[29]\,
      Q(28) => \in4x_M1_reg_n_0_[28]\,
      Q(27) => \in4x_M1_reg_n_0_[27]\,
      Q(26) => \in4x_M1_reg_n_0_[26]\,
      Q(25) => \in4x_M1_reg_n_0_[25]\,
      Q(24) => \in4x_M1_reg_n_0_[24]\,
      Q(23) => \in4x_M1_reg_n_0_[23]\,
      Q(22) => \in4x_M1_reg_n_0_[22]\,
      Q(21) => \in4x_M1_reg_n_0_[21]\,
      Q(20) => \in4x_M1_reg_n_0_[20]\,
      Q(19) => \in4x_M1_reg_n_0_[19]\,
      Q(18) => \in4x_M1_reg_n_0_[18]\,
      Q(17) => \in4x_M1_reg_n_0_[17]\,
      Q(16) => \in4x_M1_reg_n_0_[16]\,
      Q(15) => \in4x_M1_reg_n_0_[15]\,
      Q(14) => \in4x_M1_reg_n_0_[14]\,
      Q(13) => \in4x_M1_reg_n_0_[13]\,
      Q(12) => \in4x_M1_reg_n_0_[12]\,
      Q(11) => \in4x_M1_reg_n_0_[11]\,
      Q(10) => \in4x_M1_reg_n_0_[10]\,
      Q(9) => \in4x_M1_reg_n_0_[9]\,
      Q(8) => \in4x_M1_reg_n_0_[8]\,
      Q(7) => \in4x_M1_reg_n_0_[7]\,
      Q(6) => \in4x_M1_reg_n_0_[6]\,
      Q(5) => \in4x_M1_reg_n_0_[5]\,
      Q(4) => \in4x_M1_reg_n_0_[4]\,
      Q(3) => \in4x_M1_reg_n_0_[3]\,
      Q(2) => \in4x_M1_reg_n_0_[2]\,
      Q(1) => \in4x_M1_reg_n_0_[1]\,
      Q(0) => \in4x_M1_reg_n_0_[0]\,
      \result_M1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(19 downto 16)
    );
MISO_falling_edge_26: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_17
     port map (
      D(15 downto 0) => in_M2(15 downto 0),
      Q(71) => \in4x_M2_reg_n_0_[71]\,
      Q(70) => \in4x_M2_reg_n_0_[70]\,
      Q(69) => \in4x_M2_reg_n_0_[69]\,
      Q(68) => \in4x_M2_reg_n_0_[68]\,
      Q(67) => \in4x_M2_reg_n_0_[67]\,
      Q(66) => \in4x_M2_reg_n_0_[66]\,
      Q(65) => \in4x_M2_reg_n_0_[65]\,
      Q(64) => \in4x_M2_reg_n_0_[64]\,
      Q(63) => \in4x_M2_reg_n_0_[63]\,
      Q(62) => \in4x_M2_reg_n_0_[62]\,
      Q(61) => \in4x_M2_reg_n_0_[61]\,
      Q(60) => \in4x_M2_reg_n_0_[60]\,
      Q(59) => \in4x_M2_reg_n_0_[59]\,
      Q(58) => \in4x_M2_reg_n_0_[58]\,
      Q(57) => \in4x_M2_reg_n_0_[57]\,
      Q(56) => \in4x_M2_reg_n_0_[56]\,
      Q(55) => \in4x_M2_reg_n_0_[55]\,
      Q(54) => \in4x_M2_reg_n_0_[54]\,
      Q(53) => \in4x_M2_reg_n_0_[53]\,
      Q(52) => \in4x_M2_reg_n_0_[52]\,
      Q(51) => \in4x_M2_reg_n_0_[51]\,
      Q(50) => \in4x_M2_reg_n_0_[50]\,
      Q(49) => \in4x_M2_reg_n_0_[49]\,
      Q(48) => \in4x_M2_reg_n_0_[48]\,
      Q(47) => \in4x_M2_reg_n_0_[47]\,
      Q(46) => \in4x_M2_reg_n_0_[46]\,
      Q(45) => \in4x_M2_reg_n_0_[45]\,
      Q(44) => \in4x_M2_reg_n_0_[44]\,
      Q(43) => \in4x_M2_reg_n_0_[43]\,
      Q(42) => \in4x_M2_reg_n_0_[42]\,
      Q(41) => \in4x_M2_reg_n_0_[41]\,
      Q(40) => \in4x_M2_reg_n_0_[40]\,
      Q(39) => \in4x_M2_reg_n_0_[39]\,
      Q(38) => \in4x_M2_reg_n_0_[38]\,
      Q(37) => \in4x_M2_reg_n_0_[37]\,
      Q(36) => \in4x_M2_reg_n_0_[36]\,
      Q(35) => \in4x_M2_reg_n_0_[35]\,
      Q(34) => \in4x_M2_reg_n_0_[34]\,
      Q(33) => \in4x_M2_reg_n_0_[33]\,
      Q(32) => \in4x_M2_reg_n_0_[32]\,
      Q(31) => \in4x_M2_reg_n_0_[31]\,
      Q(30) => \in4x_M2_reg_n_0_[30]\,
      Q(29) => \in4x_M2_reg_n_0_[29]\,
      Q(28) => \in4x_M2_reg_n_0_[28]\,
      Q(27) => \in4x_M2_reg_n_0_[27]\,
      Q(26) => \in4x_M2_reg_n_0_[26]\,
      Q(25) => \in4x_M2_reg_n_0_[25]\,
      Q(24) => \in4x_M2_reg_n_0_[24]\,
      Q(23) => \in4x_M2_reg_n_0_[23]\,
      Q(22) => \in4x_M2_reg_n_0_[22]\,
      Q(21) => \in4x_M2_reg_n_0_[21]\,
      Q(20) => \in4x_M2_reg_n_0_[20]\,
      Q(19) => \in4x_M2_reg_n_0_[19]\,
      Q(18) => \in4x_M2_reg_n_0_[18]\,
      Q(17) => \in4x_M2_reg_n_0_[17]\,
      Q(16) => \in4x_M2_reg_n_0_[16]\,
      Q(15) => \in4x_M2_reg_n_0_[15]\,
      Q(14) => \in4x_M2_reg_n_0_[14]\,
      Q(13) => \in4x_M2_reg_n_0_[13]\,
      Q(12) => \in4x_M2_reg_n_0_[12]\,
      Q(11) => \in4x_M2_reg_n_0_[11]\,
      Q(10) => \in4x_M2_reg_n_0_[10]\,
      Q(9) => \in4x_M2_reg_n_0_[9]\,
      Q(8) => \in4x_M2_reg_n_0_[8]\,
      Q(7) => \in4x_M2_reg_n_0_[7]\,
      Q(6) => \in4x_M2_reg_n_0_[6]\,
      Q(5) => \in4x_M2_reg_n_0_[5]\,
      Q(4) => \in4x_M2_reg_n_0_[4]\,
      Q(3) => \in4x_M2_reg_n_0_[3]\,
      Q(2) => \in4x_M2_reg_n_0_[2]\,
      Q(1) => \in4x_M2_reg_n_0_[1]\,
      Q(0) => \in4x_M2_reg_n_0_[0]\,
      \result_M2_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(19 downto 16)
    );
MISO_falling_edge_27: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_18
     port map (
      D(15 downto 0) => in_N1(15 downto 0),
      Q(71) => \in4x_N1_reg_n_0_[71]\,
      Q(70) => \in4x_N1_reg_n_0_[70]\,
      Q(69) => \in4x_N1_reg_n_0_[69]\,
      Q(68) => \in4x_N1_reg_n_0_[68]\,
      Q(67) => \in4x_N1_reg_n_0_[67]\,
      Q(66) => \in4x_N1_reg_n_0_[66]\,
      Q(65) => \in4x_N1_reg_n_0_[65]\,
      Q(64) => \in4x_N1_reg_n_0_[64]\,
      Q(63) => \in4x_N1_reg_n_0_[63]\,
      Q(62) => \in4x_N1_reg_n_0_[62]\,
      Q(61) => \in4x_N1_reg_n_0_[61]\,
      Q(60) => \in4x_N1_reg_n_0_[60]\,
      Q(59) => \in4x_N1_reg_n_0_[59]\,
      Q(58) => \in4x_N1_reg_n_0_[58]\,
      Q(57) => \in4x_N1_reg_n_0_[57]\,
      Q(56) => \in4x_N1_reg_n_0_[56]\,
      Q(55) => \in4x_N1_reg_n_0_[55]\,
      Q(54) => \in4x_N1_reg_n_0_[54]\,
      Q(53) => \in4x_N1_reg_n_0_[53]\,
      Q(52) => \in4x_N1_reg_n_0_[52]\,
      Q(51) => \in4x_N1_reg_n_0_[51]\,
      Q(50) => \in4x_N1_reg_n_0_[50]\,
      Q(49) => \in4x_N1_reg_n_0_[49]\,
      Q(48) => \in4x_N1_reg_n_0_[48]\,
      Q(47) => \in4x_N1_reg_n_0_[47]\,
      Q(46) => \in4x_N1_reg_n_0_[46]\,
      Q(45) => \in4x_N1_reg_n_0_[45]\,
      Q(44) => \in4x_N1_reg_n_0_[44]\,
      Q(43) => \in4x_N1_reg_n_0_[43]\,
      Q(42) => \in4x_N1_reg_n_0_[42]\,
      Q(41) => \in4x_N1_reg_n_0_[41]\,
      Q(40) => \in4x_N1_reg_n_0_[40]\,
      Q(39) => \in4x_N1_reg_n_0_[39]\,
      Q(38) => \in4x_N1_reg_n_0_[38]\,
      Q(37) => \in4x_N1_reg_n_0_[37]\,
      Q(36) => \in4x_N1_reg_n_0_[36]\,
      Q(35) => \in4x_N1_reg_n_0_[35]\,
      Q(34) => \in4x_N1_reg_n_0_[34]\,
      Q(33) => \in4x_N1_reg_n_0_[33]\,
      Q(32) => \in4x_N1_reg_n_0_[32]\,
      Q(31) => \in4x_N1_reg_n_0_[31]\,
      Q(30) => \in4x_N1_reg_n_0_[30]\,
      Q(29) => \in4x_N1_reg_n_0_[29]\,
      Q(28) => \in4x_N1_reg_n_0_[28]\,
      Q(27) => \in4x_N1_reg_n_0_[27]\,
      Q(26) => \in4x_N1_reg_n_0_[26]\,
      Q(25) => \in4x_N1_reg_n_0_[25]\,
      Q(24) => \in4x_N1_reg_n_0_[24]\,
      Q(23) => \in4x_N1_reg_n_0_[23]\,
      Q(22) => \in4x_N1_reg_n_0_[22]\,
      Q(21) => \in4x_N1_reg_n_0_[21]\,
      Q(20) => \in4x_N1_reg_n_0_[20]\,
      Q(19) => \in4x_N1_reg_n_0_[19]\,
      Q(18) => \in4x_N1_reg_n_0_[18]\,
      Q(17) => \in4x_N1_reg_n_0_[17]\,
      Q(16) => \in4x_N1_reg_n_0_[16]\,
      Q(15) => \in4x_N1_reg_n_0_[15]\,
      Q(14) => \in4x_N1_reg_n_0_[14]\,
      Q(13) => \in4x_N1_reg_n_0_[13]\,
      Q(12) => \in4x_N1_reg_n_0_[12]\,
      Q(11) => \in4x_N1_reg_n_0_[11]\,
      Q(10) => \in4x_N1_reg_n_0_[10]\,
      Q(9) => \in4x_N1_reg_n_0_[9]\,
      Q(8) => \in4x_N1_reg_n_0_[8]\,
      Q(7) => \in4x_N1_reg_n_0_[7]\,
      Q(6) => \in4x_N1_reg_n_0_[6]\,
      Q(5) => \in4x_N1_reg_n_0_[5]\,
      Q(4) => \in4x_N1_reg_n_0_[4]\,
      Q(3) => \in4x_N1_reg_n_0_[3]\,
      Q(2) => \in4x_N1_reg_n_0_[2]\,
      Q(1) => \in4x_N1_reg_n_0_[1]\,
      Q(0) => \in4x_N1_reg_n_0_[0]\,
      \result_N1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(23 downto 20)
    );
MISO_falling_edge_28: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_19
     port map (
      D(15 downto 0) => in_N2(15 downto 0),
      Q(71) => \in4x_N2_reg_n_0_[71]\,
      Q(70) => \in4x_N2_reg_n_0_[70]\,
      Q(69) => \in4x_N2_reg_n_0_[69]\,
      Q(68) => \in4x_N2_reg_n_0_[68]\,
      Q(67) => \in4x_N2_reg_n_0_[67]\,
      Q(66) => \in4x_N2_reg_n_0_[66]\,
      Q(65) => \in4x_N2_reg_n_0_[65]\,
      Q(64) => \in4x_N2_reg_n_0_[64]\,
      Q(63) => \in4x_N2_reg_n_0_[63]\,
      Q(62) => \in4x_N2_reg_n_0_[62]\,
      Q(61) => \in4x_N2_reg_n_0_[61]\,
      Q(60) => \in4x_N2_reg_n_0_[60]\,
      Q(59) => \in4x_N2_reg_n_0_[59]\,
      Q(58) => \in4x_N2_reg_n_0_[58]\,
      Q(57) => \in4x_N2_reg_n_0_[57]\,
      Q(56) => \in4x_N2_reg_n_0_[56]\,
      Q(55) => \in4x_N2_reg_n_0_[55]\,
      Q(54) => \in4x_N2_reg_n_0_[54]\,
      Q(53) => \in4x_N2_reg_n_0_[53]\,
      Q(52) => \in4x_N2_reg_n_0_[52]\,
      Q(51) => \in4x_N2_reg_n_0_[51]\,
      Q(50) => \in4x_N2_reg_n_0_[50]\,
      Q(49) => \in4x_N2_reg_n_0_[49]\,
      Q(48) => \in4x_N2_reg_n_0_[48]\,
      Q(47) => \in4x_N2_reg_n_0_[47]\,
      Q(46) => \in4x_N2_reg_n_0_[46]\,
      Q(45) => \in4x_N2_reg_n_0_[45]\,
      Q(44) => \in4x_N2_reg_n_0_[44]\,
      Q(43) => \in4x_N2_reg_n_0_[43]\,
      Q(42) => \in4x_N2_reg_n_0_[42]\,
      Q(41) => \in4x_N2_reg_n_0_[41]\,
      Q(40) => \in4x_N2_reg_n_0_[40]\,
      Q(39) => \in4x_N2_reg_n_0_[39]\,
      Q(38) => \in4x_N2_reg_n_0_[38]\,
      Q(37) => \in4x_N2_reg_n_0_[37]\,
      Q(36) => \in4x_N2_reg_n_0_[36]\,
      Q(35) => \in4x_N2_reg_n_0_[35]\,
      Q(34) => \in4x_N2_reg_n_0_[34]\,
      Q(33) => \in4x_N2_reg_n_0_[33]\,
      Q(32) => \in4x_N2_reg_n_0_[32]\,
      Q(31) => \in4x_N2_reg_n_0_[31]\,
      Q(30) => \in4x_N2_reg_n_0_[30]\,
      Q(29) => \in4x_N2_reg_n_0_[29]\,
      Q(28) => \in4x_N2_reg_n_0_[28]\,
      Q(27) => \in4x_N2_reg_n_0_[27]\,
      Q(26) => \in4x_N2_reg_n_0_[26]\,
      Q(25) => \in4x_N2_reg_n_0_[25]\,
      Q(24) => \in4x_N2_reg_n_0_[24]\,
      Q(23) => \in4x_N2_reg_n_0_[23]\,
      Q(22) => \in4x_N2_reg_n_0_[22]\,
      Q(21) => \in4x_N2_reg_n_0_[21]\,
      Q(20) => \in4x_N2_reg_n_0_[20]\,
      Q(19) => \in4x_N2_reg_n_0_[19]\,
      Q(18) => \in4x_N2_reg_n_0_[18]\,
      Q(17) => \in4x_N2_reg_n_0_[17]\,
      Q(16) => \in4x_N2_reg_n_0_[16]\,
      Q(15) => \in4x_N2_reg_n_0_[15]\,
      Q(14) => \in4x_N2_reg_n_0_[14]\,
      Q(13) => \in4x_N2_reg_n_0_[13]\,
      Q(12) => \in4x_N2_reg_n_0_[12]\,
      Q(11) => \in4x_N2_reg_n_0_[11]\,
      Q(10) => \in4x_N2_reg_n_0_[10]\,
      Q(9) => \in4x_N2_reg_n_0_[9]\,
      Q(8) => \in4x_N2_reg_n_0_[8]\,
      Q(7) => \in4x_N2_reg_n_0_[7]\,
      Q(6) => \in4x_N2_reg_n_0_[6]\,
      Q(5) => \in4x_N2_reg_n_0_[5]\,
      Q(4) => \in4x_N2_reg_n_0_[4]\,
      Q(3) => \in4x_N2_reg_n_0_[3]\,
      Q(2) => \in4x_N2_reg_n_0_[2]\,
      Q(1) => \in4x_N2_reg_n_0_[1]\,
      Q(0) => \in4x_N2_reg_n_0_[0]\,
      \result_N2_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(23 downto 20)
    );
MISO_falling_edge_29: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_20
     port map (
      D(15 downto 0) => in_O1(15 downto 0),
      Q(71) => \in4x_O1_reg_n_0_[71]\,
      Q(70) => \in4x_O1_reg_n_0_[70]\,
      Q(69) => \in4x_O1_reg_n_0_[69]\,
      Q(68) => \in4x_O1_reg_n_0_[68]\,
      Q(67) => \in4x_O1_reg_n_0_[67]\,
      Q(66) => \in4x_O1_reg_n_0_[66]\,
      Q(65) => \in4x_O1_reg_n_0_[65]\,
      Q(64) => \in4x_O1_reg_n_0_[64]\,
      Q(63) => \in4x_O1_reg_n_0_[63]\,
      Q(62) => \in4x_O1_reg_n_0_[62]\,
      Q(61) => \in4x_O1_reg_n_0_[61]\,
      Q(60) => \in4x_O1_reg_n_0_[60]\,
      Q(59) => \in4x_O1_reg_n_0_[59]\,
      Q(58) => \in4x_O1_reg_n_0_[58]\,
      Q(57) => \in4x_O1_reg_n_0_[57]\,
      Q(56) => \in4x_O1_reg_n_0_[56]\,
      Q(55) => \in4x_O1_reg_n_0_[55]\,
      Q(54) => \in4x_O1_reg_n_0_[54]\,
      Q(53) => \in4x_O1_reg_n_0_[53]\,
      Q(52) => \in4x_O1_reg_n_0_[52]\,
      Q(51) => \in4x_O1_reg_n_0_[51]\,
      Q(50) => \in4x_O1_reg_n_0_[50]\,
      Q(49) => \in4x_O1_reg_n_0_[49]\,
      Q(48) => \in4x_O1_reg_n_0_[48]\,
      Q(47) => \in4x_O1_reg_n_0_[47]\,
      Q(46) => \in4x_O1_reg_n_0_[46]\,
      Q(45) => \in4x_O1_reg_n_0_[45]\,
      Q(44) => \in4x_O1_reg_n_0_[44]\,
      Q(43) => \in4x_O1_reg_n_0_[43]\,
      Q(42) => \in4x_O1_reg_n_0_[42]\,
      Q(41) => \in4x_O1_reg_n_0_[41]\,
      Q(40) => \in4x_O1_reg_n_0_[40]\,
      Q(39) => \in4x_O1_reg_n_0_[39]\,
      Q(38) => \in4x_O1_reg_n_0_[38]\,
      Q(37) => \in4x_O1_reg_n_0_[37]\,
      Q(36) => \in4x_O1_reg_n_0_[36]\,
      Q(35) => \in4x_O1_reg_n_0_[35]\,
      Q(34) => \in4x_O1_reg_n_0_[34]\,
      Q(33) => \in4x_O1_reg_n_0_[33]\,
      Q(32) => \in4x_O1_reg_n_0_[32]\,
      Q(31) => \in4x_O1_reg_n_0_[31]\,
      Q(30) => \in4x_O1_reg_n_0_[30]\,
      Q(29) => \in4x_O1_reg_n_0_[29]\,
      Q(28) => \in4x_O1_reg_n_0_[28]\,
      Q(27) => \in4x_O1_reg_n_0_[27]\,
      Q(26) => \in4x_O1_reg_n_0_[26]\,
      Q(25) => \in4x_O1_reg_n_0_[25]\,
      Q(24) => \in4x_O1_reg_n_0_[24]\,
      Q(23) => \in4x_O1_reg_n_0_[23]\,
      Q(22) => \in4x_O1_reg_n_0_[22]\,
      Q(21) => \in4x_O1_reg_n_0_[21]\,
      Q(20) => \in4x_O1_reg_n_0_[20]\,
      Q(19) => \in4x_O1_reg_n_0_[19]\,
      Q(18) => \in4x_O1_reg_n_0_[18]\,
      Q(17) => \in4x_O1_reg_n_0_[17]\,
      Q(16) => \in4x_O1_reg_n_0_[16]\,
      Q(15) => \in4x_O1_reg_n_0_[15]\,
      Q(14) => \in4x_O1_reg_n_0_[14]\,
      Q(13) => \in4x_O1_reg_n_0_[13]\,
      Q(12) => \in4x_O1_reg_n_0_[12]\,
      Q(11) => \in4x_O1_reg_n_0_[11]\,
      Q(10) => \in4x_O1_reg_n_0_[10]\,
      Q(9) => \in4x_O1_reg_n_0_[9]\,
      Q(8) => \in4x_O1_reg_n_0_[8]\,
      Q(7) => \in4x_O1_reg_n_0_[7]\,
      Q(6) => \in4x_O1_reg_n_0_[6]\,
      Q(5) => \in4x_O1_reg_n_0_[5]\,
      Q(4) => \in4x_O1_reg_n_0_[4]\,
      Q(3) => \in4x_O1_reg_n_0_[3]\,
      Q(2) => \in4x_O1_reg_n_0_[2]\,
      Q(1) => \in4x_O1_reg_n_0_[1]\,
      Q(0) => \in4x_O1_reg_n_0_[0]\,
      \result_O1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(27 downto 24)
    );
MISO_falling_edge_3: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_21
     port map (
      D(15 downto 0) => in_B1(15 downto 0),
      Q(71) => \in4x_B1_reg_n_0_[71]\,
      Q(70) => \in4x_B1_reg_n_0_[70]\,
      Q(69) => \in4x_B1_reg_n_0_[69]\,
      Q(68) => \in4x_B1_reg_n_0_[68]\,
      Q(67) => \in4x_B1_reg_n_0_[67]\,
      Q(66) => \in4x_B1_reg_n_0_[66]\,
      Q(65) => \in4x_B1_reg_n_0_[65]\,
      Q(64) => \in4x_B1_reg_n_0_[64]\,
      Q(63) => \in4x_B1_reg_n_0_[63]\,
      Q(62) => \in4x_B1_reg_n_0_[62]\,
      Q(61) => \in4x_B1_reg_n_0_[61]\,
      Q(60) => \in4x_B1_reg_n_0_[60]\,
      Q(59) => \in4x_B1_reg_n_0_[59]\,
      Q(58) => \in4x_B1_reg_n_0_[58]\,
      Q(57) => \in4x_B1_reg_n_0_[57]\,
      Q(56) => \in4x_B1_reg_n_0_[56]\,
      Q(55) => \in4x_B1_reg_n_0_[55]\,
      Q(54) => \in4x_B1_reg_n_0_[54]\,
      Q(53) => \in4x_B1_reg_n_0_[53]\,
      Q(52) => \in4x_B1_reg_n_0_[52]\,
      Q(51) => \in4x_B1_reg_n_0_[51]\,
      Q(50) => \in4x_B1_reg_n_0_[50]\,
      Q(49) => \in4x_B1_reg_n_0_[49]\,
      Q(48) => \in4x_B1_reg_n_0_[48]\,
      Q(47) => \in4x_B1_reg_n_0_[47]\,
      Q(46) => \in4x_B1_reg_n_0_[46]\,
      Q(45) => \in4x_B1_reg_n_0_[45]\,
      Q(44) => \in4x_B1_reg_n_0_[44]\,
      Q(43) => \in4x_B1_reg_n_0_[43]\,
      Q(42) => \in4x_B1_reg_n_0_[42]\,
      Q(41) => \in4x_B1_reg_n_0_[41]\,
      Q(40) => \in4x_B1_reg_n_0_[40]\,
      Q(39) => \in4x_B1_reg_n_0_[39]\,
      Q(38) => \in4x_B1_reg_n_0_[38]\,
      Q(37) => \in4x_B1_reg_n_0_[37]\,
      Q(36) => \in4x_B1_reg_n_0_[36]\,
      Q(35) => \in4x_B1_reg_n_0_[35]\,
      Q(34) => \in4x_B1_reg_n_0_[34]\,
      Q(33) => \in4x_B1_reg_n_0_[33]\,
      Q(32) => \in4x_B1_reg_n_0_[32]\,
      Q(31) => \in4x_B1_reg_n_0_[31]\,
      Q(30) => \in4x_B1_reg_n_0_[30]\,
      Q(29) => \in4x_B1_reg_n_0_[29]\,
      Q(28) => \in4x_B1_reg_n_0_[28]\,
      Q(27) => \in4x_B1_reg_n_0_[27]\,
      Q(26) => \in4x_B1_reg_n_0_[26]\,
      Q(25) => \in4x_B1_reg_n_0_[25]\,
      Q(24) => \in4x_B1_reg_n_0_[24]\,
      Q(23) => \in4x_B1_reg_n_0_[23]\,
      Q(22) => \in4x_B1_reg_n_0_[22]\,
      Q(21) => \in4x_B1_reg_n_0_[21]\,
      Q(20) => \in4x_B1_reg_n_0_[20]\,
      Q(19) => \in4x_B1_reg_n_0_[19]\,
      Q(18) => \in4x_B1_reg_n_0_[18]\,
      Q(17) => \in4x_B1_reg_n_0_[17]\,
      Q(16) => \in4x_B1_reg_n_0_[16]\,
      Q(15) => \in4x_B1_reg_n_0_[15]\,
      Q(14) => \in4x_B1_reg_n_0_[14]\,
      Q(13) => \in4x_B1_reg_n_0_[13]\,
      Q(12) => \in4x_B1_reg_n_0_[12]\,
      Q(11) => \in4x_B1_reg_n_0_[11]\,
      Q(10) => \in4x_B1_reg_n_0_[10]\,
      Q(9) => \in4x_B1_reg_n_0_[9]\,
      Q(8) => \in4x_B1_reg_n_0_[8]\,
      Q(7) => \in4x_B1_reg_n_0_[7]\,
      Q(6) => \in4x_B1_reg_n_0_[6]\,
      Q(5) => \in4x_B1_reg_n_0_[5]\,
      Q(4) => \in4x_B1_reg_n_0_[4]\,
      Q(3) => \in4x_B1_reg_n_0_[3]\,
      Q(2) => \in4x_B1_reg_n_0_[2]\,
      Q(1) => \in4x_B1_reg_n_0_[1]\,
      Q(0) => \in4x_B1_reg_n_0_[0]\,
      \result_B1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(7 downto 4)
    );
MISO_falling_edge_30: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_22
     port map (
      D(15 downto 0) => in_O2(15 downto 0),
      Q(71) => \in4x_O2_reg_n_0_[71]\,
      Q(70) => \in4x_O2_reg_n_0_[70]\,
      Q(69) => \in4x_O2_reg_n_0_[69]\,
      Q(68) => \in4x_O2_reg_n_0_[68]\,
      Q(67) => \in4x_O2_reg_n_0_[67]\,
      Q(66) => \in4x_O2_reg_n_0_[66]\,
      Q(65) => \in4x_O2_reg_n_0_[65]\,
      Q(64) => \in4x_O2_reg_n_0_[64]\,
      Q(63) => \in4x_O2_reg_n_0_[63]\,
      Q(62) => \in4x_O2_reg_n_0_[62]\,
      Q(61) => \in4x_O2_reg_n_0_[61]\,
      Q(60) => \in4x_O2_reg_n_0_[60]\,
      Q(59) => \in4x_O2_reg_n_0_[59]\,
      Q(58) => \in4x_O2_reg_n_0_[58]\,
      Q(57) => \in4x_O2_reg_n_0_[57]\,
      Q(56) => \in4x_O2_reg_n_0_[56]\,
      Q(55) => \in4x_O2_reg_n_0_[55]\,
      Q(54) => \in4x_O2_reg_n_0_[54]\,
      Q(53) => \in4x_O2_reg_n_0_[53]\,
      Q(52) => \in4x_O2_reg_n_0_[52]\,
      Q(51) => \in4x_O2_reg_n_0_[51]\,
      Q(50) => \in4x_O2_reg_n_0_[50]\,
      Q(49) => \in4x_O2_reg_n_0_[49]\,
      Q(48) => \in4x_O2_reg_n_0_[48]\,
      Q(47) => \in4x_O2_reg_n_0_[47]\,
      Q(46) => \in4x_O2_reg_n_0_[46]\,
      Q(45) => \in4x_O2_reg_n_0_[45]\,
      Q(44) => \in4x_O2_reg_n_0_[44]\,
      Q(43) => \in4x_O2_reg_n_0_[43]\,
      Q(42) => \in4x_O2_reg_n_0_[42]\,
      Q(41) => \in4x_O2_reg_n_0_[41]\,
      Q(40) => \in4x_O2_reg_n_0_[40]\,
      Q(39) => \in4x_O2_reg_n_0_[39]\,
      Q(38) => \in4x_O2_reg_n_0_[38]\,
      Q(37) => \in4x_O2_reg_n_0_[37]\,
      Q(36) => \in4x_O2_reg_n_0_[36]\,
      Q(35) => \in4x_O2_reg_n_0_[35]\,
      Q(34) => \in4x_O2_reg_n_0_[34]\,
      Q(33) => \in4x_O2_reg_n_0_[33]\,
      Q(32) => \in4x_O2_reg_n_0_[32]\,
      Q(31) => \in4x_O2_reg_n_0_[31]\,
      Q(30) => \in4x_O2_reg_n_0_[30]\,
      Q(29) => \in4x_O2_reg_n_0_[29]\,
      Q(28) => \in4x_O2_reg_n_0_[28]\,
      Q(27) => \in4x_O2_reg_n_0_[27]\,
      Q(26) => \in4x_O2_reg_n_0_[26]\,
      Q(25) => \in4x_O2_reg_n_0_[25]\,
      Q(24) => \in4x_O2_reg_n_0_[24]\,
      Q(23) => \in4x_O2_reg_n_0_[23]\,
      Q(22) => \in4x_O2_reg_n_0_[22]\,
      Q(21) => \in4x_O2_reg_n_0_[21]\,
      Q(20) => \in4x_O2_reg_n_0_[20]\,
      Q(19) => \in4x_O2_reg_n_0_[19]\,
      Q(18) => \in4x_O2_reg_n_0_[18]\,
      Q(17) => \in4x_O2_reg_n_0_[17]\,
      Q(16) => \in4x_O2_reg_n_0_[16]\,
      Q(15) => \in4x_O2_reg_n_0_[15]\,
      Q(14) => \in4x_O2_reg_n_0_[14]\,
      Q(13) => \in4x_O2_reg_n_0_[13]\,
      Q(12) => \in4x_O2_reg_n_0_[12]\,
      Q(11) => \in4x_O2_reg_n_0_[11]\,
      Q(10) => \in4x_O2_reg_n_0_[10]\,
      Q(9) => \in4x_O2_reg_n_0_[9]\,
      Q(8) => \in4x_O2_reg_n_0_[8]\,
      Q(7) => \in4x_O2_reg_n_0_[7]\,
      Q(6) => \in4x_O2_reg_n_0_[6]\,
      Q(5) => \in4x_O2_reg_n_0_[5]\,
      Q(4) => \in4x_O2_reg_n_0_[4]\,
      Q(3) => \in4x_O2_reg_n_0_[3]\,
      Q(2) => \in4x_O2_reg_n_0_[2]\,
      Q(1) => \in4x_O2_reg_n_0_[1]\,
      Q(0) => \in4x_O2_reg_n_0_[0]\,
      \result_O2_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(27 downto 24)
    );
MISO_falling_edge_31: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_23
     port map (
      D(15 downto 0) => in_P1(15 downto 0),
      Q(71) => \in4x_P1_reg_n_0_[71]\,
      Q(70) => \in4x_P1_reg_n_0_[70]\,
      Q(69) => \in4x_P1_reg_n_0_[69]\,
      Q(68) => \in4x_P1_reg_n_0_[68]\,
      Q(67) => \in4x_P1_reg_n_0_[67]\,
      Q(66) => \in4x_P1_reg_n_0_[66]\,
      Q(65) => \in4x_P1_reg_n_0_[65]\,
      Q(64) => \in4x_P1_reg_n_0_[64]\,
      Q(63) => \in4x_P1_reg_n_0_[63]\,
      Q(62) => \in4x_P1_reg_n_0_[62]\,
      Q(61) => \in4x_P1_reg_n_0_[61]\,
      Q(60) => \in4x_P1_reg_n_0_[60]\,
      Q(59) => \in4x_P1_reg_n_0_[59]\,
      Q(58) => \in4x_P1_reg_n_0_[58]\,
      Q(57) => \in4x_P1_reg_n_0_[57]\,
      Q(56) => \in4x_P1_reg_n_0_[56]\,
      Q(55) => \in4x_P1_reg_n_0_[55]\,
      Q(54) => \in4x_P1_reg_n_0_[54]\,
      Q(53) => \in4x_P1_reg_n_0_[53]\,
      Q(52) => \in4x_P1_reg_n_0_[52]\,
      Q(51) => \in4x_P1_reg_n_0_[51]\,
      Q(50) => \in4x_P1_reg_n_0_[50]\,
      Q(49) => \in4x_P1_reg_n_0_[49]\,
      Q(48) => \in4x_P1_reg_n_0_[48]\,
      Q(47) => \in4x_P1_reg_n_0_[47]\,
      Q(46) => \in4x_P1_reg_n_0_[46]\,
      Q(45) => \in4x_P1_reg_n_0_[45]\,
      Q(44) => \in4x_P1_reg_n_0_[44]\,
      Q(43) => \in4x_P1_reg_n_0_[43]\,
      Q(42) => \in4x_P1_reg_n_0_[42]\,
      Q(41) => \in4x_P1_reg_n_0_[41]\,
      Q(40) => \in4x_P1_reg_n_0_[40]\,
      Q(39) => \in4x_P1_reg_n_0_[39]\,
      Q(38) => \in4x_P1_reg_n_0_[38]\,
      Q(37) => \in4x_P1_reg_n_0_[37]\,
      Q(36) => \in4x_P1_reg_n_0_[36]\,
      Q(35) => \in4x_P1_reg_n_0_[35]\,
      Q(34) => \in4x_P1_reg_n_0_[34]\,
      Q(33) => \in4x_P1_reg_n_0_[33]\,
      Q(32) => \in4x_P1_reg_n_0_[32]\,
      Q(31) => \in4x_P1_reg_n_0_[31]\,
      Q(30) => \in4x_P1_reg_n_0_[30]\,
      Q(29) => \in4x_P1_reg_n_0_[29]\,
      Q(28) => \in4x_P1_reg_n_0_[28]\,
      Q(27) => \in4x_P1_reg_n_0_[27]\,
      Q(26) => \in4x_P1_reg_n_0_[26]\,
      Q(25) => \in4x_P1_reg_n_0_[25]\,
      Q(24) => \in4x_P1_reg_n_0_[24]\,
      Q(23) => \in4x_P1_reg_n_0_[23]\,
      Q(22) => \in4x_P1_reg_n_0_[22]\,
      Q(21) => \in4x_P1_reg_n_0_[21]\,
      Q(20) => \in4x_P1_reg_n_0_[20]\,
      Q(19) => \in4x_P1_reg_n_0_[19]\,
      Q(18) => \in4x_P1_reg_n_0_[18]\,
      Q(17) => \in4x_P1_reg_n_0_[17]\,
      Q(16) => \in4x_P1_reg_n_0_[16]\,
      Q(15) => \in4x_P1_reg_n_0_[15]\,
      Q(14) => \in4x_P1_reg_n_0_[14]\,
      Q(13) => \in4x_P1_reg_n_0_[13]\,
      Q(12) => \in4x_P1_reg_n_0_[12]\,
      Q(11) => \in4x_P1_reg_n_0_[11]\,
      Q(10) => \in4x_P1_reg_n_0_[10]\,
      Q(9) => \in4x_P1_reg_n_0_[9]\,
      Q(8) => \in4x_P1_reg_n_0_[8]\,
      Q(7) => \in4x_P1_reg_n_0_[7]\,
      Q(6) => \in4x_P1_reg_n_0_[6]\,
      Q(5) => \in4x_P1_reg_n_0_[5]\,
      Q(4) => \in4x_P1_reg_n_0_[4]\,
      Q(3) => \in4x_P1_reg_n_0_[3]\,
      Q(2) => \in4x_P1_reg_n_0_[2]\,
      Q(1) => \in4x_P1_reg_n_0_[1]\,
      Q(0) => \in4x_P1_reg_n_0_[0]\,
      \result_P1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(31 downto 28)
    );
MISO_falling_edge_32: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_24
     port map (
      D(15 downto 0) => in_P2(15 downto 0),
      Q(71) => \in4x_P2_reg_n_0_[71]\,
      Q(70) => \in4x_P2_reg_n_0_[70]\,
      Q(69) => \in4x_P2_reg_n_0_[69]\,
      Q(68) => \in4x_P2_reg_n_0_[68]\,
      Q(67) => \in4x_P2_reg_n_0_[67]\,
      Q(66) => \in4x_P2_reg_n_0_[66]\,
      Q(65) => \in4x_P2_reg_n_0_[65]\,
      Q(64) => \in4x_P2_reg_n_0_[64]\,
      Q(63) => \in4x_P2_reg_n_0_[63]\,
      Q(62) => \in4x_P2_reg_n_0_[62]\,
      Q(61) => \in4x_P2_reg_n_0_[61]\,
      Q(60) => \in4x_P2_reg_n_0_[60]\,
      Q(59) => \in4x_P2_reg_n_0_[59]\,
      Q(58) => \in4x_P2_reg_n_0_[58]\,
      Q(57) => \in4x_P2_reg_n_0_[57]\,
      Q(56) => \in4x_P2_reg_n_0_[56]\,
      Q(55) => \in4x_P2_reg_n_0_[55]\,
      Q(54) => \in4x_P2_reg_n_0_[54]\,
      Q(53) => \in4x_P2_reg_n_0_[53]\,
      Q(52) => \in4x_P2_reg_n_0_[52]\,
      Q(51) => \in4x_P2_reg_n_0_[51]\,
      Q(50) => \in4x_P2_reg_n_0_[50]\,
      Q(49) => \in4x_P2_reg_n_0_[49]\,
      Q(48) => \in4x_P2_reg_n_0_[48]\,
      Q(47) => \in4x_P2_reg_n_0_[47]\,
      Q(46) => \in4x_P2_reg_n_0_[46]\,
      Q(45) => \in4x_P2_reg_n_0_[45]\,
      Q(44) => \in4x_P2_reg_n_0_[44]\,
      Q(43) => \in4x_P2_reg_n_0_[43]\,
      Q(42) => \in4x_P2_reg_n_0_[42]\,
      Q(41) => \in4x_P2_reg_n_0_[41]\,
      Q(40) => \in4x_P2_reg_n_0_[40]\,
      Q(39) => \in4x_P2_reg_n_0_[39]\,
      Q(38) => \in4x_P2_reg_n_0_[38]\,
      Q(37) => \in4x_P2_reg_n_0_[37]\,
      Q(36) => \in4x_P2_reg_n_0_[36]\,
      Q(35) => \in4x_P2_reg_n_0_[35]\,
      Q(34) => \in4x_P2_reg_n_0_[34]\,
      Q(33) => \in4x_P2_reg_n_0_[33]\,
      Q(32) => \in4x_P2_reg_n_0_[32]\,
      Q(31) => \in4x_P2_reg_n_0_[31]\,
      Q(30) => \in4x_P2_reg_n_0_[30]\,
      Q(29) => \in4x_P2_reg_n_0_[29]\,
      Q(28) => \in4x_P2_reg_n_0_[28]\,
      Q(27) => \in4x_P2_reg_n_0_[27]\,
      Q(26) => \in4x_P2_reg_n_0_[26]\,
      Q(25) => \in4x_P2_reg_n_0_[25]\,
      Q(24) => \in4x_P2_reg_n_0_[24]\,
      Q(23) => \in4x_P2_reg_n_0_[23]\,
      Q(22) => \in4x_P2_reg_n_0_[22]\,
      Q(21) => \in4x_P2_reg_n_0_[21]\,
      Q(20) => \in4x_P2_reg_n_0_[20]\,
      Q(19) => \in4x_P2_reg_n_0_[19]\,
      Q(18) => \in4x_P2_reg_n_0_[18]\,
      Q(17) => \in4x_P2_reg_n_0_[17]\,
      Q(16) => \in4x_P2_reg_n_0_[16]\,
      Q(15) => \in4x_P2_reg_n_0_[15]\,
      Q(14) => \in4x_P2_reg_n_0_[14]\,
      Q(13) => \in4x_P2_reg_n_0_[13]\,
      Q(12) => \in4x_P2_reg_n_0_[12]\,
      Q(11) => \in4x_P2_reg_n_0_[11]\,
      Q(10) => \in4x_P2_reg_n_0_[10]\,
      Q(9) => \in4x_P2_reg_n_0_[9]\,
      Q(8) => \in4x_P2_reg_n_0_[8]\,
      Q(7) => \in4x_P2_reg_n_0_[7]\,
      Q(6) => \in4x_P2_reg_n_0_[6]\,
      Q(5) => \in4x_P2_reg_n_0_[5]\,
      Q(4) => \in4x_P2_reg_n_0_[4]\,
      Q(3) => \in4x_P2_reg_n_0_[3]\,
      Q(2) => \in4x_P2_reg_n_0_[2]\,
      Q(1) => \in4x_P2_reg_n_0_[1]\,
      Q(0) => \in4x_P2_reg_n_0_[0]\,
      \result_P2_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(31 downto 28)
    );
MISO_falling_edge_4: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_25
     port map (
      D(15 downto 0) => in_B2(15 downto 0),
      Q(71) => \in4x_B2_reg_n_0_[71]\,
      Q(70) => \in4x_B2_reg_n_0_[70]\,
      Q(69) => \in4x_B2_reg_n_0_[69]\,
      Q(68) => \in4x_B2_reg_n_0_[68]\,
      Q(67) => \in4x_B2_reg_n_0_[67]\,
      Q(66) => \in4x_B2_reg_n_0_[66]\,
      Q(65) => \in4x_B2_reg_n_0_[65]\,
      Q(64) => \in4x_B2_reg_n_0_[64]\,
      Q(63) => \in4x_B2_reg_n_0_[63]\,
      Q(62) => \in4x_B2_reg_n_0_[62]\,
      Q(61) => \in4x_B2_reg_n_0_[61]\,
      Q(60) => \in4x_B2_reg_n_0_[60]\,
      Q(59) => \in4x_B2_reg_n_0_[59]\,
      Q(58) => \in4x_B2_reg_n_0_[58]\,
      Q(57) => \in4x_B2_reg_n_0_[57]\,
      Q(56) => \in4x_B2_reg_n_0_[56]\,
      Q(55) => \in4x_B2_reg_n_0_[55]\,
      Q(54) => \in4x_B2_reg_n_0_[54]\,
      Q(53) => \in4x_B2_reg_n_0_[53]\,
      Q(52) => \in4x_B2_reg_n_0_[52]\,
      Q(51) => \in4x_B2_reg_n_0_[51]\,
      Q(50) => \in4x_B2_reg_n_0_[50]\,
      Q(49) => \in4x_B2_reg_n_0_[49]\,
      Q(48) => \in4x_B2_reg_n_0_[48]\,
      Q(47) => \in4x_B2_reg_n_0_[47]\,
      Q(46) => \in4x_B2_reg_n_0_[46]\,
      Q(45) => \in4x_B2_reg_n_0_[45]\,
      Q(44) => \in4x_B2_reg_n_0_[44]\,
      Q(43) => \in4x_B2_reg_n_0_[43]\,
      Q(42) => \in4x_B2_reg_n_0_[42]\,
      Q(41) => \in4x_B2_reg_n_0_[41]\,
      Q(40) => \in4x_B2_reg_n_0_[40]\,
      Q(39) => \in4x_B2_reg_n_0_[39]\,
      Q(38) => \in4x_B2_reg_n_0_[38]\,
      Q(37) => \in4x_B2_reg_n_0_[37]\,
      Q(36) => \in4x_B2_reg_n_0_[36]\,
      Q(35) => \in4x_B2_reg_n_0_[35]\,
      Q(34) => \in4x_B2_reg_n_0_[34]\,
      Q(33) => \in4x_B2_reg_n_0_[33]\,
      Q(32) => \in4x_B2_reg_n_0_[32]\,
      Q(31) => \in4x_B2_reg_n_0_[31]\,
      Q(30) => \in4x_B2_reg_n_0_[30]\,
      Q(29) => \in4x_B2_reg_n_0_[29]\,
      Q(28) => \in4x_B2_reg_n_0_[28]\,
      Q(27) => \in4x_B2_reg_n_0_[27]\,
      Q(26) => \in4x_B2_reg_n_0_[26]\,
      Q(25) => \in4x_B2_reg_n_0_[25]\,
      Q(24) => \in4x_B2_reg_n_0_[24]\,
      Q(23) => \in4x_B2_reg_n_0_[23]\,
      Q(22) => \in4x_B2_reg_n_0_[22]\,
      Q(21) => \in4x_B2_reg_n_0_[21]\,
      Q(20) => \in4x_B2_reg_n_0_[20]\,
      Q(19) => \in4x_B2_reg_n_0_[19]\,
      Q(18) => \in4x_B2_reg_n_0_[18]\,
      Q(17) => \in4x_B2_reg_n_0_[17]\,
      Q(16) => \in4x_B2_reg_n_0_[16]\,
      Q(15) => \in4x_B2_reg_n_0_[15]\,
      Q(14) => \in4x_B2_reg_n_0_[14]\,
      Q(13) => \in4x_B2_reg_n_0_[13]\,
      Q(12) => \in4x_B2_reg_n_0_[12]\,
      Q(11) => \in4x_B2_reg_n_0_[11]\,
      Q(10) => \in4x_B2_reg_n_0_[10]\,
      Q(9) => \in4x_B2_reg_n_0_[9]\,
      Q(8) => \in4x_B2_reg_n_0_[8]\,
      Q(7) => \in4x_B2_reg_n_0_[7]\,
      Q(6) => \in4x_B2_reg_n_0_[6]\,
      Q(5) => \in4x_B2_reg_n_0_[5]\,
      Q(4) => \in4x_B2_reg_n_0_[4]\,
      Q(3) => \in4x_B2_reg_n_0_[3]\,
      Q(2) => \in4x_B2_reg_n_0_[2]\,
      Q(1) => \in4x_B2_reg_n_0_[1]\,
      Q(0) => \in4x_B2_reg_n_0_[0]\,
      \result_B2_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(7 downto 4)
    );
MISO_falling_edge_5: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_26
     port map (
      D(15 downto 0) => in_C1(15 downto 0),
      Q(71) => \in4x_C1_reg_n_0_[71]\,
      Q(70) => \in4x_C1_reg_n_0_[70]\,
      Q(69) => \in4x_C1_reg_n_0_[69]\,
      Q(68) => \in4x_C1_reg_n_0_[68]\,
      Q(67) => \in4x_C1_reg_n_0_[67]\,
      Q(66) => \in4x_C1_reg_n_0_[66]\,
      Q(65) => \in4x_C1_reg_n_0_[65]\,
      Q(64) => \in4x_C1_reg_n_0_[64]\,
      Q(63) => \in4x_C1_reg_n_0_[63]\,
      Q(62) => \in4x_C1_reg_n_0_[62]\,
      Q(61) => \in4x_C1_reg_n_0_[61]\,
      Q(60) => \in4x_C1_reg_n_0_[60]\,
      Q(59) => \in4x_C1_reg_n_0_[59]\,
      Q(58) => \in4x_C1_reg_n_0_[58]\,
      Q(57) => \in4x_C1_reg_n_0_[57]\,
      Q(56) => \in4x_C1_reg_n_0_[56]\,
      Q(55) => \in4x_C1_reg_n_0_[55]\,
      Q(54) => \in4x_C1_reg_n_0_[54]\,
      Q(53) => \in4x_C1_reg_n_0_[53]\,
      Q(52) => \in4x_C1_reg_n_0_[52]\,
      Q(51) => \in4x_C1_reg_n_0_[51]\,
      Q(50) => \in4x_C1_reg_n_0_[50]\,
      Q(49) => \in4x_C1_reg_n_0_[49]\,
      Q(48) => \in4x_C1_reg_n_0_[48]\,
      Q(47) => \in4x_C1_reg_n_0_[47]\,
      Q(46) => \in4x_C1_reg_n_0_[46]\,
      Q(45) => \in4x_C1_reg_n_0_[45]\,
      Q(44) => \in4x_C1_reg_n_0_[44]\,
      Q(43) => \in4x_C1_reg_n_0_[43]\,
      Q(42) => \in4x_C1_reg_n_0_[42]\,
      Q(41) => \in4x_C1_reg_n_0_[41]\,
      Q(40) => \in4x_C1_reg_n_0_[40]\,
      Q(39) => \in4x_C1_reg_n_0_[39]\,
      Q(38) => \in4x_C1_reg_n_0_[38]\,
      Q(37) => \in4x_C1_reg_n_0_[37]\,
      Q(36) => \in4x_C1_reg_n_0_[36]\,
      Q(35) => \in4x_C1_reg_n_0_[35]\,
      Q(34) => \in4x_C1_reg_n_0_[34]\,
      Q(33) => \in4x_C1_reg_n_0_[33]\,
      Q(32) => \in4x_C1_reg_n_0_[32]\,
      Q(31) => \in4x_C1_reg_n_0_[31]\,
      Q(30) => \in4x_C1_reg_n_0_[30]\,
      Q(29) => \in4x_C1_reg_n_0_[29]\,
      Q(28) => \in4x_C1_reg_n_0_[28]\,
      Q(27) => \in4x_C1_reg_n_0_[27]\,
      Q(26) => \in4x_C1_reg_n_0_[26]\,
      Q(25) => \in4x_C1_reg_n_0_[25]\,
      Q(24) => \in4x_C1_reg_n_0_[24]\,
      Q(23) => \in4x_C1_reg_n_0_[23]\,
      Q(22) => \in4x_C1_reg_n_0_[22]\,
      Q(21) => \in4x_C1_reg_n_0_[21]\,
      Q(20) => \in4x_C1_reg_n_0_[20]\,
      Q(19) => \in4x_C1_reg_n_0_[19]\,
      Q(18) => \in4x_C1_reg_n_0_[18]\,
      Q(17) => \in4x_C1_reg_n_0_[17]\,
      Q(16) => \in4x_C1_reg_n_0_[16]\,
      Q(15) => \in4x_C1_reg_n_0_[15]\,
      Q(14) => \in4x_C1_reg_n_0_[14]\,
      Q(13) => \in4x_C1_reg_n_0_[13]\,
      Q(12) => \in4x_C1_reg_n_0_[12]\,
      Q(11) => \in4x_C1_reg_n_0_[11]\,
      Q(10) => \in4x_C1_reg_n_0_[10]\,
      Q(9) => \in4x_C1_reg_n_0_[9]\,
      Q(8) => \in4x_C1_reg_n_0_[8]\,
      Q(7) => \in4x_C1_reg_n_0_[7]\,
      Q(6) => \in4x_C1_reg_n_0_[6]\,
      Q(5) => \in4x_C1_reg_n_0_[5]\,
      Q(4) => \in4x_C1_reg_n_0_[4]\,
      Q(3) => \in4x_C1_reg_n_0_[3]\,
      Q(2) => \in4x_C1_reg_n_0_[2]\,
      Q(1) => \in4x_C1_reg_n_0_[1]\,
      Q(0) => \in4x_C1_reg_n_0_[0]\,
      \result_C1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(11 downto 8)
    );
MISO_falling_edge_6: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_27
     port map (
      D(15 downto 0) => in_C2(15 downto 0),
      Q(71) => \in4x_C2_reg_n_0_[71]\,
      Q(70) => \in4x_C2_reg_n_0_[70]\,
      Q(69) => \in4x_C2_reg_n_0_[69]\,
      Q(68) => \in4x_C2_reg_n_0_[68]\,
      Q(67) => \in4x_C2_reg_n_0_[67]\,
      Q(66) => \in4x_C2_reg_n_0_[66]\,
      Q(65) => \in4x_C2_reg_n_0_[65]\,
      Q(64) => \in4x_C2_reg_n_0_[64]\,
      Q(63) => \in4x_C2_reg_n_0_[63]\,
      Q(62) => \in4x_C2_reg_n_0_[62]\,
      Q(61) => \in4x_C2_reg_n_0_[61]\,
      Q(60) => \in4x_C2_reg_n_0_[60]\,
      Q(59) => \in4x_C2_reg_n_0_[59]\,
      Q(58) => \in4x_C2_reg_n_0_[58]\,
      Q(57) => \in4x_C2_reg_n_0_[57]\,
      Q(56) => \in4x_C2_reg_n_0_[56]\,
      Q(55) => \in4x_C2_reg_n_0_[55]\,
      Q(54) => \in4x_C2_reg_n_0_[54]\,
      Q(53) => \in4x_C2_reg_n_0_[53]\,
      Q(52) => \in4x_C2_reg_n_0_[52]\,
      Q(51) => \in4x_C2_reg_n_0_[51]\,
      Q(50) => \in4x_C2_reg_n_0_[50]\,
      Q(49) => \in4x_C2_reg_n_0_[49]\,
      Q(48) => \in4x_C2_reg_n_0_[48]\,
      Q(47) => \in4x_C2_reg_n_0_[47]\,
      Q(46) => \in4x_C2_reg_n_0_[46]\,
      Q(45) => \in4x_C2_reg_n_0_[45]\,
      Q(44) => \in4x_C2_reg_n_0_[44]\,
      Q(43) => \in4x_C2_reg_n_0_[43]\,
      Q(42) => \in4x_C2_reg_n_0_[42]\,
      Q(41) => \in4x_C2_reg_n_0_[41]\,
      Q(40) => \in4x_C2_reg_n_0_[40]\,
      Q(39) => \in4x_C2_reg_n_0_[39]\,
      Q(38) => \in4x_C2_reg_n_0_[38]\,
      Q(37) => \in4x_C2_reg_n_0_[37]\,
      Q(36) => \in4x_C2_reg_n_0_[36]\,
      Q(35) => \in4x_C2_reg_n_0_[35]\,
      Q(34) => \in4x_C2_reg_n_0_[34]\,
      Q(33) => \in4x_C2_reg_n_0_[33]\,
      Q(32) => \in4x_C2_reg_n_0_[32]\,
      Q(31) => \in4x_C2_reg_n_0_[31]\,
      Q(30) => \in4x_C2_reg_n_0_[30]\,
      Q(29) => \in4x_C2_reg_n_0_[29]\,
      Q(28) => \in4x_C2_reg_n_0_[28]\,
      Q(27) => \in4x_C2_reg_n_0_[27]\,
      Q(26) => \in4x_C2_reg_n_0_[26]\,
      Q(25) => \in4x_C2_reg_n_0_[25]\,
      Q(24) => \in4x_C2_reg_n_0_[24]\,
      Q(23) => \in4x_C2_reg_n_0_[23]\,
      Q(22) => \in4x_C2_reg_n_0_[22]\,
      Q(21) => \in4x_C2_reg_n_0_[21]\,
      Q(20) => \in4x_C2_reg_n_0_[20]\,
      Q(19) => \in4x_C2_reg_n_0_[19]\,
      Q(18) => \in4x_C2_reg_n_0_[18]\,
      Q(17) => \in4x_C2_reg_n_0_[17]\,
      Q(16) => \in4x_C2_reg_n_0_[16]\,
      Q(15) => \in4x_C2_reg_n_0_[15]\,
      Q(14) => \in4x_C2_reg_n_0_[14]\,
      Q(13) => \in4x_C2_reg_n_0_[13]\,
      Q(12) => \in4x_C2_reg_n_0_[12]\,
      Q(11) => \in4x_C2_reg_n_0_[11]\,
      Q(10) => \in4x_C2_reg_n_0_[10]\,
      Q(9) => \in4x_C2_reg_n_0_[9]\,
      Q(8) => \in4x_C2_reg_n_0_[8]\,
      Q(7) => \in4x_C2_reg_n_0_[7]\,
      Q(6) => \in4x_C2_reg_n_0_[6]\,
      Q(5) => \in4x_C2_reg_n_0_[5]\,
      Q(4) => \in4x_C2_reg_n_0_[4]\,
      Q(3) => \in4x_C2_reg_n_0_[3]\,
      Q(2) => \in4x_C2_reg_n_0_[2]\,
      Q(1) => \in4x_C2_reg_n_0_[1]\,
      Q(0) => \in4x_C2_reg_n_0_[0]\,
      \result_C2_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(11 downto 8)
    );
MISO_falling_edge_7: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_28
     port map (
      D(15 downto 0) => in_D1(15 downto 0),
      Q(71) => \in4x_D1_reg_n_0_[71]\,
      Q(70) => \in4x_D1_reg_n_0_[70]\,
      Q(69) => \in4x_D1_reg_n_0_[69]\,
      Q(68) => \in4x_D1_reg_n_0_[68]\,
      Q(67) => \in4x_D1_reg_n_0_[67]\,
      Q(66) => \in4x_D1_reg_n_0_[66]\,
      Q(65) => \in4x_D1_reg_n_0_[65]\,
      Q(64) => \in4x_D1_reg_n_0_[64]\,
      Q(63) => \in4x_D1_reg_n_0_[63]\,
      Q(62) => \in4x_D1_reg_n_0_[62]\,
      Q(61) => \in4x_D1_reg_n_0_[61]\,
      Q(60) => \in4x_D1_reg_n_0_[60]\,
      Q(59) => \in4x_D1_reg_n_0_[59]\,
      Q(58) => \in4x_D1_reg_n_0_[58]\,
      Q(57) => \in4x_D1_reg_n_0_[57]\,
      Q(56) => \in4x_D1_reg_n_0_[56]\,
      Q(55) => \in4x_D1_reg_n_0_[55]\,
      Q(54) => \in4x_D1_reg_n_0_[54]\,
      Q(53) => \in4x_D1_reg_n_0_[53]\,
      Q(52) => \in4x_D1_reg_n_0_[52]\,
      Q(51) => \in4x_D1_reg_n_0_[51]\,
      Q(50) => \in4x_D1_reg_n_0_[50]\,
      Q(49) => \in4x_D1_reg_n_0_[49]\,
      Q(48) => \in4x_D1_reg_n_0_[48]\,
      Q(47) => \in4x_D1_reg_n_0_[47]\,
      Q(46) => \in4x_D1_reg_n_0_[46]\,
      Q(45) => \in4x_D1_reg_n_0_[45]\,
      Q(44) => \in4x_D1_reg_n_0_[44]\,
      Q(43) => \in4x_D1_reg_n_0_[43]\,
      Q(42) => \in4x_D1_reg_n_0_[42]\,
      Q(41) => \in4x_D1_reg_n_0_[41]\,
      Q(40) => \in4x_D1_reg_n_0_[40]\,
      Q(39) => \in4x_D1_reg_n_0_[39]\,
      Q(38) => \in4x_D1_reg_n_0_[38]\,
      Q(37) => \in4x_D1_reg_n_0_[37]\,
      Q(36) => \in4x_D1_reg_n_0_[36]\,
      Q(35) => \in4x_D1_reg_n_0_[35]\,
      Q(34) => \in4x_D1_reg_n_0_[34]\,
      Q(33) => \in4x_D1_reg_n_0_[33]\,
      Q(32) => \in4x_D1_reg_n_0_[32]\,
      Q(31) => \in4x_D1_reg_n_0_[31]\,
      Q(30) => \in4x_D1_reg_n_0_[30]\,
      Q(29) => \in4x_D1_reg_n_0_[29]\,
      Q(28) => \in4x_D1_reg_n_0_[28]\,
      Q(27) => \in4x_D1_reg_n_0_[27]\,
      Q(26) => \in4x_D1_reg_n_0_[26]\,
      Q(25) => \in4x_D1_reg_n_0_[25]\,
      Q(24) => \in4x_D1_reg_n_0_[24]\,
      Q(23) => \in4x_D1_reg_n_0_[23]\,
      Q(22) => \in4x_D1_reg_n_0_[22]\,
      Q(21) => \in4x_D1_reg_n_0_[21]\,
      Q(20) => \in4x_D1_reg_n_0_[20]\,
      Q(19) => \in4x_D1_reg_n_0_[19]\,
      Q(18) => \in4x_D1_reg_n_0_[18]\,
      Q(17) => \in4x_D1_reg_n_0_[17]\,
      Q(16) => \in4x_D1_reg_n_0_[16]\,
      Q(15) => \in4x_D1_reg_n_0_[15]\,
      Q(14) => \in4x_D1_reg_n_0_[14]\,
      Q(13) => \in4x_D1_reg_n_0_[13]\,
      Q(12) => \in4x_D1_reg_n_0_[12]\,
      Q(11) => \in4x_D1_reg_n_0_[11]\,
      Q(10) => \in4x_D1_reg_n_0_[10]\,
      Q(9) => \in4x_D1_reg_n_0_[9]\,
      Q(8) => \in4x_D1_reg_n_0_[8]\,
      Q(7) => \in4x_D1_reg_n_0_[7]\,
      Q(6) => \in4x_D1_reg_n_0_[6]\,
      Q(5) => \in4x_D1_reg_n_0_[5]\,
      Q(4) => \in4x_D1_reg_n_0_[4]\,
      Q(3) => \in4x_D1_reg_n_0_[3]\,
      Q(2) => \in4x_D1_reg_n_0_[2]\,
      Q(1) => \in4x_D1_reg_n_0_[1]\,
      Q(0) => \in4x_D1_reg_n_0_[0]\,
      \result_D1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(15 downto 12)
    );
MISO_falling_edge_8: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_29
     port map (
      D(15 downto 0) => in_D2(15 downto 0),
      Q(71) => \in4x_D2_reg_n_0_[71]\,
      Q(70) => \in4x_D2_reg_n_0_[70]\,
      Q(69) => \in4x_D2_reg_n_0_[69]\,
      Q(68) => \in4x_D2_reg_n_0_[68]\,
      Q(67) => \in4x_D2_reg_n_0_[67]\,
      Q(66) => \in4x_D2_reg_n_0_[66]\,
      Q(65) => \in4x_D2_reg_n_0_[65]\,
      Q(64) => \in4x_D2_reg_n_0_[64]\,
      Q(63) => \in4x_D2_reg_n_0_[63]\,
      Q(62) => \in4x_D2_reg_n_0_[62]\,
      Q(61) => \in4x_D2_reg_n_0_[61]\,
      Q(60) => \in4x_D2_reg_n_0_[60]\,
      Q(59) => \in4x_D2_reg_n_0_[59]\,
      Q(58) => \in4x_D2_reg_n_0_[58]\,
      Q(57) => \in4x_D2_reg_n_0_[57]\,
      Q(56) => \in4x_D2_reg_n_0_[56]\,
      Q(55) => \in4x_D2_reg_n_0_[55]\,
      Q(54) => \in4x_D2_reg_n_0_[54]\,
      Q(53) => \in4x_D2_reg_n_0_[53]\,
      Q(52) => \in4x_D2_reg_n_0_[52]\,
      Q(51) => \in4x_D2_reg_n_0_[51]\,
      Q(50) => \in4x_D2_reg_n_0_[50]\,
      Q(49) => \in4x_D2_reg_n_0_[49]\,
      Q(48) => \in4x_D2_reg_n_0_[48]\,
      Q(47) => \in4x_D2_reg_n_0_[47]\,
      Q(46) => \in4x_D2_reg_n_0_[46]\,
      Q(45) => \in4x_D2_reg_n_0_[45]\,
      Q(44) => \in4x_D2_reg_n_0_[44]\,
      Q(43) => \in4x_D2_reg_n_0_[43]\,
      Q(42) => \in4x_D2_reg_n_0_[42]\,
      Q(41) => \in4x_D2_reg_n_0_[41]\,
      Q(40) => \in4x_D2_reg_n_0_[40]\,
      Q(39) => \in4x_D2_reg_n_0_[39]\,
      Q(38) => \in4x_D2_reg_n_0_[38]\,
      Q(37) => \in4x_D2_reg_n_0_[37]\,
      Q(36) => \in4x_D2_reg_n_0_[36]\,
      Q(35) => \in4x_D2_reg_n_0_[35]\,
      Q(34) => \in4x_D2_reg_n_0_[34]\,
      Q(33) => \in4x_D2_reg_n_0_[33]\,
      Q(32) => \in4x_D2_reg_n_0_[32]\,
      Q(31) => \in4x_D2_reg_n_0_[31]\,
      Q(30) => \in4x_D2_reg_n_0_[30]\,
      Q(29) => \in4x_D2_reg_n_0_[29]\,
      Q(28) => \in4x_D2_reg_n_0_[28]\,
      Q(27) => \in4x_D2_reg_n_0_[27]\,
      Q(26) => \in4x_D2_reg_n_0_[26]\,
      Q(25) => \in4x_D2_reg_n_0_[25]\,
      Q(24) => \in4x_D2_reg_n_0_[24]\,
      Q(23) => \in4x_D2_reg_n_0_[23]\,
      Q(22) => \in4x_D2_reg_n_0_[22]\,
      Q(21) => \in4x_D2_reg_n_0_[21]\,
      Q(20) => \in4x_D2_reg_n_0_[20]\,
      Q(19) => \in4x_D2_reg_n_0_[19]\,
      Q(18) => \in4x_D2_reg_n_0_[18]\,
      Q(17) => \in4x_D2_reg_n_0_[17]\,
      Q(16) => \in4x_D2_reg_n_0_[16]\,
      Q(15) => \in4x_D2_reg_n_0_[15]\,
      Q(14) => \in4x_D2_reg_n_0_[14]\,
      Q(13) => \in4x_D2_reg_n_0_[13]\,
      Q(12) => \in4x_D2_reg_n_0_[12]\,
      Q(11) => \in4x_D2_reg_n_0_[11]\,
      Q(10) => \in4x_D2_reg_n_0_[10]\,
      Q(9) => \in4x_D2_reg_n_0_[9]\,
      Q(8) => \in4x_D2_reg_n_0_[8]\,
      Q(7) => \in4x_D2_reg_n_0_[7]\,
      Q(6) => \in4x_D2_reg_n_0_[6]\,
      Q(5) => \in4x_D2_reg_n_0_[5]\,
      Q(4) => \in4x_D2_reg_n_0_[4]\,
      Q(3) => \in4x_D2_reg_n_0_[3]\,
      Q(2) => \in4x_D2_reg_n_0_[2]\,
      Q(1) => \in4x_D2_reg_n_0_[1]\,
      Q(0) => \in4x_D2_reg_n_0_[0]\,
      \result_D2_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(15 downto 12)
    );
MISO_falling_edge_9: entity work.recording_inst_0_rhd_axi_0_0_MISO_falling_edge_30
     port map (
      D(15 downto 0) => in_E1(15 downto 0),
      Q(71) => \in4x_E1_reg_n_0_[71]\,
      Q(70) => \in4x_E1_reg_n_0_[70]\,
      Q(69) => \in4x_E1_reg_n_0_[69]\,
      Q(68) => \in4x_E1_reg_n_0_[68]\,
      Q(67) => \in4x_E1_reg_n_0_[67]\,
      Q(66) => \in4x_E1_reg_n_0_[66]\,
      Q(65) => \in4x_E1_reg_n_0_[65]\,
      Q(64) => \in4x_E1_reg_n_0_[64]\,
      Q(63) => \in4x_E1_reg_n_0_[63]\,
      Q(62) => \in4x_E1_reg_n_0_[62]\,
      Q(61) => \in4x_E1_reg_n_0_[61]\,
      Q(60) => \in4x_E1_reg_n_0_[60]\,
      Q(59) => \in4x_E1_reg_n_0_[59]\,
      Q(58) => \in4x_E1_reg_n_0_[58]\,
      Q(57) => \in4x_E1_reg_n_0_[57]\,
      Q(56) => \in4x_E1_reg_n_0_[56]\,
      Q(55) => \in4x_E1_reg_n_0_[55]\,
      Q(54) => \in4x_E1_reg_n_0_[54]\,
      Q(53) => \in4x_E1_reg_n_0_[53]\,
      Q(52) => \in4x_E1_reg_n_0_[52]\,
      Q(51) => \in4x_E1_reg_n_0_[51]\,
      Q(50) => \in4x_E1_reg_n_0_[50]\,
      Q(49) => \in4x_E1_reg_n_0_[49]\,
      Q(48) => \in4x_E1_reg_n_0_[48]\,
      Q(47) => \in4x_E1_reg_n_0_[47]\,
      Q(46) => \in4x_E1_reg_n_0_[46]\,
      Q(45) => \in4x_E1_reg_n_0_[45]\,
      Q(44) => \in4x_E1_reg_n_0_[44]\,
      Q(43) => \in4x_E1_reg_n_0_[43]\,
      Q(42) => \in4x_E1_reg_n_0_[42]\,
      Q(41) => \in4x_E1_reg_n_0_[41]\,
      Q(40) => \in4x_E1_reg_n_0_[40]\,
      Q(39) => \in4x_E1_reg_n_0_[39]\,
      Q(38) => \in4x_E1_reg_n_0_[38]\,
      Q(37) => \in4x_E1_reg_n_0_[37]\,
      Q(36) => \in4x_E1_reg_n_0_[36]\,
      Q(35) => \in4x_E1_reg_n_0_[35]\,
      Q(34) => \in4x_E1_reg_n_0_[34]\,
      Q(33) => \in4x_E1_reg_n_0_[33]\,
      Q(32) => \in4x_E1_reg_n_0_[32]\,
      Q(31) => \in4x_E1_reg_n_0_[31]\,
      Q(30) => \in4x_E1_reg_n_0_[30]\,
      Q(29) => \in4x_E1_reg_n_0_[29]\,
      Q(28) => \in4x_E1_reg_n_0_[28]\,
      Q(27) => \in4x_E1_reg_n_0_[27]\,
      Q(26) => \in4x_E1_reg_n_0_[26]\,
      Q(25) => \in4x_E1_reg_n_0_[25]\,
      Q(24) => \in4x_E1_reg_n_0_[24]\,
      Q(23) => \in4x_E1_reg_n_0_[23]\,
      Q(22) => \in4x_E1_reg_n_0_[22]\,
      Q(21) => \in4x_E1_reg_n_0_[21]\,
      Q(20) => \in4x_E1_reg_n_0_[20]\,
      Q(19) => \in4x_E1_reg_n_0_[19]\,
      Q(18) => \in4x_E1_reg_n_0_[18]\,
      Q(17) => \in4x_E1_reg_n_0_[17]\,
      Q(16) => \in4x_E1_reg_n_0_[16]\,
      Q(15) => \in4x_E1_reg_n_0_[15]\,
      Q(14) => \in4x_E1_reg_n_0_[14]\,
      Q(13) => \in4x_E1_reg_n_0_[13]\,
      Q(12) => \in4x_E1_reg_n_0_[12]\,
      Q(11) => \in4x_E1_reg_n_0_[11]\,
      Q(10) => \in4x_E1_reg_n_0_[10]\,
      Q(9) => \in4x_E1_reg_n_0_[9]\,
      Q(8) => \in4x_E1_reg_n_0_[8]\,
      Q(7) => \in4x_E1_reg_n_0_[7]\,
      Q(6) => \in4x_E1_reg_n_0_[6]\,
      Q(5) => \in4x_E1_reg_n_0_[5]\,
      Q(4) => \in4x_E1_reg_n_0_[4]\,
      Q(3) => \in4x_E1_reg_n_0_[3]\,
      Q(2) => \in4x_E1_reg_n_0_[2]\,
      Q(1) => \in4x_E1_reg_n_0_[1]\,
      Q(0) => \in4x_E1_reg_n_0_[0]\,
      \result_E1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(19 downto 16)
    );
MISO_rising_edge_1: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge
     port map (
      D(15 downto 0) => in_DDR_A1(15 downto 0),
      Q(71) => \in4x_A1_reg_n_0_[73]\,
      Q(70) => \in4x_A1_reg_n_0_[72]\,
      Q(69) => \in4x_A1_reg_n_0_[71]\,
      Q(68) => \in4x_A1_reg_n_0_[70]\,
      Q(67) => \in4x_A1_reg_n_0_[69]\,
      Q(66) => \in4x_A1_reg_n_0_[68]\,
      Q(65) => \in4x_A1_reg_n_0_[67]\,
      Q(64) => \in4x_A1_reg_n_0_[66]\,
      Q(63) => \in4x_A1_reg_n_0_[65]\,
      Q(62) => \in4x_A1_reg_n_0_[64]\,
      Q(61) => \in4x_A1_reg_n_0_[63]\,
      Q(60) => \in4x_A1_reg_n_0_[62]\,
      Q(59) => \in4x_A1_reg_n_0_[61]\,
      Q(58) => \in4x_A1_reg_n_0_[60]\,
      Q(57) => \in4x_A1_reg_n_0_[59]\,
      Q(56) => \in4x_A1_reg_n_0_[58]\,
      Q(55) => \in4x_A1_reg_n_0_[57]\,
      Q(54) => \in4x_A1_reg_n_0_[56]\,
      Q(53) => \in4x_A1_reg_n_0_[55]\,
      Q(52) => \in4x_A1_reg_n_0_[54]\,
      Q(51) => \in4x_A1_reg_n_0_[53]\,
      Q(50) => \in4x_A1_reg_n_0_[52]\,
      Q(49) => \in4x_A1_reg_n_0_[51]\,
      Q(48) => \in4x_A1_reg_n_0_[50]\,
      Q(47) => \in4x_A1_reg_n_0_[49]\,
      Q(46) => \in4x_A1_reg_n_0_[48]\,
      Q(45) => \in4x_A1_reg_n_0_[47]\,
      Q(44) => \in4x_A1_reg_n_0_[46]\,
      Q(43) => \in4x_A1_reg_n_0_[45]\,
      Q(42) => \in4x_A1_reg_n_0_[44]\,
      Q(41) => \in4x_A1_reg_n_0_[43]\,
      Q(40) => \in4x_A1_reg_n_0_[42]\,
      Q(39) => \in4x_A1_reg_n_0_[41]\,
      Q(38) => \in4x_A1_reg_n_0_[40]\,
      Q(37) => \in4x_A1_reg_n_0_[39]\,
      Q(36) => \in4x_A1_reg_n_0_[38]\,
      Q(35) => \in4x_A1_reg_n_0_[37]\,
      Q(34) => \in4x_A1_reg_n_0_[36]\,
      Q(33) => \in4x_A1_reg_n_0_[35]\,
      Q(32) => \in4x_A1_reg_n_0_[34]\,
      Q(31) => \in4x_A1_reg_n_0_[33]\,
      Q(30) => \in4x_A1_reg_n_0_[32]\,
      Q(29) => \in4x_A1_reg_n_0_[31]\,
      Q(28) => \in4x_A1_reg_n_0_[30]\,
      Q(27) => \in4x_A1_reg_n_0_[29]\,
      Q(26) => \in4x_A1_reg_n_0_[28]\,
      Q(25) => \in4x_A1_reg_n_0_[27]\,
      Q(24) => \in4x_A1_reg_n_0_[26]\,
      Q(23) => \in4x_A1_reg_n_0_[25]\,
      Q(22) => \in4x_A1_reg_n_0_[24]\,
      Q(21) => \in4x_A1_reg_n_0_[23]\,
      Q(20) => \in4x_A1_reg_n_0_[22]\,
      Q(19) => \in4x_A1_reg_n_0_[21]\,
      Q(18) => \in4x_A1_reg_n_0_[20]\,
      Q(17) => \in4x_A1_reg_n_0_[19]\,
      Q(16) => \in4x_A1_reg_n_0_[18]\,
      Q(15) => \in4x_A1_reg_n_0_[17]\,
      Q(14) => \in4x_A1_reg_n_0_[16]\,
      Q(13) => \in4x_A1_reg_n_0_[15]\,
      Q(12) => \in4x_A1_reg_n_0_[14]\,
      Q(11) => \in4x_A1_reg_n_0_[13]\,
      Q(10) => \in4x_A1_reg_n_0_[12]\,
      Q(9) => \in4x_A1_reg_n_0_[11]\,
      Q(8) => \in4x_A1_reg_n_0_[10]\,
      Q(7) => \in4x_A1_reg_n_0_[9]\,
      Q(6) => \in4x_A1_reg_n_0_[8]\,
      Q(5) => \in4x_A1_reg_n_0_[7]\,
      Q(4) => \in4x_A1_reg_n_0_[6]\,
      Q(3) => \in4x_A1_reg_n_0_[5]\,
      Q(2) => \in4x_A1_reg_n_0_[4]\,
      Q(1) => \in4x_A1_reg_n_0_[3]\,
      Q(0) => \in4x_A1_reg_n_0_[2]\,
      \result_DDR_A1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(3 downto 0)
    );
MISO_rising_edge_10: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_31
     port map (
      D(15 downto 0) => in_DDR_E2(15 downto 0),
      Q(71) => \in4x_E2_reg_n_0_[73]\,
      Q(70) => \in4x_E2_reg_n_0_[72]\,
      Q(69) => \in4x_E2_reg_n_0_[71]\,
      Q(68) => \in4x_E2_reg_n_0_[70]\,
      Q(67) => \in4x_E2_reg_n_0_[69]\,
      Q(66) => \in4x_E2_reg_n_0_[68]\,
      Q(65) => \in4x_E2_reg_n_0_[67]\,
      Q(64) => \in4x_E2_reg_n_0_[66]\,
      Q(63) => \in4x_E2_reg_n_0_[65]\,
      Q(62) => \in4x_E2_reg_n_0_[64]\,
      Q(61) => \in4x_E2_reg_n_0_[63]\,
      Q(60) => \in4x_E2_reg_n_0_[62]\,
      Q(59) => \in4x_E2_reg_n_0_[61]\,
      Q(58) => \in4x_E2_reg_n_0_[60]\,
      Q(57) => \in4x_E2_reg_n_0_[59]\,
      Q(56) => \in4x_E2_reg_n_0_[58]\,
      Q(55) => \in4x_E2_reg_n_0_[57]\,
      Q(54) => \in4x_E2_reg_n_0_[56]\,
      Q(53) => \in4x_E2_reg_n_0_[55]\,
      Q(52) => \in4x_E2_reg_n_0_[54]\,
      Q(51) => \in4x_E2_reg_n_0_[53]\,
      Q(50) => \in4x_E2_reg_n_0_[52]\,
      Q(49) => \in4x_E2_reg_n_0_[51]\,
      Q(48) => \in4x_E2_reg_n_0_[50]\,
      Q(47) => \in4x_E2_reg_n_0_[49]\,
      Q(46) => \in4x_E2_reg_n_0_[48]\,
      Q(45) => \in4x_E2_reg_n_0_[47]\,
      Q(44) => \in4x_E2_reg_n_0_[46]\,
      Q(43) => \in4x_E2_reg_n_0_[45]\,
      Q(42) => \in4x_E2_reg_n_0_[44]\,
      Q(41) => \in4x_E2_reg_n_0_[43]\,
      Q(40) => \in4x_E2_reg_n_0_[42]\,
      Q(39) => \in4x_E2_reg_n_0_[41]\,
      Q(38) => \in4x_E2_reg_n_0_[40]\,
      Q(37) => \in4x_E2_reg_n_0_[39]\,
      Q(36) => \in4x_E2_reg_n_0_[38]\,
      Q(35) => \in4x_E2_reg_n_0_[37]\,
      Q(34) => \in4x_E2_reg_n_0_[36]\,
      Q(33) => \in4x_E2_reg_n_0_[35]\,
      Q(32) => \in4x_E2_reg_n_0_[34]\,
      Q(31) => \in4x_E2_reg_n_0_[33]\,
      Q(30) => \in4x_E2_reg_n_0_[32]\,
      Q(29) => \in4x_E2_reg_n_0_[31]\,
      Q(28) => \in4x_E2_reg_n_0_[30]\,
      Q(27) => \in4x_E2_reg_n_0_[29]\,
      Q(26) => \in4x_E2_reg_n_0_[28]\,
      Q(25) => \in4x_E2_reg_n_0_[27]\,
      Q(24) => \in4x_E2_reg_n_0_[26]\,
      Q(23) => \in4x_E2_reg_n_0_[25]\,
      Q(22) => \in4x_E2_reg_n_0_[24]\,
      Q(21) => \in4x_E2_reg_n_0_[23]\,
      Q(20) => \in4x_E2_reg_n_0_[22]\,
      Q(19) => \in4x_E2_reg_n_0_[21]\,
      Q(18) => \in4x_E2_reg_n_0_[20]\,
      Q(17) => \in4x_E2_reg_n_0_[19]\,
      Q(16) => \in4x_E2_reg_n_0_[18]\,
      Q(15) => \in4x_E2_reg_n_0_[17]\,
      Q(14) => \in4x_E2_reg_n_0_[16]\,
      Q(13) => \in4x_E2_reg_n_0_[15]\,
      Q(12) => \in4x_E2_reg_n_0_[14]\,
      Q(11) => \in4x_E2_reg_n_0_[13]\,
      Q(10) => \in4x_E2_reg_n_0_[12]\,
      Q(9) => \in4x_E2_reg_n_0_[11]\,
      Q(8) => \in4x_E2_reg_n_0_[10]\,
      Q(7) => \in4x_E2_reg_n_0_[9]\,
      Q(6) => \in4x_E2_reg_n_0_[8]\,
      Q(5) => \in4x_E2_reg_n_0_[7]\,
      Q(4) => \in4x_E2_reg_n_0_[6]\,
      Q(3) => \in4x_E2_reg_n_0_[5]\,
      Q(2) => \in4x_E2_reg_n_0_[4]\,
      Q(1) => \in4x_E2_reg_n_0_[3]\,
      Q(0) => \in4x_E2_reg_n_0_[2]\,
      \result_DDR_E2_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(19 downto 16)
    );
MISO_rising_edge_11: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_32
     port map (
      D(15 downto 0) => in_DDR_F1(15 downto 0),
      Q(71) => \in4x_F1_reg_n_0_[73]\,
      Q(70) => \in4x_F1_reg_n_0_[72]\,
      Q(69) => \in4x_F1_reg_n_0_[71]\,
      Q(68) => \in4x_F1_reg_n_0_[70]\,
      Q(67) => \in4x_F1_reg_n_0_[69]\,
      Q(66) => \in4x_F1_reg_n_0_[68]\,
      Q(65) => \in4x_F1_reg_n_0_[67]\,
      Q(64) => \in4x_F1_reg_n_0_[66]\,
      Q(63) => \in4x_F1_reg_n_0_[65]\,
      Q(62) => \in4x_F1_reg_n_0_[64]\,
      Q(61) => \in4x_F1_reg_n_0_[63]\,
      Q(60) => \in4x_F1_reg_n_0_[62]\,
      Q(59) => \in4x_F1_reg_n_0_[61]\,
      Q(58) => \in4x_F1_reg_n_0_[60]\,
      Q(57) => \in4x_F1_reg_n_0_[59]\,
      Q(56) => \in4x_F1_reg_n_0_[58]\,
      Q(55) => \in4x_F1_reg_n_0_[57]\,
      Q(54) => \in4x_F1_reg_n_0_[56]\,
      Q(53) => \in4x_F1_reg_n_0_[55]\,
      Q(52) => \in4x_F1_reg_n_0_[54]\,
      Q(51) => \in4x_F1_reg_n_0_[53]\,
      Q(50) => \in4x_F1_reg_n_0_[52]\,
      Q(49) => \in4x_F1_reg_n_0_[51]\,
      Q(48) => \in4x_F1_reg_n_0_[50]\,
      Q(47) => \in4x_F1_reg_n_0_[49]\,
      Q(46) => \in4x_F1_reg_n_0_[48]\,
      Q(45) => \in4x_F1_reg_n_0_[47]\,
      Q(44) => \in4x_F1_reg_n_0_[46]\,
      Q(43) => \in4x_F1_reg_n_0_[45]\,
      Q(42) => \in4x_F1_reg_n_0_[44]\,
      Q(41) => \in4x_F1_reg_n_0_[43]\,
      Q(40) => \in4x_F1_reg_n_0_[42]\,
      Q(39) => \in4x_F1_reg_n_0_[41]\,
      Q(38) => \in4x_F1_reg_n_0_[40]\,
      Q(37) => \in4x_F1_reg_n_0_[39]\,
      Q(36) => \in4x_F1_reg_n_0_[38]\,
      Q(35) => \in4x_F1_reg_n_0_[37]\,
      Q(34) => \in4x_F1_reg_n_0_[36]\,
      Q(33) => \in4x_F1_reg_n_0_[35]\,
      Q(32) => \in4x_F1_reg_n_0_[34]\,
      Q(31) => \in4x_F1_reg_n_0_[33]\,
      Q(30) => \in4x_F1_reg_n_0_[32]\,
      Q(29) => \in4x_F1_reg_n_0_[31]\,
      Q(28) => \in4x_F1_reg_n_0_[30]\,
      Q(27) => \in4x_F1_reg_n_0_[29]\,
      Q(26) => \in4x_F1_reg_n_0_[28]\,
      Q(25) => \in4x_F1_reg_n_0_[27]\,
      Q(24) => \in4x_F1_reg_n_0_[26]\,
      Q(23) => \in4x_F1_reg_n_0_[25]\,
      Q(22) => \in4x_F1_reg_n_0_[24]\,
      Q(21) => \in4x_F1_reg_n_0_[23]\,
      Q(20) => \in4x_F1_reg_n_0_[22]\,
      Q(19) => \in4x_F1_reg_n_0_[21]\,
      Q(18) => \in4x_F1_reg_n_0_[20]\,
      Q(17) => \in4x_F1_reg_n_0_[19]\,
      Q(16) => \in4x_F1_reg_n_0_[18]\,
      Q(15) => \in4x_F1_reg_n_0_[17]\,
      Q(14) => \in4x_F1_reg_n_0_[16]\,
      Q(13) => \in4x_F1_reg_n_0_[15]\,
      Q(12) => \in4x_F1_reg_n_0_[14]\,
      Q(11) => \in4x_F1_reg_n_0_[13]\,
      Q(10) => \in4x_F1_reg_n_0_[12]\,
      Q(9) => \in4x_F1_reg_n_0_[11]\,
      Q(8) => \in4x_F1_reg_n_0_[10]\,
      Q(7) => \in4x_F1_reg_n_0_[9]\,
      Q(6) => \in4x_F1_reg_n_0_[8]\,
      Q(5) => \in4x_F1_reg_n_0_[7]\,
      Q(4) => \in4x_F1_reg_n_0_[6]\,
      Q(3) => \in4x_F1_reg_n_0_[5]\,
      Q(2) => \in4x_F1_reg_n_0_[4]\,
      Q(1) => \in4x_F1_reg_n_0_[3]\,
      Q(0) => \in4x_F1_reg_n_0_[2]\,
      \result_DDR_F1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(23 downto 20)
    );
MISO_rising_edge_12: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_33
     port map (
      D(15 downto 0) => in_DDR_F2(15 downto 0),
      Q(71) => \in4x_F2_reg_n_0_[73]\,
      Q(70) => \in4x_F2_reg_n_0_[72]\,
      Q(69) => \in4x_F2_reg_n_0_[71]\,
      Q(68) => \in4x_F2_reg_n_0_[70]\,
      Q(67) => \in4x_F2_reg_n_0_[69]\,
      Q(66) => \in4x_F2_reg_n_0_[68]\,
      Q(65) => \in4x_F2_reg_n_0_[67]\,
      Q(64) => \in4x_F2_reg_n_0_[66]\,
      Q(63) => \in4x_F2_reg_n_0_[65]\,
      Q(62) => \in4x_F2_reg_n_0_[64]\,
      Q(61) => \in4x_F2_reg_n_0_[63]\,
      Q(60) => \in4x_F2_reg_n_0_[62]\,
      Q(59) => \in4x_F2_reg_n_0_[61]\,
      Q(58) => \in4x_F2_reg_n_0_[60]\,
      Q(57) => \in4x_F2_reg_n_0_[59]\,
      Q(56) => \in4x_F2_reg_n_0_[58]\,
      Q(55) => \in4x_F2_reg_n_0_[57]\,
      Q(54) => \in4x_F2_reg_n_0_[56]\,
      Q(53) => \in4x_F2_reg_n_0_[55]\,
      Q(52) => \in4x_F2_reg_n_0_[54]\,
      Q(51) => \in4x_F2_reg_n_0_[53]\,
      Q(50) => \in4x_F2_reg_n_0_[52]\,
      Q(49) => \in4x_F2_reg_n_0_[51]\,
      Q(48) => \in4x_F2_reg_n_0_[50]\,
      Q(47) => \in4x_F2_reg_n_0_[49]\,
      Q(46) => \in4x_F2_reg_n_0_[48]\,
      Q(45) => \in4x_F2_reg_n_0_[47]\,
      Q(44) => \in4x_F2_reg_n_0_[46]\,
      Q(43) => \in4x_F2_reg_n_0_[45]\,
      Q(42) => \in4x_F2_reg_n_0_[44]\,
      Q(41) => \in4x_F2_reg_n_0_[43]\,
      Q(40) => \in4x_F2_reg_n_0_[42]\,
      Q(39) => \in4x_F2_reg_n_0_[41]\,
      Q(38) => \in4x_F2_reg_n_0_[40]\,
      Q(37) => \in4x_F2_reg_n_0_[39]\,
      Q(36) => \in4x_F2_reg_n_0_[38]\,
      Q(35) => \in4x_F2_reg_n_0_[37]\,
      Q(34) => \in4x_F2_reg_n_0_[36]\,
      Q(33) => \in4x_F2_reg_n_0_[35]\,
      Q(32) => \in4x_F2_reg_n_0_[34]\,
      Q(31) => \in4x_F2_reg_n_0_[33]\,
      Q(30) => \in4x_F2_reg_n_0_[32]\,
      Q(29) => \in4x_F2_reg_n_0_[31]\,
      Q(28) => \in4x_F2_reg_n_0_[30]\,
      Q(27) => \in4x_F2_reg_n_0_[29]\,
      Q(26) => \in4x_F2_reg_n_0_[28]\,
      Q(25) => \in4x_F2_reg_n_0_[27]\,
      Q(24) => \in4x_F2_reg_n_0_[26]\,
      Q(23) => \in4x_F2_reg_n_0_[25]\,
      Q(22) => \in4x_F2_reg_n_0_[24]\,
      Q(21) => \in4x_F2_reg_n_0_[23]\,
      Q(20) => \in4x_F2_reg_n_0_[22]\,
      Q(19) => \in4x_F2_reg_n_0_[21]\,
      Q(18) => \in4x_F2_reg_n_0_[20]\,
      Q(17) => \in4x_F2_reg_n_0_[19]\,
      Q(16) => \in4x_F2_reg_n_0_[18]\,
      Q(15) => \in4x_F2_reg_n_0_[17]\,
      Q(14) => \in4x_F2_reg_n_0_[16]\,
      Q(13) => \in4x_F2_reg_n_0_[15]\,
      Q(12) => \in4x_F2_reg_n_0_[14]\,
      Q(11) => \in4x_F2_reg_n_0_[13]\,
      Q(10) => \in4x_F2_reg_n_0_[12]\,
      Q(9) => \in4x_F2_reg_n_0_[11]\,
      Q(8) => \in4x_F2_reg_n_0_[10]\,
      Q(7) => \in4x_F2_reg_n_0_[9]\,
      Q(6) => \in4x_F2_reg_n_0_[8]\,
      Q(5) => \in4x_F2_reg_n_0_[7]\,
      Q(4) => \in4x_F2_reg_n_0_[6]\,
      Q(3) => \in4x_F2_reg_n_0_[5]\,
      Q(2) => \in4x_F2_reg_n_0_[4]\,
      Q(1) => \in4x_F2_reg_n_0_[3]\,
      Q(0) => \in4x_F2_reg_n_0_[2]\,
      \result_DDR_F2_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(23 downto 20)
    );
MISO_rising_edge_13: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_34
     port map (
      D(15 downto 0) => in_DDR_G1(15 downto 0),
      Q(71) => \in4x_G1_reg_n_0_[73]\,
      Q(70) => \in4x_G1_reg_n_0_[72]\,
      Q(69) => \in4x_G1_reg_n_0_[71]\,
      Q(68) => \in4x_G1_reg_n_0_[70]\,
      Q(67) => \in4x_G1_reg_n_0_[69]\,
      Q(66) => \in4x_G1_reg_n_0_[68]\,
      Q(65) => \in4x_G1_reg_n_0_[67]\,
      Q(64) => \in4x_G1_reg_n_0_[66]\,
      Q(63) => \in4x_G1_reg_n_0_[65]\,
      Q(62) => \in4x_G1_reg_n_0_[64]\,
      Q(61) => \in4x_G1_reg_n_0_[63]\,
      Q(60) => \in4x_G1_reg_n_0_[62]\,
      Q(59) => \in4x_G1_reg_n_0_[61]\,
      Q(58) => \in4x_G1_reg_n_0_[60]\,
      Q(57) => \in4x_G1_reg_n_0_[59]\,
      Q(56) => \in4x_G1_reg_n_0_[58]\,
      Q(55) => \in4x_G1_reg_n_0_[57]\,
      Q(54) => \in4x_G1_reg_n_0_[56]\,
      Q(53) => \in4x_G1_reg_n_0_[55]\,
      Q(52) => \in4x_G1_reg_n_0_[54]\,
      Q(51) => \in4x_G1_reg_n_0_[53]\,
      Q(50) => \in4x_G1_reg_n_0_[52]\,
      Q(49) => \in4x_G1_reg_n_0_[51]\,
      Q(48) => \in4x_G1_reg_n_0_[50]\,
      Q(47) => \in4x_G1_reg_n_0_[49]\,
      Q(46) => \in4x_G1_reg_n_0_[48]\,
      Q(45) => \in4x_G1_reg_n_0_[47]\,
      Q(44) => \in4x_G1_reg_n_0_[46]\,
      Q(43) => \in4x_G1_reg_n_0_[45]\,
      Q(42) => \in4x_G1_reg_n_0_[44]\,
      Q(41) => \in4x_G1_reg_n_0_[43]\,
      Q(40) => \in4x_G1_reg_n_0_[42]\,
      Q(39) => \in4x_G1_reg_n_0_[41]\,
      Q(38) => \in4x_G1_reg_n_0_[40]\,
      Q(37) => \in4x_G1_reg_n_0_[39]\,
      Q(36) => \in4x_G1_reg_n_0_[38]\,
      Q(35) => \in4x_G1_reg_n_0_[37]\,
      Q(34) => \in4x_G1_reg_n_0_[36]\,
      Q(33) => \in4x_G1_reg_n_0_[35]\,
      Q(32) => \in4x_G1_reg_n_0_[34]\,
      Q(31) => \in4x_G1_reg_n_0_[33]\,
      Q(30) => \in4x_G1_reg_n_0_[32]\,
      Q(29) => \in4x_G1_reg_n_0_[31]\,
      Q(28) => \in4x_G1_reg_n_0_[30]\,
      Q(27) => \in4x_G1_reg_n_0_[29]\,
      Q(26) => \in4x_G1_reg_n_0_[28]\,
      Q(25) => \in4x_G1_reg_n_0_[27]\,
      Q(24) => \in4x_G1_reg_n_0_[26]\,
      Q(23) => \in4x_G1_reg_n_0_[25]\,
      Q(22) => \in4x_G1_reg_n_0_[24]\,
      Q(21) => \in4x_G1_reg_n_0_[23]\,
      Q(20) => \in4x_G1_reg_n_0_[22]\,
      Q(19) => \in4x_G1_reg_n_0_[21]\,
      Q(18) => \in4x_G1_reg_n_0_[20]\,
      Q(17) => \in4x_G1_reg_n_0_[19]\,
      Q(16) => \in4x_G1_reg_n_0_[18]\,
      Q(15) => \in4x_G1_reg_n_0_[17]\,
      Q(14) => \in4x_G1_reg_n_0_[16]\,
      Q(13) => \in4x_G1_reg_n_0_[15]\,
      Q(12) => \in4x_G1_reg_n_0_[14]\,
      Q(11) => \in4x_G1_reg_n_0_[13]\,
      Q(10) => \in4x_G1_reg_n_0_[12]\,
      Q(9) => \in4x_G1_reg_n_0_[11]\,
      Q(8) => \in4x_G1_reg_n_0_[10]\,
      Q(7) => \in4x_G1_reg_n_0_[9]\,
      Q(6) => \in4x_G1_reg_n_0_[8]\,
      Q(5) => \in4x_G1_reg_n_0_[7]\,
      Q(4) => \in4x_G1_reg_n_0_[6]\,
      Q(3) => \in4x_G1_reg_n_0_[5]\,
      Q(2) => \in4x_G1_reg_n_0_[4]\,
      Q(1) => \in4x_G1_reg_n_0_[3]\,
      Q(0) => \in4x_G1_reg_n_0_[2]\,
      \result_DDR_G1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(27 downto 24)
    );
MISO_rising_edge_14: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_35
     port map (
      D(15 downto 0) => in_DDR_G2(15 downto 0),
      Q(71) => \in4x_G2_reg_n_0_[73]\,
      Q(70) => \in4x_G2_reg_n_0_[72]\,
      Q(69) => \in4x_G2_reg_n_0_[71]\,
      Q(68) => \in4x_G2_reg_n_0_[70]\,
      Q(67) => \in4x_G2_reg_n_0_[69]\,
      Q(66) => \in4x_G2_reg_n_0_[68]\,
      Q(65) => \in4x_G2_reg_n_0_[67]\,
      Q(64) => \in4x_G2_reg_n_0_[66]\,
      Q(63) => \in4x_G2_reg_n_0_[65]\,
      Q(62) => \in4x_G2_reg_n_0_[64]\,
      Q(61) => \in4x_G2_reg_n_0_[63]\,
      Q(60) => \in4x_G2_reg_n_0_[62]\,
      Q(59) => \in4x_G2_reg_n_0_[61]\,
      Q(58) => \in4x_G2_reg_n_0_[60]\,
      Q(57) => \in4x_G2_reg_n_0_[59]\,
      Q(56) => \in4x_G2_reg_n_0_[58]\,
      Q(55) => \in4x_G2_reg_n_0_[57]\,
      Q(54) => \in4x_G2_reg_n_0_[56]\,
      Q(53) => \in4x_G2_reg_n_0_[55]\,
      Q(52) => \in4x_G2_reg_n_0_[54]\,
      Q(51) => \in4x_G2_reg_n_0_[53]\,
      Q(50) => \in4x_G2_reg_n_0_[52]\,
      Q(49) => \in4x_G2_reg_n_0_[51]\,
      Q(48) => \in4x_G2_reg_n_0_[50]\,
      Q(47) => \in4x_G2_reg_n_0_[49]\,
      Q(46) => \in4x_G2_reg_n_0_[48]\,
      Q(45) => \in4x_G2_reg_n_0_[47]\,
      Q(44) => \in4x_G2_reg_n_0_[46]\,
      Q(43) => \in4x_G2_reg_n_0_[45]\,
      Q(42) => \in4x_G2_reg_n_0_[44]\,
      Q(41) => \in4x_G2_reg_n_0_[43]\,
      Q(40) => \in4x_G2_reg_n_0_[42]\,
      Q(39) => \in4x_G2_reg_n_0_[41]\,
      Q(38) => \in4x_G2_reg_n_0_[40]\,
      Q(37) => \in4x_G2_reg_n_0_[39]\,
      Q(36) => \in4x_G2_reg_n_0_[38]\,
      Q(35) => \in4x_G2_reg_n_0_[37]\,
      Q(34) => \in4x_G2_reg_n_0_[36]\,
      Q(33) => \in4x_G2_reg_n_0_[35]\,
      Q(32) => \in4x_G2_reg_n_0_[34]\,
      Q(31) => \in4x_G2_reg_n_0_[33]\,
      Q(30) => \in4x_G2_reg_n_0_[32]\,
      Q(29) => \in4x_G2_reg_n_0_[31]\,
      Q(28) => \in4x_G2_reg_n_0_[30]\,
      Q(27) => \in4x_G2_reg_n_0_[29]\,
      Q(26) => \in4x_G2_reg_n_0_[28]\,
      Q(25) => \in4x_G2_reg_n_0_[27]\,
      Q(24) => \in4x_G2_reg_n_0_[26]\,
      Q(23) => \in4x_G2_reg_n_0_[25]\,
      Q(22) => \in4x_G2_reg_n_0_[24]\,
      Q(21) => \in4x_G2_reg_n_0_[23]\,
      Q(20) => \in4x_G2_reg_n_0_[22]\,
      Q(19) => \in4x_G2_reg_n_0_[21]\,
      Q(18) => \in4x_G2_reg_n_0_[20]\,
      Q(17) => \in4x_G2_reg_n_0_[19]\,
      Q(16) => \in4x_G2_reg_n_0_[18]\,
      Q(15) => \in4x_G2_reg_n_0_[17]\,
      Q(14) => \in4x_G2_reg_n_0_[16]\,
      Q(13) => \in4x_G2_reg_n_0_[15]\,
      Q(12) => \in4x_G2_reg_n_0_[14]\,
      Q(11) => \in4x_G2_reg_n_0_[13]\,
      Q(10) => \in4x_G2_reg_n_0_[12]\,
      Q(9) => \in4x_G2_reg_n_0_[11]\,
      Q(8) => \in4x_G2_reg_n_0_[10]\,
      Q(7) => \in4x_G2_reg_n_0_[9]\,
      Q(6) => \in4x_G2_reg_n_0_[8]\,
      Q(5) => \in4x_G2_reg_n_0_[7]\,
      Q(4) => \in4x_G2_reg_n_0_[6]\,
      Q(3) => \in4x_G2_reg_n_0_[5]\,
      Q(2) => \in4x_G2_reg_n_0_[4]\,
      Q(1) => \in4x_G2_reg_n_0_[3]\,
      Q(0) => \in4x_G2_reg_n_0_[2]\,
      \result_DDR_G2_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(27 downto 24)
    );
MISO_rising_edge_15: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_36
     port map (
      D(15 downto 0) => in_DDR_H1(15 downto 0),
      Q(71) => \in4x_H1_reg_n_0_[73]\,
      Q(70) => \in4x_H1_reg_n_0_[72]\,
      Q(69) => \in4x_H1_reg_n_0_[71]\,
      Q(68) => \in4x_H1_reg_n_0_[70]\,
      Q(67) => \in4x_H1_reg_n_0_[69]\,
      Q(66) => \in4x_H1_reg_n_0_[68]\,
      Q(65) => \in4x_H1_reg_n_0_[67]\,
      Q(64) => \in4x_H1_reg_n_0_[66]\,
      Q(63) => \in4x_H1_reg_n_0_[65]\,
      Q(62) => \in4x_H1_reg_n_0_[64]\,
      Q(61) => \in4x_H1_reg_n_0_[63]\,
      Q(60) => \in4x_H1_reg_n_0_[62]\,
      Q(59) => \in4x_H1_reg_n_0_[61]\,
      Q(58) => \in4x_H1_reg_n_0_[60]\,
      Q(57) => \in4x_H1_reg_n_0_[59]\,
      Q(56) => \in4x_H1_reg_n_0_[58]\,
      Q(55) => \in4x_H1_reg_n_0_[57]\,
      Q(54) => \in4x_H1_reg_n_0_[56]\,
      Q(53) => \in4x_H1_reg_n_0_[55]\,
      Q(52) => \in4x_H1_reg_n_0_[54]\,
      Q(51) => \in4x_H1_reg_n_0_[53]\,
      Q(50) => \in4x_H1_reg_n_0_[52]\,
      Q(49) => \in4x_H1_reg_n_0_[51]\,
      Q(48) => \in4x_H1_reg_n_0_[50]\,
      Q(47) => \in4x_H1_reg_n_0_[49]\,
      Q(46) => \in4x_H1_reg_n_0_[48]\,
      Q(45) => \in4x_H1_reg_n_0_[47]\,
      Q(44) => \in4x_H1_reg_n_0_[46]\,
      Q(43) => \in4x_H1_reg_n_0_[45]\,
      Q(42) => \in4x_H1_reg_n_0_[44]\,
      Q(41) => \in4x_H1_reg_n_0_[43]\,
      Q(40) => \in4x_H1_reg_n_0_[42]\,
      Q(39) => \in4x_H1_reg_n_0_[41]\,
      Q(38) => \in4x_H1_reg_n_0_[40]\,
      Q(37) => \in4x_H1_reg_n_0_[39]\,
      Q(36) => \in4x_H1_reg_n_0_[38]\,
      Q(35) => \in4x_H1_reg_n_0_[37]\,
      Q(34) => \in4x_H1_reg_n_0_[36]\,
      Q(33) => \in4x_H1_reg_n_0_[35]\,
      Q(32) => \in4x_H1_reg_n_0_[34]\,
      Q(31) => \in4x_H1_reg_n_0_[33]\,
      Q(30) => \in4x_H1_reg_n_0_[32]\,
      Q(29) => \in4x_H1_reg_n_0_[31]\,
      Q(28) => \in4x_H1_reg_n_0_[30]\,
      Q(27) => \in4x_H1_reg_n_0_[29]\,
      Q(26) => \in4x_H1_reg_n_0_[28]\,
      Q(25) => \in4x_H1_reg_n_0_[27]\,
      Q(24) => \in4x_H1_reg_n_0_[26]\,
      Q(23) => \in4x_H1_reg_n_0_[25]\,
      Q(22) => \in4x_H1_reg_n_0_[24]\,
      Q(21) => \in4x_H1_reg_n_0_[23]\,
      Q(20) => \in4x_H1_reg_n_0_[22]\,
      Q(19) => \in4x_H1_reg_n_0_[21]\,
      Q(18) => \in4x_H1_reg_n_0_[20]\,
      Q(17) => \in4x_H1_reg_n_0_[19]\,
      Q(16) => \in4x_H1_reg_n_0_[18]\,
      Q(15) => \in4x_H1_reg_n_0_[17]\,
      Q(14) => \in4x_H1_reg_n_0_[16]\,
      Q(13) => \in4x_H1_reg_n_0_[15]\,
      Q(12) => \in4x_H1_reg_n_0_[14]\,
      Q(11) => \in4x_H1_reg_n_0_[13]\,
      Q(10) => \in4x_H1_reg_n_0_[12]\,
      Q(9) => \in4x_H1_reg_n_0_[11]\,
      Q(8) => \in4x_H1_reg_n_0_[10]\,
      Q(7) => \in4x_H1_reg_n_0_[9]\,
      Q(6) => \in4x_H1_reg_n_0_[8]\,
      Q(5) => \in4x_H1_reg_n_0_[7]\,
      Q(4) => \in4x_H1_reg_n_0_[6]\,
      Q(3) => \in4x_H1_reg_n_0_[5]\,
      Q(2) => \in4x_H1_reg_n_0_[4]\,
      Q(1) => \in4x_H1_reg_n_0_[3]\,
      Q(0) => \in4x_H1_reg_n_0_[2]\,
      \result_DDR_H1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(31 downto 28)
    );
MISO_rising_edge_16: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_37
     port map (
      D(15 downto 0) => in_DDR_H2(15 downto 0),
      Q(71) => \in4x_H2_reg_n_0_[73]\,
      Q(70) => \in4x_H2_reg_n_0_[72]\,
      Q(69) => \in4x_H2_reg_n_0_[71]\,
      Q(68) => \in4x_H2_reg_n_0_[70]\,
      Q(67) => \in4x_H2_reg_n_0_[69]\,
      Q(66) => \in4x_H2_reg_n_0_[68]\,
      Q(65) => \in4x_H2_reg_n_0_[67]\,
      Q(64) => \in4x_H2_reg_n_0_[66]\,
      Q(63) => \in4x_H2_reg_n_0_[65]\,
      Q(62) => \in4x_H2_reg_n_0_[64]\,
      Q(61) => \in4x_H2_reg_n_0_[63]\,
      Q(60) => \in4x_H2_reg_n_0_[62]\,
      Q(59) => \in4x_H2_reg_n_0_[61]\,
      Q(58) => \in4x_H2_reg_n_0_[60]\,
      Q(57) => \in4x_H2_reg_n_0_[59]\,
      Q(56) => \in4x_H2_reg_n_0_[58]\,
      Q(55) => \in4x_H2_reg_n_0_[57]\,
      Q(54) => \in4x_H2_reg_n_0_[56]\,
      Q(53) => \in4x_H2_reg_n_0_[55]\,
      Q(52) => \in4x_H2_reg_n_0_[54]\,
      Q(51) => \in4x_H2_reg_n_0_[53]\,
      Q(50) => \in4x_H2_reg_n_0_[52]\,
      Q(49) => \in4x_H2_reg_n_0_[51]\,
      Q(48) => \in4x_H2_reg_n_0_[50]\,
      Q(47) => \in4x_H2_reg_n_0_[49]\,
      Q(46) => \in4x_H2_reg_n_0_[48]\,
      Q(45) => \in4x_H2_reg_n_0_[47]\,
      Q(44) => \in4x_H2_reg_n_0_[46]\,
      Q(43) => \in4x_H2_reg_n_0_[45]\,
      Q(42) => \in4x_H2_reg_n_0_[44]\,
      Q(41) => \in4x_H2_reg_n_0_[43]\,
      Q(40) => \in4x_H2_reg_n_0_[42]\,
      Q(39) => \in4x_H2_reg_n_0_[41]\,
      Q(38) => \in4x_H2_reg_n_0_[40]\,
      Q(37) => \in4x_H2_reg_n_0_[39]\,
      Q(36) => \in4x_H2_reg_n_0_[38]\,
      Q(35) => \in4x_H2_reg_n_0_[37]\,
      Q(34) => \in4x_H2_reg_n_0_[36]\,
      Q(33) => \in4x_H2_reg_n_0_[35]\,
      Q(32) => \in4x_H2_reg_n_0_[34]\,
      Q(31) => \in4x_H2_reg_n_0_[33]\,
      Q(30) => \in4x_H2_reg_n_0_[32]\,
      Q(29) => \in4x_H2_reg_n_0_[31]\,
      Q(28) => \in4x_H2_reg_n_0_[30]\,
      Q(27) => \in4x_H2_reg_n_0_[29]\,
      Q(26) => \in4x_H2_reg_n_0_[28]\,
      Q(25) => \in4x_H2_reg_n_0_[27]\,
      Q(24) => \in4x_H2_reg_n_0_[26]\,
      Q(23) => \in4x_H2_reg_n_0_[25]\,
      Q(22) => \in4x_H2_reg_n_0_[24]\,
      Q(21) => \in4x_H2_reg_n_0_[23]\,
      Q(20) => \in4x_H2_reg_n_0_[22]\,
      Q(19) => \in4x_H2_reg_n_0_[21]\,
      Q(18) => \in4x_H2_reg_n_0_[20]\,
      Q(17) => \in4x_H2_reg_n_0_[19]\,
      Q(16) => \in4x_H2_reg_n_0_[18]\,
      Q(15) => \in4x_H2_reg_n_0_[17]\,
      Q(14) => \in4x_H2_reg_n_0_[16]\,
      Q(13) => \in4x_H2_reg_n_0_[15]\,
      Q(12) => \in4x_H2_reg_n_0_[14]\,
      Q(11) => \in4x_H2_reg_n_0_[13]\,
      Q(10) => \in4x_H2_reg_n_0_[12]\,
      Q(9) => \in4x_H2_reg_n_0_[11]\,
      Q(8) => \in4x_H2_reg_n_0_[10]\,
      Q(7) => \in4x_H2_reg_n_0_[9]\,
      Q(6) => \in4x_H2_reg_n_0_[8]\,
      Q(5) => \in4x_H2_reg_n_0_[7]\,
      Q(4) => \in4x_H2_reg_n_0_[6]\,
      Q(3) => \in4x_H2_reg_n_0_[5]\,
      Q(2) => \in4x_H2_reg_n_0_[4]\,
      Q(1) => \in4x_H2_reg_n_0_[3]\,
      Q(0) => \in4x_H2_reg_n_0_[2]\,
      \result_DDR_H2_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(31 downto 28)
    );
MISO_rising_edge_17: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_38
     port map (
      D(15 downto 0) => in_DDR_I1(15 downto 0),
      Q(71) => \in4x_I1_reg_n_0_[73]\,
      Q(70) => \in4x_I1_reg_n_0_[72]\,
      Q(69) => \in4x_I1_reg_n_0_[71]\,
      Q(68) => \in4x_I1_reg_n_0_[70]\,
      Q(67) => \in4x_I1_reg_n_0_[69]\,
      Q(66) => \in4x_I1_reg_n_0_[68]\,
      Q(65) => \in4x_I1_reg_n_0_[67]\,
      Q(64) => \in4x_I1_reg_n_0_[66]\,
      Q(63) => \in4x_I1_reg_n_0_[65]\,
      Q(62) => \in4x_I1_reg_n_0_[64]\,
      Q(61) => \in4x_I1_reg_n_0_[63]\,
      Q(60) => \in4x_I1_reg_n_0_[62]\,
      Q(59) => \in4x_I1_reg_n_0_[61]\,
      Q(58) => \in4x_I1_reg_n_0_[60]\,
      Q(57) => \in4x_I1_reg_n_0_[59]\,
      Q(56) => \in4x_I1_reg_n_0_[58]\,
      Q(55) => \in4x_I1_reg_n_0_[57]\,
      Q(54) => \in4x_I1_reg_n_0_[56]\,
      Q(53) => \in4x_I1_reg_n_0_[55]\,
      Q(52) => \in4x_I1_reg_n_0_[54]\,
      Q(51) => \in4x_I1_reg_n_0_[53]\,
      Q(50) => \in4x_I1_reg_n_0_[52]\,
      Q(49) => \in4x_I1_reg_n_0_[51]\,
      Q(48) => \in4x_I1_reg_n_0_[50]\,
      Q(47) => \in4x_I1_reg_n_0_[49]\,
      Q(46) => \in4x_I1_reg_n_0_[48]\,
      Q(45) => \in4x_I1_reg_n_0_[47]\,
      Q(44) => \in4x_I1_reg_n_0_[46]\,
      Q(43) => \in4x_I1_reg_n_0_[45]\,
      Q(42) => \in4x_I1_reg_n_0_[44]\,
      Q(41) => \in4x_I1_reg_n_0_[43]\,
      Q(40) => \in4x_I1_reg_n_0_[42]\,
      Q(39) => \in4x_I1_reg_n_0_[41]\,
      Q(38) => \in4x_I1_reg_n_0_[40]\,
      Q(37) => \in4x_I1_reg_n_0_[39]\,
      Q(36) => \in4x_I1_reg_n_0_[38]\,
      Q(35) => \in4x_I1_reg_n_0_[37]\,
      Q(34) => \in4x_I1_reg_n_0_[36]\,
      Q(33) => \in4x_I1_reg_n_0_[35]\,
      Q(32) => \in4x_I1_reg_n_0_[34]\,
      Q(31) => \in4x_I1_reg_n_0_[33]\,
      Q(30) => \in4x_I1_reg_n_0_[32]\,
      Q(29) => \in4x_I1_reg_n_0_[31]\,
      Q(28) => \in4x_I1_reg_n_0_[30]\,
      Q(27) => \in4x_I1_reg_n_0_[29]\,
      Q(26) => \in4x_I1_reg_n_0_[28]\,
      Q(25) => \in4x_I1_reg_n_0_[27]\,
      Q(24) => \in4x_I1_reg_n_0_[26]\,
      Q(23) => \in4x_I1_reg_n_0_[25]\,
      Q(22) => \in4x_I1_reg_n_0_[24]\,
      Q(21) => \in4x_I1_reg_n_0_[23]\,
      Q(20) => \in4x_I1_reg_n_0_[22]\,
      Q(19) => \in4x_I1_reg_n_0_[21]\,
      Q(18) => \in4x_I1_reg_n_0_[20]\,
      Q(17) => \in4x_I1_reg_n_0_[19]\,
      Q(16) => \in4x_I1_reg_n_0_[18]\,
      Q(15) => \in4x_I1_reg_n_0_[17]\,
      Q(14) => \in4x_I1_reg_n_0_[16]\,
      Q(13) => \in4x_I1_reg_n_0_[15]\,
      Q(12) => \in4x_I1_reg_n_0_[14]\,
      Q(11) => \in4x_I1_reg_n_0_[13]\,
      Q(10) => \in4x_I1_reg_n_0_[12]\,
      Q(9) => \in4x_I1_reg_n_0_[11]\,
      Q(8) => \in4x_I1_reg_n_0_[10]\,
      Q(7) => \in4x_I1_reg_n_0_[9]\,
      Q(6) => \in4x_I1_reg_n_0_[8]\,
      Q(5) => \in4x_I1_reg_n_0_[7]\,
      Q(4) => \in4x_I1_reg_n_0_[6]\,
      Q(3) => \in4x_I1_reg_n_0_[5]\,
      Q(2) => \in4x_I1_reg_n_0_[4]\,
      Q(1) => \in4x_I1_reg_n_0_[3]\,
      Q(0) => \in4x_I1_reg_n_0_[2]\,
      \result_DDR_I1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(3 downto 0)
    );
MISO_rising_edge_18: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_39
     port map (
      D(15 downto 0) => in_DDR_I2(15 downto 0),
      Q(71) => \in4x_I2_reg_n_0_[73]\,
      Q(70) => \in4x_I2_reg_n_0_[72]\,
      Q(69) => \in4x_I2_reg_n_0_[71]\,
      Q(68) => \in4x_I2_reg_n_0_[70]\,
      Q(67) => \in4x_I2_reg_n_0_[69]\,
      Q(66) => \in4x_I2_reg_n_0_[68]\,
      Q(65) => \in4x_I2_reg_n_0_[67]\,
      Q(64) => \in4x_I2_reg_n_0_[66]\,
      Q(63) => \in4x_I2_reg_n_0_[65]\,
      Q(62) => \in4x_I2_reg_n_0_[64]\,
      Q(61) => \in4x_I2_reg_n_0_[63]\,
      Q(60) => \in4x_I2_reg_n_0_[62]\,
      Q(59) => \in4x_I2_reg_n_0_[61]\,
      Q(58) => \in4x_I2_reg_n_0_[60]\,
      Q(57) => \in4x_I2_reg_n_0_[59]\,
      Q(56) => \in4x_I2_reg_n_0_[58]\,
      Q(55) => \in4x_I2_reg_n_0_[57]\,
      Q(54) => \in4x_I2_reg_n_0_[56]\,
      Q(53) => \in4x_I2_reg_n_0_[55]\,
      Q(52) => \in4x_I2_reg_n_0_[54]\,
      Q(51) => \in4x_I2_reg_n_0_[53]\,
      Q(50) => \in4x_I2_reg_n_0_[52]\,
      Q(49) => \in4x_I2_reg_n_0_[51]\,
      Q(48) => \in4x_I2_reg_n_0_[50]\,
      Q(47) => \in4x_I2_reg_n_0_[49]\,
      Q(46) => \in4x_I2_reg_n_0_[48]\,
      Q(45) => \in4x_I2_reg_n_0_[47]\,
      Q(44) => \in4x_I2_reg_n_0_[46]\,
      Q(43) => \in4x_I2_reg_n_0_[45]\,
      Q(42) => \in4x_I2_reg_n_0_[44]\,
      Q(41) => \in4x_I2_reg_n_0_[43]\,
      Q(40) => \in4x_I2_reg_n_0_[42]\,
      Q(39) => \in4x_I2_reg_n_0_[41]\,
      Q(38) => \in4x_I2_reg_n_0_[40]\,
      Q(37) => \in4x_I2_reg_n_0_[39]\,
      Q(36) => \in4x_I2_reg_n_0_[38]\,
      Q(35) => \in4x_I2_reg_n_0_[37]\,
      Q(34) => \in4x_I2_reg_n_0_[36]\,
      Q(33) => \in4x_I2_reg_n_0_[35]\,
      Q(32) => \in4x_I2_reg_n_0_[34]\,
      Q(31) => \in4x_I2_reg_n_0_[33]\,
      Q(30) => \in4x_I2_reg_n_0_[32]\,
      Q(29) => \in4x_I2_reg_n_0_[31]\,
      Q(28) => \in4x_I2_reg_n_0_[30]\,
      Q(27) => \in4x_I2_reg_n_0_[29]\,
      Q(26) => \in4x_I2_reg_n_0_[28]\,
      Q(25) => \in4x_I2_reg_n_0_[27]\,
      Q(24) => \in4x_I2_reg_n_0_[26]\,
      Q(23) => \in4x_I2_reg_n_0_[25]\,
      Q(22) => \in4x_I2_reg_n_0_[24]\,
      Q(21) => \in4x_I2_reg_n_0_[23]\,
      Q(20) => \in4x_I2_reg_n_0_[22]\,
      Q(19) => \in4x_I2_reg_n_0_[21]\,
      Q(18) => \in4x_I2_reg_n_0_[20]\,
      Q(17) => \in4x_I2_reg_n_0_[19]\,
      Q(16) => \in4x_I2_reg_n_0_[18]\,
      Q(15) => \in4x_I2_reg_n_0_[17]\,
      Q(14) => \in4x_I2_reg_n_0_[16]\,
      Q(13) => \in4x_I2_reg_n_0_[15]\,
      Q(12) => \in4x_I2_reg_n_0_[14]\,
      Q(11) => \in4x_I2_reg_n_0_[13]\,
      Q(10) => \in4x_I2_reg_n_0_[12]\,
      Q(9) => \in4x_I2_reg_n_0_[11]\,
      Q(8) => \in4x_I2_reg_n_0_[10]\,
      Q(7) => \in4x_I2_reg_n_0_[9]\,
      Q(6) => \in4x_I2_reg_n_0_[8]\,
      Q(5) => \in4x_I2_reg_n_0_[7]\,
      Q(4) => \in4x_I2_reg_n_0_[6]\,
      Q(3) => \in4x_I2_reg_n_0_[5]\,
      Q(2) => \in4x_I2_reg_n_0_[4]\,
      Q(1) => \in4x_I2_reg_n_0_[3]\,
      Q(0) => \in4x_I2_reg_n_0_[2]\,
      \result_DDR_I2_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(3 downto 0)
    );
MISO_rising_edge_19: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_40
     port map (
      D(15 downto 0) => in_DDR_J1(15 downto 0),
      Q(71) => \in4x_J1_reg_n_0_[73]\,
      Q(70) => \in4x_J1_reg_n_0_[72]\,
      Q(69) => \in4x_J1_reg_n_0_[71]\,
      Q(68) => \in4x_J1_reg_n_0_[70]\,
      Q(67) => \in4x_J1_reg_n_0_[69]\,
      Q(66) => \in4x_J1_reg_n_0_[68]\,
      Q(65) => \in4x_J1_reg_n_0_[67]\,
      Q(64) => \in4x_J1_reg_n_0_[66]\,
      Q(63) => \in4x_J1_reg_n_0_[65]\,
      Q(62) => \in4x_J1_reg_n_0_[64]\,
      Q(61) => \in4x_J1_reg_n_0_[63]\,
      Q(60) => \in4x_J1_reg_n_0_[62]\,
      Q(59) => \in4x_J1_reg_n_0_[61]\,
      Q(58) => \in4x_J1_reg_n_0_[60]\,
      Q(57) => \in4x_J1_reg_n_0_[59]\,
      Q(56) => \in4x_J1_reg_n_0_[58]\,
      Q(55) => \in4x_J1_reg_n_0_[57]\,
      Q(54) => \in4x_J1_reg_n_0_[56]\,
      Q(53) => \in4x_J1_reg_n_0_[55]\,
      Q(52) => \in4x_J1_reg_n_0_[54]\,
      Q(51) => \in4x_J1_reg_n_0_[53]\,
      Q(50) => \in4x_J1_reg_n_0_[52]\,
      Q(49) => \in4x_J1_reg_n_0_[51]\,
      Q(48) => \in4x_J1_reg_n_0_[50]\,
      Q(47) => \in4x_J1_reg_n_0_[49]\,
      Q(46) => \in4x_J1_reg_n_0_[48]\,
      Q(45) => \in4x_J1_reg_n_0_[47]\,
      Q(44) => \in4x_J1_reg_n_0_[46]\,
      Q(43) => \in4x_J1_reg_n_0_[45]\,
      Q(42) => \in4x_J1_reg_n_0_[44]\,
      Q(41) => \in4x_J1_reg_n_0_[43]\,
      Q(40) => \in4x_J1_reg_n_0_[42]\,
      Q(39) => \in4x_J1_reg_n_0_[41]\,
      Q(38) => \in4x_J1_reg_n_0_[40]\,
      Q(37) => \in4x_J1_reg_n_0_[39]\,
      Q(36) => \in4x_J1_reg_n_0_[38]\,
      Q(35) => \in4x_J1_reg_n_0_[37]\,
      Q(34) => \in4x_J1_reg_n_0_[36]\,
      Q(33) => \in4x_J1_reg_n_0_[35]\,
      Q(32) => \in4x_J1_reg_n_0_[34]\,
      Q(31) => \in4x_J1_reg_n_0_[33]\,
      Q(30) => \in4x_J1_reg_n_0_[32]\,
      Q(29) => \in4x_J1_reg_n_0_[31]\,
      Q(28) => \in4x_J1_reg_n_0_[30]\,
      Q(27) => \in4x_J1_reg_n_0_[29]\,
      Q(26) => \in4x_J1_reg_n_0_[28]\,
      Q(25) => \in4x_J1_reg_n_0_[27]\,
      Q(24) => \in4x_J1_reg_n_0_[26]\,
      Q(23) => \in4x_J1_reg_n_0_[25]\,
      Q(22) => \in4x_J1_reg_n_0_[24]\,
      Q(21) => \in4x_J1_reg_n_0_[23]\,
      Q(20) => \in4x_J1_reg_n_0_[22]\,
      Q(19) => \in4x_J1_reg_n_0_[21]\,
      Q(18) => \in4x_J1_reg_n_0_[20]\,
      Q(17) => \in4x_J1_reg_n_0_[19]\,
      Q(16) => \in4x_J1_reg_n_0_[18]\,
      Q(15) => \in4x_J1_reg_n_0_[17]\,
      Q(14) => \in4x_J1_reg_n_0_[16]\,
      Q(13) => \in4x_J1_reg_n_0_[15]\,
      Q(12) => \in4x_J1_reg_n_0_[14]\,
      Q(11) => \in4x_J1_reg_n_0_[13]\,
      Q(10) => \in4x_J1_reg_n_0_[12]\,
      Q(9) => \in4x_J1_reg_n_0_[11]\,
      Q(8) => \in4x_J1_reg_n_0_[10]\,
      Q(7) => \in4x_J1_reg_n_0_[9]\,
      Q(6) => \in4x_J1_reg_n_0_[8]\,
      Q(5) => \in4x_J1_reg_n_0_[7]\,
      Q(4) => \in4x_J1_reg_n_0_[6]\,
      Q(3) => \in4x_J1_reg_n_0_[5]\,
      Q(2) => \in4x_J1_reg_n_0_[4]\,
      Q(1) => \in4x_J1_reg_n_0_[3]\,
      Q(0) => \in4x_J1_reg_n_0_[2]\,
      \result_DDR_J1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(7 downto 4)
    );
MISO_rising_edge_2: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_41
     port map (
      D(15 downto 0) => in_DDR_A2(15 downto 0),
      Q(71) => \in4x_A2_reg_n_0_[73]\,
      Q(70) => \in4x_A2_reg_n_0_[72]\,
      Q(69) => \in4x_A2_reg_n_0_[71]\,
      Q(68) => \in4x_A2_reg_n_0_[70]\,
      Q(67) => \in4x_A2_reg_n_0_[69]\,
      Q(66) => \in4x_A2_reg_n_0_[68]\,
      Q(65) => \in4x_A2_reg_n_0_[67]\,
      Q(64) => \in4x_A2_reg_n_0_[66]\,
      Q(63) => \in4x_A2_reg_n_0_[65]\,
      Q(62) => \in4x_A2_reg_n_0_[64]\,
      Q(61) => \in4x_A2_reg_n_0_[63]\,
      Q(60) => \in4x_A2_reg_n_0_[62]\,
      Q(59) => \in4x_A2_reg_n_0_[61]\,
      Q(58) => \in4x_A2_reg_n_0_[60]\,
      Q(57) => \in4x_A2_reg_n_0_[59]\,
      Q(56) => \in4x_A2_reg_n_0_[58]\,
      Q(55) => \in4x_A2_reg_n_0_[57]\,
      Q(54) => \in4x_A2_reg_n_0_[56]\,
      Q(53) => \in4x_A2_reg_n_0_[55]\,
      Q(52) => \in4x_A2_reg_n_0_[54]\,
      Q(51) => \in4x_A2_reg_n_0_[53]\,
      Q(50) => \in4x_A2_reg_n_0_[52]\,
      Q(49) => \in4x_A2_reg_n_0_[51]\,
      Q(48) => \in4x_A2_reg_n_0_[50]\,
      Q(47) => \in4x_A2_reg_n_0_[49]\,
      Q(46) => \in4x_A2_reg_n_0_[48]\,
      Q(45) => \in4x_A2_reg_n_0_[47]\,
      Q(44) => \in4x_A2_reg_n_0_[46]\,
      Q(43) => \in4x_A2_reg_n_0_[45]\,
      Q(42) => \in4x_A2_reg_n_0_[44]\,
      Q(41) => \in4x_A2_reg_n_0_[43]\,
      Q(40) => \in4x_A2_reg_n_0_[42]\,
      Q(39) => \in4x_A2_reg_n_0_[41]\,
      Q(38) => \in4x_A2_reg_n_0_[40]\,
      Q(37) => \in4x_A2_reg_n_0_[39]\,
      Q(36) => \in4x_A2_reg_n_0_[38]\,
      Q(35) => \in4x_A2_reg_n_0_[37]\,
      Q(34) => \in4x_A2_reg_n_0_[36]\,
      Q(33) => \in4x_A2_reg_n_0_[35]\,
      Q(32) => \in4x_A2_reg_n_0_[34]\,
      Q(31) => \in4x_A2_reg_n_0_[33]\,
      Q(30) => \in4x_A2_reg_n_0_[32]\,
      Q(29) => \in4x_A2_reg_n_0_[31]\,
      Q(28) => \in4x_A2_reg_n_0_[30]\,
      Q(27) => \in4x_A2_reg_n_0_[29]\,
      Q(26) => \in4x_A2_reg_n_0_[28]\,
      Q(25) => \in4x_A2_reg_n_0_[27]\,
      Q(24) => \in4x_A2_reg_n_0_[26]\,
      Q(23) => \in4x_A2_reg_n_0_[25]\,
      Q(22) => \in4x_A2_reg_n_0_[24]\,
      Q(21) => \in4x_A2_reg_n_0_[23]\,
      Q(20) => \in4x_A2_reg_n_0_[22]\,
      Q(19) => \in4x_A2_reg_n_0_[21]\,
      Q(18) => \in4x_A2_reg_n_0_[20]\,
      Q(17) => \in4x_A2_reg_n_0_[19]\,
      Q(16) => \in4x_A2_reg_n_0_[18]\,
      Q(15) => \in4x_A2_reg_n_0_[17]\,
      Q(14) => \in4x_A2_reg_n_0_[16]\,
      Q(13) => \in4x_A2_reg_n_0_[15]\,
      Q(12) => \in4x_A2_reg_n_0_[14]\,
      Q(11) => \in4x_A2_reg_n_0_[13]\,
      Q(10) => \in4x_A2_reg_n_0_[12]\,
      Q(9) => \in4x_A2_reg_n_0_[11]\,
      Q(8) => \in4x_A2_reg_n_0_[10]\,
      Q(7) => \in4x_A2_reg_n_0_[9]\,
      Q(6) => \in4x_A2_reg_n_0_[8]\,
      Q(5) => \in4x_A2_reg_n_0_[7]\,
      Q(4) => \in4x_A2_reg_n_0_[6]\,
      Q(3) => \in4x_A2_reg_n_0_[5]\,
      Q(2) => \in4x_A2_reg_n_0_[4]\,
      Q(1) => \in4x_A2_reg_n_0_[3]\,
      Q(0) => \in4x_A2_reg_n_0_[2]\,
      \result_DDR_A2_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(3 downto 0)
    );
MISO_rising_edge_20: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_42
     port map (
      D(15 downto 0) => in_DDR_J2(15 downto 0),
      Q(71) => \in4x_J2_reg_n_0_[73]\,
      Q(70) => \in4x_J2_reg_n_0_[72]\,
      Q(69) => \in4x_J2_reg_n_0_[71]\,
      Q(68) => \in4x_J2_reg_n_0_[70]\,
      Q(67) => \in4x_J2_reg_n_0_[69]\,
      Q(66) => \in4x_J2_reg_n_0_[68]\,
      Q(65) => \in4x_J2_reg_n_0_[67]\,
      Q(64) => \in4x_J2_reg_n_0_[66]\,
      Q(63) => \in4x_J2_reg_n_0_[65]\,
      Q(62) => \in4x_J2_reg_n_0_[64]\,
      Q(61) => \in4x_J2_reg_n_0_[63]\,
      Q(60) => \in4x_J2_reg_n_0_[62]\,
      Q(59) => \in4x_J2_reg_n_0_[61]\,
      Q(58) => \in4x_J2_reg_n_0_[60]\,
      Q(57) => \in4x_J2_reg_n_0_[59]\,
      Q(56) => \in4x_J2_reg_n_0_[58]\,
      Q(55) => \in4x_J2_reg_n_0_[57]\,
      Q(54) => \in4x_J2_reg_n_0_[56]\,
      Q(53) => \in4x_J2_reg_n_0_[55]\,
      Q(52) => \in4x_J2_reg_n_0_[54]\,
      Q(51) => \in4x_J2_reg_n_0_[53]\,
      Q(50) => \in4x_J2_reg_n_0_[52]\,
      Q(49) => \in4x_J2_reg_n_0_[51]\,
      Q(48) => \in4x_J2_reg_n_0_[50]\,
      Q(47) => \in4x_J2_reg_n_0_[49]\,
      Q(46) => \in4x_J2_reg_n_0_[48]\,
      Q(45) => \in4x_J2_reg_n_0_[47]\,
      Q(44) => \in4x_J2_reg_n_0_[46]\,
      Q(43) => \in4x_J2_reg_n_0_[45]\,
      Q(42) => \in4x_J2_reg_n_0_[44]\,
      Q(41) => \in4x_J2_reg_n_0_[43]\,
      Q(40) => \in4x_J2_reg_n_0_[42]\,
      Q(39) => \in4x_J2_reg_n_0_[41]\,
      Q(38) => \in4x_J2_reg_n_0_[40]\,
      Q(37) => \in4x_J2_reg_n_0_[39]\,
      Q(36) => \in4x_J2_reg_n_0_[38]\,
      Q(35) => \in4x_J2_reg_n_0_[37]\,
      Q(34) => \in4x_J2_reg_n_0_[36]\,
      Q(33) => \in4x_J2_reg_n_0_[35]\,
      Q(32) => \in4x_J2_reg_n_0_[34]\,
      Q(31) => \in4x_J2_reg_n_0_[33]\,
      Q(30) => \in4x_J2_reg_n_0_[32]\,
      Q(29) => \in4x_J2_reg_n_0_[31]\,
      Q(28) => \in4x_J2_reg_n_0_[30]\,
      Q(27) => \in4x_J2_reg_n_0_[29]\,
      Q(26) => \in4x_J2_reg_n_0_[28]\,
      Q(25) => \in4x_J2_reg_n_0_[27]\,
      Q(24) => \in4x_J2_reg_n_0_[26]\,
      Q(23) => \in4x_J2_reg_n_0_[25]\,
      Q(22) => \in4x_J2_reg_n_0_[24]\,
      Q(21) => \in4x_J2_reg_n_0_[23]\,
      Q(20) => \in4x_J2_reg_n_0_[22]\,
      Q(19) => \in4x_J2_reg_n_0_[21]\,
      Q(18) => \in4x_J2_reg_n_0_[20]\,
      Q(17) => \in4x_J2_reg_n_0_[19]\,
      Q(16) => \in4x_J2_reg_n_0_[18]\,
      Q(15) => \in4x_J2_reg_n_0_[17]\,
      Q(14) => \in4x_J2_reg_n_0_[16]\,
      Q(13) => \in4x_J2_reg_n_0_[15]\,
      Q(12) => \in4x_J2_reg_n_0_[14]\,
      Q(11) => \in4x_J2_reg_n_0_[13]\,
      Q(10) => \in4x_J2_reg_n_0_[12]\,
      Q(9) => \in4x_J2_reg_n_0_[11]\,
      Q(8) => \in4x_J2_reg_n_0_[10]\,
      Q(7) => \in4x_J2_reg_n_0_[9]\,
      Q(6) => \in4x_J2_reg_n_0_[8]\,
      Q(5) => \in4x_J2_reg_n_0_[7]\,
      Q(4) => \in4x_J2_reg_n_0_[6]\,
      Q(3) => \in4x_J2_reg_n_0_[5]\,
      Q(2) => \in4x_J2_reg_n_0_[4]\,
      Q(1) => \in4x_J2_reg_n_0_[3]\,
      Q(0) => \in4x_J2_reg_n_0_[2]\,
      \result_DDR_J2_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(7 downto 4)
    );
MISO_rising_edge_21: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_43
     port map (
      D(15 downto 0) => in_DDR_K1(15 downto 0),
      Q(71) => \in4x_K1_reg_n_0_[73]\,
      Q(70) => \in4x_K1_reg_n_0_[72]\,
      Q(69) => \in4x_K1_reg_n_0_[71]\,
      Q(68) => \in4x_K1_reg_n_0_[70]\,
      Q(67) => \in4x_K1_reg_n_0_[69]\,
      Q(66) => \in4x_K1_reg_n_0_[68]\,
      Q(65) => \in4x_K1_reg_n_0_[67]\,
      Q(64) => \in4x_K1_reg_n_0_[66]\,
      Q(63) => \in4x_K1_reg_n_0_[65]\,
      Q(62) => \in4x_K1_reg_n_0_[64]\,
      Q(61) => \in4x_K1_reg_n_0_[63]\,
      Q(60) => \in4x_K1_reg_n_0_[62]\,
      Q(59) => \in4x_K1_reg_n_0_[61]\,
      Q(58) => \in4x_K1_reg_n_0_[60]\,
      Q(57) => \in4x_K1_reg_n_0_[59]\,
      Q(56) => \in4x_K1_reg_n_0_[58]\,
      Q(55) => \in4x_K1_reg_n_0_[57]\,
      Q(54) => \in4x_K1_reg_n_0_[56]\,
      Q(53) => \in4x_K1_reg_n_0_[55]\,
      Q(52) => \in4x_K1_reg_n_0_[54]\,
      Q(51) => \in4x_K1_reg_n_0_[53]\,
      Q(50) => \in4x_K1_reg_n_0_[52]\,
      Q(49) => \in4x_K1_reg_n_0_[51]\,
      Q(48) => \in4x_K1_reg_n_0_[50]\,
      Q(47) => \in4x_K1_reg_n_0_[49]\,
      Q(46) => \in4x_K1_reg_n_0_[48]\,
      Q(45) => \in4x_K1_reg_n_0_[47]\,
      Q(44) => \in4x_K1_reg_n_0_[46]\,
      Q(43) => \in4x_K1_reg_n_0_[45]\,
      Q(42) => \in4x_K1_reg_n_0_[44]\,
      Q(41) => \in4x_K1_reg_n_0_[43]\,
      Q(40) => \in4x_K1_reg_n_0_[42]\,
      Q(39) => \in4x_K1_reg_n_0_[41]\,
      Q(38) => \in4x_K1_reg_n_0_[40]\,
      Q(37) => \in4x_K1_reg_n_0_[39]\,
      Q(36) => \in4x_K1_reg_n_0_[38]\,
      Q(35) => \in4x_K1_reg_n_0_[37]\,
      Q(34) => \in4x_K1_reg_n_0_[36]\,
      Q(33) => \in4x_K1_reg_n_0_[35]\,
      Q(32) => \in4x_K1_reg_n_0_[34]\,
      Q(31) => \in4x_K1_reg_n_0_[33]\,
      Q(30) => \in4x_K1_reg_n_0_[32]\,
      Q(29) => \in4x_K1_reg_n_0_[31]\,
      Q(28) => \in4x_K1_reg_n_0_[30]\,
      Q(27) => \in4x_K1_reg_n_0_[29]\,
      Q(26) => \in4x_K1_reg_n_0_[28]\,
      Q(25) => \in4x_K1_reg_n_0_[27]\,
      Q(24) => \in4x_K1_reg_n_0_[26]\,
      Q(23) => \in4x_K1_reg_n_0_[25]\,
      Q(22) => \in4x_K1_reg_n_0_[24]\,
      Q(21) => \in4x_K1_reg_n_0_[23]\,
      Q(20) => \in4x_K1_reg_n_0_[22]\,
      Q(19) => \in4x_K1_reg_n_0_[21]\,
      Q(18) => \in4x_K1_reg_n_0_[20]\,
      Q(17) => \in4x_K1_reg_n_0_[19]\,
      Q(16) => \in4x_K1_reg_n_0_[18]\,
      Q(15) => \in4x_K1_reg_n_0_[17]\,
      Q(14) => \in4x_K1_reg_n_0_[16]\,
      Q(13) => \in4x_K1_reg_n_0_[15]\,
      Q(12) => \in4x_K1_reg_n_0_[14]\,
      Q(11) => \in4x_K1_reg_n_0_[13]\,
      Q(10) => \in4x_K1_reg_n_0_[12]\,
      Q(9) => \in4x_K1_reg_n_0_[11]\,
      Q(8) => \in4x_K1_reg_n_0_[10]\,
      Q(7) => \in4x_K1_reg_n_0_[9]\,
      Q(6) => \in4x_K1_reg_n_0_[8]\,
      Q(5) => \in4x_K1_reg_n_0_[7]\,
      Q(4) => \in4x_K1_reg_n_0_[6]\,
      Q(3) => \in4x_K1_reg_n_0_[5]\,
      Q(2) => \in4x_K1_reg_n_0_[4]\,
      Q(1) => \in4x_K1_reg_n_0_[3]\,
      Q(0) => \in4x_K1_reg_n_0_[2]\,
      \result_DDR_K1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(11 downto 8)
    );
MISO_rising_edge_22: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_44
     port map (
      D(15 downto 0) => in_DDR_K2(15 downto 0),
      Q(71) => \in4x_K2_reg_n_0_[73]\,
      Q(70) => \in4x_K2_reg_n_0_[72]\,
      Q(69) => \in4x_K2_reg_n_0_[71]\,
      Q(68) => \in4x_K2_reg_n_0_[70]\,
      Q(67) => \in4x_K2_reg_n_0_[69]\,
      Q(66) => \in4x_K2_reg_n_0_[68]\,
      Q(65) => \in4x_K2_reg_n_0_[67]\,
      Q(64) => \in4x_K2_reg_n_0_[66]\,
      Q(63) => \in4x_K2_reg_n_0_[65]\,
      Q(62) => \in4x_K2_reg_n_0_[64]\,
      Q(61) => \in4x_K2_reg_n_0_[63]\,
      Q(60) => \in4x_K2_reg_n_0_[62]\,
      Q(59) => \in4x_K2_reg_n_0_[61]\,
      Q(58) => \in4x_K2_reg_n_0_[60]\,
      Q(57) => \in4x_K2_reg_n_0_[59]\,
      Q(56) => \in4x_K2_reg_n_0_[58]\,
      Q(55) => \in4x_K2_reg_n_0_[57]\,
      Q(54) => \in4x_K2_reg_n_0_[56]\,
      Q(53) => \in4x_K2_reg_n_0_[55]\,
      Q(52) => \in4x_K2_reg_n_0_[54]\,
      Q(51) => \in4x_K2_reg_n_0_[53]\,
      Q(50) => \in4x_K2_reg_n_0_[52]\,
      Q(49) => \in4x_K2_reg_n_0_[51]\,
      Q(48) => \in4x_K2_reg_n_0_[50]\,
      Q(47) => \in4x_K2_reg_n_0_[49]\,
      Q(46) => \in4x_K2_reg_n_0_[48]\,
      Q(45) => \in4x_K2_reg_n_0_[47]\,
      Q(44) => \in4x_K2_reg_n_0_[46]\,
      Q(43) => \in4x_K2_reg_n_0_[45]\,
      Q(42) => \in4x_K2_reg_n_0_[44]\,
      Q(41) => \in4x_K2_reg_n_0_[43]\,
      Q(40) => \in4x_K2_reg_n_0_[42]\,
      Q(39) => \in4x_K2_reg_n_0_[41]\,
      Q(38) => \in4x_K2_reg_n_0_[40]\,
      Q(37) => \in4x_K2_reg_n_0_[39]\,
      Q(36) => \in4x_K2_reg_n_0_[38]\,
      Q(35) => \in4x_K2_reg_n_0_[37]\,
      Q(34) => \in4x_K2_reg_n_0_[36]\,
      Q(33) => \in4x_K2_reg_n_0_[35]\,
      Q(32) => \in4x_K2_reg_n_0_[34]\,
      Q(31) => \in4x_K2_reg_n_0_[33]\,
      Q(30) => \in4x_K2_reg_n_0_[32]\,
      Q(29) => \in4x_K2_reg_n_0_[31]\,
      Q(28) => \in4x_K2_reg_n_0_[30]\,
      Q(27) => \in4x_K2_reg_n_0_[29]\,
      Q(26) => \in4x_K2_reg_n_0_[28]\,
      Q(25) => \in4x_K2_reg_n_0_[27]\,
      Q(24) => \in4x_K2_reg_n_0_[26]\,
      Q(23) => \in4x_K2_reg_n_0_[25]\,
      Q(22) => \in4x_K2_reg_n_0_[24]\,
      Q(21) => \in4x_K2_reg_n_0_[23]\,
      Q(20) => \in4x_K2_reg_n_0_[22]\,
      Q(19) => \in4x_K2_reg_n_0_[21]\,
      Q(18) => \in4x_K2_reg_n_0_[20]\,
      Q(17) => \in4x_K2_reg_n_0_[19]\,
      Q(16) => \in4x_K2_reg_n_0_[18]\,
      Q(15) => \in4x_K2_reg_n_0_[17]\,
      Q(14) => \in4x_K2_reg_n_0_[16]\,
      Q(13) => \in4x_K2_reg_n_0_[15]\,
      Q(12) => \in4x_K2_reg_n_0_[14]\,
      Q(11) => \in4x_K2_reg_n_0_[13]\,
      Q(10) => \in4x_K2_reg_n_0_[12]\,
      Q(9) => \in4x_K2_reg_n_0_[11]\,
      Q(8) => \in4x_K2_reg_n_0_[10]\,
      Q(7) => \in4x_K2_reg_n_0_[9]\,
      Q(6) => \in4x_K2_reg_n_0_[8]\,
      Q(5) => \in4x_K2_reg_n_0_[7]\,
      Q(4) => \in4x_K2_reg_n_0_[6]\,
      Q(3) => \in4x_K2_reg_n_0_[5]\,
      Q(2) => \in4x_K2_reg_n_0_[4]\,
      Q(1) => \in4x_K2_reg_n_0_[3]\,
      Q(0) => \in4x_K2_reg_n_0_[2]\,
      \result_DDR_K2_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(11 downto 8)
    );
MISO_rising_edge_23: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_45
     port map (
      D(15 downto 0) => in_DDR_L1(15 downto 0),
      Q(71) => \in4x_L1_reg_n_0_[73]\,
      Q(70) => \in4x_L1_reg_n_0_[72]\,
      Q(69) => \in4x_L1_reg_n_0_[71]\,
      Q(68) => \in4x_L1_reg_n_0_[70]\,
      Q(67) => \in4x_L1_reg_n_0_[69]\,
      Q(66) => \in4x_L1_reg_n_0_[68]\,
      Q(65) => \in4x_L1_reg_n_0_[67]\,
      Q(64) => \in4x_L1_reg_n_0_[66]\,
      Q(63) => \in4x_L1_reg_n_0_[65]\,
      Q(62) => \in4x_L1_reg_n_0_[64]\,
      Q(61) => \in4x_L1_reg_n_0_[63]\,
      Q(60) => \in4x_L1_reg_n_0_[62]\,
      Q(59) => \in4x_L1_reg_n_0_[61]\,
      Q(58) => \in4x_L1_reg_n_0_[60]\,
      Q(57) => \in4x_L1_reg_n_0_[59]\,
      Q(56) => \in4x_L1_reg_n_0_[58]\,
      Q(55) => \in4x_L1_reg_n_0_[57]\,
      Q(54) => \in4x_L1_reg_n_0_[56]\,
      Q(53) => \in4x_L1_reg_n_0_[55]\,
      Q(52) => \in4x_L1_reg_n_0_[54]\,
      Q(51) => \in4x_L1_reg_n_0_[53]\,
      Q(50) => \in4x_L1_reg_n_0_[52]\,
      Q(49) => \in4x_L1_reg_n_0_[51]\,
      Q(48) => \in4x_L1_reg_n_0_[50]\,
      Q(47) => \in4x_L1_reg_n_0_[49]\,
      Q(46) => \in4x_L1_reg_n_0_[48]\,
      Q(45) => \in4x_L1_reg_n_0_[47]\,
      Q(44) => \in4x_L1_reg_n_0_[46]\,
      Q(43) => \in4x_L1_reg_n_0_[45]\,
      Q(42) => \in4x_L1_reg_n_0_[44]\,
      Q(41) => \in4x_L1_reg_n_0_[43]\,
      Q(40) => \in4x_L1_reg_n_0_[42]\,
      Q(39) => \in4x_L1_reg_n_0_[41]\,
      Q(38) => \in4x_L1_reg_n_0_[40]\,
      Q(37) => \in4x_L1_reg_n_0_[39]\,
      Q(36) => \in4x_L1_reg_n_0_[38]\,
      Q(35) => \in4x_L1_reg_n_0_[37]\,
      Q(34) => \in4x_L1_reg_n_0_[36]\,
      Q(33) => \in4x_L1_reg_n_0_[35]\,
      Q(32) => \in4x_L1_reg_n_0_[34]\,
      Q(31) => \in4x_L1_reg_n_0_[33]\,
      Q(30) => \in4x_L1_reg_n_0_[32]\,
      Q(29) => \in4x_L1_reg_n_0_[31]\,
      Q(28) => \in4x_L1_reg_n_0_[30]\,
      Q(27) => \in4x_L1_reg_n_0_[29]\,
      Q(26) => \in4x_L1_reg_n_0_[28]\,
      Q(25) => \in4x_L1_reg_n_0_[27]\,
      Q(24) => \in4x_L1_reg_n_0_[26]\,
      Q(23) => \in4x_L1_reg_n_0_[25]\,
      Q(22) => \in4x_L1_reg_n_0_[24]\,
      Q(21) => \in4x_L1_reg_n_0_[23]\,
      Q(20) => \in4x_L1_reg_n_0_[22]\,
      Q(19) => \in4x_L1_reg_n_0_[21]\,
      Q(18) => \in4x_L1_reg_n_0_[20]\,
      Q(17) => \in4x_L1_reg_n_0_[19]\,
      Q(16) => \in4x_L1_reg_n_0_[18]\,
      Q(15) => \in4x_L1_reg_n_0_[17]\,
      Q(14) => \in4x_L1_reg_n_0_[16]\,
      Q(13) => \in4x_L1_reg_n_0_[15]\,
      Q(12) => \in4x_L1_reg_n_0_[14]\,
      Q(11) => \in4x_L1_reg_n_0_[13]\,
      Q(10) => \in4x_L1_reg_n_0_[12]\,
      Q(9) => \in4x_L1_reg_n_0_[11]\,
      Q(8) => \in4x_L1_reg_n_0_[10]\,
      Q(7) => \in4x_L1_reg_n_0_[9]\,
      Q(6) => \in4x_L1_reg_n_0_[8]\,
      Q(5) => \in4x_L1_reg_n_0_[7]\,
      Q(4) => \in4x_L1_reg_n_0_[6]\,
      Q(3) => \in4x_L1_reg_n_0_[5]\,
      Q(2) => \in4x_L1_reg_n_0_[4]\,
      Q(1) => \in4x_L1_reg_n_0_[3]\,
      Q(0) => \in4x_L1_reg_n_0_[2]\,
      \result_DDR_L1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(15 downto 12)
    );
MISO_rising_edge_24: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_46
     port map (
      D(15 downto 0) => in_DDR_L2(15 downto 0),
      Q(71) => \in4x_L2_reg_n_0_[73]\,
      Q(70) => \in4x_L2_reg_n_0_[72]\,
      Q(69) => \in4x_L2_reg_n_0_[71]\,
      Q(68) => \in4x_L2_reg_n_0_[70]\,
      Q(67) => \in4x_L2_reg_n_0_[69]\,
      Q(66) => \in4x_L2_reg_n_0_[68]\,
      Q(65) => \in4x_L2_reg_n_0_[67]\,
      Q(64) => \in4x_L2_reg_n_0_[66]\,
      Q(63) => \in4x_L2_reg_n_0_[65]\,
      Q(62) => \in4x_L2_reg_n_0_[64]\,
      Q(61) => \in4x_L2_reg_n_0_[63]\,
      Q(60) => \in4x_L2_reg_n_0_[62]\,
      Q(59) => \in4x_L2_reg_n_0_[61]\,
      Q(58) => \in4x_L2_reg_n_0_[60]\,
      Q(57) => \in4x_L2_reg_n_0_[59]\,
      Q(56) => \in4x_L2_reg_n_0_[58]\,
      Q(55) => \in4x_L2_reg_n_0_[57]\,
      Q(54) => \in4x_L2_reg_n_0_[56]\,
      Q(53) => \in4x_L2_reg_n_0_[55]\,
      Q(52) => \in4x_L2_reg_n_0_[54]\,
      Q(51) => \in4x_L2_reg_n_0_[53]\,
      Q(50) => \in4x_L2_reg_n_0_[52]\,
      Q(49) => \in4x_L2_reg_n_0_[51]\,
      Q(48) => \in4x_L2_reg_n_0_[50]\,
      Q(47) => \in4x_L2_reg_n_0_[49]\,
      Q(46) => \in4x_L2_reg_n_0_[48]\,
      Q(45) => \in4x_L2_reg_n_0_[47]\,
      Q(44) => \in4x_L2_reg_n_0_[46]\,
      Q(43) => \in4x_L2_reg_n_0_[45]\,
      Q(42) => \in4x_L2_reg_n_0_[44]\,
      Q(41) => \in4x_L2_reg_n_0_[43]\,
      Q(40) => \in4x_L2_reg_n_0_[42]\,
      Q(39) => \in4x_L2_reg_n_0_[41]\,
      Q(38) => \in4x_L2_reg_n_0_[40]\,
      Q(37) => \in4x_L2_reg_n_0_[39]\,
      Q(36) => \in4x_L2_reg_n_0_[38]\,
      Q(35) => \in4x_L2_reg_n_0_[37]\,
      Q(34) => \in4x_L2_reg_n_0_[36]\,
      Q(33) => \in4x_L2_reg_n_0_[35]\,
      Q(32) => \in4x_L2_reg_n_0_[34]\,
      Q(31) => \in4x_L2_reg_n_0_[33]\,
      Q(30) => \in4x_L2_reg_n_0_[32]\,
      Q(29) => \in4x_L2_reg_n_0_[31]\,
      Q(28) => \in4x_L2_reg_n_0_[30]\,
      Q(27) => \in4x_L2_reg_n_0_[29]\,
      Q(26) => \in4x_L2_reg_n_0_[28]\,
      Q(25) => \in4x_L2_reg_n_0_[27]\,
      Q(24) => \in4x_L2_reg_n_0_[26]\,
      Q(23) => \in4x_L2_reg_n_0_[25]\,
      Q(22) => \in4x_L2_reg_n_0_[24]\,
      Q(21) => \in4x_L2_reg_n_0_[23]\,
      Q(20) => \in4x_L2_reg_n_0_[22]\,
      Q(19) => \in4x_L2_reg_n_0_[21]\,
      Q(18) => \in4x_L2_reg_n_0_[20]\,
      Q(17) => \in4x_L2_reg_n_0_[19]\,
      Q(16) => \in4x_L2_reg_n_0_[18]\,
      Q(15) => \in4x_L2_reg_n_0_[17]\,
      Q(14) => \in4x_L2_reg_n_0_[16]\,
      Q(13) => \in4x_L2_reg_n_0_[15]\,
      Q(12) => \in4x_L2_reg_n_0_[14]\,
      Q(11) => \in4x_L2_reg_n_0_[13]\,
      Q(10) => \in4x_L2_reg_n_0_[12]\,
      Q(9) => \in4x_L2_reg_n_0_[11]\,
      Q(8) => \in4x_L2_reg_n_0_[10]\,
      Q(7) => \in4x_L2_reg_n_0_[9]\,
      Q(6) => \in4x_L2_reg_n_0_[8]\,
      Q(5) => \in4x_L2_reg_n_0_[7]\,
      Q(4) => \in4x_L2_reg_n_0_[6]\,
      Q(3) => \in4x_L2_reg_n_0_[5]\,
      Q(2) => \in4x_L2_reg_n_0_[4]\,
      Q(1) => \in4x_L2_reg_n_0_[3]\,
      Q(0) => \in4x_L2_reg_n_0_[2]\,
      \result_DDR_L2_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(15 downto 12)
    );
MISO_rising_edge_25: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_47
     port map (
      D(15 downto 0) => in_DDR_M1(15 downto 0),
      Q(71) => \in4x_M1_reg_n_0_[73]\,
      Q(70) => \in4x_M1_reg_n_0_[72]\,
      Q(69) => \in4x_M1_reg_n_0_[71]\,
      Q(68) => \in4x_M1_reg_n_0_[70]\,
      Q(67) => \in4x_M1_reg_n_0_[69]\,
      Q(66) => \in4x_M1_reg_n_0_[68]\,
      Q(65) => \in4x_M1_reg_n_0_[67]\,
      Q(64) => \in4x_M1_reg_n_0_[66]\,
      Q(63) => \in4x_M1_reg_n_0_[65]\,
      Q(62) => \in4x_M1_reg_n_0_[64]\,
      Q(61) => \in4x_M1_reg_n_0_[63]\,
      Q(60) => \in4x_M1_reg_n_0_[62]\,
      Q(59) => \in4x_M1_reg_n_0_[61]\,
      Q(58) => \in4x_M1_reg_n_0_[60]\,
      Q(57) => \in4x_M1_reg_n_0_[59]\,
      Q(56) => \in4x_M1_reg_n_0_[58]\,
      Q(55) => \in4x_M1_reg_n_0_[57]\,
      Q(54) => \in4x_M1_reg_n_0_[56]\,
      Q(53) => \in4x_M1_reg_n_0_[55]\,
      Q(52) => \in4x_M1_reg_n_0_[54]\,
      Q(51) => \in4x_M1_reg_n_0_[53]\,
      Q(50) => \in4x_M1_reg_n_0_[52]\,
      Q(49) => \in4x_M1_reg_n_0_[51]\,
      Q(48) => \in4x_M1_reg_n_0_[50]\,
      Q(47) => \in4x_M1_reg_n_0_[49]\,
      Q(46) => \in4x_M1_reg_n_0_[48]\,
      Q(45) => \in4x_M1_reg_n_0_[47]\,
      Q(44) => \in4x_M1_reg_n_0_[46]\,
      Q(43) => \in4x_M1_reg_n_0_[45]\,
      Q(42) => \in4x_M1_reg_n_0_[44]\,
      Q(41) => \in4x_M1_reg_n_0_[43]\,
      Q(40) => \in4x_M1_reg_n_0_[42]\,
      Q(39) => \in4x_M1_reg_n_0_[41]\,
      Q(38) => \in4x_M1_reg_n_0_[40]\,
      Q(37) => \in4x_M1_reg_n_0_[39]\,
      Q(36) => \in4x_M1_reg_n_0_[38]\,
      Q(35) => \in4x_M1_reg_n_0_[37]\,
      Q(34) => \in4x_M1_reg_n_0_[36]\,
      Q(33) => \in4x_M1_reg_n_0_[35]\,
      Q(32) => \in4x_M1_reg_n_0_[34]\,
      Q(31) => \in4x_M1_reg_n_0_[33]\,
      Q(30) => \in4x_M1_reg_n_0_[32]\,
      Q(29) => \in4x_M1_reg_n_0_[31]\,
      Q(28) => \in4x_M1_reg_n_0_[30]\,
      Q(27) => \in4x_M1_reg_n_0_[29]\,
      Q(26) => \in4x_M1_reg_n_0_[28]\,
      Q(25) => \in4x_M1_reg_n_0_[27]\,
      Q(24) => \in4x_M1_reg_n_0_[26]\,
      Q(23) => \in4x_M1_reg_n_0_[25]\,
      Q(22) => \in4x_M1_reg_n_0_[24]\,
      Q(21) => \in4x_M1_reg_n_0_[23]\,
      Q(20) => \in4x_M1_reg_n_0_[22]\,
      Q(19) => \in4x_M1_reg_n_0_[21]\,
      Q(18) => \in4x_M1_reg_n_0_[20]\,
      Q(17) => \in4x_M1_reg_n_0_[19]\,
      Q(16) => \in4x_M1_reg_n_0_[18]\,
      Q(15) => \in4x_M1_reg_n_0_[17]\,
      Q(14) => \in4x_M1_reg_n_0_[16]\,
      Q(13) => \in4x_M1_reg_n_0_[15]\,
      Q(12) => \in4x_M1_reg_n_0_[14]\,
      Q(11) => \in4x_M1_reg_n_0_[13]\,
      Q(10) => \in4x_M1_reg_n_0_[12]\,
      Q(9) => \in4x_M1_reg_n_0_[11]\,
      Q(8) => \in4x_M1_reg_n_0_[10]\,
      Q(7) => \in4x_M1_reg_n_0_[9]\,
      Q(6) => \in4x_M1_reg_n_0_[8]\,
      Q(5) => \in4x_M1_reg_n_0_[7]\,
      Q(4) => \in4x_M1_reg_n_0_[6]\,
      Q(3) => \in4x_M1_reg_n_0_[5]\,
      Q(2) => \in4x_M1_reg_n_0_[4]\,
      Q(1) => \in4x_M1_reg_n_0_[3]\,
      Q(0) => \in4x_M1_reg_n_0_[2]\,
      \result_DDR_M1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(19 downto 16)
    );
MISO_rising_edge_26: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_48
     port map (
      D(15 downto 0) => in_DDR_M2(15 downto 0),
      Q(71) => \in4x_M2_reg_n_0_[73]\,
      Q(70) => \in4x_M2_reg_n_0_[72]\,
      Q(69) => \in4x_M2_reg_n_0_[71]\,
      Q(68) => \in4x_M2_reg_n_0_[70]\,
      Q(67) => \in4x_M2_reg_n_0_[69]\,
      Q(66) => \in4x_M2_reg_n_0_[68]\,
      Q(65) => \in4x_M2_reg_n_0_[67]\,
      Q(64) => \in4x_M2_reg_n_0_[66]\,
      Q(63) => \in4x_M2_reg_n_0_[65]\,
      Q(62) => \in4x_M2_reg_n_0_[64]\,
      Q(61) => \in4x_M2_reg_n_0_[63]\,
      Q(60) => \in4x_M2_reg_n_0_[62]\,
      Q(59) => \in4x_M2_reg_n_0_[61]\,
      Q(58) => \in4x_M2_reg_n_0_[60]\,
      Q(57) => \in4x_M2_reg_n_0_[59]\,
      Q(56) => \in4x_M2_reg_n_0_[58]\,
      Q(55) => \in4x_M2_reg_n_0_[57]\,
      Q(54) => \in4x_M2_reg_n_0_[56]\,
      Q(53) => \in4x_M2_reg_n_0_[55]\,
      Q(52) => \in4x_M2_reg_n_0_[54]\,
      Q(51) => \in4x_M2_reg_n_0_[53]\,
      Q(50) => \in4x_M2_reg_n_0_[52]\,
      Q(49) => \in4x_M2_reg_n_0_[51]\,
      Q(48) => \in4x_M2_reg_n_0_[50]\,
      Q(47) => \in4x_M2_reg_n_0_[49]\,
      Q(46) => \in4x_M2_reg_n_0_[48]\,
      Q(45) => \in4x_M2_reg_n_0_[47]\,
      Q(44) => \in4x_M2_reg_n_0_[46]\,
      Q(43) => \in4x_M2_reg_n_0_[45]\,
      Q(42) => \in4x_M2_reg_n_0_[44]\,
      Q(41) => \in4x_M2_reg_n_0_[43]\,
      Q(40) => \in4x_M2_reg_n_0_[42]\,
      Q(39) => \in4x_M2_reg_n_0_[41]\,
      Q(38) => \in4x_M2_reg_n_0_[40]\,
      Q(37) => \in4x_M2_reg_n_0_[39]\,
      Q(36) => \in4x_M2_reg_n_0_[38]\,
      Q(35) => \in4x_M2_reg_n_0_[37]\,
      Q(34) => \in4x_M2_reg_n_0_[36]\,
      Q(33) => \in4x_M2_reg_n_0_[35]\,
      Q(32) => \in4x_M2_reg_n_0_[34]\,
      Q(31) => \in4x_M2_reg_n_0_[33]\,
      Q(30) => \in4x_M2_reg_n_0_[32]\,
      Q(29) => \in4x_M2_reg_n_0_[31]\,
      Q(28) => \in4x_M2_reg_n_0_[30]\,
      Q(27) => \in4x_M2_reg_n_0_[29]\,
      Q(26) => \in4x_M2_reg_n_0_[28]\,
      Q(25) => \in4x_M2_reg_n_0_[27]\,
      Q(24) => \in4x_M2_reg_n_0_[26]\,
      Q(23) => \in4x_M2_reg_n_0_[25]\,
      Q(22) => \in4x_M2_reg_n_0_[24]\,
      Q(21) => \in4x_M2_reg_n_0_[23]\,
      Q(20) => \in4x_M2_reg_n_0_[22]\,
      Q(19) => \in4x_M2_reg_n_0_[21]\,
      Q(18) => \in4x_M2_reg_n_0_[20]\,
      Q(17) => \in4x_M2_reg_n_0_[19]\,
      Q(16) => \in4x_M2_reg_n_0_[18]\,
      Q(15) => \in4x_M2_reg_n_0_[17]\,
      Q(14) => \in4x_M2_reg_n_0_[16]\,
      Q(13) => \in4x_M2_reg_n_0_[15]\,
      Q(12) => \in4x_M2_reg_n_0_[14]\,
      Q(11) => \in4x_M2_reg_n_0_[13]\,
      Q(10) => \in4x_M2_reg_n_0_[12]\,
      Q(9) => \in4x_M2_reg_n_0_[11]\,
      Q(8) => \in4x_M2_reg_n_0_[10]\,
      Q(7) => \in4x_M2_reg_n_0_[9]\,
      Q(6) => \in4x_M2_reg_n_0_[8]\,
      Q(5) => \in4x_M2_reg_n_0_[7]\,
      Q(4) => \in4x_M2_reg_n_0_[6]\,
      Q(3) => \in4x_M2_reg_n_0_[5]\,
      Q(2) => \in4x_M2_reg_n_0_[4]\,
      Q(1) => \in4x_M2_reg_n_0_[3]\,
      Q(0) => \in4x_M2_reg_n_0_[2]\,
      \result_DDR_M2_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(19 downto 16)
    );
MISO_rising_edge_27: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_49
     port map (
      D(15 downto 0) => in_DDR_N1(15 downto 0),
      Q(71) => \in4x_N1_reg_n_0_[73]\,
      Q(70) => \in4x_N1_reg_n_0_[72]\,
      Q(69) => \in4x_N1_reg_n_0_[71]\,
      Q(68) => \in4x_N1_reg_n_0_[70]\,
      Q(67) => \in4x_N1_reg_n_0_[69]\,
      Q(66) => \in4x_N1_reg_n_0_[68]\,
      Q(65) => \in4x_N1_reg_n_0_[67]\,
      Q(64) => \in4x_N1_reg_n_0_[66]\,
      Q(63) => \in4x_N1_reg_n_0_[65]\,
      Q(62) => \in4x_N1_reg_n_0_[64]\,
      Q(61) => \in4x_N1_reg_n_0_[63]\,
      Q(60) => \in4x_N1_reg_n_0_[62]\,
      Q(59) => \in4x_N1_reg_n_0_[61]\,
      Q(58) => \in4x_N1_reg_n_0_[60]\,
      Q(57) => \in4x_N1_reg_n_0_[59]\,
      Q(56) => \in4x_N1_reg_n_0_[58]\,
      Q(55) => \in4x_N1_reg_n_0_[57]\,
      Q(54) => \in4x_N1_reg_n_0_[56]\,
      Q(53) => \in4x_N1_reg_n_0_[55]\,
      Q(52) => \in4x_N1_reg_n_0_[54]\,
      Q(51) => \in4x_N1_reg_n_0_[53]\,
      Q(50) => \in4x_N1_reg_n_0_[52]\,
      Q(49) => \in4x_N1_reg_n_0_[51]\,
      Q(48) => \in4x_N1_reg_n_0_[50]\,
      Q(47) => \in4x_N1_reg_n_0_[49]\,
      Q(46) => \in4x_N1_reg_n_0_[48]\,
      Q(45) => \in4x_N1_reg_n_0_[47]\,
      Q(44) => \in4x_N1_reg_n_0_[46]\,
      Q(43) => \in4x_N1_reg_n_0_[45]\,
      Q(42) => \in4x_N1_reg_n_0_[44]\,
      Q(41) => \in4x_N1_reg_n_0_[43]\,
      Q(40) => \in4x_N1_reg_n_0_[42]\,
      Q(39) => \in4x_N1_reg_n_0_[41]\,
      Q(38) => \in4x_N1_reg_n_0_[40]\,
      Q(37) => \in4x_N1_reg_n_0_[39]\,
      Q(36) => \in4x_N1_reg_n_0_[38]\,
      Q(35) => \in4x_N1_reg_n_0_[37]\,
      Q(34) => \in4x_N1_reg_n_0_[36]\,
      Q(33) => \in4x_N1_reg_n_0_[35]\,
      Q(32) => \in4x_N1_reg_n_0_[34]\,
      Q(31) => \in4x_N1_reg_n_0_[33]\,
      Q(30) => \in4x_N1_reg_n_0_[32]\,
      Q(29) => \in4x_N1_reg_n_0_[31]\,
      Q(28) => \in4x_N1_reg_n_0_[30]\,
      Q(27) => \in4x_N1_reg_n_0_[29]\,
      Q(26) => \in4x_N1_reg_n_0_[28]\,
      Q(25) => \in4x_N1_reg_n_0_[27]\,
      Q(24) => \in4x_N1_reg_n_0_[26]\,
      Q(23) => \in4x_N1_reg_n_0_[25]\,
      Q(22) => \in4x_N1_reg_n_0_[24]\,
      Q(21) => \in4x_N1_reg_n_0_[23]\,
      Q(20) => \in4x_N1_reg_n_0_[22]\,
      Q(19) => \in4x_N1_reg_n_0_[21]\,
      Q(18) => \in4x_N1_reg_n_0_[20]\,
      Q(17) => \in4x_N1_reg_n_0_[19]\,
      Q(16) => \in4x_N1_reg_n_0_[18]\,
      Q(15) => \in4x_N1_reg_n_0_[17]\,
      Q(14) => \in4x_N1_reg_n_0_[16]\,
      Q(13) => \in4x_N1_reg_n_0_[15]\,
      Q(12) => \in4x_N1_reg_n_0_[14]\,
      Q(11) => \in4x_N1_reg_n_0_[13]\,
      Q(10) => \in4x_N1_reg_n_0_[12]\,
      Q(9) => \in4x_N1_reg_n_0_[11]\,
      Q(8) => \in4x_N1_reg_n_0_[10]\,
      Q(7) => \in4x_N1_reg_n_0_[9]\,
      Q(6) => \in4x_N1_reg_n_0_[8]\,
      Q(5) => \in4x_N1_reg_n_0_[7]\,
      Q(4) => \in4x_N1_reg_n_0_[6]\,
      Q(3) => \in4x_N1_reg_n_0_[5]\,
      Q(2) => \in4x_N1_reg_n_0_[4]\,
      Q(1) => \in4x_N1_reg_n_0_[3]\,
      Q(0) => \in4x_N1_reg_n_0_[2]\,
      \result_DDR_N1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(23 downto 20)
    );
MISO_rising_edge_28: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_50
     port map (
      D(15 downto 0) => in_DDR_N2(15 downto 0),
      Q(71) => \in4x_N2_reg_n_0_[73]\,
      Q(70) => \in4x_N2_reg_n_0_[72]\,
      Q(69) => \in4x_N2_reg_n_0_[71]\,
      Q(68) => \in4x_N2_reg_n_0_[70]\,
      Q(67) => \in4x_N2_reg_n_0_[69]\,
      Q(66) => \in4x_N2_reg_n_0_[68]\,
      Q(65) => \in4x_N2_reg_n_0_[67]\,
      Q(64) => \in4x_N2_reg_n_0_[66]\,
      Q(63) => \in4x_N2_reg_n_0_[65]\,
      Q(62) => \in4x_N2_reg_n_0_[64]\,
      Q(61) => \in4x_N2_reg_n_0_[63]\,
      Q(60) => \in4x_N2_reg_n_0_[62]\,
      Q(59) => \in4x_N2_reg_n_0_[61]\,
      Q(58) => \in4x_N2_reg_n_0_[60]\,
      Q(57) => \in4x_N2_reg_n_0_[59]\,
      Q(56) => \in4x_N2_reg_n_0_[58]\,
      Q(55) => \in4x_N2_reg_n_0_[57]\,
      Q(54) => \in4x_N2_reg_n_0_[56]\,
      Q(53) => \in4x_N2_reg_n_0_[55]\,
      Q(52) => \in4x_N2_reg_n_0_[54]\,
      Q(51) => \in4x_N2_reg_n_0_[53]\,
      Q(50) => \in4x_N2_reg_n_0_[52]\,
      Q(49) => \in4x_N2_reg_n_0_[51]\,
      Q(48) => \in4x_N2_reg_n_0_[50]\,
      Q(47) => \in4x_N2_reg_n_0_[49]\,
      Q(46) => \in4x_N2_reg_n_0_[48]\,
      Q(45) => \in4x_N2_reg_n_0_[47]\,
      Q(44) => \in4x_N2_reg_n_0_[46]\,
      Q(43) => \in4x_N2_reg_n_0_[45]\,
      Q(42) => \in4x_N2_reg_n_0_[44]\,
      Q(41) => \in4x_N2_reg_n_0_[43]\,
      Q(40) => \in4x_N2_reg_n_0_[42]\,
      Q(39) => \in4x_N2_reg_n_0_[41]\,
      Q(38) => \in4x_N2_reg_n_0_[40]\,
      Q(37) => \in4x_N2_reg_n_0_[39]\,
      Q(36) => \in4x_N2_reg_n_0_[38]\,
      Q(35) => \in4x_N2_reg_n_0_[37]\,
      Q(34) => \in4x_N2_reg_n_0_[36]\,
      Q(33) => \in4x_N2_reg_n_0_[35]\,
      Q(32) => \in4x_N2_reg_n_0_[34]\,
      Q(31) => \in4x_N2_reg_n_0_[33]\,
      Q(30) => \in4x_N2_reg_n_0_[32]\,
      Q(29) => \in4x_N2_reg_n_0_[31]\,
      Q(28) => \in4x_N2_reg_n_0_[30]\,
      Q(27) => \in4x_N2_reg_n_0_[29]\,
      Q(26) => \in4x_N2_reg_n_0_[28]\,
      Q(25) => \in4x_N2_reg_n_0_[27]\,
      Q(24) => \in4x_N2_reg_n_0_[26]\,
      Q(23) => \in4x_N2_reg_n_0_[25]\,
      Q(22) => \in4x_N2_reg_n_0_[24]\,
      Q(21) => \in4x_N2_reg_n_0_[23]\,
      Q(20) => \in4x_N2_reg_n_0_[22]\,
      Q(19) => \in4x_N2_reg_n_0_[21]\,
      Q(18) => \in4x_N2_reg_n_0_[20]\,
      Q(17) => \in4x_N2_reg_n_0_[19]\,
      Q(16) => \in4x_N2_reg_n_0_[18]\,
      Q(15) => \in4x_N2_reg_n_0_[17]\,
      Q(14) => \in4x_N2_reg_n_0_[16]\,
      Q(13) => \in4x_N2_reg_n_0_[15]\,
      Q(12) => \in4x_N2_reg_n_0_[14]\,
      Q(11) => \in4x_N2_reg_n_0_[13]\,
      Q(10) => \in4x_N2_reg_n_0_[12]\,
      Q(9) => \in4x_N2_reg_n_0_[11]\,
      Q(8) => \in4x_N2_reg_n_0_[10]\,
      Q(7) => \in4x_N2_reg_n_0_[9]\,
      Q(6) => \in4x_N2_reg_n_0_[8]\,
      Q(5) => \in4x_N2_reg_n_0_[7]\,
      Q(4) => \in4x_N2_reg_n_0_[6]\,
      Q(3) => \in4x_N2_reg_n_0_[5]\,
      Q(2) => \in4x_N2_reg_n_0_[4]\,
      Q(1) => \in4x_N2_reg_n_0_[3]\,
      Q(0) => \in4x_N2_reg_n_0_[2]\,
      \result_DDR_N2_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(23 downto 20)
    );
MISO_rising_edge_29: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_51
     port map (
      D(15 downto 0) => in_DDR_O1(15 downto 0),
      Q(71) => \in4x_O1_reg_n_0_[73]\,
      Q(70) => \in4x_O1_reg_n_0_[72]\,
      Q(69) => \in4x_O1_reg_n_0_[71]\,
      Q(68) => \in4x_O1_reg_n_0_[70]\,
      Q(67) => \in4x_O1_reg_n_0_[69]\,
      Q(66) => \in4x_O1_reg_n_0_[68]\,
      Q(65) => \in4x_O1_reg_n_0_[67]\,
      Q(64) => \in4x_O1_reg_n_0_[66]\,
      Q(63) => \in4x_O1_reg_n_0_[65]\,
      Q(62) => \in4x_O1_reg_n_0_[64]\,
      Q(61) => \in4x_O1_reg_n_0_[63]\,
      Q(60) => \in4x_O1_reg_n_0_[62]\,
      Q(59) => \in4x_O1_reg_n_0_[61]\,
      Q(58) => \in4x_O1_reg_n_0_[60]\,
      Q(57) => \in4x_O1_reg_n_0_[59]\,
      Q(56) => \in4x_O1_reg_n_0_[58]\,
      Q(55) => \in4x_O1_reg_n_0_[57]\,
      Q(54) => \in4x_O1_reg_n_0_[56]\,
      Q(53) => \in4x_O1_reg_n_0_[55]\,
      Q(52) => \in4x_O1_reg_n_0_[54]\,
      Q(51) => \in4x_O1_reg_n_0_[53]\,
      Q(50) => \in4x_O1_reg_n_0_[52]\,
      Q(49) => \in4x_O1_reg_n_0_[51]\,
      Q(48) => \in4x_O1_reg_n_0_[50]\,
      Q(47) => \in4x_O1_reg_n_0_[49]\,
      Q(46) => \in4x_O1_reg_n_0_[48]\,
      Q(45) => \in4x_O1_reg_n_0_[47]\,
      Q(44) => \in4x_O1_reg_n_0_[46]\,
      Q(43) => \in4x_O1_reg_n_0_[45]\,
      Q(42) => \in4x_O1_reg_n_0_[44]\,
      Q(41) => \in4x_O1_reg_n_0_[43]\,
      Q(40) => \in4x_O1_reg_n_0_[42]\,
      Q(39) => \in4x_O1_reg_n_0_[41]\,
      Q(38) => \in4x_O1_reg_n_0_[40]\,
      Q(37) => \in4x_O1_reg_n_0_[39]\,
      Q(36) => \in4x_O1_reg_n_0_[38]\,
      Q(35) => \in4x_O1_reg_n_0_[37]\,
      Q(34) => \in4x_O1_reg_n_0_[36]\,
      Q(33) => \in4x_O1_reg_n_0_[35]\,
      Q(32) => \in4x_O1_reg_n_0_[34]\,
      Q(31) => \in4x_O1_reg_n_0_[33]\,
      Q(30) => \in4x_O1_reg_n_0_[32]\,
      Q(29) => \in4x_O1_reg_n_0_[31]\,
      Q(28) => \in4x_O1_reg_n_0_[30]\,
      Q(27) => \in4x_O1_reg_n_0_[29]\,
      Q(26) => \in4x_O1_reg_n_0_[28]\,
      Q(25) => \in4x_O1_reg_n_0_[27]\,
      Q(24) => \in4x_O1_reg_n_0_[26]\,
      Q(23) => \in4x_O1_reg_n_0_[25]\,
      Q(22) => \in4x_O1_reg_n_0_[24]\,
      Q(21) => \in4x_O1_reg_n_0_[23]\,
      Q(20) => \in4x_O1_reg_n_0_[22]\,
      Q(19) => \in4x_O1_reg_n_0_[21]\,
      Q(18) => \in4x_O1_reg_n_0_[20]\,
      Q(17) => \in4x_O1_reg_n_0_[19]\,
      Q(16) => \in4x_O1_reg_n_0_[18]\,
      Q(15) => \in4x_O1_reg_n_0_[17]\,
      Q(14) => \in4x_O1_reg_n_0_[16]\,
      Q(13) => \in4x_O1_reg_n_0_[15]\,
      Q(12) => \in4x_O1_reg_n_0_[14]\,
      Q(11) => \in4x_O1_reg_n_0_[13]\,
      Q(10) => \in4x_O1_reg_n_0_[12]\,
      Q(9) => \in4x_O1_reg_n_0_[11]\,
      Q(8) => \in4x_O1_reg_n_0_[10]\,
      Q(7) => \in4x_O1_reg_n_0_[9]\,
      Q(6) => \in4x_O1_reg_n_0_[8]\,
      Q(5) => \in4x_O1_reg_n_0_[7]\,
      Q(4) => \in4x_O1_reg_n_0_[6]\,
      Q(3) => \in4x_O1_reg_n_0_[5]\,
      Q(2) => \in4x_O1_reg_n_0_[4]\,
      Q(1) => \in4x_O1_reg_n_0_[3]\,
      Q(0) => \in4x_O1_reg_n_0_[2]\,
      \result_DDR_O1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(27 downto 24)
    );
MISO_rising_edge_3: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_52
     port map (
      D(15 downto 0) => in_DDR_B1(15 downto 0),
      Q(71) => \in4x_B1_reg_n_0_[73]\,
      Q(70) => \in4x_B1_reg_n_0_[72]\,
      Q(69) => \in4x_B1_reg_n_0_[71]\,
      Q(68) => \in4x_B1_reg_n_0_[70]\,
      Q(67) => \in4x_B1_reg_n_0_[69]\,
      Q(66) => \in4x_B1_reg_n_0_[68]\,
      Q(65) => \in4x_B1_reg_n_0_[67]\,
      Q(64) => \in4x_B1_reg_n_0_[66]\,
      Q(63) => \in4x_B1_reg_n_0_[65]\,
      Q(62) => \in4x_B1_reg_n_0_[64]\,
      Q(61) => \in4x_B1_reg_n_0_[63]\,
      Q(60) => \in4x_B1_reg_n_0_[62]\,
      Q(59) => \in4x_B1_reg_n_0_[61]\,
      Q(58) => \in4x_B1_reg_n_0_[60]\,
      Q(57) => \in4x_B1_reg_n_0_[59]\,
      Q(56) => \in4x_B1_reg_n_0_[58]\,
      Q(55) => \in4x_B1_reg_n_0_[57]\,
      Q(54) => \in4x_B1_reg_n_0_[56]\,
      Q(53) => \in4x_B1_reg_n_0_[55]\,
      Q(52) => \in4x_B1_reg_n_0_[54]\,
      Q(51) => \in4x_B1_reg_n_0_[53]\,
      Q(50) => \in4x_B1_reg_n_0_[52]\,
      Q(49) => \in4x_B1_reg_n_0_[51]\,
      Q(48) => \in4x_B1_reg_n_0_[50]\,
      Q(47) => \in4x_B1_reg_n_0_[49]\,
      Q(46) => \in4x_B1_reg_n_0_[48]\,
      Q(45) => \in4x_B1_reg_n_0_[47]\,
      Q(44) => \in4x_B1_reg_n_0_[46]\,
      Q(43) => \in4x_B1_reg_n_0_[45]\,
      Q(42) => \in4x_B1_reg_n_0_[44]\,
      Q(41) => \in4x_B1_reg_n_0_[43]\,
      Q(40) => \in4x_B1_reg_n_0_[42]\,
      Q(39) => \in4x_B1_reg_n_0_[41]\,
      Q(38) => \in4x_B1_reg_n_0_[40]\,
      Q(37) => \in4x_B1_reg_n_0_[39]\,
      Q(36) => \in4x_B1_reg_n_0_[38]\,
      Q(35) => \in4x_B1_reg_n_0_[37]\,
      Q(34) => \in4x_B1_reg_n_0_[36]\,
      Q(33) => \in4x_B1_reg_n_0_[35]\,
      Q(32) => \in4x_B1_reg_n_0_[34]\,
      Q(31) => \in4x_B1_reg_n_0_[33]\,
      Q(30) => \in4x_B1_reg_n_0_[32]\,
      Q(29) => \in4x_B1_reg_n_0_[31]\,
      Q(28) => \in4x_B1_reg_n_0_[30]\,
      Q(27) => \in4x_B1_reg_n_0_[29]\,
      Q(26) => \in4x_B1_reg_n_0_[28]\,
      Q(25) => \in4x_B1_reg_n_0_[27]\,
      Q(24) => \in4x_B1_reg_n_0_[26]\,
      Q(23) => \in4x_B1_reg_n_0_[25]\,
      Q(22) => \in4x_B1_reg_n_0_[24]\,
      Q(21) => \in4x_B1_reg_n_0_[23]\,
      Q(20) => \in4x_B1_reg_n_0_[22]\,
      Q(19) => \in4x_B1_reg_n_0_[21]\,
      Q(18) => \in4x_B1_reg_n_0_[20]\,
      Q(17) => \in4x_B1_reg_n_0_[19]\,
      Q(16) => \in4x_B1_reg_n_0_[18]\,
      Q(15) => \in4x_B1_reg_n_0_[17]\,
      Q(14) => \in4x_B1_reg_n_0_[16]\,
      Q(13) => \in4x_B1_reg_n_0_[15]\,
      Q(12) => \in4x_B1_reg_n_0_[14]\,
      Q(11) => \in4x_B1_reg_n_0_[13]\,
      Q(10) => \in4x_B1_reg_n_0_[12]\,
      Q(9) => \in4x_B1_reg_n_0_[11]\,
      Q(8) => \in4x_B1_reg_n_0_[10]\,
      Q(7) => \in4x_B1_reg_n_0_[9]\,
      Q(6) => \in4x_B1_reg_n_0_[8]\,
      Q(5) => \in4x_B1_reg_n_0_[7]\,
      Q(4) => \in4x_B1_reg_n_0_[6]\,
      Q(3) => \in4x_B1_reg_n_0_[5]\,
      Q(2) => \in4x_B1_reg_n_0_[4]\,
      Q(1) => \in4x_B1_reg_n_0_[3]\,
      Q(0) => \in4x_B1_reg_n_0_[2]\,
      \result_DDR_B1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(7 downto 4)
    );
MISO_rising_edge_30: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_53
     port map (
      D(15 downto 0) => in_DDR_O2(15 downto 0),
      Q(71) => \in4x_O2_reg_n_0_[73]\,
      Q(70) => \in4x_O2_reg_n_0_[72]\,
      Q(69) => \in4x_O2_reg_n_0_[71]\,
      Q(68) => \in4x_O2_reg_n_0_[70]\,
      Q(67) => \in4x_O2_reg_n_0_[69]\,
      Q(66) => \in4x_O2_reg_n_0_[68]\,
      Q(65) => \in4x_O2_reg_n_0_[67]\,
      Q(64) => \in4x_O2_reg_n_0_[66]\,
      Q(63) => \in4x_O2_reg_n_0_[65]\,
      Q(62) => \in4x_O2_reg_n_0_[64]\,
      Q(61) => \in4x_O2_reg_n_0_[63]\,
      Q(60) => \in4x_O2_reg_n_0_[62]\,
      Q(59) => \in4x_O2_reg_n_0_[61]\,
      Q(58) => \in4x_O2_reg_n_0_[60]\,
      Q(57) => \in4x_O2_reg_n_0_[59]\,
      Q(56) => \in4x_O2_reg_n_0_[58]\,
      Q(55) => \in4x_O2_reg_n_0_[57]\,
      Q(54) => \in4x_O2_reg_n_0_[56]\,
      Q(53) => \in4x_O2_reg_n_0_[55]\,
      Q(52) => \in4x_O2_reg_n_0_[54]\,
      Q(51) => \in4x_O2_reg_n_0_[53]\,
      Q(50) => \in4x_O2_reg_n_0_[52]\,
      Q(49) => \in4x_O2_reg_n_0_[51]\,
      Q(48) => \in4x_O2_reg_n_0_[50]\,
      Q(47) => \in4x_O2_reg_n_0_[49]\,
      Q(46) => \in4x_O2_reg_n_0_[48]\,
      Q(45) => \in4x_O2_reg_n_0_[47]\,
      Q(44) => \in4x_O2_reg_n_0_[46]\,
      Q(43) => \in4x_O2_reg_n_0_[45]\,
      Q(42) => \in4x_O2_reg_n_0_[44]\,
      Q(41) => \in4x_O2_reg_n_0_[43]\,
      Q(40) => \in4x_O2_reg_n_0_[42]\,
      Q(39) => \in4x_O2_reg_n_0_[41]\,
      Q(38) => \in4x_O2_reg_n_0_[40]\,
      Q(37) => \in4x_O2_reg_n_0_[39]\,
      Q(36) => \in4x_O2_reg_n_0_[38]\,
      Q(35) => \in4x_O2_reg_n_0_[37]\,
      Q(34) => \in4x_O2_reg_n_0_[36]\,
      Q(33) => \in4x_O2_reg_n_0_[35]\,
      Q(32) => \in4x_O2_reg_n_0_[34]\,
      Q(31) => \in4x_O2_reg_n_0_[33]\,
      Q(30) => \in4x_O2_reg_n_0_[32]\,
      Q(29) => \in4x_O2_reg_n_0_[31]\,
      Q(28) => \in4x_O2_reg_n_0_[30]\,
      Q(27) => \in4x_O2_reg_n_0_[29]\,
      Q(26) => \in4x_O2_reg_n_0_[28]\,
      Q(25) => \in4x_O2_reg_n_0_[27]\,
      Q(24) => \in4x_O2_reg_n_0_[26]\,
      Q(23) => \in4x_O2_reg_n_0_[25]\,
      Q(22) => \in4x_O2_reg_n_0_[24]\,
      Q(21) => \in4x_O2_reg_n_0_[23]\,
      Q(20) => \in4x_O2_reg_n_0_[22]\,
      Q(19) => \in4x_O2_reg_n_0_[21]\,
      Q(18) => \in4x_O2_reg_n_0_[20]\,
      Q(17) => \in4x_O2_reg_n_0_[19]\,
      Q(16) => \in4x_O2_reg_n_0_[18]\,
      Q(15) => \in4x_O2_reg_n_0_[17]\,
      Q(14) => \in4x_O2_reg_n_0_[16]\,
      Q(13) => \in4x_O2_reg_n_0_[15]\,
      Q(12) => \in4x_O2_reg_n_0_[14]\,
      Q(11) => \in4x_O2_reg_n_0_[13]\,
      Q(10) => \in4x_O2_reg_n_0_[12]\,
      Q(9) => \in4x_O2_reg_n_0_[11]\,
      Q(8) => \in4x_O2_reg_n_0_[10]\,
      Q(7) => \in4x_O2_reg_n_0_[9]\,
      Q(6) => \in4x_O2_reg_n_0_[8]\,
      Q(5) => \in4x_O2_reg_n_0_[7]\,
      Q(4) => \in4x_O2_reg_n_0_[6]\,
      Q(3) => \in4x_O2_reg_n_0_[5]\,
      Q(2) => \in4x_O2_reg_n_0_[4]\,
      Q(1) => \in4x_O2_reg_n_0_[3]\,
      Q(0) => \in4x_O2_reg_n_0_[2]\,
      \result_DDR_O2_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(27 downto 24)
    );
MISO_rising_edge_31: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_54
     port map (
      D(15 downto 0) => in_DDR_P1(15 downto 0),
      Q(71) => \in4x_P1_reg_n_0_[73]\,
      Q(70) => \in4x_P1_reg_n_0_[72]\,
      Q(69) => \in4x_P1_reg_n_0_[71]\,
      Q(68) => \in4x_P1_reg_n_0_[70]\,
      Q(67) => \in4x_P1_reg_n_0_[69]\,
      Q(66) => \in4x_P1_reg_n_0_[68]\,
      Q(65) => \in4x_P1_reg_n_0_[67]\,
      Q(64) => \in4x_P1_reg_n_0_[66]\,
      Q(63) => \in4x_P1_reg_n_0_[65]\,
      Q(62) => \in4x_P1_reg_n_0_[64]\,
      Q(61) => \in4x_P1_reg_n_0_[63]\,
      Q(60) => \in4x_P1_reg_n_0_[62]\,
      Q(59) => \in4x_P1_reg_n_0_[61]\,
      Q(58) => \in4x_P1_reg_n_0_[60]\,
      Q(57) => \in4x_P1_reg_n_0_[59]\,
      Q(56) => \in4x_P1_reg_n_0_[58]\,
      Q(55) => \in4x_P1_reg_n_0_[57]\,
      Q(54) => \in4x_P1_reg_n_0_[56]\,
      Q(53) => \in4x_P1_reg_n_0_[55]\,
      Q(52) => \in4x_P1_reg_n_0_[54]\,
      Q(51) => \in4x_P1_reg_n_0_[53]\,
      Q(50) => \in4x_P1_reg_n_0_[52]\,
      Q(49) => \in4x_P1_reg_n_0_[51]\,
      Q(48) => \in4x_P1_reg_n_0_[50]\,
      Q(47) => \in4x_P1_reg_n_0_[49]\,
      Q(46) => \in4x_P1_reg_n_0_[48]\,
      Q(45) => \in4x_P1_reg_n_0_[47]\,
      Q(44) => \in4x_P1_reg_n_0_[46]\,
      Q(43) => \in4x_P1_reg_n_0_[45]\,
      Q(42) => \in4x_P1_reg_n_0_[44]\,
      Q(41) => \in4x_P1_reg_n_0_[43]\,
      Q(40) => \in4x_P1_reg_n_0_[42]\,
      Q(39) => \in4x_P1_reg_n_0_[41]\,
      Q(38) => \in4x_P1_reg_n_0_[40]\,
      Q(37) => \in4x_P1_reg_n_0_[39]\,
      Q(36) => \in4x_P1_reg_n_0_[38]\,
      Q(35) => \in4x_P1_reg_n_0_[37]\,
      Q(34) => \in4x_P1_reg_n_0_[36]\,
      Q(33) => \in4x_P1_reg_n_0_[35]\,
      Q(32) => \in4x_P1_reg_n_0_[34]\,
      Q(31) => \in4x_P1_reg_n_0_[33]\,
      Q(30) => \in4x_P1_reg_n_0_[32]\,
      Q(29) => \in4x_P1_reg_n_0_[31]\,
      Q(28) => \in4x_P1_reg_n_0_[30]\,
      Q(27) => \in4x_P1_reg_n_0_[29]\,
      Q(26) => \in4x_P1_reg_n_0_[28]\,
      Q(25) => \in4x_P1_reg_n_0_[27]\,
      Q(24) => \in4x_P1_reg_n_0_[26]\,
      Q(23) => \in4x_P1_reg_n_0_[25]\,
      Q(22) => \in4x_P1_reg_n_0_[24]\,
      Q(21) => \in4x_P1_reg_n_0_[23]\,
      Q(20) => \in4x_P1_reg_n_0_[22]\,
      Q(19) => \in4x_P1_reg_n_0_[21]\,
      Q(18) => \in4x_P1_reg_n_0_[20]\,
      Q(17) => \in4x_P1_reg_n_0_[19]\,
      Q(16) => \in4x_P1_reg_n_0_[18]\,
      Q(15) => \in4x_P1_reg_n_0_[17]\,
      Q(14) => \in4x_P1_reg_n_0_[16]\,
      Q(13) => \in4x_P1_reg_n_0_[15]\,
      Q(12) => \in4x_P1_reg_n_0_[14]\,
      Q(11) => \in4x_P1_reg_n_0_[13]\,
      Q(10) => \in4x_P1_reg_n_0_[12]\,
      Q(9) => \in4x_P1_reg_n_0_[11]\,
      Q(8) => \in4x_P1_reg_n_0_[10]\,
      Q(7) => \in4x_P1_reg_n_0_[9]\,
      Q(6) => \in4x_P1_reg_n_0_[8]\,
      Q(5) => \in4x_P1_reg_n_0_[7]\,
      Q(4) => \in4x_P1_reg_n_0_[6]\,
      Q(3) => \in4x_P1_reg_n_0_[5]\,
      Q(2) => \in4x_P1_reg_n_0_[4]\,
      Q(1) => \in4x_P1_reg_n_0_[3]\,
      Q(0) => \in4x_P1_reg_n_0_[2]\,
      \result_DDR_P1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(31 downto 28)
    );
MISO_rising_edge_32: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_55
     port map (
      D(15 downto 0) => in_DDR_P2(15 downto 0),
      Q(71) => \in4x_P2_reg_n_0_[73]\,
      Q(70) => \in4x_P2_reg_n_0_[72]\,
      Q(69) => \in4x_P2_reg_n_0_[71]\,
      Q(68) => \in4x_P2_reg_n_0_[70]\,
      Q(67) => \in4x_P2_reg_n_0_[69]\,
      Q(66) => \in4x_P2_reg_n_0_[68]\,
      Q(65) => \in4x_P2_reg_n_0_[67]\,
      Q(64) => \in4x_P2_reg_n_0_[66]\,
      Q(63) => \in4x_P2_reg_n_0_[65]\,
      Q(62) => \in4x_P2_reg_n_0_[64]\,
      Q(61) => \in4x_P2_reg_n_0_[63]\,
      Q(60) => \in4x_P2_reg_n_0_[62]\,
      Q(59) => \in4x_P2_reg_n_0_[61]\,
      Q(58) => \in4x_P2_reg_n_0_[60]\,
      Q(57) => \in4x_P2_reg_n_0_[59]\,
      Q(56) => \in4x_P2_reg_n_0_[58]\,
      Q(55) => \in4x_P2_reg_n_0_[57]\,
      Q(54) => \in4x_P2_reg_n_0_[56]\,
      Q(53) => \in4x_P2_reg_n_0_[55]\,
      Q(52) => \in4x_P2_reg_n_0_[54]\,
      Q(51) => \in4x_P2_reg_n_0_[53]\,
      Q(50) => \in4x_P2_reg_n_0_[52]\,
      Q(49) => \in4x_P2_reg_n_0_[51]\,
      Q(48) => \in4x_P2_reg_n_0_[50]\,
      Q(47) => \in4x_P2_reg_n_0_[49]\,
      Q(46) => \in4x_P2_reg_n_0_[48]\,
      Q(45) => \in4x_P2_reg_n_0_[47]\,
      Q(44) => \in4x_P2_reg_n_0_[46]\,
      Q(43) => \in4x_P2_reg_n_0_[45]\,
      Q(42) => \in4x_P2_reg_n_0_[44]\,
      Q(41) => \in4x_P2_reg_n_0_[43]\,
      Q(40) => \in4x_P2_reg_n_0_[42]\,
      Q(39) => \in4x_P2_reg_n_0_[41]\,
      Q(38) => \in4x_P2_reg_n_0_[40]\,
      Q(37) => \in4x_P2_reg_n_0_[39]\,
      Q(36) => \in4x_P2_reg_n_0_[38]\,
      Q(35) => \in4x_P2_reg_n_0_[37]\,
      Q(34) => \in4x_P2_reg_n_0_[36]\,
      Q(33) => \in4x_P2_reg_n_0_[35]\,
      Q(32) => \in4x_P2_reg_n_0_[34]\,
      Q(31) => \in4x_P2_reg_n_0_[33]\,
      Q(30) => \in4x_P2_reg_n_0_[32]\,
      Q(29) => \in4x_P2_reg_n_0_[31]\,
      Q(28) => \in4x_P2_reg_n_0_[30]\,
      Q(27) => \in4x_P2_reg_n_0_[29]\,
      Q(26) => \in4x_P2_reg_n_0_[28]\,
      Q(25) => \in4x_P2_reg_n_0_[27]\,
      Q(24) => \in4x_P2_reg_n_0_[26]\,
      Q(23) => \in4x_P2_reg_n_0_[25]\,
      Q(22) => \in4x_P2_reg_n_0_[24]\,
      Q(21) => \in4x_P2_reg_n_0_[23]\,
      Q(20) => \in4x_P2_reg_n_0_[22]\,
      Q(19) => \in4x_P2_reg_n_0_[21]\,
      Q(18) => \in4x_P2_reg_n_0_[20]\,
      Q(17) => \in4x_P2_reg_n_0_[19]\,
      Q(16) => \in4x_P2_reg_n_0_[18]\,
      Q(15) => \in4x_P2_reg_n_0_[17]\,
      Q(14) => \in4x_P2_reg_n_0_[16]\,
      Q(13) => \in4x_P2_reg_n_0_[15]\,
      Q(12) => \in4x_P2_reg_n_0_[14]\,
      Q(11) => \in4x_P2_reg_n_0_[13]\,
      Q(10) => \in4x_P2_reg_n_0_[12]\,
      Q(9) => \in4x_P2_reg_n_0_[11]\,
      Q(8) => \in4x_P2_reg_n_0_[10]\,
      Q(7) => \in4x_P2_reg_n_0_[9]\,
      Q(6) => \in4x_P2_reg_n_0_[8]\,
      Q(5) => \in4x_P2_reg_n_0_[7]\,
      Q(4) => \in4x_P2_reg_n_0_[6]\,
      Q(3) => \in4x_P2_reg_n_0_[5]\,
      Q(2) => \in4x_P2_reg_n_0_[4]\,
      Q(1) => \in4x_P2_reg_n_0_[3]\,
      Q(0) => \in4x_P2_reg_n_0_[2]\,
      \result_DDR_P2_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(31 downto 28)
    );
MISO_rising_edge_4: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_56
     port map (
      D(15 downto 0) => in_DDR_B2(15 downto 0),
      Q(71) => \in4x_B2_reg_n_0_[73]\,
      Q(70) => \in4x_B2_reg_n_0_[72]\,
      Q(69) => \in4x_B2_reg_n_0_[71]\,
      Q(68) => \in4x_B2_reg_n_0_[70]\,
      Q(67) => \in4x_B2_reg_n_0_[69]\,
      Q(66) => \in4x_B2_reg_n_0_[68]\,
      Q(65) => \in4x_B2_reg_n_0_[67]\,
      Q(64) => \in4x_B2_reg_n_0_[66]\,
      Q(63) => \in4x_B2_reg_n_0_[65]\,
      Q(62) => \in4x_B2_reg_n_0_[64]\,
      Q(61) => \in4x_B2_reg_n_0_[63]\,
      Q(60) => \in4x_B2_reg_n_0_[62]\,
      Q(59) => \in4x_B2_reg_n_0_[61]\,
      Q(58) => \in4x_B2_reg_n_0_[60]\,
      Q(57) => \in4x_B2_reg_n_0_[59]\,
      Q(56) => \in4x_B2_reg_n_0_[58]\,
      Q(55) => \in4x_B2_reg_n_0_[57]\,
      Q(54) => \in4x_B2_reg_n_0_[56]\,
      Q(53) => \in4x_B2_reg_n_0_[55]\,
      Q(52) => \in4x_B2_reg_n_0_[54]\,
      Q(51) => \in4x_B2_reg_n_0_[53]\,
      Q(50) => \in4x_B2_reg_n_0_[52]\,
      Q(49) => \in4x_B2_reg_n_0_[51]\,
      Q(48) => \in4x_B2_reg_n_0_[50]\,
      Q(47) => \in4x_B2_reg_n_0_[49]\,
      Q(46) => \in4x_B2_reg_n_0_[48]\,
      Q(45) => \in4x_B2_reg_n_0_[47]\,
      Q(44) => \in4x_B2_reg_n_0_[46]\,
      Q(43) => \in4x_B2_reg_n_0_[45]\,
      Q(42) => \in4x_B2_reg_n_0_[44]\,
      Q(41) => \in4x_B2_reg_n_0_[43]\,
      Q(40) => \in4x_B2_reg_n_0_[42]\,
      Q(39) => \in4x_B2_reg_n_0_[41]\,
      Q(38) => \in4x_B2_reg_n_0_[40]\,
      Q(37) => \in4x_B2_reg_n_0_[39]\,
      Q(36) => \in4x_B2_reg_n_0_[38]\,
      Q(35) => \in4x_B2_reg_n_0_[37]\,
      Q(34) => \in4x_B2_reg_n_0_[36]\,
      Q(33) => \in4x_B2_reg_n_0_[35]\,
      Q(32) => \in4x_B2_reg_n_0_[34]\,
      Q(31) => \in4x_B2_reg_n_0_[33]\,
      Q(30) => \in4x_B2_reg_n_0_[32]\,
      Q(29) => \in4x_B2_reg_n_0_[31]\,
      Q(28) => \in4x_B2_reg_n_0_[30]\,
      Q(27) => \in4x_B2_reg_n_0_[29]\,
      Q(26) => \in4x_B2_reg_n_0_[28]\,
      Q(25) => \in4x_B2_reg_n_0_[27]\,
      Q(24) => \in4x_B2_reg_n_0_[26]\,
      Q(23) => \in4x_B2_reg_n_0_[25]\,
      Q(22) => \in4x_B2_reg_n_0_[24]\,
      Q(21) => \in4x_B2_reg_n_0_[23]\,
      Q(20) => \in4x_B2_reg_n_0_[22]\,
      Q(19) => \in4x_B2_reg_n_0_[21]\,
      Q(18) => \in4x_B2_reg_n_0_[20]\,
      Q(17) => \in4x_B2_reg_n_0_[19]\,
      Q(16) => \in4x_B2_reg_n_0_[18]\,
      Q(15) => \in4x_B2_reg_n_0_[17]\,
      Q(14) => \in4x_B2_reg_n_0_[16]\,
      Q(13) => \in4x_B2_reg_n_0_[15]\,
      Q(12) => \in4x_B2_reg_n_0_[14]\,
      Q(11) => \in4x_B2_reg_n_0_[13]\,
      Q(10) => \in4x_B2_reg_n_0_[12]\,
      Q(9) => \in4x_B2_reg_n_0_[11]\,
      Q(8) => \in4x_B2_reg_n_0_[10]\,
      Q(7) => \in4x_B2_reg_n_0_[9]\,
      Q(6) => \in4x_B2_reg_n_0_[8]\,
      Q(5) => \in4x_B2_reg_n_0_[7]\,
      Q(4) => \in4x_B2_reg_n_0_[6]\,
      Q(3) => \in4x_B2_reg_n_0_[5]\,
      Q(2) => \in4x_B2_reg_n_0_[4]\,
      Q(1) => \in4x_B2_reg_n_0_[3]\,
      Q(0) => \in4x_B2_reg_n_0_[2]\,
      \result_DDR_B2_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(7 downto 4)
    );
MISO_rising_edge_5: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_57
     port map (
      D(15 downto 0) => in_DDR_C1(15 downto 0),
      Q(71) => \in4x_C1_reg_n_0_[73]\,
      Q(70) => \in4x_C1_reg_n_0_[72]\,
      Q(69) => \in4x_C1_reg_n_0_[71]\,
      Q(68) => \in4x_C1_reg_n_0_[70]\,
      Q(67) => \in4x_C1_reg_n_0_[69]\,
      Q(66) => \in4x_C1_reg_n_0_[68]\,
      Q(65) => \in4x_C1_reg_n_0_[67]\,
      Q(64) => \in4x_C1_reg_n_0_[66]\,
      Q(63) => \in4x_C1_reg_n_0_[65]\,
      Q(62) => \in4x_C1_reg_n_0_[64]\,
      Q(61) => \in4x_C1_reg_n_0_[63]\,
      Q(60) => \in4x_C1_reg_n_0_[62]\,
      Q(59) => \in4x_C1_reg_n_0_[61]\,
      Q(58) => \in4x_C1_reg_n_0_[60]\,
      Q(57) => \in4x_C1_reg_n_0_[59]\,
      Q(56) => \in4x_C1_reg_n_0_[58]\,
      Q(55) => \in4x_C1_reg_n_0_[57]\,
      Q(54) => \in4x_C1_reg_n_0_[56]\,
      Q(53) => \in4x_C1_reg_n_0_[55]\,
      Q(52) => \in4x_C1_reg_n_0_[54]\,
      Q(51) => \in4x_C1_reg_n_0_[53]\,
      Q(50) => \in4x_C1_reg_n_0_[52]\,
      Q(49) => \in4x_C1_reg_n_0_[51]\,
      Q(48) => \in4x_C1_reg_n_0_[50]\,
      Q(47) => \in4x_C1_reg_n_0_[49]\,
      Q(46) => \in4x_C1_reg_n_0_[48]\,
      Q(45) => \in4x_C1_reg_n_0_[47]\,
      Q(44) => \in4x_C1_reg_n_0_[46]\,
      Q(43) => \in4x_C1_reg_n_0_[45]\,
      Q(42) => \in4x_C1_reg_n_0_[44]\,
      Q(41) => \in4x_C1_reg_n_0_[43]\,
      Q(40) => \in4x_C1_reg_n_0_[42]\,
      Q(39) => \in4x_C1_reg_n_0_[41]\,
      Q(38) => \in4x_C1_reg_n_0_[40]\,
      Q(37) => \in4x_C1_reg_n_0_[39]\,
      Q(36) => \in4x_C1_reg_n_0_[38]\,
      Q(35) => \in4x_C1_reg_n_0_[37]\,
      Q(34) => \in4x_C1_reg_n_0_[36]\,
      Q(33) => \in4x_C1_reg_n_0_[35]\,
      Q(32) => \in4x_C1_reg_n_0_[34]\,
      Q(31) => \in4x_C1_reg_n_0_[33]\,
      Q(30) => \in4x_C1_reg_n_0_[32]\,
      Q(29) => \in4x_C1_reg_n_0_[31]\,
      Q(28) => \in4x_C1_reg_n_0_[30]\,
      Q(27) => \in4x_C1_reg_n_0_[29]\,
      Q(26) => \in4x_C1_reg_n_0_[28]\,
      Q(25) => \in4x_C1_reg_n_0_[27]\,
      Q(24) => \in4x_C1_reg_n_0_[26]\,
      Q(23) => \in4x_C1_reg_n_0_[25]\,
      Q(22) => \in4x_C1_reg_n_0_[24]\,
      Q(21) => \in4x_C1_reg_n_0_[23]\,
      Q(20) => \in4x_C1_reg_n_0_[22]\,
      Q(19) => \in4x_C1_reg_n_0_[21]\,
      Q(18) => \in4x_C1_reg_n_0_[20]\,
      Q(17) => \in4x_C1_reg_n_0_[19]\,
      Q(16) => \in4x_C1_reg_n_0_[18]\,
      Q(15) => \in4x_C1_reg_n_0_[17]\,
      Q(14) => \in4x_C1_reg_n_0_[16]\,
      Q(13) => \in4x_C1_reg_n_0_[15]\,
      Q(12) => \in4x_C1_reg_n_0_[14]\,
      Q(11) => \in4x_C1_reg_n_0_[13]\,
      Q(10) => \in4x_C1_reg_n_0_[12]\,
      Q(9) => \in4x_C1_reg_n_0_[11]\,
      Q(8) => \in4x_C1_reg_n_0_[10]\,
      Q(7) => \in4x_C1_reg_n_0_[9]\,
      Q(6) => \in4x_C1_reg_n_0_[8]\,
      Q(5) => \in4x_C1_reg_n_0_[7]\,
      Q(4) => \in4x_C1_reg_n_0_[6]\,
      Q(3) => \in4x_C1_reg_n_0_[5]\,
      Q(2) => \in4x_C1_reg_n_0_[4]\,
      Q(1) => \in4x_C1_reg_n_0_[3]\,
      Q(0) => \in4x_C1_reg_n_0_[2]\,
      \result_DDR_C1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(11 downto 8)
    );
MISO_rising_edge_6: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_58
     port map (
      D(15 downto 0) => in_DDR_C2(15 downto 0),
      Q(71) => \in4x_C2_reg_n_0_[73]\,
      Q(70) => \in4x_C2_reg_n_0_[72]\,
      Q(69) => \in4x_C2_reg_n_0_[71]\,
      Q(68) => \in4x_C2_reg_n_0_[70]\,
      Q(67) => \in4x_C2_reg_n_0_[69]\,
      Q(66) => \in4x_C2_reg_n_0_[68]\,
      Q(65) => \in4x_C2_reg_n_0_[67]\,
      Q(64) => \in4x_C2_reg_n_0_[66]\,
      Q(63) => \in4x_C2_reg_n_0_[65]\,
      Q(62) => \in4x_C2_reg_n_0_[64]\,
      Q(61) => \in4x_C2_reg_n_0_[63]\,
      Q(60) => \in4x_C2_reg_n_0_[62]\,
      Q(59) => \in4x_C2_reg_n_0_[61]\,
      Q(58) => \in4x_C2_reg_n_0_[60]\,
      Q(57) => \in4x_C2_reg_n_0_[59]\,
      Q(56) => \in4x_C2_reg_n_0_[58]\,
      Q(55) => \in4x_C2_reg_n_0_[57]\,
      Q(54) => \in4x_C2_reg_n_0_[56]\,
      Q(53) => \in4x_C2_reg_n_0_[55]\,
      Q(52) => \in4x_C2_reg_n_0_[54]\,
      Q(51) => \in4x_C2_reg_n_0_[53]\,
      Q(50) => \in4x_C2_reg_n_0_[52]\,
      Q(49) => \in4x_C2_reg_n_0_[51]\,
      Q(48) => \in4x_C2_reg_n_0_[50]\,
      Q(47) => \in4x_C2_reg_n_0_[49]\,
      Q(46) => \in4x_C2_reg_n_0_[48]\,
      Q(45) => \in4x_C2_reg_n_0_[47]\,
      Q(44) => \in4x_C2_reg_n_0_[46]\,
      Q(43) => \in4x_C2_reg_n_0_[45]\,
      Q(42) => \in4x_C2_reg_n_0_[44]\,
      Q(41) => \in4x_C2_reg_n_0_[43]\,
      Q(40) => \in4x_C2_reg_n_0_[42]\,
      Q(39) => \in4x_C2_reg_n_0_[41]\,
      Q(38) => \in4x_C2_reg_n_0_[40]\,
      Q(37) => \in4x_C2_reg_n_0_[39]\,
      Q(36) => \in4x_C2_reg_n_0_[38]\,
      Q(35) => \in4x_C2_reg_n_0_[37]\,
      Q(34) => \in4x_C2_reg_n_0_[36]\,
      Q(33) => \in4x_C2_reg_n_0_[35]\,
      Q(32) => \in4x_C2_reg_n_0_[34]\,
      Q(31) => \in4x_C2_reg_n_0_[33]\,
      Q(30) => \in4x_C2_reg_n_0_[32]\,
      Q(29) => \in4x_C2_reg_n_0_[31]\,
      Q(28) => \in4x_C2_reg_n_0_[30]\,
      Q(27) => \in4x_C2_reg_n_0_[29]\,
      Q(26) => \in4x_C2_reg_n_0_[28]\,
      Q(25) => \in4x_C2_reg_n_0_[27]\,
      Q(24) => \in4x_C2_reg_n_0_[26]\,
      Q(23) => \in4x_C2_reg_n_0_[25]\,
      Q(22) => \in4x_C2_reg_n_0_[24]\,
      Q(21) => \in4x_C2_reg_n_0_[23]\,
      Q(20) => \in4x_C2_reg_n_0_[22]\,
      Q(19) => \in4x_C2_reg_n_0_[21]\,
      Q(18) => \in4x_C2_reg_n_0_[20]\,
      Q(17) => \in4x_C2_reg_n_0_[19]\,
      Q(16) => \in4x_C2_reg_n_0_[18]\,
      Q(15) => \in4x_C2_reg_n_0_[17]\,
      Q(14) => \in4x_C2_reg_n_0_[16]\,
      Q(13) => \in4x_C2_reg_n_0_[15]\,
      Q(12) => \in4x_C2_reg_n_0_[14]\,
      Q(11) => \in4x_C2_reg_n_0_[13]\,
      Q(10) => \in4x_C2_reg_n_0_[12]\,
      Q(9) => \in4x_C2_reg_n_0_[11]\,
      Q(8) => \in4x_C2_reg_n_0_[10]\,
      Q(7) => \in4x_C2_reg_n_0_[9]\,
      Q(6) => \in4x_C2_reg_n_0_[8]\,
      Q(5) => \in4x_C2_reg_n_0_[7]\,
      Q(4) => \in4x_C2_reg_n_0_[6]\,
      Q(3) => \in4x_C2_reg_n_0_[5]\,
      Q(2) => \in4x_C2_reg_n_0_[4]\,
      Q(1) => \in4x_C2_reg_n_0_[3]\,
      Q(0) => \in4x_C2_reg_n_0_[2]\,
      \result_DDR_C2_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(11 downto 8)
    );
MISO_rising_edge_7: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_59
     port map (
      D(15 downto 0) => in_DDR_D1(15 downto 0),
      Q(71) => \in4x_D1_reg_n_0_[73]\,
      Q(70) => \in4x_D1_reg_n_0_[72]\,
      Q(69) => \in4x_D1_reg_n_0_[71]\,
      Q(68) => \in4x_D1_reg_n_0_[70]\,
      Q(67) => \in4x_D1_reg_n_0_[69]\,
      Q(66) => \in4x_D1_reg_n_0_[68]\,
      Q(65) => \in4x_D1_reg_n_0_[67]\,
      Q(64) => \in4x_D1_reg_n_0_[66]\,
      Q(63) => \in4x_D1_reg_n_0_[65]\,
      Q(62) => \in4x_D1_reg_n_0_[64]\,
      Q(61) => \in4x_D1_reg_n_0_[63]\,
      Q(60) => \in4x_D1_reg_n_0_[62]\,
      Q(59) => \in4x_D1_reg_n_0_[61]\,
      Q(58) => \in4x_D1_reg_n_0_[60]\,
      Q(57) => \in4x_D1_reg_n_0_[59]\,
      Q(56) => \in4x_D1_reg_n_0_[58]\,
      Q(55) => \in4x_D1_reg_n_0_[57]\,
      Q(54) => \in4x_D1_reg_n_0_[56]\,
      Q(53) => \in4x_D1_reg_n_0_[55]\,
      Q(52) => \in4x_D1_reg_n_0_[54]\,
      Q(51) => \in4x_D1_reg_n_0_[53]\,
      Q(50) => \in4x_D1_reg_n_0_[52]\,
      Q(49) => \in4x_D1_reg_n_0_[51]\,
      Q(48) => \in4x_D1_reg_n_0_[50]\,
      Q(47) => \in4x_D1_reg_n_0_[49]\,
      Q(46) => \in4x_D1_reg_n_0_[48]\,
      Q(45) => \in4x_D1_reg_n_0_[47]\,
      Q(44) => \in4x_D1_reg_n_0_[46]\,
      Q(43) => \in4x_D1_reg_n_0_[45]\,
      Q(42) => \in4x_D1_reg_n_0_[44]\,
      Q(41) => \in4x_D1_reg_n_0_[43]\,
      Q(40) => \in4x_D1_reg_n_0_[42]\,
      Q(39) => \in4x_D1_reg_n_0_[41]\,
      Q(38) => \in4x_D1_reg_n_0_[40]\,
      Q(37) => \in4x_D1_reg_n_0_[39]\,
      Q(36) => \in4x_D1_reg_n_0_[38]\,
      Q(35) => \in4x_D1_reg_n_0_[37]\,
      Q(34) => \in4x_D1_reg_n_0_[36]\,
      Q(33) => \in4x_D1_reg_n_0_[35]\,
      Q(32) => \in4x_D1_reg_n_0_[34]\,
      Q(31) => \in4x_D1_reg_n_0_[33]\,
      Q(30) => \in4x_D1_reg_n_0_[32]\,
      Q(29) => \in4x_D1_reg_n_0_[31]\,
      Q(28) => \in4x_D1_reg_n_0_[30]\,
      Q(27) => \in4x_D1_reg_n_0_[29]\,
      Q(26) => \in4x_D1_reg_n_0_[28]\,
      Q(25) => \in4x_D1_reg_n_0_[27]\,
      Q(24) => \in4x_D1_reg_n_0_[26]\,
      Q(23) => \in4x_D1_reg_n_0_[25]\,
      Q(22) => \in4x_D1_reg_n_0_[24]\,
      Q(21) => \in4x_D1_reg_n_0_[23]\,
      Q(20) => \in4x_D1_reg_n_0_[22]\,
      Q(19) => \in4x_D1_reg_n_0_[21]\,
      Q(18) => \in4x_D1_reg_n_0_[20]\,
      Q(17) => \in4x_D1_reg_n_0_[19]\,
      Q(16) => \in4x_D1_reg_n_0_[18]\,
      Q(15) => \in4x_D1_reg_n_0_[17]\,
      Q(14) => \in4x_D1_reg_n_0_[16]\,
      Q(13) => \in4x_D1_reg_n_0_[15]\,
      Q(12) => \in4x_D1_reg_n_0_[14]\,
      Q(11) => \in4x_D1_reg_n_0_[13]\,
      Q(10) => \in4x_D1_reg_n_0_[12]\,
      Q(9) => \in4x_D1_reg_n_0_[11]\,
      Q(8) => \in4x_D1_reg_n_0_[10]\,
      Q(7) => \in4x_D1_reg_n_0_[9]\,
      Q(6) => \in4x_D1_reg_n_0_[8]\,
      Q(5) => \in4x_D1_reg_n_0_[7]\,
      Q(4) => \in4x_D1_reg_n_0_[6]\,
      Q(3) => \in4x_D1_reg_n_0_[5]\,
      Q(2) => \in4x_D1_reg_n_0_[4]\,
      Q(1) => \in4x_D1_reg_n_0_[3]\,
      Q(0) => \in4x_D1_reg_n_0_[2]\,
      \result_DDR_D1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(15 downto 12)
    );
MISO_rising_edge_8: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_60
     port map (
      D(15 downto 0) => in_DDR_D2(15 downto 0),
      Q(71) => \in4x_D2_reg_n_0_[73]\,
      Q(70) => \in4x_D2_reg_n_0_[72]\,
      Q(69) => \in4x_D2_reg_n_0_[71]\,
      Q(68) => \in4x_D2_reg_n_0_[70]\,
      Q(67) => \in4x_D2_reg_n_0_[69]\,
      Q(66) => \in4x_D2_reg_n_0_[68]\,
      Q(65) => \in4x_D2_reg_n_0_[67]\,
      Q(64) => \in4x_D2_reg_n_0_[66]\,
      Q(63) => \in4x_D2_reg_n_0_[65]\,
      Q(62) => \in4x_D2_reg_n_0_[64]\,
      Q(61) => \in4x_D2_reg_n_0_[63]\,
      Q(60) => \in4x_D2_reg_n_0_[62]\,
      Q(59) => \in4x_D2_reg_n_0_[61]\,
      Q(58) => \in4x_D2_reg_n_0_[60]\,
      Q(57) => \in4x_D2_reg_n_0_[59]\,
      Q(56) => \in4x_D2_reg_n_0_[58]\,
      Q(55) => \in4x_D2_reg_n_0_[57]\,
      Q(54) => \in4x_D2_reg_n_0_[56]\,
      Q(53) => \in4x_D2_reg_n_0_[55]\,
      Q(52) => \in4x_D2_reg_n_0_[54]\,
      Q(51) => \in4x_D2_reg_n_0_[53]\,
      Q(50) => \in4x_D2_reg_n_0_[52]\,
      Q(49) => \in4x_D2_reg_n_0_[51]\,
      Q(48) => \in4x_D2_reg_n_0_[50]\,
      Q(47) => \in4x_D2_reg_n_0_[49]\,
      Q(46) => \in4x_D2_reg_n_0_[48]\,
      Q(45) => \in4x_D2_reg_n_0_[47]\,
      Q(44) => \in4x_D2_reg_n_0_[46]\,
      Q(43) => \in4x_D2_reg_n_0_[45]\,
      Q(42) => \in4x_D2_reg_n_0_[44]\,
      Q(41) => \in4x_D2_reg_n_0_[43]\,
      Q(40) => \in4x_D2_reg_n_0_[42]\,
      Q(39) => \in4x_D2_reg_n_0_[41]\,
      Q(38) => \in4x_D2_reg_n_0_[40]\,
      Q(37) => \in4x_D2_reg_n_0_[39]\,
      Q(36) => \in4x_D2_reg_n_0_[38]\,
      Q(35) => \in4x_D2_reg_n_0_[37]\,
      Q(34) => \in4x_D2_reg_n_0_[36]\,
      Q(33) => \in4x_D2_reg_n_0_[35]\,
      Q(32) => \in4x_D2_reg_n_0_[34]\,
      Q(31) => \in4x_D2_reg_n_0_[33]\,
      Q(30) => \in4x_D2_reg_n_0_[32]\,
      Q(29) => \in4x_D2_reg_n_0_[31]\,
      Q(28) => \in4x_D2_reg_n_0_[30]\,
      Q(27) => \in4x_D2_reg_n_0_[29]\,
      Q(26) => \in4x_D2_reg_n_0_[28]\,
      Q(25) => \in4x_D2_reg_n_0_[27]\,
      Q(24) => \in4x_D2_reg_n_0_[26]\,
      Q(23) => \in4x_D2_reg_n_0_[25]\,
      Q(22) => \in4x_D2_reg_n_0_[24]\,
      Q(21) => \in4x_D2_reg_n_0_[23]\,
      Q(20) => \in4x_D2_reg_n_0_[22]\,
      Q(19) => \in4x_D2_reg_n_0_[21]\,
      Q(18) => \in4x_D2_reg_n_0_[20]\,
      Q(17) => \in4x_D2_reg_n_0_[19]\,
      Q(16) => \in4x_D2_reg_n_0_[18]\,
      Q(15) => \in4x_D2_reg_n_0_[17]\,
      Q(14) => \in4x_D2_reg_n_0_[16]\,
      Q(13) => \in4x_D2_reg_n_0_[15]\,
      Q(12) => \in4x_D2_reg_n_0_[14]\,
      Q(11) => \in4x_D2_reg_n_0_[13]\,
      Q(10) => \in4x_D2_reg_n_0_[12]\,
      Q(9) => \in4x_D2_reg_n_0_[11]\,
      Q(8) => \in4x_D2_reg_n_0_[10]\,
      Q(7) => \in4x_D2_reg_n_0_[9]\,
      Q(6) => \in4x_D2_reg_n_0_[8]\,
      Q(5) => \in4x_D2_reg_n_0_[7]\,
      Q(4) => \in4x_D2_reg_n_0_[6]\,
      Q(3) => \in4x_D2_reg_n_0_[5]\,
      Q(2) => \in4x_D2_reg_n_0_[4]\,
      Q(1) => \in4x_D2_reg_n_0_[3]\,
      Q(0) => \in4x_D2_reg_n_0_[2]\,
      \result_DDR_D2_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(15 downto 12)
    );
MISO_rising_edge_9: entity work.recording_inst_0_rhd_axi_0_0_MISO_rising_edge_61
     port map (
      D(15 downto 0) => in_DDR_E1(15 downto 0),
      Q(71) => \in4x_E1_reg_n_0_[73]\,
      Q(70) => \in4x_E1_reg_n_0_[72]\,
      Q(69) => \in4x_E1_reg_n_0_[71]\,
      Q(68) => \in4x_E1_reg_n_0_[70]\,
      Q(67) => \in4x_E1_reg_n_0_[69]\,
      Q(66) => \in4x_E1_reg_n_0_[68]\,
      Q(65) => \in4x_E1_reg_n_0_[67]\,
      Q(64) => \in4x_E1_reg_n_0_[66]\,
      Q(63) => \in4x_E1_reg_n_0_[65]\,
      Q(62) => \in4x_E1_reg_n_0_[64]\,
      Q(61) => \in4x_E1_reg_n_0_[63]\,
      Q(60) => \in4x_E1_reg_n_0_[62]\,
      Q(59) => \in4x_E1_reg_n_0_[61]\,
      Q(58) => \in4x_E1_reg_n_0_[60]\,
      Q(57) => \in4x_E1_reg_n_0_[59]\,
      Q(56) => \in4x_E1_reg_n_0_[58]\,
      Q(55) => \in4x_E1_reg_n_0_[57]\,
      Q(54) => \in4x_E1_reg_n_0_[56]\,
      Q(53) => \in4x_E1_reg_n_0_[55]\,
      Q(52) => \in4x_E1_reg_n_0_[54]\,
      Q(51) => \in4x_E1_reg_n_0_[53]\,
      Q(50) => \in4x_E1_reg_n_0_[52]\,
      Q(49) => \in4x_E1_reg_n_0_[51]\,
      Q(48) => \in4x_E1_reg_n_0_[50]\,
      Q(47) => \in4x_E1_reg_n_0_[49]\,
      Q(46) => \in4x_E1_reg_n_0_[48]\,
      Q(45) => \in4x_E1_reg_n_0_[47]\,
      Q(44) => \in4x_E1_reg_n_0_[46]\,
      Q(43) => \in4x_E1_reg_n_0_[45]\,
      Q(42) => \in4x_E1_reg_n_0_[44]\,
      Q(41) => \in4x_E1_reg_n_0_[43]\,
      Q(40) => \in4x_E1_reg_n_0_[42]\,
      Q(39) => \in4x_E1_reg_n_0_[41]\,
      Q(38) => \in4x_E1_reg_n_0_[40]\,
      Q(37) => \in4x_E1_reg_n_0_[39]\,
      Q(36) => \in4x_E1_reg_n_0_[38]\,
      Q(35) => \in4x_E1_reg_n_0_[37]\,
      Q(34) => \in4x_E1_reg_n_0_[36]\,
      Q(33) => \in4x_E1_reg_n_0_[35]\,
      Q(32) => \in4x_E1_reg_n_0_[34]\,
      Q(31) => \in4x_E1_reg_n_0_[33]\,
      Q(30) => \in4x_E1_reg_n_0_[32]\,
      Q(29) => \in4x_E1_reg_n_0_[31]\,
      Q(28) => \in4x_E1_reg_n_0_[30]\,
      Q(27) => \in4x_E1_reg_n_0_[29]\,
      Q(26) => \in4x_E1_reg_n_0_[28]\,
      Q(25) => \in4x_E1_reg_n_0_[27]\,
      Q(24) => \in4x_E1_reg_n_0_[26]\,
      Q(23) => \in4x_E1_reg_n_0_[25]\,
      Q(22) => \in4x_E1_reg_n_0_[24]\,
      Q(21) => \in4x_E1_reg_n_0_[23]\,
      Q(20) => \in4x_E1_reg_n_0_[22]\,
      Q(19) => \in4x_E1_reg_n_0_[21]\,
      Q(18) => \in4x_E1_reg_n_0_[20]\,
      Q(17) => \in4x_E1_reg_n_0_[19]\,
      Q(16) => \in4x_E1_reg_n_0_[18]\,
      Q(15) => \in4x_E1_reg_n_0_[17]\,
      Q(14) => \in4x_E1_reg_n_0_[16]\,
      Q(13) => \in4x_E1_reg_n_0_[15]\,
      Q(12) => \in4x_E1_reg_n_0_[14]\,
      Q(11) => \in4x_E1_reg_n_0_[13]\,
      Q(10) => \in4x_E1_reg_n_0_[12]\,
      Q(9) => \in4x_E1_reg_n_0_[11]\,
      Q(8) => \in4x_E1_reg_n_0_[10]\,
      Q(7) => \in4x_E1_reg_n_0_[9]\,
      Q(6) => \in4x_E1_reg_n_0_[8]\,
      Q(5) => \in4x_E1_reg_n_0_[7]\,
      Q(4) => \in4x_E1_reg_n_0_[6]\,
      Q(3) => \in4x_E1_reg_n_0_[5]\,
      Q(2) => \in4x_E1_reg_n_0_[4]\,
      Q(1) => \in4x_E1_reg_n_0_[3]\,
      Q(0) => \in4x_E1_reg_n_0_[2]\,
      \result_DDR_E1_reg[0]\(3 downto 0) => \result_DDR_P2_reg[0]_0\(19 downto 16)
    );
\MOSI_cmd[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4A4AEF40"
    )
        port map (
      I0 => channel(4),
      I1 => \MOSI_cmd[0]_i_4_n_0\,
      I2 => channel(3),
      I3 => Q(1),
      I4 => init_mode_reg_n_0,
      O => \MOSI_cmd[0]_i_2_n_0\
    );
\MOSI_cmd[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \MOSI_cmd[6]_i_4_n_0\,
      I1 => \MOSI_cmd[7]_i_2_n_0\,
      I2 => \ZCheck_cmd_2_reg_n_0_[0]\,
      I3 => \MOSI_cmd[6]_i_5_n_0\,
      I4 => \ZCheck_cmd_1_reg_n_0_[0]\,
      O => \MOSI_cmd[0]_i_3_n_0\
    );
\MOSI_cmd[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE00BE00FFFF0000"
    )
        port map (
      I0 => channel(1),
      I1 => \^channel_reg[0]_0\(0),
      I2 => Q(2),
      I3 => channel(2),
      I4 => Q(1),
      I5 => init_mode_reg_n_0,
      O => \MOSI_cmd[0]_i_4_n_0\
    );
\MOSI_cmd[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MOSI_cmd[15]_i_4_n_0\,
      I1 => channel(5),
      I2 => \MOSI_cmd[10]_i_2_n_0\,
      O => MOSI_cmd_selected(10)
    );
\MOSI_cmd[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78F8F0F08E8FF0F0"
    )
        port map (
      I0 => channel(4),
      I1 => channel(3),
      I2 => channel(2),
      I3 => \^channel_reg[0]_0\(0),
      I4 => init_mode_reg_n_0,
      I5 => channel(1),
      O => \MOSI_cmd[10]_i_2_n_0\
    );
\MOSI_cmd[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MOSI_cmd[14]_i_2_n_0\,
      I1 => channel(5),
      I2 => \MOSI_cmd[11]_i_2_n_0\,
      O => MOSI_cmd_selected(11)
    );
\MOSI_cmd[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70F0F0F0F08FF0F0"
    )
        port map (
      I0 => \^channel_reg[0]_0\(0),
      I1 => channel(4),
      I2 => channel(3),
      I3 => channel(1),
      I4 => init_mode_reg_n_0,
      I5 => channel(2),
      O => \MOSI_cmd[11]_i_2_n_0\
    );
\MOSI_cmd[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8BBBBBBB88888"
    )
        port map (
      I0 => \MOSI_cmd[14]_i_2_n_0\,
      I1 => channel(5),
      I2 => \MOSI_cmd[12]_i_2_n_0\,
      I3 => channel(3),
      I4 => channel(4),
      I5 => \MOSI_cmd[12]_i_3_n_0\,
      O => MOSI_cmd_selected(12)
    );
\MOSI_cmd[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => init_mode_reg_n_0,
      I1 => channel(1),
      I2 => channel(2),
      O => \MOSI_cmd[12]_i_2_n_0\
    );
\MOSI_cmd[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => channel(2),
      I1 => init_mode_reg_n_0,
      I2 => channel(1),
      I3 => channel(3),
      O => \MOSI_cmd[12]_i_3_n_0\
    );
\MOSI_cmd[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MOSI_cmd[14]_i_2_n_0\,
      I1 => channel(5),
      I2 => \MOSI_cmd[13]_i_2_n_0\,
      O => MOSI_cmd_selected(13)
    );
\MOSI_cmd[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC00C80000000300"
    )
        port map (
      I0 => \^channel_reg[0]_0\(0),
      I1 => channel(4),
      I2 => channel(2),
      I3 => init_mode_reg_n_0,
      I4 => channel(1),
      I5 => channel(3),
      O => \MOSI_cmd[13]_i_2_n_0\
    );
\MOSI_cmd[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MOSI_cmd[14]_i_2_n_0\,
      I1 => channel(5),
      I2 => \MOSI_cmd[14]_i_3_n_0\,
      O => MOSI_cmd_selected(14)
    );
\MOSI_cmd[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MOSI_cmd[15]_i_8_n_0\,
      I1 => \ZCheck_cmd_1_reg_n_0_[14]\,
      I2 => \MOSI_cmd[15]_i_9_n_0\,
      O => \MOSI_cmd[14]_i_2_n_0\
    );
\MOSI_cmd[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4C00CC0000000300"
    )
        port map (
      I0 => \^channel_reg[0]_0\(0),
      I1 => channel(4),
      I2 => channel(2),
      I3 => init_mode_reg_n_0,
      I4 => channel(1),
      I5 => channel(3),
      O => \MOSI_cmd[14]_i_3_n_0\
    );
\MOSI_cmd[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \MOSI_cmd[15]_i_3_n_0\,
      I2 => main_state(6),
      I3 => s00_axi_aresetn,
      O => \MOSI_cmd[15]_i_1_n_0\
    );
\MOSI_cmd[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \MOSI_cmd[15]_i_4_n_0\,
      I1 => channel(5),
      I2 => \MOSI_cmd[15]_i_5_n_0\,
      O => MOSI_cmd_selected(15)
    );
\MOSI_cmd[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      O => \MOSI_cmd[15]_i_3_n_0\
    );
\MOSI_cmd[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \MOSI_cmd[15]_i_6_n_0\,
      I1 => \MOSI_cmd[15]_i_7_n_0\,
      I2 => \ZCheck_cmd_2_reg_n_0_[15]\,
      I3 => \MOSI_cmd[15]_i_8_n_0\,
      I4 => \ZCheck_cmd_1_reg_n_0_[15]\,
      I5 => \MOSI_cmd[15]_i_9_n_0\,
      O => \MOSI_cmd[15]_i_4_n_0\
    );
\MOSI_cmd[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7EFFFFFF00000000"
    )
        port map (
      I0 => channel(2),
      I1 => channel(1),
      I2 => \^channel_reg[0]_0\(0),
      I3 => channel(3),
      I4 => channel(4),
      I5 => init_mode_reg_n_0,
      O => \MOSI_cmd[15]_i_5_n_0\
    );
\MOSI_cmd[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000015"
    )
        port map (
      I0 => channel(3),
      I1 => channel(1),
      I2 => \^channel_reg[0]_0\(0),
      I3 => channel(2),
      I4 => channel(4),
      O => \MOSI_cmd[15]_i_6_n_0\
    );
\MOSI_cmd[15]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001154"
    )
        port map (
      I0 => channel(3),
      I1 => \^channel_reg[0]_0\(0),
      I2 => init_mode_reg_n_0,
      I3 => channel(1),
      I4 => channel(2),
      I5 => channel(4),
      O => \MOSI_cmd[15]_i_7_n_0\
    );
\MOSI_cmd[15]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001151"
    )
        port map (
      I0 => channel(3),
      I1 => \^channel_reg[0]_0\(0),
      I2 => init_mode_reg_n_0,
      I3 => channel(1),
      I4 => channel(2),
      I5 => channel(4),
      O => \MOSI_cmd[15]_i_8_n_0\
    );
\MOSI_cmd[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000454"
    )
        port map (
      I0 => channel(3),
      I1 => init_mode_reg_n_0,
      I2 => channel(1),
      I3 => \^channel_reg[0]_0\(0),
      I4 => channel(2),
      I5 => channel(4),
      O => \MOSI_cmd[15]_i_9_n_0\
    );
\MOSI_cmd[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \MOSI_cmd[7]_i_2_n_0\,
      I1 => \ZCheck_cmd_2_reg_n_0_[1]\,
      I2 => channel(5),
      I3 => \MOSI_cmd[5]_i_2_n_0\,
      I4 => channel(4),
      I5 => \MOSI_cmd[1]_i_2_n_0\,
      O => MOSI_cmd_selected(1)
    );
\MOSI_cmd[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02AA000048CC0000"
    )
        port map (
      I0 => channel(3),
      I1 => channel(1),
      I2 => Q(2),
      I3 => \^channel_reg[0]_0\(0),
      I4 => init_mode_reg_n_0,
      I5 => channel(2),
      O => \MOSI_cmd[1]_i_2_n_0\
    );
\MOSI_cmd[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \MOSI_cmd[7]_i_2_n_0\,
      I1 => \ZCheck_cmd_2_reg_n_0_[2]\,
      I2 => channel(5),
      I3 => \MOSI_cmd[5]_i_2_n_0\,
      I4 => channel(4),
      I5 => \MOSI_cmd[2]_i_2_n_0\,
      O => MOSI_cmd_selected(2)
    );
\MOSI_cmd[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F000000E00000"
    )
        port map (
      I0 => channel(3),
      I1 => Q(2),
      I2 => channel(2),
      I3 => \^channel_reg[0]_0\(0),
      I4 => init_mode_reg_n_0,
      I5 => channel(1),
      O => \MOSI_cmd[2]_i_2_n_0\
    );
\MOSI_cmd[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \MOSI_cmd[3]_i_2_n_0\,
      I1 => channel(5),
      I2 => init_mode_reg_n_0,
      I3 => channel(3),
      I4 => channel(4),
      I5 => \MOSI_cmd[3]_i_3_n_0\,
      O => MOSI_cmd_selected(3)
    );
\MOSI_cmd[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \MOSI_cmd[6]_i_4_n_0\,
      I1 => \MOSI_cmd[7]_i_2_n_0\,
      I2 => \ZCheck_cmd_2_reg_n_0_[3]\,
      I3 => \MOSI_cmd[6]_i_5_n_0\,
      I4 => \ZCheck_cmd_1_reg_n_0_[3]\,
      O => \MOSI_cmd[3]_i_2_n_0\
    );
\MOSI_cmd[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0007000000300000"
    )
        port map (
      I0 => channel(3),
      I1 => Q(2),
      I2 => channel(2),
      I3 => \^channel_reg[0]_0\(0),
      I4 => init_mode_reg_n_0,
      I5 => channel(1),
      O => \MOSI_cmd[3]_i_3_n_0\
    );
\MOSI_cmd[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \MOSI_cmd[4]_i_2_n_0\,
      I1 => channel(5),
      I2 => init_mode_reg_n_0,
      I3 => channel(3),
      I4 => channel(4),
      I5 => \MOSI_cmd[4]_i_3_n_0\,
      O => MOSI_cmd_selected(4)
    );
\MOSI_cmd[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \MOSI_cmd[6]_i_4_n_0\,
      I1 => \MOSI_cmd[7]_i_2_n_0\,
      I2 => \ZCheck_cmd_2_reg_n_0_[4]\,
      I3 => \MOSI_cmd[6]_i_5_n_0\,
      I4 => \ZCheck_cmd_1_reg_n_0_[4]\,
      O => \MOSI_cmd[4]_i_2_n_0\
    );
\MOSI_cmd[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0000C000000B000"
    )
        port map (
      I0 => Q(2),
      I1 => channel(3),
      I2 => channel(1),
      I3 => init_mode_reg_n_0,
      I4 => \^channel_reg[0]_0\(0),
      I5 => channel(2),
      O => \MOSI_cmd[4]_i_3_n_0\
    );
\MOSI_cmd[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F808F8F8F808080"
    )
        port map (
      I0 => \MOSI_cmd[7]_i_2_n_0\,
      I1 => \ZCheck_cmd_2_reg_n_0_[5]\,
      I2 => channel(5),
      I3 => \MOSI_cmd[5]_i_2_n_0\,
      I4 => channel(4),
      I5 => \MOSI_cmd_reg[5]_i_3_n_0\,
      O => MOSI_cmd_selected(5)
    );
\MOSI_cmd[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => init_mode_reg_n_0,
      I1 => channel(3),
      O => \MOSI_cmd[5]_i_2_n_0\
    );
\MOSI_cmd[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040444000000088"
    )
        port map (
      I0 => channel(2),
      I1 => init_mode_reg_n_0,
      I2 => Q(1),
      I3 => \^channel_reg[0]_0\(0),
      I4 => Q(2),
      I5 => channel(1),
      O => \MOSI_cmd[5]_i_4_n_0\
    );
\MOSI_cmd[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20300000"
    )
        port map (
      I0 => channel(2),
      I1 => \^channel_reg[0]_0\(0),
      I2 => init_mode_reg_n_0,
      I3 => Q(2),
      I4 => channel(1),
      O => \MOSI_cmd[5]_i_5_n_0\
    );
\MOSI_cmd[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0E0E0E0"
    )
        port map (
      I0 => channel(4),
      I1 => channel(1),
      I2 => init_mode_reg_n_0,
      I3 => channel(2),
      I4 => \^channel_reg[0]_0\(0),
      I5 => channel(3),
      O => \MOSI_cmd[6]_i_2_n_0\
    );
\MOSI_cmd[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0C0C0"
    )
        port map (
      I0 => \MOSI_cmd[6]_i_4_n_0\,
      I1 => \MOSI_cmd[7]_i_2_n_0\,
      I2 => \ZCheck_cmd_2_reg_n_0_[6]\,
      I3 => \MOSI_cmd[6]_i_5_n_0\,
      I4 => \ZCheck_cmd_1_reg_n_0_[6]\,
      O => \MOSI_cmd[6]_i_3_n_0\
    );
\MOSI_cmd[6]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => channel(3),
      I1 => channel(1),
      I2 => init_mode_reg_n_0,
      I3 => channel(2),
      I4 => channel(4),
      O => \MOSI_cmd[6]_i_4_n_0\
    );
\MOSI_cmd[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => channel(3),
      I1 => channel(1),
      I2 => init_mode_reg_n_0,
      I3 => \^channel_reg[0]_0\(0),
      I4 => channel(2),
      I5 => channel(4),
      O => \MOSI_cmd[6]_i_5_n_0\
    );
\MOSI_cmd[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \MOSI_cmd[7]_i_2_n_0\,
      I1 => \ZCheck_cmd_2_reg_n_0_[7]\,
      I2 => channel(5),
      I3 => \MOSI_cmd[7]_i_3_n_0\,
      O => MOSI_cmd_selected(7)
    );
\MOSI_cmd[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => channel(3),
      I1 => channel(1),
      I2 => \^channel_reg[0]_0\(0),
      I3 => init_mode_reg_n_0,
      I4 => channel(2),
      I5 => channel(4),
      O => \MOSI_cmd[7]_i_2_n_0\
    );
\MOSI_cmd[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0F00000A1A0000"
    )
        port map (
      I0 => channel(4),
      I1 => channel(2),
      I2 => channel(3),
      I3 => \^channel_reg[0]_0\(0),
      I4 => init_mode_reg_n_0,
      I5 => channel(1),
      O => \MOSI_cmd[7]_i_3_n_0\
    );
\MOSI_cmd[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF88890000"
    )
        port map (
      I0 => channel(4),
      I1 => channel(3),
      I2 => channel(2),
      I3 => channel(1),
      I4 => init_mode_reg_n_0,
      I5 => \^channel_reg[0]_0\(0),
      O => \MOSI_cmd[8]_i_2_n_0\
    );
\MOSI_cmd[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \MOSI_cmd[15]_i_6_n_0\,
      I1 => \MOSI_cmd[15]_i_7_n_0\,
      I2 => \ZCheck_cmd_2_reg_n_0_[8]\,
      I3 => \MOSI_cmd[15]_i_8_n_0\,
      I4 => \ZCheck_cmd_1_reg_n_0_[15]\,
      I5 => \MOSI_cmd[15]_i_9_n_0\,
      O => \MOSI_cmd[8]_i_3_n_0\
    );
\MOSI_cmd[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000EFFFFFFF0000"
    )
        port map (
      I0 => channel(2),
      I1 => \^channel_reg[0]_0\(0),
      I2 => channel(3),
      I3 => channel(4),
      I4 => channel(1),
      I5 => init_mode_reg_n_0,
      O => \MOSI_cmd[9]_i_2_n_0\
    );
\MOSI_cmd[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \MOSI_cmd[15]_i_6_n_0\,
      I1 => \MOSI_cmd[15]_i_8_n_0\,
      I2 => \ZCheck_cmd_1_reg_n_0_[14]\,
      I3 => \MOSI_cmd[15]_i_7_n_0\,
      I4 => \ZCheck_cmd_2_reg_n_0_[15]\,
      I5 => \MOSI_cmd[15]_i_9_n_0\,
      O => \MOSI_cmd[9]_i_3_n_0\
    );
\MOSI_cmd_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(0),
      Q => \MOSI_cmd_reg_n_0_[0]\,
      R => '0'
    );
\MOSI_cmd_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_cmd[0]_i_2_n_0\,
      I1 => \MOSI_cmd[0]_i_3_n_0\,
      O => MOSI_cmd_selected(0),
      S => channel(5)
    );
\MOSI_cmd_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(10),
      Q => p_10_in,
      R => '0'
    );
\MOSI_cmd_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(11),
      Q => p_11_in,
      R => '0'
    );
\MOSI_cmd_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(12),
      Q => p_12_in,
      R => '0'
    );
\MOSI_cmd_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(13),
      Q => p_13_in,
      R => '0'
    );
\MOSI_cmd_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(14),
      Q => p_14_in,
      R => '0'
    );
\MOSI_cmd_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(15),
      Q => \MOSI_cmd_reg_n_0_[15]\,
      R => '0'
    );
\MOSI_cmd_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(1),
      Q => p_1_in,
      R => '0'
    );
\MOSI_cmd_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(2),
      Q => p_2_in,
      R => '0'
    );
\MOSI_cmd_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(3),
      Q => p_3_in,
      R => '0'
    );
\MOSI_cmd_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(4),
      Q => p_4_in,
      R => '0'
    );
\MOSI_cmd_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(5),
      Q => p_5_in,
      R => '0'
    );
\MOSI_cmd_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_cmd[5]_i_4_n_0\,
      I1 => \MOSI_cmd[5]_i_5_n_0\,
      O => \MOSI_cmd_reg[5]_i_3_n_0\,
      S => channel(3)
    );
\MOSI_cmd_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(6),
      Q => p_6_in,
      R => '0'
    );
\MOSI_cmd_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_cmd[6]_i_2_n_0\,
      I1 => \MOSI_cmd[6]_i_3_n_0\,
      O => MOSI_cmd_selected(6),
      S => channel(5)
    );
\MOSI_cmd_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(7),
      Q => p_7_in,
      R => '0'
    );
\MOSI_cmd_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(8),
      Q => p_8_in,
      R => '0'
    );
\MOSI_cmd_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_cmd[8]_i_2_n_0\,
      I1 => \MOSI_cmd[8]_i_3_n_0\,
      O => MOSI_cmd_selected(8),
      S => channel(5)
    );
\MOSI_cmd_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \MOSI_cmd[15]_i_1_n_0\,
      D => MOSI_cmd_selected(9),
      Q => p_9_in,
      R => '0'
    );
\MOSI_cmd_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \MOSI_cmd[9]_i_2_n_0\,
      I1 => \MOSI_cmd[9]_i_3_n_0\,
      O => MOSI_cmd_selected(9),
      S => channel(5)
    );
MOSI_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => MOSI,
      I1 => MOSI_reg_i_3_n_0,
      I2 => \^mosi1\,
      O => MOSI_i_1_n_0
    );
MOSI_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB8000000"
    )
        port map (
      I0 => p_8_in,
      I1 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I2 => p_9_in,
      I3 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => MOSI_i_14_n_0,
      O => MOSI_i_10_n_0
    );
MOSI_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => p_6_in,
      I1 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I2 => p_7_in,
      I3 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      O => MOSI_i_11_n_0
    );
MOSI_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => p_2_in,
      I1 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I2 => p_3_in,
      I3 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      O => MOSI_i_12_n_0
    );
MOSI_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => p_14_in,
      I1 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I2 => \MOSI_cmd_reg_n_0_[15]\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      O => MOSI_i_13_n_0
    );
MOSI_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => p_10_in,
      I1 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I2 => p_11_in,
      I3 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      O => MOSI_i_14_n_0
    );
MOSI_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE222E2"
    )
        port map (
      I0 => MOSI_reg_i_4_n_0,
      I1 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I2 => MOSI_i_5_n_0,
      I3 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I4 => MOSI_i_6_n_0,
      I5 => main_state(6),
      O => MOSI
    );
MOSI_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB8000000"
    )
        port map (
      I0 => p_4_in,
      I1 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I2 => p_5_in,
      I3 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => MOSI_i_11_n_0,
      O => MOSI_i_5_n_0
    );
MOSI_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB8000000"
    )
        port map (
      I0 => \MOSI_cmd_reg_n_0_[0]\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I2 => p_1_in,
      I3 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => MOSI_i_12_n_0,
      O => MOSI_i_6_n_0
    );
MOSI_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF00FF01"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      O => MOSI_i_7_n_0
    );
MOSI_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => MOSI_i_8_n_0
    );
MOSI_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B800FFFFB8000000"
    )
        port map (
      I0 => p_12_in,
      I1 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I2 => p_13_in,
      I3 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => MOSI_i_13_n_0,
      O => MOSI_i_9_n_0
    );
MOSI_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => MOSI_i_1_n_0,
      Q => \^mosi1\,
      R => \^s00_axi_aresetn_0\
    );
MOSI_reg_i_3: unisim.vcomponents.MUXF7
     port map (
      I0 => MOSI_i_7_n_0,
      I1 => MOSI_i_8_n_0,
      O => MOSI_reg_i_3_n_0,
      S => main_state(6)
    );
MOSI_reg_i_4: unisim.vcomponents.MUXF7
     port map (
      I0 => MOSI_i_9_n_0,
      I1 => MOSI_i_10_n_0,
      O => MOSI_reg_i_4_n_0,
      S => \FSM_sequential_main_state_reg[4]_rep__3_n_0\
    );
M_AXIS_tlast_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => flag_lastBatch_250M,
      I1 => tlast_flag_bit,
      O => M_AXIS_tlast
    );
SCLK_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055555556"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      O => SCLK_i_1_n_0
    );
SCLK_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => SCLK_i_1_n_0,
      Q => SCLK,
      R => \^s00_axi_aresetn_0\
    );
SPI_running_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I1 => main_state(6),
      I2 => SPI_running_i_2_n_0,
      I3 => SPI_running_reg_n_0,
      O => SPI_running_i_1_n_0
    );
SPI_running_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I5 => main_state(6),
      O => SPI_running_i_2_n_0
    );
SPI_running_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => SPI_running_i_1_n_0,
      Q => SPI_running_reg_n_0,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_channel[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[0]\,
      O => \ZCheck_channel[0]_i_1_n_0\
    );
\ZCheck_channel[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[0]\,
      I1 => \ZCheck_channel_reg_n_0_[1]\,
      O => \ZCheck_channel__0\(1)
    );
\ZCheck_channel[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[2]\,
      I1 => \ZCheck_channel_reg_n_0_[0]\,
      I2 => \ZCheck_channel_reg_n_0_[1]\,
      O => \ZCheck_channel__0\(2)
    );
\ZCheck_channel[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6CCC"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[2]\,
      I1 => \ZCheck_channel_reg_n_0_[3]\,
      I2 => \ZCheck_channel_reg_n_0_[0]\,
      I3 => \ZCheck_channel_reg_n_0_[1]\,
      O => \ZCheck_channel__0\(3)
    );
\ZCheck_channel[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[2]\,
      I1 => \ZCheck_channel_reg_n_0_[3]\,
      I2 => \ZCheck_channel_reg_n_0_[0]\,
      I3 => \ZCheck_channel_reg_n_0_[1]\,
      I4 => \ZCheck_channel_reg_n_0_[4]\,
      O => \ZCheck_channel__0\(4)
    );
\ZCheck_channel[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \ZCheck_channel[5]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_3_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I4 => main_state(6),
      O => ZCheck_channel
    );
\ZCheck_channel[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[2]\,
      I1 => \ZCheck_channel_reg_n_0_[3]\,
      I2 => \ZCheck_channel_reg_n_0_[0]\,
      I3 => \ZCheck_channel_reg_n_0_[1]\,
      I4 => \ZCheck_channel_reg_n_0_[4]\,
      I5 => \ZCheck_channel_reg_n_0_[5]\,
      O => \ZCheck_channel__0\(5)
    );
\ZCheck_channel[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \ZCheck_channel[5]_i_4_n_0\,
      I1 => ZCheck_loop_reg_n_0,
      I2 => channel(4),
      I3 => channel(5),
      I4 => \ZCheck_command_count[4]_i_7_n_0\,
      O => \ZCheck_channel[5]_i_3_n_0\
    );
\ZCheck_channel[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[0]\,
      I1 => \ZCheck_command_count_reg_n_0_[1]\,
      I2 => \ZCheck_command_count_reg_n_0_[2]\,
      I3 => ZCheck_loop1,
      I4 => \ZCheck_command_count_reg_n_0_[3]\,
      I5 => \ZCheck_command_count_reg_n_0_[4]\,
      O => \ZCheck_channel[5]_i_4_n_0\
    );
\ZCheck_channel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_channel,
      D => \ZCheck_channel[0]_i_1_n_0\,
      Q => \ZCheck_channel_reg_n_0_[0]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_channel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_channel,
      D => \ZCheck_channel__0\(1),
      Q => \ZCheck_channel_reg_n_0_[1]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_channel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_channel,
      D => \ZCheck_channel__0\(2),
      Q => \ZCheck_channel_reg_n_0_[2]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_channel_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_channel,
      D => \ZCheck_channel__0\(3),
      Q => \ZCheck_channel_reg_n_0_[3]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_channel_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_channel,
      D => \ZCheck_channel__0\(4),
      Q => \ZCheck_channel_reg_n_0_[4]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_channel_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_channel,
      D => \ZCheck_channel__0\(5),
      Q => \ZCheck_channel_reg_n_0_[5]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => ZCheck_loop_reg_n_0,
      I1 => \ZCheck_command_count_reg_n_0_[2]\,
      I2 => \ZCheck_command_count_reg_n_0_[3]\,
      I3 => \ZCheck_command_count_reg_n_0_[4]\,
      I4 => \ZCheck_command_count_reg_n_0_[1]\,
      I5 => \ZCheck_command_count_reg_n_0_[0]\,
      O => \ZCheck_cmd_1[0]_i_1_n_0\
    );
\ZCheck_cmd_1[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => ZCheck_loop_reg_n_0,
      I1 => \ZCheck_command_count_reg_n_0_[3]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[4]\,
      I4 => \ZCheck_command_count_reg_n_0_[2]\,
      O => ZCheck_cmd_10_out(14)
    );
\ZCheck_cmd_1[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \ZCheck_cmd_1[15]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_3_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I4 => main_state(6),
      O => ZCheck_cmd_1
    );
\ZCheck_cmd_1[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000D0"
    )
        port map (
      I0 => ZCheck_loop_reg_n_0,
      I1 => \ZCheck_command_count[4]_i_6_n_0\,
      I2 => channel(4),
      I3 => channel(5),
      I4 => \ZCheck_command_count[4]_i_7_n_0\,
      O => \ZCheck_cmd_1[15]_i_2_n_0\
    );
\ZCheck_cmd_1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[2]\,
      I1 => \ZCheck_command_count_reg_n_0_[4]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[3]\,
      I4 => ZCheck_loop_reg_n_0,
      I5 => \ZCheck_cmd_1_reg[4]_0\(8),
      O => ZCheck_cmd_10_out(3)
    );
\ZCheck_cmd_1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[2]\,
      I1 => \ZCheck_command_count_reg_n_0_[4]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[3]\,
      I4 => ZCheck_loop_reg_n_0,
      I5 => \ZCheck_cmd_1_reg[4]_0\(9),
      O => ZCheck_cmd_10_out(4)
    );
\ZCheck_cmd_1[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => ZCheck_loop_reg_n_0,
      I1 => \ZCheck_command_count_reg_n_0_[3]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[4]\,
      I4 => \ZCheck_command_count_reg_n_0_[2]\,
      O => \ZCheck_cmd_1[6]_i_1_n_0\
    );
\ZCheck_cmd_1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_1,
      D => \ZCheck_cmd_1[0]_i_1_n_0\,
      Q => \ZCheck_cmd_1_reg_n_0_[0]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_1,
      D => ZCheck_cmd_10_out(14),
      Q => \ZCheck_cmd_1_reg_n_0_[14]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_1,
      D => '1',
      Q => \ZCheck_cmd_1_reg_n_0_[15]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_1,
      D => ZCheck_cmd_10_out(3),
      Q => \ZCheck_cmd_1_reg_n_0_[3]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_1,
      D => ZCheck_cmd_10_out(4),
      Q => \ZCheck_cmd_1_reg_n_0_[4]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_1,
      D => \ZCheck_cmd_1[6]_i_1_n_0\,
      Q => \ZCheck_cmd_1_reg_n_0_[6]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF03FF0F3F0FF2"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[0]\,
      I1 => \ZCheck_command_count_reg_n_0_[0]\,
      I2 => \ZCheck_command_count_reg_n_0_[3]\,
      I3 => \ZCheck_command_count_reg_n_0_[4]\,
      I4 => \ZCheck_command_count_reg_n_0_[1]\,
      I5 => \ZCheck_command_count_reg_n_0_[2]\,
      O => \ZCheck_cmd_2__0\(0)
    );
\ZCheck_cmd_2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \ZCheck_cmd_2[15]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state[6]_i_3_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I4 => main_state(6),
      O => ZCheck_cmd_2
    );
\ZCheck_cmd_2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => channel(1),
      I1 => \^channel_reg[0]_0\(0),
      I2 => ZCheck_loop_reg_n_0,
      I3 => channel(5),
      I4 => channel(2),
      I5 => \ZCheck_cmd_2[15]_i_3_n_0\,
      O => \ZCheck_cmd_2[15]_i_2_n_0\
    );
\ZCheck_cmd_2[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel(4),
      I1 => channel(3),
      O => \ZCheck_cmd_2[15]_i_3_n_0\
    );
\ZCheck_cmd_2[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"50000505055A5554"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[4]\,
      I1 => \ZCheck_channel_reg_n_0_[1]\,
      I2 => \ZCheck_command_count_reg_n_0_[3]\,
      I3 => \ZCheck_command_count_reg_n_0_[1]\,
      I4 => \ZCheck_command_count_reg_n_0_[0]\,
      I5 => \ZCheck_command_count_reg_n_0_[2]\,
      O => \ZCheck_cmd_2__0\(1)
    );
\ZCheck_cmd_2[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2211221111991198"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[0]\,
      I1 => \ZCheck_command_count_reg_n_0_[4]\,
      I2 => \ZCheck_channel_reg_n_0_[2]\,
      I3 => \ZCheck_command_count_reg_n_0_[3]\,
      I4 => \ZCheck_command_count_reg_n_0_[1]\,
      I5 => \ZCheck_command_count_reg_n_0_[2]\,
      O => \ZCheck_cmd_2__0\(2)
    );
\ZCheck_cmd_2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000014145252E9E8"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[0]\,
      I1 => \ZCheck_command_count_reg_n_0_[1]\,
      I2 => \ZCheck_command_count_reg_n_0_[2]\,
      I3 => \ZCheck_channel_reg_n_0_[3]\,
      I4 => \ZCheck_command_count_reg_n_0_[3]\,
      I5 => \ZCheck_command_count_reg_n_0_[4]\,
      O => \ZCheck_cmd_2__0\(3)
    );
\ZCheck_cmd_2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"050A05AA00AA0AA4"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[2]\,
      I1 => \ZCheck_channel_reg_n_0_[4]\,
      I2 => \ZCheck_command_count_reg_n_0_[3]\,
      I3 => \ZCheck_command_count_reg_n_0_[4]\,
      I4 => \ZCheck_command_count_reg_n_0_[0]\,
      I5 => \ZCheck_command_count_reg_n_0_[1]\,
      O => \ZCheck_cmd_2__0\(4)
    );
\ZCheck_cmd_2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1515202011115554"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[4]\,
      I1 => \ZCheck_command_count_reg_n_0_[3]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_channel_reg_n_0_[5]\,
      I4 => \ZCheck_command_count_reg_n_0_[2]\,
      I5 => \ZCheck_command_count_reg_n_0_[0]\,
      O => \ZCheck_cmd_2__0\(5)
    );
\ZCheck_cmd_2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00105672"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[3]\,
      I1 => \ZCheck_command_count_reg_n_0_[1]\,
      I2 => \ZCheck_command_count_reg_n_0_[2]\,
      I3 => \ZCheck_command_count_reg_n_0_[0]\,
      I4 => \ZCheck_command_count_reg_n_0_[4]\,
      O => \ZCheck_cmd_2__0\(6)
    );
\ZCheck_cmd_2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15151514"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[4]\,
      I1 => \ZCheck_command_count_reg_n_0_[3]\,
      I2 => \ZCheck_command_count_reg_n_0_[2]\,
      I3 => \ZCheck_command_count_reg_n_0_[0]\,
      I4 => \ZCheck_command_count_reg_n_0_[1]\,
      O => \ZCheck_cmd_2__0\(7)
    );
\ZCheck_cmd_2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[2]\,
      I1 => \ZCheck_command_count_reg_n_0_[4]\,
      I2 => \ZCheck_command_count_reg_n_0_[0]\,
      I3 => \ZCheck_command_count_reg_n_0_[1]\,
      I4 => \ZCheck_command_count_reg_n_0_[3]\,
      O => \ZCheck_cmd_2__0\(8)
    );
\ZCheck_cmd_2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(0),
      Q => \ZCheck_cmd_2_reg_n_0_[0]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => '1',
      Q => \ZCheck_cmd_2_reg_n_0_[15]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(1),
      Q => \ZCheck_cmd_2_reg_n_0_[1]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(2),
      Q => \ZCheck_cmd_2_reg_n_0_[2]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(3),
      Q => \ZCheck_cmd_2_reg_n_0_[3]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(4),
      Q => \ZCheck_cmd_2_reg_n_0_[4]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(5),
      Q => \ZCheck_cmd_2_reg_n_0_[5]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(6),
      Q => \ZCheck_cmd_2_reg_n_0_[6]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(7),
      Q => \ZCheck_cmd_2_reg_n_0_[7]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_cmd_2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => ZCheck_cmd_2,
      D => \ZCheck_cmd_2__0\(8),
      Q => \ZCheck_cmd_2_reg_n_0_[8]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_command_count[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => \ZCheck_command_count[0]_i_2_n_0\,
      O => ZCheck_command_count(0)
    );
\ZCheck_command_count[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => ZCheck_loop1,
      I1 => \ZCheck_command_count_reg_n_0_[2]\,
      I2 => \ZCheck_command_count_reg_n_0_[4]\,
      I3 => \ZCheck_command_count_reg_n_0_[0]\,
      O => \ZCheck_command_count[0]_i_2_n_0\
    );
\ZCheck_command_count[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => \ZCheck_command_count[1]_i_2_n_0\,
      O => ZCheck_command_count(1)
    );
\ZCheck_command_count[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0770"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[2]\,
      I1 => \ZCheck_command_count_reg_n_0_[4]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[0]\,
      O => \ZCheck_command_count[1]_i_2_n_0\
    );
\ZCheck_command_count[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => \ZCheck_command_count[2]_i_2_n_0\,
      O => ZCheck_command_count(2)
    );
\ZCheck_command_count[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3444"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[4]\,
      I1 => \ZCheck_command_count_reg_n_0_[2]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[0]\,
      O => \ZCheck_command_count[2]_i_2_n_0\
    );
\ZCheck_command_count[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => \ZCheck_command_count[3]_i_2_n_0\,
      O => ZCheck_command_count(3)
    );
\ZCheck_command_count[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[1]\,
      I1 => \ZCheck_command_count_reg_n_0_[0]\,
      I2 => \ZCheck_command_count_reg_n_0_[2]\,
      I3 => \ZCheck_command_count_reg_n_0_[3]\,
      I4 => \ZCheck_command_count_reg_n_0_[4]\,
      O => \ZCheck_command_count[3]_i_2_n_0\
    );
\ZCheck_command_count[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4055400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_3_n_0\,
      I2 => \ZCheck_command_count[4]_i_3_n_0\,
      I3 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I4 => \ZCheck_command_count[4]_i_4_n_0\,
      I5 => main_state(6),
      O => \ZCheck_command_count[4]_i_1_n_0\
    );
\ZCheck_command_count[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => main_state(2),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => main_state(1),
      I4 => main_state(3),
      I5 => \ZCheck_command_count[4]_i_5_n_0\,
      O => ZCheck_command_count(4)
    );
\ZCheck_command_count[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \ZCheck_command_count[4]_i_6_n_0\,
      I1 => ZCheck_loop_reg_n_0,
      I2 => channel(4),
      I3 => channel(5),
      I4 => \ZCheck_command_count[4]_i_7_n_0\,
      O => \ZCheck_command_count[4]_i_3_n_0\
    );
\ZCheck_command_count[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => ZCheck_run1,
      O => \ZCheck_command_count[4]_i_4_n_0\
    );
\ZCheck_command_count[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4000AAAA"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[4]\,
      I1 => \ZCheck_command_count_reg_n_0_[3]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[0]\,
      I4 => \ZCheck_command_count_reg_n_0_[2]\,
      O => \ZCheck_command_count[4]_i_5_n_0\
    );
\ZCheck_command_count[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555777F"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[4]\,
      I1 => \ZCheck_command_count_reg_n_0_[2]\,
      I2 => \ZCheck_command_count_reg_n_0_[1]\,
      I3 => \ZCheck_command_count_reg_n_0_[0]\,
      I4 => \ZCheck_command_count_reg_n_0_[3]\,
      O => \ZCheck_command_count[4]_i_6_n_0\
    );
\ZCheck_command_count[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => channel(2),
      I1 => channel(3),
      I2 => \^channel_reg[0]_0\(0),
      I3 => channel(1),
      O => \ZCheck_command_count[4]_i_7_n_0\
    );
\ZCheck_command_count_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_command_count[4]_i_1_n_0\,
      D => ZCheck_command_count(0),
      Q => \ZCheck_command_count_reg_n_0_[0]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_command_count_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_command_count[4]_i_1_n_0\,
      D => ZCheck_command_count(1),
      Q => \ZCheck_command_count_reg_n_0_[1]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_command_count_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_command_count[4]_i_1_n_0\,
      D => ZCheck_command_count(2),
      Q => \ZCheck_command_count_reg_n_0_[2]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_command_count_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_command_count[4]_i_1_n_0\,
      D => ZCheck_command_count(3),
      Q => \ZCheck_command_count_reg_n_0_[3]\,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_command_count_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_command_count[4]_i_1_n_0\,
      D => ZCheck_command_count(4),
      Q => \ZCheck_command_count_reg_n_0_[4]\,
      R => \^s00_axi_aresetn_0\
    );
ZCheck_loop_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FF0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => ZCheck_run1,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I3 => ZCheck_loop_i_3_n_0,
      I4 => ZCheck_loop_reg_n_0,
      O => ZCheck_loop_i_1_n_0
    );
ZCheck_loop_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ZCheck_run_reg_n_0,
      I1 => flag_lastBatch,
      I2 => ZCheck_run2,
      O => ZCheck_run1
    );
ZCheck_loop_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4055400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_3_n_0\,
      I2 => ZCheck_loop_i_5_n_0,
      I3 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I4 => \ZCheck_command_count[4]_i_4_n_0\,
      I5 => main_state(6),
      O => ZCheck_loop_i_3_n_0
    );
ZCheck_loop_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => channel(5),
      I1 => \^channel_reg[0]_0\(0),
      I2 => channel(1),
      I3 => channel(3),
      I4 => channel(4),
      I5 => channel(2),
      O => ZCheck_run2
    );
ZCheck_loop_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => ZCheck_loop_i_6_n_0,
      I1 => ZCheck_loop_reg_n_0,
      I2 => channel(4),
      I3 => channel(5),
      I4 => \ZCheck_command_count[4]_i_7_n_0\,
      O => ZCheck_loop_i_5_n_0
    );
ZCheck_loop_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[0]\,
      I1 => \ZCheck_command_count_reg_n_0_[1]\,
      I2 => \ZCheck_command_count_reg_n_0_[2]\,
      I3 => ZCheck_loop2_in,
      I4 => ZCheck_loop1,
      I5 => ZCheck_loop_i_8_n_0,
      O => ZCheck_loop_i_6_n_0
    );
ZCheck_loop_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \ZCheck_channel_reg_n_0_[3]\,
      I1 => \ZCheck_channel_reg_n_0_[5]\,
      I2 => \ZCheck_channel_reg_n_0_[4]\,
      I3 => \ZCheck_channel_reg_n_0_[2]\,
      I4 => \ZCheck_channel_reg_n_0_[0]\,
      I5 => \ZCheck_channel_reg_n_0_[1]\,
      O => ZCheck_loop2_in
    );
ZCheck_loop_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ZCheck_command_count_reg_n_0_[3]\,
      I1 => \ZCheck_command_count_reg_n_0_[4]\,
      O => ZCheck_loop_i_8_n_0
    );
ZCheck_loop_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => ZCheck_loop_i_1_n_0,
      Q => ZCheck_loop_reg_n_0,
      R => \^s00_axi_aresetn_0\
    );
ZCheck_run_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ZCheck_run,
      I1 => ZCheck_run_i_3_n_0,
      I2 => ZCheck_run_reg_n_0,
      O => ZCheck_run_i_1_n_0
    );
ZCheck_run_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => ZCheck_run_i_4_n_0,
      I1 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I2 => ZCheck_run_i_5_n_0,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I4 => main_state(6),
      I5 => ZCheck_run0,
      O => ZCheck_run
    );
ZCheck_run_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => ZCheck_run_i_7_n_0,
      I1 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I2 => ZCheck_run_i_5_n_0,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I4 => main_state(6),
      I5 => ZCheck_run0,
      O => ZCheck_run_i_3_n_0
    );
ZCheck_run_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => ZCheck_run_i_8_n_0,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => ZCheck_run0,
      O => ZCheck_run_i_4_n_0
    );
ZCheck_run_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => ZCheck_run0,
      I3 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => ZCheck_run_i_5_n_0
    );
ZCheck_run_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(3),
      I1 => reg_risingEdge_impCheck,
      O => ZCheck_run0
    );
ZCheck_run_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF80000000"
    )
        port map (
      I0 => ZCheck_run_i_9_n_0,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => ZCheck_run0,
      O => ZCheck_run_i_7_n_0
    );
ZCheck_run_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F0000"
    )
        port map (
      I0 => ZCheck_run_reg_n_0,
      I1 => flag_lastBatch,
      I2 => ZCheck_run2,
      I3 => reg_risingEdge_impCheck,
      I4 => Q(3),
      O => ZCheck_run_i_8_n_0
    );
ZCheck_run_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => ZCheck_run_reg_n_0,
      I1 => flag_lastBatch,
      I2 => ZCheck_run2,
      I3 => reg_risingEdge_impCheck,
      I4 => Q(3),
      O => ZCheck_run_i_9_n_0
    );
ZCheck_run_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => ZCheck_run_i_1_n_0,
      Q => ZCheck_run_reg_n_0,
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(0),
      I1 => ZCheck_loop1,
      I2 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      O => ZCheck_sine_cycle(0)
    );
\ZCheck_sine_cycle[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(1),
      I1 => \ZCheck_sine_cycle__0\(0),
      I2 => ZCheck_loop1,
      I3 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      O => ZCheck_sine_cycle(1)
    );
\ZCheck_sine_cycle[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A0000"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(2),
      I1 => \ZCheck_sine_cycle__0\(1),
      I2 => \ZCheck_sine_cycle__0\(0),
      I3 => ZCheck_loop1,
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      O => ZCheck_sine_cycle(2)
    );
\ZCheck_sine_cycle[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006AAA00000000"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(3),
      I1 => \ZCheck_sine_cycle__0\(2),
      I2 => \ZCheck_sine_cycle__0\(0),
      I3 => \ZCheck_sine_cycle__0\(1),
      I4 => ZCheck_loop1,
      I5 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      O => ZCheck_sine_cycle(3)
    );
\ZCheck_sine_cycle[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ZCheck_sine_cycle[4]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      O => ZCheck_sine_cycle(4)
    );
\ZCheck_sine_cycle[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(4),
      I1 => \ZCheck_sine_cycle__0\(3),
      I2 => \ZCheck_sine_cycle__0\(1),
      I3 => \ZCheck_sine_cycle__0\(0),
      I4 => \ZCheck_sine_cycle__0\(2),
      I5 => ZCheck_loop1,
      O => \ZCheck_sine_cycle[4]_i_2_n_0\
    );
\ZCheck_sine_cycle[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(5),
      I1 => \ZCheck_sine_cycle[5]_i_2_n_0\,
      I2 => ZCheck_loop1,
      I3 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      O => ZCheck_sine_cycle(5)
    );
\ZCheck_sine_cycle[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(4),
      I1 => \ZCheck_sine_cycle__0\(2),
      I2 => \ZCheck_sine_cycle__0\(0),
      I3 => \ZCheck_sine_cycle__0\(1),
      I4 => \ZCheck_sine_cycle__0\(3),
      O => \ZCheck_sine_cycle[5]_i_2_n_0\
    );
\ZCheck_sine_cycle[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(6),
      I1 => \ZCheck_sine_cycle[7]_i_4_n_0\,
      I2 => ZCheck_loop1,
      I3 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      O => ZCheck_sine_cycle(6)
    );
\ZCheck_sine_cycle[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4055400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_3_n_0\,
      I2 => \ZCheck_sine_cycle[7]_i_3_n_0\,
      I3 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I4 => \ZCheck_command_count[4]_i_4_n_0\,
      I5 => main_state(6),
      O => \ZCheck_sine_cycle[7]_i_1_n_0\
    );
\ZCheck_sine_cycle[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A0000"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(7),
      I1 => \ZCheck_sine_cycle__0\(6),
      I2 => \ZCheck_sine_cycle[7]_i_4_n_0\,
      I3 => ZCheck_loop1,
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      O => ZCheck_sine_cycle(7)
    );
\ZCheck_sine_cycle[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \ZCheck_sine_cycle[7]_i_6_n_0\,
      I1 => channel(4),
      I2 => channel(5),
      I3 => \ZCheck_command_count[4]_i_7_n_0\,
      O => \ZCheck_sine_cycle[7]_i_3_n_0\
    );
\ZCheck_sine_cycle[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(5),
      I1 => \ZCheck_sine_cycle__0\(3),
      I2 => \ZCheck_sine_cycle__0\(1),
      I3 => \ZCheck_sine_cycle__0\(0),
      I4 => \ZCheck_sine_cycle__0\(2),
      I5 => \ZCheck_sine_cycle__0\(4),
      O => \ZCheck_sine_cycle[7]_i_4_n_0\
    );
\ZCheck_sine_cycle[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000000000"
    )
        port map (
      I0 => \ZCheck_cmd_1_reg[4]_0\(7),
      I1 => \ZCheck_sine_cycle__0\(7),
      I2 => \ZCheck_cmd_1_reg[4]_0\(6),
      I3 => \ZCheck_sine_cycle__0\(6),
      I4 => \ZCheck_sine_cycle[7]_i_7_n_0\,
      I5 => \ZCheck_sine_cycle[7]_i_8_n_0\,
      O => ZCheck_loop1
    );
\ZCheck_sine_cycle[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => ZCheck_loop_reg_n_0,
      I1 => \ZCheck_command_count_reg_n_0_[1]\,
      I2 => \ZCheck_command_count_reg_n_0_[3]\,
      I3 => \ZCheck_command_count_reg_n_0_[4]\,
      I4 => \ZCheck_command_count_reg_n_0_[0]\,
      I5 => \ZCheck_command_count_reg_n_0_[2]\,
      O => \ZCheck_sine_cycle[7]_i_6_n_0\
    );
\ZCheck_sine_cycle[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(3),
      I1 => \ZCheck_cmd_1_reg[4]_0\(3),
      I2 => \ZCheck_cmd_1_reg[4]_0\(5),
      I3 => \ZCheck_sine_cycle__0\(5),
      I4 => \ZCheck_cmd_1_reg[4]_0\(4),
      I5 => \ZCheck_sine_cycle__0\(4),
      O => \ZCheck_sine_cycle[7]_i_7_n_0\
    );
\ZCheck_sine_cycle[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \ZCheck_sine_cycle__0\(0),
      I1 => \ZCheck_cmd_1_reg[4]_0\(0),
      I2 => \ZCheck_cmd_1_reg[4]_0\(2),
      I3 => \ZCheck_sine_cycle__0\(2),
      I4 => \ZCheck_cmd_1_reg[4]_0\(1),
      I5 => \ZCheck_sine_cycle__0\(1),
      O => \ZCheck_sine_cycle[7]_i_8_n_0\
    );
\ZCheck_sine_cycle_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(0),
      Q => \ZCheck_sine_cycle__0\(0),
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(1),
      Q => \ZCheck_sine_cycle__0\(1),
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(2),
      Q => \ZCheck_sine_cycle__0\(2),
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(3),
      Q => \ZCheck_sine_cycle__0\(3),
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(4),
      Q => \ZCheck_sine_cycle__0\(4),
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(5),
      Q => \ZCheck_sine_cycle__0\(5),
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(6),
      Q => \ZCheck_sine_cycle__0\(6),
      R => \^s00_axi_aresetn_0\
    );
\ZCheck_sine_cycle_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ZCheck_sine_cycle[7]_i_1_n_0\,
      D => ZCheck_sine_cycle(7),
      Q => \ZCheck_sine_cycle__0\(7),
      R => \^s00_axi_aresetn_0\
    );
axi_awready_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => \^s00_axi_aresetn_0\
    );
\channel[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \channel[0]_i_2_n_0\,
      I1 => \channel[5]_i_3_n_0\,
      I2 => main_state(6),
      O => channel_0(0)
    );
\channel[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFF7"
    )
        port map (
      I0 => channel(5),
      I1 => channel(1),
      I2 => channel(3),
      I3 => channel(2),
      I4 => channel(4),
      I5 => \^channel_reg[0]_0\(0),
      O => \channel[0]_i_2_n_0\
    );
\channel[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \channel[1]_i_2_n_0\,
      I1 => \channel[5]_i_3_n_0\,
      I2 => main_state(6),
      O => channel_0(1)
    );
\channel[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3C3C3C3C3C3C3C34"
    )
        port map (
      I0 => channel(5),
      I1 => channel(1),
      I2 => \^channel_reg[0]_0\(0),
      I3 => channel(3),
      I4 => channel(2),
      I5 => channel(4),
      O => \channel[1]_i_2_n_0\
    );
\channel[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => channel(1),
      I1 => \^channel_reg[0]_0\(0),
      I2 => channel(2),
      I3 => \channel[5]_i_3_n_0\,
      I4 => main_state(6),
      O => channel_0(2)
    );
\channel[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78F0000000000000"
    )
        port map (
      I0 => channel(1),
      I1 => \^channel_reg[0]_0\(0),
      I2 => channel(3),
      I3 => channel(2),
      I4 => \channel[5]_i_3_n_0\,
      I5 => main_state(6),
      O => channel_0(3)
    );
\channel[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \channel[4]_i_2_n_0\,
      I1 => \channel[5]_i_3_n_0\,
      I2 => main_state(6),
      O => channel_0(4)
    );
\channel[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => channel(1),
      I1 => \^channel_reg[0]_0\(0),
      I2 => channel(3),
      I3 => channel(2),
      I4 => channel(4),
      O => \channel[4]_i_2_n_0\
    );
\channel[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \channel[5]_i_3_n_0\,
      I1 => main_state(6),
      I2 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      O => \channel[5]_i_1_n_0\
    );
\channel[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \channel[5]_i_4_n_0\,
      I1 => \channel[5]_i_3_n_0\,
      I2 => main_state(6),
      O => channel_0(5)
    );
\channel[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \channel[5]_i_3_n_0\
    );
\channel[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAA2"
    )
        port map (
      I0 => channel(5),
      I1 => channel(1),
      I2 => \^channel_reg[0]_0\(0),
      I3 => channel(3),
      I4 => channel(2),
      I5 => channel(4),
      O => \channel[5]_i_4_n_0\
    );
\channel_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \channel[5]_i_1_n_0\,
      D => channel_0(0),
      Q => \^channel_reg[0]_0\(0),
      R => \^s00_axi_aresetn_0\
    );
\channel_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \channel[5]_i_1_n_0\,
      D => channel_0(1),
      Q => channel(1),
      R => \^s00_axi_aresetn_0\
    );
\channel_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \channel[5]_i_1_n_0\,
      D => channel_0(2),
      Q => channel(2),
      R => \^s00_axi_aresetn_0\
    );
\channel_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \channel[5]_i_1_n_0\,
      D => channel_0(3),
      Q => channel(3),
      R => \^s00_axi_aresetn_0\
    );
\channel_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \channel[5]_i_1_n_0\,
      D => channel_0(4),
      Q => channel(4),
      R => \^s00_axi_aresetn_0\
    );
\channel_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \channel[5]_i_1_n_0\,
      D => channel_0(5),
      Q => channel(5),
      R => \^s00_axi_aresetn_0\
    );
\counter_0_31[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA9"
    )
        port map (
      I0 => channel(5),
      I1 => channel(3),
      I2 => channel(1),
      I3 => channel(2),
      I4 => channel(4),
      O => counter_0_310(0)
    );
\counter_0_31[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => channel(5),
      I1 => channel(3),
      I2 => channel(1),
      I3 => channel(2),
      I4 => channel(4),
      O => counter_0_310(1)
    );
\counter_0_31[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => channel(4),
      I1 => channel(2),
      I2 => channel(1),
      I3 => channel(3),
      I4 => channel(5),
      O => \channel_reg[4]_0\
    );
\counter_32_63[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => channel(1),
      O => counter_32_630(0)
    );
\counter_32_63[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => channel(1),
      I1 => channel(2),
      O => \channel_reg[1]_0\
    );
\counter_32_63[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => channel(2),
      I1 => channel(1),
      I2 => channel(3),
      O => \channel_reg[2]_0\
    );
\counter_32_63[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => channel(3),
      I1 => channel(1),
      I2 => channel(2),
      I3 => channel(4),
      O => \channel_reg[3]_0\
    );
\counter_32_63[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => channel(4),
      I1 => channel(2),
      I2 => channel(1),
      I3 => channel(3),
      I4 => channel(5),
      O => counter_32_630(1)
    );
\counter_32_63[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFF"
    )
        port map (
      I0 => channel(3),
      I1 => channel(1),
      I2 => channel(2),
      I3 => channel(4),
      I4 => channel(5),
      O => \channel_reg[3]_1\
    );
\counter_32_63[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => channel(5),
      I1 => channel(4),
      I2 => channel(2),
      I3 => channel(1),
      I4 => channel(3),
      O => counter_32_630(2)
    );
fifo_inst: entity work.recording_inst_0_rhd_axi_0_0_fifo_generator_0
     port map (
      din(15) => \rhd_data_out_reg_n_0_[15]\,
      din(14) => \rhd_data_out_reg_n_0_[14]\,
      din(13) => \rhd_data_out_reg_n_0_[13]\,
      din(12) => \rhd_data_out_reg_n_0_[12]\,
      din(11) => \rhd_data_out_reg_n_0_[11]\,
      din(10) => \rhd_data_out_reg_n_0_[10]\,
      din(9) => \rhd_data_out_reg_n_0_[9]\,
      din(8) => \rhd_data_out_reg_n_0_[8]\,
      din(7) => \rhd_data_out_reg_n_0_[7]\,
      din(6) => \rhd_data_out_reg_n_0_[6]\,
      din(5) => \rhd_data_out_reg_n_0_[5]\,
      din(4) => \rhd_data_out_reg_n_0_[4]\,
      din(3) => \rhd_data_out_reg_n_0_[3]\,
      din(2) => \rhd_data_out_reg_n_0_[2]\,
      din(1) => \rhd_data_out_reg_n_0_[1]\,
      din(0) => \rhd_data_out_reg_n_0_[0]\,
      dout(63 downto 0) => data_fifo_out(63 downto 0),
      empty => empty,
      full => NLW_fifo_inst_full_UNCONNECTED,
      rd_clk => M_AXIS_ACLK,
      rd_en => rd_en0,
      rd_rst_busy => NLW_fifo_inst_rd_rst_busy_UNCONNECTED,
      srst => srst0,
      valid => valid_fifo_out,
      wr_clk => s00_axi_aclk,
      wr_en => wr_en0,
      wr_rst_busy => NLW_fifo_inst_wr_rst_busy_UNCONNECTED
    );
fifo_inst_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => SPI_running_reg_n_0,
      O => srst0
    );
fifo_inst_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA0002AAA8"
    )
        port map (
      I0 => rhd_valid_out_reg_n_0,
      I1 => channel(2),
      I2 => channel(4),
      I3 => channel(3),
      I4 => channel(5),
      I5 => fifo_inst_i_4_n_0,
      O => wr_en0
    );
fifo_inst_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => M_AXIS_tready,
      I1 => empty,
      I2 => \^fifo_rstn\,
      O => rd_en0
    );
fifo_inst_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => channel(1),
      I1 => \^channel_reg[0]_0\(0),
      O => fifo_inst_i_4_n_0
    );
\in4x_A1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \in4x_A1[32]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[0]_i_1_n_0\
    );
\in4x_A1[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      O => in4x_A1(0)
    );
\in4x_A1[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[10]_i_3_n_0\,
      O => \in4x_A1[10]_i_1_n_0\
    );
\in4x_A1[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO1_A_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      O => in4x_A1(10)
    );
\in4x_A1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => \in4x_A1[10]_i_3_n_0\
    );
\in4x_A1[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I4 => s00_axi_aresetn,
      O => \in4x_A1[11]_i_1_n_0\
    );
\in4x_A1[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      O => in4x_A1(11)
    );
\in4x_A1[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      O => \in4x_A1[11]_i_3_n_0\
    );
\in4x_A1[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I4 => s00_axi_aresetn,
      O => \in4x_A1[12]_i_1_n_0\
    );
\in4x_A1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(12)
    );
\in4x_A1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \in4x_A1[45]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[13]_i_1_n_0\
    );
\in4x_A1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_A_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(13)
    );
\in4x_A1[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[14]_i_3_n_0\,
      O => \in4x_A1[14]_i_1_n_0\
    );
\in4x_A1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_A_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(14)
    );
\in4x_A1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[14]_i_3_n_0\
    );
\in4x_A1[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[15]_i_3_n_0\,
      O => \in4x_A1[15]_i_1_n_0\
    );
\in4x_A1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(15)
    );
\in4x_A1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I2 => \in4x_A1[55]_i_4_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[15]_i_3_n_0\
    );
\in4x_A1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => \in4x_A1[48]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[16]_i_1_n_0\
    );
\in4x_A1[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_A1(16)
    );
\in4x_A1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \in4x_A1[49]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[17]_i_1_n_0\
    );
\in4x_A1[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_A_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_A1(17)
    );
\in4x_A1[18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[18]_i_3_n_0\,
      O => \in4x_A1[18]_i_1_n_0\
    );
\in4x_A1[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_A_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_A1(18)
    );
\in4x_A1[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[18]_i_3_n_0\
    );
\in4x_A1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_A1[51]_i_3_n_0\,
      I3 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => s00_axi_aresetn,
      O => \in4x_A1[19]_i_1_n_0\
    );
\in4x_A1[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_A1(19)
    );
\in4x_A1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => main_state(5),
      I1 => \in4x_A1[33]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[1]_i_1_n_0\
    );
\in4x_A1[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_A_SW,
      O => in4x_A1(1)
    );
\in4x_A1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => \in4x_A1[52]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[20]_i_1_n_0\
    );
\in4x_A1[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(20)
    );
\in4x_A1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \in4x_A1[53]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[21]_i_1_n_0\
    );
\in4x_A1[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_A_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(21)
    );
\in4x_A1[22]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[22]_i_3_n_0\,
      O => \in4x_A1[22]_i_1_n_0\
    );
\in4x_A1[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_A_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(22)
    );
\in4x_A1[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[22]_i_3_n_0\
    );
\in4x_A1[23]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[23]_i_3_n_0\,
      O => \in4x_A1[23]_i_1_n_0\
    );
\in4x_A1[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(23)
    );
\in4x_A1[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => \in4x_A1[55]_i_4_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[23]_i_3_n_0\
    );
\in4x_A1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => \in4x_A1[56]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[24]_i_1_n_0\
    );
\in4x_A1[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(24)
    );
\in4x_A1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => \in4x_A1[57]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[25]_i_1_n_0\
    );
\in4x_A1[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_A_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(25)
    );
\in4x_A1[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[26]_i_3_n_0\,
      O => \in4x_A1[26]_i_1_n_0\
    );
\in4x_A1[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_A_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(26)
    );
\in4x_A1[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      O => \in4x_A1[26]_i_3_n_0\
    );
\in4x_A1[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I4 => s00_axi_aresetn,
      O => \in4x_A1[27]_i_1_n_0\
    );
\in4x_A1[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(27)
    );
\in4x_A1[27]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      O => \in4x_A1[27]_i_3_n_0\
    );
\in4x_A1[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I4 => s00_axi_aresetn,
      O => \in4x_A1[28]_i_1_n_0\
    );
\in4x_A1[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(28)
    );
\in4x_A1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => \MOSI_cmd[15]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[29]_i_1_n_0\
    );
\in4x_A1[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_A_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(29)
    );
\in4x_A1[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[2]_i_3_n_0\,
      O => \in4x_A1[2]_i_1_n_0\
    );
\in4x_A1[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO1_A_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      O => in4x_A1(2)
    );
\in4x_A1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => \in4x_A1[2]_i_3_n_0\
    );
\in4x_A1[30]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[30]_i_3_n_0\,
      O => \in4x_A1[30]_i_1_n_0\
    );
\in4x_A1[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_A_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(30)
    );
\in4x_A1[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_A1[30]_i_3_n_0\
    );
\in4x_A1[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[31]_i_3_n_0\,
      O => \in4x_A1[31]_i_1_n_0\
    );
\in4x_A1[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(31)
    );
\in4x_A1[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I2 => \in4x_A1[55]_i_4_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_A1[31]_i_3_n_0\
    );
\in4x_A1[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => \in4x_A1[32]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[32]_i_1_n_0\
    );
\in4x_A1[32]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_A1(32)
    );
\in4x_A1[32]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      O => \in4x_A1[32]_i_3_n_0\
    );
\in4x_A1[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => \in4x_A1[33]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[33]_i_1_n_0\
    );
\in4x_A1[33]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_A_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_A1(33)
    );
\in4x_A1[33]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      O => \in4x_A1[33]_i_3_n_0\
    );
\in4x_A1[34]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[34]_i_3_n_0\,
      O => \in4x_A1[34]_i_1_n_0\
    );
\in4x_A1[34]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_A_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_A1(34)
    );
\in4x_A1[34]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_A1[34]_i_3_n_0\
    );
\in4x_A1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_A1[51]_i_3_n_0\,
      I3 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => s00_axi_aresetn,
      O => \in4x_A1[35]_i_1_n_0\
    );
\in4x_A1[35]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_A1(35)
    );
\in4x_A1[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => \in4x_A1[36]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[36]_i_1_n_0\
    );
\in4x_A1[36]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(36)
    );
\in4x_A1[36]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      O => \in4x_A1[36]_i_3_n_0\
    );
\in4x_A1[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => \in4x_A1[37]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[37]_i_1_n_0\
    );
\in4x_A1[37]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_A_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(37)
    );
\in4x_A1[37]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      O => \in4x_A1[37]_i_3_n_0\
    );
\in4x_A1[38]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[38]_i_3_n_0\,
      O => \in4x_A1[38]_i_1_n_0\
    );
\in4x_A1[38]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_A_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(38)
    );
\in4x_A1[38]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_A1[38]_i_3_n_0\
    );
\in4x_A1[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => \in4x_A1[39]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[39]_i_1_n_0\
    );
\in4x_A1[39]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(39)
    );
\in4x_A1[39]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      O => \in4x_A1[39]_i_3_n_0\
    );
\in4x_A1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_A1[51]_i_3_n_0\,
      I3 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => s00_axi_aresetn,
      O => \in4x_A1[3]_i_1_n_0\
    );
\in4x_A1[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      O => in4x_A1(3)
    );
\in4x_A1[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      O => \in4x_A1[3]_i_3_n_0\
    );
\in4x_A1[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => \in4x_A1[40]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[40]_i_1_n_0\
    );
\in4x_A1[40]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(40)
    );
\in4x_A1[40]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      O => \in4x_A1[40]_i_3_n_0\
    );
\in4x_A1[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => \in4x_A1[41]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[41]_i_1_n_0\
    );
\in4x_A1[41]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_A_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(41)
    );
\in4x_A1[41]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      O => \in4x_A1[41]_i_3_n_0\
    );
\in4x_A1[42]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[42]_i_3_n_0\,
      O => \in4x_A1[42]_i_1_n_0\
    );
\in4x_A1[42]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_A_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(42)
    );
\in4x_A1[42]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      O => \in4x_A1[42]_i_3_n_0\
    );
\in4x_A1[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I4 => s00_axi_aresetn,
      O => \in4x_A1[43]_i_1_n_0\
    );
\in4x_A1[43]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(43)
    );
\in4x_A1[43]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \in4x_A1[43]_i_3_n_0\
    );
\in4x_A1[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I4 => s00_axi_aresetn,
      O => \in4x_A1[44]_i_1_n_0\
    );
\in4x_A1[44]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(44)
    );
\in4x_A1[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      I1 => \in4x_A1[45]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[45]_i_1_n_0\
    );
\in4x_A1[45]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_A_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(45)
    );
\in4x_A1[45]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      O => \in4x_A1[45]_i_3_n_0\
    );
\in4x_A1[46]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[46]_i_3_n_0\,
      O => \in4x_A1[46]_i_1_n_0\
    );
\in4x_A1[46]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_A_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(46)
    );
\in4x_A1[46]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => \in4x_A1[46]_i_3_n_0\
    );
\in4x_A1[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[47]_i_3_n_0\,
      O => \in4x_A1[47]_i_1_n_0\
    );
\in4x_A1[47]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(47)
    );
\in4x_A1[47]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I2 => \in4x_A1[55]_i_4_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => \in4x_A1[47]_i_3_n_0\
    );
\in4x_A1[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => \in4x_A1[48]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[48]_i_1_n_0\
    );
\in4x_A1[48]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_A1(48)
    );
\in4x_A1[48]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      O => \in4x_A1[48]_i_3_n_0\
    );
\in4x_A1[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => \in4x_A1[49]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[49]_i_1_n_0\
    );
\in4x_A1[49]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_A_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_A1(49)
    );
\in4x_A1[49]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      O => \in4x_A1[49]_i_3_n_0\
    );
\in4x_A1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \in4x_A1[36]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[4]_i_1_n_0\
    );
\in4x_A1[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      O => in4x_A1(4)
    );
\in4x_A1[50]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[50]_i_3_n_0\,
      O => \in4x_A1[50]_i_1_n_0\
    );
\in4x_A1[50]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_A_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_A1(50)
    );
\in4x_A1[50]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => \in4x_A1[50]_i_3_n_0\
    );
\in4x_A1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_A1[51]_i_3_n_0\,
      I3 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => s00_axi_aresetn,
      O => \in4x_A1[51]_i_1_n_0\
    );
\in4x_A1[51]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_A1(51)
    );
\in4x_A1[51]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => \in4x_A1[51]_i_3_n_0\
    );
\in4x_A1[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => \in4x_A1[52]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[52]_i_1_n_0\
    );
\in4x_A1[52]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(52)
    );
\in4x_A1[52]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      O => \in4x_A1[52]_i_3_n_0\
    );
\in4x_A1[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      I1 => \in4x_A1[53]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[53]_i_1_n_0\
    );
\in4x_A1[53]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_A_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(53)
    );
\in4x_A1[53]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      O => \in4x_A1[53]_i_3_n_0\
    );
\in4x_A1[54]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[54]_i_3_n_0\,
      O => \in4x_A1[54]_i_1_n_0\
    );
\in4x_A1[54]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_A_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(54)
    );
\in4x_A1[54]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => \in4x_A1[54]_i_3_n_0\
    );
\in4x_A1[55]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[55]_i_3_n_0\,
      O => \in4x_A1[55]_i_1_n_0\
    );
\in4x_A1[55]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(55)
    );
\in4x_A1[55]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => \in4x_A1[55]_i_4_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => \in4x_A1[55]_i_3_n_0\
    );
\in4x_A1[55]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      O => \in4x_A1[55]_i_4_n_0\
    );
\in4x_A1[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I1 => \in4x_A1[56]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[56]_i_1_n_0\
    );
\in4x_A1[56]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(56)
    );
\in4x_A1[56]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      O => \in4x_A1[56]_i_3_n_0\
    );
\in4x_A1[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I1 => \in4x_A1[57]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[57]_i_1_n_0\
    );
\in4x_A1[57]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_A_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(57)
    );
\in4x_A1[57]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      O => \in4x_A1[57]_i_3_n_0\
    );
\in4x_A1[58]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[58]_i_3_n_0\,
      O => \in4x_A1[58]_i_1_n_0\
    );
\in4x_A1[58]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_A_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(58)
    );
\in4x_A1[58]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => \in4x_A1[58]_i_3_n_0\
    );
\in4x_A1[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_5_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I4 => s00_axi_aresetn,
      O => \in4x_A1[59]_i_1_n_0\
    );
\in4x_A1[59]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(59)
    );
\in4x_A1[59]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => \in4x_A1[59]_i_3_n_0\
    );
\in4x_A1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \in4x_A1[37]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[5]_i_1_n_0\
    );
\in4x_A1[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_A_SW,
      O => in4x_A1(5)
    );
\in4x_A1[60]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[60]_i_3_n_0\,
      O => \in4x_A1[60]_i_1_n_0\
    );
\in4x_A1[60]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(60)
    );
\in4x_A1[60]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_A1[60]_i_3_n_0\
    );
\in4x_A1[61]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[61]_i_3_n_0\,
      O => \in4x_A1[61]_i_1_n_0\
    );
\in4x_A1[61]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO1_A_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(61)
    );
\in4x_A1[61]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => \in4x_A1[61]_i_3_n_0\
    );
\in4x_A1[62]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[62]_i_3_n_0\,
      O => \in4x_A1[62]_i_1_n_0\
    );
\in4x_A1[62]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_A_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(62)
    );
\in4x_A1[62]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_A1[62]_i_3_n_0\
    );
\in4x_A1[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[63]_i_3_n_0\,
      O => \in4x_A1[63]_i_1_n_0\
    );
\in4x_A1[63]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(63)
    );
\in4x_A1[63]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_A1[63]_i_3_n_0\
    );
\in4x_A1[64]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[64]_i_3_n_0\,
      O => \in4x_A1[64]_i_1_n_0\
    );
\in4x_A1[64]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_A1(64)
    );
\in4x_A1[64]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => \in4x_A1[64]_i_3_n_0\
    );
\in4x_A1[65]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[65]_i_3_n_0\,
      O => \in4x_A1[65]_i_1_n_0\
    );
\in4x_A1[65]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO1_A_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_A1(65)
    );
\in4x_A1[65]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => \in4x_A1[65]_i_3_n_0\
    );
\in4x_A1[66]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[66]_i_3_n_0\,
      O => \in4x_A1[66]_i_1_n_0\
    );
\in4x_A1[66]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_A_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_A1(66)
    );
\in4x_A1[66]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => \in4x_A1[66]_i_3_n_0\
    );
\in4x_A1[67]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[67]_i_3_n_0\,
      O => \in4x_A1[67]_i_1_n_0\
    );
\in4x_A1[67]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_A1(67)
    );
\in4x_A1[67]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_A1[67]_i_3_n_0\
    );
\in4x_A1[68]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[68]_i_3_n_0\,
      O => \in4x_A1[68]_i_1_n_0\
    );
\in4x_A1[68]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(68)
    );
\in4x_A1[68]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_A1[68]_i_3_n_0\
    );
\in4x_A1[69]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[69]_i_3_n_0\,
      O => \in4x_A1[69]_i_1_n_0\
    );
\in4x_A1[69]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO1_A_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(69)
    );
\in4x_A1[69]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => \in4x_A1[69]_i_3_n_0\
    );
\in4x_A1[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[6]_i_3_n_0\,
      O => \in4x_A1[6]_i_1_n_0\
    );
\in4x_A1[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO1_A_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      O => in4x_A1(6)
    );
\in4x_A1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      O => \in4x_A1[6]_i_3_n_0\
    );
\in4x_A1[70]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[70]_i_3_n_0\,
      O => \in4x_A1[70]_i_1_n_0\
    );
\in4x_A1[70]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_A_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(70)
    );
\in4x_A1[70]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => \in4x_A1[70]_i_3_n_0\
    );
\in4x_A1[71]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[71]_i_3_n_0\,
      O => \in4x_A1[71]_i_1_n_0\
    );
\in4x_A1[71]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_A1(71)
    );
\in4x_A1[71]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => \in4x_A1[71]_i_3_n_0\
    );
\in4x_A1[72]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[72]_i_3_n_0\,
      O => \in4x_A1[72]_i_1_n_0\
    );
\in4x_A1[72]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => MISO1_A_SW,
      O => in4x_A1(72)
    );
\in4x_A1[72]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => \in4x_A1[72]_i_3_n_0\
    );
\in4x_A1[73]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \in4x_A1[73]_i_3_n_0\,
      O => \in4x_A1[73]_i_1_n_0\
    );
\in4x_A1[73]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I3 => MISO1_A_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      O => in4x_A1(73)
    );
\in4x_A1[73]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => \in4x_A1[73]_i_3_n_0\
    );
\in4x_A1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \in4x_A1[39]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[7]_i_1_n_0\
    );
\in4x_A1[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      O => in4x_A1(7)
    );
\in4x_A1[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      O => \in4x_A1[7]_i_3_n_0\
    );
\in4x_A1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \in4x_A1[40]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[8]_i_1_n_0\
    );
\in4x_A1[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => MISO1_A_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      O => in4x_A1(8)
    );
\in4x_A1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      I1 => \in4x_A1[41]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I3 => s00_axi_aresetn,
      O => \in4x_A1[9]_i_1_n_0\
    );
\in4x_A1[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO1_A_SW,
      O => in4x_A1(9)
    );
\in4x_A1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[0]_i_1_n_0\,
      D => in4x_A1(0),
      Q => \in4x_A1_reg_n_0_[0]\,
      R => '0'
    );
\in4x_A1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_A1(10),
      Q => \in4x_A1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_A1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_A1(11),
      Q => \in4x_A1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_A1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_A1(12),
      Q => \in4x_A1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_A1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_A1(13),
      Q => \in4x_A1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_A1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_A1(14),
      Q => \in4x_A1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_A1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_A1(15),
      Q => \in4x_A1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_A1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_A1(16),
      Q => \in4x_A1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_A1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_A1(17),
      Q => \in4x_A1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_A1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_A1(18),
      Q => \in4x_A1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_A1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_A1(19),
      Q => \in4x_A1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_A1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[1]_i_1_n_0\,
      D => in4x_A1(1),
      Q => \in4x_A1_reg_n_0_[1]\,
      R => '0'
    );
\in4x_A1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_A1(20),
      Q => \in4x_A1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_A1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_A1(21),
      Q => \in4x_A1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_A1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_A1(22),
      Q => \in4x_A1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_A1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_A1(23),
      Q => \in4x_A1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_A1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_A1(24),
      Q => \in4x_A1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_A1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_A1(25),
      Q => \in4x_A1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_A1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_A1(26),
      Q => \in4x_A1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_A1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_A1(27),
      Q => \in4x_A1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_A1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_A1(28),
      Q => \in4x_A1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_A1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_A1(29),
      Q => \in4x_A1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_A1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_A1(2),
      Q => \in4x_A1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_A1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_A1(30),
      Q => \in4x_A1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_A1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_A1(31),
      Q => \in4x_A1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_A1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_A1(32),
      Q => \in4x_A1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_A1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_A1(33),
      Q => \in4x_A1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_A1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_A1(34),
      Q => \in4x_A1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_A1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_A1(35),
      Q => \in4x_A1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_A1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_A1(36),
      Q => \in4x_A1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_A1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_A1(37),
      Q => \in4x_A1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_A1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_A1(38),
      Q => \in4x_A1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_A1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_A1(39),
      Q => \in4x_A1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_A1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_A1(3),
      Q => \in4x_A1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_A1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_A1(40),
      Q => \in4x_A1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_A1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_A1(41),
      Q => \in4x_A1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_A1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_A1(42),
      Q => \in4x_A1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_A1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_A1(43),
      Q => \in4x_A1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_A1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_A1(44),
      Q => \in4x_A1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_A1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_A1(45),
      Q => \in4x_A1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_A1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_A1(46),
      Q => \in4x_A1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_A1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_A1(47),
      Q => \in4x_A1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_A1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_A1(48),
      Q => \in4x_A1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_A1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_A1(49),
      Q => \in4x_A1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_A1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_A1(4),
      Q => \in4x_A1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_A1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_A1(50),
      Q => \in4x_A1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_A1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_A1(51),
      Q => \in4x_A1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_A1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_A1(52),
      Q => \in4x_A1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_A1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_A1(53),
      Q => \in4x_A1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_A1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_A1(54),
      Q => \in4x_A1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_A1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_A1(55),
      Q => \in4x_A1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_A1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_A1(56),
      Q => \in4x_A1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_A1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_A1(57),
      Q => \in4x_A1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_A1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_A1(58),
      Q => \in4x_A1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_A1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_A1(59),
      Q => \in4x_A1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_A1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_A1(5),
      Q => \in4x_A1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_A1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_A1(60),
      Q => \in4x_A1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_A1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_A1(61),
      Q => \in4x_A1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_A1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_A1(62),
      Q => \in4x_A1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_A1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_A1(63),
      Q => \in4x_A1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_A1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_A1(64),
      Q => \in4x_A1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_A1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_A1(65),
      Q => \in4x_A1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_A1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_A1(66),
      Q => \in4x_A1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_A1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_A1(67),
      Q => \in4x_A1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_A1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_A1(68),
      Q => \in4x_A1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_A1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_A1(69),
      Q => \in4x_A1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_A1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_A1(6),
      Q => \in4x_A1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_A1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_A1(70),
      Q => \in4x_A1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_A1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_A1(71),
      Q => \in4x_A1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_A1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_A1(72),
      Q => \in4x_A1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_A1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_A1(73),
      Q => \in4x_A1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_A1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_A1(7),
      Q => \in4x_A1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_A1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_A1(8),
      Q => \in4x_A1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_A1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_A1(9),
      Q => \in4x_A1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_A2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_A2(0)
    );
\in4x_A2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => main_state(0),
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_A2(10)
    );
\in4x_A2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_A2(11)
    );
\in4x_A2[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => \in4x_A2[11]_i_2_n_0\
    );
\in4x_A2[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_A2(12)
    );
\in4x_A2[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_A2(13)
    );
\in4x_A2[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => main_state(0),
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_A2(14)
    );
\in4x_A2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_A2(15)
    );
\in4x_A2[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      O => \in4x_A2[15]_i_2_n_0\
    );
\in4x_A2[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_A2(16)
    );
\in4x_A2[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_A2(17)
    );
\in4x_A2[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => main_state(0),
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_A2(18)
    );
\in4x_A2[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_A2(19)
    );
\in4x_A2[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => \in4x_A2[19]_i_2_n_0\
    );
\in4x_A2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_A2(1)
    );
\in4x_A2[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_A2(20)
    );
\in4x_A2[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_A2(21)
    );
\in4x_A2[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => main_state(0),
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_A2(22)
    );
\in4x_A2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_A2(23)
    );
\in4x_A2[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00040000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      O => \in4x_A2[23]_i_2_n_0\
    );
\in4x_A2[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_A2(24)
    );
\in4x_A2[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_A2(25)
    );
\in4x_A2[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => main_state(0),
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_A2(26)
    );
\in4x_A2[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_A2(27)
    );
\in4x_A2[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => \in4x_A2[27]_i_2_n_0\
    );
\in4x_A2[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_A2(28)
    );
\in4x_A2[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_A2(29)
    );
\in4x_A2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => main_state(0),
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_A2(2)
    );
\in4x_A2[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => main_state(0),
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_A2(30)
    );
\in4x_A2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_A2(31)
    );
\in4x_A2[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => \in4x_A2[31]_i_2_n_0\
    );
\in4x_A2[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_A2(32)
    );
\in4x_A2[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_A2(33)
    );
\in4x_A2[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => main_state(0),
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_A2(34)
    );
\in4x_A2[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_A2(35)
    );
\in4x_A2[35]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => main_state(3),
      I1 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      O => \in4x_A2[35]_i_2_n_0\
    );
\in4x_A2[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_A2(36)
    );
\in4x_A2[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_A2(37)
    );
\in4x_A2[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => main_state(0),
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_A2(38)
    );
\in4x_A2[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_A2(39)
    );
\in4x_A2[39]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => \in4x_A2[39]_i_2_n_0\
    );
\in4x_A2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_A2(3)
    );
\in4x_A2[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      O => \in4x_A2[3]_i_2_n_0\
    );
\in4x_A2[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_A2(40)
    );
\in4x_A2[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_A2(41)
    );
\in4x_A2[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => main_state(0),
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_A2(42)
    );
\in4x_A2[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_A2(43)
    );
\in4x_A2[43]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => \in4x_A2[43]_i_2_n_0\
    );
\in4x_A2[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_A2(44)
    );
\in4x_A2[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_A2(45)
    );
\in4x_A2[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => main_state(0),
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_A2(46)
    );
\in4x_A2[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_A2(47)
    );
\in4x_A2[47]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => \in4x_A2[47]_i_2_n_0\
    );
\in4x_A2[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_A2(48)
    );
\in4x_A2[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_A2(49)
    );
\in4x_A2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_A2(4)
    );
\in4x_A2[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => main_state(0),
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_A2(50)
    );
\in4x_A2[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_A2(51)
    );
\in4x_A2[51]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => \in4x_A2[51]_i_2_n_0\
    );
\in4x_A2[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_A2(52)
    );
\in4x_A2[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_A2(53)
    );
\in4x_A2[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => main_state(0),
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_A2(54)
    );
\in4x_A2[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_A2(55)
    );
\in4x_A2[55]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => \in4x_A2[55]_i_2_n_0\
    );
\in4x_A2[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_A2(56)
    );
\in4x_A2[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_A2(57)
    );
\in4x_A2[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => main_state(0),
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_A2(58)
    );
\in4x_A2[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_A2(59)
    );
\in4x_A2[59]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      O => \in4x_A2[59]_i_2_n_0\
    );
\in4x_A2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_A2(5)
    );
\in4x_A2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_A2(60)
    );
\in4x_A2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_A2(61)
    );
\in4x_A2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I2 => main_state(0),
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_A2(62)
    );
\in4x_A2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_A2(63)
    );
\in4x_A2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_A2(64)
    );
\in4x_A2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_A2(65)
    );
\in4x_A2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I2 => main_state(0),
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_A2(66)
    );
\in4x_A2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => in4x_A2(67)
    );
\in4x_A2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_A2(68)
    );
\in4x_A2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_A2(69)
    );
\in4x_A2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => main_state(0),
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_A2(6)
    );
\in4x_A2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I2 => main_state(0),
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_A2(70)
    );
\in4x_A2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_A2(71)
    );
\in4x_A2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => main_state(0),
      I1 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => MISO2_A_SW,
      O => in4x_A2(72)
    );
\in4x_A2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => main_state(0),
      I1 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => MISO2_A_SW,
      O => in4x_A2(73)
    );
\in4x_A2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_A2(7)
    );
\in4x_A2[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I3 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      O => \in4x_A2[7]_i_2_n_0\
    );
\in4x_A2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_A2(8)
    );
\in4x_A2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_A_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_A2(9)
    );
\in4x_A2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[0]_i_1_n_0\,
      D => in4x_A2(0),
      Q => \in4x_A2_reg_n_0_[0]\,
      R => '0'
    );
\in4x_A2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_A2(10),
      Q => \in4x_A2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_A2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_A2(11),
      Q => \in4x_A2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_A2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_A2(12),
      Q => \in4x_A2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_A2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_A2(13),
      Q => \in4x_A2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_A2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_A2(14),
      Q => \in4x_A2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_A2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_A2(15),
      Q => \in4x_A2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_A2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_A2(16),
      Q => \in4x_A2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_A2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_A2(17),
      Q => \in4x_A2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_A2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_A2(18),
      Q => \in4x_A2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_A2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_A2(19),
      Q => \in4x_A2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_A2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[1]_i_1_n_0\,
      D => in4x_A2(1),
      Q => \in4x_A2_reg_n_0_[1]\,
      R => '0'
    );
\in4x_A2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_A2(20),
      Q => \in4x_A2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_A2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_A2(21),
      Q => \in4x_A2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_A2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_A2(22),
      Q => \in4x_A2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_A2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_A2(23),
      Q => \in4x_A2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_A2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_A2(24),
      Q => \in4x_A2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_A2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_A2(25),
      Q => \in4x_A2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_A2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_A2(26),
      Q => \in4x_A2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_A2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_A2(27),
      Q => \in4x_A2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_A2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_A2(28),
      Q => \in4x_A2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_A2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_A2(29),
      Q => \in4x_A2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_A2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_A2(2),
      Q => \in4x_A2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_A2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_A2(30),
      Q => \in4x_A2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_A2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_A2(31),
      Q => \in4x_A2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_A2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_A2(32),
      Q => \in4x_A2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_A2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_A2(33),
      Q => \in4x_A2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_A2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_A2(34),
      Q => \in4x_A2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_A2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_A2(35),
      Q => \in4x_A2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_A2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_A2(36),
      Q => \in4x_A2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_A2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_A2(37),
      Q => \in4x_A2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_A2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_A2(38),
      Q => \in4x_A2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_A2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_A2(39),
      Q => \in4x_A2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_A2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_A2(3),
      Q => \in4x_A2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_A2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_A2(40),
      Q => \in4x_A2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_A2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_A2(41),
      Q => \in4x_A2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_A2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_A2(42),
      Q => \in4x_A2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_A2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_A2(43),
      Q => \in4x_A2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_A2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_A2(44),
      Q => \in4x_A2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_A2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_A2(45),
      Q => \in4x_A2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_A2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_A2(46),
      Q => \in4x_A2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_A2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_A2(47),
      Q => \in4x_A2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_A2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_A2(48),
      Q => \in4x_A2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_A2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_A2(49),
      Q => \in4x_A2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_A2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_A2(4),
      Q => \in4x_A2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_A2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_A2(50),
      Q => \in4x_A2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_A2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_A2(51),
      Q => \in4x_A2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_A2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_A2(52),
      Q => \in4x_A2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_A2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_A2(53),
      Q => \in4x_A2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_A2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_A2(54),
      Q => \in4x_A2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_A2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_A2(55),
      Q => \in4x_A2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_A2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_A2(56),
      Q => \in4x_A2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_A2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_A2(57),
      Q => \in4x_A2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_A2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_A2(58),
      Q => \in4x_A2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_A2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_A2(59),
      Q => \in4x_A2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_A2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_A2(5),
      Q => \in4x_A2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_A2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_A2(60),
      Q => \in4x_A2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_A2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_A2(61),
      Q => \in4x_A2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_A2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_A2(62),
      Q => \in4x_A2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_A2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_A2(63),
      Q => \in4x_A2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_A2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_A2(64),
      Q => \in4x_A2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_A2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_A2(65),
      Q => \in4x_A2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_A2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_A2(66),
      Q => \in4x_A2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_A2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_A2(67),
      Q => \in4x_A2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_A2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_A2(68),
      Q => \in4x_A2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_A2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_A2(69),
      Q => \in4x_A2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_A2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_A2(6),
      Q => \in4x_A2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_A2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_A2(70),
      Q => \in4x_A2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_A2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_A2(71),
      Q => \in4x_A2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_A2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_A2(72),
      Q => \in4x_A2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_A2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_A2(73),
      Q => \in4x_A2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_A2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_A2(7),
      Q => \in4x_A2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_A2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_A2(8),
      Q => \in4x_A2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_A2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_A2(9),
      Q => \in4x_A2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_B1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_B1(0)
    );
\in4x_B1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => main_state(0),
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_B1(10)
    );
\in4x_B1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_B1(11)
    );
\in4x_B1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_B1(12)
    );
\in4x_B1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_B1(13)
    );
\in4x_B1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => main_state(0),
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_B1(14)
    );
\in4x_B1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_B1(15)
    );
\in4x_B1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_B1(16)
    );
\in4x_B1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_B1(17)
    );
\in4x_B1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => main_state(0),
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_B1(18)
    );
\in4x_B1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_B1(19)
    );
\in4x_B1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_B1(1)
    );
\in4x_B1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_B1(20)
    );
\in4x_B1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_B1(21)
    );
\in4x_B1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => main_state(0),
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_B1(22)
    );
\in4x_B1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_B1(23)
    );
\in4x_B1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_B1(24)
    );
\in4x_B1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_B1(25)
    );
\in4x_B1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => main_state(0),
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_B1(26)
    );
\in4x_B1[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_B1(27)
    );
\in4x_B1[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_B1(28)
    );
\in4x_B1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_B1(29)
    );
\in4x_B1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => main_state(0),
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_B1(2)
    );
\in4x_B1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => main_state(0),
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_B1(30)
    );
\in4x_B1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_B1(31)
    );
\in4x_B1[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_B1(32)
    );
\in4x_B1[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_B1(33)
    );
\in4x_B1[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => main_state(0),
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_B1(34)
    );
\in4x_B1[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_B1(35)
    );
\in4x_B1[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_B1(36)
    );
\in4x_B1[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_B1(37)
    );
\in4x_B1[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => main_state(0),
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_B1(38)
    );
\in4x_B1[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_B1(39)
    );
\in4x_B1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_B1(3)
    );
\in4x_B1[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_B1(40)
    );
\in4x_B1[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_B1(41)
    );
\in4x_B1[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => main_state(0),
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_B1(42)
    );
\in4x_B1[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_B1(43)
    );
\in4x_B1[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_B1(44)
    );
\in4x_B1[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_B1(45)
    );
\in4x_B1[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => main_state(0),
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_B1(46)
    );
\in4x_B1[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_B1(47)
    );
\in4x_B1[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_B1(48)
    );
\in4x_B1[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_B1(49)
    );
\in4x_B1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_B1(4)
    );
\in4x_B1[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => main_state(0),
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_B1(50)
    );
\in4x_B1[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_B1(51)
    );
\in4x_B1[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_B1(52)
    );
\in4x_B1[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_B1(53)
    );
\in4x_B1[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => main_state(0),
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_B1(54)
    );
\in4x_B1[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_B1(55)
    );
\in4x_B1[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_B1(56)
    );
\in4x_B1[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_B1(57)
    );
\in4x_B1[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => main_state(0),
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_B1(58)
    );
\in4x_B1[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_B1(59)
    );
\in4x_B1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_B1(5)
    );
\in4x_B1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_B1(60)
    );
\in4x_B1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_B1(61)
    );
\in4x_B1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I2 => main_state(0),
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_B1(62)
    );
\in4x_B1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_B1(63)
    );
\in4x_B1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_B1(64)
    );
\in4x_B1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_B1(65)
    );
\in4x_B1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I2 => main_state(0),
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_B1(66)
    );
\in4x_B1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => in4x_B1(67)
    );
\in4x_B1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_B1(68)
    );
\in4x_B1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_B1(69)
    );
\in4x_B1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => main_state(0),
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_B1(6)
    );
\in4x_B1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I2 => main_state(0),
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_B1(70)
    );
\in4x_B1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_B1(71)
    );
\in4x_B1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => main_state(0),
      I1 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => MISO1_B_SW,
      O => in4x_B1(72)
    );
\in4x_B1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => main_state(0),
      I1 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => MISO1_B_SW,
      O => in4x_B1(73)
    );
\in4x_B1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_B1(7)
    );
\in4x_B1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_B1(8)
    );
\in4x_B1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_B_SW,
      I1 => main_state(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_B1(9)
    );
\in4x_B1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[0]_i_1_n_0\,
      D => in4x_B1(0),
      Q => \in4x_B1_reg_n_0_[0]\,
      R => '0'
    );
\in4x_B1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_B1(10),
      Q => \in4x_B1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_B1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_B1(11),
      Q => \in4x_B1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_B1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_B1(12),
      Q => \in4x_B1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_B1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_B1(13),
      Q => \in4x_B1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_B1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_B1(14),
      Q => \in4x_B1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_B1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_B1(15),
      Q => \in4x_B1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_B1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_B1(16),
      Q => \in4x_B1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_B1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_B1(17),
      Q => \in4x_B1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_B1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_B1(18),
      Q => \in4x_B1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_B1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_B1(19),
      Q => \in4x_B1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_B1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[1]_i_1_n_0\,
      D => in4x_B1(1),
      Q => \in4x_B1_reg_n_0_[1]\,
      R => '0'
    );
\in4x_B1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_B1(20),
      Q => \in4x_B1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_B1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_B1(21),
      Q => \in4x_B1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_B1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_B1(22),
      Q => \in4x_B1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_B1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_B1(23),
      Q => \in4x_B1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_B1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_B1(24),
      Q => \in4x_B1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_B1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_B1(25),
      Q => \in4x_B1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_B1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_B1(26),
      Q => \in4x_B1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_B1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_B1(27),
      Q => \in4x_B1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_B1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_B1(28),
      Q => \in4x_B1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_B1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_B1(29),
      Q => \in4x_B1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_B1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_B1(2),
      Q => \in4x_B1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_B1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_B1(30),
      Q => \in4x_B1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_B1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_B1(31),
      Q => \in4x_B1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_B1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_B1(32),
      Q => \in4x_B1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_B1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_B1(33),
      Q => \in4x_B1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_B1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_B1(34),
      Q => \in4x_B1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_B1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_B1(35),
      Q => \in4x_B1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_B1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_B1(36),
      Q => \in4x_B1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_B1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_B1(37),
      Q => \in4x_B1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_B1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_B1(38),
      Q => \in4x_B1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_B1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_B1(39),
      Q => \in4x_B1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_B1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_B1(3),
      Q => \in4x_B1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_B1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_B1(40),
      Q => \in4x_B1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_B1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_B1(41),
      Q => \in4x_B1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_B1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_B1(42),
      Q => \in4x_B1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_B1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_B1(43),
      Q => \in4x_B1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_B1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_B1(44),
      Q => \in4x_B1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_B1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_B1(45),
      Q => \in4x_B1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_B1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_B1(46),
      Q => \in4x_B1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_B1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_B1(47),
      Q => \in4x_B1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_B1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_B1(48),
      Q => \in4x_B1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_B1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_B1(49),
      Q => \in4x_B1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_B1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_B1(4),
      Q => \in4x_B1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_B1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_B1(50),
      Q => \in4x_B1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_B1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_B1(51),
      Q => \in4x_B1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_B1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_B1(52),
      Q => \in4x_B1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_B1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_B1(53),
      Q => \in4x_B1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_B1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_B1(54),
      Q => \in4x_B1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_B1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_B1(55),
      Q => \in4x_B1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_B1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_B1(56),
      Q => \in4x_B1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_B1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_B1(57),
      Q => \in4x_B1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_B1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_B1(58),
      Q => \in4x_B1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_B1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_B1(59),
      Q => \in4x_B1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_B1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_B1(5),
      Q => \in4x_B1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_B1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_B1(60),
      Q => \in4x_B1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_B1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_B1(61),
      Q => \in4x_B1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_B1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_B1(62),
      Q => \in4x_B1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_B1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_B1(63),
      Q => \in4x_B1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_B1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_B1(64),
      Q => \in4x_B1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_B1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_B1(65),
      Q => \in4x_B1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_B1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_B1(66),
      Q => \in4x_B1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_B1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_B1(67),
      Q => \in4x_B1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_B1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_B1(68),
      Q => \in4x_B1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_B1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_B1(69),
      Q => \in4x_B1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_B1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_B1(6),
      Q => \in4x_B1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_B1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_B1(70),
      Q => \in4x_B1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_B1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_B1(71),
      Q => \in4x_B1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_B1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_B1(72),
      Q => \in4x_B1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_B1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_B1(73),
      Q => \in4x_B1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_B1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_B1(7),
      Q => \in4x_B1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_B1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_B1(8),
      Q => \in4x_B1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_B1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_B1(9),
      Q => \in4x_B1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_B2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_B2(0)
    );
\in4x_B2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_B2(10)
    );
\in4x_B2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_B2(11)
    );
\in4x_B2[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_B2(12)
    );
\in4x_B2[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_B2(13)
    );
\in4x_B2[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_B2(14)
    );
\in4x_B2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_B2(15)
    );
\in4x_B2[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_B2(16)
    );
\in4x_B2[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_B2(17)
    );
\in4x_B2[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_B2(18)
    );
\in4x_B2[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_B2(19)
    );
\in4x_B2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_B2(1)
    );
\in4x_B2[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_B2(20)
    );
\in4x_B2[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_B2(21)
    );
\in4x_B2[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_B2(22)
    );
\in4x_B2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_B2(23)
    );
\in4x_B2[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_B2(24)
    );
\in4x_B2[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_B2(25)
    );
\in4x_B2[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_B2(26)
    );
\in4x_B2[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_B2(27)
    );
\in4x_B2[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_B2(28)
    );
\in4x_B2[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_B2(29)
    );
\in4x_B2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_B2(2)
    );
\in4x_B2[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_B2(30)
    );
\in4x_B2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_B2(31)
    );
\in4x_B2[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_B2(32)
    );
\in4x_B2[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_B2(33)
    );
\in4x_B2[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_B2(34)
    );
\in4x_B2[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_B2(35)
    );
\in4x_B2[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_B2(36)
    );
\in4x_B2[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_B2(37)
    );
\in4x_B2[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_B2(38)
    );
\in4x_B2[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_B2(39)
    );
\in4x_B2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_B2(3)
    );
\in4x_B2[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_B2(40)
    );
\in4x_B2[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_B2(41)
    );
\in4x_B2[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_B2(42)
    );
\in4x_B2[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_B2(43)
    );
\in4x_B2[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_B2(44)
    );
\in4x_B2[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_B2(45)
    );
\in4x_B2[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_B2(46)
    );
\in4x_B2[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_B2(47)
    );
\in4x_B2[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_B2(48)
    );
\in4x_B2[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_B2(49)
    );
\in4x_B2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_B2(4)
    );
\in4x_B2[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_B2(50)
    );
\in4x_B2[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_B2(51)
    );
\in4x_B2[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_B2(52)
    );
\in4x_B2[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_B2(53)
    );
\in4x_B2[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_B2(54)
    );
\in4x_B2[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_B2(55)
    );
\in4x_B2[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_B2(56)
    );
\in4x_B2[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_B2(57)
    );
\in4x_B2[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_B2(58)
    );
\in4x_B2[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_B2(59)
    );
\in4x_B2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_B2(5)
    );
\in4x_B2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_B2(60)
    );
\in4x_B2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_B2(61)
    );
\in4x_B2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_B2(62)
    );
\in4x_B2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_B2(63)
    );
\in4x_B2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_B2(64)
    );
\in4x_B2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_B2(65)
    );
\in4x_B2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_B2(66)
    );
\in4x_B2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => in4x_B2(67)
    );
\in4x_B2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_B2(68)
    );
\in4x_B2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_B2(69)
    );
\in4x_B2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_B2(6)
    );
\in4x_B2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_B2(70)
    );
\in4x_B2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_B2(71)
    );
\in4x_B2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => MISO2_B_SW,
      O => in4x_B2(72)
    );
\in4x_B2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => MISO2_B_SW,
      O => in4x_B2(73)
    );
\in4x_B2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_B2(7)
    );
\in4x_B2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_B2(8)
    );
\in4x_B2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_B_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__19_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_B2(9)
    );
\in4x_B2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[0]_i_1_n_0\,
      D => in4x_B2(0),
      Q => \in4x_B2_reg_n_0_[0]\,
      R => '0'
    );
\in4x_B2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_B2(10),
      Q => \in4x_B2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_B2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_B2(11),
      Q => \in4x_B2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_B2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_B2(12),
      Q => \in4x_B2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_B2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_B2(13),
      Q => \in4x_B2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_B2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_B2(14),
      Q => \in4x_B2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_B2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_B2(15),
      Q => \in4x_B2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_B2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_B2(16),
      Q => \in4x_B2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_B2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_B2(17),
      Q => \in4x_B2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_B2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_B2(18),
      Q => \in4x_B2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_B2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_B2(19),
      Q => \in4x_B2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_B2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[1]_i_1_n_0\,
      D => in4x_B2(1),
      Q => \in4x_B2_reg_n_0_[1]\,
      R => '0'
    );
\in4x_B2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_B2(20),
      Q => \in4x_B2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_B2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_B2(21),
      Q => \in4x_B2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_B2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_B2(22),
      Q => \in4x_B2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_B2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_B2(23),
      Q => \in4x_B2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_B2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_B2(24),
      Q => \in4x_B2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_B2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_B2(25),
      Q => \in4x_B2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_B2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_B2(26),
      Q => \in4x_B2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_B2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_B2(27),
      Q => \in4x_B2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_B2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_B2(28),
      Q => \in4x_B2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_B2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_B2(29),
      Q => \in4x_B2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_B2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_B2(2),
      Q => \in4x_B2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_B2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_B2(30),
      Q => \in4x_B2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_B2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_B2(31),
      Q => \in4x_B2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_B2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_B2(32),
      Q => \in4x_B2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_B2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_B2(33),
      Q => \in4x_B2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_B2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_B2(34),
      Q => \in4x_B2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_B2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_B2(35),
      Q => \in4x_B2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_B2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_B2(36),
      Q => \in4x_B2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_B2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_B2(37),
      Q => \in4x_B2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_B2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_B2(38),
      Q => \in4x_B2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_B2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_B2(39),
      Q => \in4x_B2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_B2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_B2(3),
      Q => \in4x_B2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_B2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_B2(40),
      Q => \in4x_B2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_B2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_B2(41),
      Q => \in4x_B2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_B2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_B2(42),
      Q => \in4x_B2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_B2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_B2(43),
      Q => \in4x_B2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_B2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_B2(44),
      Q => \in4x_B2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_B2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_B2(45),
      Q => \in4x_B2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_B2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_B2(46),
      Q => \in4x_B2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_B2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_B2(47),
      Q => \in4x_B2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_B2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_B2(48),
      Q => \in4x_B2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_B2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_B2(49),
      Q => \in4x_B2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_B2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_B2(4),
      Q => \in4x_B2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_B2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_B2(50),
      Q => \in4x_B2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_B2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_B2(51),
      Q => \in4x_B2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_B2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_B2(52),
      Q => \in4x_B2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_B2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_B2(53),
      Q => \in4x_B2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_B2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_B2(54),
      Q => \in4x_B2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_B2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_B2(55),
      Q => \in4x_B2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_B2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_B2(56),
      Q => \in4x_B2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_B2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_B2(57),
      Q => \in4x_B2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_B2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_B2(58),
      Q => \in4x_B2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_B2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_B2(59),
      Q => \in4x_B2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_B2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_B2(5),
      Q => \in4x_B2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_B2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_B2(60),
      Q => \in4x_B2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_B2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_B2(61),
      Q => \in4x_B2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_B2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_B2(62),
      Q => \in4x_B2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_B2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_B2(63),
      Q => \in4x_B2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_B2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_B2(64),
      Q => \in4x_B2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_B2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_B2(65),
      Q => \in4x_B2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_B2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_B2(66),
      Q => \in4x_B2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_B2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_B2(67),
      Q => \in4x_B2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_B2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_B2(68),
      Q => \in4x_B2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_B2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_B2(69),
      Q => \in4x_B2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_B2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_B2(6),
      Q => \in4x_B2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_B2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_B2(70),
      Q => \in4x_B2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_B2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_B2(71),
      Q => \in4x_B2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_B2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_B2(72),
      Q => \in4x_B2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_B2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_B2(73),
      Q => \in4x_B2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_B2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_B2(7),
      Q => \in4x_B2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_B2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_B2(8),
      Q => \in4x_B2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_B2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_B2(9),
      Q => \in4x_B2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_C1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_C1(0)
    );
\in4x_C1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_C1(10)
    );
\in4x_C1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_C1(11)
    );
\in4x_C1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_C1(12)
    );
\in4x_C1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_C1(13)
    );
\in4x_C1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_C1(14)
    );
\in4x_C1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_C1(15)
    );
\in4x_C1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_C1(16)
    );
\in4x_C1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_C1(17)
    );
\in4x_C1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_C1(18)
    );
\in4x_C1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_C1(19)
    );
\in4x_C1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_C1(1)
    );
\in4x_C1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_C1(20)
    );
\in4x_C1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_C1(21)
    );
\in4x_C1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_C1(22)
    );
\in4x_C1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_C1(23)
    );
\in4x_C1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_C1(24)
    );
\in4x_C1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_C1(25)
    );
\in4x_C1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_C1(26)
    );
\in4x_C1[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_C1(27)
    );
\in4x_C1[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_C1(28)
    );
\in4x_C1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_C1(29)
    );
\in4x_C1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_C1(2)
    );
\in4x_C1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_C1(30)
    );
\in4x_C1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_C1(31)
    );
\in4x_C1[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_C1(32)
    );
\in4x_C1[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_C1(33)
    );
\in4x_C1[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_C1(34)
    );
\in4x_C1[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_C1(35)
    );
\in4x_C1[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_C1(36)
    );
\in4x_C1[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_C1(37)
    );
\in4x_C1[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_C1(38)
    );
\in4x_C1[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_C1(39)
    );
\in4x_C1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_C1(3)
    );
\in4x_C1[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_C1(40)
    );
\in4x_C1[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_C1(41)
    );
\in4x_C1[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_C1(42)
    );
\in4x_C1[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_C1(43)
    );
\in4x_C1[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_C1(44)
    );
\in4x_C1[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_C1(45)
    );
\in4x_C1[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_C1(46)
    );
\in4x_C1[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_C1(47)
    );
\in4x_C1[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_C1(48)
    );
\in4x_C1[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_C1(49)
    );
\in4x_C1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_C1(4)
    );
\in4x_C1[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_C1(50)
    );
\in4x_C1[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_C1(51)
    );
\in4x_C1[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_C1(52)
    );
\in4x_C1[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_C1(53)
    );
\in4x_C1[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_C1(54)
    );
\in4x_C1[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_C1(55)
    );
\in4x_C1[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_C1(56)
    );
\in4x_C1[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_C1(57)
    );
\in4x_C1[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_C1(58)
    );
\in4x_C1[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_C1(59)
    );
\in4x_C1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_C1(5)
    );
\in4x_C1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_C1(60)
    );
\in4x_C1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_C1(61)
    );
\in4x_C1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_C1(62)
    );
\in4x_C1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_C1(63)
    );
\in4x_C1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_C1(64)
    );
\in4x_C1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_C1(65)
    );
\in4x_C1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_C1(66)
    );
\in4x_C1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => in4x_C1(67)
    );
\in4x_C1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_C1(68)
    );
\in4x_C1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_C1(69)
    );
\in4x_C1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_C1(6)
    );
\in4x_C1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_C1(70)
    );
\in4x_C1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => main_state(1),
      I3 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      O => in4x_C1(71)
    );
\in4x_C1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => MISO1_C_SW,
      O => in4x_C1(72)
    );
\in4x_C1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => MISO1_C_SW,
      O => in4x_C1(73)
    );
\in4x_C1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_C1(7)
    );
\in4x_C1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_C1(8)
    );
\in4x_C1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO1_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep_n_0\,
      I2 => main_state(1),
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_C1(9)
    );
\in4x_C1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[0]_i_1_n_0\,
      D => in4x_C1(0),
      Q => \in4x_C1_reg_n_0_[0]\,
      R => '0'
    );
\in4x_C1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_C1(10),
      Q => \in4x_C1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_C1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_C1(11),
      Q => \in4x_C1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_C1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_C1(12),
      Q => \in4x_C1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_C1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_C1(13),
      Q => \in4x_C1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_C1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_C1(14),
      Q => \in4x_C1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_C1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_C1(15),
      Q => \in4x_C1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_C1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_C1(16),
      Q => \in4x_C1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_C1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_C1(17),
      Q => \in4x_C1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_C1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_C1(18),
      Q => \in4x_C1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_C1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_C1(19),
      Q => \in4x_C1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_C1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[1]_i_1_n_0\,
      D => in4x_C1(1),
      Q => \in4x_C1_reg_n_0_[1]\,
      R => '0'
    );
\in4x_C1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_C1(20),
      Q => \in4x_C1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_C1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_C1(21),
      Q => \in4x_C1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_C1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_C1(22),
      Q => \in4x_C1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_C1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_C1(23),
      Q => \in4x_C1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_C1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_C1(24),
      Q => \in4x_C1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_C1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_C1(25),
      Q => \in4x_C1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_C1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_C1(26),
      Q => \in4x_C1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_C1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_C1(27),
      Q => \in4x_C1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_C1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_C1(28),
      Q => \in4x_C1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_C1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_C1(29),
      Q => \in4x_C1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_C1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_C1(2),
      Q => \in4x_C1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_C1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_C1(30),
      Q => \in4x_C1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_C1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_C1(31),
      Q => \in4x_C1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_C1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_C1(32),
      Q => \in4x_C1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_C1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_C1(33),
      Q => \in4x_C1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_C1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_C1(34),
      Q => \in4x_C1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_C1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_C1(35),
      Q => \in4x_C1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_C1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_C1(36),
      Q => \in4x_C1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_C1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_C1(37),
      Q => \in4x_C1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_C1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_C1(38),
      Q => \in4x_C1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_C1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_C1(39),
      Q => \in4x_C1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_C1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_C1(3),
      Q => \in4x_C1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_C1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_C1(40),
      Q => \in4x_C1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_C1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_C1(41),
      Q => \in4x_C1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_C1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_C1(42),
      Q => \in4x_C1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_C1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_C1(43),
      Q => \in4x_C1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_C1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_C1(44),
      Q => \in4x_C1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_C1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_C1(45),
      Q => \in4x_C1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_C1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_C1(46),
      Q => \in4x_C1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_C1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_C1(47),
      Q => \in4x_C1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_C1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_C1(48),
      Q => \in4x_C1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_C1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_C1(49),
      Q => \in4x_C1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_C1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_C1(4),
      Q => \in4x_C1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_C1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_C1(50),
      Q => \in4x_C1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_C1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_C1(51),
      Q => \in4x_C1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_C1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_C1(52),
      Q => \in4x_C1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_C1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_C1(53),
      Q => \in4x_C1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_C1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_C1(54),
      Q => \in4x_C1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_C1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_C1(55),
      Q => \in4x_C1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_C1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_C1(56),
      Q => \in4x_C1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_C1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_C1(57),
      Q => \in4x_C1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_C1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_C1(58),
      Q => \in4x_C1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_C1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_C1(59),
      Q => \in4x_C1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_C1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_C1(5),
      Q => \in4x_C1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_C1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_C1(60),
      Q => \in4x_C1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_C1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_C1(61),
      Q => \in4x_C1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_C1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_C1(62),
      Q => \in4x_C1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_C1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_C1(63),
      Q => \in4x_C1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_C1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_C1(64),
      Q => \in4x_C1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_C1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_C1(65),
      Q => \in4x_C1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_C1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_C1(66),
      Q => \in4x_C1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_C1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_C1(67),
      Q => \in4x_C1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_C1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_C1(68),
      Q => \in4x_C1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_C1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_C1(69),
      Q => \in4x_C1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_C1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_C1(6),
      Q => \in4x_C1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_C1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_C1(70),
      Q => \in4x_C1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_C1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_C1(71),
      Q => \in4x_C1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_C1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_C1(72),
      Q => \in4x_C1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_C1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_C1(73),
      Q => \in4x_C1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_C1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_C1(7),
      Q => \in4x_C1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_C1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_C1(8),
      Q => \in4x_C1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_C1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_C1(9),
      Q => \in4x_C1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_C2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_C2(0)
    );
\in4x_C2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_C2(10)
    );
\in4x_C2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_C2(11)
    );
\in4x_C2[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_C2(12)
    );
\in4x_C2[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_C2(13)
    );
\in4x_C2[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_C2(14)
    );
\in4x_C2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[15]_i_2_n_0\,
      O => in4x_C2(15)
    );
\in4x_C2[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_C2(16)
    );
\in4x_C2[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_C2(17)
    );
\in4x_C2[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_C2(18)
    );
\in4x_C2[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[19]_i_2_n_0\,
      O => in4x_C2(19)
    );
\in4x_C2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_C2(1)
    );
\in4x_C2[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_C2(20)
    );
\in4x_C2[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_C2(21)
    );
\in4x_C2[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_C2(22)
    );
\in4x_C2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[23]_i_2_n_0\,
      O => in4x_C2(23)
    );
\in4x_C2[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_C2(24)
    );
\in4x_C2[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_C2(25)
    );
\in4x_C2[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_C2(26)
    );
\in4x_C2[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[27]_i_2_n_0\,
      O => in4x_C2(27)
    );
\in4x_C2[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_C2(28)
    );
\in4x_C2[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_C2(29)
    );
\in4x_C2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_C2(2)
    );
\in4x_C2[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_C2(30)
    );
\in4x_C2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[31]_i_2_n_0\,
      O => in4x_C2(31)
    );
\in4x_C2[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_C2(32)
    );
\in4x_C2[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_C2(33)
    );
\in4x_C2[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_C2(34)
    );
\in4x_C2[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[35]_i_2_n_0\,
      O => in4x_C2(35)
    );
\in4x_C2[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_C2(36)
    );
\in4x_C2[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_C2(37)
    );
\in4x_C2[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_C2(38)
    );
\in4x_C2[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[39]_i_2_n_0\,
      O => in4x_C2(39)
    );
\in4x_C2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[3]_i_2_n_0\,
      O => in4x_C2(3)
    );
\in4x_C2[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_C2(40)
    );
\in4x_C2[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_C2(41)
    );
\in4x_C2[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_C2(42)
    );
\in4x_C2[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[43]_i_2_n_0\,
      O => in4x_C2(43)
    );
\in4x_C2[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_C2(44)
    );
\in4x_C2[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_C2(45)
    );
\in4x_C2[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_C2(46)
    );
\in4x_C2[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[47]_i_2_n_0\,
      O => in4x_C2(47)
    );
\in4x_C2[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_C2(48)
    );
\in4x_C2[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_C2(49)
    );
\in4x_C2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_C2(4)
    );
\in4x_C2[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_C2(50)
    );
\in4x_C2[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[51]_i_2_n_0\,
      O => in4x_C2(51)
    );
\in4x_C2[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_C2(52)
    );
\in4x_C2[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_C2(53)
    );
\in4x_C2[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_C2(54)
    );
\in4x_C2[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[55]_i_2_n_0\,
      O => in4x_C2(55)
    );
\in4x_C2[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_C2(56)
    );
\in4x_C2[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_C2(57)
    );
\in4x_C2[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_C2(58)
    );
\in4x_C2[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[59]_i_2_n_0\,
      O => in4x_C2(59)
    );
\in4x_C2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_C2(5)
    );
\in4x_C2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_C2(60)
    );
\in4x_C2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_C2(61)
    );
\in4x_C2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_C2(62)
    );
\in4x_C2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_C2(63)
    );
\in4x_C2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_C2(64)
    );
\in4x_C2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_C2(65)
    );
\in4x_C2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008000000000000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_C2(66)
    );
\in4x_C2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => in4x_C2(67)
    );
\in4x_C2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_C2(68)
    );
\in4x_C2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_C2(69)
    );
\in4x_C2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_C2(6)
    );
\in4x_C2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_C2(70)
    );
\in4x_C2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_C2(71)
    );
\in4x_C2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => MISO2_C_SW,
      O => in4x_C2(72)
    );
\in4x_C2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I4 => MISO2_C_SW,
      O => in4x_C2(73)
    );
\in4x_C2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[7]_i_2_n_0\,
      O => in4x_C2(7)
    );
\in4x_C2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_C2(8)
    );
\in4x_C2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => MISO2_C_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__18_n_0\,
      I3 => \in4x_A2[11]_i_2_n_0\,
      O => in4x_C2(9)
    );
\in4x_C2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[0]_i_1_n_0\,
      D => in4x_C2(0),
      Q => \in4x_C2_reg_n_0_[0]\,
      R => '0'
    );
\in4x_C2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_C2(10),
      Q => \in4x_C2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_C2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_C2(11),
      Q => \in4x_C2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_C2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_C2(12),
      Q => \in4x_C2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_C2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_C2(13),
      Q => \in4x_C2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_C2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_C2(14),
      Q => \in4x_C2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_C2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_C2(15),
      Q => \in4x_C2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_C2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_C2(16),
      Q => \in4x_C2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_C2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_C2(17),
      Q => \in4x_C2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_C2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_C2(18),
      Q => \in4x_C2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_C2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_C2(19),
      Q => \in4x_C2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_C2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[1]_i_1_n_0\,
      D => in4x_C2(1),
      Q => \in4x_C2_reg_n_0_[1]\,
      R => '0'
    );
\in4x_C2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_C2(20),
      Q => \in4x_C2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_C2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_C2(21),
      Q => \in4x_C2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_C2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_C2(22),
      Q => \in4x_C2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_C2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_C2(23),
      Q => \in4x_C2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_C2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_C2(24),
      Q => \in4x_C2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_C2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_C2(25),
      Q => \in4x_C2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_C2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_C2(26),
      Q => \in4x_C2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_C2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_C2(27),
      Q => \in4x_C2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_C2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_C2(28),
      Q => \in4x_C2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_C2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_C2(29),
      Q => \in4x_C2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_C2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_C2(2),
      Q => \in4x_C2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_C2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_C2(30),
      Q => \in4x_C2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_C2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_C2(31),
      Q => \in4x_C2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_C2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_C2(32),
      Q => \in4x_C2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_C2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_C2(33),
      Q => \in4x_C2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_C2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_C2(34),
      Q => \in4x_C2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_C2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_C2(35),
      Q => \in4x_C2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_C2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_C2(36),
      Q => \in4x_C2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_C2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_C2(37),
      Q => \in4x_C2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_C2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_C2(38),
      Q => \in4x_C2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_C2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_C2(39),
      Q => \in4x_C2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_C2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_C2(3),
      Q => \in4x_C2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_C2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_C2(40),
      Q => \in4x_C2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_C2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_C2(41),
      Q => \in4x_C2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_C2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_C2(42),
      Q => \in4x_C2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_C2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_C2(43),
      Q => \in4x_C2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_C2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_C2(44),
      Q => \in4x_C2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_C2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_C2(45),
      Q => \in4x_C2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_C2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_C2(46),
      Q => \in4x_C2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_C2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_C2(47),
      Q => \in4x_C2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_C2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_C2(48),
      Q => \in4x_C2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_C2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_C2(49),
      Q => \in4x_C2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_C2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_C2(4),
      Q => \in4x_C2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_C2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_C2(50),
      Q => \in4x_C2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_C2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_C2(51),
      Q => \in4x_C2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_C2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_C2(52),
      Q => \in4x_C2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_C2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_C2(53),
      Q => \in4x_C2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_C2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_C2(54),
      Q => \in4x_C2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_C2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_C2(55),
      Q => \in4x_C2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_C2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_C2(56),
      Q => \in4x_C2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_C2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_C2(57),
      Q => \in4x_C2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_C2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_C2(58),
      Q => \in4x_C2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_C2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_C2(59),
      Q => \in4x_C2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_C2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_C2(5),
      Q => \in4x_C2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_C2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_C2(60),
      Q => \in4x_C2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_C2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_C2(61),
      Q => \in4x_C2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_C2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_C2(62),
      Q => \in4x_C2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_C2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_C2(63),
      Q => \in4x_C2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_C2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_C2(64),
      Q => \in4x_C2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_C2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_C2(65),
      Q => \in4x_C2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_C2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_C2(66),
      Q => \in4x_C2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_C2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_C2(67),
      Q => \in4x_C2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_C2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_C2(68),
      Q => \in4x_C2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_C2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_C2(69),
      Q => \in4x_C2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_C2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_C2(6),
      Q => \in4x_C2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_C2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_C2(70),
      Q => \in4x_C2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_C2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_C2(71),
      Q => \in4x_C2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_C2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_C2(72),
      Q => \in4x_C2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_C2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_C2(73),
      Q => \in4x_C2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_C2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_C2(7),
      Q => \in4x_C2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_C2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_C2(8),
      Q => \in4x_C2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_C2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_C2(9),
      Q => \in4x_C2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_D1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(0)
    );
\in4x_D1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_D1(10)
    );
\in4x_D1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(11)
    );
\in4x_D1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(12)
    );
\in4x_D1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(13)
    );
\in4x_D1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_D1(14)
    );
\in4x_D1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(15)
    );
\in4x_D1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(16)
    );
\in4x_D1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(17)
    );
\in4x_D1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_D1(18)
    );
\in4x_D1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(19)
    );
\in4x_D1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(1)
    );
\in4x_D1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I2 => \in4x_D1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(20)
    );
\in4x_D1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(21)
    );
\in4x_D1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_D1(22)
    );
\in4x_D1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_D1(23)
    );
\in4x_D1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(24)
    );
\in4x_D1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(25)
    );
\in4x_D1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_D1(26)
    );
\in4x_D1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(27)
    );
\in4x_D1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(28)
    );
\in4x_D1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(29)
    );
\in4x_D1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_D1(2)
    );
\in4x_D1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_D1(30)
    );
\in4x_D1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(31)
    );
\in4x_D1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(32)
    );
\in4x_D1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(33)
    );
\in4x_D1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_D1(34)
    );
\in4x_D1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(35)
    );
\in4x_D1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I2 => \in4x_D1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(36)
    );
\in4x_D1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(37)
    );
\in4x_D1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_D1(38)
    );
\in4x_D1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(39)
    );
\in4x_D1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(3)
    );
\in4x_D1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(40)
    );
\in4x_D1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(41)
    );
\in4x_D1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_D1(42)
    );
\in4x_D1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(43)
    );
\in4x_D1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(44)
    );
\in4x_D1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_D1(45)
    );
\in4x_D1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_D1(46)
    );
\in4x_D1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(47)
    );
\in4x_D1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(48)
    );
\in4x_D1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(49)
    );
\in4x_D1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I2 => \in4x_D1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(4)
    );
\in4x_D1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_D1(50)
    );
\in4x_D1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(51)
    );
\in4x_D1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_D1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(52)
    );
\in4x_D1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_D1(53)
    );
\in4x_D1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_D1(54)
    );
\in4x_D1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_D1(55)
    );
\in4x_D1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_D1(56)
    );
\in4x_D1[56]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I1 => MISO1_D_SW,
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      O => \in4x_D1[56]_i_2_n_0\
    );
\in4x_D1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_D1(57)
    );
\in4x_D1[57]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => MISO1_D_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      O => \in4x_D1[57]_i_2_n_0\
    );
\in4x_D1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_D1(58)
    );
\in4x_D1[58]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I1 => MISO1_D_SW,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      O => \in4x_D1[58]_i_2_n_0\
    );
\in4x_D1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_D1(59)
    );
\in4x_D1[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => MISO1_D_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      O => \in4x_D1[59]_i_2_n_0\
    );
\in4x_D1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(5)
    );
\in4x_D1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => main_state(1),
      I2 => MISO1_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => in4x_D1(60)
    );
\in4x_D1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_D_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_D1(61)
    );
\in4x_D1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => in4x_D1(62)
    );
\in4x_D1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => MISO1_D_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => in4x_D1(63)
    );
\in4x_D1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_D1(64)
    );
\in4x_D1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_D_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_D1(65)
    );
\in4x_D1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_D1(66)
    );
\in4x_D1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => MISO1_D_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => in4x_D1(67)
    );
\in4x_D1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => main_state(1),
      I2 => MISO1_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => in4x_D1(68)
    );
\in4x_D1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_D_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_D1(69)
    );
\in4x_D1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_D1(6)
    );
\in4x_D1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => in4x_D1(70)
    );
\in4x_D1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => MISO1_D_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => in4x_D1(71)
    );
\in4x_D1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_D_SW,
      I3 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_D1(72)
    );
\in4x_D1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => MISO1_D_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_D1(73)
    );
\in4x_D1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => \in4x_D1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(7)
    );
\in4x_D1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(8)
    );
\in4x_D1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_D1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_D1(9)
    );
\in4x_D1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[0]_i_1_n_0\,
      D => in4x_D1(0),
      Q => \in4x_D1_reg_n_0_[0]\,
      R => '0'
    );
\in4x_D1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_D1(10),
      Q => \in4x_D1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_D1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_D1(11),
      Q => \in4x_D1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_D1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_D1(12),
      Q => \in4x_D1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_D1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_D1(13),
      Q => \in4x_D1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_D1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_D1(14),
      Q => \in4x_D1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_D1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_D1(15),
      Q => \in4x_D1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_D1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_D1(16),
      Q => \in4x_D1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_D1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_D1(17),
      Q => \in4x_D1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_D1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_D1(18),
      Q => \in4x_D1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_D1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_D1(19),
      Q => \in4x_D1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_D1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[1]_i_1_n_0\,
      D => in4x_D1(1),
      Q => \in4x_D1_reg_n_0_[1]\,
      R => '0'
    );
\in4x_D1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_D1(20),
      Q => \in4x_D1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_D1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_D1(21),
      Q => \in4x_D1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_D1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_D1(22),
      Q => \in4x_D1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_D1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_D1(23),
      Q => \in4x_D1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_D1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_D1(24),
      Q => \in4x_D1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_D1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_D1(25),
      Q => \in4x_D1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_D1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_D1(26),
      Q => \in4x_D1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_D1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_D1(27),
      Q => \in4x_D1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_D1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_D1(28),
      Q => \in4x_D1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_D1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_D1(29),
      Q => \in4x_D1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_D1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_D1(2),
      Q => \in4x_D1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_D1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_D1(30),
      Q => \in4x_D1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_D1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_D1(31),
      Q => \in4x_D1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_D1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_D1(32),
      Q => \in4x_D1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_D1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_D1(33),
      Q => \in4x_D1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_D1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_D1(34),
      Q => \in4x_D1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_D1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_D1(35),
      Q => \in4x_D1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_D1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_D1(36),
      Q => \in4x_D1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_D1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_D1(37),
      Q => \in4x_D1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_D1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_D1(38),
      Q => \in4x_D1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_D1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_D1(39),
      Q => \in4x_D1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_D1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_D1(3),
      Q => \in4x_D1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_D1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_D1(40),
      Q => \in4x_D1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_D1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_D1(41),
      Q => \in4x_D1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_D1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_D1(42),
      Q => \in4x_D1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_D1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_D1(43),
      Q => \in4x_D1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_D1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_D1(44),
      Q => \in4x_D1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_D1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_D1(45),
      Q => \in4x_D1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_D1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_D1(46),
      Q => \in4x_D1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_D1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_D1(47),
      Q => \in4x_D1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_D1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_D1(48),
      Q => \in4x_D1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_D1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_D1(49),
      Q => \in4x_D1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_D1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_D1(4),
      Q => \in4x_D1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_D1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_D1(50),
      Q => \in4x_D1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_D1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_D1(51),
      Q => \in4x_D1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_D1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_D1(52),
      Q => \in4x_D1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_D1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_D1(53),
      Q => \in4x_D1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_D1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_D1(54),
      Q => \in4x_D1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_D1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_D1(55),
      Q => \in4x_D1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_D1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_D1(56),
      Q => \in4x_D1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_D1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_D1(57),
      Q => \in4x_D1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_D1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_D1(58),
      Q => \in4x_D1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_D1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_D1(59),
      Q => \in4x_D1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_D1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_D1(5),
      Q => \in4x_D1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_D1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_D1(60),
      Q => \in4x_D1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_D1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_D1(61),
      Q => \in4x_D1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_D1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_D1(62),
      Q => \in4x_D1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_D1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_D1(63),
      Q => \in4x_D1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_D1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_D1(64),
      Q => \in4x_D1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_D1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_D1(65),
      Q => \in4x_D1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_D1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_D1(66),
      Q => \in4x_D1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_D1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_D1(67),
      Q => \in4x_D1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_D1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_D1(68),
      Q => \in4x_D1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_D1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_D1(69),
      Q => \in4x_D1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_D1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_D1(6),
      Q => \in4x_D1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_D1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_D1(70),
      Q => \in4x_D1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_D1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_D1(71),
      Q => \in4x_D1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_D1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_D1(72),
      Q => \in4x_D1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_D1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_D1(73),
      Q => \in4x_D1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_D1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_D1(7),
      Q => \in4x_D1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_D1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_D1(8),
      Q => \in4x_D1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_D1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_D1(9),
      Q => \in4x_D1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_D2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      O => in4x_D2(0)
    );
\in4x_D2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO2_D_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      O => in4x_D2(10)
    );
\in4x_D2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      O => in4x_D2(11)
    );
\in4x_D2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(12)
    );
\in4x_D2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_D_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(13)
    );
\in4x_D2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO2_D_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(14)
    );
\in4x_D2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(15)
    );
\in4x_D2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_D2(16)
    );
\in4x_D2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_D_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_D2(17)
    );
\in4x_D2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO2_D_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_D2(18)
    );
\in4x_D2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_D2(19)
    );
\in4x_D2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO2_D_SW,
      O => in4x_D2(1)
    );
\in4x_D2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(20)
    );
\in4x_D2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_D_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(21)
    );
\in4x_D2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO2_D_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(22)
    );
\in4x_D2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(23)
    );
\in4x_D2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(24)
    );
\in4x_D2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_D_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(25)
    );
\in4x_D2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO2_D_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(26)
    );
\in4x_D2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(27)
    );
\in4x_D2[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      O => \in4x_D2[27]_i_2_n_0\
    );
\in4x_D2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(28)
    );
\in4x_D2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_D_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(29)
    );
\in4x_D2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO2_D_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      O => in4x_D2(2)
    );
\in4x_D2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO2_D_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(30)
    );
\in4x_D2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(31)
    );
\in4x_D2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_D2(32)
    );
\in4x_D2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_D_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_D2(33)
    );
\in4x_D2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO2_D_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_D2(34)
    );
\in4x_D2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_D2(35)
    );
\in4x_D2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(36)
    );
\in4x_D2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_D_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(37)
    );
\in4x_D2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO2_D_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(38)
    );
\in4x_D2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(39)
    );
\in4x_D2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      O => in4x_D2(3)
    );
\in4x_D2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(40)
    );
\in4x_D2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_D_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(41)
    );
\in4x_D2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO2_D_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(42)
    );
\in4x_D2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(43)
    );
\in4x_D2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(44)
    );
\in4x_D2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_D_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(45)
    );
\in4x_D2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO2_D_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(46)
    );
\in4x_D2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(47)
    );
\in4x_D2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_D2(48)
    );
\in4x_D2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_D_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_D2(49)
    );
\in4x_D2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      O => in4x_D2(4)
    );
\in4x_D2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO2_D_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_D2(50)
    );
\in4x_D2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_D2(51)
    );
\in4x_D2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(52)
    );
\in4x_D2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_D_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(53)
    );
\in4x_D2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO2_D_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(54)
    );
\in4x_D2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(55)
    );
\in4x_D2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(56)
    );
\in4x_D2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_D_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(57)
    );
\in4x_D2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO2_D_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(58)
    );
\in4x_D2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(59)
    );
\in4x_D2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO2_D_SW,
      O => in4x_D2(5)
    );
\in4x_D2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(60)
    );
\in4x_D2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => MISO2_D_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(61)
    );
\in4x_D2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO2_D_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(62)
    );
\in4x_D2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(63)
    );
\in4x_D2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_D2(64)
    );
\in4x_D2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO2_D_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_D2(65)
    );
\in4x_D2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO2_D_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_D2(66)
    );
\in4x_D2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_D2(67)
    );
\in4x_D2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(68)
    );
\in4x_D2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO2_D_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(69)
    );
\in4x_D2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO2_D_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      O => in4x_D2(6)
    );
\in4x_D2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_D_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(70)
    );
\in4x_D2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_D2(71)
    );
\in4x_D2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => MISO2_D_SW,
      O => in4x_D2(72)
    );
\in4x_D2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I3 => MISO2_D_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      O => in4x_D2(73)
    );
\in4x_D2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      O => in4x_D2(7)
    );
\in4x_D2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => MISO2_D_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      O => in4x_D2(8)
    );
\in4x_D2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__17_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__0_n_0\,
      I3 => MISO2_D_SW,
      O => in4x_D2(9)
    );
\in4x_D2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[0]_i_1_n_0\,
      D => in4x_D2(0),
      Q => \in4x_D2_reg_n_0_[0]\,
      R => '0'
    );
\in4x_D2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_D2(10),
      Q => \in4x_D2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_D2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_D2(11),
      Q => \in4x_D2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_D2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_D2(12),
      Q => \in4x_D2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_D2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_D2(13),
      Q => \in4x_D2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_D2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_D2(14),
      Q => \in4x_D2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_D2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_D2(15),
      Q => \in4x_D2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_D2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_D2(16),
      Q => \in4x_D2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_D2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_D2(17),
      Q => \in4x_D2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_D2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_D2(18),
      Q => \in4x_D2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_D2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_D2(19),
      Q => \in4x_D2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_D2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[1]_i_1_n_0\,
      D => in4x_D2(1),
      Q => \in4x_D2_reg_n_0_[1]\,
      R => '0'
    );
\in4x_D2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_D2(20),
      Q => \in4x_D2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_D2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_D2(21),
      Q => \in4x_D2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_D2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_D2(22),
      Q => \in4x_D2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_D2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_D2(23),
      Q => \in4x_D2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_D2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_D2(24),
      Q => \in4x_D2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_D2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_D2(25),
      Q => \in4x_D2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_D2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_D2(26),
      Q => \in4x_D2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_D2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_D2(27),
      Q => \in4x_D2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_D2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_D2(28),
      Q => \in4x_D2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_D2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_D2(29),
      Q => \in4x_D2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_D2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_D2(2),
      Q => \in4x_D2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_D2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_D2(30),
      Q => \in4x_D2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_D2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_D2(31),
      Q => \in4x_D2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_D2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_D2(32),
      Q => \in4x_D2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_D2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_D2(33),
      Q => \in4x_D2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_D2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_D2(34),
      Q => \in4x_D2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_D2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_D2(35),
      Q => \in4x_D2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_D2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_D2(36),
      Q => \in4x_D2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_D2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_D2(37),
      Q => \in4x_D2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_D2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_D2(38),
      Q => \in4x_D2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_D2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_D2(39),
      Q => \in4x_D2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_D2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_D2(3),
      Q => \in4x_D2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_D2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_D2(40),
      Q => \in4x_D2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_D2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_D2(41),
      Q => \in4x_D2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_D2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_D2(42),
      Q => \in4x_D2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_D2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_D2(43),
      Q => \in4x_D2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_D2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_D2(44),
      Q => \in4x_D2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_D2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_D2(45),
      Q => \in4x_D2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_D2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_D2(46),
      Q => \in4x_D2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_D2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_D2(47),
      Q => \in4x_D2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_D2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_D2(48),
      Q => \in4x_D2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_D2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_D2(49),
      Q => \in4x_D2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_D2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_D2(4),
      Q => \in4x_D2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_D2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_D2(50),
      Q => \in4x_D2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_D2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_D2(51),
      Q => \in4x_D2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_D2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_D2(52),
      Q => \in4x_D2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_D2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_D2(53),
      Q => \in4x_D2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_D2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_D2(54),
      Q => \in4x_D2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_D2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_D2(55),
      Q => \in4x_D2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_D2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_D2(56),
      Q => \in4x_D2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_D2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_D2(57),
      Q => \in4x_D2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_D2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_D2(58),
      Q => \in4x_D2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_D2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_D2(59),
      Q => \in4x_D2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_D2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_D2(5),
      Q => \in4x_D2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_D2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_D2(60),
      Q => \in4x_D2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_D2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_D2(61),
      Q => \in4x_D2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_D2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_D2(62),
      Q => \in4x_D2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_D2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_D2(63),
      Q => \in4x_D2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_D2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_D2(64),
      Q => \in4x_D2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_D2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_D2(65),
      Q => \in4x_D2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_D2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_D2(66),
      Q => \in4x_D2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_D2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_D2(67),
      Q => \in4x_D2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_D2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_D2(68),
      Q => \in4x_D2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_D2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_D2(69),
      Q => \in4x_D2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_D2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_D2(6),
      Q => \in4x_D2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_D2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_D2(70),
      Q => \in4x_D2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_D2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_D2(71),
      Q => \in4x_D2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_D2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_D2(72),
      Q => \in4x_D2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_D2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_D2(73),
      Q => \in4x_D2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_D2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_D2(7),
      Q => \in4x_D2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_D2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_D2(8),
      Q => \in4x_D2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_D2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_D2(9),
      Q => \in4x_D2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_E1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      O => in4x_E1(0)
    );
\in4x_E1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO1_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      O => in4x_E1(10)
    );
\in4x_E1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      O => in4x_E1(11)
    );
\in4x_E1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(12)
    );
\in4x_E1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(13)
    );
\in4x_E1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO1_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(14)
    );
\in4x_E1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(15)
    );
\in4x_E1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(16)
    );
\in4x_E1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(17)
    );
\in4x_E1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO1_E_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(18)
    );
\in4x_E1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_E1(19)
    );
\in4x_E1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO1_E_SW,
      O => in4x_E1(1)
    );
\in4x_E1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(20)
    );
\in4x_E1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(21)
    );
\in4x_E1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO1_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(22)
    );
\in4x_E1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(23)
    );
\in4x_E1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(24)
    );
\in4x_E1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(25)
    );
\in4x_E1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO1_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(26)
    );
\in4x_E1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(27)
    );
\in4x_E1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(28)
    );
\in4x_E1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(29)
    );
\in4x_E1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO1_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      O => in4x_E1(2)
    );
\in4x_E1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO1_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(30)
    );
\in4x_E1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(31)
    );
\in4x_E1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(32)
    );
\in4x_E1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(33)
    );
\in4x_E1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO1_E_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(34)
    );
\in4x_E1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_E1(35)
    );
\in4x_E1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(36)
    );
\in4x_E1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(37)
    );
\in4x_E1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO1_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(38)
    );
\in4x_E1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(39)
    );
\in4x_E1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      O => in4x_E1(3)
    );
\in4x_E1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(40)
    );
\in4x_E1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(41)
    );
\in4x_E1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO1_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(42)
    );
\in4x_E1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(43)
    );
\in4x_E1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(44)
    );
\in4x_E1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(45)
    );
\in4x_E1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO1_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(46)
    );
\in4x_E1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(47)
    );
\in4x_E1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(48)
    );
\in4x_E1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(49)
    );
\in4x_E1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      O => in4x_E1(4)
    );
\in4x_E1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO1_E_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(50)
    );
\in4x_E1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_E1(51)
    );
\in4x_E1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(52)
    );
\in4x_E1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(53)
    );
\in4x_E1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO1_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(54)
    );
\in4x_E1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(55)
    );
\in4x_E1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(56)
    );
\in4x_E1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(57)
    );
\in4x_E1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO1_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(58)
    );
\in4x_E1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(59)
    );
\in4x_E1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO1_E_SW,
      O => in4x_E1(5)
    );
\in4x_E1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(60)
    );
\in4x_E1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO1_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(61)
    );
\in4x_E1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO1_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(62)
    );
\in4x_E1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(63)
    );
\in4x_E1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(64)
    );
\in4x_E1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO1_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(65)
    );
\in4x_E1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO1_E_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      O => in4x_E1(66)
    );
\in4x_E1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_E1(67)
    );
\in4x_E1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(68)
    );
\in4x_E1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO1_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(69)
    );
\in4x_E1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO1_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      O => in4x_E1(6)
    );
\in4x_E1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO1_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(70)
    );
\in4x_E1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      O => in4x_E1(71)
    );
\in4x_E1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => MISO1_E_SW,
      O => in4x_E1(72)
    );
\in4x_E1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__5_n_0\,
      I3 => MISO1_E_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      O => in4x_E1(73)
    );
\in4x_E1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      O => in4x_E1(7)
    );
\in4x_E1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => MISO1_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      O => in4x_E1(8)
    );
\in4x_E1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO1_E_SW,
      O => in4x_E1(9)
    );
\in4x_E1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[0]_i_1_n_0\,
      D => in4x_E1(0),
      Q => \in4x_E1_reg_n_0_[0]\,
      R => '0'
    );
\in4x_E1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_E1(10),
      Q => \in4x_E1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_E1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_E1(11),
      Q => \in4x_E1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_E1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_E1(12),
      Q => \in4x_E1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_E1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_E1(13),
      Q => \in4x_E1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_E1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_E1(14),
      Q => \in4x_E1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_E1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_E1(15),
      Q => \in4x_E1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_E1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_E1(16),
      Q => \in4x_E1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_E1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_E1(17),
      Q => \in4x_E1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_E1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_E1(18),
      Q => \in4x_E1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_E1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_E1(19),
      Q => \in4x_E1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_E1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[1]_i_1_n_0\,
      D => in4x_E1(1),
      Q => \in4x_E1_reg_n_0_[1]\,
      R => '0'
    );
\in4x_E1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_E1(20),
      Q => \in4x_E1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_E1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_E1(21),
      Q => \in4x_E1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_E1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_E1(22),
      Q => \in4x_E1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_E1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_E1(23),
      Q => \in4x_E1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_E1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_E1(24),
      Q => \in4x_E1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_E1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_E1(25),
      Q => \in4x_E1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_E1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_E1(26),
      Q => \in4x_E1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_E1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_E1(27),
      Q => \in4x_E1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_E1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_E1(28),
      Q => \in4x_E1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_E1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_E1(29),
      Q => \in4x_E1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_E1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_E1(2),
      Q => \in4x_E1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_E1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_E1(30),
      Q => \in4x_E1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_E1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_E1(31),
      Q => \in4x_E1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_E1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_E1(32),
      Q => \in4x_E1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_E1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_E1(33),
      Q => \in4x_E1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_E1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_E1(34),
      Q => \in4x_E1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_E1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_E1(35),
      Q => \in4x_E1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_E1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_E1(36),
      Q => \in4x_E1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_E1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_E1(37),
      Q => \in4x_E1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_E1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_E1(38),
      Q => \in4x_E1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_E1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_E1(39),
      Q => \in4x_E1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_E1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_E1(3),
      Q => \in4x_E1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_E1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_E1(40),
      Q => \in4x_E1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_E1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_E1(41),
      Q => \in4x_E1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_E1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_E1(42),
      Q => \in4x_E1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_E1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_E1(43),
      Q => \in4x_E1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_E1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_E1(44),
      Q => \in4x_E1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_E1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_E1(45),
      Q => \in4x_E1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_E1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_E1(46),
      Q => \in4x_E1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_E1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_E1(47),
      Q => \in4x_E1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_E1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_E1(48),
      Q => \in4x_E1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_E1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_E1(49),
      Q => \in4x_E1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_E1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_E1(4),
      Q => \in4x_E1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_E1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_E1(50),
      Q => \in4x_E1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_E1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_E1(51),
      Q => \in4x_E1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_E1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_E1(52),
      Q => \in4x_E1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_E1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_E1(53),
      Q => \in4x_E1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_E1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_E1(54),
      Q => \in4x_E1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_E1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_E1(55),
      Q => \in4x_E1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_E1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_E1(56),
      Q => \in4x_E1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_E1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_E1(57),
      Q => \in4x_E1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_E1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_E1(58),
      Q => \in4x_E1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_E1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_E1(59),
      Q => \in4x_E1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_E1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_E1(5),
      Q => \in4x_E1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_E1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_E1(60),
      Q => \in4x_E1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_E1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_E1(61),
      Q => \in4x_E1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_E1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_E1(62),
      Q => \in4x_E1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_E1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_E1(63),
      Q => \in4x_E1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_E1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_E1(64),
      Q => \in4x_E1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_E1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_E1(65),
      Q => \in4x_E1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_E1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_E1(66),
      Q => \in4x_E1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_E1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_E1(67),
      Q => \in4x_E1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_E1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_E1(68),
      Q => \in4x_E1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_E1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_E1(69),
      Q => \in4x_E1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_E1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_E1(6),
      Q => \in4x_E1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_E1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_E1(70),
      Q => \in4x_E1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_E1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_E1(71),
      Q => \in4x_E1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_E1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_E1(72),
      Q => \in4x_E1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_E1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_E1(73),
      Q => \in4x_E1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_E1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_E1(7),
      Q => \in4x_E1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_E1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_E1(8),
      Q => \in4x_E1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_E1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_E1(9),
      Q => \in4x_E1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_E2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      O => in4x_E2(0)
    );
\in4x_E2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO2_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      O => in4x_E2(10)
    );
\in4x_E2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      O => in4x_E2(11)
    );
\in4x_E2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(12)
    );
\in4x_E2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(13)
    );
\in4x_E2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(14)
    );
\in4x_E2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(15)
    );
\in4x_E2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_E2(16)
    );
\in4x_E2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_E2(17)
    );
\in4x_E2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_E_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_E2(18)
    );
\in4x_E2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_E2(19)
    );
\in4x_E2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_E_SW,
      O => in4x_E2(1)
    );
\in4x_E2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(20)
    );
\in4x_E2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(21)
    );
\in4x_E2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(22)
    );
\in4x_E2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(23)
    );
\in4x_E2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(24)
    );
\in4x_E2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(25)
    );
\in4x_E2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(26)
    );
\in4x_E2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(27)
    );
\in4x_E2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(28)
    );
\in4x_E2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(29)
    );
\in4x_E2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO2_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      O => in4x_E2(2)
    );
\in4x_E2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(30)
    );
\in4x_E2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(31)
    );
\in4x_E2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_E2(32)
    );
\in4x_E2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_E2(33)
    );
\in4x_E2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_E_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_E2(34)
    );
\in4x_E2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_E2(35)
    );
\in4x_E2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(36)
    );
\in4x_E2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(37)
    );
\in4x_E2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(38)
    );
\in4x_E2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(39)
    );
\in4x_E2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      O => in4x_E2(3)
    );
\in4x_E2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(40)
    );
\in4x_E2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(41)
    );
\in4x_E2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(42)
    );
\in4x_E2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(43)
    );
\in4x_E2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(44)
    );
\in4x_E2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(45)
    );
\in4x_E2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(46)
    );
\in4x_E2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(47)
    );
\in4x_E2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_E2(48)
    );
\in4x_E2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_E2(49)
    );
\in4x_E2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      O => in4x_E2(4)
    );
\in4x_E2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_E_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_E2(50)
    );
\in4x_E2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_E2(51)
    );
\in4x_E2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(52)
    );
\in4x_E2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(53)
    );
\in4x_E2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(54)
    );
\in4x_E2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(55)
    );
\in4x_E2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(56)
    );
\in4x_E2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(57)
    );
\in4x_E2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(58)
    );
\in4x_E2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(59)
    );
\in4x_E2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_E_SW,
      O => in4x_E2(5)
    );
\in4x_E2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(60)
    );
\in4x_E2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => MISO2_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(61)
    );
\in4x_E2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(62)
    );
\in4x_E2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(63)
    );
\in4x_E2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_E2(64)
    );
\in4x_E2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO2_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_E2(65)
    );
\in4x_E2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO2_E_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_E2(66)
    );
\in4x_E2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_E2(67)
    );
\in4x_E2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(68)
    );
\in4x_E2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO2_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(69)
    );
\in4x_E2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO2_E_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      O => in4x_E2(6)
    );
\in4x_E2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO2_E_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(70)
    );
\in4x_E2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_E2(71)
    );
\in4x_E2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => MISO2_E_SW,
      O => in4x_E2(72)
    );
\in4x_E2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I3 => MISO2_E_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      O => in4x_E2(73)
    );
\in4x_E2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      O => in4x_E2(7)
    );
\in4x_E2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => MISO2_E_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      O => in4x_E2(8)
    );
\in4x_E2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__1_n_0\,
      I3 => MISO2_E_SW,
      O => in4x_E2(9)
    );
\in4x_E2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[0]_i_1_n_0\,
      D => in4x_E2(0),
      Q => \in4x_E2_reg_n_0_[0]\,
      R => '0'
    );
\in4x_E2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_E2(10),
      Q => \in4x_E2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_E2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_E2(11),
      Q => \in4x_E2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_E2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_E2(12),
      Q => \in4x_E2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_E2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_E2(13),
      Q => \in4x_E2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_E2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_E2(14),
      Q => \in4x_E2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_E2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_E2(15),
      Q => \in4x_E2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_E2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_E2(16),
      Q => \in4x_E2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_E2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_E2(17),
      Q => \in4x_E2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_E2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_E2(18),
      Q => \in4x_E2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_E2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_E2(19),
      Q => \in4x_E2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_E2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[1]_i_1_n_0\,
      D => in4x_E2(1),
      Q => \in4x_E2_reg_n_0_[1]\,
      R => '0'
    );
\in4x_E2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_E2(20),
      Q => \in4x_E2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_E2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_E2(21),
      Q => \in4x_E2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_E2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_E2(22),
      Q => \in4x_E2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_E2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_E2(23),
      Q => \in4x_E2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_E2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_E2(24),
      Q => \in4x_E2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_E2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_E2(25),
      Q => \in4x_E2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_E2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_E2(26),
      Q => \in4x_E2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_E2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_E2(27),
      Q => \in4x_E2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_E2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_E2(28),
      Q => \in4x_E2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_E2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_E2(29),
      Q => \in4x_E2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_E2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_E2(2),
      Q => \in4x_E2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_E2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_E2(30),
      Q => \in4x_E2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_E2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_E2(31),
      Q => \in4x_E2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_E2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_E2(32),
      Q => \in4x_E2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_E2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_E2(33),
      Q => \in4x_E2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_E2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_E2(34),
      Q => \in4x_E2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_E2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_E2(35),
      Q => \in4x_E2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_E2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_E2(36),
      Q => \in4x_E2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_E2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_E2(37),
      Q => \in4x_E2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_E2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_E2(38),
      Q => \in4x_E2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_E2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_E2(39),
      Q => \in4x_E2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_E2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_E2(3),
      Q => \in4x_E2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_E2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_E2(40),
      Q => \in4x_E2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_E2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_E2(41),
      Q => \in4x_E2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_E2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_E2(42),
      Q => \in4x_E2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_E2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_E2(43),
      Q => \in4x_E2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_E2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_E2(44),
      Q => \in4x_E2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_E2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_E2(45),
      Q => \in4x_E2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_E2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_E2(46),
      Q => \in4x_E2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_E2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_E2(47),
      Q => \in4x_E2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_E2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_E2(48),
      Q => \in4x_E2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_E2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_E2(49),
      Q => \in4x_E2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_E2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_E2(4),
      Q => \in4x_E2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_E2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_E2(50),
      Q => \in4x_E2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_E2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_E2(51),
      Q => \in4x_E2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_E2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_E2(52),
      Q => \in4x_E2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_E2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_E2(53),
      Q => \in4x_E2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_E2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_E2(54),
      Q => \in4x_E2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_E2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_E2(55),
      Q => \in4x_E2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_E2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_E2(56),
      Q => \in4x_E2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_E2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_E2(57),
      Q => \in4x_E2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_E2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_E2(58),
      Q => \in4x_E2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_E2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_E2(59),
      Q => \in4x_E2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_E2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_E2(5),
      Q => \in4x_E2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_E2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_E2(60),
      Q => \in4x_E2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_E2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_E2(61),
      Q => \in4x_E2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_E2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_E2(62),
      Q => \in4x_E2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_E2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_E2(63),
      Q => \in4x_E2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_E2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_E2(64),
      Q => \in4x_E2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_E2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_E2(65),
      Q => \in4x_E2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_E2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_E2(66),
      Q => \in4x_E2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_E2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_E2(67),
      Q => \in4x_E2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_E2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_E2(68),
      Q => \in4x_E2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_E2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_E2(69),
      Q => \in4x_E2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_E2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_E2(6),
      Q => \in4x_E2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_E2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_E2(70),
      Q => \in4x_E2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_E2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_E2(71),
      Q => \in4x_E2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_E2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_E2(72),
      Q => \in4x_E2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_E2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_E2(73),
      Q => \in4x_E2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_E2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_E2(7),
      Q => \in4x_E2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_E2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_E2(8),
      Q => \in4x_E2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_E2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_E2(9),
      Q => \in4x_E2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_F1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(0)
    );
\in4x_F1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_F1(10)
    );
\in4x_F1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(11)
    );
\in4x_F1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(12)
    );
\in4x_F1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(13)
    );
\in4x_F1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_F1(14)
    );
\in4x_F1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(15)
    );
\in4x_F1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(16)
    );
\in4x_F1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(17)
    );
\in4x_F1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_F1(18)
    );
\in4x_F1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(19)
    );
\in4x_F1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(1)
    );
\in4x_F1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I2 => \in4x_F1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(20)
    );
\in4x_F1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(21)
    );
\in4x_F1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_F1(22)
    );
\in4x_F1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_F1(23)
    );
\in4x_F1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(24)
    );
\in4x_F1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(25)
    );
\in4x_F1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_F1(26)
    );
\in4x_F1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(27)
    );
\in4x_F1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(28)
    );
\in4x_F1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(29)
    );
\in4x_F1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_F1(2)
    );
\in4x_F1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_F1(30)
    );
\in4x_F1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(31)
    );
\in4x_F1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(32)
    );
\in4x_F1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(33)
    );
\in4x_F1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_F1(34)
    );
\in4x_F1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(35)
    );
\in4x_F1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I2 => \in4x_F1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(36)
    );
\in4x_F1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(37)
    );
\in4x_F1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_F1(38)
    );
\in4x_F1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(39)
    );
\in4x_F1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(3)
    );
\in4x_F1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(40)
    );
\in4x_F1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_F1(41)
    );
\in4x_F1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_F1(42)
    );
\in4x_F1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(43)
    );
\in4x_F1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(44)
    );
\in4x_F1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(45)
    );
\in4x_F1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_F1(46)
    );
\in4x_F1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(47)
    );
\in4x_F1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(48)
    );
\in4x_F1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(49)
    );
\in4x_F1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I2 => \in4x_F1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(4)
    );
\in4x_F1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_F1(50)
    );
\in4x_F1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(51)
    );
\in4x_F1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_F1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(52)
    );
\in4x_F1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_F1(53)
    );
\in4x_F1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_F1(54)
    );
\in4x_F1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_F1(55)
    );
\in4x_F1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_F1(56)
    );
\in4x_F1[56]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I1 => MISO1_F_SW,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      O => \in4x_F1[56]_i_2_n_0\
    );
\in4x_F1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_F1(57)
    );
\in4x_F1[57]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => MISO1_F_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      O => \in4x_F1[57]_i_2_n_0\
    );
\in4x_F1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_F1(58)
    );
\in4x_F1[58]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I1 => MISO1_F_SW,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      O => \in4x_F1[58]_i_2_n_0\
    );
\in4x_F1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_F1(59)
    );
\in4x_F1[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => MISO1_F_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      O => \in4x_F1[59]_i_2_n_0\
    );
\in4x_F1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(5)
    );
\in4x_F1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I1 => main_state(1),
      I2 => MISO1_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => in4x_F1(60)
    );
\in4x_F1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_F_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_F1(61)
    );
\in4x_F1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => in4x_F1(62)
    );
\in4x_F1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => MISO1_F_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => in4x_F1(63)
    );
\in4x_F1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_F1(64)
    );
\in4x_F1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_F_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_F1(65)
    );
\in4x_F1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_F1(66)
    );
\in4x_F1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => MISO1_F_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => in4x_F1(67)
    );
\in4x_F1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => main_state(1),
      I2 => MISO1_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => in4x_F1(68)
    );
\in4x_F1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_F_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_F1(69)
    );
\in4x_F1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_F1(6)
    );
\in4x_F1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => in4x_F1(70)
    );
\in4x_F1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => MISO1_F_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => in4x_F1(71)
    );
\in4x_F1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_F_SW,
      I3 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_F1(72)
    );
\in4x_F1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => MISO1_F_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_F1(73)
    );
\in4x_F1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => \in4x_F1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(7)
    );
\in4x_F1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(8)
    );
\in4x_F1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_F1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_F1(9)
    );
\in4x_F1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[0]_i_1_n_0\,
      D => in4x_F1(0),
      Q => \in4x_F1_reg_n_0_[0]\,
      R => '0'
    );
\in4x_F1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_F1(10),
      Q => \in4x_F1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_F1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_F1(11),
      Q => \in4x_F1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_F1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_F1(12),
      Q => \in4x_F1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_F1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_F1(13),
      Q => \in4x_F1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_F1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_F1(14),
      Q => \in4x_F1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_F1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_F1(15),
      Q => \in4x_F1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_F1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_F1(16),
      Q => \in4x_F1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_F1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_F1(17),
      Q => \in4x_F1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_F1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_F1(18),
      Q => \in4x_F1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_F1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_F1(19),
      Q => \in4x_F1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_F1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[1]_i_1_n_0\,
      D => in4x_F1(1),
      Q => \in4x_F1_reg_n_0_[1]\,
      R => '0'
    );
\in4x_F1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_F1(20),
      Q => \in4x_F1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_F1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_F1(21),
      Q => \in4x_F1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_F1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_F1(22),
      Q => \in4x_F1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_F1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_F1(23),
      Q => \in4x_F1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_F1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_F1(24),
      Q => \in4x_F1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_F1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_F1(25),
      Q => \in4x_F1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_F1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_F1(26),
      Q => \in4x_F1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_F1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_F1(27),
      Q => \in4x_F1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_F1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_F1(28),
      Q => \in4x_F1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_F1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_F1(29),
      Q => \in4x_F1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_F1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_F1(2),
      Q => \in4x_F1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_F1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_F1(30),
      Q => \in4x_F1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_F1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_F1(31),
      Q => \in4x_F1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_F1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_F1(32),
      Q => \in4x_F1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_F1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_F1(33),
      Q => \in4x_F1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_F1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_F1(34),
      Q => \in4x_F1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_F1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_F1(35),
      Q => \in4x_F1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_F1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_F1(36),
      Q => \in4x_F1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_F1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_F1(37),
      Q => \in4x_F1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_F1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_F1(38),
      Q => \in4x_F1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_F1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_F1(39),
      Q => \in4x_F1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_F1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_F1(3),
      Q => \in4x_F1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_F1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_F1(40),
      Q => \in4x_F1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_F1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_F1(41),
      Q => \in4x_F1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_F1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_F1(42),
      Q => \in4x_F1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_F1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_F1(43),
      Q => \in4x_F1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_F1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_F1(44),
      Q => \in4x_F1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_F1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_F1(45),
      Q => \in4x_F1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_F1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_F1(46),
      Q => \in4x_F1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_F1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_F1(47),
      Q => \in4x_F1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_F1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_F1(48),
      Q => \in4x_F1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_F1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_F1(49),
      Q => \in4x_F1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_F1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_F1(4),
      Q => \in4x_F1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_F1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_F1(50),
      Q => \in4x_F1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_F1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_F1(51),
      Q => \in4x_F1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_F1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_F1(52),
      Q => \in4x_F1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_F1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_F1(53),
      Q => \in4x_F1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_F1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_F1(54),
      Q => \in4x_F1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_F1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_F1(55),
      Q => \in4x_F1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_F1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_F1(56),
      Q => \in4x_F1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_F1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_F1(57),
      Q => \in4x_F1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_F1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_F1(58),
      Q => \in4x_F1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_F1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_F1(59),
      Q => \in4x_F1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_F1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_F1(5),
      Q => \in4x_F1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_F1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_F1(60),
      Q => \in4x_F1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_F1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_F1(61),
      Q => \in4x_F1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_F1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_F1(62),
      Q => \in4x_F1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_F1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_F1(63),
      Q => \in4x_F1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_F1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_F1(64),
      Q => \in4x_F1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_F1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_F1(65),
      Q => \in4x_F1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_F1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_F1(66),
      Q => \in4x_F1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_F1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_F1(67),
      Q => \in4x_F1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_F1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_F1(68),
      Q => \in4x_F1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_F1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_F1(69),
      Q => \in4x_F1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_F1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_F1(6),
      Q => \in4x_F1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_F1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_F1(70),
      Q => \in4x_F1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_F1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_F1(71),
      Q => \in4x_F1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_F1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_F1(72),
      Q => \in4x_F1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_F1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_F1(73),
      Q => \in4x_F1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_F1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_F1(7),
      Q => \in4x_F1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_F1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_F1(8),
      Q => \in4x_F1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_F1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_F1(9),
      Q => \in4x_F1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_F2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      O => in4x_F2(0)
    );
\in4x_F2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO2_F_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      O => in4x_F2(10)
    );
\in4x_F2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      O => in4x_F2(11)
    );
\in4x_F2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(12)
    );
\in4x_F2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_F_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(13)
    );
\in4x_F2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO2_F_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(14)
    );
\in4x_F2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(15)
    );
\in4x_F2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_F2(16)
    );
\in4x_F2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_F_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_F2(17)
    );
\in4x_F2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO2_F_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_F2(18)
    );
\in4x_F2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_F2(19)
    );
\in4x_F2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO2_F_SW,
      O => in4x_F2(1)
    );
\in4x_F2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(20)
    );
\in4x_F2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_F_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(21)
    );
\in4x_F2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO2_F_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(22)
    );
\in4x_F2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(23)
    );
\in4x_F2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(24)
    );
\in4x_F2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_F_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(25)
    );
\in4x_F2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO2_F_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(26)
    );
\in4x_F2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(27)
    );
\in4x_F2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(28)
    );
\in4x_F2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_F_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(29)
    );
\in4x_F2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO2_F_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      O => in4x_F2(2)
    );
\in4x_F2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO2_F_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(30)
    );
\in4x_F2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(31)
    );
\in4x_F2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_F2(32)
    );
\in4x_F2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_F_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_F2(33)
    );
\in4x_F2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO2_F_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_F2(34)
    );
\in4x_F2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_F2(35)
    );
\in4x_F2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(36)
    );
\in4x_F2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_F_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(37)
    );
\in4x_F2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO2_F_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(38)
    );
\in4x_F2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(39)
    );
\in4x_F2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      O => in4x_F2(3)
    );
\in4x_F2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(40)
    );
\in4x_F2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_F_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(41)
    );
\in4x_F2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO2_F_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(42)
    );
\in4x_F2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(43)
    );
\in4x_F2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(44)
    );
\in4x_F2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_F_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(45)
    );
\in4x_F2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO2_F_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(46)
    );
\in4x_F2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(47)
    );
\in4x_F2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_F2(48)
    );
\in4x_F2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_F_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_F2(49)
    );
\in4x_F2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      O => in4x_F2(4)
    );
\in4x_F2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO2_F_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_F2(50)
    );
\in4x_F2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_F2(51)
    );
\in4x_F2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(52)
    );
\in4x_F2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_F_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(53)
    );
\in4x_F2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO2_F_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(54)
    );
\in4x_F2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(55)
    );
\in4x_F2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(56)
    );
\in4x_F2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_F_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(57)
    );
\in4x_F2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO2_F_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(58)
    );
\in4x_F2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(59)
    );
\in4x_F2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO2_F_SW,
      O => in4x_F2(5)
    );
\in4x_F2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(60)
    );
\in4x_F2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => MISO2_F_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(61)
    );
\in4x_F2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO2_F_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(62)
    );
\in4x_F2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(63)
    );
\in4x_F2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_F2(64)
    );
\in4x_F2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO2_F_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_F2(65)
    );
\in4x_F2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO2_F_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_F2(66)
    );
\in4x_F2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_F2(67)
    );
\in4x_F2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(68)
    );
\in4x_F2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO2_F_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(69)
    );
\in4x_F2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO2_F_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      O => in4x_F2(6)
    );
\in4x_F2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO2_F_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(70)
    );
\in4x_F2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_F2(71)
    );
\in4x_F2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => MISO2_F_SW,
      O => in4x_F2(72)
    );
\in4x_F2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I3 => MISO2_F_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      O => in4x_F2(73)
    );
\in4x_F2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      O => in4x_F2(7)
    );
\in4x_F2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => MISO2_F_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      O => in4x_F2(8)
    );
\in4x_F2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__14_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO2_F_SW,
      O => in4x_F2(9)
    );
\in4x_F2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[0]_i_1_n_0\,
      D => in4x_F2(0),
      Q => \in4x_F2_reg_n_0_[0]\,
      R => '0'
    );
\in4x_F2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_F2(10),
      Q => \in4x_F2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_F2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_F2(11),
      Q => \in4x_F2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_F2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_F2(12),
      Q => \in4x_F2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_F2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_F2(13),
      Q => \in4x_F2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_F2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_F2(14),
      Q => \in4x_F2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_F2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_F2(15),
      Q => \in4x_F2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_F2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_F2(16),
      Q => \in4x_F2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_F2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_F2(17),
      Q => \in4x_F2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_F2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_F2(18),
      Q => \in4x_F2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_F2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_F2(19),
      Q => \in4x_F2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_F2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[1]_i_1_n_0\,
      D => in4x_F2(1),
      Q => \in4x_F2_reg_n_0_[1]\,
      R => '0'
    );
\in4x_F2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_F2(20),
      Q => \in4x_F2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_F2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_F2(21),
      Q => \in4x_F2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_F2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_F2(22),
      Q => \in4x_F2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_F2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_F2(23),
      Q => \in4x_F2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_F2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_F2(24),
      Q => \in4x_F2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_F2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_F2(25),
      Q => \in4x_F2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_F2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_F2(26),
      Q => \in4x_F2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_F2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_F2(27),
      Q => \in4x_F2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_F2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_F2(28),
      Q => \in4x_F2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_F2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_F2(29),
      Q => \in4x_F2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_F2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_F2(2),
      Q => \in4x_F2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_F2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_F2(30),
      Q => \in4x_F2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_F2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_F2(31),
      Q => \in4x_F2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_F2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_F2(32),
      Q => \in4x_F2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_F2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_F2(33),
      Q => \in4x_F2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_F2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_F2(34),
      Q => \in4x_F2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_F2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_F2(35),
      Q => \in4x_F2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_F2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_F2(36),
      Q => \in4x_F2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_F2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_F2(37),
      Q => \in4x_F2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_F2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_F2(38),
      Q => \in4x_F2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_F2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_F2(39),
      Q => \in4x_F2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_F2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_F2(3),
      Q => \in4x_F2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_F2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_F2(40),
      Q => \in4x_F2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_F2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_F2(41),
      Q => \in4x_F2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_F2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_F2(42),
      Q => \in4x_F2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_F2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_F2(43),
      Q => \in4x_F2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_F2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_F2(44),
      Q => \in4x_F2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_F2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_F2(45),
      Q => \in4x_F2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_F2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_F2(46),
      Q => \in4x_F2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_F2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_F2(47),
      Q => \in4x_F2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_F2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_F2(48),
      Q => \in4x_F2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_F2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_F2(49),
      Q => \in4x_F2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_F2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_F2(4),
      Q => \in4x_F2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_F2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_F2(50),
      Q => \in4x_F2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_F2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_F2(51),
      Q => \in4x_F2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_F2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_F2(52),
      Q => \in4x_F2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_F2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_F2(53),
      Q => \in4x_F2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_F2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_F2(54),
      Q => \in4x_F2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_F2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_F2(55),
      Q => \in4x_F2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_F2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_F2(56),
      Q => \in4x_F2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_F2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_F2(57),
      Q => \in4x_F2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_F2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_F2(58),
      Q => \in4x_F2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_F2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_F2(59),
      Q => \in4x_F2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_F2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_F2(5),
      Q => \in4x_F2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_F2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_F2(60),
      Q => \in4x_F2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_F2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_F2(61),
      Q => \in4x_F2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_F2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_F2(62),
      Q => \in4x_F2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_F2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_F2(63),
      Q => \in4x_F2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_F2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_F2(64),
      Q => \in4x_F2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_F2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_F2(65),
      Q => \in4x_F2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_F2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_F2(66),
      Q => \in4x_F2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_F2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_F2(67),
      Q => \in4x_F2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_F2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_F2(68),
      Q => \in4x_F2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_F2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_F2(69),
      Q => \in4x_F2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_F2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_F2(6),
      Q => \in4x_F2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_F2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_F2(70),
      Q => \in4x_F2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_F2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_F2(71),
      Q => \in4x_F2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_F2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_F2(72),
      Q => \in4x_F2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_F2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_F2(73),
      Q => \in4x_F2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_F2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_F2(7),
      Q => \in4x_F2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_F2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_F2(8),
      Q => \in4x_F2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_F2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_F2(9),
      Q => \in4x_F2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_G1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      O => in4x_G1(0)
    );
\in4x_G1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO1_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      O => in4x_G1(10)
    );
\in4x_G1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      O => in4x_G1(11)
    );
\in4x_G1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(12)
    );
\in4x_G1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(13)
    );
\in4x_G1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(14)
    );
\in4x_G1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(15)
    );
\in4x_G1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_G1(16)
    );
\in4x_G1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_G1(17)
    );
\in4x_G1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_G_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_G1(18)
    );
\in4x_G1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_G1(19)
    );
\in4x_G1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_G_SW,
      O => in4x_G1(1)
    );
\in4x_G1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(20)
    );
\in4x_G1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(21)
    );
\in4x_G1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(22)
    );
\in4x_G1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(23)
    );
\in4x_G1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(24)
    );
\in4x_G1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(25)
    );
\in4x_G1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(26)
    );
\in4x_G1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(27)
    );
\in4x_G1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(28)
    );
\in4x_G1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(29)
    );
\in4x_G1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO1_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      O => in4x_G1(2)
    );
\in4x_G1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(30)
    );
\in4x_G1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(31)
    );
\in4x_G1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_G1(32)
    );
\in4x_G1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_G1(33)
    );
\in4x_G1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_G_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_G1(34)
    );
\in4x_G1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_G1(35)
    );
\in4x_G1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(36)
    );
\in4x_G1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(37)
    );
\in4x_G1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(38)
    );
\in4x_G1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(39)
    );
\in4x_G1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      O => in4x_G1(3)
    );
\in4x_G1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(40)
    );
\in4x_G1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(41)
    );
\in4x_G1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(42)
    );
\in4x_G1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(43)
    );
\in4x_G1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(44)
    );
\in4x_G1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(45)
    );
\in4x_G1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(46)
    );
\in4x_G1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(47)
    );
\in4x_G1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_G1(48)
    );
\in4x_G1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_G1(49)
    );
\in4x_G1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      O => in4x_G1(4)
    );
\in4x_G1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_G_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_G1(50)
    );
\in4x_G1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_G1(51)
    );
\in4x_G1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(52)
    );
\in4x_G1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(53)
    );
\in4x_G1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(54)
    );
\in4x_G1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(55)
    );
\in4x_G1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(56)
    );
\in4x_G1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(57)
    );
\in4x_G1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(58)
    );
\in4x_G1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(59)
    );
\in4x_G1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_G_SW,
      O => in4x_G1(5)
    );
\in4x_G1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(60)
    );
\in4x_G1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO1_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(61)
    );
\in4x_G1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(62)
    );
\in4x_G1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(63)
    );
\in4x_G1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_G1(64)
    );
\in4x_G1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO1_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_G1(65)
    );
\in4x_G1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO1_G_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      O => in4x_G1(66)
    );
\in4x_G1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_G1(67)
    );
\in4x_G1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(68)
    );
\in4x_G1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO1_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(69)
    );
\in4x_G1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO1_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      O => in4x_G1(6)
    );
\in4x_G1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO1_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(70)
    );
\in4x_G1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      O => in4x_G1(71)
    );
\in4x_G1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => MISO1_G_SW,
      O => in4x_G1(72)
    );
\in4x_G1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__4_n_0\,
      I3 => MISO1_G_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      O => in4x_G1(73)
    );
\in4x_G1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      O => in4x_G1(7)
    );
\in4x_G1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => MISO1_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      O => in4x_G1(8)
    );
\in4x_G1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__13_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__2_n_0\,
      I3 => MISO1_G_SW,
      O => in4x_G1(9)
    );
\in4x_G1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[0]_i_1_n_0\,
      D => in4x_G1(0),
      Q => \in4x_G1_reg_n_0_[0]\,
      R => '0'
    );
\in4x_G1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_G1(10),
      Q => \in4x_G1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_G1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_G1(11),
      Q => \in4x_G1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_G1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_G1(12),
      Q => \in4x_G1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_G1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_G1(13),
      Q => \in4x_G1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_G1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_G1(14),
      Q => \in4x_G1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_G1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_G1(15),
      Q => \in4x_G1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_G1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_G1(16),
      Q => \in4x_G1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_G1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_G1(17),
      Q => \in4x_G1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_G1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_G1(18),
      Q => \in4x_G1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_G1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_G1(19),
      Q => \in4x_G1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_G1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[1]_i_1_n_0\,
      D => in4x_G1(1),
      Q => \in4x_G1_reg_n_0_[1]\,
      R => '0'
    );
\in4x_G1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_G1(20),
      Q => \in4x_G1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_G1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_G1(21),
      Q => \in4x_G1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_G1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_G1(22),
      Q => \in4x_G1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_G1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_G1(23),
      Q => \in4x_G1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_G1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_G1(24),
      Q => \in4x_G1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_G1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_G1(25),
      Q => \in4x_G1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_G1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_G1(26),
      Q => \in4x_G1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_G1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_G1(27),
      Q => \in4x_G1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_G1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_G1(28),
      Q => \in4x_G1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_G1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_G1(29),
      Q => \in4x_G1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_G1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_G1(2),
      Q => \in4x_G1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_G1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_G1(30),
      Q => \in4x_G1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_G1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_G1(31),
      Q => \in4x_G1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_G1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_G1(32),
      Q => \in4x_G1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_G1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_G1(33),
      Q => \in4x_G1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_G1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_G1(34),
      Q => \in4x_G1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_G1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_G1(35),
      Q => \in4x_G1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_G1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_G1(36),
      Q => \in4x_G1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_G1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_G1(37),
      Q => \in4x_G1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_G1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_G1(38),
      Q => \in4x_G1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_G1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_G1(39),
      Q => \in4x_G1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_G1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_G1(3),
      Q => \in4x_G1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_G1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_G1(40),
      Q => \in4x_G1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_G1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_G1(41),
      Q => \in4x_G1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_G1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_G1(42),
      Q => \in4x_G1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_G1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_G1(43),
      Q => \in4x_G1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_G1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_G1(44),
      Q => \in4x_G1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_G1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_G1(45),
      Q => \in4x_G1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_G1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_G1(46),
      Q => \in4x_G1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_G1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_G1(47),
      Q => \in4x_G1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_G1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_G1(48),
      Q => \in4x_G1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_G1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_G1(49),
      Q => \in4x_G1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_G1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_G1(4),
      Q => \in4x_G1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_G1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_G1(50),
      Q => \in4x_G1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_G1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_G1(51),
      Q => \in4x_G1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_G1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_G1(52),
      Q => \in4x_G1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_G1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_G1(53),
      Q => \in4x_G1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_G1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_G1(54),
      Q => \in4x_G1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_G1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_G1(55),
      Q => \in4x_G1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_G1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_G1(56),
      Q => \in4x_G1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_G1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_G1(57),
      Q => \in4x_G1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_G1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_G1(58),
      Q => \in4x_G1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_G1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_G1(59),
      Q => \in4x_G1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_G1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_G1(5),
      Q => \in4x_G1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_G1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_G1(60),
      Q => \in4x_G1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_G1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_G1(61),
      Q => \in4x_G1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_G1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_G1(62),
      Q => \in4x_G1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_G1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_G1(63),
      Q => \in4x_G1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_G1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_G1(64),
      Q => \in4x_G1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_G1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_G1(65),
      Q => \in4x_G1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_G1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_G1(66),
      Q => \in4x_G1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_G1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_G1(67),
      Q => \in4x_G1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_G1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_G1(68),
      Q => \in4x_G1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_G1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_G1(69),
      Q => \in4x_G1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_G1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_G1(6),
      Q => \in4x_G1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_G1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_G1(70),
      Q => \in4x_G1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_G1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_G1(71),
      Q => \in4x_G1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_G1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_G1(72),
      Q => \in4x_G1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_G1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_G1(73),
      Q => \in4x_G1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_G1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_G1(7),
      Q => \in4x_G1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_G1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_G1(8),
      Q => \in4x_G1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_G1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_G1(9),
      Q => \in4x_G1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_G2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      O => in4x_G2(0)
    );
\in4x_G2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO2_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      O => in4x_G2(10)
    );
\in4x_G2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      O => in4x_G2(11)
    );
\in4x_G2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(12)
    );
\in4x_G2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(13)
    );
\in4x_G2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(14)
    );
\in4x_G2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(15)
    );
\in4x_G2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_G2(16)
    );
\in4x_G2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_G2(17)
    );
\in4x_G2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_G_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_G2(18)
    );
\in4x_G2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_G2(19)
    );
\in4x_G2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_G_SW,
      O => in4x_G2(1)
    );
\in4x_G2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(20)
    );
\in4x_G2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(21)
    );
\in4x_G2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(22)
    );
\in4x_G2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(23)
    );
\in4x_G2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(24)
    );
\in4x_G2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO2_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(25)
    );
\in4x_G2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(26)
    );
\in4x_G2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(27)
    );
\in4x_G2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(28)
    );
\in4x_G2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(29)
    );
\in4x_G2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO2_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      O => in4x_G2(2)
    );
\in4x_G2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(30)
    );
\in4x_G2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(31)
    );
\in4x_G2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_G2(32)
    );
\in4x_G2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_G2(33)
    );
\in4x_G2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_G_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_G2(34)
    );
\in4x_G2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_G2(35)
    );
\in4x_G2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(36)
    );
\in4x_G2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(37)
    );
\in4x_G2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(38)
    );
\in4x_G2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(39)
    );
\in4x_G2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      O => in4x_G2(3)
    );
\in4x_G2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(40)
    );
\in4x_G2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO2_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(41)
    );
\in4x_G2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(42)
    );
\in4x_G2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(43)
    );
\in4x_G2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(44)
    );
\in4x_G2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(45)
    );
\in4x_G2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(46)
    );
\in4x_G2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(47)
    );
\in4x_G2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_G2(48)
    );
\in4x_G2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_G2(49)
    );
\in4x_G2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      O => in4x_G2(4)
    );
\in4x_G2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_G_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_G2(50)
    );
\in4x_G2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_G2(51)
    );
\in4x_G2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(52)
    );
\in4x_G2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(53)
    );
\in4x_G2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(54)
    );
\in4x_G2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(55)
    );
\in4x_G2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(56)
    );
\in4x_G2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO2_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(57)
    );
\in4x_G2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(58)
    );
\in4x_G2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(59)
    );
\in4x_G2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_G_SW,
      O => in4x_G2(5)
    );
\in4x_G2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(60)
    );
\in4x_G2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => MISO2_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(61)
    );
\in4x_G2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(62)
    );
\in4x_G2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(63)
    );
\in4x_G2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_G2(64)
    );
\in4x_G2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO2_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_G2(65)
    );
\in4x_G2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_G_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_G2(66)
    );
\in4x_G2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_G2(67)
    );
\in4x_G2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(68)
    );
\in4x_G2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO2_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(69)
    );
\in4x_G2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO2_G_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      O => in4x_G2(6)
    );
\in4x_G2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_G_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(70)
    );
\in4x_G2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_G2(71)
    );
\in4x_G2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => MISO2_G_SW,
      O => in4x_G2(72)
    );
\in4x_G2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I3 => MISO2_G_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      O => in4x_G2(73)
    );
\in4x_G2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      O => in4x_G2(7)
    );
\in4x_G2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => MISO2_G_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      O => in4x_G2(8)
    );
\in4x_G2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO2_G_SW,
      O => in4x_G2(9)
    );
\in4x_G2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[0]_i_1_n_0\,
      D => in4x_G2(0),
      Q => \in4x_G2_reg_n_0_[0]\,
      R => '0'
    );
\in4x_G2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_G2(10),
      Q => \in4x_G2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_G2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_G2(11),
      Q => \in4x_G2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_G2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_G2(12),
      Q => \in4x_G2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_G2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_G2(13),
      Q => \in4x_G2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_G2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_G2(14),
      Q => \in4x_G2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_G2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_G2(15),
      Q => \in4x_G2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_G2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_G2(16),
      Q => \in4x_G2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_G2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_G2(17),
      Q => \in4x_G2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_G2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_G2(18),
      Q => \in4x_G2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_G2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_G2(19),
      Q => \in4x_G2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_G2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[1]_i_1_n_0\,
      D => in4x_G2(1),
      Q => \in4x_G2_reg_n_0_[1]\,
      R => '0'
    );
\in4x_G2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_G2(20),
      Q => \in4x_G2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_G2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_G2(21),
      Q => \in4x_G2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_G2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_G2(22),
      Q => \in4x_G2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_G2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_G2(23),
      Q => \in4x_G2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_G2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_G2(24),
      Q => \in4x_G2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_G2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_G2(25),
      Q => \in4x_G2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_G2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_G2(26),
      Q => \in4x_G2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_G2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_G2(27),
      Q => \in4x_G2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_G2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_G2(28),
      Q => \in4x_G2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_G2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_G2(29),
      Q => \in4x_G2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_G2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_G2(2),
      Q => \in4x_G2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_G2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_G2(30),
      Q => \in4x_G2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_G2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_G2(31),
      Q => \in4x_G2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_G2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_G2(32),
      Q => \in4x_G2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_G2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_G2(33),
      Q => \in4x_G2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_G2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_G2(34),
      Q => \in4x_G2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_G2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_G2(35),
      Q => \in4x_G2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_G2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_G2(36),
      Q => \in4x_G2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_G2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_G2(37),
      Q => \in4x_G2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_G2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_G2(38),
      Q => \in4x_G2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_G2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_G2(39),
      Q => \in4x_G2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_G2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_G2(3),
      Q => \in4x_G2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_G2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_G2(40),
      Q => \in4x_G2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_G2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_G2(41),
      Q => \in4x_G2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_G2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_G2(42),
      Q => \in4x_G2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_G2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_G2(43),
      Q => \in4x_G2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_G2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_G2(44),
      Q => \in4x_G2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_G2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_G2(45),
      Q => \in4x_G2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_G2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_G2(46),
      Q => \in4x_G2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_G2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_G2(47),
      Q => \in4x_G2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_G2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_G2(48),
      Q => \in4x_G2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_G2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_G2(49),
      Q => \in4x_G2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_G2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_G2(4),
      Q => \in4x_G2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_G2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_G2(50),
      Q => \in4x_G2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_G2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_G2(51),
      Q => \in4x_G2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_G2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_G2(52),
      Q => \in4x_G2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_G2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_G2(53),
      Q => \in4x_G2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_G2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_G2(54),
      Q => \in4x_G2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_G2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_G2(55),
      Q => \in4x_G2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_G2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_G2(56),
      Q => \in4x_G2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_G2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_G2(57),
      Q => \in4x_G2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_G2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_G2(58),
      Q => \in4x_G2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_G2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_G2(59),
      Q => \in4x_G2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_G2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_G2(5),
      Q => \in4x_G2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_G2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_G2(60),
      Q => \in4x_G2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_G2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_G2(61),
      Q => \in4x_G2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_G2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_G2(62),
      Q => \in4x_G2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_G2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_G2(63),
      Q => \in4x_G2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_G2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_G2(64),
      Q => \in4x_G2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_G2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_G2(65),
      Q => \in4x_G2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_G2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_G2(66),
      Q => \in4x_G2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_G2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_G2(67),
      Q => \in4x_G2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_G2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_G2(68),
      Q => \in4x_G2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_G2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_G2(69),
      Q => \in4x_G2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_G2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_G2(6),
      Q => \in4x_G2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_G2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_G2(70),
      Q => \in4x_G2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_G2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_G2(71),
      Q => \in4x_G2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_G2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_G2(72),
      Q => \in4x_G2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_G2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_G2(73),
      Q => \in4x_G2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_G2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_G2(7),
      Q => \in4x_G2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_G2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_G2(8),
      Q => \in4x_G2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_G2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_G2(9),
      Q => \in4x_G2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_H1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      O => in4x_H1(0)
    );
\in4x_H1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO1_H_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      O => in4x_H1(10)
    );
\in4x_H1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      O => in4x_H1(11)
    );
\in4x_H1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(12)
    );
\in4x_H1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_H_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(13)
    );
\in4x_H1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO1_H_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(14)
    );
\in4x_H1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(15)
    );
\in4x_H1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_H1(16)
    );
\in4x_H1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_H_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_H1(17)
    );
\in4x_H1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO1_H_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_H1(18)
    );
\in4x_H1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_H1(19)
    );
\in4x_H1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO1_H_SW,
      O => in4x_H1(1)
    );
\in4x_H1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(20)
    );
\in4x_H1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_H_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(21)
    );
\in4x_H1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO1_H_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(22)
    );
\in4x_H1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(23)
    );
\in4x_H1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(24)
    );
\in4x_H1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_H_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(25)
    );
\in4x_H1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO1_H_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(26)
    );
\in4x_H1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(27)
    );
\in4x_H1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(28)
    );
\in4x_H1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_H_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(29)
    );
\in4x_H1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO1_H_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      O => in4x_H1(2)
    );
\in4x_H1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO1_H_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(30)
    );
\in4x_H1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(31)
    );
\in4x_H1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_H1(32)
    );
\in4x_H1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_H_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_H1(33)
    );
\in4x_H1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO1_H_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_H1(34)
    );
\in4x_H1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_H1(35)
    );
\in4x_H1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(36)
    );
\in4x_H1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_H_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(37)
    );
\in4x_H1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO1_H_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(38)
    );
\in4x_H1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(39)
    );
\in4x_H1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      O => in4x_H1(3)
    );
\in4x_H1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(40)
    );
\in4x_H1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => MISO1_H_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(41)
    );
\in4x_H1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO1_H_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(42)
    );
\in4x_H1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[43]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(43)
    );
\in4x_H1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(44)
    );
\in4x_H1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_H_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(45)
    );
\in4x_H1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO1_H_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(46)
    );
\in4x_H1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(47)
    );
\in4x_H1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_H1(48)
    );
\in4x_H1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_H_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_H1(49)
    );
\in4x_H1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      O => in4x_H1(4)
    );
\in4x_H1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO1_H_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_H1(50)
    );
\in4x_H1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_H1(51)
    );
\in4x_H1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(52)
    );
\in4x_H1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_H_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(53)
    );
\in4x_H1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO1_H_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(54)
    );
\in4x_H1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(55)
    );
\in4x_H1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(56)
    );
\in4x_H1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => MISO1_H_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(57)
    );
\in4x_H1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO1_H_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(58)
    );
\in4x_H1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[59]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(59)
    );
\in4x_H1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO1_H_SW,
      O => in4x_H1(5)
    );
\in4x_H1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(60)
    );
\in4x_H1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO1_H_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(61)
    );
\in4x_H1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO1_H_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(62)
    );
\in4x_H1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(63)
    );
\in4x_H1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_H1(64)
    );
\in4x_H1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO1_H_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_H1(65)
    );
\in4x_H1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO1_H_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      O => in4x_H1(66)
    );
\in4x_H1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_H1(67)
    );
\in4x_H1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(68)
    );
\in4x_H1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO1_H_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(69)
    );
\in4x_H1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO1_H_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      O => in4x_H1(6)
    );
\in4x_H1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO1_H_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(70)
    );
\in4x_H1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      O => in4x_H1(71)
    );
\in4x_H1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I4 => MISO1_H_SW,
      O => in4x_H1(72)
    );
\in4x_H1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I3 => MISO1_H_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      O => in4x_H1(73)
    );
\in4x_H1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      O => in4x_H1(7)
    );
\in4x_H1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => MISO1_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      O => in4x_H1(8)
    );
\in4x_H1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__3_n_0\,
      I3 => MISO1_H_SW,
      O => in4x_H1(9)
    );
\in4x_H1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[0]_i_1_n_0\,
      D => in4x_H1(0),
      Q => \in4x_H1_reg_n_0_[0]\,
      R => '0'
    );
\in4x_H1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_H1(10),
      Q => \in4x_H1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_H1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_H1(11),
      Q => \in4x_H1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_H1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_H1(12),
      Q => \in4x_H1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_H1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_H1(13),
      Q => \in4x_H1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_H1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_H1(14),
      Q => \in4x_H1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_H1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_H1(15),
      Q => \in4x_H1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_H1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_H1(16),
      Q => \in4x_H1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_H1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_H1(17),
      Q => \in4x_H1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_H1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_H1(18),
      Q => \in4x_H1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_H1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_H1(19),
      Q => \in4x_H1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_H1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[1]_i_1_n_0\,
      D => in4x_H1(1),
      Q => \in4x_H1_reg_n_0_[1]\,
      R => '0'
    );
\in4x_H1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_H1(20),
      Q => \in4x_H1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_H1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_H1(21),
      Q => \in4x_H1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_H1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_H1(22),
      Q => \in4x_H1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_H1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_H1(23),
      Q => \in4x_H1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_H1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_H1(24),
      Q => \in4x_H1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_H1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_H1(25),
      Q => \in4x_H1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_H1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_H1(26),
      Q => \in4x_H1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_H1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_H1(27),
      Q => \in4x_H1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_H1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_H1(28),
      Q => \in4x_H1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_H1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_H1(29),
      Q => \in4x_H1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_H1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_H1(2),
      Q => \in4x_H1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_H1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_H1(30),
      Q => \in4x_H1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_H1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_H1(31),
      Q => \in4x_H1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_H1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_H1(32),
      Q => \in4x_H1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_H1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_H1(33),
      Q => \in4x_H1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_H1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_H1(34),
      Q => \in4x_H1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_H1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_H1(35),
      Q => \in4x_H1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_H1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_H1(36),
      Q => \in4x_H1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_H1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_H1(37),
      Q => \in4x_H1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_H1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_H1(38),
      Q => \in4x_H1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_H1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_H1(39),
      Q => \in4x_H1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_H1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_H1(3),
      Q => \in4x_H1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_H1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_H1(40),
      Q => \in4x_H1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_H1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_H1(41),
      Q => \in4x_H1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_H1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_H1(42),
      Q => \in4x_H1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_H1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_H1(43),
      Q => \in4x_H1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_H1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_H1(44),
      Q => \in4x_H1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_H1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_H1(45),
      Q => \in4x_H1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_H1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_H1(46),
      Q => \in4x_H1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_H1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_H1(47),
      Q => \in4x_H1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_H1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_H1(48),
      Q => \in4x_H1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_H1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_H1(49),
      Q => \in4x_H1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_H1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_H1(4),
      Q => \in4x_H1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_H1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_H1(50),
      Q => \in4x_H1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_H1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_H1(51),
      Q => \in4x_H1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_H1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_H1(52),
      Q => \in4x_H1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_H1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_H1(53),
      Q => \in4x_H1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_H1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_H1(54),
      Q => \in4x_H1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_H1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_H1(55),
      Q => \in4x_H1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_H1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_H1(56),
      Q => \in4x_H1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_H1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_H1(57),
      Q => \in4x_H1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_H1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_H1(58),
      Q => \in4x_H1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_H1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_H1(59),
      Q => \in4x_H1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_H1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_H1(5),
      Q => \in4x_H1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_H1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_H1(60),
      Q => \in4x_H1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_H1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_H1(61),
      Q => \in4x_H1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_H1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_H1(62),
      Q => \in4x_H1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_H1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_H1(63),
      Q => \in4x_H1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_H1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_H1(64),
      Q => \in4x_H1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_H1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_H1(65),
      Q => \in4x_H1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_H1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_H1(66),
      Q => \in4x_H1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_H1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_H1(67),
      Q => \in4x_H1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_H1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_H1(68),
      Q => \in4x_H1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_H1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_H1(69),
      Q => \in4x_H1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_H1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_H1(6),
      Q => \in4x_H1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_H1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_H1(70),
      Q => \in4x_H1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_H1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_H1(71),
      Q => \in4x_H1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_H1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_H1(72),
      Q => \in4x_H1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_H1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_H1(73),
      Q => \in4x_H1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_H1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_H1(7),
      Q => \in4x_H1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_H1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_H1(8),
      Q => \in4x_H1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_H1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_H1(9),
      Q => \in4x_H1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_H2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(0)
    );
\in4x_H2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_H2(10)
    );
\in4x_H2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(11)
    );
\in4x_H2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(12)
    );
\in4x_H2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(13)
    );
\in4x_H2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_H2(14)
    );
\in4x_H2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(15)
    );
\in4x_H2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(16)
    );
\in4x_H2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(17)
    );
\in4x_H2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_H2(18)
    );
\in4x_H2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(19)
    );
\in4x_H2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(1)
    );
\in4x_H2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I2 => \in4x_H2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(20)
    );
\in4x_H2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(21)
    );
\in4x_H2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_H2(22)
    );
\in4x_H2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_H2(23)
    );
\in4x_H2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(24)
    );
\in4x_H2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(25)
    );
\in4x_H2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_H2(26)
    );
\in4x_H2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(27)
    );
\in4x_H2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(28)
    );
\in4x_H2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(29)
    );
\in4x_H2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_H2(2)
    );
\in4x_H2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_H2(30)
    );
\in4x_H2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(31)
    );
\in4x_H2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(32)
    );
\in4x_H2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(33)
    );
\in4x_H2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_H2(34)
    );
\in4x_H2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(35)
    );
\in4x_H2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I2 => \in4x_H2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(36)
    );
\in4x_H2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(37)
    );
\in4x_H2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_H2(38)
    );
\in4x_H2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(39)
    );
\in4x_H2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(3)
    );
\in4x_H2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(40)
    );
\in4x_H2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(41)
    );
\in4x_H2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_H2(42)
    );
\in4x_H2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(43)
    );
\in4x_H2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(44)
    );
\in4x_H2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_H2(45)
    );
\in4x_H2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_H2(46)
    );
\in4x_H2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(47)
    );
\in4x_H2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(48)
    );
\in4x_H2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(49)
    );
\in4x_H2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I2 => \in4x_H2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(4)
    );
\in4x_H2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_H2(50)
    );
\in4x_H2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(51)
    );
\in4x_H2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_H2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(52)
    );
\in4x_H2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_H2(53)
    );
\in4x_H2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_H2(54)
    );
\in4x_H2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_H2(55)
    );
\in4x_H2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_H2(56)
    );
\in4x_H2[56]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I1 => MISO2_H_SW,
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      O => \in4x_H2[56]_i_2_n_0\
    );
\in4x_H2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_H2(57)
    );
\in4x_H2[57]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => MISO2_H_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      O => \in4x_H2[57]_i_2_n_0\
    );
\in4x_H2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_H2(58)
    );
\in4x_H2[58]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I1 => MISO2_H_SW,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      O => \in4x_H2[58]_i_2_n_0\
    );
\in4x_H2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_H2(59)
    );
\in4x_H2[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => MISO2_H_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      O => \in4x_H2[59]_i_2_n_0\
    );
\in4x_H2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(5)
    );
\in4x_H2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => main_state(1),
      I2 => MISO2_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => in4x_H2(60)
    );
\in4x_H2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_H_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_H2(61)
    );
\in4x_H2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => in4x_H2(62)
    );
\in4x_H2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => MISO2_H_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => in4x_H2(63)
    );
\in4x_H2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_H2(64)
    );
\in4x_H2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_H_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_H2(65)
    );
\in4x_H2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_H2(66)
    );
\in4x_H2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => MISO2_H_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => in4x_H2(67)
    );
\in4x_H2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => main_state(1),
      I2 => MISO2_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => in4x_H2(68)
    );
\in4x_H2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_H_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_H2(69)
    );
\in4x_H2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_H2(6)
    );
\in4x_H2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_H_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => in4x_H2(70)
    );
\in4x_H2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => MISO2_H_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => in4x_H2(71)
    );
\in4x_H2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO2_H_SW,
      I3 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_H2(72)
    );
\in4x_H2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => MISO2_H_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_H2(73)
    );
\in4x_H2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => \in4x_H2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(7)
    );
\in4x_H2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(8)
    );
\in4x_H2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_H2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_H2(9)
    );
\in4x_H2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[0]_i_1_n_0\,
      D => in4x_H2(0),
      Q => \in4x_H2_reg_n_0_[0]\,
      R => '0'
    );
\in4x_H2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_H2(10),
      Q => \in4x_H2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_H2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_H2(11),
      Q => \in4x_H2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_H2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_H2(12),
      Q => \in4x_H2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_H2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_H2(13),
      Q => \in4x_H2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_H2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_H2(14),
      Q => \in4x_H2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_H2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_H2(15),
      Q => \in4x_H2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_H2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_H2(16),
      Q => \in4x_H2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_H2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_H2(17),
      Q => \in4x_H2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_H2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_H2(18),
      Q => \in4x_H2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_H2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_H2(19),
      Q => \in4x_H2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_H2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[1]_i_1_n_0\,
      D => in4x_H2(1),
      Q => \in4x_H2_reg_n_0_[1]\,
      R => '0'
    );
\in4x_H2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_H2(20),
      Q => \in4x_H2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_H2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_H2(21),
      Q => \in4x_H2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_H2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_H2(22),
      Q => \in4x_H2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_H2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_H2(23),
      Q => \in4x_H2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_H2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_H2(24),
      Q => \in4x_H2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_H2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_H2(25),
      Q => \in4x_H2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_H2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_H2(26),
      Q => \in4x_H2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_H2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_H2(27),
      Q => \in4x_H2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_H2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_H2(28),
      Q => \in4x_H2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_H2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_H2(29),
      Q => \in4x_H2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_H2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_H2(2),
      Q => \in4x_H2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_H2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_H2(30),
      Q => \in4x_H2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_H2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_H2(31),
      Q => \in4x_H2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_H2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_H2(32),
      Q => \in4x_H2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_H2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_H2(33),
      Q => \in4x_H2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_H2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_H2(34),
      Q => \in4x_H2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_H2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_H2(35),
      Q => \in4x_H2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_H2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_H2(36),
      Q => \in4x_H2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_H2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_H2(37),
      Q => \in4x_H2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_H2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_H2(38),
      Q => \in4x_H2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_H2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_H2(39),
      Q => \in4x_H2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_H2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_H2(3),
      Q => \in4x_H2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_H2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_H2(40),
      Q => \in4x_H2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_H2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_H2(41),
      Q => \in4x_H2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_H2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_H2(42),
      Q => \in4x_H2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_H2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_H2(43),
      Q => \in4x_H2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_H2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_H2(44),
      Q => \in4x_H2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_H2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_H2(45),
      Q => \in4x_H2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_H2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_H2(46),
      Q => \in4x_H2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_H2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_H2(47),
      Q => \in4x_H2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_H2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_H2(48),
      Q => \in4x_H2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_H2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_H2(49),
      Q => \in4x_H2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_H2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_H2(4),
      Q => \in4x_H2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_H2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_H2(50),
      Q => \in4x_H2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_H2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_H2(51),
      Q => \in4x_H2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_H2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_H2(52),
      Q => \in4x_H2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_H2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_H2(53),
      Q => \in4x_H2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_H2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_H2(54),
      Q => \in4x_H2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_H2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_H2(55),
      Q => \in4x_H2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_H2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_H2(56),
      Q => \in4x_H2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_H2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_H2(57),
      Q => \in4x_H2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_H2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_H2(58),
      Q => \in4x_H2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_H2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_H2(59),
      Q => \in4x_H2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_H2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_H2(5),
      Q => \in4x_H2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_H2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_H2(60),
      Q => \in4x_H2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_H2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_H2(61),
      Q => \in4x_H2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_H2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_H2(62),
      Q => \in4x_H2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_H2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_H2(63),
      Q => \in4x_H2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_H2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_H2(64),
      Q => \in4x_H2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_H2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_H2(65),
      Q => \in4x_H2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_H2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_H2(66),
      Q => \in4x_H2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_H2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_H2(67),
      Q => \in4x_H2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_H2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_H2(68),
      Q => \in4x_H2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_H2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_H2(69),
      Q => \in4x_H2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_H2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_H2(6),
      Q => \in4x_H2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_H2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_H2(70),
      Q => \in4x_H2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_H2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_H2(71),
      Q => \in4x_H2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_H2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_H2(72),
      Q => \in4x_H2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_H2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_H2(73),
      Q => \in4x_H2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_H2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_H2(7),
      Q => \in4x_H2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_H2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_H2(8),
      Q => \in4x_H2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_H2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_H2(9),
      Q => \in4x_H2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_I1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(0)
    );
\in4x_I1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I1(10)
    );
\in4x_I1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(11)
    );
\in4x_I1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(12)
    );
\in4x_I1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_I1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(13)
    );
\in4x_I1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I1(14)
    );
\in4x_I1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(15)
    );
\in4x_I1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(16)
    );
\in4x_I1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_I1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(17)
    );
\in4x_I1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I1(18)
    );
\in4x_I1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(19)
    );
\in4x_I1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_I1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(1)
    );
\in4x_I1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I2 => \in4x_I1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(20)
    );
\in4x_I1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_I1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(21)
    );
\in4x_I1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I1(22)
    );
\in4x_I1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I1(23)
    );
\in4x_I1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(24)
    );
\in4x_I1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_I1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(25)
    );
\in4x_I1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I1(26)
    );
\in4x_I1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(27)
    );
\in4x_I1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(28)
    );
\in4x_I1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_I1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(29)
    );
\in4x_I1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I1(2)
    );
\in4x_I1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I1(30)
    );
\in4x_I1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(31)
    );
\in4x_I1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(32)
    );
\in4x_I1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_I1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(33)
    );
\in4x_I1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I1(34)
    );
\in4x_I1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(35)
    );
\in4x_I1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I2 => \in4x_I1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(36)
    );
\in4x_I1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_I1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(37)
    );
\in4x_I1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I1(38)
    );
\in4x_I1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(39)
    );
\in4x_I1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(3)
    );
\in4x_I1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(40)
    );
\in4x_I1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_I1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I1(41)
    );
\in4x_I1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I1(42)
    );
\in4x_I1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(43)
    );
\in4x_I1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(44)
    );
\in4x_I1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_I1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(45)
    );
\in4x_I1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I1(46)
    );
\in4x_I1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(47)
    );
\in4x_I1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(48)
    );
\in4x_I1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_I1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(49)
    );
\in4x_I1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I2 => \in4x_I1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(4)
    );
\in4x_I1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I1(50)
    );
\in4x_I1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(51)
    );
\in4x_I1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I2 => \in4x_I1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(52)
    );
\in4x_I1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_I1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I1(53)
    );
\in4x_I1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I1(54)
    );
\in4x_I1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I1(55)
    );
\in4x_I1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I1(56)
    );
\in4x_I1[56]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I1 => MISO1_I_SW,
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      O => \in4x_I1[56]_i_2_n_0\
    );
\in4x_I1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_I1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I1(57)
    );
\in4x_I1[57]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => MISO1_I_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      O => \in4x_I1[57]_i_2_n_0\
    );
\in4x_I1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I1(58)
    );
\in4x_I1[58]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I1 => MISO1_I_SW,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      O => \in4x_I1[58]_i_2_n_0\
    );
\in4x_I1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I1(59)
    );
\in4x_I1[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => MISO1_I_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      O => \in4x_I1[59]_i_2_n_0\
    );
\in4x_I1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_I1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(5)
    );
\in4x_I1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I1 => main_state(1),
      I2 => MISO1_I_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => in4x_I1(60)
    );
\in4x_I1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_I_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_I1(61)
    );
\in4x_I1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_I_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => in4x_I1(62)
    );
\in4x_I1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => MISO1_I_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => in4x_I1(63)
    );
\in4x_I1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_I_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_I1(64)
    );
\in4x_I1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_I_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_I1(65)
    );
\in4x_I1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_I_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_I1(66)
    );
\in4x_I1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => MISO1_I_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => in4x_I1(67)
    );
\in4x_I1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => main_state(1),
      I2 => MISO1_I_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => in4x_I1(68)
    );
\in4x_I1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_I_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_I1(69)
    );
\in4x_I1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I1(6)
    );
\in4x_I1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_I_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => in4x_I1(70)
    );
\in4x_I1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => MISO1_I_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => in4x_I1(71)
    );
\in4x_I1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_I_SW,
      I3 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_I1(72)
    );
\in4x_I1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => MISO1_I_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_I1(73)
    );
\in4x_I1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => \in4x_I1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(7)
    );
\in4x_I1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(8)
    );
\in4x_I1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_I1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I1(9)
    );
\in4x_I1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[0]_i_1_n_0\,
      D => in4x_I1(0),
      Q => \in4x_I1_reg_n_0_[0]\,
      R => '0'
    );
\in4x_I1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_I1(10),
      Q => \in4x_I1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_I1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_I1(11),
      Q => \in4x_I1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_I1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_I1(12),
      Q => \in4x_I1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_I1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_I1(13),
      Q => \in4x_I1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_I1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_I1(14),
      Q => \in4x_I1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_I1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_I1(15),
      Q => \in4x_I1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_I1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_I1(16),
      Q => \in4x_I1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_I1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_I1(17),
      Q => \in4x_I1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_I1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_I1(18),
      Q => \in4x_I1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_I1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_I1(19),
      Q => \in4x_I1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_I1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[1]_i_1_n_0\,
      D => in4x_I1(1),
      Q => \in4x_I1_reg_n_0_[1]\,
      R => '0'
    );
\in4x_I1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_I1(20),
      Q => \in4x_I1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_I1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_I1(21),
      Q => \in4x_I1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_I1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_I1(22),
      Q => \in4x_I1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_I1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_I1(23),
      Q => \in4x_I1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_I1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_I1(24),
      Q => \in4x_I1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_I1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_I1(25),
      Q => \in4x_I1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_I1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_I1(26),
      Q => \in4x_I1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_I1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_I1(27),
      Q => \in4x_I1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_I1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_I1(28),
      Q => \in4x_I1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_I1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_I1(29),
      Q => \in4x_I1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_I1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_I1(2),
      Q => \in4x_I1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_I1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_I1(30),
      Q => \in4x_I1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_I1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_I1(31),
      Q => \in4x_I1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_I1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_I1(32),
      Q => \in4x_I1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_I1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_I1(33),
      Q => \in4x_I1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_I1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_I1(34),
      Q => \in4x_I1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_I1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_I1(35),
      Q => \in4x_I1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_I1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_I1(36),
      Q => \in4x_I1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_I1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_I1(37),
      Q => \in4x_I1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_I1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_I1(38),
      Q => \in4x_I1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_I1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_I1(39),
      Q => \in4x_I1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_I1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_I1(3),
      Q => \in4x_I1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_I1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_I1(40),
      Q => \in4x_I1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_I1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_I1(41),
      Q => \in4x_I1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_I1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_I1(42),
      Q => \in4x_I1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_I1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_I1(43),
      Q => \in4x_I1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_I1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_I1(44),
      Q => \in4x_I1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_I1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_I1(45),
      Q => \in4x_I1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_I1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_I1(46),
      Q => \in4x_I1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_I1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_I1(47),
      Q => \in4x_I1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_I1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_I1(48),
      Q => \in4x_I1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_I1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_I1(49),
      Q => \in4x_I1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_I1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_I1(4),
      Q => \in4x_I1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_I1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_I1(50),
      Q => \in4x_I1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_I1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_I1(51),
      Q => \in4x_I1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_I1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_I1(52),
      Q => \in4x_I1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_I1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_I1(53),
      Q => \in4x_I1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_I1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_I1(54),
      Q => \in4x_I1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_I1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_I1(55),
      Q => \in4x_I1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_I1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_I1(56),
      Q => \in4x_I1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_I1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_I1(57),
      Q => \in4x_I1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_I1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_I1(58),
      Q => \in4x_I1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_I1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_I1(59),
      Q => \in4x_I1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_I1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_I1(5),
      Q => \in4x_I1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_I1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_I1(60),
      Q => \in4x_I1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_I1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_I1(61),
      Q => \in4x_I1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_I1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_I1(62),
      Q => \in4x_I1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_I1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_I1(63),
      Q => \in4x_I1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_I1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_I1(64),
      Q => \in4x_I1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_I1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_I1(65),
      Q => \in4x_I1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_I1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_I1(66),
      Q => \in4x_I1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_I1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_I1(67),
      Q => \in4x_I1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_I1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_I1(68),
      Q => \in4x_I1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_I1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_I1(69),
      Q => \in4x_I1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_I1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_I1(6),
      Q => \in4x_I1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_I1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_I1(70),
      Q => \in4x_I1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_I1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_I1(71),
      Q => \in4x_I1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_I1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_I1(72),
      Q => \in4x_I1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_I1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_I1(73),
      Q => \in4x_I1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_I1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_I1(7),
      Q => \in4x_I1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_I1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_I1(8),
      Q => \in4x_I1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_I1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_I1(9),
      Q => \in4x_I1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_I2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(0)
    );
\in4x_I2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I2(10)
    );
\in4x_I2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(11)
    );
\in4x_I2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(12)
    );
\in4x_I2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(13)
    );
\in4x_I2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I2(14)
    );
\in4x_I2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(15)
    );
\in4x_I2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(16)
    );
\in4x_I2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(17)
    );
\in4x_I2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I2(18)
    );
\in4x_I2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(19)
    );
\in4x_I2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(1)
    );
\in4x_I2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I2 => \in4x_I2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(20)
    );
\in4x_I2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(21)
    );
\in4x_I2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I2(22)
    );
\in4x_I2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I2(23)
    );
\in4x_I2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(24)
    );
\in4x_I2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(25)
    );
\in4x_I2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I2(26)
    );
\in4x_I2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(27)
    );
\in4x_I2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(28)
    );
\in4x_I2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(29)
    );
\in4x_I2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I2(2)
    );
\in4x_I2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I2(30)
    );
\in4x_I2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(31)
    );
\in4x_I2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(32)
    );
\in4x_I2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(33)
    );
\in4x_I2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I2(34)
    );
\in4x_I2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(35)
    );
\in4x_I2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I2 => \in4x_I2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(36)
    );
\in4x_I2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(37)
    );
\in4x_I2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I2(38)
    );
\in4x_I2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(39)
    );
\in4x_I2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(3)
    );
\in4x_I2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(40)
    );
\in4x_I2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_I2(41)
    );
\in4x_I2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I2(42)
    );
\in4x_I2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(43)
    );
\in4x_I2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(44)
    );
\in4x_I2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(45)
    );
\in4x_I2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I2(46)
    );
\in4x_I2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(47)
    );
\in4x_I2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(48)
    );
\in4x_I2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(49)
    );
\in4x_I2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I2 => \in4x_I2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(4)
    );
\in4x_I2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I2(50)
    );
\in4x_I2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(51)
    );
\in4x_I2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_I2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(52)
    );
\in4x_I2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_I2(53)
    );
\in4x_I2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I2(54)
    );
\in4x_I2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I2(55)
    );
\in4x_I2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I2(56)
    );
\in4x_I2[56]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I1 => MISO2_I_SW,
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      O => \in4x_I2[56]_i_2_n_0\
    );
\in4x_I2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I2(57)
    );
\in4x_I2[57]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => MISO2_I_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      O => \in4x_I2[57]_i_2_n_0\
    );
\in4x_I2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_I2(58)
    );
\in4x_I2[58]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I1 => MISO2_I_SW,
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      O => \in4x_I2[58]_i_2_n_0\
    );
\in4x_I2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I2(59)
    );
\in4x_I2[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => MISO2_I_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__16_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      O => \in4x_I2[59]_i_2_n_0\
    );
\in4x_I2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(5)
    );
\in4x_I2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => main_state(1),
      I2 => MISO2_I_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => in4x_I2(60)
    );
\in4x_I2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_I_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_I2(61)
    );
\in4x_I2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_I_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => in4x_I2(62)
    );
\in4x_I2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => MISO2_I_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => in4x_I2(63)
    );
\in4x_I2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_I_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_I2(64)
    );
\in4x_I2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_I_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_I2(65)
    );
\in4x_I2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_I_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_I2(66)
    );
\in4x_I2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => MISO2_I_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => in4x_I2(67)
    );
\in4x_I2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => main_state(1),
      I2 => MISO2_I_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => in4x_I2(68)
    );
\in4x_I2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_I_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_I2(69)
    );
\in4x_I2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_I2(6)
    );
\in4x_I2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_I_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => in4x_I2(70)
    );
\in4x_I2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => MISO2_I_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => in4x_I2(71)
    );
\in4x_I2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO2_I_SW,
      I3 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_I2(72)
    );
\in4x_I2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => MISO2_I_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_I2(73)
    );
\in4x_I2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => \in4x_I2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(7)
    );
\in4x_I2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(8)
    );
\in4x_I2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__12_n_0\,
      I2 => \in4x_I2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_I2(9)
    );
\in4x_I2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[0]_i_1_n_0\,
      D => in4x_I2(0),
      Q => \in4x_I2_reg_n_0_[0]\,
      R => '0'
    );
\in4x_I2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_I2(10),
      Q => \in4x_I2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_I2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_I2(11),
      Q => \in4x_I2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_I2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_I2(12),
      Q => \in4x_I2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_I2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_I2(13),
      Q => \in4x_I2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_I2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_I2(14),
      Q => \in4x_I2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_I2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_I2(15),
      Q => \in4x_I2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_I2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_I2(16),
      Q => \in4x_I2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_I2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_I2(17),
      Q => \in4x_I2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_I2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_I2(18),
      Q => \in4x_I2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_I2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_I2(19),
      Q => \in4x_I2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_I2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[1]_i_1_n_0\,
      D => in4x_I2(1),
      Q => \in4x_I2_reg_n_0_[1]\,
      R => '0'
    );
\in4x_I2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_I2(20),
      Q => \in4x_I2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_I2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_I2(21),
      Q => \in4x_I2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_I2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_I2(22),
      Q => \in4x_I2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_I2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_I2(23),
      Q => \in4x_I2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_I2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_I2(24),
      Q => \in4x_I2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_I2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_I2(25),
      Q => \in4x_I2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_I2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_I2(26),
      Q => \in4x_I2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_I2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_I2(27),
      Q => \in4x_I2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_I2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_I2(28),
      Q => \in4x_I2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_I2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_I2(29),
      Q => \in4x_I2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_I2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_I2(2),
      Q => \in4x_I2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_I2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_I2(30),
      Q => \in4x_I2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_I2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_I2(31),
      Q => \in4x_I2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_I2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_I2(32),
      Q => \in4x_I2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_I2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_I2(33),
      Q => \in4x_I2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_I2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_I2(34),
      Q => \in4x_I2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_I2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_I2(35),
      Q => \in4x_I2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_I2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_I2(36),
      Q => \in4x_I2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_I2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_I2(37),
      Q => \in4x_I2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_I2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_I2(38),
      Q => \in4x_I2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_I2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_I2(39),
      Q => \in4x_I2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_I2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_I2(3),
      Q => \in4x_I2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_I2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_I2(40),
      Q => \in4x_I2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_I2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_I2(41),
      Q => \in4x_I2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_I2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_I2(42),
      Q => \in4x_I2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_I2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_I2(43),
      Q => \in4x_I2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_I2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_I2(44),
      Q => \in4x_I2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_I2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_I2(45),
      Q => \in4x_I2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_I2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_I2(46),
      Q => \in4x_I2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_I2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_I2(47),
      Q => \in4x_I2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_I2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_I2(48),
      Q => \in4x_I2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_I2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_I2(49),
      Q => \in4x_I2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_I2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_I2(4),
      Q => \in4x_I2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_I2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_I2(50),
      Q => \in4x_I2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_I2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_I2(51),
      Q => \in4x_I2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_I2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_I2(52),
      Q => \in4x_I2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_I2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_I2(53),
      Q => \in4x_I2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_I2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_I2(54),
      Q => \in4x_I2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_I2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_I2(55),
      Q => \in4x_I2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_I2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_I2(56),
      Q => \in4x_I2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_I2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_I2(57),
      Q => \in4x_I2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_I2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_I2(58),
      Q => \in4x_I2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_I2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_I2(59),
      Q => \in4x_I2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_I2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_I2(5),
      Q => \in4x_I2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_I2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_I2(60),
      Q => \in4x_I2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_I2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_I2(61),
      Q => \in4x_I2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_I2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_I2(62),
      Q => \in4x_I2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_I2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_I2(63),
      Q => \in4x_I2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_I2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_I2(64),
      Q => \in4x_I2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_I2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_I2(65),
      Q => \in4x_I2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_I2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_I2(66),
      Q => \in4x_I2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_I2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_I2(67),
      Q => \in4x_I2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_I2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_I2(68),
      Q => \in4x_I2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_I2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_I2(69),
      Q => \in4x_I2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_I2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_I2(6),
      Q => \in4x_I2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_I2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_I2(70),
      Q => \in4x_I2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_I2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_I2(71),
      Q => \in4x_I2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_I2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_I2(72),
      Q => \in4x_I2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_I2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_I2(73),
      Q => \in4x_I2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_I2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_I2(7),
      Q => \in4x_I2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_I2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_I2(8),
      Q => \in4x_I2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_I2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_I2(9),
      Q => \in4x_I2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_J1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(0)
    );
\in4x_J1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J1(10)
    );
\in4x_J1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(11)
    );
\in4x_J1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(12)
    );
\in4x_J1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(13)
    );
\in4x_J1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J1(14)
    );
\in4x_J1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(15)
    );
\in4x_J1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(16)
    );
\in4x_J1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(17)
    );
\in4x_J1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J1(18)
    );
\in4x_J1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(19)
    );
\in4x_J1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I4 => main_state(5),
      O => in4x_J1(1)
    );
\in4x_J1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I2 => \in4x_J1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(20)
    );
\in4x_J1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(21)
    );
\in4x_J1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J1(22)
    );
\in4x_J1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J1(23)
    );
\in4x_J1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(24)
    );
\in4x_J1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(25)
    );
\in4x_J1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J1(26)
    );
\in4x_J1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(27)
    );
\in4x_J1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(28)
    );
\in4x_J1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(29)
    );
\in4x_J1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J1(2)
    );
\in4x_J1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J1(30)
    );
\in4x_J1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(31)
    );
\in4x_J1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(32)
    );
\in4x_J1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(33)
    );
\in4x_J1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J1(34)
    );
\in4x_J1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(35)
    );
\in4x_J1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I2 => \in4x_J1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(36)
    );
\in4x_J1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(37)
    );
\in4x_J1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J1(38)
    );
\in4x_J1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(39)
    );
\in4x_J1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(3)
    );
\in4x_J1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(40)
    );
\in4x_J1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(41)
    );
\in4x_J1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J1(42)
    );
\in4x_J1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(43)
    );
\in4x_J1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(44)
    );
\in4x_J1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J1(45)
    );
\in4x_J1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J1(46)
    );
\in4x_J1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(47)
    );
\in4x_J1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(48)
    );
\in4x_J1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(49)
    );
\in4x_J1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I2 => \in4x_J1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(4)
    );
\in4x_J1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J1(50)
    );
\in4x_J1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(51)
    );
\in4x_J1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I2 => \in4x_J1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(52)
    );
\in4x_J1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J1(53)
    );
\in4x_J1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J1(54)
    );
\in4x_J1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J1(55)
    );
\in4x_J1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J1(56)
    );
\in4x_J1[56]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I1 => MISO1_J_SW,
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      O => \in4x_J1[56]_i_2_n_0\
    );
\in4x_J1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J1(57)
    );
\in4x_J1[57]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => MISO1_J_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      O => \in4x_J1[57]_i_2_n_0\
    );
\in4x_J1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J1(58)
    );
\in4x_J1[58]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I1 => MISO1_J_SW,
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      O => \in4x_J1[58]_i_2_n_0\
    );
\in4x_J1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J1(59)
    );
\in4x_J1[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => MISO1_J_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      O => \in4x_J1[59]_i_2_n_0\
    );
\in4x_J1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(5)
    );
\in4x_J1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I1 => main_state(1),
      I2 => MISO1_J_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => in4x_J1(60)
    );
\in4x_J1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_J_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_J1(61)
    );
\in4x_J1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_J_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => in4x_J1(62)
    );
\in4x_J1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => MISO1_J_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => in4x_J1(63)
    );
\in4x_J1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_J_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_J1(64)
    );
\in4x_J1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_J_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_J1(65)
    );
\in4x_J1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_J_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_J1(66)
    );
\in4x_J1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => MISO1_J_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => in4x_J1(67)
    );
\in4x_J1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => main_state(1),
      I2 => MISO1_J_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => in4x_J1(68)
    );
\in4x_J1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_J_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_J1(69)
    );
\in4x_J1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J1(6)
    );
\in4x_J1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_J_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => in4x_J1(70)
    );
\in4x_J1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => MISO1_J_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => in4x_J1(71)
    );
\in4x_J1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_J_SW,
      I3 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_J1(72)
    );
\in4x_J1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => MISO1_J_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_J1(73)
    );
\in4x_J1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => \in4x_J1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(7)
    );
\in4x_J1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(8)
    );
\in4x_J1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J1(9)
    );
\in4x_J1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[0]_i_1_n_0\,
      D => in4x_J1(0),
      Q => \in4x_J1_reg_n_0_[0]\,
      R => '0'
    );
\in4x_J1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_J1(10),
      Q => \in4x_J1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_J1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_J1(11),
      Q => \in4x_J1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_J1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_J1(12),
      Q => \in4x_J1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_J1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_J1(13),
      Q => \in4x_J1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_J1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_J1(14),
      Q => \in4x_J1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_J1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_J1(15),
      Q => \in4x_J1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_J1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_J1(16),
      Q => \in4x_J1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_J1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_J1(17),
      Q => \in4x_J1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_J1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_J1(18),
      Q => \in4x_J1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_J1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_J1(19),
      Q => \in4x_J1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_J1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[1]_i_1_n_0\,
      D => in4x_J1(1),
      Q => \in4x_J1_reg_n_0_[1]\,
      R => '0'
    );
\in4x_J1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_J1(20),
      Q => \in4x_J1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_J1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_J1(21),
      Q => \in4x_J1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_J1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_J1(22),
      Q => \in4x_J1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_J1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_J1(23),
      Q => \in4x_J1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_J1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_J1(24),
      Q => \in4x_J1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_J1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_J1(25),
      Q => \in4x_J1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_J1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_J1(26),
      Q => \in4x_J1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_J1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_J1(27),
      Q => \in4x_J1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_J1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_J1(28),
      Q => \in4x_J1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_J1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_J1(29),
      Q => \in4x_J1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_J1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_J1(2),
      Q => \in4x_J1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_J1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_J1(30),
      Q => \in4x_J1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_J1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_J1(31),
      Q => \in4x_J1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_J1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_J1(32),
      Q => \in4x_J1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_J1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_J1(33),
      Q => \in4x_J1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_J1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_J1(34),
      Q => \in4x_J1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_J1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_J1(35),
      Q => \in4x_J1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_J1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_J1(36),
      Q => \in4x_J1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_J1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_J1(37),
      Q => \in4x_J1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_J1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_J1(38),
      Q => \in4x_J1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_J1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_J1(39),
      Q => \in4x_J1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_J1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_J1(3),
      Q => \in4x_J1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_J1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_J1(40),
      Q => \in4x_J1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_J1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_J1(41),
      Q => \in4x_J1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_J1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_J1(42),
      Q => \in4x_J1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_J1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_J1(43),
      Q => \in4x_J1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_J1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_J1(44),
      Q => \in4x_J1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_J1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_J1(45),
      Q => \in4x_J1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_J1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_J1(46),
      Q => \in4x_J1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_J1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_J1(47),
      Q => \in4x_J1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_J1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_J1(48),
      Q => \in4x_J1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_J1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_J1(49),
      Q => \in4x_J1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_J1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_J1(4),
      Q => \in4x_J1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_J1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_J1(50),
      Q => \in4x_J1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_J1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_J1(51),
      Q => \in4x_J1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_J1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_J1(52),
      Q => \in4x_J1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_J1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_J1(53),
      Q => \in4x_J1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_J1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_J1(54),
      Q => \in4x_J1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_J1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_J1(55),
      Q => \in4x_J1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_J1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_J1(56),
      Q => \in4x_J1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_J1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_J1(57),
      Q => \in4x_J1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_J1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_J1(58),
      Q => \in4x_J1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_J1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_J1(59),
      Q => \in4x_J1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_J1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_J1(5),
      Q => \in4x_J1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_J1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_J1(60),
      Q => \in4x_J1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_J1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_J1(61),
      Q => \in4x_J1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_J1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_J1(62),
      Q => \in4x_J1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_J1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_J1(63),
      Q => \in4x_J1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_J1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_J1(64),
      Q => \in4x_J1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_J1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_J1(65),
      Q => \in4x_J1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_J1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_J1(66),
      Q => \in4x_J1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_J1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_J1(67),
      Q => \in4x_J1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_J1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_J1(68),
      Q => \in4x_J1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_J1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_J1(69),
      Q => \in4x_J1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_J1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_J1(6),
      Q => \in4x_J1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_J1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_J1(70),
      Q => \in4x_J1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_J1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_J1(71),
      Q => \in4x_J1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_J1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_J1(72),
      Q => \in4x_J1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_J1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_J1(73),
      Q => \in4x_J1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_J1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_J1(7),
      Q => \in4x_J1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_J1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_J1(8),
      Q => \in4x_J1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_J1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_J1(9),
      Q => \in4x_J1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_J2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(0)
    );
\in4x_J2[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J2(10)
    );
\in4x_J2[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(11)
    );
\in4x_J2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(12)
    );
\in4x_J2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(13)
    );
\in4x_J2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(14)
    );
\in4x_J2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(15)
    );
\in4x_J2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(16)
    );
\in4x_J2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(17)
    );
\in4x_J2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(18)
    );
\in4x_J2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(19)
    );
\in4x_J2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I4 => main_state(5),
      O => in4x_J2(1)
    );
\in4x_J2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I2 => \in4x_J2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(20)
    );
\in4x_J2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(21)
    );
\in4x_J2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(22)
    );
\in4x_J2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(23)
    );
\in4x_J2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(24)
    );
\in4x_J2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(25)
    );
\in4x_J2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J2(26)
    );
\in4x_J2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(27)
    );
\in4x_J2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(28)
    );
\in4x_J2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(29)
    );
\in4x_J2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J2(2)
    );
\in4x_J2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(30)
    );
\in4x_J2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(31)
    );
\in4x_J2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(32)
    );
\in4x_J2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(33)
    );
\in4x_J2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J2(34)
    );
\in4x_J2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(35)
    );
\in4x_J2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I2 => \in4x_J2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(36)
    );
\in4x_J2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(37)
    );
\in4x_J2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(38)
    );
\in4x_J2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(39)
    );
\in4x_J2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(3)
    );
\in4x_J2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(40)
    );
\in4x_J2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(41)
    );
\in4x_J2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J2(42)
    );
\in4x_J2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(43)
    );
\in4x_J2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(44)
    );
\in4x_J2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_J2(45)
    );
\in4x_J2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(46)
    );
\in4x_J2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(47)
    );
\in4x_J2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(48)
    );
\in4x_J2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(49)
    );
\in4x_J2[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I2 => \in4x_J2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(4)
    );
\in4x_J2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J2(50)
    );
\in4x_J2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(51)
    );
\in4x_J2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_J2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(52)
    );
\in4x_J2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_J2(53)
    );
\in4x_J2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(54)
    );
\in4x_J2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(55)
    );
\in4x_J2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(56)
    );
\in4x_J2[56]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I1 => MISO2_J_SW,
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      O => \in4x_J2[56]_i_2_n_0\
    );
\in4x_J2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(57)
    );
\in4x_J2[57]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => MISO2_J_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      O => \in4x_J2[57]_i_2_n_0\
    );
\in4x_J2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_J2(58)
    );
\in4x_J2[58]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I1 => MISO2_J_SW,
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      O => \in4x_J2[58]_i_2_n_0\
    );
\in4x_J2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(59)
    );
\in4x_J2[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => MISO2_J_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      O => \in4x_J2[59]_i_2_n_0\
    );
\in4x_J2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(5)
    );
\in4x_J2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => main_state(1),
      I2 => MISO2_J_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => in4x_J2(60)
    );
\in4x_J2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_J_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_J2(61)
    );
\in4x_J2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_J_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => in4x_J2(62)
    );
\in4x_J2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => MISO2_J_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => in4x_J2(63)
    );
\in4x_J2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_J_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_J2(64)
    );
\in4x_J2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_J_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_J2(65)
    );
\in4x_J2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_J_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_J2(66)
    );
\in4x_J2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => MISO2_J_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => in4x_J2(67)
    );
\in4x_J2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => main_state(1),
      I2 => MISO2_J_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => in4x_J2(68)
    );
\in4x_J2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_J_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_J2(69)
    );
\in4x_J2[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_J2(6)
    );
\in4x_J2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => MISO2_J_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => in4x_J2(70)
    );
\in4x_J2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => MISO2_J_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => in4x_J2(71)
    );
\in4x_J2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO2_J_SW,
      I3 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_J2(72)
    );
\in4x_J2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => MISO2_J_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_J2(73)
    );
\in4x_J2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => \in4x_J2[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(7)
    );
\in4x_J2[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(8)
    );
\in4x_J2[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_J2[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_J2(9)
    );
\in4x_J2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[0]_i_1_n_0\,
      D => in4x_J2(0),
      Q => \in4x_J2_reg_n_0_[0]\,
      R => '0'
    );
\in4x_J2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_J2(10),
      Q => \in4x_J2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_J2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_J2(11),
      Q => \in4x_J2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_J2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_J2(12),
      Q => \in4x_J2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_J2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_J2(13),
      Q => \in4x_J2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_J2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_J2(14),
      Q => \in4x_J2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_J2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_J2(15),
      Q => \in4x_J2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_J2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_J2(16),
      Q => \in4x_J2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_J2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_J2(17),
      Q => \in4x_J2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_J2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_J2(18),
      Q => \in4x_J2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_J2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_J2(19),
      Q => \in4x_J2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_J2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[1]_i_1_n_0\,
      D => in4x_J2(1),
      Q => \in4x_J2_reg_n_0_[1]\,
      R => '0'
    );
\in4x_J2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_J2(20),
      Q => \in4x_J2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_J2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_J2(21),
      Q => \in4x_J2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_J2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_J2(22),
      Q => \in4x_J2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_J2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_J2(23),
      Q => \in4x_J2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_J2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_J2(24),
      Q => \in4x_J2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_J2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_J2(25),
      Q => \in4x_J2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_J2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_J2(26),
      Q => \in4x_J2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_J2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_J2(27),
      Q => \in4x_J2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_J2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_J2(28),
      Q => \in4x_J2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_J2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_J2(29),
      Q => \in4x_J2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_J2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_J2(2),
      Q => \in4x_J2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_J2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_J2(30),
      Q => \in4x_J2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_J2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_J2(31),
      Q => \in4x_J2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_J2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_J2(32),
      Q => \in4x_J2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_J2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_J2(33),
      Q => \in4x_J2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_J2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_J2(34),
      Q => \in4x_J2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_J2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_J2(35),
      Q => \in4x_J2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_J2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_J2(36),
      Q => \in4x_J2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_J2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_J2(37),
      Q => \in4x_J2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_J2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_J2(38),
      Q => \in4x_J2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_J2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_J2(39),
      Q => \in4x_J2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_J2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_J2(3),
      Q => \in4x_J2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_J2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_J2(40),
      Q => \in4x_J2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_J2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_J2(41),
      Q => \in4x_J2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_J2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_J2(42),
      Q => \in4x_J2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_J2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_J2(43),
      Q => \in4x_J2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_J2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_J2(44),
      Q => \in4x_J2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_J2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_J2(45),
      Q => \in4x_J2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_J2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_J2(46),
      Q => \in4x_J2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_J2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_J2(47),
      Q => \in4x_J2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_J2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_J2(48),
      Q => \in4x_J2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_J2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_J2(49),
      Q => \in4x_J2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_J2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_J2(4),
      Q => \in4x_J2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_J2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_J2(50),
      Q => \in4x_J2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_J2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_J2(51),
      Q => \in4x_J2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_J2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_J2(52),
      Q => \in4x_J2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_J2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_J2(53),
      Q => \in4x_J2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_J2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_J2(54),
      Q => \in4x_J2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_J2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_J2(55),
      Q => \in4x_J2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_J2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_J2(56),
      Q => \in4x_J2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_J2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_J2(57),
      Q => \in4x_J2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_J2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_J2(58),
      Q => \in4x_J2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_J2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_J2(59),
      Q => \in4x_J2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_J2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_J2(5),
      Q => \in4x_J2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_J2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_J2(60),
      Q => \in4x_J2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_J2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_J2(61),
      Q => \in4x_J2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_J2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_J2(62),
      Q => \in4x_J2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_J2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_J2(63),
      Q => \in4x_J2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_J2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_J2(64),
      Q => \in4x_J2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_J2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_J2(65),
      Q => \in4x_J2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_J2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_J2(66),
      Q => \in4x_J2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_J2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_J2(67),
      Q => \in4x_J2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_J2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_J2(68),
      Q => \in4x_J2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_J2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_J2(69),
      Q => \in4x_J2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_J2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_J2(6),
      Q => \in4x_J2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_J2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_J2(70),
      Q => \in4x_J2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_J2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_J2(71),
      Q => \in4x_J2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_J2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_J2(72),
      Q => \in4x_J2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_J2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_J2(73),
      Q => \in4x_J2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_J2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_J2(7),
      Q => \in4x_J2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_J2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_J2(8),
      Q => \in4x_J2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_J2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_J2(9),
      Q => \in4x_J2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_K1[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_K1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(0)
    );
\in4x_K1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_K1(10)
    );
\in4x_K1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(11)
    );
\in4x_K1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_K1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(12)
    );
\in4x_K1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_K1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(13)
    );
\in4x_K1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_K1(14)
    );
\in4x_K1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(15)
    );
\in4x_K1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_K1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(16)
    );
\in4x_K1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_K1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(17)
    );
\in4x_K1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_K1(18)
    );
\in4x_K1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(19)
    );
\in4x_K1[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_K1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I4 => main_state(5),
      O => in4x_K1(1)
    );
\in4x_K1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I2 => \in4x_K1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(20)
    );
\in4x_K1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_K1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(21)
    );
\in4x_K1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_K1(22)
    );
\in4x_K1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_K1(23)
    );
\in4x_K1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_K1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(24)
    );
\in4x_K1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_K1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(25)
    );
\in4x_K1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_K1(26)
    );
\in4x_K1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(27)
    );
\in4x_K1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_K1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(28)
    );
\in4x_K1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_K1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(29)
    );
\in4x_K1[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_K1(2)
    );
\in4x_K1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_K1(30)
    );
\in4x_K1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(31)
    );
\in4x_K1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_K1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(32)
    );
\in4x_K1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_K1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(33)
    );
\in4x_K1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_K1(34)
    );
\in4x_K1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(35)
    );
\in4x_K1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I2 => \in4x_K1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(36)
    );
\in4x_K1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_K1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(37)
    );
\in4x_K1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_K1(38)
    );
\in4x_K1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(39)
    );
\in4x_K1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(3)
    );
\in4x_K1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_K1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(40)
    );
\in4x_K1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_K1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(41)
    );
\in4x_K1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_K1(42)
    );
\in4x_K1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(43)
    );
\in4x_K1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_K1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(44)
    );
\in4x_K1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_K1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__2_n_0\,
      O => in4x_K1(45)
    );
\in4x_K1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_K1(46)
    );
\in4x_K1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(47)
    );
\in4x_K1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_K1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(48)
    );
\in4x_K1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_K1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(49)
    );
\in4x_K1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I2 => \in4x_K1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(4)
    );
\in4x_K1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_K1(50)
    );
\in4x_K1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(51)
    );
\in4x_K1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I2 => \in4x_K1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(52)
    );
\in4x_K1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_K1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__1_n_0\,
      O => in4x_K1(53)
    );
\in4x_K1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_K1(54)
    );
\in4x_K1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_K1(55)
    );
\in4x_K1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_K1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_K1(56)
    );
\in4x_K1[56]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I1 => MISO1_K_SW,
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      O => \in4x_K1[56]_i_2_n_0\
    );
\in4x_K1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_K1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_K1(57)
    );
\in4x_K1[57]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => MISO1_K_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      O => \in4x_K1[57]_i_2_n_0\
    );
\in4x_K1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => in4x_K1(58)
    );
\in4x_K1[58]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I1 => MISO1_K_SW,
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      O => \in4x_K1[58]_i_2_n_0\
    );
\in4x_K1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_K1(59)
    );
\in4x_K1[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => MISO1_K_SW,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      O => \in4x_K1[59]_i_2_n_0\
    );
\in4x_K1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_K1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(5)
    );
\in4x_K1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I1 => main_state(1),
      I2 => MISO1_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => in4x_K1(60)
    );
\in4x_K1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_K_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_K1(61)
    );
\in4x_K1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => in4x_K1(62)
    );
\in4x_K1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => MISO1_K_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      O => in4x_K1(63)
    );
\in4x_K1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_K1(64)
    );
\in4x_K1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_K_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_K1(65)
    );
\in4x_K1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_K1(66)
    );
\in4x_K1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => MISO1_K_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => in4x_K1(67)
    );
\in4x_K1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I1 => main_state(1),
      I2 => MISO1_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => in4x_K1(68)
    );
\in4x_K1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO1_K_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_K1(69)
    );
\in4x_K1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__0_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_K1[58]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__0_n_0\,
      O => in4x_K1(6)
    );
\in4x_K1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => main_state(1),
      I2 => MISO1_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => in4x_K1(70)
    );
\in4x_K1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I1 => main_state(1),
      I2 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I3 => MISO1_K_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      O => in4x_K1(71)
    );
\in4x_K1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO1_K_SW,
      I3 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      O => in4x_K1(72)
    );
\in4x_K1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__2_n_0\,
      I1 => MISO1_K_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      O => in4x_K1(73)
    );
\in4x_K1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I2 => \in4x_K1[59]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(7)
    );
\in4x_K1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__11_n_0\,
      I2 => \in4x_K1[56]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(8)
    );
\in4x_K1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__10_n_0\,
      I2 => \in4x_K1[57]_i_2_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I4 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[5]_rep__3_n_0\,
      O => in4x_K1(9)
    );
\in4x_K1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[0]_i_1_n_0\,
      D => in4x_K1(0),
      Q => \in4x_K1_reg_n_0_[0]\,
      R => '0'
    );
\in4x_K1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_K1(10),
      Q => \in4x_K1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_K1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_K1(11),
      Q => \in4x_K1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_K1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_K1(12),
      Q => \in4x_K1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_K1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_K1(13),
      Q => \in4x_K1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_K1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_K1(14),
      Q => \in4x_K1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_K1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_K1(15),
      Q => \in4x_K1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_K1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_K1(16),
      Q => \in4x_K1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_K1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_K1(17),
      Q => \in4x_K1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_K1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_K1(18),
      Q => \in4x_K1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_K1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_K1(19),
      Q => \in4x_K1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_K1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[1]_i_1_n_0\,
      D => in4x_K1(1),
      Q => \in4x_K1_reg_n_0_[1]\,
      R => '0'
    );
\in4x_K1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_K1(20),
      Q => \in4x_K1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_K1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_K1(21),
      Q => \in4x_K1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_K1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_K1(22),
      Q => \in4x_K1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_K1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_K1(23),
      Q => \in4x_K1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_K1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_K1(24),
      Q => \in4x_K1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_K1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_K1(25),
      Q => \in4x_K1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_K1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_K1(26),
      Q => \in4x_K1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_K1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_K1(27),
      Q => \in4x_K1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_K1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_K1(28),
      Q => \in4x_K1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_K1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_K1(29),
      Q => \in4x_K1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_K1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_K1(2),
      Q => \in4x_K1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_K1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_K1(30),
      Q => \in4x_K1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_K1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_K1(31),
      Q => \in4x_K1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_K1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_K1(32),
      Q => \in4x_K1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_K1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_K1(33),
      Q => \in4x_K1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_K1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_K1(34),
      Q => \in4x_K1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_K1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_K1(35),
      Q => \in4x_K1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_K1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_K1(36),
      Q => \in4x_K1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_K1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_K1(37),
      Q => \in4x_K1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_K1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_K1(38),
      Q => \in4x_K1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_K1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_K1(39),
      Q => \in4x_K1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_K1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_K1(3),
      Q => \in4x_K1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_K1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_K1(40),
      Q => \in4x_K1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_K1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_K1(41),
      Q => \in4x_K1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_K1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_K1(42),
      Q => \in4x_K1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_K1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_K1(43),
      Q => \in4x_K1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_K1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_K1(44),
      Q => \in4x_K1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_K1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_K1(45),
      Q => \in4x_K1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_K1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_K1(46),
      Q => \in4x_K1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_K1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_K1(47),
      Q => \in4x_K1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_K1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_K1(48),
      Q => \in4x_K1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_K1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_K1(49),
      Q => \in4x_K1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_K1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_K1(4),
      Q => \in4x_K1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_K1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_K1(50),
      Q => \in4x_K1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_K1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_K1(51),
      Q => \in4x_K1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_K1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_K1(52),
      Q => \in4x_K1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_K1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_K1(53),
      Q => \in4x_K1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_K1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_K1(54),
      Q => \in4x_K1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_K1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_K1(55),
      Q => \in4x_K1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_K1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_K1(56),
      Q => \in4x_K1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_K1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_K1(57),
      Q => \in4x_K1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_K1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_K1(58),
      Q => \in4x_K1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_K1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_K1(59),
      Q => \in4x_K1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_K1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_K1(5),
      Q => \in4x_K1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_K1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_K1(60),
      Q => \in4x_K1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_K1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_K1(61),
      Q => \in4x_K1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_K1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_K1(62),
      Q => \in4x_K1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_K1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_K1(63),
      Q => \in4x_K1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_K1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_K1(64),
      Q => \in4x_K1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_K1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_K1(65),
      Q => \in4x_K1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_K1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_K1(66),
      Q => \in4x_K1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_K1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_K1(67),
      Q => \in4x_K1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_K1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_K1(68),
      Q => \in4x_K1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_K1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_K1(69),
      Q => \in4x_K1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_K1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_K1(6),
      Q => \in4x_K1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_K1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_K1(70),
      Q => \in4x_K1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_K1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_K1(71),
      Q => \in4x_K1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_K1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_K1(72),
      Q => \in4x_K1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_K1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_K1(73),
      Q => \in4x_K1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_K1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_K1(7),
      Q => \in4x_K1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_K1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_K1(8),
      Q => \in4x_K1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_K1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_K1(9),
      Q => \in4x_K1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_K2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      O => in4x_K2(0)
    );
\in4x_K2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO2_K_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      O => in4x_K2(10)
    );
\in4x_K2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      O => in4x_K2(11)
    );
\in4x_K2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(12)
    );
\in4x_K2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_K_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(13)
    );
\in4x_K2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_K_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(14)
    );
\in4x_K2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(15)
    );
\in4x_K2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_K2(16)
    );
\in4x_K2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_K_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_K2(17)
    );
\in4x_K2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_K_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_K2(18)
    );
\in4x_K2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_K2(19)
    );
\in4x_K2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_K_SW,
      O => in4x_K2(1)
    );
\in4x_K2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(20)
    );
\in4x_K2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_K_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(21)
    );
\in4x_K2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_K_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(22)
    );
\in4x_K2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(23)
    );
\in4x_K2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(24)
    );
\in4x_K2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_K_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(25)
    );
\in4x_K2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_K_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(26)
    );
\in4x_K2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(27)
    );
\in4x_K2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(28)
    );
\in4x_K2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_K_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(29)
    );
\in4x_K2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO2_K_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      O => in4x_K2(2)
    );
\in4x_K2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_K_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(30)
    );
\in4x_K2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(31)
    );
\in4x_K2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_K2(32)
    );
\in4x_K2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_K_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_K2(33)
    );
\in4x_K2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_K_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_K2(34)
    );
\in4x_K2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_K2(35)
    );
\in4x_K2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(36)
    );
\in4x_K2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_K_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(37)
    );
\in4x_K2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_K_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(38)
    );
\in4x_K2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(39)
    );
\in4x_K2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      O => in4x_K2(3)
    );
\in4x_K2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(40)
    );
\in4x_K2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_K_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(41)
    );
\in4x_K2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_K_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(42)
    );
\in4x_K2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(43)
    );
\in4x_K2[43]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \in4x_K2[43]_i_2_n_0\
    );
\in4x_K2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(44)
    );
\in4x_K2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_K_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(45)
    );
\in4x_K2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_K_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(46)
    );
\in4x_K2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(47)
    );
\in4x_K2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_K2(48)
    );
\in4x_K2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_K_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_K2(49)
    );
\in4x_K2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      O => in4x_K2(4)
    );
\in4x_K2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_K_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_K2(50)
    );
\in4x_K2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_K2(51)
    );
\in4x_K2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(52)
    );
\in4x_K2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_K_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(53)
    );
\in4x_K2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_K_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(54)
    );
\in4x_K2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(55)
    );
\in4x_K2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(56)
    );
\in4x_K2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_K_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(57)
    );
\in4x_K2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => MISO2_K_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(58)
    );
\in4x_K2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(59)
    );
\in4x_K2[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => \in4x_K2[59]_i_2_n_0\
    );
\in4x_K2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_K_SW,
      O => in4x_K2(5)
    );
\in4x_K2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(60)
    );
\in4x_K2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => MISO2_K_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(61)
    );
\in4x_K2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_K_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(62)
    );
\in4x_K2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(63)
    );
\in4x_K2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_K2(64)
    );
\in4x_K2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO2_K_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_K2(65)
    );
\in4x_K2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_K_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_K2(66)
    );
\in4x_K2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_K2(67)
    );
\in4x_K2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(68)
    );
\in4x_K2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO2_K_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(69)
    );
\in4x_K2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO2_K_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      O => in4x_K2(6)
    );
\in4x_K2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_K_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(70)
    );
\in4x_K2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      O => in4x_K2(71)
    );
\in4x_K2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => MISO2_K_SW,
      O => in4x_K2(72)
    );
\in4x_K2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__2_n_0\,
      I3 => MISO2_K_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      O => in4x_K2(73)
    );
\in4x_K2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      O => in4x_K2(7)
    );
\in4x_K2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => MISO2_K_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__4_n_0\,
      O => in4x_K2(8)
    );
\in4x_K2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__10_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_K_SW,
      O => in4x_K2(9)
    );
\in4x_K2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[0]_i_1_n_0\,
      D => in4x_K2(0),
      Q => \in4x_K2_reg_n_0_[0]\,
      R => '0'
    );
\in4x_K2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_K2(10),
      Q => \in4x_K2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_K2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_K2(11),
      Q => \in4x_K2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_K2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_K2(12),
      Q => \in4x_K2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_K2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_K2(13),
      Q => \in4x_K2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_K2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_K2(14),
      Q => \in4x_K2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_K2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_K2(15),
      Q => \in4x_K2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_K2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_K2(16),
      Q => \in4x_K2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_K2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_K2(17),
      Q => \in4x_K2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_K2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_K2(18),
      Q => \in4x_K2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_K2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_K2(19),
      Q => \in4x_K2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_K2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[1]_i_1_n_0\,
      D => in4x_K2(1),
      Q => \in4x_K2_reg_n_0_[1]\,
      R => '0'
    );
\in4x_K2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_K2(20),
      Q => \in4x_K2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_K2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_K2(21),
      Q => \in4x_K2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_K2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_K2(22),
      Q => \in4x_K2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_K2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_K2(23),
      Q => \in4x_K2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_K2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_K2(24),
      Q => \in4x_K2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_K2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_K2(25),
      Q => \in4x_K2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_K2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_K2(26),
      Q => \in4x_K2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_K2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_K2(27),
      Q => \in4x_K2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_K2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_K2(28),
      Q => \in4x_K2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_K2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_K2(29),
      Q => \in4x_K2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_K2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_K2(2),
      Q => \in4x_K2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_K2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_K2(30),
      Q => \in4x_K2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_K2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_K2(31),
      Q => \in4x_K2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_K2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_K2(32),
      Q => \in4x_K2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_K2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_K2(33),
      Q => \in4x_K2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_K2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_K2(34),
      Q => \in4x_K2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_K2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_K2(35),
      Q => \in4x_K2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_K2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_K2(36),
      Q => \in4x_K2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_K2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_K2(37),
      Q => \in4x_K2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_K2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_K2(38),
      Q => \in4x_K2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_K2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_K2(39),
      Q => \in4x_K2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_K2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_K2(3),
      Q => \in4x_K2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_K2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_K2(40),
      Q => \in4x_K2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_K2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_K2(41),
      Q => \in4x_K2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_K2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_K2(42),
      Q => \in4x_K2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_K2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_K2(43),
      Q => \in4x_K2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_K2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_K2(44),
      Q => \in4x_K2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_K2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_K2(45),
      Q => \in4x_K2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_K2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_K2(46),
      Q => \in4x_K2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_K2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_K2(47),
      Q => \in4x_K2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_K2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_K2(48),
      Q => \in4x_K2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_K2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_K2(49),
      Q => \in4x_K2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_K2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_K2(4),
      Q => \in4x_K2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_K2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_K2(50),
      Q => \in4x_K2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_K2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_K2(51),
      Q => \in4x_K2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_K2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_K2(52),
      Q => \in4x_K2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_K2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_K2(53),
      Q => \in4x_K2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_K2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_K2(54),
      Q => \in4x_K2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_K2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_K2(55),
      Q => \in4x_K2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_K2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_K2(56),
      Q => \in4x_K2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_K2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_K2(57),
      Q => \in4x_K2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_K2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_K2(58),
      Q => \in4x_K2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_K2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_K2(59),
      Q => \in4x_K2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_K2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_K2(5),
      Q => \in4x_K2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_K2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_K2(60),
      Q => \in4x_K2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_K2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_K2(61),
      Q => \in4x_K2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_K2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_K2(62),
      Q => \in4x_K2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_K2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_K2(63),
      Q => \in4x_K2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_K2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_K2(64),
      Q => \in4x_K2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_K2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_K2(65),
      Q => \in4x_K2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_K2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_K2(66),
      Q => \in4x_K2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_K2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_K2(67),
      Q => \in4x_K2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_K2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_K2(68),
      Q => \in4x_K2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_K2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_K2(69),
      Q => \in4x_K2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_K2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_K2(6),
      Q => \in4x_K2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_K2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_K2(70),
      Q => \in4x_K2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_K2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_K2(71),
      Q => \in4x_K2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_K2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_K2(72),
      Q => \in4x_K2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_K2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_K2(73),
      Q => \in4x_K2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_K2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_K2(7),
      Q => \in4x_K2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_K2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_K2(8),
      Q => \in4x_K2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_K2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_K2(9),
      Q => \in4x_K2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_L1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      O => in4x_L1(0)
    );
\in4x_L1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO1_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      O => in4x_L1(10)
    );
\in4x_L1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      O => in4x_L1(11)
    );
\in4x_L1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(12)
    );
\in4x_L1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(13)
    );
\in4x_L1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(14)
    );
\in4x_L1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(15)
    );
\in4x_L1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_L1(16)
    );
\in4x_L1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_L1(17)
    );
\in4x_L1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_L_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_L1(18)
    );
\in4x_L1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_L1(19)
    );
\in4x_L1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_L_SW,
      O => in4x_L1(1)
    );
\in4x_L1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(20)
    );
\in4x_L1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(21)
    );
\in4x_L1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(22)
    );
\in4x_L1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(23)
    );
\in4x_L1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(24)
    );
\in4x_L1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => MISO1_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(25)
    );
\in4x_L1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(26)
    );
\in4x_L1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_D2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(27)
    );
\in4x_L1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(28)
    );
\in4x_L1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(29)
    );
\in4x_L1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO1_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      O => in4x_L1(2)
    );
\in4x_L1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(30)
    );
\in4x_L1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(31)
    );
\in4x_L1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_L1(32)
    );
\in4x_L1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_L1(33)
    );
\in4x_L1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_L_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_L1(34)
    );
\in4x_L1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_L1(35)
    );
\in4x_L1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(36)
    );
\in4x_L1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(37)
    );
\in4x_L1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(38)
    );
\in4x_L1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(39)
    );
\in4x_L1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      O => in4x_L1(3)
    );
\in4x_L1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(40)
    );
\in4x_L1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(41)
    );
\in4x_L1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(42)
    );
\in4x_L1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(43)
    );
\in4x_L1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(44)
    );
\in4x_L1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(45)
    );
\in4x_L1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(46)
    );
\in4x_L1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(47)
    );
\in4x_L1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_L1(48)
    );
\in4x_L1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_L1(49)
    );
\in4x_L1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      O => in4x_L1(4)
    );
\in4x_L1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_L_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_L1(50)
    );
\in4x_L1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_L1(51)
    );
\in4x_L1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(52)
    );
\in4x_L1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(53)
    );
\in4x_L1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(54)
    );
\in4x_L1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(55)
    );
\in4x_L1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(56)
    );
\in4x_L1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(57)
    );
\in4x_L1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(58)
    );
\in4x_L1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(59)
    );
\in4x_L1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_L_SW,
      O => in4x_L1(5)
    );
\in4x_L1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(60)
    );
\in4x_L1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO1_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(61)
    );
\in4x_L1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(62)
    );
\in4x_L1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(63)
    );
\in4x_L1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_L1(64)
    );
\in4x_L1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO1_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_L1(65)
    );
\in4x_L1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_L_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_L1(66)
    );
\in4x_L1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_L1(67)
    );
\in4x_L1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(68)
    );
\in4x_L1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO1_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(69)
    );
\in4x_L1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO1_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      O => in4x_L1(6)
    );
\in4x_L1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(70)
    );
\in4x_L1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L1(71)
    );
\in4x_L1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => MISO1_L_SW,
      O => in4x_L1(72)
    );
\in4x_L1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I3 => MISO1_L_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      O => in4x_L1(73)
    );
\in4x_L1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      O => in4x_L1(7)
    );
\in4x_L1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => MISO1_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      O => in4x_L1(8)
    );
\in4x_L1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__5_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO1_L_SW,
      O => in4x_L1(9)
    );
\in4x_L1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[0]_i_1_n_0\,
      D => in4x_L1(0),
      Q => \in4x_L1_reg_n_0_[0]\,
      R => '0'
    );
\in4x_L1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_L1(10),
      Q => \in4x_L1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_L1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_L1(11),
      Q => \in4x_L1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_L1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_L1(12),
      Q => \in4x_L1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_L1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_L1(13),
      Q => \in4x_L1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_L1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_L1(14),
      Q => \in4x_L1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_L1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_L1(15),
      Q => \in4x_L1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_L1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_L1(16),
      Q => \in4x_L1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_L1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_L1(17),
      Q => \in4x_L1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_L1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_L1(18),
      Q => \in4x_L1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_L1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_L1(19),
      Q => \in4x_L1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_L1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[1]_i_1_n_0\,
      D => in4x_L1(1),
      Q => \in4x_L1_reg_n_0_[1]\,
      R => '0'
    );
\in4x_L1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_L1(20),
      Q => \in4x_L1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_L1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_L1(21),
      Q => \in4x_L1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_L1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_L1(22),
      Q => \in4x_L1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_L1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_L1(23),
      Q => \in4x_L1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_L1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_L1(24),
      Q => \in4x_L1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_L1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_L1(25),
      Q => \in4x_L1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_L1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_L1(26),
      Q => \in4x_L1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_L1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_L1(27),
      Q => \in4x_L1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_L1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_L1(28),
      Q => \in4x_L1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_L1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_L1(29),
      Q => \in4x_L1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_L1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_L1(2),
      Q => \in4x_L1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_L1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_L1(30),
      Q => \in4x_L1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_L1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_L1(31),
      Q => \in4x_L1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_L1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_L1(32),
      Q => \in4x_L1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_L1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_L1(33),
      Q => \in4x_L1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_L1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_L1(34),
      Q => \in4x_L1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_L1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_L1(35),
      Q => \in4x_L1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_L1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_L1(36),
      Q => \in4x_L1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_L1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_L1(37),
      Q => \in4x_L1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_L1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_L1(38),
      Q => \in4x_L1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_L1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_L1(39),
      Q => \in4x_L1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_L1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_L1(3),
      Q => \in4x_L1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_L1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_L1(40),
      Q => \in4x_L1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_L1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_L1(41),
      Q => \in4x_L1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_L1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_L1(42),
      Q => \in4x_L1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_L1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_L1(43),
      Q => \in4x_L1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_L1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_L1(44),
      Q => \in4x_L1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_L1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_L1(45),
      Q => \in4x_L1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_L1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_L1(46),
      Q => \in4x_L1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_L1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_L1(47),
      Q => \in4x_L1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_L1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_L1(48),
      Q => \in4x_L1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_L1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_L1(49),
      Q => \in4x_L1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_L1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_L1(4),
      Q => \in4x_L1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_L1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_L1(50),
      Q => \in4x_L1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_L1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_L1(51),
      Q => \in4x_L1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_L1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_L1(52),
      Q => \in4x_L1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_L1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_L1(53),
      Q => \in4x_L1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_L1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_L1(54),
      Q => \in4x_L1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_L1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_L1(55),
      Q => \in4x_L1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_L1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_L1(56),
      Q => \in4x_L1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_L1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_L1(57),
      Q => \in4x_L1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_L1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_L1(58),
      Q => \in4x_L1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_L1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_L1(59),
      Q => \in4x_L1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_L1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_L1(5),
      Q => \in4x_L1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_L1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_L1(60),
      Q => \in4x_L1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_L1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_L1(61),
      Q => \in4x_L1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_L1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_L1(62),
      Q => \in4x_L1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_L1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_L1(63),
      Q => \in4x_L1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_L1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_L1(64),
      Q => \in4x_L1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_L1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_L1(65),
      Q => \in4x_L1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_L1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_L1(66),
      Q => \in4x_L1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_L1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_L1(67),
      Q => \in4x_L1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_L1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_L1(68),
      Q => \in4x_L1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_L1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_L1(69),
      Q => \in4x_L1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_L1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_L1(6),
      Q => \in4x_L1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_L1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_L1(70),
      Q => \in4x_L1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_L1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_L1(71),
      Q => \in4x_L1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_L1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_L1(72),
      Q => \in4x_L1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_L1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_L1(73),
      Q => \in4x_L1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_L1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_L1(7),
      Q => \in4x_L1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_L1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_L1(8),
      Q => \in4x_L1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_L1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_L1(9),
      Q => \in4x_L1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_L2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      O => in4x_L2(0)
    );
\in4x_L2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO2_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      O => in4x_L2(10)
    );
\in4x_L2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      O => in4x_L2(11)
    );
\in4x_L2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(12)
    );
\in4x_L2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(13)
    );
\in4x_L2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(14)
    );
\in4x_L2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(15)
    );
\in4x_L2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_L2(16)
    );
\in4x_L2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_L2(17)
    );
\in4x_L2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_L_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_L2(18)
    );
\in4x_L2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_L2(19)
    );
\in4x_L2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_L_SW,
      O => in4x_L2(1)
    );
\in4x_L2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(20)
    );
\in4x_L2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(21)
    );
\in4x_L2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(22)
    );
\in4x_L2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(23)
    );
\in4x_L2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(24)
    );
\in4x_L2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(25)
    );
\in4x_L2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(26)
    );
\in4x_L2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(27)
    );
\in4x_L2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(28)
    );
\in4x_L2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(29)
    );
\in4x_L2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO2_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      O => in4x_L2(2)
    );
\in4x_L2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(30)
    );
\in4x_L2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(31)
    );
\in4x_L2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_L2(32)
    );
\in4x_L2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_L2(33)
    );
\in4x_L2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_L_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_L2(34)
    );
\in4x_L2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_L2(35)
    );
\in4x_L2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(36)
    );
\in4x_L2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(37)
    );
\in4x_L2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(38)
    );
\in4x_L2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(39)
    );
\in4x_L2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      O => in4x_L2(3)
    );
\in4x_L2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(40)
    );
\in4x_L2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(41)
    );
\in4x_L2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(42)
    );
\in4x_L2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(43)
    );
\in4x_L2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(44)
    );
\in4x_L2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(45)
    );
\in4x_L2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(46)
    );
\in4x_L2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(47)
    );
\in4x_L2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_L2(48)
    );
\in4x_L2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_L2(49)
    );
\in4x_L2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      O => in4x_L2(4)
    );
\in4x_L2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_L_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_L2(50)
    );
\in4x_L2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_L2(51)
    );
\in4x_L2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(52)
    );
\in4x_L2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(53)
    );
\in4x_L2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(54)
    );
\in4x_L2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(55)
    );
\in4x_L2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(56)
    );
\in4x_L2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(57)
    );
\in4x_L2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(58)
    );
\in4x_L2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(59)
    );
\in4x_L2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_L_SW,
      O => in4x_L2(5)
    );
\in4x_L2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(60)
    );
\in4x_L2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => MISO2_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(61)
    );
\in4x_L2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(62)
    );
\in4x_L2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(63)
    );
\in4x_L2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_L2(64)
    );
\in4x_L2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO2_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_L2(65)
    );
\in4x_L2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_L_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_L2(66)
    );
\in4x_L2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_L2(67)
    );
\in4x_L2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(68)
    );
\in4x_L2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO2_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(69)
    );
\in4x_L2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO2_L_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      O => in4x_L2(6)
    );
\in4x_L2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_L_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(70)
    );
\in4x_L2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_L2(71)
    );
\in4x_L2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => MISO2_L_SW,
      O => in4x_L2(72)
    );
\in4x_L2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I3 => MISO2_L_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      O => in4x_L2(73)
    );
\in4x_L2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      O => in4x_L2(7)
    );
\in4x_L2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => MISO2_L_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      O => in4x_L2(8)
    );
\in4x_L2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__6_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_L_SW,
      O => in4x_L2(9)
    );
\in4x_L2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[0]_i_1_n_0\,
      D => in4x_L2(0),
      Q => \in4x_L2_reg_n_0_[0]\,
      R => '0'
    );
\in4x_L2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_L2(10),
      Q => \in4x_L2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_L2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_L2(11),
      Q => \in4x_L2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_L2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_L2(12),
      Q => \in4x_L2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_L2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_L2(13),
      Q => \in4x_L2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_L2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_L2(14),
      Q => \in4x_L2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_L2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_L2(15),
      Q => \in4x_L2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_L2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_L2(16),
      Q => \in4x_L2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_L2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_L2(17),
      Q => \in4x_L2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_L2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_L2(18),
      Q => \in4x_L2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_L2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_L2(19),
      Q => \in4x_L2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_L2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[1]_i_1_n_0\,
      D => in4x_L2(1),
      Q => \in4x_L2_reg_n_0_[1]\,
      R => '0'
    );
\in4x_L2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_L2(20),
      Q => \in4x_L2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_L2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_L2(21),
      Q => \in4x_L2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_L2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_L2(22),
      Q => \in4x_L2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_L2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_L2(23),
      Q => \in4x_L2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_L2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_L2(24),
      Q => \in4x_L2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_L2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_L2(25),
      Q => \in4x_L2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_L2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_L2(26),
      Q => \in4x_L2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_L2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_L2(27),
      Q => \in4x_L2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_L2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_L2(28),
      Q => \in4x_L2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_L2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_L2(29),
      Q => \in4x_L2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_L2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_L2(2),
      Q => \in4x_L2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_L2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_L2(30),
      Q => \in4x_L2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_L2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_L2(31),
      Q => \in4x_L2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_L2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_L2(32),
      Q => \in4x_L2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_L2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_L2(33),
      Q => \in4x_L2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_L2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_L2(34),
      Q => \in4x_L2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_L2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_L2(35),
      Q => \in4x_L2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_L2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_L2(36),
      Q => \in4x_L2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_L2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_L2(37),
      Q => \in4x_L2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_L2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_L2(38),
      Q => \in4x_L2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_L2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_L2(39),
      Q => \in4x_L2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_L2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_L2(3),
      Q => \in4x_L2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_L2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_L2(40),
      Q => \in4x_L2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_L2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_L2(41),
      Q => \in4x_L2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_L2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_L2(42),
      Q => \in4x_L2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_L2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_L2(43),
      Q => \in4x_L2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_L2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_L2(44),
      Q => \in4x_L2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_L2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_L2(45),
      Q => \in4x_L2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_L2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_L2(46),
      Q => \in4x_L2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_L2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_L2(47),
      Q => \in4x_L2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_L2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_L2(48),
      Q => \in4x_L2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_L2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_L2(49),
      Q => \in4x_L2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_L2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_L2(4),
      Q => \in4x_L2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_L2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_L2(50),
      Q => \in4x_L2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_L2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_L2(51),
      Q => \in4x_L2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_L2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_L2(52),
      Q => \in4x_L2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_L2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_L2(53),
      Q => \in4x_L2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_L2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_L2(54),
      Q => \in4x_L2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_L2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_L2(55),
      Q => \in4x_L2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_L2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_L2(56),
      Q => \in4x_L2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_L2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_L2(57),
      Q => \in4x_L2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_L2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_L2(58),
      Q => \in4x_L2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_L2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_L2(59),
      Q => \in4x_L2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_L2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_L2(5),
      Q => \in4x_L2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_L2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_L2(60),
      Q => \in4x_L2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_L2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_L2(61),
      Q => \in4x_L2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_L2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_L2(62),
      Q => \in4x_L2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_L2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_L2(63),
      Q => \in4x_L2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_L2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_L2(64),
      Q => \in4x_L2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_L2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_L2(65),
      Q => \in4x_L2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_L2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_L2(66),
      Q => \in4x_L2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_L2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_L2(67),
      Q => \in4x_L2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_L2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_L2(68),
      Q => \in4x_L2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_L2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_L2(69),
      Q => \in4x_L2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_L2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_L2(6),
      Q => \in4x_L2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_L2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_L2(70),
      Q => \in4x_L2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_L2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_L2(71),
      Q => \in4x_L2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_L2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_L2(72),
      Q => \in4x_L2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_L2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_L2(73),
      Q => \in4x_L2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_L2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_L2(7),
      Q => \in4x_L2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_L2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_L2(8),
      Q => \in4x_L2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_L2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_L2(9),
      Q => \in4x_L2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_M1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      O => in4x_M1(0)
    );
\in4x_M1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO1_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      O => in4x_M1(10)
    );
\in4x_M1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      O => in4x_M1(11)
    );
\in4x_M1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(12)
    );
\in4x_M1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(13)
    );
\in4x_M1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(14)
    );
\in4x_M1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(15)
    );
\in4x_M1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_M1(16)
    );
\in4x_M1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_M1(17)
    );
\in4x_M1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_M1(18)
    );
\in4x_M1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_M1(19)
    );
\in4x_M1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M_SW,
      O => in4x_M1(1)
    );
\in4x_M1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(20)
    );
\in4x_M1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(21)
    );
\in4x_M1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(22)
    );
\in4x_M1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(23)
    );
\in4x_M1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(24)
    );
\in4x_M1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(25)
    );
\in4x_M1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(26)
    );
\in4x_M1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(27)
    );
\in4x_M1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(28)
    );
\in4x_M1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(29)
    );
\in4x_M1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO1_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      O => in4x_M1(2)
    );
\in4x_M1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(30)
    );
\in4x_M1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(31)
    );
\in4x_M1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_M1(32)
    );
\in4x_M1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_M1(33)
    );
\in4x_M1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_M1(34)
    );
\in4x_M1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_M1(35)
    );
\in4x_M1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(36)
    );
\in4x_M1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(37)
    );
\in4x_M1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(38)
    );
\in4x_M1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(39)
    );
\in4x_M1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      O => in4x_M1(3)
    );
\in4x_M1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(40)
    );
\in4x_M1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(41)
    );
\in4x_M1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(42)
    );
\in4x_M1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(43)
    );
\in4x_M1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(44)
    );
\in4x_M1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(45)
    );
\in4x_M1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(46)
    );
\in4x_M1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(47)
    );
\in4x_M1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_M1(48)
    );
\in4x_M1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_M1(49)
    );
\in4x_M1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      O => in4x_M1(4)
    );
\in4x_M1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_M1(50)
    );
\in4x_M1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_M1(51)
    );
\in4x_M1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(52)
    );
\in4x_M1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(53)
    );
\in4x_M1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(54)
    );
\in4x_M1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(55)
    );
\in4x_M1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(56)
    );
\in4x_M1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(57)
    );
\in4x_M1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(58)
    );
\in4x_M1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(59)
    );
\in4x_M1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M_SW,
      O => in4x_M1(5)
    );
\in4x_M1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(60)
    );
\in4x_M1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO1_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(61)
    );
\in4x_M1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(62)
    );
\in4x_M1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(63)
    );
\in4x_M1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_M1(64)
    );
\in4x_M1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO1_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_M1(65)
    );
\in4x_M1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      O => in4x_M1(66)
    );
\in4x_M1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_M1(67)
    );
\in4x_M1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(68)
    );
\in4x_M1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO1_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(69)
    );
\in4x_M1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO1_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      O => in4x_M1(6)
    );
\in4x_M1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(70)
    );
\in4x_M1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M1(71)
    );
\in4x_M1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => MISO1_M_SW,
      O => in4x_M1(72)
    );
\in4x_M1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I3 => MISO1_M_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      O => in4x_M1(73)
    );
\in4x_M1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      O => in4x_M1(7)
    );
\in4x_M1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => MISO1_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      O => in4x_M1(8)
    );
\in4x_M1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO1_M_SW,
      O => in4x_M1(9)
    );
\in4x_M1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[0]_i_1_n_0\,
      D => in4x_M1(0),
      Q => \in4x_M1_reg_n_0_[0]\,
      R => '0'
    );
\in4x_M1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_M1(10),
      Q => \in4x_M1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_M1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_M1(11),
      Q => \in4x_M1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_M1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_M1(12),
      Q => \in4x_M1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_M1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_M1(13),
      Q => \in4x_M1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_M1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_M1(14),
      Q => \in4x_M1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_M1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_M1(15),
      Q => \in4x_M1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_M1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_M1(16),
      Q => \in4x_M1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_M1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_M1(17),
      Q => \in4x_M1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_M1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_M1(18),
      Q => \in4x_M1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_M1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_M1(19),
      Q => \in4x_M1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_M1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[1]_i_1_n_0\,
      D => in4x_M1(1),
      Q => \in4x_M1_reg_n_0_[1]\,
      R => '0'
    );
\in4x_M1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_M1(20),
      Q => \in4x_M1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_M1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_M1(21),
      Q => \in4x_M1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_M1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_M1(22),
      Q => \in4x_M1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_M1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_M1(23),
      Q => \in4x_M1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_M1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_M1(24),
      Q => \in4x_M1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_M1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_M1(25),
      Q => \in4x_M1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_M1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_M1(26),
      Q => \in4x_M1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_M1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_M1(27),
      Q => \in4x_M1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_M1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_M1(28),
      Q => \in4x_M1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_M1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_M1(29),
      Q => \in4x_M1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_M1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_M1(2),
      Q => \in4x_M1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_M1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_M1(30),
      Q => \in4x_M1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_M1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_M1(31),
      Q => \in4x_M1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_M1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_M1(32),
      Q => \in4x_M1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_M1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_M1(33),
      Q => \in4x_M1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_M1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_M1(34),
      Q => \in4x_M1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_M1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_M1(35),
      Q => \in4x_M1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_M1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_M1(36),
      Q => \in4x_M1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_M1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_M1(37),
      Q => \in4x_M1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_M1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_M1(38),
      Q => \in4x_M1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_M1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_M1(39),
      Q => \in4x_M1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_M1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_M1(3),
      Q => \in4x_M1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_M1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_M1(40),
      Q => \in4x_M1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_M1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_M1(41),
      Q => \in4x_M1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_M1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_M1(42),
      Q => \in4x_M1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_M1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_M1(43),
      Q => \in4x_M1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_M1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_M1(44),
      Q => \in4x_M1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_M1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_M1(45),
      Q => \in4x_M1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_M1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_M1(46),
      Q => \in4x_M1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_M1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_M1(47),
      Q => \in4x_M1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_M1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_M1(48),
      Q => \in4x_M1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_M1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_M1(49),
      Q => \in4x_M1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_M1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_M1(4),
      Q => \in4x_M1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_M1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_M1(50),
      Q => \in4x_M1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_M1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_M1(51),
      Q => \in4x_M1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_M1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_M1(52),
      Q => \in4x_M1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_M1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_M1(53),
      Q => \in4x_M1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_M1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_M1(54),
      Q => \in4x_M1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_M1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_M1(55),
      Q => \in4x_M1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_M1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_M1(56),
      Q => \in4x_M1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_M1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_M1(57),
      Q => \in4x_M1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_M1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_M1(58),
      Q => \in4x_M1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_M1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_M1(59),
      Q => \in4x_M1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_M1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_M1(5),
      Q => \in4x_M1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_M1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_M1(60),
      Q => \in4x_M1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_M1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_M1(61),
      Q => \in4x_M1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_M1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_M1(62),
      Q => \in4x_M1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_M1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_M1(63),
      Q => \in4x_M1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_M1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_M1(64),
      Q => \in4x_M1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_M1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_M1(65),
      Q => \in4x_M1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_M1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_M1(66),
      Q => \in4x_M1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_M1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_M1(67),
      Q => \in4x_M1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_M1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_M1(68),
      Q => \in4x_M1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_M1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_M1(69),
      Q => \in4x_M1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_M1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_M1(6),
      Q => \in4x_M1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_M1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_M1(70),
      Q => \in4x_M1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_M1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_M1(71),
      Q => \in4x_M1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_M1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_M1(72),
      Q => \in4x_M1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_M1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_M1(73),
      Q => \in4x_M1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_M1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_M1(7),
      Q => \in4x_M1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_M1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_M1(8),
      Q => \in4x_M1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_M1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_M1(9),
      Q => \in4x_M1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_M2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      O => in4x_M2(0)
    );
\in4x_M2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO2_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      O => in4x_M2(10)
    );
\in4x_M2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      O => in4x_M2(11)
    );
\in4x_M2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(12)
    );
\in4x_M2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(13)
    );
\in4x_M2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(14)
    );
\in4x_M2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(15)
    );
\in4x_M2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_M2(16)
    );
\in4x_M2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_M2(17)
    );
\in4x_M2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_M_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_M2(18)
    );
\in4x_M2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_M2(19)
    );
\in4x_M2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_M_SW,
      O => in4x_M2(1)
    );
\in4x_M2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(20)
    );
\in4x_M2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(21)
    );
\in4x_M2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(22)
    );
\in4x_M2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(23)
    );
\in4x_M2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(24)
    );
\in4x_M2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(25)
    );
\in4x_M2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(26)
    );
\in4x_M2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(27)
    );
\in4x_M2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(28)
    );
\in4x_M2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(29)
    );
\in4x_M2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO2_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      O => in4x_M2(2)
    );
\in4x_M2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(30)
    );
\in4x_M2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(31)
    );
\in4x_M2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_M2(32)
    );
\in4x_M2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_M2(33)
    );
\in4x_M2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_M_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_M2(34)
    );
\in4x_M2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_M2(35)
    );
\in4x_M2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(36)
    );
\in4x_M2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(37)
    );
\in4x_M2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(38)
    );
\in4x_M2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(39)
    );
\in4x_M2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      O => in4x_M2(3)
    );
\in4x_M2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(40)
    );
\in4x_M2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(41)
    );
\in4x_M2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(42)
    );
\in4x_M2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(43)
    );
\in4x_M2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(44)
    );
\in4x_M2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(45)
    );
\in4x_M2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(46)
    );
\in4x_M2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(47)
    );
\in4x_M2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_M2(48)
    );
\in4x_M2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_M2(49)
    );
\in4x_M2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      O => in4x_M2(4)
    );
\in4x_M2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_M_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_M2(50)
    );
\in4x_M2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_M2(51)
    );
\in4x_M2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(52)
    );
\in4x_M2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(53)
    );
\in4x_M2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(54)
    );
\in4x_M2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(55)
    );
\in4x_M2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(56)
    );
\in4x_M2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(57)
    );
\in4x_M2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(58)
    );
\in4x_M2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(59)
    );
\in4x_M2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_M_SW,
      O => in4x_M2(5)
    );
\in4x_M2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(60)
    );
\in4x_M2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => MISO2_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(61)
    );
\in4x_M2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(62)
    );
\in4x_M2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(63)
    );
\in4x_M2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_M2(64)
    );
\in4x_M2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO2_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_M2(65)
    );
\in4x_M2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_M_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      O => in4x_M2(66)
    );
\in4x_M2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_M2(67)
    );
\in4x_M2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(68)
    );
\in4x_M2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO2_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(69)
    );
\in4x_M2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO2_M_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      O => in4x_M2(6)
    );
\in4x_M2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I3 => MISO2_M_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(70)
    );
\in4x_M2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      O => in4x_M2(71)
    );
\in4x_M2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      I4 => MISO2_M_SW,
      O => in4x_M2(72)
    );
\in4x_M2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__1_n_0\,
      I3 => MISO2_M_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__6_n_0\,
      O => in4x_M2(73)
    );
\in4x_M2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      O => in4x_M2(7)
    );
\in4x_M2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => MISO2_M_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      O => in4x_M2(8)
    );
\in4x_M2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__8_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__5_n_0\,
      I3 => MISO2_M_SW,
      O => in4x_M2(9)
    );
\in4x_M2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[0]_i_1_n_0\,
      D => in4x_M2(0),
      Q => \in4x_M2_reg_n_0_[0]\,
      R => '0'
    );
\in4x_M2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_M2(10),
      Q => \in4x_M2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_M2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_M2(11),
      Q => \in4x_M2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_M2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_M2(12),
      Q => \in4x_M2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_M2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_M2(13),
      Q => \in4x_M2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_M2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_M2(14),
      Q => \in4x_M2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_M2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_M2(15),
      Q => \in4x_M2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_M2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_M2(16),
      Q => \in4x_M2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_M2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_M2(17),
      Q => \in4x_M2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_M2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_M2(18),
      Q => \in4x_M2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_M2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_M2(19),
      Q => \in4x_M2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_M2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[1]_i_1_n_0\,
      D => in4x_M2(1),
      Q => \in4x_M2_reg_n_0_[1]\,
      R => '0'
    );
\in4x_M2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_M2(20),
      Q => \in4x_M2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_M2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_M2(21),
      Q => \in4x_M2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_M2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_M2(22),
      Q => \in4x_M2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_M2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_M2(23),
      Q => \in4x_M2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_M2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_M2(24),
      Q => \in4x_M2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_M2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_M2(25),
      Q => \in4x_M2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_M2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_M2(26),
      Q => \in4x_M2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_M2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_M2(27),
      Q => \in4x_M2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_M2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_M2(28),
      Q => \in4x_M2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_M2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_M2(29),
      Q => \in4x_M2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_M2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_M2(2),
      Q => \in4x_M2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_M2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_M2(30),
      Q => \in4x_M2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_M2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_M2(31),
      Q => \in4x_M2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_M2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_M2(32),
      Q => \in4x_M2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_M2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_M2(33),
      Q => \in4x_M2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_M2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_M2(34),
      Q => \in4x_M2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_M2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_M2(35),
      Q => \in4x_M2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_M2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_M2(36),
      Q => \in4x_M2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_M2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_M2(37),
      Q => \in4x_M2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_M2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_M2(38),
      Q => \in4x_M2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_M2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_M2(39),
      Q => \in4x_M2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_M2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_M2(3),
      Q => \in4x_M2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_M2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_M2(40),
      Q => \in4x_M2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_M2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_M2(41),
      Q => \in4x_M2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_M2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_M2(42),
      Q => \in4x_M2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_M2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_M2(43),
      Q => \in4x_M2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_M2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_M2(44),
      Q => \in4x_M2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_M2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_M2(45),
      Q => \in4x_M2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_M2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_M2(46),
      Q => \in4x_M2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_M2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_M2(47),
      Q => \in4x_M2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_M2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_M2(48),
      Q => \in4x_M2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_M2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_M2(49),
      Q => \in4x_M2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_M2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_M2(4),
      Q => \in4x_M2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_M2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_M2(50),
      Q => \in4x_M2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_M2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_M2(51),
      Q => \in4x_M2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_M2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_M2(52),
      Q => \in4x_M2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_M2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_M2(53),
      Q => \in4x_M2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_M2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_M2(54),
      Q => \in4x_M2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_M2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_M2(55),
      Q => \in4x_M2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_M2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_M2(56),
      Q => \in4x_M2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_M2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_M2(57),
      Q => \in4x_M2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_M2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_M2(58),
      Q => \in4x_M2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_M2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_M2(59),
      Q => \in4x_M2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_M2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_M2(5),
      Q => \in4x_M2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_M2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_M2(60),
      Q => \in4x_M2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_M2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_M2(61),
      Q => \in4x_M2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_M2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_M2(62),
      Q => \in4x_M2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_M2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_M2(63),
      Q => \in4x_M2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_M2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_M2(64),
      Q => \in4x_M2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_M2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_M2(65),
      Q => \in4x_M2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_M2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_M2(66),
      Q => \in4x_M2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_M2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_M2(67),
      Q => \in4x_M2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_M2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_M2(68),
      Q => \in4x_M2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_M2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_M2(69),
      Q => \in4x_M2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_M2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_M2(6),
      Q => \in4x_M2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_M2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_M2(70),
      Q => \in4x_M2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_M2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_M2(71),
      Q => \in4x_M2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_M2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_M2(72),
      Q => \in4x_M2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_M2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_M2(73),
      Q => \in4x_M2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_M2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_M2(7),
      Q => \in4x_M2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_M2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_M2(8),
      Q => \in4x_M2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_M2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_M2(9),
      Q => \in4x_M2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_N1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_N1(0)
    );
\in4x_N1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO1_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => in4x_N1(10)
    );
\in4x_N1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => in4x_N1(11)
    );
\in4x_N1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(12)
    );
\in4x_N1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(13)
    );
\in4x_N1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO1_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(14)
    );
\in4x_N1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(15)
    );
\in4x_N1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_N1(16)
    );
\in4x_N1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_N1(17)
    );
\in4x_N1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO1_N_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_N1(18)
    );
\in4x_N1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_N1(19)
    );
\in4x_N1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO1_N_SW,
      O => in4x_N1(1)
    );
\in4x_N1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(20)
    );
\in4x_N1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(21)
    );
\in4x_N1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO1_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(22)
    );
\in4x_N1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(23)
    );
\in4x_N1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(24)
    );
\in4x_N1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(25)
    );
\in4x_N1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO1_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(26)
    );
\in4x_N1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(27)
    );
\in4x_N1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(28)
    );
\in4x_N1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => MISO1_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(29)
    );
\in4x_N1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO1_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => in4x_N1(2)
    );
\in4x_N1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO1_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(30)
    );
\in4x_N1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(31)
    );
\in4x_N1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_N1(32)
    );
\in4x_N1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => MISO1_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_N1(33)
    );
\in4x_N1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO1_N_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_N1(34)
    );
\in4x_N1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_N1(35)
    );
\in4x_N1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(36)
    );
\in4x_N1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => MISO1_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(37)
    );
\in4x_N1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO1_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(38)
    );
\in4x_N1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(39)
    );
\in4x_N1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => in4x_N1(3)
    );
\in4x_N1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(40)
    );
\in4x_N1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => MISO1_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(41)
    );
\in4x_N1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO1_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(42)
    );
\in4x_N1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(43)
    );
\in4x_N1[43]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      O => \in4x_N1[43]_i_2_n_0\
    );
\in4x_N1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(44)
    );
\in4x_N1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => MISO1_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(45)
    );
\in4x_N1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO1_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(46)
    );
\in4x_N1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(47)
    );
\in4x_N1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_N1(48)
    );
\in4x_N1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => MISO1_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_N1(49)
    );
\in4x_N1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      O => in4x_N1(4)
    );
\in4x_N1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO1_N_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_N1(50)
    );
\in4x_N1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_N1(51)
    );
\in4x_N1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(52)
    );
\in4x_N1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => MISO1_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(53)
    );
\in4x_N1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO1_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(54)
    );
\in4x_N1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(55)
    );
\in4x_N1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(56)
    );
\in4x_N1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => MISO1_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(57)
    );
\in4x_N1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO1_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(58)
    );
\in4x_N1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(59)
    );
\in4x_N1[59]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      I1 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[6]_rep__0_n_0\,
      O => \in4x_N1[59]_i_2_n_0\
    );
\in4x_N1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO1_N_SW,
      O => in4x_N1(5)
    );
\in4x_N1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(60)
    );
\in4x_N1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO1_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(61)
    );
\in4x_N1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO1_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(62)
    );
\in4x_N1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(63)
    );
\in4x_N1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_N1(64)
    );
\in4x_N1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO1_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_N1(65)
    );
\in4x_N1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO1_N_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_N1(66)
    );
\in4x_N1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N1(67)
    );
\in4x_N1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(68)
    );
\in4x_N1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO1_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(69)
    );
\in4x_N1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO1_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => in4x_N1(6)
    );
\in4x_N1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO1_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(70)
    );
\in4x_N1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N1(71)
    );
\in4x_N1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO1_N_SW,
      O => in4x_N1(72)
    );
\in4x_N1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I3 => MISO1_N_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_N1(73)
    );
\in4x_N1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      O => in4x_N1(7)
    );
\in4x_N1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => MISO1_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_N1(8)
    );
\in4x_N1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__3_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO1_N_SW,
      O => in4x_N1(9)
    );
\in4x_N1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[0]_i_1_n_0\,
      D => in4x_N1(0),
      Q => \in4x_N1_reg_n_0_[0]\,
      R => '0'
    );
\in4x_N1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_N1(10),
      Q => \in4x_N1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_N1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_N1(11),
      Q => \in4x_N1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_N1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_N1(12),
      Q => \in4x_N1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_N1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_N1(13),
      Q => \in4x_N1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_N1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_N1(14),
      Q => \in4x_N1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_N1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_N1(15),
      Q => \in4x_N1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_N1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_N1(16),
      Q => \in4x_N1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_N1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_N1(17),
      Q => \in4x_N1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_N1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_N1(18),
      Q => \in4x_N1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_N1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_N1(19),
      Q => \in4x_N1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_N1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[1]_i_1_n_0\,
      D => in4x_N1(1),
      Q => \in4x_N1_reg_n_0_[1]\,
      R => '0'
    );
\in4x_N1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_N1(20),
      Q => \in4x_N1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_N1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_N1(21),
      Q => \in4x_N1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_N1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_N1(22),
      Q => \in4x_N1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_N1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_N1(23),
      Q => \in4x_N1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_N1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_N1(24),
      Q => \in4x_N1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_N1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_N1(25),
      Q => \in4x_N1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_N1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_N1(26),
      Q => \in4x_N1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_N1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_N1(27),
      Q => \in4x_N1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_N1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_N1(28),
      Q => \in4x_N1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_N1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_N1(29),
      Q => \in4x_N1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_N1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_N1(2),
      Q => \in4x_N1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_N1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_N1(30),
      Q => \in4x_N1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_N1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_N1(31),
      Q => \in4x_N1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_N1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_N1(32),
      Q => \in4x_N1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_N1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_N1(33),
      Q => \in4x_N1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_N1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_N1(34),
      Q => \in4x_N1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_N1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_N1(35),
      Q => \in4x_N1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_N1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_N1(36),
      Q => \in4x_N1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_N1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_N1(37),
      Q => \in4x_N1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_N1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_N1(38),
      Q => \in4x_N1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_N1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_N1(39),
      Q => \in4x_N1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_N1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_N1(3),
      Q => \in4x_N1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_N1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_N1(40),
      Q => \in4x_N1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_N1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_N1(41),
      Q => \in4x_N1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_N1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_N1(42),
      Q => \in4x_N1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_N1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_N1(43),
      Q => \in4x_N1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_N1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_N1(44),
      Q => \in4x_N1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_N1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_N1(45),
      Q => \in4x_N1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_N1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_N1(46),
      Q => \in4x_N1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_N1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_N1(47),
      Q => \in4x_N1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_N1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_N1(48),
      Q => \in4x_N1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_N1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_N1(49),
      Q => \in4x_N1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_N1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_N1(4),
      Q => \in4x_N1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_N1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_N1(50),
      Q => \in4x_N1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_N1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_N1(51),
      Q => \in4x_N1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_N1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_N1(52),
      Q => \in4x_N1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_N1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_N1(53),
      Q => \in4x_N1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_N1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_N1(54),
      Q => \in4x_N1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_N1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_N1(55),
      Q => \in4x_N1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_N1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_N1(56),
      Q => \in4x_N1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_N1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_N1(57),
      Q => \in4x_N1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_N1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_N1(58),
      Q => \in4x_N1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_N1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_N1(59),
      Q => \in4x_N1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_N1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_N1(5),
      Q => \in4x_N1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_N1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_N1(60),
      Q => \in4x_N1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_N1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_N1(61),
      Q => \in4x_N1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_N1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_N1(62),
      Q => \in4x_N1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_N1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_N1(63),
      Q => \in4x_N1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_N1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_N1(64),
      Q => \in4x_N1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_N1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_N1(65),
      Q => \in4x_N1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_N1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_N1(66),
      Q => \in4x_N1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_N1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_N1(67),
      Q => \in4x_N1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_N1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_N1(68),
      Q => \in4x_N1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_N1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_N1(69),
      Q => \in4x_N1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_N1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_N1(6),
      Q => \in4x_N1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_N1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_N1(70),
      Q => \in4x_N1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_N1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_N1(71),
      Q => \in4x_N1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_N1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_N1(72),
      Q => \in4x_N1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_N1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_N1(73),
      Q => \in4x_N1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_N1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_N1(7),
      Q => \in4x_N1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_N1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_N1(8),
      Q => \in4x_N1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_N1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_N1(9),
      Q => \in4x_N1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_N2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_N2(0)
    );
\in4x_N2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO2_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      O => in4x_N2(10)
    );
\in4x_N2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      O => in4x_N2(11)
    );
\in4x_N2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(12)
    );
\in4x_N2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(13)
    );
\in4x_N2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO2_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(14)
    );
\in4x_N2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(15)
    );
\in4x_N2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_N2(16)
    );
\in4x_N2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_N2(17)
    );
\in4x_N2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO2_N_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_N2(18)
    );
\in4x_N2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_N2(19)
    );
\in4x_N2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO2_N_SW,
      O => in4x_N2(1)
    );
\in4x_N2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(20)
    );
\in4x_N2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(21)
    );
\in4x_N2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO2_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(22)
    );
\in4x_N2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(23)
    );
\in4x_N2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(24)
    );
\in4x_N2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO2_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(25)
    );
\in4x_N2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO2_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(26)
    );
\in4x_N2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(27)
    );
\in4x_N2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(28)
    );
\in4x_N2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => MISO2_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(29)
    );
\in4x_N2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO2_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      O => in4x_N2(2)
    );
\in4x_N2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO2_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(30)
    );
\in4x_N2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(31)
    );
\in4x_N2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_N2(32)
    );
\in4x_N2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => MISO2_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_N2(33)
    );
\in4x_N2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO2_N_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_N2(34)
    );
\in4x_N2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_N2(35)
    );
\in4x_N2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(36)
    );
\in4x_N2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => MISO2_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(37)
    );
\in4x_N2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO2_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(38)
    );
\in4x_N2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(39)
    );
\in4x_N2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      O => in4x_N2(3)
    );
\in4x_N2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(40)
    );
\in4x_N2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => MISO2_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(41)
    );
\in4x_N2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO2_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(42)
    );
\in4x_N2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(43)
    );
\in4x_N2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(44)
    );
\in4x_N2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => MISO2_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(45)
    );
\in4x_N2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO2_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(46)
    );
\in4x_N2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(47)
    );
\in4x_N2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_N2(48)
    );
\in4x_N2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => MISO2_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_N2(49)
    );
\in4x_N2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      O => in4x_N2(4)
    );
\in4x_N2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO2_N_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_N2(50)
    );
\in4x_N2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_N2(51)
    );
\in4x_N2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(52)
    );
\in4x_N2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => MISO2_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(53)
    );
\in4x_N2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO2_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(54)
    );
\in4x_N2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(55)
    );
\in4x_N2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(56)
    );
\in4x_N2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => MISO2_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(57)
    );
\in4x_N2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO2_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(58)
    );
\in4x_N2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(59)
    );
\in4x_N2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO2_N_SW,
      O => in4x_N2(5)
    );
\in4x_N2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(60)
    );
\in4x_N2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => MISO2_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(61)
    );
\in4x_N2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO2_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(62)
    );
\in4x_N2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(63)
    );
\in4x_N2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_N2(64)
    );
\in4x_N2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO2_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_N2(65)
    );
\in4x_N2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO2_N_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_N2(66)
    );
\in4x_N2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_N2(67)
    );
\in4x_N2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(68)
    );
\in4x_N2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO2_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(69)
    );
\in4x_N2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO2_N_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      O => in4x_N2(6)
    );
\in4x_N2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO2_N_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(70)
    );
\in4x_N2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_N2(71)
    );
\in4x_N2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => MISO2_N_SW,
      O => in4x_N2(72)
    );
\in4x_N2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I3 => MISO2_N_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      O => in4x_N2(73)
    );
\in4x_N2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      O => in4x_N2(7)
    );
\in4x_N2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => MISO2_N_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_N2(8)
    );
\in4x_N2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__2_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO2_N_SW,
      O => in4x_N2(9)
    );
\in4x_N2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[0]_i_1_n_0\,
      D => in4x_N2(0),
      Q => \in4x_N2_reg_n_0_[0]\,
      R => '0'
    );
\in4x_N2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_N2(10),
      Q => \in4x_N2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_N2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_N2(11),
      Q => \in4x_N2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_N2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_N2(12),
      Q => \in4x_N2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_N2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_N2(13),
      Q => \in4x_N2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_N2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_N2(14),
      Q => \in4x_N2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_N2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_N2(15),
      Q => \in4x_N2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_N2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_N2(16),
      Q => \in4x_N2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_N2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_N2(17),
      Q => \in4x_N2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_N2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_N2(18),
      Q => \in4x_N2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_N2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_N2(19),
      Q => \in4x_N2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_N2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[1]_i_1_n_0\,
      D => in4x_N2(1),
      Q => \in4x_N2_reg_n_0_[1]\,
      R => '0'
    );
\in4x_N2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_N2(20),
      Q => \in4x_N2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_N2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_N2(21),
      Q => \in4x_N2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_N2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_N2(22),
      Q => \in4x_N2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_N2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_N2(23),
      Q => \in4x_N2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_N2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_N2(24),
      Q => \in4x_N2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_N2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_N2(25),
      Q => \in4x_N2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_N2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_N2(26),
      Q => \in4x_N2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_N2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_N2(27),
      Q => \in4x_N2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_N2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_N2(28),
      Q => \in4x_N2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_N2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_N2(29),
      Q => \in4x_N2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_N2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_N2(2),
      Q => \in4x_N2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_N2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_N2(30),
      Q => \in4x_N2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_N2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_N2(31),
      Q => \in4x_N2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_N2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_N2(32),
      Q => \in4x_N2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_N2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_N2(33),
      Q => \in4x_N2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_N2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_N2(34),
      Q => \in4x_N2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_N2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_N2(35),
      Q => \in4x_N2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_N2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_N2(36),
      Q => \in4x_N2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_N2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_N2(37),
      Q => \in4x_N2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_N2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_N2(38),
      Q => \in4x_N2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_N2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_N2(39),
      Q => \in4x_N2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_N2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_N2(3),
      Q => \in4x_N2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_N2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_N2(40),
      Q => \in4x_N2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_N2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_N2(41),
      Q => \in4x_N2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_N2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_N2(42),
      Q => \in4x_N2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_N2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_N2(43),
      Q => \in4x_N2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_N2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_N2(44),
      Q => \in4x_N2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_N2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_N2(45),
      Q => \in4x_N2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_N2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_N2(46),
      Q => \in4x_N2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_N2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_N2(47),
      Q => \in4x_N2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_N2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_N2(48),
      Q => \in4x_N2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_N2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_N2(49),
      Q => \in4x_N2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_N2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_N2(4),
      Q => \in4x_N2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_N2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_N2(50),
      Q => \in4x_N2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_N2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_N2(51),
      Q => \in4x_N2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_N2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_N2(52),
      Q => \in4x_N2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_N2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_N2(53),
      Q => \in4x_N2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_N2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_N2(54),
      Q => \in4x_N2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_N2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_N2(55),
      Q => \in4x_N2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_N2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_N2(56),
      Q => \in4x_N2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_N2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_N2(57),
      Q => \in4x_N2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_N2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_N2(58),
      Q => \in4x_N2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_N2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_N2(59),
      Q => \in4x_N2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_N2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_N2(5),
      Q => \in4x_N2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_N2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_N2(60),
      Q => \in4x_N2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_N2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_N2(61),
      Q => \in4x_N2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_N2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_N2(62),
      Q => \in4x_N2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_N2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_N2(63),
      Q => \in4x_N2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_N2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_N2(64),
      Q => \in4x_N2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_N2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_N2(65),
      Q => \in4x_N2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_N2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_N2(66),
      Q => \in4x_N2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_N2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_N2(67),
      Q => \in4x_N2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_N2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_N2(68),
      Q => \in4x_N2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_N2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_N2(69),
      Q => \in4x_N2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_N2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_N2(6),
      Q => \in4x_N2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_N2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_N2(70),
      Q => \in4x_N2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_N2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_N2(71),
      Q => \in4x_N2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_N2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_N2(72),
      Q => \in4x_N2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_N2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_N2(73),
      Q => \in4x_N2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_N2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_N2(7),
      Q => \in4x_N2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_N2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_N2(8),
      Q => \in4x_N2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_N2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_N2(9),
      Q => \in4x_N2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_O1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      O => in4x_O1(0)
    );
\in4x_O1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO1_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => in4x_O1(10)
    );
\in4x_O1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => in4x_O1(11)
    );
\in4x_O1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(12)
    );
\in4x_O1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(13)
    );
\in4x_O1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_O_SW,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(14)
    );
\in4x_O1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(15)
    );
\in4x_O1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => main_state(3),
      O => in4x_O1(16)
    );
\in4x_O1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => main_state(3),
      O => in4x_O1(17)
    );
\in4x_O1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_O_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => main_state(3),
      O => in4x_O1(18)
    );
\in4x_O1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_O1(19)
    );
\in4x_O1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_O_SW,
      O => in4x_O1(1)
    );
\in4x_O1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(20)
    );
\in4x_O1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(21)
    );
\in4x_O1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_O_SW,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(22)
    );
\in4x_O1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(23)
    );
\in4x_O1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(24)
    );
\in4x_O1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => MISO1_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(25)
    );
\in4x_O1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_O_SW,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(26)
    );
\in4x_O1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_A1[27]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(27)
    );
\in4x_O1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(28)
    );
\in4x_O1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(29)
    );
\in4x_O1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO1_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => in4x_O1(2)
    );
\in4x_O1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_O_SW,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(30)
    );
\in4x_O1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(31)
    );
\in4x_O1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => main_state(3),
      O => in4x_O1(32)
    );
\in4x_O1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => main_state(3),
      O => in4x_O1(33)
    );
\in4x_O1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_O_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => main_state(3),
      O => in4x_O1(34)
    );
\in4x_O1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_O1(35)
    );
\in4x_O1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(36)
    );
\in4x_O1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(37)
    );
\in4x_O1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_O_SW,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(38)
    );
\in4x_O1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(39)
    );
\in4x_O1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => in4x_O1(3)
    );
\in4x_O1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(40)
    );
\in4x_O1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(41)
    );
\in4x_O1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_O_SW,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(42)
    );
\in4x_O1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(43)
    );
\in4x_O1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(44)
    );
\in4x_O1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(45)
    );
\in4x_O1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_O_SW,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(46)
    );
\in4x_O1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(47)
    );
\in4x_O1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => main_state(3),
      O => in4x_O1(48)
    );
\in4x_O1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => main_state(3),
      O => in4x_O1(49)
    );
\in4x_O1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      O => in4x_O1(4)
    );
\in4x_O1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_O_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => main_state(3),
      O => in4x_O1(50)
    );
\in4x_O1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_O1(51)
    );
\in4x_O1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(52)
    );
\in4x_O1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(53)
    );
\in4x_O1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_O_SW,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(54)
    );
\in4x_O1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(55)
    );
\in4x_O1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(56)
    );
\in4x_O1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(57)
    );
\in4x_O1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_O_SW,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(58)
    );
\in4x_O1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(59)
    );
\in4x_O1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_O_SW,
      O => in4x_O1(5)
    );
\in4x_O1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(60)
    );
\in4x_O1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO1_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(61)
    );
\in4x_O1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_O_SW,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(62)
    );
\in4x_O1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(63)
    );
\in4x_O1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => main_state(3),
      O => in4x_O1(64)
    );
\in4x_O1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO1_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => main_state(3),
      O => in4x_O1(65)
    );
\in4x_O1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_O_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => main_state(3),
      O => in4x_O1(66)
    );
\in4x_O1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_O1(67)
    );
\in4x_O1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(68)
    );
\in4x_O1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO1_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(69)
    );
\in4x_O1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO1_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => in4x_O1(6)
    );
\in4x_O1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_O_SW,
      I4 => main_state(3),
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(70)
    );
\in4x_O1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      O => in4x_O1(71)
    );
\in4x_O1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => main_state(3),
      I2 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => MISO1_O_SW,
      O => in4x_O1(72)
    );
\in4x_O1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => main_state(3),
      I2 => \FSM_sequential_main_state_reg[2]_rep_n_0\,
      I3 => MISO1_O_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      O => in4x_O1(73)
    );
\in4x_O1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      O => in4x_O1(7)
    );
\in4x_O1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => MISO1_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      O => in4x_O1(8)
    );
\in4x_O1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__1_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO1_O_SW,
      O => in4x_O1(9)
    );
\in4x_O1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[0]_i_1_n_0\,
      D => in4x_O1(0),
      Q => \in4x_O1_reg_n_0_[0]\,
      R => '0'
    );
\in4x_O1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_O1(10),
      Q => \in4x_O1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_O1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_O1(11),
      Q => \in4x_O1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_O1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_O1(12),
      Q => \in4x_O1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_O1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_O1(13),
      Q => \in4x_O1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_O1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_O1(14),
      Q => \in4x_O1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_O1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_O1(15),
      Q => \in4x_O1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_O1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_O1(16),
      Q => \in4x_O1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_O1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_O1(17),
      Q => \in4x_O1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_O1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_O1(18),
      Q => \in4x_O1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_O1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_O1(19),
      Q => \in4x_O1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_O1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[1]_i_1_n_0\,
      D => in4x_O1(1),
      Q => \in4x_O1_reg_n_0_[1]\,
      R => '0'
    );
\in4x_O1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_O1(20),
      Q => \in4x_O1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_O1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_O1(21),
      Q => \in4x_O1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_O1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_O1(22),
      Q => \in4x_O1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_O1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_O1(23),
      Q => \in4x_O1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_O1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_O1(24),
      Q => \in4x_O1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_O1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_O1(25),
      Q => \in4x_O1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_O1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_O1(26),
      Q => \in4x_O1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_O1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_O1(27),
      Q => \in4x_O1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_O1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_O1(28),
      Q => \in4x_O1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_O1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_O1(29),
      Q => \in4x_O1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_O1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_O1(2),
      Q => \in4x_O1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_O1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_O1(30),
      Q => \in4x_O1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_O1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_O1(31),
      Q => \in4x_O1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_O1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_O1(32),
      Q => \in4x_O1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_O1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_O1(33),
      Q => \in4x_O1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_O1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_O1(34),
      Q => \in4x_O1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_O1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_O1(35),
      Q => \in4x_O1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_O1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_O1(36),
      Q => \in4x_O1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_O1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_O1(37),
      Q => \in4x_O1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_O1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_O1(38),
      Q => \in4x_O1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_O1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_O1(39),
      Q => \in4x_O1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_O1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_O1(3),
      Q => \in4x_O1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_O1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_O1(40),
      Q => \in4x_O1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_O1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_O1(41),
      Q => \in4x_O1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_O1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_O1(42),
      Q => \in4x_O1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_O1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_O1(43),
      Q => \in4x_O1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_O1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_O1(44),
      Q => \in4x_O1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_O1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_O1(45),
      Q => \in4x_O1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_O1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_O1(46),
      Q => \in4x_O1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_O1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_O1(47),
      Q => \in4x_O1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_O1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_O1(48),
      Q => \in4x_O1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_O1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_O1(49),
      Q => \in4x_O1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_O1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_O1(4),
      Q => \in4x_O1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_O1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_O1(50),
      Q => \in4x_O1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_O1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_O1(51),
      Q => \in4x_O1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_O1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_O1(52),
      Q => \in4x_O1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_O1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_O1(53),
      Q => \in4x_O1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_O1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_O1(54),
      Q => \in4x_O1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_O1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_O1(55),
      Q => \in4x_O1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_O1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_O1(56),
      Q => \in4x_O1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_O1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_O1(57),
      Q => \in4x_O1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_O1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_O1(58),
      Q => \in4x_O1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_O1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_O1(59),
      Q => \in4x_O1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_O1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_O1(5),
      Q => \in4x_O1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_O1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_O1(60),
      Q => \in4x_O1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_O1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_O1(61),
      Q => \in4x_O1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_O1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_O1(62),
      Q => \in4x_O1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_O1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_O1(63),
      Q => \in4x_O1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_O1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_O1(64),
      Q => \in4x_O1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_O1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_O1(65),
      Q => \in4x_O1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_O1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_O1(66),
      Q => \in4x_O1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_O1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_O1(67),
      Q => \in4x_O1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_O1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_O1(68),
      Q => \in4x_O1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_O1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_O1(69),
      Q => \in4x_O1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_O1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_O1(6),
      Q => \in4x_O1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_O1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_O1(70),
      Q => \in4x_O1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_O1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_O1(71),
      Q => \in4x_O1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_O1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_O1(72),
      Q => \in4x_O1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_O1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_O1(73),
      Q => \in4x_O1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_O1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_O1(7),
      Q => \in4x_O1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_O1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_O1(8),
      Q => \in4x_O1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_O1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_O1(9),
      Q => \in4x_O1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_O2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      O => in4x_O2(0)
    );
\in4x_O2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO2_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => in4x_O2(10)
    );
\in4x_O2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => in4x_O2(11)
    );
\in4x_O2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(12)
    );
\in4x_O2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO2_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(13)
    );
\in4x_O2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO2_O_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(14)
    );
\in4x_O2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_O2(15)
    );
\in4x_O2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_O2(16)
    );
\in4x_O2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO2_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_O2(17)
    );
\in4x_O2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO2_O_SW,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_O2(18)
    );
\in4x_O2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_O2(19)
    );
\in4x_O2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO2_O_SW,
      O => in4x_O2(1)
    );
\in4x_O2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_O2(20)
    );
\in4x_O2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO2_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(21)
    );
\in4x_O2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO2_O_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(22)
    );
\in4x_O2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_O2(23)
    );
\in4x_O2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(24)
    );
\in4x_O2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO2_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(25)
    );
\in4x_O2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO2_O_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(26)
    );
\in4x_O2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(27)
    );
\in4x_O2[27]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__2_n_0\,
      O => \in4x_O2[27]_i_2_n_0\
    );
\in4x_O2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(28)
    );
\in4x_O2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(29)
    );
\in4x_O2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO2_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => in4x_O2(2)
    );
\in4x_O2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO2_O_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(30)
    );
\in4x_O2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_O2(31)
    );
\in4x_O2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_O2(32)
    );
\in4x_O2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_O2(33)
    );
\in4x_O2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO2_O_SW,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_O2(34)
    );
\in4x_O2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_O2(35)
    );
\in4x_O2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_O2(36)
    );
\in4x_O2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(37)
    );
\in4x_O2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO2_O_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(38)
    );
\in4x_O2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_O2(39)
    );
\in4x_O2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => in4x_O2(3)
    );
\in4x_O2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(40)
    );
\in4x_O2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO2_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(41)
    );
\in4x_O2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO2_O_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(42)
    );
\in4x_O2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(43)
    );
\in4x_O2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(44)
    );
\in4x_O2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(45)
    );
\in4x_O2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO2_O_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(46)
    );
\in4x_O2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_O2(47)
    );
\in4x_O2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_O2(48)
    );
\in4x_O2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_O2(49)
    );
\in4x_O2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      O => in4x_O2(4)
    );
\in4x_O2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO2_O_SW,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_O2(50)
    );
\in4x_O2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_O2(51)
    );
\in4x_O2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => main_state(2),
      O => in4x_O2(52)
    );
\in4x_O2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(53)
    );
\in4x_O2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO2_O_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(54)
    );
\in4x_O2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_O2(55)
    );
\in4x_O2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(56)
    );
\in4x_O2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO2_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(57)
    );
\in4x_O2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO2_O_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(58)
    );
\in4x_O2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(59)
    );
\in4x_O2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO2_O_SW,
      O => in4x_O2(5)
    );
\in4x_O2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_O2(60)
    );
\in4x_O2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => MISO2_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(61)
    );
\in4x_O2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO2_O_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(62)
    );
\in4x_O2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_O2(63)
    );
\in4x_O2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_O2(64)
    );
\in4x_O2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO2_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_O2(65)
    );
\in4x_O2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO2_O_SW,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_O2(66)
    );
\in4x_O2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_O2(67)
    );
\in4x_O2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_O2(68)
    );
\in4x_O2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO2_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(69)
    );
\in4x_O2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO2_O_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => in4x_O2(6)
    );
\in4x_O2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO2_O_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_O2(70)
    );
\in4x_O2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_O2(71)
    );
\in4x_O2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => main_state(3),
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => MISO2_O_SW,
      O => in4x_O2(72)
    );
\in4x_O2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => main_state(3),
      I2 => main_state(2),
      I3 => MISO2_O_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      O => in4x_O2(73)
    );
\in4x_O2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      O => in4x_O2(7)
    );
\in4x_O2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => MISO2_O_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      O => in4x_O2(8)
    );
\in4x_O2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__0_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__9_n_0\,
      I3 => MISO2_O_SW,
      O => in4x_O2(9)
    );
\in4x_O2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[0]_i_1_n_0\,
      D => in4x_O2(0),
      Q => \in4x_O2_reg_n_0_[0]\,
      R => '0'
    );
\in4x_O2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_O2(10),
      Q => \in4x_O2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_O2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_O2(11),
      Q => \in4x_O2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_O2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_O2(12),
      Q => \in4x_O2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_O2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_O2(13),
      Q => \in4x_O2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_O2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_O2(14),
      Q => \in4x_O2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_O2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_O2(15),
      Q => \in4x_O2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_O2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_O2(16),
      Q => \in4x_O2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_O2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_O2(17),
      Q => \in4x_O2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_O2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_O2(18),
      Q => \in4x_O2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_O2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_O2(19),
      Q => \in4x_O2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_O2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[1]_i_1_n_0\,
      D => in4x_O2(1),
      Q => \in4x_O2_reg_n_0_[1]\,
      R => '0'
    );
\in4x_O2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_O2(20),
      Q => \in4x_O2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_O2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_O2(21),
      Q => \in4x_O2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_O2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_O2(22),
      Q => \in4x_O2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_O2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_O2(23),
      Q => \in4x_O2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_O2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_O2(24),
      Q => \in4x_O2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_O2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_O2(25),
      Q => \in4x_O2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_O2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_O2(26),
      Q => \in4x_O2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_O2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_O2(27),
      Q => \in4x_O2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_O2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_O2(28),
      Q => \in4x_O2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_O2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_O2(29),
      Q => \in4x_O2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_O2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_O2(2),
      Q => \in4x_O2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_O2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_O2(30),
      Q => \in4x_O2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_O2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_O2(31),
      Q => \in4x_O2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_O2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_O2(32),
      Q => \in4x_O2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_O2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_O2(33),
      Q => \in4x_O2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_O2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_O2(34),
      Q => \in4x_O2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_O2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_O2(35),
      Q => \in4x_O2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_O2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_O2(36),
      Q => \in4x_O2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_O2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_O2(37),
      Q => \in4x_O2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_O2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_O2(38),
      Q => \in4x_O2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_O2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_O2(39),
      Q => \in4x_O2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_O2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_O2(3),
      Q => \in4x_O2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_O2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_O2(40),
      Q => \in4x_O2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_O2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_O2(41),
      Q => \in4x_O2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_O2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_O2(42),
      Q => \in4x_O2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_O2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_O2(43),
      Q => \in4x_O2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_O2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_O2(44),
      Q => \in4x_O2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_O2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_O2(45),
      Q => \in4x_O2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_O2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_O2(46),
      Q => \in4x_O2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_O2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_O2(47),
      Q => \in4x_O2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_O2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_O2(48),
      Q => \in4x_O2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_O2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_O2(49),
      Q => \in4x_O2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_O2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_O2(4),
      Q => \in4x_O2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_O2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_O2(50),
      Q => \in4x_O2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_O2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_O2(51),
      Q => \in4x_O2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_O2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_O2(52),
      Q => \in4x_O2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_O2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_O2(53),
      Q => \in4x_O2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_O2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_O2(54),
      Q => \in4x_O2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_O2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_O2(55),
      Q => \in4x_O2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_O2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_O2(56),
      Q => \in4x_O2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_O2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_O2(57),
      Q => \in4x_O2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_O2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_O2(58),
      Q => \in4x_O2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_O2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_O2(59),
      Q => \in4x_O2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_O2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_O2(5),
      Q => \in4x_O2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_O2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_O2(60),
      Q => \in4x_O2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_O2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_O2(61),
      Q => \in4x_O2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_O2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_O2(62),
      Q => \in4x_O2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_O2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_O2(63),
      Q => \in4x_O2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_O2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_O2(64),
      Q => \in4x_O2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_O2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_O2(65),
      Q => \in4x_O2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_O2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_O2(66),
      Q => \in4x_O2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_O2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_O2(67),
      Q => \in4x_O2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_O2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_O2(68),
      Q => \in4x_O2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_O2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_O2(69),
      Q => \in4x_O2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_O2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_O2(6),
      Q => \in4x_O2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_O2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_O2(70),
      Q => \in4x_O2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_O2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_O2(71),
      Q => \in4x_O2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_O2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_O2(72),
      Q => \in4x_O2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_O2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_O2(73),
      Q => \in4x_O2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_O2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_O2(7),
      Q => \in4x_O2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_O2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_O2(8),
      Q => \in4x_O2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_O2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_O2(9),
      Q => \in4x_O2_reg_n_0_[9]\,
      R => '0'
    );
\in4x_P1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      O => in4x_P1(0)
    );
\in4x_P1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO1_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_P1(10)
    );
\in4x_P1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_P1(11)
    );
\in4x_P1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(12)
    );
\in4x_P1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO1_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(13)
    );
\in4x_P1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO1_P_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(14)
    );
\in4x_P1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_P1(15)
    );
\in4x_P1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_P1(16)
    );
\in4x_P1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO1_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_P1(17)
    );
\in4x_P1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO1_P_SW,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_P1(18)
    );
\in4x_P1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_P1(19)
    );
\in4x_P1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO1_P_SW,
      O => in4x_P1(1)
    );
\in4x_P1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_P1(20)
    );
\in4x_P1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO1_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(21)
    );
\in4x_P1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO1_P_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(22)
    );
\in4x_P1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P1(23)
    );
\in4x_P1[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(24)
    );
\in4x_P1[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO1_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(25)
    );
\in4x_P1[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO1_P_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(26)
    );
\in4x_P1[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(27)
    );
\in4x_P1[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(28)
    );
\in4x_P1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(29)
    );
\in4x_P1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO1_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_P1(2)
    );
\in4x_P1[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO1_P_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(30)
    );
\in4x_P1[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_P1(31)
    );
\in4x_P1[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_P1(32)
    );
\in4x_P1[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_P1(33)
    );
\in4x_P1[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO1_P_SW,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_P1(34)
    );
\in4x_P1[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_P1(35)
    );
\in4x_P1[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_P1(36)
    );
\in4x_P1[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(37)
    );
\in4x_P1[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO1_P_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(38)
    );
\in4x_P1[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P1(39)
    );
\in4x_P1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_P1(3)
    );
\in4x_P1[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(40)
    );
\in4x_P1[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => MISO1_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(41)
    );
\in4x_P1[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO1_P_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(42)
    );
\in4x_P1[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(43)
    );
\in4x_P1[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(44)
    );
\in4x_P1[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(45)
    );
\in4x_P1[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO1_P_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(46)
    );
\in4x_P1[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_P1(47)
    );
\in4x_P1[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_P1(48)
    );
\in4x_P1[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_P1(49)
    );
\in4x_P1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      O => in4x_P1(4)
    );
\in4x_P1[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO1_P_SW,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_P1(50)
    );
\in4x_P1[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_P1(51)
    );
\in4x_P1[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_P1(52)
    );
\in4x_P1[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(53)
    );
\in4x_P1[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO1_P_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(54)
    );
\in4x_P1[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P1(55)
    );
\in4x_P1[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(56)
    );
\in4x_P1[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => MISO1_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(57)
    );
\in4x_P1[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO1_P_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(58)
    );
\in4x_P1[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_K2[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(59)
    );
\in4x_P1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO1_P_SW,
      O => in4x_P1(5)
    );
\in4x_P1[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => main_state(2),
      O => in4x_P1(60)
    );
\in4x_P1[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO1_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(61)
    );
\in4x_P1[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO1_P_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(62)
    );
\in4x_P1[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P1(63)
    );
\in4x_P1[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_P1(64)
    );
\in4x_P1[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => MISO1_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_P1(65)
    );
\in4x_P1[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO1_P_SW,
      I4 => main_state(2),
      I5 => main_state(3),
      O => in4x_P1(66)
    );
\in4x_P1[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => main_state(2),
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_P1(67)
    );
\in4x_P1[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__1_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => main_state(2),
      O => in4x_P1(68)
    );
\in4x_P1[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO1_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(69)
    );
\in4x_P1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO1_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_P1(6)
    );
\in4x_P1[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO1_P_SW,
      I4 => main_state(3),
      I5 => main_state(2),
      O => in4x_P1(70)
    );
\in4x_P1[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => main_state(2),
      O => in4x_P1(71)
    );
\in4x_P1[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => main_state(3),
      I2 => main_state(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I4 => MISO1_P_SW,
      O => in4x_P1(72)
    );
\in4x_P1[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => main_state(3),
      I2 => main_state(2),
      I3 => MISO1_P_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      O => in4x_P1(73)
    );
\in4x_P1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      O => in4x_P1(7)
    );
\in4x_P1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => MISO1_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      O => in4x_P1(8)
    );
\in4x_P1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I3 => MISO1_P_SW,
      O => in4x_P1(9)
    );
\in4x_P1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[0]_i_1_n_0\,
      D => in4x_P1(0),
      Q => \in4x_P1_reg_n_0_[0]\,
      R => '0'
    );
\in4x_P1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_P1(10),
      Q => \in4x_P1_reg_n_0_[10]\,
      R => '0'
    );
\in4x_P1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_P1(11),
      Q => \in4x_P1_reg_n_0_[11]\,
      R => '0'
    );
\in4x_P1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_P1(12),
      Q => \in4x_P1_reg_n_0_[12]\,
      R => '0'
    );
\in4x_P1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_P1(13),
      Q => \in4x_P1_reg_n_0_[13]\,
      R => '0'
    );
\in4x_P1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_P1(14),
      Q => \in4x_P1_reg_n_0_[14]\,
      R => '0'
    );
\in4x_P1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_P1(15),
      Q => \in4x_P1_reg_n_0_[15]\,
      R => '0'
    );
\in4x_P1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_P1(16),
      Q => \in4x_P1_reg_n_0_[16]\,
      R => '0'
    );
\in4x_P1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_P1(17),
      Q => \in4x_P1_reg_n_0_[17]\,
      R => '0'
    );
\in4x_P1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_P1(18),
      Q => \in4x_P1_reg_n_0_[18]\,
      R => '0'
    );
\in4x_P1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_P1(19),
      Q => \in4x_P1_reg_n_0_[19]\,
      R => '0'
    );
\in4x_P1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[1]_i_1_n_0\,
      D => in4x_P1(1),
      Q => \in4x_P1_reg_n_0_[1]\,
      R => '0'
    );
\in4x_P1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_P1(20),
      Q => \in4x_P1_reg_n_0_[20]\,
      R => '0'
    );
\in4x_P1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_P1(21),
      Q => \in4x_P1_reg_n_0_[21]\,
      R => '0'
    );
\in4x_P1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_P1(22),
      Q => \in4x_P1_reg_n_0_[22]\,
      R => '0'
    );
\in4x_P1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_P1(23),
      Q => \in4x_P1_reg_n_0_[23]\,
      R => '0'
    );
\in4x_P1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_P1(24),
      Q => \in4x_P1_reg_n_0_[24]\,
      R => '0'
    );
\in4x_P1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_P1(25),
      Q => \in4x_P1_reg_n_0_[25]\,
      R => '0'
    );
\in4x_P1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_P1(26),
      Q => \in4x_P1_reg_n_0_[26]\,
      R => '0'
    );
\in4x_P1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_P1(27),
      Q => \in4x_P1_reg_n_0_[27]\,
      R => '0'
    );
\in4x_P1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_P1(28),
      Q => \in4x_P1_reg_n_0_[28]\,
      R => '0'
    );
\in4x_P1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_P1(29),
      Q => \in4x_P1_reg_n_0_[29]\,
      R => '0'
    );
\in4x_P1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_P1(2),
      Q => \in4x_P1_reg_n_0_[2]\,
      R => '0'
    );
\in4x_P1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_P1(30),
      Q => \in4x_P1_reg_n_0_[30]\,
      R => '0'
    );
\in4x_P1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_P1(31),
      Q => \in4x_P1_reg_n_0_[31]\,
      R => '0'
    );
\in4x_P1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_P1(32),
      Q => \in4x_P1_reg_n_0_[32]\,
      R => '0'
    );
\in4x_P1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_P1(33),
      Q => \in4x_P1_reg_n_0_[33]\,
      R => '0'
    );
\in4x_P1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_P1(34),
      Q => \in4x_P1_reg_n_0_[34]\,
      R => '0'
    );
\in4x_P1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_P1(35),
      Q => \in4x_P1_reg_n_0_[35]\,
      R => '0'
    );
\in4x_P1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_P1(36),
      Q => \in4x_P1_reg_n_0_[36]\,
      R => '0'
    );
\in4x_P1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_P1(37),
      Q => \in4x_P1_reg_n_0_[37]\,
      R => '0'
    );
\in4x_P1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_P1(38),
      Q => \in4x_P1_reg_n_0_[38]\,
      R => '0'
    );
\in4x_P1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_P1(39),
      Q => \in4x_P1_reg_n_0_[39]\,
      R => '0'
    );
\in4x_P1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_P1(3),
      Q => \in4x_P1_reg_n_0_[3]\,
      R => '0'
    );
\in4x_P1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_P1(40),
      Q => \in4x_P1_reg_n_0_[40]\,
      R => '0'
    );
\in4x_P1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_P1(41),
      Q => \in4x_P1_reg_n_0_[41]\,
      R => '0'
    );
\in4x_P1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_P1(42),
      Q => \in4x_P1_reg_n_0_[42]\,
      R => '0'
    );
\in4x_P1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_P1(43),
      Q => \in4x_P1_reg_n_0_[43]\,
      R => '0'
    );
\in4x_P1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_P1(44),
      Q => \in4x_P1_reg_n_0_[44]\,
      R => '0'
    );
\in4x_P1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_P1(45),
      Q => \in4x_P1_reg_n_0_[45]\,
      R => '0'
    );
\in4x_P1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_P1(46),
      Q => \in4x_P1_reg_n_0_[46]\,
      R => '0'
    );
\in4x_P1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_P1(47),
      Q => \in4x_P1_reg_n_0_[47]\,
      R => '0'
    );
\in4x_P1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_P1(48),
      Q => \in4x_P1_reg_n_0_[48]\,
      R => '0'
    );
\in4x_P1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_P1(49),
      Q => \in4x_P1_reg_n_0_[49]\,
      R => '0'
    );
\in4x_P1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_P1(4),
      Q => \in4x_P1_reg_n_0_[4]\,
      R => '0'
    );
\in4x_P1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_P1(50),
      Q => \in4x_P1_reg_n_0_[50]\,
      R => '0'
    );
\in4x_P1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_P1(51),
      Q => \in4x_P1_reg_n_0_[51]\,
      R => '0'
    );
\in4x_P1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_P1(52),
      Q => \in4x_P1_reg_n_0_[52]\,
      R => '0'
    );
\in4x_P1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_P1(53),
      Q => \in4x_P1_reg_n_0_[53]\,
      R => '0'
    );
\in4x_P1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_P1(54),
      Q => \in4x_P1_reg_n_0_[54]\,
      R => '0'
    );
\in4x_P1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_P1(55),
      Q => \in4x_P1_reg_n_0_[55]\,
      R => '0'
    );
\in4x_P1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_P1(56),
      Q => \in4x_P1_reg_n_0_[56]\,
      R => '0'
    );
\in4x_P1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_P1(57),
      Q => \in4x_P1_reg_n_0_[57]\,
      R => '0'
    );
\in4x_P1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_P1(58),
      Q => \in4x_P1_reg_n_0_[58]\,
      R => '0'
    );
\in4x_P1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_P1(59),
      Q => \in4x_P1_reg_n_0_[59]\,
      R => '0'
    );
\in4x_P1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_P1(5),
      Q => \in4x_P1_reg_n_0_[5]\,
      R => '0'
    );
\in4x_P1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_P1(60),
      Q => \in4x_P1_reg_n_0_[60]\,
      R => '0'
    );
\in4x_P1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_P1(61),
      Q => \in4x_P1_reg_n_0_[61]\,
      R => '0'
    );
\in4x_P1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_P1(62),
      Q => \in4x_P1_reg_n_0_[62]\,
      R => '0'
    );
\in4x_P1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_P1(63),
      Q => \in4x_P1_reg_n_0_[63]\,
      R => '0'
    );
\in4x_P1_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_P1(64),
      Q => \in4x_P1_reg_n_0_[64]\,
      R => '0'
    );
\in4x_P1_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_P1(65),
      Q => \in4x_P1_reg_n_0_[65]\,
      R => '0'
    );
\in4x_P1_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_P1(66),
      Q => \in4x_P1_reg_n_0_[66]\,
      R => '0'
    );
\in4x_P1_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_P1(67),
      Q => \in4x_P1_reg_n_0_[67]\,
      R => '0'
    );
\in4x_P1_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_P1(68),
      Q => \in4x_P1_reg_n_0_[68]\,
      R => '0'
    );
\in4x_P1_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_P1(69),
      Q => \in4x_P1_reg_n_0_[69]\,
      R => '0'
    );
\in4x_P1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_P1(6),
      Q => \in4x_P1_reg_n_0_[6]\,
      R => '0'
    );
\in4x_P1_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_P1(70),
      Q => \in4x_P1_reg_n_0_[70]\,
      R => '0'
    );
\in4x_P1_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_P1(71),
      Q => \in4x_P1_reg_n_0_[71]\,
      R => '0'
    );
\in4x_P1_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_P1(72),
      Q => \in4x_P1_reg_n_0_[72]\,
      R => '0'
    );
\in4x_P1_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_P1(73),
      Q => \in4x_P1_reg_n_0_[73]\,
      R => '0'
    );
\in4x_P1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_P1(7),
      Q => \in4x_P1_reg_n_0_[7]\,
      R => '0'
    );
\in4x_P1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_P1(8),
      Q => \in4x_P1_reg_n_0_[8]\,
      R => '0'
    );
\in4x_P1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_P1(9),
      Q => \in4x_P1_reg_n_0_[9]\,
      R => '0'
    );
\in4x_P2[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      O => in4x_P2(0)
    );
\in4x_P2[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => MISO2_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      O => in4x_P2(10)
    );
\in4x_P2[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      O => in4x_P2(11)
    );
\in4x_P2[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(12)
    );
\in4x_P2[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO2_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(13)
    );
\in4x_P2[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_P_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(14)
    );
\in4x_P2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(15)
    );
\in4x_P2[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_P2(16)
    );
\in4x_P2[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO2_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_P2(17)
    );
\in4x_P2[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_P_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_P2(18)
    );
\in4x_P2[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_P2(19)
    );
\in4x_P2[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO2_P_SW,
      O => in4x_P2(1)
    );
\in4x_P2[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(20)
    );
\in4x_P2[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO2_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(21)
    );
\in4x_P2[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_P_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(22)
    );
\in4x_P2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(23)
    );
\in4x_P2[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(24)
    );
\in4x_P2[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => MISO2_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(25)
    );
\in4x_P2[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_P_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(26)
    );
\in4x_P2[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_O2[27]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(27)
    );
\in4x_P2[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(28)
    );
\in4x_P2[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => MISO2_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(29)
    );
\in4x_P2[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => MISO2_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      O => in4x_P2(2)
    );
\in4x_P2[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_P_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(30)
    );
\in4x_P2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(31)
    );
\in4x_P2[32]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_P2(32)
    );
\in4x_P2[33]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => MISO2_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_P2(33)
    );
\in4x_P2[34]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_P_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_P2(34)
    );
\in4x_P2[35]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_P2(35)
    );
\in4x_P2[36]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(36)
    );
\in4x_P2[37]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => MISO2_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(37)
    );
\in4x_P2[38]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_P_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(38)
    );
\in4x_P2[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(39)
    );
\in4x_P2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[3]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      O => in4x_P2(3)
    );
\in4x_P2[40]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(40)
    );
\in4x_P2[41]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => MISO2_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(41)
    );
\in4x_P2[42]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_P_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(42)
    );
\in4x_P2[43]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_N1[43]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(43)
    );
\in4x_P2[44]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(44)
    );
\in4x_P2[45]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => MISO2_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(45)
    );
\in4x_P2[46]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_P_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(46)
    );
\in4x_P2[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(47)
    );
\in4x_P2[48]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_P2(48)
    );
\in4x_P2[49]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => MISO2_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_P2(49)
    );
\in4x_P2[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      O => in4x_P2(4)
    );
\in4x_P2[50]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_P_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_P2(50)
    );
\in4x_P2[51]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      O => in4x_P2(51)
    );
\in4x_P2[52]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__5_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(52)
    );
\in4x_P2[53]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => MISO2_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(53)
    );
\in4x_P2[54]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_P_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(54)
    );
\in4x_P2[55]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(55)
    );
\in4x_P2[56]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(56)
    );
\in4x_P2[57]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => MISO2_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(57)
    );
\in4x_P2[58]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => MISO2_P_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(58)
    );
\in4x_P2[59]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \in4x_N1[59]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(59)
    );
\in4x_P2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO2_P_SW,
      O => in4x_P2(5)
    );
\in4x_P2[60]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(60)
    );
\in4x_P2[61]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => MISO2_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(61)
    );
\in4x_P2[62]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000800"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO2_P_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(62)
    );
\in4x_P2[63]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__7_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(63)
    );
\in4x_P2[64]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_P2(64)
    );
\in4x_P2[65]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO2_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_P2(65)
    );
\in4x_P2[66]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO2_P_SW,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      O => in4x_P2(66)
    );
\in4x_P2[67]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I5 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      O => in4x_P2(67)
    );
\in4x_P2[68]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__13_n_0\,
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__6_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(68)
    );
\in4x_P2[69]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => MISO2_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(69)
    );
\in4x_P2[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => MISO2_P_SW,
      I2 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      O => in4x_P2(6)
    );
\in4x_P2[70]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__5_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO2_P_SW,
      I4 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(70)
    );
\in4x_P2[71]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__6_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__8_n_0\,
      I5 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      O => in4x_P2(71)
    );
\in4x_P2[72]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I4 => MISO2_P_SW,
      O => in4x_P2(72)
    );
\in4x_P2[73]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[6]_rep__4_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__0_n_0\,
      I3 => MISO2_P_SW,
      I4 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      O => in4x_P2(73)
    );
\in4x_P2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \in4x_A1[7]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__14_n_0\,
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      O => in4x_P2(7)
    );
\in4x_P2[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => MISO2_P_SW,
      I3 => \FSM_sequential_main_state_reg[0]_rep__7_n_0\,
      O => in4x_P2(8)
    );
\in4x_P2[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => \in4x_A1[11]_i_3_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__4_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__8_n_0\,
      I3 => MISO2_P_SW,
      O => in4x_P2(9)
    );
\in4x_P2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[0]_i_1_n_0\,
      D => in4x_P2(0),
      Q => \in4x_P2_reg_n_0_[0]\,
      R => '0'
    );
\in4x_P2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[10]_i_1_n_0\,
      D => in4x_P2(10),
      Q => \in4x_P2_reg_n_0_[10]\,
      R => '0'
    );
\in4x_P2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[11]_i_1_n_0\,
      D => in4x_P2(11),
      Q => \in4x_P2_reg_n_0_[11]\,
      R => '0'
    );
\in4x_P2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[12]_i_1_n_0\,
      D => in4x_P2(12),
      Q => \in4x_P2_reg_n_0_[12]\,
      R => '0'
    );
\in4x_P2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[13]_i_1_n_0\,
      D => in4x_P2(13),
      Q => \in4x_P2_reg_n_0_[13]\,
      R => '0'
    );
\in4x_P2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[14]_i_1_n_0\,
      D => in4x_P2(14),
      Q => \in4x_P2_reg_n_0_[14]\,
      R => '0'
    );
\in4x_P2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[15]_i_1_n_0\,
      D => in4x_P2(15),
      Q => \in4x_P2_reg_n_0_[15]\,
      R => '0'
    );
\in4x_P2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[16]_i_1_n_0\,
      D => in4x_P2(16),
      Q => \in4x_P2_reg_n_0_[16]\,
      R => '0'
    );
\in4x_P2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[17]_i_1_n_0\,
      D => in4x_P2(17),
      Q => \in4x_P2_reg_n_0_[17]\,
      R => '0'
    );
\in4x_P2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[18]_i_1_n_0\,
      D => in4x_P2(18),
      Q => \in4x_P2_reg_n_0_[18]\,
      R => '0'
    );
\in4x_P2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[19]_i_1_n_0\,
      D => in4x_P2(19),
      Q => \in4x_P2_reg_n_0_[19]\,
      R => '0'
    );
\in4x_P2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[1]_i_1_n_0\,
      D => in4x_P2(1),
      Q => \in4x_P2_reg_n_0_[1]\,
      R => '0'
    );
\in4x_P2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[20]_i_1_n_0\,
      D => in4x_P2(20),
      Q => \in4x_P2_reg_n_0_[20]\,
      R => '0'
    );
\in4x_P2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[21]_i_1_n_0\,
      D => in4x_P2(21),
      Q => \in4x_P2_reg_n_0_[21]\,
      R => '0'
    );
\in4x_P2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[22]_i_1_n_0\,
      D => in4x_P2(22),
      Q => \in4x_P2_reg_n_0_[22]\,
      R => '0'
    );
\in4x_P2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[23]_i_1_n_0\,
      D => in4x_P2(23),
      Q => \in4x_P2_reg_n_0_[23]\,
      R => '0'
    );
\in4x_P2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[24]_i_1_n_0\,
      D => in4x_P2(24),
      Q => \in4x_P2_reg_n_0_[24]\,
      R => '0'
    );
\in4x_P2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[25]_i_1_n_0\,
      D => in4x_P2(25),
      Q => \in4x_P2_reg_n_0_[25]\,
      R => '0'
    );
\in4x_P2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[26]_i_1_n_0\,
      D => in4x_P2(26),
      Q => \in4x_P2_reg_n_0_[26]\,
      R => '0'
    );
\in4x_P2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[27]_i_1_n_0\,
      D => in4x_P2(27),
      Q => \in4x_P2_reg_n_0_[27]\,
      R => '0'
    );
\in4x_P2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[28]_i_1_n_0\,
      D => in4x_P2(28),
      Q => \in4x_P2_reg_n_0_[28]\,
      R => '0'
    );
\in4x_P2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[29]_i_1_n_0\,
      D => in4x_P2(29),
      Q => \in4x_P2_reg_n_0_[29]\,
      R => '0'
    );
\in4x_P2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[2]_i_1_n_0\,
      D => in4x_P2(2),
      Q => \in4x_P2_reg_n_0_[2]\,
      R => '0'
    );
\in4x_P2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[30]_i_1_n_0\,
      D => in4x_P2(30),
      Q => \in4x_P2_reg_n_0_[30]\,
      R => '0'
    );
\in4x_P2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[31]_i_1_n_0\,
      D => in4x_P2(31),
      Q => \in4x_P2_reg_n_0_[31]\,
      R => '0'
    );
\in4x_P2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[32]_i_1_n_0\,
      D => in4x_P2(32),
      Q => \in4x_P2_reg_n_0_[32]\,
      R => '0'
    );
\in4x_P2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[33]_i_1_n_0\,
      D => in4x_P2(33),
      Q => \in4x_P2_reg_n_0_[33]\,
      R => '0'
    );
\in4x_P2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[34]_i_1_n_0\,
      D => in4x_P2(34),
      Q => \in4x_P2_reg_n_0_[34]\,
      R => '0'
    );
\in4x_P2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[35]_i_1_n_0\,
      D => in4x_P2(35),
      Q => \in4x_P2_reg_n_0_[35]\,
      R => '0'
    );
\in4x_P2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[36]_i_1_n_0\,
      D => in4x_P2(36),
      Q => \in4x_P2_reg_n_0_[36]\,
      R => '0'
    );
\in4x_P2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[37]_i_1_n_0\,
      D => in4x_P2(37),
      Q => \in4x_P2_reg_n_0_[37]\,
      R => '0'
    );
\in4x_P2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[38]_i_1_n_0\,
      D => in4x_P2(38),
      Q => \in4x_P2_reg_n_0_[38]\,
      R => '0'
    );
\in4x_P2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[39]_i_1_n_0\,
      D => in4x_P2(39),
      Q => \in4x_P2_reg_n_0_[39]\,
      R => '0'
    );
\in4x_P2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[3]_i_1_n_0\,
      D => in4x_P2(3),
      Q => \in4x_P2_reg_n_0_[3]\,
      R => '0'
    );
\in4x_P2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[40]_i_1_n_0\,
      D => in4x_P2(40),
      Q => \in4x_P2_reg_n_0_[40]\,
      R => '0'
    );
\in4x_P2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[41]_i_1_n_0\,
      D => in4x_P2(41),
      Q => \in4x_P2_reg_n_0_[41]\,
      R => '0'
    );
\in4x_P2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[42]_i_1_n_0\,
      D => in4x_P2(42),
      Q => \in4x_P2_reg_n_0_[42]\,
      R => '0'
    );
\in4x_P2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[43]_i_1_n_0\,
      D => in4x_P2(43),
      Q => \in4x_P2_reg_n_0_[43]\,
      R => '0'
    );
\in4x_P2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[44]_i_1_n_0\,
      D => in4x_P2(44),
      Q => \in4x_P2_reg_n_0_[44]\,
      R => '0'
    );
\in4x_P2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[45]_i_1_n_0\,
      D => in4x_P2(45),
      Q => \in4x_P2_reg_n_0_[45]\,
      R => '0'
    );
\in4x_P2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[46]_i_1_n_0\,
      D => in4x_P2(46),
      Q => \in4x_P2_reg_n_0_[46]\,
      R => '0'
    );
\in4x_P2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[47]_i_1_n_0\,
      D => in4x_P2(47),
      Q => \in4x_P2_reg_n_0_[47]\,
      R => '0'
    );
\in4x_P2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[48]_i_1_n_0\,
      D => in4x_P2(48),
      Q => \in4x_P2_reg_n_0_[48]\,
      R => '0'
    );
\in4x_P2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[49]_i_1_n_0\,
      D => in4x_P2(49),
      Q => \in4x_P2_reg_n_0_[49]\,
      R => '0'
    );
\in4x_P2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[4]_i_1_n_0\,
      D => in4x_P2(4),
      Q => \in4x_P2_reg_n_0_[4]\,
      R => '0'
    );
\in4x_P2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[50]_i_1_n_0\,
      D => in4x_P2(50),
      Q => \in4x_P2_reg_n_0_[50]\,
      R => '0'
    );
\in4x_P2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[51]_i_1_n_0\,
      D => in4x_P2(51),
      Q => \in4x_P2_reg_n_0_[51]\,
      R => '0'
    );
\in4x_P2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[52]_i_1_n_0\,
      D => in4x_P2(52),
      Q => \in4x_P2_reg_n_0_[52]\,
      R => '0'
    );
\in4x_P2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[53]_i_1_n_0\,
      D => in4x_P2(53),
      Q => \in4x_P2_reg_n_0_[53]\,
      R => '0'
    );
\in4x_P2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[54]_i_1_n_0\,
      D => in4x_P2(54),
      Q => \in4x_P2_reg_n_0_[54]\,
      R => '0'
    );
\in4x_P2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[55]_i_1_n_0\,
      D => in4x_P2(55),
      Q => \in4x_P2_reg_n_0_[55]\,
      R => '0'
    );
\in4x_P2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[56]_i_1_n_0\,
      D => in4x_P2(56),
      Q => \in4x_P2_reg_n_0_[56]\,
      R => '0'
    );
\in4x_P2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[57]_i_1_n_0\,
      D => in4x_P2(57),
      Q => \in4x_P2_reg_n_0_[57]\,
      R => '0'
    );
\in4x_P2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[58]_i_1_n_0\,
      D => in4x_P2(58),
      Q => \in4x_P2_reg_n_0_[58]\,
      R => '0'
    );
\in4x_P2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[59]_i_1_n_0\,
      D => in4x_P2(59),
      Q => \in4x_P2_reg_n_0_[59]\,
      R => '0'
    );
\in4x_P2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[5]_i_1_n_0\,
      D => in4x_P2(5),
      Q => \in4x_P2_reg_n_0_[5]\,
      R => '0'
    );
\in4x_P2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[60]_i_1_n_0\,
      D => in4x_P2(60),
      Q => \in4x_P2_reg_n_0_[60]\,
      R => '0'
    );
\in4x_P2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[61]_i_1_n_0\,
      D => in4x_P2(61),
      Q => \in4x_P2_reg_n_0_[61]\,
      R => '0'
    );
\in4x_P2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[62]_i_1_n_0\,
      D => in4x_P2(62),
      Q => \in4x_P2_reg_n_0_[62]\,
      R => '0'
    );
\in4x_P2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[63]_i_1_n_0\,
      D => in4x_P2(63),
      Q => \in4x_P2_reg_n_0_[63]\,
      R => '0'
    );
\in4x_P2_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[64]_i_1_n_0\,
      D => in4x_P2(64),
      Q => \in4x_P2_reg_n_0_[64]\,
      R => '0'
    );
\in4x_P2_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[65]_i_1_n_0\,
      D => in4x_P2(65),
      Q => \in4x_P2_reg_n_0_[65]\,
      R => '0'
    );
\in4x_P2_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[66]_i_1_n_0\,
      D => in4x_P2(66),
      Q => \in4x_P2_reg_n_0_[66]\,
      R => '0'
    );
\in4x_P2_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[67]_i_1_n_0\,
      D => in4x_P2(67),
      Q => \in4x_P2_reg_n_0_[67]\,
      R => '0'
    );
\in4x_P2_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[68]_i_1_n_0\,
      D => in4x_P2(68),
      Q => \in4x_P2_reg_n_0_[68]\,
      R => '0'
    );
\in4x_P2_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[69]_i_1_n_0\,
      D => in4x_P2(69),
      Q => \in4x_P2_reg_n_0_[69]\,
      R => '0'
    );
\in4x_P2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[6]_i_1_n_0\,
      D => in4x_P2(6),
      Q => \in4x_P2_reg_n_0_[6]\,
      R => '0'
    );
\in4x_P2_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[70]_i_1_n_0\,
      D => in4x_P2(70),
      Q => \in4x_P2_reg_n_0_[70]\,
      R => '0'
    );
\in4x_P2_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[71]_i_1_n_0\,
      D => in4x_P2(71),
      Q => \in4x_P2_reg_n_0_[71]\,
      R => '0'
    );
\in4x_P2_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[72]_i_1_n_0\,
      D => in4x_P2(72),
      Q => \in4x_P2_reg_n_0_[72]\,
      R => '0'
    );
\in4x_P2_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[73]_i_1_n_0\,
      D => in4x_P2(73),
      Q => \in4x_P2_reg_n_0_[73]\,
      R => '0'
    );
\in4x_P2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[7]_i_1_n_0\,
      D => in4x_P2(7),
      Q => \in4x_P2_reg_n_0_[7]\,
      R => '0'
    );
\in4x_P2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[8]_i_1_n_0\,
      D => in4x_P2(8),
      Q => \in4x_P2_reg_n_0_[8]\,
      R => '0'
    );
\in4x_P2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \in4x_A1[9]_i_1_n_0\,
      D => in4x_P2(9),
      Q => \in4x_P2_reg_n_0_[9]\,
      R => '0'
    );
init_mode_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00000300"
    )
        port map (
      I0 => flag_lastchannel,
      I1 => main_state(6),
      I2 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I3 => \FSM_sequential_main_state[6]_i_3_n_0\,
      I4 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I5 => init_mode_reg_n_0,
      O => init_mode_i_1_n_0
    );
init_mode_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => init_mode_i_1_n_0,
      Q => init_mode_reg_n_0,
      R => \^s00_axi_aresetn_0\
    );
\maxis_data_reg[63]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => M_AXIS_ARESETN,
      O => clear
    );
\maxis_data_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(0),
      Q => M_AXIS_tdata(0),
      R => clear
    );
\maxis_data_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(10),
      Q => M_AXIS_tdata(10),
      R => clear
    );
\maxis_data_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(11),
      Q => M_AXIS_tdata(11),
      R => clear
    );
\maxis_data_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(12),
      Q => M_AXIS_tdata(12),
      R => clear
    );
\maxis_data_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(13),
      Q => M_AXIS_tdata(13),
      R => clear
    );
\maxis_data_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(14),
      Q => M_AXIS_tdata(14),
      R => clear
    );
\maxis_data_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(15),
      Q => M_AXIS_tdata(15),
      R => clear
    );
\maxis_data_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(16),
      Q => M_AXIS_tdata(16),
      R => clear
    );
\maxis_data_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(17),
      Q => M_AXIS_tdata(17),
      R => clear
    );
\maxis_data_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(18),
      Q => M_AXIS_tdata(18),
      R => clear
    );
\maxis_data_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(19),
      Q => M_AXIS_tdata(19),
      R => clear
    );
\maxis_data_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(1),
      Q => M_AXIS_tdata(1),
      R => clear
    );
\maxis_data_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(20),
      Q => M_AXIS_tdata(20),
      R => clear
    );
\maxis_data_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(21),
      Q => M_AXIS_tdata(21),
      R => clear
    );
\maxis_data_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(22),
      Q => M_AXIS_tdata(22),
      R => clear
    );
\maxis_data_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(23),
      Q => M_AXIS_tdata(23),
      R => clear
    );
\maxis_data_reg_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(24),
      Q => M_AXIS_tdata(24),
      R => clear
    );
\maxis_data_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(25),
      Q => M_AXIS_tdata(25),
      R => clear
    );
\maxis_data_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(26),
      Q => M_AXIS_tdata(26),
      R => clear
    );
\maxis_data_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(27),
      Q => M_AXIS_tdata(27),
      R => clear
    );
\maxis_data_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(28),
      Q => M_AXIS_tdata(28),
      R => clear
    );
\maxis_data_reg_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(29),
      Q => M_AXIS_tdata(29),
      R => clear
    );
\maxis_data_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(2),
      Q => M_AXIS_tdata(2),
      R => clear
    );
\maxis_data_reg_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(30),
      Q => M_AXIS_tdata(30),
      R => clear
    );
\maxis_data_reg_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(31),
      Q => M_AXIS_tdata(31),
      R => clear
    );
\maxis_data_reg_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(32),
      Q => M_AXIS_tdata(32),
      R => clear
    );
\maxis_data_reg_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(33),
      Q => M_AXIS_tdata(33),
      R => clear
    );
\maxis_data_reg_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(34),
      Q => M_AXIS_tdata(34),
      R => clear
    );
\maxis_data_reg_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(35),
      Q => M_AXIS_tdata(35),
      R => clear
    );
\maxis_data_reg_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(36),
      Q => M_AXIS_tdata(36),
      R => clear
    );
\maxis_data_reg_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(37),
      Q => M_AXIS_tdata(37),
      R => clear
    );
\maxis_data_reg_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(38),
      Q => M_AXIS_tdata(38),
      R => clear
    );
\maxis_data_reg_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(39),
      Q => M_AXIS_tdata(39),
      R => clear
    );
\maxis_data_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(3),
      Q => M_AXIS_tdata(3),
      R => clear
    );
\maxis_data_reg_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(40),
      Q => M_AXIS_tdata(40),
      R => clear
    );
\maxis_data_reg_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(41),
      Q => M_AXIS_tdata(41),
      R => clear
    );
\maxis_data_reg_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(42),
      Q => M_AXIS_tdata(42),
      R => clear
    );
\maxis_data_reg_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(43),
      Q => M_AXIS_tdata(43),
      R => clear
    );
\maxis_data_reg_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(44),
      Q => M_AXIS_tdata(44),
      R => clear
    );
\maxis_data_reg_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(45),
      Q => M_AXIS_tdata(45),
      R => clear
    );
\maxis_data_reg_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(46),
      Q => M_AXIS_tdata(46),
      R => clear
    );
\maxis_data_reg_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(47),
      Q => M_AXIS_tdata(47),
      R => clear
    );
\maxis_data_reg_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(48),
      Q => M_AXIS_tdata(48),
      R => clear
    );
\maxis_data_reg_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(49),
      Q => M_AXIS_tdata(49),
      R => clear
    );
\maxis_data_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(4),
      Q => M_AXIS_tdata(4),
      R => clear
    );
\maxis_data_reg_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(50),
      Q => M_AXIS_tdata(50),
      R => clear
    );
\maxis_data_reg_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(51),
      Q => M_AXIS_tdata(51),
      R => clear
    );
\maxis_data_reg_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(52),
      Q => M_AXIS_tdata(52),
      R => clear
    );
\maxis_data_reg_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(53),
      Q => M_AXIS_tdata(53),
      R => clear
    );
\maxis_data_reg_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(54),
      Q => M_AXIS_tdata(54),
      R => clear
    );
\maxis_data_reg_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(55),
      Q => M_AXIS_tdata(55),
      R => clear
    );
\maxis_data_reg_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(56),
      Q => M_AXIS_tdata(56),
      R => clear
    );
\maxis_data_reg_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(57),
      Q => M_AXIS_tdata(57),
      R => clear
    );
\maxis_data_reg_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(58),
      Q => M_AXIS_tdata(58),
      R => clear
    );
\maxis_data_reg_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(59),
      Q => M_AXIS_tdata(59),
      R => clear
    );
\maxis_data_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(5),
      Q => M_AXIS_tdata(5),
      R => clear
    );
\maxis_data_reg_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(60),
      Q => M_AXIS_tdata(60),
      R => clear
    );
\maxis_data_reg_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(61),
      Q => M_AXIS_tdata(61),
      R => clear
    );
\maxis_data_reg_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(62),
      Q => M_AXIS_tdata(62),
      R => clear
    );
\maxis_data_reg_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(63),
      Q => M_AXIS_tdata(63),
      R => clear
    );
\maxis_data_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(6),
      Q => M_AXIS_tdata(6),
      R => clear
    );
\maxis_data_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(7),
      Q => M_AXIS_tdata(7),
      R => clear
    );
\maxis_data_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(8),
      Q => M_AXIS_tdata(8),
      R => clear
    );
\maxis_data_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => data_fifo_out(9),
      Q => M_AXIS_tdata(9),
      R => clear
    );
maxis_valid_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => '1',
      D => valid_fifo_out,
      Q => M_AXIS_tvalid,
      R => clear
    );
reg_risingEdge_impCheck_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Q(3),
      Q => reg_risingEdge_impCheck,
      R => \^s00_axi_aresetn_0\
    );
\result_A1[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => result_A1,
      O => \result_A1[15]_i_1_n_0\
    );
\result_A1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => \result_A1[15]_i_7_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I5 => main_state(6),
      O => result_A1
    );
\result_A1[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      O => \result_A1[15]_i_7_n_0\
    );
\result_A1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(0),
      Q => \result_A1_reg_n_0_[0]\,
      R => '0'
    );
\result_A1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(10),
      Q => \result_A1_reg_n_0_[10]\,
      R => '0'
    );
\result_A1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(11),
      Q => \result_A1_reg_n_0_[11]\,
      R => '0'
    );
\result_A1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(12),
      Q => \result_A1_reg_n_0_[12]\,
      R => '0'
    );
\result_A1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(13),
      Q => \result_A1_reg_n_0_[13]\,
      R => '0'
    );
\result_A1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(14),
      Q => \result_A1_reg_n_0_[14]\,
      R => '0'
    );
\result_A1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(15),
      Q => \result_A1_reg_n_0_[15]\,
      R => '0'
    );
\result_A1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(1),
      Q => \result_A1_reg_n_0_[1]\,
      R => '0'
    );
\result_A1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(2),
      Q => \result_A1_reg_n_0_[2]\,
      R => '0'
    );
\result_A1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(3),
      Q => \result_A1_reg_n_0_[3]\,
      R => '0'
    );
\result_A1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(4),
      Q => \result_A1_reg_n_0_[4]\,
      R => '0'
    );
\result_A1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(5),
      Q => \result_A1_reg_n_0_[5]\,
      R => '0'
    );
\result_A1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(6),
      Q => \result_A1_reg_n_0_[6]\,
      R => '0'
    );
\result_A1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(7),
      Q => \result_A1_reg_n_0_[7]\,
      R => '0'
    );
\result_A1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(8),
      Q => \result_A1_reg_n_0_[8]\,
      R => '0'
    );
\result_A1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A1(9),
      Q => \result_A1_reg_n_0_[9]\,
      R => '0'
    );
\result_A2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(0),
      Q => result_A2(0),
      R => '0'
    );
\result_A2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(10),
      Q => result_A2(10),
      R => '0'
    );
\result_A2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(11),
      Q => result_A2(11),
      R => '0'
    );
\result_A2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(12),
      Q => result_A2(12),
      R => '0'
    );
\result_A2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(13),
      Q => result_A2(13),
      R => '0'
    );
\result_A2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(14),
      Q => result_A2(14),
      R => '0'
    );
\result_A2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(15),
      Q => result_A2(15),
      R => '0'
    );
\result_A2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(1),
      Q => result_A2(1),
      R => '0'
    );
\result_A2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(2),
      Q => result_A2(2),
      R => '0'
    );
\result_A2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(3),
      Q => result_A2(3),
      R => '0'
    );
\result_A2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(4),
      Q => result_A2(4),
      R => '0'
    );
\result_A2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(5),
      Q => result_A2(5),
      R => '0'
    );
\result_A2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(6),
      Q => result_A2(6),
      R => '0'
    );
\result_A2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(7),
      Q => result_A2(7),
      R => '0'
    );
\result_A2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(8),
      Q => result_A2(8),
      R => '0'
    );
\result_A2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_A2(9),
      Q => result_A2(9),
      R => '0'
    );
\result_B1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(0),
      Q => result_B1(0),
      R => '0'
    );
\result_B1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(10),
      Q => result_B1(10),
      R => '0'
    );
\result_B1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(11),
      Q => result_B1(11),
      R => '0'
    );
\result_B1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(12),
      Q => result_B1(12),
      R => '0'
    );
\result_B1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(13),
      Q => result_B1(13),
      R => '0'
    );
\result_B1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(14),
      Q => result_B1(14),
      R => '0'
    );
\result_B1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(15),
      Q => result_B1(15),
      R => '0'
    );
\result_B1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(1),
      Q => result_B1(1),
      R => '0'
    );
\result_B1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(2),
      Q => result_B1(2),
      R => '0'
    );
\result_B1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(3),
      Q => result_B1(3),
      R => '0'
    );
\result_B1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(4),
      Q => result_B1(4),
      R => '0'
    );
\result_B1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(5),
      Q => result_B1(5),
      R => '0'
    );
\result_B1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(6),
      Q => result_B1(6),
      R => '0'
    );
\result_B1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(7),
      Q => result_B1(7),
      R => '0'
    );
\result_B1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(8),
      Q => result_B1(8),
      R => '0'
    );
\result_B1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B1(9),
      Q => result_B1(9),
      R => '0'
    );
\result_B2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(0),
      Q => result_B2(0),
      R => '0'
    );
\result_B2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(10),
      Q => result_B2(10),
      R => '0'
    );
\result_B2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(11),
      Q => result_B2(11),
      R => '0'
    );
\result_B2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(12),
      Q => result_B2(12),
      R => '0'
    );
\result_B2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(13),
      Q => result_B2(13),
      R => '0'
    );
\result_B2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(14),
      Q => result_B2(14),
      R => '0'
    );
\result_B2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(15),
      Q => result_B2(15),
      R => '0'
    );
\result_B2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(1),
      Q => result_B2(1),
      R => '0'
    );
\result_B2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(2),
      Q => result_B2(2),
      R => '0'
    );
\result_B2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(3),
      Q => result_B2(3),
      R => '0'
    );
\result_B2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(4),
      Q => result_B2(4),
      R => '0'
    );
\result_B2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(5),
      Q => result_B2(5),
      R => '0'
    );
\result_B2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(6),
      Q => result_B2(6),
      R => '0'
    );
\result_B2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(7),
      Q => result_B2(7),
      R => '0'
    );
\result_B2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(8),
      Q => result_B2(8),
      R => '0'
    );
\result_B2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_B2(9),
      Q => result_B2(9),
      R => '0'
    );
\result_C1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(0),
      Q => result_C1(0),
      R => '0'
    );
\result_C1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(10),
      Q => result_C1(10),
      R => '0'
    );
\result_C1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(11),
      Q => result_C1(11),
      R => '0'
    );
\result_C1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(12),
      Q => result_C1(12),
      R => '0'
    );
\result_C1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(13),
      Q => result_C1(13),
      R => '0'
    );
\result_C1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(14),
      Q => result_C1(14),
      R => '0'
    );
\result_C1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(15),
      Q => result_C1(15),
      R => '0'
    );
\result_C1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(1),
      Q => result_C1(1),
      R => '0'
    );
\result_C1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(2),
      Q => result_C1(2),
      R => '0'
    );
\result_C1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(3),
      Q => result_C1(3),
      R => '0'
    );
\result_C1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(4),
      Q => result_C1(4),
      R => '0'
    );
\result_C1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(5),
      Q => result_C1(5),
      R => '0'
    );
\result_C1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(6),
      Q => result_C1(6),
      R => '0'
    );
\result_C1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(7),
      Q => result_C1(7),
      R => '0'
    );
\result_C1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(8),
      Q => result_C1(8),
      R => '0'
    );
\result_C1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C1(9),
      Q => result_C1(9),
      R => '0'
    );
\result_C2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(0),
      Q => result_C2(0),
      R => '0'
    );
\result_C2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(10),
      Q => result_C2(10),
      R => '0'
    );
\result_C2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(11),
      Q => result_C2(11),
      R => '0'
    );
\result_C2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(12),
      Q => result_C2(12),
      R => '0'
    );
\result_C2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(13),
      Q => result_C2(13),
      R => '0'
    );
\result_C2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(14),
      Q => result_C2(14),
      R => '0'
    );
\result_C2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(15),
      Q => result_C2(15),
      R => '0'
    );
\result_C2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(1),
      Q => result_C2(1),
      R => '0'
    );
\result_C2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(2),
      Q => result_C2(2),
      R => '0'
    );
\result_C2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(3),
      Q => result_C2(3),
      R => '0'
    );
\result_C2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(4),
      Q => result_C2(4),
      R => '0'
    );
\result_C2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(5),
      Q => result_C2(5),
      R => '0'
    );
\result_C2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(6),
      Q => result_C2(6),
      R => '0'
    );
\result_C2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(7),
      Q => result_C2(7),
      R => '0'
    );
\result_C2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(8),
      Q => result_C2(8),
      R => '0'
    );
\result_C2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_C2(9),
      Q => result_C2(9),
      R => '0'
    );
\result_D1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(0),
      Q => result_D1(0),
      R => '0'
    );
\result_D1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(10),
      Q => result_D1(10),
      R => '0'
    );
\result_D1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(11),
      Q => result_D1(11),
      R => '0'
    );
\result_D1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(12),
      Q => result_D1(12),
      R => '0'
    );
\result_D1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(13),
      Q => result_D1(13),
      R => '0'
    );
\result_D1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(14),
      Q => result_D1(14),
      R => '0'
    );
\result_D1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(15),
      Q => result_D1(15),
      R => '0'
    );
\result_D1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(1),
      Q => result_D1(1),
      R => '0'
    );
\result_D1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(2),
      Q => result_D1(2),
      R => '0'
    );
\result_D1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(3),
      Q => result_D1(3),
      R => '0'
    );
\result_D1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(4),
      Q => result_D1(4),
      R => '0'
    );
\result_D1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(5),
      Q => result_D1(5),
      R => '0'
    );
\result_D1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(6),
      Q => result_D1(6),
      R => '0'
    );
\result_D1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(7),
      Q => result_D1(7),
      R => '0'
    );
\result_D1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(8),
      Q => result_D1(8),
      R => '0'
    );
\result_D1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D1(9),
      Q => result_D1(9),
      R => '0'
    );
\result_D2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(0),
      Q => result_D2(0),
      R => '0'
    );
\result_D2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(10),
      Q => result_D2(10),
      R => '0'
    );
\result_D2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(11),
      Q => result_D2(11),
      R => '0'
    );
\result_D2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(12),
      Q => result_D2(12),
      R => '0'
    );
\result_D2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(13),
      Q => result_D2(13),
      R => '0'
    );
\result_D2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(14),
      Q => result_D2(14),
      R => '0'
    );
\result_D2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(15),
      Q => result_D2(15),
      R => '0'
    );
\result_D2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(1),
      Q => result_D2(1),
      R => '0'
    );
\result_D2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(2),
      Q => result_D2(2),
      R => '0'
    );
\result_D2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(3),
      Q => result_D2(3),
      R => '0'
    );
\result_D2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(4),
      Q => result_D2(4),
      R => '0'
    );
\result_D2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(5),
      Q => result_D2(5),
      R => '0'
    );
\result_D2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(6),
      Q => result_D2(6),
      R => '0'
    );
\result_D2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(7),
      Q => result_D2(7),
      R => '0'
    );
\result_D2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(8),
      Q => result_D2(8),
      R => '0'
    );
\result_D2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_D2(9),
      Q => result_D2(9),
      R => '0'
    );
\result_DDR_A1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(0),
      Q => result_DDR_A1(0),
      R => '0'
    );
\result_DDR_A1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(10),
      Q => result_DDR_A1(10),
      R => '0'
    );
\result_DDR_A1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(11),
      Q => result_DDR_A1(11),
      R => '0'
    );
\result_DDR_A1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(12),
      Q => result_DDR_A1(12),
      R => '0'
    );
\result_DDR_A1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(13),
      Q => result_DDR_A1(13),
      R => '0'
    );
\result_DDR_A1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(14),
      Q => result_DDR_A1(14),
      R => '0'
    );
\result_DDR_A1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(15),
      Q => result_DDR_A1(15),
      R => '0'
    );
\result_DDR_A1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(1),
      Q => result_DDR_A1(1),
      R => '0'
    );
\result_DDR_A1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(2),
      Q => result_DDR_A1(2),
      R => '0'
    );
\result_DDR_A1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(3),
      Q => result_DDR_A1(3),
      R => '0'
    );
\result_DDR_A1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(4),
      Q => result_DDR_A1(4),
      R => '0'
    );
\result_DDR_A1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(5),
      Q => result_DDR_A1(5),
      R => '0'
    );
\result_DDR_A1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(6),
      Q => result_DDR_A1(6),
      R => '0'
    );
\result_DDR_A1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(7),
      Q => result_DDR_A1(7),
      R => '0'
    );
\result_DDR_A1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(8),
      Q => result_DDR_A1(8),
      R => '0'
    );
\result_DDR_A1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A1(9),
      Q => result_DDR_A1(9),
      R => '0'
    );
\result_DDR_A2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(0),
      Q => result_DDR_A2(0),
      R => '0'
    );
\result_DDR_A2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(10),
      Q => result_DDR_A2(10),
      R => '0'
    );
\result_DDR_A2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(11),
      Q => result_DDR_A2(11),
      R => '0'
    );
\result_DDR_A2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(12),
      Q => result_DDR_A2(12),
      R => '0'
    );
\result_DDR_A2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(13),
      Q => result_DDR_A2(13),
      R => '0'
    );
\result_DDR_A2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(14),
      Q => result_DDR_A2(14),
      R => '0'
    );
\result_DDR_A2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(15),
      Q => result_DDR_A2(15),
      R => '0'
    );
\result_DDR_A2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(1),
      Q => result_DDR_A2(1),
      R => '0'
    );
\result_DDR_A2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(2),
      Q => result_DDR_A2(2),
      R => '0'
    );
\result_DDR_A2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(3),
      Q => result_DDR_A2(3),
      R => '0'
    );
\result_DDR_A2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(4),
      Q => result_DDR_A2(4),
      R => '0'
    );
\result_DDR_A2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(5),
      Q => result_DDR_A2(5),
      R => '0'
    );
\result_DDR_A2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(6),
      Q => result_DDR_A2(6),
      R => '0'
    );
\result_DDR_A2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(7),
      Q => result_DDR_A2(7),
      R => '0'
    );
\result_DDR_A2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(8),
      Q => result_DDR_A2(8),
      R => '0'
    );
\result_DDR_A2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_A2(9),
      Q => result_DDR_A2(9),
      R => '0'
    );
\result_DDR_B1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(0),
      Q => result_DDR_B1(0),
      R => '0'
    );
\result_DDR_B1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(10),
      Q => result_DDR_B1(10),
      R => '0'
    );
\result_DDR_B1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(11),
      Q => result_DDR_B1(11),
      R => '0'
    );
\result_DDR_B1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(12),
      Q => result_DDR_B1(12),
      R => '0'
    );
\result_DDR_B1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(13),
      Q => result_DDR_B1(13),
      R => '0'
    );
\result_DDR_B1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(14),
      Q => result_DDR_B1(14),
      R => '0'
    );
\result_DDR_B1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(15),
      Q => result_DDR_B1(15),
      R => '0'
    );
\result_DDR_B1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(1),
      Q => result_DDR_B1(1),
      R => '0'
    );
\result_DDR_B1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(2),
      Q => result_DDR_B1(2),
      R => '0'
    );
\result_DDR_B1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(3),
      Q => result_DDR_B1(3),
      R => '0'
    );
\result_DDR_B1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(4),
      Q => result_DDR_B1(4),
      R => '0'
    );
\result_DDR_B1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(5),
      Q => result_DDR_B1(5),
      R => '0'
    );
\result_DDR_B1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(6),
      Q => result_DDR_B1(6),
      R => '0'
    );
\result_DDR_B1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(7),
      Q => result_DDR_B1(7),
      R => '0'
    );
\result_DDR_B1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(8),
      Q => result_DDR_B1(8),
      R => '0'
    );
\result_DDR_B1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B1(9),
      Q => result_DDR_B1(9),
      R => '0'
    );
\result_DDR_B2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(0),
      Q => result_DDR_B2(0),
      R => '0'
    );
\result_DDR_B2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(10),
      Q => result_DDR_B2(10),
      R => '0'
    );
\result_DDR_B2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(11),
      Q => result_DDR_B2(11),
      R => '0'
    );
\result_DDR_B2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(12),
      Q => result_DDR_B2(12),
      R => '0'
    );
\result_DDR_B2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(13),
      Q => result_DDR_B2(13),
      R => '0'
    );
\result_DDR_B2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(14),
      Q => result_DDR_B2(14),
      R => '0'
    );
\result_DDR_B2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(15),
      Q => result_DDR_B2(15),
      R => '0'
    );
\result_DDR_B2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(1),
      Q => result_DDR_B2(1),
      R => '0'
    );
\result_DDR_B2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(2),
      Q => result_DDR_B2(2),
      R => '0'
    );
\result_DDR_B2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(3),
      Q => result_DDR_B2(3),
      R => '0'
    );
\result_DDR_B2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(4),
      Q => result_DDR_B2(4),
      R => '0'
    );
\result_DDR_B2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(5),
      Q => result_DDR_B2(5),
      R => '0'
    );
\result_DDR_B2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(6),
      Q => result_DDR_B2(6),
      R => '0'
    );
\result_DDR_B2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(7),
      Q => result_DDR_B2(7),
      R => '0'
    );
\result_DDR_B2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(8),
      Q => result_DDR_B2(8),
      R => '0'
    );
\result_DDR_B2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_B2(9),
      Q => result_DDR_B2(9),
      R => '0'
    );
\result_DDR_C1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(0),
      Q => result_DDR_C1(0),
      R => '0'
    );
\result_DDR_C1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(10),
      Q => result_DDR_C1(10),
      R => '0'
    );
\result_DDR_C1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(11),
      Q => result_DDR_C1(11),
      R => '0'
    );
\result_DDR_C1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(12),
      Q => result_DDR_C1(12),
      R => '0'
    );
\result_DDR_C1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(13),
      Q => result_DDR_C1(13),
      R => '0'
    );
\result_DDR_C1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(14),
      Q => result_DDR_C1(14),
      R => '0'
    );
\result_DDR_C1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(15),
      Q => result_DDR_C1(15),
      R => '0'
    );
\result_DDR_C1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(1),
      Q => result_DDR_C1(1),
      R => '0'
    );
\result_DDR_C1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(2),
      Q => result_DDR_C1(2),
      R => '0'
    );
\result_DDR_C1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(3),
      Q => result_DDR_C1(3),
      R => '0'
    );
\result_DDR_C1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(4),
      Q => result_DDR_C1(4),
      R => '0'
    );
\result_DDR_C1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(5),
      Q => result_DDR_C1(5),
      R => '0'
    );
\result_DDR_C1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(6),
      Q => result_DDR_C1(6),
      R => '0'
    );
\result_DDR_C1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(7),
      Q => result_DDR_C1(7),
      R => '0'
    );
\result_DDR_C1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(8),
      Q => result_DDR_C1(8),
      R => '0'
    );
\result_DDR_C1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C1(9),
      Q => result_DDR_C1(9),
      R => '0'
    );
\result_DDR_C2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(0),
      Q => result_DDR_C2(0),
      R => '0'
    );
\result_DDR_C2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(10),
      Q => result_DDR_C2(10),
      R => '0'
    );
\result_DDR_C2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(11),
      Q => result_DDR_C2(11),
      R => '0'
    );
\result_DDR_C2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(12),
      Q => result_DDR_C2(12),
      R => '0'
    );
\result_DDR_C2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(13),
      Q => result_DDR_C2(13),
      R => '0'
    );
\result_DDR_C2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(14),
      Q => result_DDR_C2(14),
      R => '0'
    );
\result_DDR_C2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(15),
      Q => result_DDR_C2(15),
      R => '0'
    );
\result_DDR_C2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(1),
      Q => result_DDR_C2(1),
      R => '0'
    );
\result_DDR_C2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(2),
      Q => result_DDR_C2(2),
      R => '0'
    );
\result_DDR_C2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(3),
      Q => result_DDR_C2(3),
      R => '0'
    );
\result_DDR_C2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(4),
      Q => result_DDR_C2(4),
      R => '0'
    );
\result_DDR_C2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(5),
      Q => result_DDR_C2(5),
      R => '0'
    );
\result_DDR_C2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(6),
      Q => result_DDR_C2(6),
      R => '0'
    );
\result_DDR_C2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(7),
      Q => result_DDR_C2(7),
      R => '0'
    );
\result_DDR_C2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(8),
      Q => result_DDR_C2(8),
      R => '0'
    );
\result_DDR_C2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_C2(9),
      Q => result_DDR_C2(9),
      R => '0'
    );
\result_DDR_D1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(0),
      Q => result_DDR_D1(0),
      R => '0'
    );
\result_DDR_D1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(10),
      Q => result_DDR_D1(10),
      R => '0'
    );
\result_DDR_D1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(11),
      Q => result_DDR_D1(11),
      R => '0'
    );
\result_DDR_D1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(12),
      Q => result_DDR_D1(12),
      R => '0'
    );
\result_DDR_D1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(13),
      Q => result_DDR_D1(13),
      R => '0'
    );
\result_DDR_D1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(14),
      Q => result_DDR_D1(14),
      R => '0'
    );
\result_DDR_D1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(15),
      Q => result_DDR_D1(15),
      R => '0'
    );
\result_DDR_D1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(1),
      Q => result_DDR_D1(1),
      R => '0'
    );
\result_DDR_D1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(2),
      Q => result_DDR_D1(2),
      R => '0'
    );
\result_DDR_D1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(3),
      Q => result_DDR_D1(3),
      R => '0'
    );
\result_DDR_D1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(4),
      Q => result_DDR_D1(4),
      R => '0'
    );
\result_DDR_D1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(5),
      Q => result_DDR_D1(5),
      R => '0'
    );
\result_DDR_D1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(6),
      Q => result_DDR_D1(6),
      R => '0'
    );
\result_DDR_D1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(7),
      Q => result_DDR_D1(7),
      R => '0'
    );
\result_DDR_D1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(8),
      Q => result_DDR_D1(8),
      R => '0'
    );
\result_DDR_D1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D1(9),
      Q => result_DDR_D1(9),
      R => '0'
    );
\result_DDR_D2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(0),
      Q => result_DDR_D2(0),
      R => '0'
    );
\result_DDR_D2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(10),
      Q => result_DDR_D2(10),
      R => '0'
    );
\result_DDR_D2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(11),
      Q => result_DDR_D2(11),
      R => '0'
    );
\result_DDR_D2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(12),
      Q => result_DDR_D2(12),
      R => '0'
    );
\result_DDR_D2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(13),
      Q => result_DDR_D2(13),
      R => '0'
    );
\result_DDR_D2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(14),
      Q => result_DDR_D2(14),
      R => '0'
    );
\result_DDR_D2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(15),
      Q => result_DDR_D2(15),
      R => '0'
    );
\result_DDR_D2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(1),
      Q => result_DDR_D2(1),
      R => '0'
    );
\result_DDR_D2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(2),
      Q => result_DDR_D2(2),
      R => '0'
    );
\result_DDR_D2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(3),
      Q => result_DDR_D2(3),
      R => '0'
    );
\result_DDR_D2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(4),
      Q => result_DDR_D2(4),
      R => '0'
    );
\result_DDR_D2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(5),
      Q => result_DDR_D2(5),
      R => '0'
    );
\result_DDR_D2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(6),
      Q => result_DDR_D2(6),
      R => '0'
    );
\result_DDR_D2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(7),
      Q => result_DDR_D2(7),
      R => '0'
    );
\result_DDR_D2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(8),
      Q => result_DDR_D2(8),
      R => '0'
    );
\result_DDR_D2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_D2(9),
      Q => result_DDR_D2(9),
      R => '0'
    );
\result_DDR_E1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(0),
      Q => result_DDR_E1(0),
      R => '0'
    );
\result_DDR_E1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(10),
      Q => result_DDR_E1(10),
      R => '0'
    );
\result_DDR_E1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(11),
      Q => result_DDR_E1(11),
      R => '0'
    );
\result_DDR_E1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(12),
      Q => result_DDR_E1(12),
      R => '0'
    );
\result_DDR_E1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(13),
      Q => result_DDR_E1(13),
      R => '0'
    );
\result_DDR_E1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(14),
      Q => result_DDR_E1(14),
      R => '0'
    );
\result_DDR_E1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(15),
      Q => result_DDR_E1(15),
      R => '0'
    );
\result_DDR_E1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(1),
      Q => result_DDR_E1(1),
      R => '0'
    );
\result_DDR_E1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(2),
      Q => result_DDR_E1(2),
      R => '0'
    );
\result_DDR_E1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(3),
      Q => result_DDR_E1(3),
      R => '0'
    );
\result_DDR_E1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(4),
      Q => result_DDR_E1(4),
      R => '0'
    );
\result_DDR_E1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(5),
      Q => result_DDR_E1(5),
      R => '0'
    );
\result_DDR_E1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(6),
      Q => result_DDR_E1(6),
      R => '0'
    );
\result_DDR_E1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(7),
      Q => result_DDR_E1(7),
      R => '0'
    );
\result_DDR_E1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(8),
      Q => result_DDR_E1(8),
      R => '0'
    );
\result_DDR_E1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E1(9),
      Q => result_DDR_E1(9),
      R => '0'
    );
\result_DDR_E2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(0),
      Q => result_DDR_E2(0),
      R => '0'
    );
\result_DDR_E2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(10),
      Q => result_DDR_E2(10),
      R => '0'
    );
\result_DDR_E2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(11),
      Q => result_DDR_E2(11),
      R => '0'
    );
\result_DDR_E2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(12),
      Q => result_DDR_E2(12),
      R => '0'
    );
\result_DDR_E2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(13),
      Q => result_DDR_E2(13),
      R => '0'
    );
\result_DDR_E2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(14),
      Q => result_DDR_E2(14),
      R => '0'
    );
\result_DDR_E2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(15),
      Q => result_DDR_E2(15),
      R => '0'
    );
\result_DDR_E2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(1),
      Q => result_DDR_E2(1),
      R => '0'
    );
\result_DDR_E2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(2),
      Q => result_DDR_E2(2),
      R => '0'
    );
\result_DDR_E2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(3),
      Q => result_DDR_E2(3),
      R => '0'
    );
\result_DDR_E2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(4),
      Q => result_DDR_E2(4),
      R => '0'
    );
\result_DDR_E2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(5),
      Q => result_DDR_E2(5),
      R => '0'
    );
\result_DDR_E2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(6),
      Q => result_DDR_E2(6),
      R => '0'
    );
\result_DDR_E2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(7),
      Q => result_DDR_E2(7),
      R => '0'
    );
\result_DDR_E2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(8),
      Q => result_DDR_E2(8),
      R => '0'
    );
\result_DDR_E2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_E2(9),
      Q => result_DDR_E2(9),
      R => '0'
    );
\result_DDR_F1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(0),
      Q => result_DDR_F1(0),
      R => '0'
    );
\result_DDR_F1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(10),
      Q => result_DDR_F1(10),
      R => '0'
    );
\result_DDR_F1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(11),
      Q => result_DDR_F1(11),
      R => '0'
    );
\result_DDR_F1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(12),
      Q => result_DDR_F1(12),
      R => '0'
    );
\result_DDR_F1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(13),
      Q => result_DDR_F1(13),
      R => '0'
    );
\result_DDR_F1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(14),
      Q => result_DDR_F1(14),
      R => '0'
    );
\result_DDR_F1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(15),
      Q => result_DDR_F1(15),
      R => '0'
    );
\result_DDR_F1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(1),
      Q => result_DDR_F1(1),
      R => '0'
    );
\result_DDR_F1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(2),
      Q => result_DDR_F1(2),
      R => '0'
    );
\result_DDR_F1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(3),
      Q => result_DDR_F1(3),
      R => '0'
    );
\result_DDR_F1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(4),
      Q => result_DDR_F1(4),
      R => '0'
    );
\result_DDR_F1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(5),
      Q => result_DDR_F1(5),
      R => '0'
    );
\result_DDR_F1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(6),
      Q => result_DDR_F1(6),
      R => '0'
    );
\result_DDR_F1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(7),
      Q => result_DDR_F1(7),
      R => '0'
    );
\result_DDR_F1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(8),
      Q => result_DDR_F1(8),
      R => '0'
    );
\result_DDR_F1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F1(9),
      Q => result_DDR_F1(9),
      R => '0'
    );
\result_DDR_F2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(0),
      Q => result_DDR_F2(0),
      R => '0'
    );
\result_DDR_F2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(10),
      Q => result_DDR_F2(10),
      R => '0'
    );
\result_DDR_F2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(11),
      Q => result_DDR_F2(11),
      R => '0'
    );
\result_DDR_F2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(12),
      Q => result_DDR_F2(12),
      R => '0'
    );
\result_DDR_F2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(13),
      Q => result_DDR_F2(13),
      R => '0'
    );
\result_DDR_F2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(14),
      Q => result_DDR_F2(14),
      R => '0'
    );
\result_DDR_F2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(15),
      Q => result_DDR_F2(15),
      R => '0'
    );
\result_DDR_F2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(1),
      Q => result_DDR_F2(1),
      R => '0'
    );
\result_DDR_F2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(2),
      Q => result_DDR_F2(2),
      R => '0'
    );
\result_DDR_F2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(3),
      Q => result_DDR_F2(3),
      R => '0'
    );
\result_DDR_F2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(4),
      Q => result_DDR_F2(4),
      R => '0'
    );
\result_DDR_F2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(5),
      Q => result_DDR_F2(5),
      R => '0'
    );
\result_DDR_F2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(6),
      Q => result_DDR_F2(6),
      R => '0'
    );
\result_DDR_F2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(7),
      Q => result_DDR_F2(7),
      R => '0'
    );
\result_DDR_F2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(8),
      Q => result_DDR_F2(8),
      R => '0'
    );
\result_DDR_F2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_F2(9),
      Q => result_DDR_F2(9),
      R => '0'
    );
\result_DDR_G1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(0),
      Q => result_DDR_G1(0),
      R => '0'
    );
\result_DDR_G1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(10),
      Q => result_DDR_G1(10),
      R => '0'
    );
\result_DDR_G1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(11),
      Q => result_DDR_G1(11),
      R => '0'
    );
\result_DDR_G1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(12),
      Q => result_DDR_G1(12),
      R => '0'
    );
\result_DDR_G1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(13),
      Q => result_DDR_G1(13),
      R => '0'
    );
\result_DDR_G1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(14),
      Q => result_DDR_G1(14),
      R => '0'
    );
\result_DDR_G1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(15),
      Q => result_DDR_G1(15),
      R => '0'
    );
\result_DDR_G1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(1),
      Q => result_DDR_G1(1),
      R => '0'
    );
\result_DDR_G1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(2),
      Q => result_DDR_G1(2),
      R => '0'
    );
\result_DDR_G1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(3),
      Q => result_DDR_G1(3),
      R => '0'
    );
\result_DDR_G1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(4),
      Q => result_DDR_G1(4),
      R => '0'
    );
\result_DDR_G1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(5),
      Q => result_DDR_G1(5),
      R => '0'
    );
\result_DDR_G1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(6),
      Q => result_DDR_G1(6),
      R => '0'
    );
\result_DDR_G1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(7),
      Q => result_DDR_G1(7),
      R => '0'
    );
\result_DDR_G1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(8),
      Q => result_DDR_G1(8),
      R => '0'
    );
\result_DDR_G1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G1(9),
      Q => result_DDR_G1(9),
      R => '0'
    );
\result_DDR_G2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(0),
      Q => result_DDR_G2(0),
      R => '0'
    );
\result_DDR_G2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(10),
      Q => result_DDR_G2(10),
      R => '0'
    );
\result_DDR_G2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(11),
      Q => result_DDR_G2(11),
      R => '0'
    );
\result_DDR_G2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(12),
      Q => result_DDR_G2(12),
      R => '0'
    );
\result_DDR_G2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(13),
      Q => result_DDR_G2(13),
      R => '0'
    );
\result_DDR_G2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(14),
      Q => result_DDR_G2(14),
      R => '0'
    );
\result_DDR_G2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(15),
      Q => result_DDR_G2(15),
      R => '0'
    );
\result_DDR_G2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(1),
      Q => result_DDR_G2(1),
      R => '0'
    );
\result_DDR_G2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(2),
      Q => result_DDR_G2(2),
      R => '0'
    );
\result_DDR_G2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(3),
      Q => result_DDR_G2(3),
      R => '0'
    );
\result_DDR_G2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(4),
      Q => result_DDR_G2(4),
      R => '0'
    );
\result_DDR_G2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(5),
      Q => result_DDR_G2(5),
      R => '0'
    );
\result_DDR_G2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(6),
      Q => result_DDR_G2(6),
      R => '0'
    );
\result_DDR_G2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(7),
      Q => result_DDR_G2(7),
      R => '0'
    );
\result_DDR_G2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(8),
      Q => result_DDR_G2(8),
      R => '0'
    );
\result_DDR_G2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_G2(9),
      Q => result_DDR_G2(9),
      R => '0'
    );
\result_DDR_H1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(0),
      Q => result_DDR_H1(0),
      R => '0'
    );
\result_DDR_H1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(10),
      Q => result_DDR_H1(10),
      R => '0'
    );
\result_DDR_H1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(11),
      Q => result_DDR_H1(11),
      R => '0'
    );
\result_DDR_H1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(12),
      Q => result_DDR_H1(12),
      R => '0'
    );
\result_DDR_H1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(13),
      Q => result_DDR_H1(13),
      R => '0'
    );
\result_DDR_H1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(14),
      Q => result_DDR_H1(14),
      R => '0'
    );
\result_DDR_H1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(15),
      Q => result_DDR_H1(15),
      R => '0'
    );
\result_DDR_H1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(1),
      Q => result_DDR_H1(1),
      R => '0'
    );
\result_DDR_H1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(2),
      Q => result_DDR_H1(2),
      R => '0'
    );
\result_DDR_H1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(3),
      Q => result_DDR_H1(3),
      R => '0'
    );
\result_DDR_H1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(4),
      Q => result_DDR_H1(4),
      R => '0'
    );
\result_DDR_H1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(5),
      Q => result_DDR_H1(5),
      R => '0'
    );
\result_DDR_H1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(6),
      Q => result_DDR_H1(6),
      R => '0'
    );
\result_DDR_H1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(7),
      Q => result_DDR_H1(7),
      R => '0'
    );
\result_DDR_H1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(8),
      Q => result_DDR_H1(8),
      R => '0'
    );
\result_DDR_H1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H1(9),
      Q => result_DDR_H1(9),
      R => '0'
    );
\result_DDR_H2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(0),
      Q => result_DDR_H2(0),
      R => '0'
    );
\result_DDR_H2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(10),
      Q => result_DDR_H2(10),
      R => '0'
    );
\result_DDR_H2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(11),
      Q => result_DDR_H2(11),
      R => '0'
    );
\result_DDR_H2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(12),
      Q => result_DDR_H2(12),
      R => '0'
    );
\result_DDR_H2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(13),
      Q => result_DDR_H2(13),
      R => '0'
    );
\result_DDR_H2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(14),
      Q => result_DDR_H2(14),
      R => '0'
    );
\result_DDR_H2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(15),
      Q => result_DDR_H2(15),
      R => '0'
    );
\result_DDR_H2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(1),
      Q => result_DDR_H2(1),
      R => '0'
    );
\result_DDR_H2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(2),
      Q => result_DDR_H2(2),
      R => '0'
    );
\result_DDR_H2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(3),
      Q => result_DDR_H2(3),
      R => '0'
    );
\result_DDR_H2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(4),
      Q => result_DDR_H2(4),
      R => '0'
    );
\result_DDR_H2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(5),
      Q => result_DDR_H2(5),
      R => '0'
    );
\result_DDR_H2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(6),
      Q => result_DDR_H2(6),
      R => '0'
    );
\result_DDR_H2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(7),
      Q => result_DDR_H2(7),
      R => '0'
    );
\result_DDR_H2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(8),
      Q => result_DDR_H2(8),
      R => '0'
    );
\result_DDR_H2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_H2(9),
      Q => result_DDR_H2(9),
      R => '0'
    );
\result_DDR_I1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(0),
      Q => result_DDR_I1(0),
      R => '0'
    );
\result_DDR_I1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(10),
      Q => result_DDR_I1(10),
      R => '0'
    );
\result_DDR_I1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(11),
      Q => result_DDR_I1(11),
      R => '0'
    );
\result_DDR_I1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(12),
      Q => result_DDR_I1(12),
      R => '0'
    );
\result_DDR_I1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(13),
      Q => result_DDR_I1(13),
      R => '0'
    );
\result_DDR_I1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(14),
      Q => result_DDR_I1(14),
      R => '0'
    );
\result_DDR_I1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(15),
      Q => result_DDR_I1(15),
      R => '0'
    );
\result_DDR_I1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(1),
      Q => result_DDR_I1(1),
      R => '0'
    );
\result_DDR_I1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(2),
      Q => result_DDR_I1(2),
      R => '0'
    );
\result_DDR_I1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(3),
      Q => result_DDR_I1(3),
      R => '0'
    );
\result_DDR_I1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(4),
      Q => result_DDR_I1(4),
      R => '0'
    );
\result_DDR_I1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(5),
      Q => result_DDR_I1(5),
      R => '0'
    );
\result_DDR_I1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(6),
      Q => result_DDR_I1(6),
      R => '0'
    );
\result_DDR_I1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(7),
      Q => result_DDR_I1(7),
      R => '0'
    );
\result_DDR_I1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(8),
      Q => result_DDR_I1(8),
      R => '0'
    );
\result_DDR_I1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I1(9),
      Q => result_DDR_I1(9),
      R => '0'
    );
\result_DDR_I2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(0),
      Q => result_DDR_I2(0),
      R => '0'
    );
\result_DDR_I2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(10),
      Q => result_DDR_I2(10),
      R => '0'
    );
\result_DDR_I2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(11),
      Q => result_DDR_I2(11),
      R => '0'
    );
\result_DDR_I2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(12),
      Q => result_DDR_I2(12),
      R => '0'
    );
\result_DDR_I2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(13),
      Q => result_DDR_I2(13),
      R => '0'
    );
\result_DDR_I2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(14),
      Q => result_DDR_I2(14),
      R => '0'
    );
\result_DDR_I2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(15),
      Q => result_DDR_I2(15),
      R => '0'
    );
\result_DDR_I2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(1),
      Q => result_DDR_I2(1),
      R => '0'
    );
\result_DDR_I2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(2),
      Q => result_DDR_I2(2),
      R => '0'
    );
\result_DDR_I2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(3),
      Q => result_DDR_I2(3),
      R => '0'
    );
\result_DDR_I2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(4),
      Q => result_DDR_I2(4),
      R => '0'
    );
\result_DDR_I2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(5),
      Q => result_DDR_I2(5),
      R => '0'
    );
\result_DDR_I2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(6),
      Q => result_DDR_I2(6),
      R => '0'
    );
\result_DDR_I2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(7),
      Q => result_DDR_I2(7),
      R => '0'
    );
\result_DDR_I2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(8),
      Q => result_DDR_I2(8),
      R => '0'
    );
\result_DDR_I2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_I2(9),
      Q => result_DDR_I2(9),
      R => '0'
    );
\result_DDR_J1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(0),
      Q => result_DDR_J1(0),
      R => '0'
    );
\result_DDR_J1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(10),
      Q => result_DDR_J1(10),
      R => '0'
    );
\result_DDR_J1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(11),
      Q => result_DDR_J1(11),
      R => '0'
    );
\result_DDR_J1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(12),
      Q => result_DDR_J1(12),
      R => '0'
    );
\result_DDR_J1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(13),
      Q => result_DDR_J1(13),
      R => '0'
    );
\result_DDR_J1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(14),
      Q => result_DDR_J1(14),
      R => '0'
    );
\result_DDR_J1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(15),
      Q => result_DDR_J1(15),
      R => '0'
    );
\result_DDR_J1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(1),
      Q => result_DDR_J1(1),
      R => '0'
    );
\result_DDR_J1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(2),
      Q => result_DDR_J1(2),
      R => '0'
    );
\result_DDR_J1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(3),
      Q => result_DDR_J1(3),
      R => '0'
    );
\result_DDR_J1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(4),
      Q => result_DDR_J1(4),
      R => '0'
    );
\result_DDR_J1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(5),
      Q => result_DDR_J1(5),
      R => '0'
    );
\result_DDR_J1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(6),
      Q => result_DDR_J1(6),
      R => '0'
    );
\result_DDR_J1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(7),
      Q => result_DDR_J1(7),
      R => '0'
    );
\result_DDR_J1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(8),
      Q => result_DDR_J1(8),
      R => '0'
    );
\result_DDR_J1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J1(9),
      Q => result_DDR_J1(9),
      R => '0'
    );
\result_DDR_J2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(0),
      Q => result_DDR_J2(0),
      R => '0'
    );
\result_DDR_J2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(10),
      Q => result_DDR_J2(10),
      R => '0'
    );
\result_DDR_J2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(11),
      Q => result_DDR_J2(11),
      R => '0'
    );
\result_DDR_J2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(12),
      Q => result_DDR_J2(12),
      R => '0'
    );
\result_DDR_J2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(13),
      Q => result_DDR_J2(13),
      R => '0'
    );
\result_DDR_J2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(14),
      Q => result_DDR_J2(14),
      R => '0'
    );
\result_DDR_J2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(15),
      Q => result_DDR_J2(15),
      R => '0'
    );
\result_DDR_J2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(1),
      Q => result_DDR_J2(1),
      R => '0'
    );
\result_DDR_J2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(2),
      Q => result_DDR_J2(2),
      R => '0'
    );
\result_DDR_J2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(3),
      Q => result_DDR_J2(3),
      R => '0'
    );
\result_DDR_J2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(4),
      Q => result_DDR_J2(4),
      R => '0'
    );
\result_DDR_J2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(5),
      Q => result_DDR_J2(5),
      R => '0'
    );
\result_DDR_J2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(6),
      Q => result_DDR_J2(6),
      R => '0'
    );
\result_DDR_J2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(7),
      Q => result_DDR_J2(7),
      R => '0'
    );
\result_DDR_J2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(8),
      Q => result_DDR_J2(8),
      R => '0'
    );
\result_DDR_J2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_J2(9),
      Q => result_DDR_J2(9),
      R => '0'
    );
\result_DDR_K1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(0),
      Q => result_DDR_K1(0),
      R => '0'
    );
\result_DDR_K1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(10),
      Q => result_DDR_K1(10),
      R => '0'
    );
\result_DDR_K1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(11),
      Q => result_DDR_K1(11),
      R => '0'
    );
\result_DDR_K1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(12),
      Q => result_DDR_K1(12),
      R => '0'
    );
\result_DDR_K1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(13),
      Q => result_DDR_K1(13),
      R => '0'
    );
\result_DDR_K1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(14),
      Q => result_DDR_K1(14),
      R => '0'
    );
\result_DDR_K1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(15),
      Q => result_DDR_K1(15),
      R => '0'
    );
\result_DDR_K1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(1),
      Q => result_DDR_K1(1),
      R => '0'
    );
\result_DDR_K1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(2),
      Q => result_DDR_K1(2),
      R => '0'
    );
\result_DDR_K1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(3),
      Q => result_DDR_K1(3),
      R => '0'
    );
\result_DDR_K1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(4),
      Q => result_DDR_K1(4),
      R => '0'
    );
\result_DDR_K1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(5),
      Q => result_DDR_K1(5),
      R => '0'
    );
\result_DDR_K1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(6),
      Q => result_DDR_K1(6),
      R => '0'
    );
\result_DDR_K1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(7),
      Q => result_DDR_K1(7),
      R => '0'
    );
\result_DDR_K1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(8),
      Q => result_DDR_K1(8),
      R => '0'
    );
\result_DDR_K1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K1(9),
      Q => result_DDR_K1(9),
      R => '0'
    );
\result_DDR_K2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(0),
      Q => result_DDR_K2(0),
      R => '0'
    );
\result_DDR_K2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(10),
      Q => result_DDR_K2(10),
      R => '0'
    );
\result_DDR_K2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(11),
      Q => result_DDR_K2(11),
      R => '0'
    );
\result_DDR_K2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(12),
      Q => result_DDR_K2(12),
      R => '0'
    );
\result_DDR_K2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(13),
      Q => result_DDR_K2(13),
      R => '0'
    );
\result_DDR_K2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(14),
      Q => result_DDR_K2(14),
      R => '0'
    );
\result_DDR_K2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(15),
      Q => result_DDR_K2(15),
      R => '0'
    );
\result_DDR_K2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(1),
      Q => result_DDR_K2(1),
      R => '0'
    );
\result_DDR_K2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(2),
      Q => result_DDR_K2(2),
      R => '0'
    );
\result_DDR_K2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(3),
      Q => result_DDR_K2(3),
      R => '0'
    );
\result_DDR_K2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(4),
      Q => result_DDR_K2(4),
      R => '0'
    );
\result_DDR_K2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(5),
      Q => result_DDR_K2(5),
      R => '0'
    );
\result_DDR_K2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(6),
      Q => result_DDR_K2(6),
      R => '0'
    );
\result_DDR_K2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(7),
      Q => result_DDR_K2(7),
      R => '0'
    );
\result_DDR_K2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(8),
      Q => result_DDR_K2(8),
      R => '0'
    );
\result_DDR_K2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_K2(9),
      Q => result_DDR_K2(9),
      R => '0'
    );
\result_DDR_L1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(0),
      Q => result_DDR_L1(0),
      R => '0'
    );
\result_DDR_L1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(10),
      Q => result_DDR_L1(10),
      R => '0'
    );
\result_DDR_L1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(11),
      Q => result_DDR_L1(11),
      R => '0'
    );
\result_DDR_L1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(12),
      Q => result_DDR_L1(12),
      R => '0'
    );
\result_DDR_L1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(13),
      Q => result_DDR_L1(13),
      R => '0'
    );
\result_DDR_L1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(14),
      Q => result_DDR_L1(14),
      R => '0'
    );
\result_DDR_L1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(15),
      Q => result_DDR_L1(15),
      R => '0'
    );
\result_DDR_L1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(1),
      Q => result_DDR_L1(1),
      R => '0'
    );
\result_DDR_L1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(2),
      Q => result_DDR_L1(2),
      R => '0'
    );
\result_DDR_L1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(3),
      Q => result_DDR_L1(3),
      R => '0'
    );
\result_DDR_L1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(4),
      Q => result_DDR_L1(4),
      R => '0'
    );
\result_DDR_L1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(5),
      Q => result_DDR_L1(5),
      R => '0'
    );
\result_DDR_L1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(6),
      Q => result_DDR_L1(6),
      R => '0'
    );
\result_DDR_L1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(7),
      Q => result_DDR_L1(7),
      R => '0'
    );
\result_DDR_L1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(8),
      Q => result_DDR_L1(8),
      R => '0'
    );
\result_DDR_L1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L1(9),
      Q => result_DDR_L1(9),
      R => '0'
    );
\result_DDR_L2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(0),
      Q => result_DDR_L2(0),
      R => '0'
    );
\result_DDR_L2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(10),
      Q => result_DDR_L2(10),
      R => '0'
    );
\result_DDR_L2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(11),
      Q => result_DDR_L2(11),
      R => '0'
    );
\result_DDR_L2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(12),
      Q => result_DDR_L2(12),
      R => '0'
    );
\result_DDR_L2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(13),
      Q => result_DDR_L2(13),
      R => '0'
    );
\result_DDR_L2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(14),
      Q => result_DDR_L2(14),
      R => '0'
    );
\result_DDR_L2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(15),
      Q => result_DDR_L2(15),
      R => '0'
    );
\result_DDR_L2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(1),
      Q => result_DDR_L2(1),
      R => '0'
    );
\result_DDR_L2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(2),
      Q => result_DDR_L2(2),
      R => '0'
    );
\result_DDR_L2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(3),
      Q => result_DDR_L2(3),
      R => '0'
    );
\result_DDR_L2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(4),
      Q => result_DDR_L2(4),
      R => '0'
    );
\result_DDR_L2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(5),
      Q => result_DDR_L2(5),
      R => '0'
    );
\result_DDR_L2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(6),
      Q => result_DDR_L2(6),
      R => '0'
    );
\result_DDR_L2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(7),
      Q => result_DDR_L2(7),
      R => '0'
    );
\result_DDR_L2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(8),
      Q => result_DDR_L2(8),
      R => '0'
    );
\result_DDR_L2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_L2(9),
      Q => result_DDR_L2(9),
      R => '0'
    );
\result_DDR_M1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(0),
      Q => result_DDR_M1(0),
      R => '0'
    );
\result_DDR_M1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(10),
      Q => result_DDR_M1(10),
      R => '0'
    );
\result_DDR_M1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(11),
      Q => result_DDR_M1(11),
      R => '0'
    );
\result_DDR_M1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(12),
      Q => result_DDR_M1(12),
      R => '0'
    );
\result_DDR_M1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(13),
      Q => result_DDR_M1(13),
      R => '0'
    );
\result_DDR_M1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(14),
      Q => result_DDR_M1(14),
      R => '0'
    );
\result_DDR_M1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(15),
      Q => result_DDR_M1(15),
      R => '0'
    );
\result_DDR_M1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(1),
      Q => result_DDR_M1(1),
      R => '0'
    );
\result_DDR_M1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(2),
      Q => result_DDR_M1(2),
      R => '0'
    );
\result_DDR_M1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(3),
      Q => result_DDR_M1(3),
      R => '0'
    );
\result_DDR_M1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(4),
      Q => result_DDR_M1(4),
      R => '0'
    );
\result_DDR_M1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(5),
      Q => result_DDR_M1(5),
      R => '0'
    );
\result_DDR_M1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(6),
      Q => result_DDR_M1(6),
      R => '0'
    );
\result_DDR_M1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(7),
      Q => result_DDR_M1(7),
      R => '0'
    );
\result_DDR_M1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(8),
      Q => result_DDR_M1(8),
      R => '0'
    );
\result_DDR_M1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M1(9),
      Q => result_DDR_M1(9),
      R => '0'
    );
\result_DDR_M2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(0),
      Q => result_DDR_M2(0),
      R => '0'
    );
\result_DDR_M2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(10),
      Q => result_DDR_M2(10),
      R => '0'
    );
\result_DDR_M2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(11),
      Q => result_DDR_M2(11),
      R => '0'
    );
\result_DDR_M2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(12),
      Q => result_DDR_M2(12),
      R => '0'
    );
\result_DDR_M2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(13),
      Q => result_DDR_M2(13),
      R => '0'
    );
\result_DDR_M2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(14),
      Q => result_DDR_M2(14),
      R => '0'
    );
\result_DDR_M2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(15),
      Q => result_DDR_M2(15),
      R => '0'
    );
\result_DDR_M2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(1),
      Q => result_DDR_M2(1),
      R => '0'
    );
\result_DDR_M2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(2),
      Q => result_DDR_M2(2),
      R => '0'
    );
\result_DDR_M2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(3),
      Q => result_DDR_M2(3),
      R => '0'
    );
\result_DDR_M2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(4),
      Q => result_DDR_M2(4),
      R => '0'
    );
\result_DDR_M2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(5),
      Q => result_DDR_M2(5),
      R => '0'
    );
\result_DDR_M2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(6),
      Q => result_DDR_M2(6),
      R => '0'
    );
\result_DDR_M2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(7),
      Q => result_DDR_M2(7),
      R => '0'
    );
\result_DDR_M2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(8),
      Q => result_DDR_M2(8),
      R => '0'
    );
\result_DDR_M2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_M2(9),
      Q => result_DDR_M2(9),
      R => '0'
    );
\result_DDR_N1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(0),
      Q => result_DDR_N1(0),
      R => '0'
    );
\result_DDR_N1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(10),
      Q => result_DDR_N1(10),
      R => '0'
    );
\result_DDR_N1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(11),
      Q => result_DDR_N1(11),
      R => '0'
    );
\result_DDR_N1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(12),
      Q => result_DDR_N1(12),
      R => '0'
    );
\result_DDR_N1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(13),
      Q => result_DDR_N1(13),
      R => '0'
    );
\result_DDR_N1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(14),
      Q => result_DDR_N1(14),
      R => '0'
    );
\result_DDR_N1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(15),
      Q => result_DDR_N1(15),
      R => '0'
    );
\result_DDR_N1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(1),
      Q => result_DDR_N1(1),
      R => '0'
    );
\result_DDR_N1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(2),
      Q => result_DDR_N1(2),
      R => '0'
    );
\result_DDR_N1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(3),
      Q => result_DDR_N1(3),
      R => '0'
    );
\result_DDR_N1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(4),
      Q => result_DDR_N1(4),
      R => '0'
    );
\result_DDR_N1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(5),
      Q => result_DDR_N1(5),
      R => '0'
    );
\result_DDR_N1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(6),
      Q => result_DDR_N1(6),
      R => '0'
    );
\result_DDR_N1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(7),
      Q => result_DDR_N1(7),
      R => '0'
    );
\result_DDR_N1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(8),
      Q => result_DDR_N1(8),
      R => '0'
    );
\result_DDR_N1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N1(9),
      Q => result_DDR_N1(9),
      R => '0'
    );
\result_DDR_N2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(0),
      Q => result_DDR_N2(0),
      R => '0'
    );
\result_DDR_N2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(10),
      Q => result_DDR_N2(10),
      R => '0'
    );
\result_DDR_N2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(11),
      Q => result_DDR_N2(11),
      R => '0'
    );
\result_DDR_N2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(12),
      Q => result_DDR_N2(12),
      R => '0'
    );
\result_DDR_N2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(13),
      Q => result_DDR_N2(13),
      R => '0'
    );
\result_DDR_N2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(14),
      Q => result_DDR_N2(14),
      R => '0'
    );
\result_DDR_N2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(15),
      Q => result_DDR_N2(15),
      R => '0'
    );
\result_DDR_N2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(1),
      Q => result_DDR_N2(1),
      R => '0'
    );
\result_DDR_N2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(2),
      Q => result_DDR_N2(2),
      R => '0'
    );
\result_DDR_N2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(3),
      Q => result_DDR_N2(3),
      R => '0'
    );
\result_DDR_N2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(4),
      Q => result_DDR_N2(4),
      R => '0'
    );
\result_DDR_N2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(5),
      Q => result_DDR_N2(5),
      R => '0'
    );
\result_DDR_N2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(6),
      Q => result_DDR_N2(6),
      R => '0'
    );
\result_DDR_N2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(7),
      Q => result_DDR_N2(7),
      R => '0'
    );
\result_DDR_N2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(8),
      Q => result_DDR_N2(8),
      R => '0'
    );
\result_DDR_N2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_N2(9),
      Q => result_DDR_N2(9),
      R => '0'
    );
\result_DDR_O1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(0),
      Q => result_DDR_O1(0),
      R => '0'
    );
\result_DDR_O1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(10),
      Q => result_DDR_O1(10),
      R => '0'
    );
\result_DDR_O1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(11),
      Q => result_DDR_O1(11),
      R => '0'
    );
\result_DDR_O1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(12),
      Q => result_DDR_O1(12),
      R => '0'
    );
\result_DDR_O1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(13),
      Q => result_DDR_O1(13),
      R => '0'
    );
\result_DDR_O1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(14),
      Q => result_DDR_O1(14),
      R => '0'
    );
\result_DDR_O1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(15),
      Q => result_DDR_O1(15),
      R => '0'
    );
\result_DDR_O1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(1),
      Q => result_DDR_O1(1),
      R => '0'
    );
\result_DDR_O1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(2),
      Q => result_DDR_O1(2),
      R => '0'
    );
\result_DDR_O1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(3),
      Q => result_DDR_O1(3),
      R => '0'
    );
\result_DDR_O1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(4),
      Q => result_DDR_O1(4),
      R => '0'
    );
\result_DDR_O1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(5),
      Q => result_DDR_O1(5),
      R => '0'
    );
\result_DDR_O1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(6),
      Q => result_DDR_O1(6),
      R => '0'
    );
\result_DDR_O1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(7),
      Q => result_DDR_O1(7),
      R => '0'
    );
\result_DDR_O1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(8),
      Q => result_DDR_O1(8),
      R => '0'
    );
\result_DDR_O1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O1(9),
      Q => result_DDR_O1(9),
      R => '0'
    );
\result_DDR_O2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(0),
      Q => result_DDR_O2(0),
      R => '0'
    );
\result_DDR_O2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(10),
      Q => result_DDR_O2(10),
      R => '0'
    );
\result_DDR_O2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(11),
      Q => result_DDR_O2(11),
      R => '0'
    );
\result_DDR_O2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(12),
      Q => result_DDR_O2(12),
      R => '0'
    );
\result_DDR_O2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(13),
      Q => result_DDR_O2(13),
      R => '0'
    );
\result_DDR_O2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(14),
      Q => result_DDR_O2(14),
      R => '0'
    );
\result_DDR_O2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(15),
      Q => result_DDR_O2(15),
      R => '0'
    );
\result_DDR_O2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(1),
      Q => result_DDR_O2(1),
      R => '0'
    );
\result_DDR_O2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(2),
      Q => result_DDR_O2(2),
      R => '0'
    );
\result_DDR_O2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(3),
      Q => result_DDR_O2(3),
      R => '0'
    );
\result_DDR_O2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(4),
      Q => result_DDR_O2(4),
      R => '0'
    );
\result_DDR_O2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(5),
      Q => result_DDR_O2(5),
      R => '0'
    );
\result_DDR_O2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(6),
      Q => result_DDR_O2(6),
      R => '0'
    );
\result_DDR_O2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(7),
      Q => result_DDR_O2(7),
      R => '0'
    );
\result_DDR_O2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(8),
      Q => result_DDR_O2(8),
      R => '0'
    );
\result_DDR_O2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_O2(9),
      Q => result_DDR_O2(9),
      R => '0'
    );
\result_DDR_P1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(0),
      Q => result_DDR_P1(0),
      R => '0'
    );
\result_DDR_P1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(10),
      Q => result_DDR_P1(10),
      R => '0'
    );
\result_DDR_P1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(11),
      Q => result_DDR_P1(11),
      R => '0'
    );
\result_DDR_P1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(12),
      Q => result_DDR_P1(12),
      R => '0'
    );
\result_DDR_P1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(13),
      Q => result_DDR_P1(13),
      R => '0'
    );
\result_DDR_P1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(14),
      Q => result_DDR_P1(14),
      R => '0'
    );
\result_DDR_P1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(15),
      Q => result_DDR_P1(15),
      R => '0'
    );
\result_DDR_P1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(1),
      Q => result_DDR_P1(1),
      R => '0'
    );
\result_DDR_P1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(2),
      Q => result_DDR_P1(2),
      R => '0'
    );
\result_DDR_P1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(3),
      Q => result_DDR_P1(3),
      R => '0'
    );
\result_DDR_P1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(4),
      Q => result_DDR_P1(4),
      R => '0'
    );
\result_DDR_P1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(5),
      Q => result_DDR_P1(5),
      R => '0'
    );
\result_DDR_P1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(6),
      Q => result_DDR_P1(6),
      R => '0'
    );
\result_DDR_P1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(7),
      Q => result_DDR_P1(7),
      R => '0'
    );
\result_DDR_P1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(8),
      Q => result_DDR_P1(8),
      R => '0'
    );
\result_DDR_P1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P1(9),
      Q => result_DDR_P1(9),
      R => '0'
    );
\result_DDR_P2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(0),
      Q => result_DDR_P2(0),
      R => '0'
    );
\result_DDR_P2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(10),
      Q => result_DDR_P2(10),
      R => '0'
    );
\result_DDR_P2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(11),
      Q => result_DDR_P2(11),
      R => '0'
    );
\result_DDR_P2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(12),
      Q => result_DDR_P2(12),
      R => '0'
    );
\result_DDR_P2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(13),
      Q => result_DDR_P2(13),
      R => '0'
    );
\result_DDR_P2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(14),
      Q => result_DDR_P2(14),
      R => '0'
    );
\result_DDR_P2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(15),
      Q => result_DDR_P2(15),
      R => '0'
    );
\result_DDR_P2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(1),
      Q => result_DDR_P2(1),
      R => '0'
    );
\result_DDR_P2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(2),
      Q => result_DDR_P2(2),
      R => '0'
    );
\result_DDR_P2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(3),
      Q => result_DDR_P2(3),
      R => '0'
    );
\result_DDR_P2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(4),
      Q => result_DDR_P2(4),
      R => '0'
    );
\result_DDR_P2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(5),
      Q => result_DDR_P2(5),
      R => '0'
    );
\result_DDR_P2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(6),
      Q => result_DDR_P2(6),
      R => '0'
    );
\result_DDR_P2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(7),
      Q => result_DDR_P2(7),
      R => '0'
    );
\result_DDR_P2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(8),
      Q => result_DDR_P2(8),
      R => '0'
    );
\result_DDR_P2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_DDR_P2(9),
      Q => result_DDR_P2(9),
      R => '0'
    );
\result_E1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(0),
      Q => result_E1(0),
      R => '0'
    );
\result_E1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(10),
      Q => result_E1(10),
      R => '0'
    );
\result_E1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(11),
      Q => result_E1(11),
      R => '0'
    );
\result_E1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(12),
      Q => result_E1(12),
      R => '0'
    );
\result_E1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(13),
      Q => result_E1(13),
      R => '0'
    );
\result_E1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(14),
      Q => result_E1(14),
      R => '0'
    );
\result_E1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(15),
      Q => result_E1(15),
      R => '0'
    );
\result_E1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(1),
      Q => result_E1(1),
      R => '0'
    );
\result_E1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(2),
      Q => result_E1(2),
      R => '0'
    );
\result_E1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(3),
      Q => result_E1(3),
      R => '0'
    );
\result_E1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(4),
      Q => result_E1(4),
      R => '0'
    );
\result_E1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(5),
      Q => result_E1(5),
      R => '0'
    );
\result_E1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(6),
      Q => result_E1(6),
      R => '0'
    );
\result_E1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(7),
      Q => result_E1(7),
      R => '0'
    );
\result_E1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(8),
      Q => result_E1(8),
      R => '0'
    );
\result_E1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E1(9),
      Q => result_E1(9),
      R => '0'
    );
\result_E2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(0),
      Q => result_E2(0),
      R => '0'
    );
\result_E2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(10),
      Q => result_E2(10),
      R => '0'
    );
\result_E2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(11),
      Q => result_E2(11),
      R => '0'
    );
\result_E2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(12),
      Q => result_E2(12),
      R => '0'
    );
\result_E2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(13),
      Q => result_E2(13),
      R => '0'
    );
\result_E2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(14),
      Q => result_E2(14),
      R => '0'
    );
\result_E2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(15),
      Q => result_E2(15),
      R => '0'
    );
\result_E2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(1),
      Q => result_E2(1),
      R => '0'
    );
\result_E2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(2),
      Q => result_E2(2),
      R => '0'
    );
\result_E2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(3),
      Q => result_E2(3),
      R => '0'
    );
\result_E2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(4),
      Q => result_E2(4),
      R => '0'
    );
\result_E2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(5),
      Q => result_E2(5),
      R => '0'
    );
\result_E2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(6),
      Q => result_E2(6),
      R => '0'
    );
\result_E2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(7),
      Q => result_E2(7),
      R => '0'
    );
\result_E2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(8),
      Q => result_E2(8),
      R => '0'
    );
\result_E2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_E2(9),
      Q => result_E2(9),
      R => '0'
    );
\result_F1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(0),
      Q => result_F1(0),
      R => '0'
    );
\result_F1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(10),
      Q => result_F1(10),
      R => '0'
    );
\result_F1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(11),
      Q => result_F1(11),
      R => '0'
    );
\result_F1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(12),
      Q => result_F1(12),
      R => '0'
    );
\result_F1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(13),
      Q => result_F1(13),
      R => '0'
    );
\result_F1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(14),
      Q => result_F1(14),
      R => '0'
    );
\result_F1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(15),
      Q => result_F1(15),
      R => '0'
    );
\result_F1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(1),
      Q => result_F1(1),
      R => '0'
    );
\result_F1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(2),
      Q => result_F1(2),
      R => '0'
    );
\result_F1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(3),
      Q => result_F1(3),
      R => '0'
    );
\result_F1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(4),
      Q => result_F1(4),
      R => '0'
    );
\result_F1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(5),
      Q => result_F1(5),
      R => '0'
    );
\result_F1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(6),
      Q => result_F1(6),
      R => '0'
    );
\result_F1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(7),
      Q => result_F1(7),
      R => '0'
    );
\result_F1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(8),
      Q => result_F1(8),
      R => '0'
    );
\result_F1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F1(9),
      Q => result_F1(9),
      R => '0'
    );
\result_F2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(0),
      Q => result_F2(0),
      R => '0'
    );
\result_F2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(10),
      Q => result_F2(10),
      R => '0'
    );
\result_F2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(11),
      Q => result_F2(11),
      R => '0'
    );
\result_F2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(12),
      Q => result_F2(12),
      R => '0'
    );
\result_F2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(13),
      Q => result_F2(13),
      R => '0'
    );
\result_F2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(14),
      Q => result_F2(14),
      R => '0'
    );
\result_F2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(15),
      Q => result_F2(15),
      R => '0'
    );
\result_F2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(1),
      Q => result_F2(1),
      R => '0'
    );
\result_F2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(2),
      Q => result_F2(2),
      R => '0'
    );
\result_F2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(3),
      Q => result_F2(3),
      R => '0'
    );
\result_F2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(4),
      Q => result_F2(4),
      R => '0'
    );
\result_F2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(5),
      Q => result_F2(5),
      R => '0'
    );
\result_F2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(6),
      Q => result_F2(6),
      R => '0'
    );
\result_F2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(7),
      Q => result_F2(7),
      R => '0'
    );
\result_F2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(8),
      Q => result_F2(8),
      R => '0'
    );
\result_F2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_F2(9),
      Q => result_F2(9),
      R => '0'
    );
\result_G1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(0),
      Q => result_G1(0),
      R => '0'
    );
\result_G1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(10),
      Q => result_G1(10),
      R => '0'
    );
\result_G1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(11),
      Q => result_G1(11),
      R => '0'
    );
\result_G1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(12),
      Q => result_G1(12),
      R => '0'
    );
\result_G1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(13),
      Q => result_G1(13),
      R => '0'
    );
\result_G1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(14),
      Q => result_G1(14),
      R => '0'
    );
\result_G1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(15),
      Q => result_G1(15),
      R => '0'
    );
\result_G1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(1),
      Q => result_G1(1),
      R => '0'
    );
\result_G1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(2),
      Q => result_G1(2),
      R => '0'
    );
\result_G1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(3),
      Q => result_G1(3),
      R => '0'
    );
\result_G1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(4),
      Q => result_G1(4),
      R => '0'
    );
\result_G1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(5),
      Q => result_G1(5),
      R => '0'
    );
\result_G1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(6),
      Q => result_G1(6),
      R => '0'
    );
\result_G1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(7),
      Q => result_G1(7),
      R => '0'
    );
\result_G1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(8),
      Q => result_G1(8),
      R => '0'
    );
\result_G1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G1(9),
      Q => result_G1(9),
      R => '0'
    );
\result_G2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(0),
      Q => result_G2(0),
      R => '0'
    );
\result_G2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(10),
      Q => result_G2(10),
      R => '0'
    );
\result_G2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(11),
      Q => result_G2(11),
      R => '0'
    );
\result_G2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(12),
      Q => result_G2(12),
      R => '0'
    );
\result_G2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(13),
      Q => result_G2(13),
      R => '0'
    );
\result_G2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(14),
      Q => result_G2(14),
      R => '0'
    );
\result_G2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(15),
      Q => result_G2(15),
      R => '0'
    );
\result_G2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(1),
      Q => result_G2(1),
      R => '0'
    );
\result_G2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(2),
      Q => result_G2(2),
      R => '0'
    );
\result_G2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(3),
      Q => result_G2(3),
      R => '0'
    );
\result_G2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(4),
      Q => result_G2(4),
      R => '0'
    );
\result_G2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(5),
      Q => result_G2(5),
      R => '0'
    );
\result_G2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(6),
      Q => result_G2(6),
      R => '0'
    );
\result_G2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(7),
      Q => result_G2(7),
      R => '0'
    );
\result_G2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(8),
      Q => result_G2(8),
      R => '0'
    );
\result_G2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_G2(9),
      Q => result_G2(9),
      R => '0'
    );
\result_H1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(0),
      Q => result_H1(0),
      R => '0'
    );
\result_H1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(10),
      Q => result_H1(10),
      R => '0'
    );
\result_H1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(11),
      Q => result_H1(11),
      R => '0'
    );
\result_H1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(12),
      Q => result_H1(12),
      R => '0'
    );
\result_H1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(13),
      Q => result_H1(13),
      R => '0'
    );
\result_H1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(14),
      Q => result_H1(14),
      R => '0'
    );
\result_H1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(15),
      Q => result_H1(15),
      R => '0'
    );
\result_H1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(1),
      Q => result_H1(1),
      R => '0'
    );
\result_H1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(2),
      Q => result_H1(2),
      R => '0'
    );
\result_H1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(3),
      Q => result_H1(3),
      R => '0'
    );
\result_H1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(4),
      Q => result_H1(4),
      R => '0'
    );
\result_H1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(5),
      Q => result_H1(5),
      R => '0'
    );
\result_H1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(6),
      Q => result_H1(6),
      R => '0'
    );
\result_H1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(7),
      Q => result_H1(7),
      R => '0'
    );
\result_H1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(8),
      Q => result_H1(8),
      R => '0'
    );
\result_H1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H1(9),
      Q => result_H1(9),
      R => '0'
    );
\result_H2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(0),
      Q => result_H2(0),
      R => '0'
    );
\result_H2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(10),
      Q => result_H2(10),
      R => '0'
    );
\result_H2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(11),
      Q => result_H2(11),
      R => '0'
    );
\result_H2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(12),
      Q => result_H2(12),
      R => '0'
    );
\result_H2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(13),
      Q => result_H2(13),
      R => '0'
    );
\result_H2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(14),
      Q => result_H2(14),
      R => '0'
    );
\result_H2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(15),
      Q => result_H2(15),
      R => '0'
    );
\result_H2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(1),
      Q => result_H2(1),
      R => '0'
    );
\result_H2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(2),
      Q => result_H2(2),
      R => '0'
    );
\result_H2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(3),
      Q => result_H2(3),
      R => '0'
    );
\result_H2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(4),
      Q => result_H2(4),
      R => '0'
    );
\result_H2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(5),
      Q => result_H2(5),
      R => '0'
    );
\result_H2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(6),
      Q => result_H2(6),
      R => '0'
    );
\result_H2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(7),
      Q => result_H2(7),
      R => '0'
    );
\result_H2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(8),
      Q => result_H2(8),
      R => '0'
    );
\result_H2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_H2(9),
      Q => result_H2(9),
      R => '0'
    );
\result_I1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(0),
      Q => result_I1(0),
      R => '0'
    );
\result_I1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(10),
      Q => result_I1(10),
      R => '0'
    );
\result_I1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(11),
      Q => result_I1(11),
      R => '0'
    );
\result_I1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(12),
      Q => result_I1(12),
      R => '0'
    );
\result_I1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(13),
      Q => result_I1(13),
      R => '0'
    );
\result_I1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(14),
      Q => result_I1(14),
      R => '0'
    );
\result_I1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(15),
      Q => result_I1(15),
      R => '0'
    );
\result_I1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(1),
      Q => result_I1(1),
      R => '0'
    );
\result_I1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(2),
      Q => result_I1(2),
      R => '0'
    );
\result_I1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(3),
      Q => result_I1(3),
      R => '0'
    );
\result_I1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(4),
      Q => result_I1(4),
      R => '0'
    );
\result_I1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(5),
      Q => result_I1(5),
      R => '0'
    );
\result_I1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(6),
      Q => result_I1(6),
      R => '0'
    );
\result_I1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(7),
      Q => result_I1(7),
      R => '0'
    );
\result_I1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(8),
      Q => result_I1(8),
      R => '0'
    );
\result_I1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I1(9),
      Q => result_I1(9),
      R => '0'
    );
\result_I2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(0),
      Q => result_I2(0),
      R => '0'
    );
\result_I2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(10),
      Q => result_I2(10),
      R => '0'
    );
\result_I2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(11),
      Q => result_I2(11),
      R => '0'
    );
\result_I2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(12),
      Q => result_I2(12),
      R => '0'
    );
\result_I2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(13),
      Q => result_I2(13),
      R => '0'
    );
\result_I2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(14),
      Q => result_I2(14),
      R => '0'
    );
\result_I2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(15),
      Q => result_I2(15),
      R => '0'
    );
\result_I2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(1),
      Q => result_I2(1),
      R => '0'
    );
\result_I2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(2),
      Q => result_I2(2),
      R => '0'
    );
\result_I2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(3),
      Q => result_I2(3),
      R => '0'
    );
\result_I2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(4),
      Q => result_I2(4),
      R => '0'
    );
\result_I2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(5),
      Q => result_I2(5),
      R => '0'
    );
\result_I2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(6),
      Q => result_I2(6),
      R => '0'
    );
\result_I2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(7),
      Q => result_I2(7),
      R => '0'
    );
\result_I2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(8),
      Q => result_I2(8),
      R => '0'
    );
\result_I2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_I2(9),
      Q => result_I2(9),
      R => '0'
    );
\result_J1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(0),
      Q => result_J1(0),
      R => '0'
    );
\result_J1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(10),
      Q => result_J1(10),
      R => '0'
    );
\result_J1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(11),
      Q => result_J1(11),
      R => '0'
    );
\result_J1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(12),
      Q => result_J1(12),
      R => '0'
    );
\result_J1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(13),
      Q => result_J1(13),
      R => '0'
    );
\result_J1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(14),
      Q => result_J1(14),
      R => '0'
    );
\result_J1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(15),
      Q => result_J1(15),
      R => '0'
    );
\result_J1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(1),
      Q => result_J1(1),
      R => '0'
    );
\result_J1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(2),
      Q => result_J1(2),
      R => '0'
    );
\result_J1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(3),
      Q => result_J1(3),
      R => '0'
    );
\result_J1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(4),
      Q => result_J1(4),
      R => '0'
    );
\result_J1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(5),
      Q => result_J1(5),
      R => '0'
    );
\result_J1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(6),
      Q => result_J1(6),
      R => '0'
    );
\result_J1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(7),
      Q => result_J1(7),
      R => '0'
    );
\result_J1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(8),
      Q => result_J1(8),
      R => '0'
    );
\result_J1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J1(9),
      Q => result_J1(9),
      R => '0'
    );
\result_J2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(0),
      Q => result_J2(0),
      R => '0'
    );
\result_J2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(10),
      Q => result_J2(10),
      R => '0'
    );
\result_J2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(11),
      Q => result_J2(11),
      R => '0'
    );
\result_J2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(12),
      Q => result_J2(12),
      R => '0'
    );
\result_J2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(13),
      Q => result_J2(13),
      R => '0'
    );
\result_J2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(14),
      Q => result_J2(14),
      R => '0'
    );
\result_J2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(15),
      Q => result_J2(15),
      R => '0'
    );
\result_J2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(1),
      Q => result_J2(1),
      R => '0'
    );
\result_J2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(2),
      Q => result_J2(2),
      R => '0'
    );
\result_J2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(3),
      Q => result_J2(3),
      R => '0'
    );
\result_J2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(4),
      Q => result_J2(4),
      R => '0'
    );
\result_J2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(5),
      Q => result_J2(5),
      R => '0'
    );
\result_J2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(6),
      Q => result_J2(6),
      R => '0'
    );
\result_J2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(7),
      Q => result_J2(7),
      R => '0'
    );
\result_J2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(8),
      Q => result_J2(8),
      R => '0'
    );
\result_J2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_J2(9),
      Q => result_J2(9),
      R => '0'
    );
\result_K1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(0),
      Q => result_K1(0),
      R => '0'
    );
\result_K1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(10),
      Q => result_K1(10),
      R => '0'
    );
\result_K1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(11),
      Q => result_K1(11),
      R => '0'
    );
\result_K1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(12),
      Q => result_K1(12),
      R => '0'
    );
\result_K1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(13),
      Q => result_K1(13),
      R => '0'
    );
\result_K1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(14),
      Q => result_K1(14),
      R => '0'
    );
\result_K1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(15),
      Q => result_K1(15),
      R => '0'
    );
\result_K1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(1),
      Q => result_K1(1),
      R => '0'
    );
\result_K1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(2),
      Q => result_K1(2),
      R => '0'
    );
\result_K1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(3),
      Q => result_K1(3),
      R => '0'
    );
\result_K1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(4),
      Q => result_K1(4),
      R => '0'
    );
\result_K1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(5),
      Q => result_K1(5),
      R => '0'
    );
\result_K1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(6),
      Q => result_K1(6),
      R => '0'
    );
\result_K1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(7),
      Q => result_K1(7),
      R => '0'
    );
\result_K1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(8),
      Q => result_K1(8),
      R => '0'
    );
\result_K1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K1(9),
      Q => result_K1(9),
      R => '0'
    );
\result_K2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(0),
      Q => result_K2(0),
      R => '0'
    );
\result_K2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(10),
      Q => result_K2(10),
      R => '0'
    );
\result_K2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(11),
      Q => result_K2(11),
      R => '0'
    );
\result_K2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(12),
      Q => result_K2(12),
      R => '0'
    );
\result_K2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(13),
      Q => result_K2(13),
      R => '0'
    );
\result_K2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(14),
      Q => result_K2(14),
      R => '0'
    );
\result_K2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(15),
      Q => result_K2(15),
      R => '0'
    );
\result_K2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(1),
      Q => result_K2(1),
      R => '0'
    );
\result_K2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(2),
      Q => result_K2(2),
      R => '0'
    );
\result_K2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(3),
      Q => result_K2(3),
      R => '0'
    );
\result_K2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(4),
      Q => result_K2(4),
      R => '0'
    );
\result_K2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(5),
      Q => result_K2(5),
      R => '0'
    );
\result_K2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(6),
      Q => result_K2(6),
      R => '0'
    );
\result_K2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(7),
      Q => result_K2(7),
      R => '0'
    );
\result_K2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(8),
      Q => result_K2(8),
      R => '0'
    );
\result_K2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_K2(9),
      Q => result_K2(9),
      R => '0'
    );
\result_L1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(0),
      Q => result_L1(0),
      R => '0'
    );
\result_L1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(10),
      Q => result_L1(10),
      R => '0'
    );
\result_L1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(11),
      Q => result_L1(11),
      R => '0'
    );
\result_L1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(12),
      Q => result_L1(12),
      R => '0'
    );
\result_L1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(13),
      Q => result_L1(13),
      R => '0'
    );
\result_L1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(14),
      Q => result_L1(14),
      R => '0'
    );
\result_L1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(15),
      Q => result_L1(15),
      R => '0'
    );
\result_L1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(1),
      Q => result_L1(1),
      R => '0'
    );
\result_L1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(2),
      Q => result_L1(2),
      R => '0'
    );
\result_L1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(3),
      Q => result_L1(3),
      R => '0'
    );
\result_L1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(4),
      Q => result_L1(4),
      R => '0'
    );
\result_L1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(5),
      Q => result_L1(5),
      R => '0'
    );
\result_L1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(6),
      Q => result_L1(6),
      R => '0'
    );
\result_L1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(7),
      Q => result_L1(7),
      R => '0'
    );
\result_L1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(8),
      Q => result_L1(8),
      R => '0'
    );
\result_L1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L1(9),
      Q => result_L1(9),
      R => '0'
    );
\result_L2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(0),
      Q => result_L2(0),
      R => '0'
    );
\result_L2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(10),
      Q => result_L2(10),
      R => '0'
    );
\result_L2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(11),
      Q => result_L2(11),
      R => '0'
    );
\result_L2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(12),
      Q => result_L2(12),
      R => '0'
    );
\result_L2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(13),
      Q => result_L2(13),
      R => '0'
    );
\result_L2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(14),
      Q => result_L2(14),
      R => '0'
    );
\result_L2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(15),
      Q => result_L2(15),
      R => '0'
    );
\result_L2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(1),
      Q => result_L2(1),
      R => '0'
    );
\result_L2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(2),
      Q => result_L2(2),
      R => '0'
    );
\result_L2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(3),
      Q => result_L2(3),
      R => '0'
    );
\result_L2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(4),
      Q => result_L2(4),
      R => '0'
    );
\result_L2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(5),
      Q => result_L2(5),
      R => '0'
    );
\result_L2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(6),
      Q => result_L2(6),
      R => '0'
    );
\result_L2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(7),
      Q => result_L2(7),
      R => '0'
    );
\result_L2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(8),
      Q => result_L2(8),
      R => '0'
    );
\result_L2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_L2(9),
      Q => result_L2(9),
      R => '0'
    );
\result_M1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(0),
      Q => result_M1(0),
      R => '0'
    );
\result_M1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(10),
      Q => result_M1(10),
      R => '0'
    );
\result_M1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(11),
      Q => result_M1(11),
      R => '0'
    );
\result_M1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(12),
      Q => result_M1(12),
      R => '0'
    );
\result_M1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(13),
      Q => result_M1(13),
      R => '0'
    );
\result_M1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(14),
      Q => result_M1(14),
      R => '0'
    );
\result_M1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(15),
      Q => result_M1(15),
      R => '0'
    );
\result_M1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(1),
      Q => result_M1(1),
      R => '0'
    );
\result_M1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(2),
      Q => result_M1(2),
      R => '0'
    );
\result_M1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(3),
      Q => result_M1(3),
      R => '0'
    );
\result_M1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(4),
      Q => result_M1(4),
      R => '0'
    );
\result_M1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(5),
      Q => result_M1(5),
      R => '0'
    );
\result_M1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(6),
      Q => result_M1(6),
      R => '0'
    );
\result_M1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(7),
      Q => result_M1(7),
      R => '0'
    );
\result_M1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(8),
      Q => result_M1(8),
      R => '0'
    );
\result_M1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M1(9),
      Q => result_M1(9),
      R => '0'
    );
\result_M2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(0),
      Q => result_M2(0),
      R => '0'
    );
\result_M2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(10),
      Q => result_M2(10),
      R => '0'
    );
\result_M2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(11),
      Q => result_M2(11),
      R => '0'
    );
\result_M2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(12),
      Q => result_M2(12),
      R => '0'
    );
\result_M2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(13),
      Q => result_M2(13),
      R => '0'
    );
\result_M2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(14),
      Q => result_M2(14),
      R => '0'
    );
\result_M2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(15),
      Q => result_M2(15),
      R => '0'
    );
\result_M2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(1),
      Q => result_M2(1),
      R => '0'
    );
\result_M2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(2),
      Q => result_M2(2),
      R => '0'
    );
\result_M2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(3),
      Q => result_M2(3),
      R => '0'
    );
\result_M2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(4),
      Q => result_M2(4),
      R => '0'
    );
\result_M2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(5),
      Q => result_M2(5),
      R => '0'
    );
\result_M2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(6),
      Q => result_M2(6),
      R => '0'
    );
\result_M2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(7),
      Q => result_M2(7),
      R => '0'
    );
\result_M2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(8),
      Q => result_M2(8),
      R => '0'
    );
\result_M2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_M2(9),
      Q => result_M2(9),
      R => '0'
    );
\result_N1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(0),
      Q => result_N1(0),
      R => '0'
    );
\result_N1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(10),
      Q => result_N1(10),
      R => '0'
    );
\result_N1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(11),
      Q => result_N1(11),
      R => '0'
    );
\result_N1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(12),
      Q => result_N1(12),
      R => '0'
    );
\result_N1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(13),
      Q => result_N1(13),
      R => '0'
    );
\result_N1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(14),
      Q => result_N1(14),
      R => '0'
    );
\result_N1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(15),
      Q => result_N1(15),
      R => '0'
    );
\result_N1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(1),
      Q => result_N1(1),
      R => '0'
    );
\result_N1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(2),
      Q => result_N1(2),
      R => '0'
    );
\result_N1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(3),
      Q => result_N1(3),
      R => '0'
    );
\result_N1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(4),
      Q => result_N1(4),
      R => '0'
    );
\result_N1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(5),
      Q => result_N1(5),
      R => '0'
    );
\result_N1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(6),
      Q => result_N1(6),
      R => '0'
    );
\result_N1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(7),
      Q => result_N1(7),
      R => '0'
    );
\result_N1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(8),
      Q => result_N1(8),
      R => '0'
    );
\result_N1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N1(9),
      Q => result_N1(9),
      R => '0'
    );
\result_N2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(0),
      Q => result_N2(0),
      R => '0'
    );
\result_N2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(10),
      Q => result_N2(10),
      R => '0'
    );
\result_N2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(11),
      Q => result_N2(11),
      R => '0'
    );
\result_N2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(12),
      Q => result_N2(12),
      R => '0'
    );
\result_N2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(13),
      Q => result_N2(13),
      R => '0'
    );
\result_N2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(14),
      Q => result_N2(14),
      R => '0'
    );
\result_N2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(15),
      Q => result_N2(15),
      R => '0'
    );
\result_N2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(1),
      Q => result_N2(1),
      R => '0'
    );
\result_N2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(2),
      Q => result_N2(2),
      R => '0'
    );
\result_N2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(3),
      Q => result_N2(3),
      R => '0'
    );
\result_N2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(4),
      Q => result_N2(4),
      R => '0'
    );
\result_N2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(5),
      Q => result_N2(5),
      R => '0'
    );
\result_N2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(6),
      Q => result_N2(6),
      R => '0'
    );
\result_N2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(7),
      Q => result_N2(7),
      R => '0'
    );
\result_N2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(8),
      Q => result_N2(8),
      R => '0'
    );
\result_N2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_N2(9),
      Q => result_N2(9),
      R => '0'
    );
\result_O1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(0),
      Q => result_O1(0),
      R => '0'
    );
\result_O1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(10),
      Q => result_O1(10),
      R => '0'
    );
\result_O1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(11),
      Q => result_O1(11),
      R => '0'
    );
\result_O1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(12),
      Q => result_O1(12),
      R => '0'
    );
\result_O1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(13),
      Q => result_O1(13),
      R => '0'
    );
\result_O1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(14),
      Q => result_O1(14),
      R => '0'
    );
\result_O1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(15),
      Q => result_O1(15),
      R => '0'
    );
\result_O1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(1),
      Q => result_O1(1),
      R => '0'
    );
\result_O1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(2),
      Q => result_O1(2),
      R => '0'
    );
\result_O1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(3),
      Q => result_O1(3),
      R => '0'
    );
\result_O1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(4),
      Q => result_O1(4),
      R => '0'
    );
\result_O1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(5),
      Q => result_O1(5),
      R => '0'
    );
\result_O1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(6),
      Q => result_O1(6),
      R => '0'
    );
\result_O1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(7),
      Q => result_O1(7),
      R => '0'
    );
\result_O1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(8),
      Q => result_O1(8),
      R => '0'
    );
\result_O1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O1(9),
      Q => result_O1(9),
      R => '0'
    );
\result_O2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(0),
      Q => result_O2(0),
      R => '0'
    );
\result_O2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(10),
      Q => result_O2(10),
      R => '0'
    );
\result_O2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(11),
      Q => result_O2(11),
      R => '0'
    );
\result_O2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(12),
      Q => result_O2(12),
      R => '0'
    );
\result_O2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(13),
      Q => result_O2(13),
      R => '0'
    );
\result_O2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(14),
      Q => result_O2(14),
      R => '0'
    );
\result_O2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(15),
      Q => result_O2(15),
      R => '0'
    );
\result_O2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(1),
      Q => result_O2(1),
      R => '0'
    );
\result_O2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(2),
      Q => result_O2(2),
      R => '0'
    );
\result_O2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(3),
      Q => result_O2(3),
      R => '0'
    );
\result_O2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(4),
      Q => result_O2(4),
      R => '0'
    );
\result_O2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(5),
      Q => result_O2(5),
      R => '0'
    );
\result_O2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(6),
      Q => result_O2(6),
      R => '0'
    );
\result_O2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(7),
      Q => result_O2(7),
      R => '0'
    );
\result_O2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(8),
      Q => result_O2(8),
      R => '0'
    );
\result_O2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_O2(9),
      Q => result_O2(9),
      R => '0'
    );
\result_P1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(0),
      Q => result_P1(0),
      R => '0'
    );
\result_P1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(10),
      Q => result_P1(10),
      R => '0'
    );
\result_P1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(11),
      Q => result_P1(11),
      R => '0'
    );
\result_P1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(12),
      Q => result_P1(12),
      R => '0'
    );
\result_P1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(13),
      Q => result_P1(13),
      R => '0'
    );
\result_P1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(14),
      Q => result_P1(14),
      R => '0'
    );
\result_P1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(15),
      Q => result_P1(15),
      R => '0'
    );
\result_P1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(1),
      Q => result_P1(1),
      R => '0'
    );
\result_P1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(2),
      Q => result_P1(2),
      R => '0'
    );
\result_P1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(3),
      Q => result_P1(3),
      R => '0'
    );
\result_P1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(4),
      Q => result_P1(4),
      R => '0'
    );
\result_P1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(5),
      Q => result_P1(5),
      R => '0'
    );
\result_P1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(6),
      Q => result_P1(6),
      R => '0'
    );
\result_P1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(7),
      Q => result_P1(7),
      R => '0'
    );
\result_P1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(8),
      Q => result_P1(8),
      R => '0'
    );
\result_P1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P1(9),
      Q => result_P1(9),
      R => '0'
    );
\result_P2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(0),
      Q => result_P2(0),
      R => '0'
    );
\result_P2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(10),
      Q => result_P2(10),
      R => '0'
    );
\result_P2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(11),
      Q => result_P2(11),
      R => '0'
    );
\result_P2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(12),
      Q => result_P2(12),
      R => '0'
    );
\result_P2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(13),
      Q => result_P2(13),
      R => '0'
    );
\result_P2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(14),
      Q => result_P2(14),
      R => '0'
    );
\result_P2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(15),
      Q => result_P2(15),
      R => '0'
    );
\result_P2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(1),
      Q => result_P2(1),
      R => '0'
    );
\result_P2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(2),
      Q => result_P2(2),
      R => '0'
    );
\result_P2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(3),
      Q => result_P2(3),
      R => '0'
    );
\result_P2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(4),
      Q => result_P2(4),
      R => '0'
    );
\result_P2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(5),
      Q => result_P2(5),
      R => '0'
    );
\result_P2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(6),
      Q => result_P2(6),
      R => '0'
    );
\result_P2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(7),
      Q => result_P2(7),
      R => '0'
    );
\result_P2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(8),
      Q => result_P2(8),
      R => '0'
    );
\result_P2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \result_A1[15]_i_1_n_0\,
      D => in_P2(9),
      Q => result_P2(9),
      R => '0'
    );
\rhd_data_out[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[0]_i_2_n_0\,
      I1 => main_state(6),
      I2 => \rhd_data_out[0]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[0]_i_4_n_0\,
      O => rhd_data_out(0)
    );
\rhd_data_out[0]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[0]\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \rhd_data_out[13]_i_29_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      O => \rhd_data_out[0]_i_14_n_0\
    );
\rhd_data_out[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(0),
      I1 => result_DDR_M2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_M2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_M1(0),
      O => \rhd_data_out[0]_i_15_n_0\
    );
\rhd_data_out[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(0),
      I1 => result_DDR_N2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_N2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_N1(0),
      O => \rhd_data_out[0]_i_16_n_0\
    );
\rhd_data_out[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(0),
      I1 => result_DDR_K2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_K2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_K1(0),
      O => \rhd_data_out[0]_i_17_n_0\
    );
\rhd_data_out[0]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(0),
      I1 => result_DDR_L2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_L2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_L1(0),
      O => \rhd_data_out[0]_i_18_n_0\
    );
\rhd_data_out[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(0),
      I1 => result_DDR_I2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_I2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_I1(0),
      O => \rhd_data_out[0]_i_19_n_0\
    );
\rhd_data_out[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I1 => \rhd_data_out[0]_i_5_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__12_n_0\,
      I3 => \rhd_data_out[0]_i_6_n_0\,
      I4 => main_state(4),
      O => \rhd_data_out[0]_i_2_n_0\
    );
\rhd_data_out[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(0),
      I1 => result_DDR_J2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_J2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_J1(0),
      O => \rhd_data_out[0]_i_20_n_0\
    );
\rhd_data_out[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(0),
      I1 => result_DDR_G2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_G2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_G1(0),
      O => \rhd_data_out[0]_i_21_n_0\
    );
\rhd_data_out[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(0),
      I1 => result_DDR_H2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_H2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_H1(0),
      O => \rhd_data_out[0]_i_22_n_0\
    );
\rhd_data_out[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(0),
      I1 => result_DDR_E2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_E2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_E1(0),
      O => \rhd_data_out[0]_i_23_n_0\
    );
\rhd_data_out[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(0),
      I1 => result_DDR_F2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_F2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_F1(0),
      O => \rhd_data_out[0]_i_24_n_0\
    );
\rhd_data_out[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(0),
      I1 => result_DDR_C2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_C2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_C1(0),
      O => \rhd_data_out[0]_i_25_n_0\
    );
\rhd_data_out[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(0),
      I1 => result_DDR_D2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_D2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_D1(0),
      O => \rhd_data_out[0]_i_26_n_0\
    );
\rhd_data_out[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(0),
      I1 => result_DDR_A2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_A2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_A1(0),
      O => \rhd_data_out[0]_i_27_n_0\
    );
\rhd_data_out[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(0),
      I1 => result_DDR_B2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_B2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_B1(0),
      O => \rhd_data_out[0]_i_28_n_0\
    );
\rhd_data_out[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[0]_i_7_n_0\,
      I1 => \rhd_data_out_reg[0]_i_8_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[0]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \rhd_data_out_reg[0]_i_10_n_0\,
      O => \rhd_data_out[0]_i_3_n_0\
    );
\rhd_data_out[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[0]_i_11_n_0\,
      I1 => \rhd_data_out_reg[0]_i_12_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[0]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \rhd_data_out[0]_i_14_n_0\,
      O => \rhd_data_out[0]_i_4_n_0\
    );
\rhd_data_out[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(0),
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => result_P2(0),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => result_DDR_P1(0),
      O => \rhd_data_out[0]_i_5_n_0\
    );
\rhd_data_out[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(0),
      I1 => result_DDR_O2(0),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_O2(0),
      I4 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I5 => result_DDR_O1(0),
      O => \rhd_data_out[0]_i_6_n_0\
    );
\rhd_data_out[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[10]_i_2_n_0\,
      I1 => main_state(6),
      I2 => \rhd_data_out[10]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[10]_i_4_n_0\,
      O => rhd_data_out(10)
    );
\rhd_data_out[10]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[10]\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \rhd_data_out[11]_i_29_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      O => \rhd_data_out[10]_i_14_n_0\
    );
\rhd_data_out[10]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(10),
      I1 => result_DDR_M2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_M2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_M1(10),
      O => \rhd_data_out[10]_i_15_n_0\
    );
\rhd_data_out[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(10),
      I1 => result_DDR_N2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_N2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_N1(10),
      O => \rhd_data_out[10]_i_16_n_0\
    );
\rhd_data_out[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(10),
      I1 => result_DDR_K2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_K2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_K1(10),
      O => \rhd_data_out[10]_i_17_n_0\
    );
\rhd_data_out[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(10),
      I1 => result_DDR_L2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_L2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_L1(10),
      O => \rhd_data_out[10]_i_18_n_0\
    );
\rhd_data_out[10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(10),
      I1 => result_DDR_I2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_I2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_I1(10),
      O => \rhd_data_out[10]_i_19_n_0\
    );
\rhd_data_out[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I1 => \rhd_data_out[10]_i_5_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__12_n_0\,
      I3 => \rhd_data_out[10]_i_6_n_0\,
      I4 => main_state(4),
      O => \rhd_data_out[10]_i_2_n_0\
    );
\rhd_data_out[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(10),
      I1 => result_DDR_J2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_J2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_J1(10),
      O => \rhd_data_out[10]_i_20_n_0\
    );
\rhd_data_out[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(10),
      I1 => result_DDR_G2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_G2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_G1(10),
      O => \rhd_data_out[10]_i_21_n_0\
    );
\rhd_data_out[10]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(10),
      I1 => result_DDR_H2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_H2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_H1(10),
      O => \rhd_data_out[10]_i_22_n_0\
    );
\rhd_data_out[10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(10),
      I1 => result_DDR_E2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_E2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_E1(10),
      O => \rhd_data_out[10]_i_23_n_0\
    );
\rhd_data_out[10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(10),
      I1 => result_DDR_F2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_F2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_F1(10),
      O => \rhd_data_out[10]_i_24_n_0\
    );
\rhd_data_out[10]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(10),
      I1 => result_DDR_C2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_C2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_C1(10),
      O => \rhd_data_out[10]_i_25_n_0\
    );
\rhd_data_out[10]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(10),
      I1 => result_DDR_D2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_D2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_D1(10),
      O => \rhd_data_out[10]_i_26_n_0\
    );
\rhd_data_out[10]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(10),
      I1 => result_DDR_A2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_A2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_A1(10),
      O => \rhd_data_out[10]_i_27_n_0\
    );
\rhd_data_out[10]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(10),
      I1 => result_DDR_B2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_B2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_B1(10),
      O => \rhd_data_out[10]_i_28_n_0\
    );
\rhd_data_out[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[10]_i_7_n_0\,
      I1 => \rhd_data_out_reg[10]_i_8_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[10]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \rhd_data_out_reg[10]_i_10_n_0\,
      O => \rhd_data_out[10]_i_3_n_0\
    );
\rhd_data_out[10]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[10]_i_11_n_0\,
      I1 => \rhd_data_out_reg[10]_i_12_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[10]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \rhd_data_out[10]_i_14_n_0\,
      O => \rhd_data_out[10]_i_4_n_0\
    );
\rhd_data_out[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(10),
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => result_P2(10),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => result_DDR_P1(10),
      O => \rhd_data_out[10]_i_5_n_0\
    );
\rhd_data_out[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(10),
      I1 => result_DDR_O2(10),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_O2(10),
      I4 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I5 => result_DDR_O1(10),
      O => \rhd_data_out[10]_i_6_n_0\
    );
\rhd_data_out[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[11]_i_2_n_0\,
      I1 => main_state(6),
      I2 => \rhd_data_out[11]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[11]_i_4_n_0\,
      O => rhd_data_out(11)
    );
\rhd_data_out[11]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[11]\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \rhd_data_out[11]_i_29_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      O => \rhd_data_out[11]_i_14_n_0\
    );
\rhd_data_out[11]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(11),
      I1 => result_DDR_M2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_M2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_M1(11),
      O => \rhd_data_out[11]_i_15_n_0\
    );
\rhd_data_out[11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(11),
      I1 => result_DDR_N2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_N2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_N1(11),
      O => \rhd_data_out[11]_i_16_n_0\
    );
\rhd_data_out[11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(11),
      I1 => result_DDR_K2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_K2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_K1(11),
      O => \rhd_data_out[11]_i_17_n_0\
    );
\rhd_data_out[11]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(11),
      I1 => result_DDR_L2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_L2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_L1(11),
      O => \rhd_data_out[11]_i_18_n_0\
    );
\rhd_data_out[11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(11),
      I1 => result_DDR_I2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_I2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_I1(11),
      O => \rhd_data_out[11]_i_19_n_0\
    );
\rhd_data_out[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I1 => \rhd_data_out[11]_i_5_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__12_n_0\,
      I3 => \rhd_data_out[11]_i_6_n_0\,
      I4 => main_state(4),
      O => \rhd_data_out[11]_i_2_n_0\
    );
\rhd_data_out[11]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(11),
      I1 => result_DDR_J2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_J2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_J1(11),
      O => \rhd_data_out[11]_i_20_n_0\
    );
\rhd_data_out[11]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(11),
      I1 => result_DDR_G2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_G2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_G1(11),
      O => \rhd_data_out[11]_i_21_n_0\
    );
\rhd_data_out[11]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(11),
      I1 => result_DDR_H2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_H2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_H1(11),
      O => \rhd_data_out[11]_i_22_n_0\
    );
\rhd_data_out[11]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(11),
      I1 => result_DDR_E2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_E2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_E1(11),
      O => \rhd_data_out[11]_i_23_n_0\
    );
\rhd_data_out[11]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(11),
      I1 => result_DDR_F2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_F2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_F1(11),
      O => \rhd_data_out[11]_i_24_n_0\
    );
\rhd_data_out[11]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(11),
      I1 => result_DDR_C2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_C2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_C1(11),
      O => \rhd_data_out[11]_i_25_n_0\
    );
\rhd_data_out[11]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(11),
      I1 => result_DDR_D2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_D2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_D1(11),
      O => \rhd_data_out[11]_i_26_n_0\
    );
\rhd_data_out[11]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(11),
      I1 => result_DDR_A2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_A2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_A1(11),
      O => \rhd_data_out[11]_i_27_n_0\
    );
\rhd_data_out[11]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(11),
      I1 => result_DDR_B2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_B2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_B1(11),
      O => \rhd_data_out[11]_i_28_n_0\
    );
\rhd_data_out[11]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \rhd_data_out[13]_i_30_n_0\,
      I1 => ZCheck_loop_reg_n_0,
      I2 => \^channel_reg[0]_0\(0),
      I3 => channel(1),
      I4 => channel(2),
      I5 => \rhd_data_out[13]_i_31_n_0\,
      O => \rhd_data_out[11]_i_29_n_0\
    );
\rhd_data_out[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[11]_i_7_n_0\,
      I1 => \rhd_data_out_reg[11]_i_8_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[11]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \rhd_data_out_reg[11]_i_10_n_0\,
      O => \rhd_data_out[11]_i_3_n_0\
    );
\rhd_data_out[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[11]_i_11_n_0\,
      I1 => \rhd_data_out_reg[11]_i_12_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[11]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \rhd_data_out[11]_i_14_n_0\,
      O => \rhd_data_out[11]_i_4_n_0\
    );
\rhd_data_out[11]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(11),
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => result_P2(11),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => result_DDR_P1(11),
      O => \rhd_data_out[11]_i_5_n_0\
    );
\rhd_data_out[11]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(11),
      I1 => result_DDR_O2(11),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_O2(11),
      I4 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I5 => result_DDR_O1(11),
      O => \rhd_data_out[11]_i_6_n_0\
    );
\rhd_data_out[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[12]_i_2_n_0\,
      I1 => main_state(6),
      I2 => \rhd_data_out[12]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[12]_i_4_n_0\,
      O => rhd_data_out(12)
    );
\rhd_data_out[12]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[12]\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \rhd_data_out[13]_i_29_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      O => \rhd_data_out[12]_i_14_n_0\
    );
\rhd_data_out[12]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(12),
      I1 => result_DDR_M2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_M2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_M1(12),
      O => \rhd_data_out[12]_i_15_n_0\
    );
\rhd_data_out[12]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(12),
      I1 => result_DDR_N2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_N2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_N1(12),
      O => \rhd_data_out[12]_i_16_n_0\
    );
\rhd_data_out[12]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(12),
      I1 => result_DDR_K2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_K2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_K1(12),
      O => \rhd_data_out[12]_i_17_n_0\
    );
\rhd_data_out[12]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(12),
      I1 => result_DDR_L2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_L2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_L1(12),
      O => \rhd_data_out[12]_i_18_n_0\
    );
\rhd_data_out[12]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(12),
      I1 => result_DDR_I2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_I2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_I1(12),
      O => \rhd_data_out[12]_i_19_n_0\
    );
\rhd_data_out[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I1 => \rhd_data_out[12]_i_5_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__12_n_0\,
      I3 => \rhd_data_out[12]_i_6_n_0\,
      I4 => main_state(4),
      O => \rhd_data_out[12]_i_2_n_0\
    );
\rhd_data_out[12]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(12),
      I1 => result_DDR_J2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_J2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_J1(12),
      O => \rhd_data_out[12]_i_20_n_0\
    );
\rhd_data_out[12]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(12),
      I1 => result_DDR_G2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_G2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_G1(12),
      O => \rhd_data_out[12]_i_21_n_0\
    );
\rhd_data_out[12]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(12),
      I1 => result_DDR_H2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_H2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_H1(12),
      O => \rhd_data_out[12]_i_22_n_0\
    );
\rhd_data_out[12]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(12),
      I1 => result_DDR_E2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_E2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_E1(12),
      O => \rhd_data_out[12]_i_23_n_0\
    );
\rhd_data_out[12]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(12),
      I1 => result_DDR_F2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_F2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_F1(12),
      O => \rhd_data_out[12]_i_24_n_0\
    );
\rhd_data_out[12]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(12),
      I1 => result_DDR_C2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_C2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_C1(12),
      O => \rhd_data_out[12]_i_25_n_0\
    );
\rhd_data_out[12]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(12),
      I1 => result_DDR_D2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_D2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_D1(12),
      O => \rhd_data_out[12]_i_26_n_0\
    );
\rhd_data_out[12]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(12),
      I1 => result_DDR_A2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_A2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_A1(12),
      O => \rhd_data_out[12]_i_27_n_0\
    );
\rhd_data_out[12]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(12),
      I1 => result_DDR_B2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_B2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_B1(12),
      O => \rhd_data_out[12]_i_28_n_0\
    );
\rhd_data_out[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[12]_i_7_n_0\,
      I1 => \rhd_data_out_reg[12]_i_8_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[12]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \rhd_data_out_reg[12]_i_10_n_0\,
      O => \rhd_data_out[12]_i_3_n_0\
    );
\rhd_data_out[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[12]_i_11_n_0\,
      I1 => \rhd_data_out_reg[12]_i_12_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[12]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \rhd_data_out[12]_i_14_n_0\,
      O => \rhd_data_out[12]_i_4_n_0\
    );
\rhd_data_out[12]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(12),
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => result_P2(12),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => result_DDR_P1(12),
      O => \rhd_data_out[12]_i_5_n_0\
    );
\rhd_data_out[12]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(12),
      I1 => result_DDR_O2(12),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_O2(12),
      I4 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I5 => result_DDR_O1(12),
      O => \rhd_data_out[12]_i_6_n_0\
    );
\rhd_data_out[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[13]_i_2_n_0\,
      I1 => main_state(6),
      I2 => \rhd_data_out[13]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[13]_i_4_n_0\,
      O => rhd_data_out(13)
    );
\rhd_data_out[13]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[13]\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \rhd_data_out[13]_i_29_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      O => \rhd_data_out[13]_i_14_n_0\
    );
\rhd_data_out[13]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(13),
      I1 => result_DDR_M2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_M2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_M1(13),
      O => \rhd_data_out[13]_i_15_n_0\
    );
\rhd_data_out[13]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(13),
      I1 => result_DDR_N2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_N2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_N1(13),
      O => \rhd_data_out[13]_i_16_n_0\
    );
\rhd_data_out[13]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(13),
      I1 => result_DDR_K2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_K2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_K1(13),
      O => \rhd_data_out[13]_i_17_n_0\
    );
\rhd_data_out[13]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(13),
      I1 => result_DDR_L2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_L2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_L1(13),
      O => \rhd_data_out[13]_i_18_n_0\
    );
\rhd_data_out[13]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(13),
      I1 => result_DDR_I2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_I2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_I1(13),
      O => \rhd_data_out[13]_i_19_n_0\
    );
\rhd_data_out[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I1 => \rhd_data_out[13]_i_5_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__12_n_0\,
      I3 => \rhd_data_out[13]_i_6_n_0\,
      I4 => main_state(4),
      O => \rhd_data_out[13]_i_2_n_0\
    );
\rhd_data_out[13]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(13),
      I1 => result_DDR_J2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_J2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_J1(13),
      O => \rhd_data_out[13]_i_20_n_0\
    );
\rhd_data_out[13]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(13),
      I1 => result_DDR_G2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_G2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_G1(13),
      O => \rhd_data_out[13]_i_21_n_0\
    );
\rhd_data_out[13]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(13),
      I1 => result_DDR_H2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_H2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_H1(13),
      O => \rhd_data_out[13]_i_22_n_0\
    );
\rhd_data_out[13]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(13),
      I1 => result_DDR_E2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_E2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_E1(13),
      O => \rhd_data_out[13]_i_23_n_0\
    );
\rhd_data_out[13]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(13),
      I1 => result_DDR_F2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_F2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_F1(13),
      O => \rhd_data_out[13]_i_24_n_0\
    );
\rhd_data_out[13]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(13),
      I1 => result_DDR_C2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_C2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_C1(13),
      O => \rhd_data_out[13]_i_25_n_0\
    );
\rhd_data_out[13]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(13),
      I1 => result_DDR_D2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_D2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_D1(13),
      O => \rhd_data_out[13]_i_26_n_0\
    );
\rhd_data_out[13]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(13),
      I1 => result_DDR_A2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_A2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_A1(13),
      O => \rhd_data_out[13]_i_27_n_0\
    );
\rhd_data_out[13]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(13),
      I1 => result_DDR_B2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_B2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_B1(13),
      O => \rhd_data_out[13]_i_28_n_0\
    );
\rhd_data_out[13]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \rhd_data_out[13]_i_30_n_0\,
      I1 => ZCheck_loop_reg_n_0,
      I2 => \^channel_reg[0]_0\(0),
      I3 => channel(1),
      I4 => channel(2),
      I5 => \rhd_data_out[13]_i_31_n_0\,
      O => \rhd_data_out[13]_i_29_n_0\
    );
\rhd_data_out[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[13]_i_7_n_0\,
      I1 => \rhd_data_out_reg[13]_i_8_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[13]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \rhd_data_out_reg[13]_i_10_n_0\,
      O => \rhd_data_out[13]_i_3_n_0\
    );
\rhd_data_out[13]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => channel(5),
      I1 => channel(4),
      I2 => channel(3),
      O => \rhd_data_out[13]_i_30_n_0\
    );
\rhd_data_out[13]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => channel(4),
      I1 => channel(5),
      O => \rhd_data_out[13]_i_31_n_0\
    );
\rhd_data_out[13]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[13]_i_11_n_0\,
      I1 => \rhd_data_out_reg[13]_i_12_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[13]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \rhd_data_out[13]_i_14_n_0\,
      O => \rhd_data_out[13]_i_4_n_0\
    );
\rhd_data_out[13]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(13),
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => result_P2(13),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => result_DDR_P1(13),
      O => \rhd_data_out[13]_i_5_n_0\
    );
\rhd_data_out[13]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(13),
      I1 => result_DDR_O2(13),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_O2(13),
      I4 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I5 => result_DDR_O1(13),
      O => \rhd_data_out[13]_i_6_n_0\
    );
\rhd_data_out[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[14]_i_2_n_0\,
      I1 => main_state(6),
      I2 => \rhd_data_out[14]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[14]_i_4_n_0\,
      O => rhd_data_out(14)
    );
\rhd_data_out[14]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[14]\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \rhd_data_out[15]_i_29_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      O => \rhd_data_out[14]_i_14_n_0\
    );
\rhd_data_out[14]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(14),
      I1 => result_DDR_M2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_M2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_M1(14),
      O => \rhd_data_out[14]_i_15_n_0\
    );
\rhd_data_out[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(14),
      I1 => result_DDR_N2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_N2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_N1(14),
      O => \rhd_data_out[14]_i_16_n_0\
    );
\rhd_data_out[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(14),
      I1 => result_DDR_K2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_K2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_K1(14),
      O => \rhd_data_out[14]_i_17_n_0\
    );
\rhd_data_out[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(14),
      I1 => result_DDR_L2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_L2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_L1(14),
      O => \rhd_data_out[14]_i_18_n_0\
    );
\rhd_data_out[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(14),
      I1 => result_DDR_I2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_I2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_I1(14),
      O => \rhd_data_out[14]_i_19_n_0\
    );
\rhd_data_out[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I1 => \rhd_data_out[14]_i_5_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I3 => \rhd_data_out[14]_i_6_n_0\,
      I4 => main_state(4),
      O => \rhd_data_out[14]_i_2_n_0\
    );
\rhd_data_out[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(14),
      I1 => result_DDR_J2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_J2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_J1(14),
      O => \rhd_data_out[14]_i_20_n_0\
    );
\rhd_data_out[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(14),
      I1 => result_DDR_G2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_G2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_G1(14),
      O => \rhd_data_out[14]_i_21_n_0\
    );
\rhd_data_out[14]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(14),
      I1 => result_DDR_H2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_H2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_H1(14),
      O => \rhd_data_out[14]_i_22_n_0\
    );
\rhd_data_out[14]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(14),
      I1 => result_DDR_E2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_E2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_E1(14),
      O => \rhd_data_out[14]_i_23_n_0\
    );
\rhd_data_out[14]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(14),
      I1 => result_DDR_F2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_F2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_F1(14),
      O => \rhd_data_out[14]_i_24_n_0\
    );
\rhd_data_out[14]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(14),
      I1 => result_DDR_C2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_C2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_C1(14),
      O => \rhd_data_out[14]_i_25_n_0\
    );
\rhd_data_out[14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(14),
      I1 => result_DDR_D2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_D2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_D1(14),
      O => \rhd_data_out[14]_i_26_n_0\
    );
\rhd_data_out[14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(14),
      I1 => result_DDR_A2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_A2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_A1(14),
      O => \rhd_data_out[14]_i_27_n_0\
    );
\rhd_data_out[14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(14),
      I1 => result_DDR_B2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_B2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_B1(14),
      O => \rhd_data_out[14]_i_28_n_0\
    );
\rhd_data_out[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[14]_i_7_n_0\,
      I1 => \rhd_data_out_reg[14]_i_8_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[14]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \rhd_data_out_reg[14]_i_10_n_0\,
      O => \rhd_data_out[14]_i_3_n_0\
    );
\rhd_data_out[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[14]_i_11_n_0\,
      I1 => \rhd_data_out_reg[14]_i_12_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[14]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \rhd_data_out[14]_i_14_n_0\,
      O => \rhd_data_out[14]_i_4_n_0\
    );
\rhd_data_out[14]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(14),
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => result_P2(14),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => result_DDR_P1(14),
      O => \rhd_data_out[14]_i_5_n_0\
    );
\rhd_data_out[14]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(14),
      I1 => result_DDR_O2(14),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_O2(14),
      I4 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I5 => result_DDR_O1(14),
      O => \rhd_data_out[14]_i_6_n_0\
    );
\rhd_data_out[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[15]_i_2_n_0\,
      I1 => main_state(6),
      I2 => \rhd_data_out[15]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[15]_i_4_n_0\,
      O => rhd_data_out(15)
    );
\rhd_data_out[15]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[15]\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \rhd_data_out[15]_i_29_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      O => \rhd_data_out[15]_i_14_n_0\
    );
\rhd_data_out[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(15),
      I1 => result_DDR_M2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_M2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_M1(15),
      O => \rhd_data_out[15]_i_15_n_0\
    );
\rhd_data_out[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(15),
      I1 => result_DDR_N2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_N2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_N1(15),
      O => \rhd_data_out[15]_i_16_n_0\
    );
\rhd_data_out[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(15),
      I1 => result_DDR_K2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_K2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_K1(15),
      O => \rhd_data_out[15]_i_17_n_0\
    );
\rhd_data_out[15]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(15),
      I1 => result_DDR_L2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_L2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_L1(15),
      O => \rhd_data_out[15]_i_18_n_0\
    );
\rhd_data_out[15]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(15),
      I1 => result_DDR_I2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_I2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_I1(15),
      O => \rhd_data_out[15]_i_19_n_0\
    );
\rhd_data_out[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I1 => \rhd_data_out[15]_i_5_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I3 => \rhd_data_out[15]_i_6_n_0\,
      I4 => main_state(4),
      O => \rhd_data_out[15]_i_2_n_0\
    );
\rhd_data_out[15]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(15),
      I1 => result_DDR_J2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_J2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_J1(15),
      O => \rhd_data_out[15]_i_20_n_0\
    );
\rhd_data_out[15]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(15),
      I1 => result_DDR_G2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_G2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_G1(15),
      O => \rhd_data_out[15]_i_21_n_0\
    );
\rhd_data_out[15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(15),
      I1 => result_DDR_H2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_H2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_H1(15),
      O => \rhd_data_out[15]_i_22_n_0\
    );
\rhd_data_out[15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(15),
      I1 => result_DDR_E2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_E2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_E1(15),
      O => \rhd_data_out[15]_i_23_n_0\
    );
\rhd_data_out[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(15),
      I1 => result_DDR_F2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_F2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_F1(15),
      O => \rhd_data_out[15]_i_24_n_0\
    );
\rhd_data_out[15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(15),
      I1 => result_DDR_C2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_C2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_C1(15),
      O => \rhd_data_out[15]_i_25_n_0\
    );
\rhd_data_out[15]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(15),
      I1 => result_DDR_D2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_D2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_D1(15),
      O => \rhd_data_out[15]_i_26_n_0\
    );
\rhd_data_out[15]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(15),
      I1 => result_DDR_A2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_A2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_A1(15),
      O => \rhd_data_out[15]_i_27_n_0\
    );
\rhd_data_out[15]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(15),
      I1 => result_DDR_B2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_B2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__12_n_0\,
      I5 => result_DDR_B1(15),
      O => \rhd_data_out[15]_i_28_n_0\
    );
\rhd_data_out[15]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => channel(3),
      I1 => \^channel_reg[0]_0\(0),
      I2 => channel(1),
      I3 => channel(2),
      I4 => channel(5),
      I5 => channel(4),
      O => \rhd_data_out[15]_i_29_n_0\
    );
\rhd_data_out[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[15]_i_7_n_0\,
      I1 => \rhd_data_out_reg[15]_i_8_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[15]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \rhd_data_out_reg[15]_i_10_n_0\,
      O => \rhd_data_out[15]_i_3_n_0\
    );
\rhd_data_out[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[15]_i_11_n_0\,
      I1 => \rhd_data_out_reg[15]_i_12_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[15]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \rhd_data_out[15]_i_14_n_0\,
      O => \rhd_data_out[15]_i_4_n_0\
    );
\rhd_data_out[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(15),
      I1 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I2 => result_P2(15),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => result_DDR_P1(15),
      O => \rhd_data_out[15]_i_5_n_0\
    );
\rhd_data_out[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(15),
      I1 => result_DDR_O2(15),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_O2(15),
      I4 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I5 => result_DDR_O1(15),
      O => \rhd_data_out[15]_i_6_n_0\
    );
\rhd_data_out[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[1]_i_2_n_0\,
      I1 => main_state(6),
      I2 => \rhd_data_out[1]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[1]_i_4_n_0\,
      O => rhd_data_out(1)
    );
\rhd_data_out[1]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[1]\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \rhd_data_out[13]_i_29_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      O => \rhd_data_out[1]_i_14_n_0\
    );
\rhd_data_out[1]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(1),
      I1 => result_DDR_M2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_M2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_M1(1),
      O => \rhd_data_out[1]_i_15_n_0\
    );
\rhd_data_out[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(1),
      I1 => result_DDR_N2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_N2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_N1(1),
      O => \rhd_data_out[1]_i_16_n_0\
    );
\rhd_data_out[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(1),
      I1 => result_DDR_K2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_K2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_K1(1),
      O => \rhd_data_out[1]_i_17_n_0\
    );
\rhd_data_out[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(1),
      I1 => result_DDR_L2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_L2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_L1(1),
      O => \rhd_data_out[1]_i_18_n_0\
    );
\rhd_data_out[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(1),
      I1 => result_DDR_I2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_I2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_I1(1),
      O => \rhd_data_out[1]_i_19_n_0\
    );
\rhd_data_out[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I1 => \rhd_data_out[1]_i_5_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__12_n_0\,
      I3 => \rhd_data_out[1]_i_6_n_0\,
      I4 => main_state(4),
      O => \rhd_data_out[1]_i_2_n_0\
    );
\rhd_data_out[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(1),
      I1 => result_DDR_J2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_J2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      I5 => result_DDR_J1(1),
      O => \rhd_data_out[1]_i_20_n_0\
    );
\rhd_data_out[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(1),
      I1 => result_DDR_G2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_G2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_G1(1),
      O => \rhd_data_out[1]_i_21_n_0\
    );
\rhd_data_out[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(1),
      I1 => result_DDR_H2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_H2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_H1(1),
      O => \rhd_data_out[1]_i_22_n_0\
    );
\rhd_data_out[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(1),
      I1 => result_DDR_E2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_E2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_E1(1),
      O => \rhd_data_out[1]_i_23_n_0\
    );
\rhd_data_out[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(1),
      I1 => result_DDR_F2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_F2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_F1(1),
      O => \rhd_data_out[1]_i_24_n_0\
    );
\rhd_data_out[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(1),
      I1 => result_DDR_C2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_C2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_C1(1),
      O => \rhd_data_out[1]_i_25_n_0\
    );
\rhd_data_out[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(1),
      I1 => result_DDR_D2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_D2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_D1(1),
      O => \rhd_data_out[1]_i_26_n_0\
    );
\rhd_data_out[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(1),
      I1 => result_DDR_A2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_A2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_A1(1),
      O => \rhd_data_out[1]_i_27_n_0\
    );
\rhd_data_out[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(1),
      I1 => result_DDR_B2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_B2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_B1(1),
      O => \rhd_data_out[1]_i_28_n_0\
    );
\rhd_data_out[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[1]_i_7_n_0\,
      I1 => \rhd_data_out_reg[1]_i_8_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[1]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \rhd_data_out_reg[1]_i_10_n_0\,
      O => \rhd_data_out[1]_i_3_n_0\
    );
\rhd_data_out[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[1]_i_11_n_0\,
      I1 => \rhd_data_out_reg[1]_i_12_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[1]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \rhd_data_out[1]_i_14_n_0\,
      O => \rhd_data_out[1]_i_4_n_0\
    );
\rhd_data_out[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(1),
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => result_P2(1),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => result_DDR_P1(1),
      O => \rhd_data_out[1]_i_5_n_0\
    );
\rhd_data_out[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(1),
      I1 => result_DDR_O2(1),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_O2(1),
      I4 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I5 => result_DDR_O1(1),
      O => \rhd_data_out[1]_i_6_n_0\
    );
\rhd_data_out[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[2]_i_2_n_0\,
      I1 => main_state(6),
      I2 => \rhd_data_out[2]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[2]_i_4_n_0\,
      O => rhd_data_out(2)
    );
\rhd_data_out[2]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[2]\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \rhd_data_out[15]_i_29_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      O => \rhd_data_out[2]_i_14_n_0\
    );
\rhd_data_out[2]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(2),
      I1 => result_DDR_M2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_M2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_M1(2),
      O => \rhd_data_out[2]_i_15_n_0\
    );
\rhd_data_out[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(2),
      I1 => result_DDR_N2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_N2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_N1(2),
      O => \rhd_data_out[2]_i_16_n_0\
    );
\rhd_data_out[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(2),
      I1 => result_DDR_K2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_K2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_K1(2),
      O => \rhd_data_out[2]_i_17_n_0\
    );
\rhd_data_out[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(2),
      I1 => result_DDR_L2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_L2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_L1(2),
      O => \rhd_data_out[2]_i_18_n_0\
    );
\rhd_data_out[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(2),
      I1 => result_DDR_I2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_I2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_I1(2),
      O => \rhd_data_out[2]_i_19_n_0\
    );
\rhd_data_out[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I1 => \rhd_data_out[2]_i_5_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__12_n_0\,
      I3 => \rhd_data_out[2]_i_6_n_0\,
      I4 => main_state(4),
      O => \rhd_data_out[2]_i_2_n_0\
    );
\rhd_data_out[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(2),
      I1 => result_DDR_J2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_J2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_J1(2),
      O => \rhd_data_out[2]_i_20_n_0\
    );
\rhd_data_out[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(2),
      I1 => result_DDR_G2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_G2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_G1(2),
      O => \rhd_data_out[2]_i_21_n_0\
    );
\rhd_data_out[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(2),
      I1 => result_DDR_H2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_H2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_H1(2),
      O => \rhd_data_out[2]_i_22_n_0\
    );
\rhd_data_out[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(2),
      I1 => result_DDR_E2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_E2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_E1(2),
      O => \rhd_data_out[2]_i_23_n_0\
    );
\rhd_data_out[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(2),
      I1 => result_DDR_F2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_F2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_F1(2),
      O => \rhd_data_out[2]_i_24_n_0\
    );
\rhd_data_out[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(2),
      I1 => result_DDR_C2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_C2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_C1(2),
      O => \rhd_data_out[2]_i_25_n_0\
    );
\rhd_data_out[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(2),
      I1 => result_DDR_D2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_D2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_D1(2),
      O => \rhd_data_out[2]_i_26_n_0\
    );
\rhd_data_out[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(2),
      I1 => result_DDR_A2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_A2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_A1(2),
      O => \rhd_data_out[2]_i_27_n_0\
    );
\rhd_data_out[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(2),
      I1 => result_DDR_B2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_B2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_B1(2),
      O => \rhd_data_out[2]_i_28_n_0\
    );
\rhd_data_out[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[2]_i_7_n_0\,
      I1 => \rhd_data_out_reg[2]_i_8_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[2]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \rhd_data_out_reg[2]_i_10_n_0\,
      O => \rhd_data_out[2]_i_3_n_0\
    );
\rhd_data_out[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[2]_i_11_n_0\,
      I1 => \rhd_data_out_reg[2]_i_12_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[2]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \rhd_data_out[2]_i_14_n_0\,
      O => \rhd_data_out[2]_i_4_n_0\
    );
\rhd_data_out[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(2),
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => result_P2(2),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => result_DDR_P1(2),
      O => \rhd_data_out[2]_i_5_n_0\
    );
\rhd_data_out[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(2),
      I1 => result_DDR_O2(2),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_O2(2),
      I4 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I5 => result_DDR_O1(2),
      O => \rhd_data_out[2]_i_6_n_0\
    );
\rhd_data_out[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[3]_i_2_n_0\,
      I1 => main_state(6),
      I2 => \rhd_data_out[3]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[3]_i_4_n_0\,
      O => rhd_data_out(3)
    );
\rhd_data_out[3]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[3]\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__11_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \rhd_data_out[15]_i_29_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      O => \rhd_data_out[3]_i_14_n_0\
    );
\rhd_data_out[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(3),
      I1 => result_DDR_M2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_M2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_M1(3),
      O => \rhd_data_out[3]_i_15_n_0\
    );
\rhd_data_out[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(3),
      I1 => result_DDR_N2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_N2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_N1(3),
      O => \rhd_data_out[3]_i_16_n_0\
    );
\rhd_data_out[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(3),
      I1 => result_DDR_K2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_K2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_K1(3),
      O => \rhd_data_out[3]_i_17_n_0\
    );
\rhd_data_out[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(3),
      I1 => result_DDR_L2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_L2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_L1(3),
      O => \rhd_data_out[3]_i_18_n_0\
    );
\rhd_data_out[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(3),
      I1 => result_DDR_I2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_I2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_I1(3),
      O => \rhd_data_out[3]_i_19_n_0\
    );
\rhd_data_out[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I1 => \rhd_data_out[3]_i_5_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__12_n_0\,
      I3 => \rhd_data_out[3]_i_6_n_0\,
      I4 => main_state(4),
      O => \rhd_data_out[3]_i_2_n_0\
    );
\rhd_data_out[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(3),
      I1 => result_DDR_J2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_J2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_J1(3),
      O => \rhd_data_out[3]_i_20_n_0\
    );
\rhd_data_out[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(3),
      I1 => result_DDR_G2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_G2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_G1(3),
      O => \rhd_data_out[3]_i_21_n_0\
    );
\rhd_data_out[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(3),
      I1 => result_DDR_H2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_H2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_H1(3),
      O => \rhd_data_out[3]_i_22_n_0\
    );
\rhd_data_out[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(3),
      I1 => result_DDR_E2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_E2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_E1(3),
      O => \rhd_data_out[3]_i_23_n_0\
    );
\rhd_data_out[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(3),
      I1 => result_DDR_F2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_F2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_F1(3),
      O => \rhd_data_out[3]_i_24_n_0\
    );
\rhd_data_out[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(3),
      I1 => result_DDR_C2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_C2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_C1(3),
      O => \rhd_data_out[3]_i_25_n_0\
    );
\rhd_data_out[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(3),
      I1 => result_DDR_D2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_D2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_D1(3),
      O => \rhd_data_out[3]_i_26_n_0\
    );
\rhd_data_out[3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(3),
      I1 => result_DDR_A2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_A2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_A1(3),
      O => \rhd_data_out[3]_i_27_n_0\
    );
\rhd_data_out[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(3),
      I1 => result_DDR_B2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__22_n_0\,
      I3 => result_B2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_B1(3),
      O => \rhd_data_out[3]_i_28_n_0\
    );
\rhd_data_out[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[3]_i_7_n_0\,
      I1 => \rhd_data_out_reg[3]_i_8_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[3]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \rhd_data_out_reg[3]_i_10_n_0\,
      O => \rhd_data_out[3]_i_3_n_0\
    );
\rhd_data_out[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[3]_i_11_n_0\,
      I1 => \rhd_data_out_reg[3]_i_12_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[3]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \rhd_data_out[3]_i_14_n_0\,
      O => \rhd_data_out[3]_i_4_n_0\
    );
\rhd_data_out[3]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(3),
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => result_P2(3),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => result_DDR_P1(3),
      O => \rhd_data_out[3]_i_5_n_0\
    );
\rhd_data_out[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(3),
      I1 => result_DDR_O2(3),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_O2(3),
      I4 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I5 => result_DDR_O1(3),
      O => \rhd_data_out[3]_i_6_n_0\
    );
\rhd_data_out[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[4]_i_2_n_0\,
      I1 => main_state(6),
      I2 => \rhd_data_out[4]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[4]_i_4_n_0\,
      O => rhd_data_out(4)
    );
\rhd_data_out[4]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \result_A1_reg_n_0_[4]\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      O => \rhd_data_out[4]_i_14_n_0\
    );
\rhd_data_out[4]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(4),
      I1 => result_DDR_M2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_M2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_M1(4),
      O => \rhd_data_out[4]_i_15_n_0\
    );
\rhd_data_out[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(4),
      I1 => result_DDR_N2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_N2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_N1(4),
      O => \rhd_data_out[4]_i_16_n_0\
    );
\rhd_data_out[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(4),
      I1 => result_DDR_K2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_K2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_K1(4),
      O => \rhd_data_out[4]_i_17_n_0\
    );
\rhd_data_out[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(4),
      I1 => result_DDR_L2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_L2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_L1(4),
      O => \rhd_data_out[4]_i_18_n_0\
    );
\rhd_data_out[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(4),
      I1 => result_DDR_I2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_I2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_I1(4),
      O => \rhd_data_out[4]_i_19_n_0\
    );
\rhd_data_out[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I1 => \rhd_data_out[4]_i_5_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__12_n_0\,
      I3 => \rhd_data_out[4]_i_6_n_0\,
      I4 => main_state(4),
      O => \rhd_data_out[4]_i_2_n_0\
    );
\rhd_data_out[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(4),
      I1 => result_DDR_J2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_J2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_J1(4),
      O => \rhd_data_out[4]_i_20_n_0\
    );
\rhd_data_out[4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(4),
      I1 => result_DDR_G2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_G2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_G1(4),
      O => \rhd_data_out[4]_i_21_n_0\
    );
\rhd_data_out[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(4),
      I1 => result_DDR_H2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_H2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_H1(4),
      O => \rhd_data_out[4]_i_22_n_0\
    );
\rhd_data_out[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(4),
      I1 => result_DDR_E2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_E2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_E1(4),
      O => \rhd_data_out[4]_i_23_n_0\
    );
\rhd_data_out[4]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(4),
      I1 => result_DDR_F2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_F2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_F1(4),
      O => \rhd_data_out[4]_i_24_n_0\
    );
\rhd_data_out[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(4),
      I1 => result_DDR_C2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_C2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_C1(4),
      O => \rhd_data_out[4]_i_25_n_0\
    );
\rhd_data_out[4]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(4),
      I1 => result_DDR_D2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_D2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_D1(4),
      O => \rhd_data_out[4]_i_26_n_0\
    );
\rhd_data_out[4]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(4),
      I1 => result_DDR_A2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_A2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_A1(4),
      O => \rhd_data_out[4]_i_27_n_0\
    );
\rhd_data_out[4]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(4),
      I1 => result_DDR_B2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_B2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_B1(4),
      O => \rhd_data_out[4]_i_28_n_0\
    );
\rhd_data_out[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[4]_i_7_n_0\,
      I1 => \rhd_data_out_reg[4]_i_8_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[4]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \rhd_data_out_reg[4]_i_10_n_0\,
      O => \rhd_data_out[4]_i_3_n_0\
    );
\rhd_data_out[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[4]_i_11_n_0\,
      I1 => \rhd_data_out_reg[4]_i_12_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[4]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \rhd_data_out[4]_i_14_n_0\,
      O => \rhd_data_out[4]_i_4_n_0\
    );
\rhd_data_out[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(4),
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => result_P2(4),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => result_DDR_P1(4),
      O => \rhd_data_out[4]_i_5_n_0\
    );
\rhd_data_out[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(4),
      I1 => result_DDR_O2(4),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_O2(4),
      I4 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I5 => result_DDR_O1(4),
      O => \rhd_data_out[4]_i_6_n_0\
    );
\rhd_data_out[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[5]_i_2_n_0\,
      I1 => main_state(6),
      I2 => \rhd_data_out[5]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[5]_i_4_n_0\,
      O => rhd_data_out(5)
    );
\rhd_data_out[5]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \result_A1_reg_n_0_[5]\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      O => \rhd_data_out[5]_i_14_n_0\
    );
\rhd_data_out[5]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(5),
      I1 => result_DDR_M2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_M2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_M1(5),
      O => \rhd_data_out[5]_i_15_n_0\
    );
\rhd_data_out[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(5),
      I1 => result_DDR_N2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_N2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_N1(5),
      O => \rhd_data_out[5]_i_16_n_0\
    );
\rhd_data_out[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(5),
      I1 => result_DDR_K2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_K2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_K1(5),
      O => \rhd_data_out[5]_i_17_n_0\
    );
\rhd_data_out[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(5),
      I1 => result_DDR_L2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_L2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_L1(5),
      O => \rhd_data_out[5]_i_18_n_0\
    );
\rhd_data_out[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(5),
      I1 => result_DDR_I2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_I2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_I1(5),
      O => \rhd_data_out[5]_i_19_n_0\
    );
\rhd_data_out[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I1 => \rhd_data_out[5]_i_5_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__12_n_0\,
      I3 => \rhd_data_out[5]_i_6_n_0\,
      I4 => main_state(4),
      O => \rhd_data_out[5]_i_2_n_0\
    );
\rhd_data_out[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(5),
      I1 => result_DDR_J2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_J2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_J1(5),
      O => \rhd_data_out[5]_i_20_n_0\
    );
\rhd_data_out[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(5),
      I1 => result_DDR_G2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_G2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_G1(5),
      O => \rhd_data_out[5]_i_21_n_0\
    );
\rhd_data_out[5]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(5),
      I1 => result_DDR_H2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_H2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_H1(5),
      O => \rhd_data_out[5]_i_22_n_0\
    );
\rhd_data_out[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(5),
      I1 => result_DDR_E2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_E2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_E1(5),
      O => \rhd_data_out[5]_i_23_n_0\
    );
\rhd_data_out[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(5),
      I1 => result_DDR_F2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_F2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_F1(5),
      O => \rhd_data_out[5]_i_24_n_0\
    );
\rhd_data_out[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(5),
      I1 => result_DDR_C2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_C2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_C1(5),
      O => \rhd_data_out[5]_i_25_n_0\
    );
\rhd_data_out[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(5),
      I1 => result_DDR_D2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_D2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_D1(5),
      O => \rhd_data_out[5]_i_26_n_0\
    );
\rhd_data_out[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(5),
      I1 => result_DDR_A2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_A2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_A1(5),
      O => \rhd_data_out[5]_i_27_n_0\
    );
\rhd_data_out[5]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(5),
      I1 => result_DDR_B2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_B2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_B1(5),
      O => \rhd_data_out[5]_i_28_n_0\
    );
\rhd_data_out[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[5]_i_7_n_0\,
      I1 => \rhd_data_out_reg[5]_i_8_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[5]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \rhd_data_out_reg[5]_i_10_n_0\,
      O => \rhd_data_out[5]_i_3_n_0\
    );
\rhd_data_out[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[5]_i_11_n_0\,
      I1 => \rhd_data_out_reg[5]_i_12_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[5]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \rhd_data_out[5]_i_14_n_0\,
      O => \rhd_data_out[5]_i_4_n_0\
    );
\rhd_data_out[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(5),
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => result_P2(5),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => result_DDR_P1(5),
      O => \rhd_data_out[5]_i_5_n_0\
    );
\rhd_data_out[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(5),
      I1 => result_DDR_O2(5),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_O2(5),
      I4 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I5 => result_DDR_O1(5),
      O => \rhd_data_out[5]_i_6_n_0\
    );
\rhd_data_out[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[6]_i_2_n_0\,
      I1 => main_state(6),
      I2 => \rhd_data_out[6]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[6]_i_4_n_0\,
      O => rhd_data_out(6)
    );
\rhd_data_out[6]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[6]\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \rhd_data_out[11]_i_29_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      O => \rhd_data_out[6]_i_14_n_0\
    );
\rhd_data_out[6]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(6),
      I1 => result_DDR_M2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_M2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_M1(6),
      O => \rhd_data_out[6]_i_15_n_0\
    );
\rhd_data_out[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(6),
      I1 => result_DDR_N2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_N2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_N1(6),
      O => \rhd_data_out[6]_i_16_n_0\
    );
\rhd_data_out[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(6),
      I1 => result_DDR_K2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_K2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_K1(6),
      O => \rhd_data_out[6]_i_17_n_0\
    );
\rhd_data_out[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(6),
      I1 => result_DDR_L2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_L2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_L1(6),
      O => \rhd_data_out[6]_i_18_n_0\
    );
\rhd_data_out[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(6),
      I1 => result_DDR_I2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_I2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_I1(6),
      O => \rhd_data_out[6]_i_19_n_0\
    );
\rhd_data_out[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I1 => \rhd_data_out[6]_i_5_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__12_n_0\,
      I3 => \rhd_data_out[6]_i_6_n_0\,
      I4 => main_state(4),
      O => \rhd_data_out[6]_i_2_n_0\
    );
\rhd_data_out[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(6),
      I1 => result_DDR_J2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_J2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_J1(6),
      O => \rhd_data_out[6]_i_20_n_0\
    );
\rhd_data_out[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(6),
      I1 => result_DDR_G2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_G2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_G1(6),
      O => \rhd_data_out[6]_i_21_n_0\
    );
\rhd_data_out[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(6),
      I1 => result_DDR_H2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_H2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_H1(6),
      O => \rhd_data_out[6]_i_22_n_0\
    );
\rhd_data_out[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(6),
      I1 => result_DDR_E2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_E2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_E1(6),
      O => \rhd_data_out[6]_i_23_n_0\
    );
\rhd_data_out[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(6),
      I1 => result_DDR_F2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_F2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_F1(6),
      O => \rhd_data_out[6]_i_24_n_0\
    );
\rhd_data_out[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(6),
      I1 => result_DDR_C2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_C2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_C1(6),
      O => \rhd_data_out[6]_i_25_n_0\
    );
\rhd_data_out[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(6),
      I1 => result_DDR_D2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_D2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_D1(6),
      O => \rhd_data_out[6]_i_26_n_0\
    );
\rhd_data_out[6]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(6),
      I1 => result_DDR_A2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_A2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_A1(6),
      O => \rhd_data_out[6]_i_27_n_0\
    );
\rhd_data_out[6]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(6),
      I1 => result_DDR_B2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_B2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_B1(6),
      O => \rhd_data_out[6]_i_28_n_0\
    );
\rhd_data_out[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[6]_i_7_n_0\,
      I1 => \rhd_data_out_reg[6]_i_8_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[6]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \rhd_data_out_reg[6]_i_10_n_0\,
      O => \rhd_data_out[6]_i_3_n_0\
    );
\rhd_data_out[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[6]_i_11_n_0\,
      I1 => \rhd_data_out_reg[6]_i_12_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[6]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \rhd_data_out[6]_i_14_n_0\,
      O => \rhd_data_out[6]_i_4_n_0\
    );
\rhd_data_out[6]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(6),
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => result_P2(6),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => result_DDR_P1(6),
      O => \rhd_data_out[6]_i_5_n_0\
    );
\rhd_data_out[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(6),
      I1 => result_DDR_O2(6),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_O2(6),
      I4 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I5 => result_DDR_O1(6),
      O => \rhd_data_out[6]_i_6_n_0\
    );
\rhd_data_out[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[7]_i_2_n_0\,
      I1 => main_state(6),
      I2 => \rhd_data_out[7]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[7]_i_4_n_0\,
      O => rhd_data_out(7)
    );
\rhd_data_out[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BC80CC00"
    )
        port map (
      I0 => \result_A1_reg_n_0_[7]\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__12_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \rhd_data_out[11]_i_29_n_0\,
      I4 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      O => \rhd_data_out[7]_i_14_n_0\
    );
\rhd_data_out[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(7),
      I1 => result_DDR_M2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_M2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_M1(7),
      O => \rhd_data_out[7]_i_15_n_0\
    );
\rhd_data_out[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(7),
      I1 => result_DDR_N2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_N2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_N1(7),
      O => \rhd_data_out[7]_i_16_n_0\
    );
\rhd_data_out[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(7),
      I1 => result_DDR_K2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_K2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_K1(7),
      O => \rhd_data_out[7]_i_17_n_0\
    );
\rhd_data_out[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(7),
      I1 => result_DDR_L2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_L2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_L1(7),
      O => \rhd_data_out[7]_i_18_n_0\
    );
\rhd_data_out[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(7),
      I1 => result_DDR_I2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_I2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_I1(7),
      O => \rhd_data_out[7]_i_19_n_0\
    );
\rhd_data_out[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I1 => \rhd_data_out[7]_i_5_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__12_n_0\,
      I3 => \rhd_data_out[7]_i_6_n_0\,
      I4 => main_state(4),
      O => \rhd_data_out[7]_i_2_n_0\
    );
\rhd_data_out[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(7),
      I1 => result_DDR_J2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_J2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_J1(7),
      O => \rhd_data_out[7]_i_20_n_0\
    );
\rhd_data_out[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(7),
      I1 => result_DDR_G2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_G2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_G1(7),
      O => \rhd_data_out[7]_i_21_n_0\
    );
\rhd_data_out[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(7),
      I1 => result_DDR_H2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_H2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_H1(7),
      O => \rhd_data_out[7]_i_22_n_0\
    );
\rhd_data_out[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(7),
      I1 => result_DDR_E2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_E2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_E1(7),
      O => \rhd_data_out[7]_i_23_n_0\
    );
\rhd_data_out[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(7),
      I1 => result_DDR_F2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_F2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_F1(7),
      O => \rhd_data_out[7]_i_24_n_0\
    );
\rhd_data_out[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(7),
      I1 => result_DDR_C2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_C2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_C1(7),
      O => \rhd_data_out[7]_i_25_n_0\
    );
\rhd_data_out[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(7),
      I1 => result_DDR_D2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_D2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_D1(7),
      O => \rhd_data_out[7]_i_26_n_0\
    );
\rhd_data_out[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(7),
      I1 => result_DDR_A2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_A2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_A1(7),
      O => \rhd_data_out[7]_i_27_n_0\
    );
\rhd_data_out[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(7),
      I1 => result_DDR_B2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_B2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_B1(7),
      O => \rhd_data_out[7]_i_28_n_0\
    );
\rhd_data_out[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[7]_i_7_n_0\,
      I1 => \rhd_data_out_reg[7]_i_8_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[7]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \rhd_data_out_reg[7]_i_10_n_0\,
      O => \rhd_data_out[7]_i_3_n_0\
    );
\rhd_data_out[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[7]_i_11_n_0\,
      I1 => \rhd_data_out_reg[7]_i_12_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[7]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \rhd_data_out[7]_i_14_n_0\,
      O => \rhd_data_out[7]_i_4_n_0\
    );
\rhd_data_out[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(7),
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => result_P2(7),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => result_DDR_P1(7),
      O => \rhd_data_out[7]_i_5_n_0\
    );
\rhd_data_out[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(7),
      I1 => result_DDR_O2(7),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_O2(7),
      I4 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I5 => result_DDR_O1(7),
      O => \rhd_data_out[7]_i_6_n_0\
    );
\rhd_data_out[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[8]_i_2_n_0\,
      I1 => main_state(6),
      I2 => \rhd_data_out[8]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[8]_i_4_n_0\,
      O => rhd_data_out(8)
    );
\rhd_data_out[8]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \result_A1_reg_n_0_[8]\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      O => \rhd_data_out[8]_i_14_n_0\
    );
\rhd_data_out[8]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(8),
      I1 => result_DDR_M2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_M2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_M1(8),
      O => \rhd_data_out[8]_i_15_n_0\
    );
\rhd_data_out[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(8),
      I1 => result_DDR_N2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_N2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_N1(8),
      O => \rhd_data_out[8]_i_16_n_0\
    );
\rhd_data_out[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(8),
      I1 => result_DDR_K2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_K2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_K1(8),
      O => \rhd_data_out[8]_i_17_n_0\
    );
\rhd_data_out[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(8),
      I1 => result_DDR_L2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_L2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_L1(8),
      O => \rhd_data_out[8]_i_18_n_0\
    );
\rhd_data_out[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(8),
      I1 => result_DDR_I2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_I2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_I1(8),
      O => \rhd_data_out[8]_i_19_n_0\
    );
\rhd_data_out[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I1 => \rhd_data_out[8]_i_5_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__12_n_0\,
      I3 => \rhd_data_out[8]_i_6_n_0\,
      I4 => main_state(4),
      O => \rhd_data_out[8]_i_2_n_0\
    );
\rhd_data_out[8]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(8),
      I1 => result_DDR_J2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_J2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_J1(8),
      O => \rhd_data_out[8]_i_20_n_0\
    );
\rhd_data_out[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(8),
      I1 => result_DDR_G2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_G2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_G1(8),
      O => \rhd_data_out[8]_i_21_n_0\
    );
\rhd_data_out[8]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(8),
      I1 => result_DDR_H2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_H2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_H1(8),
      O => \rhd_data_out[8]_i_22_n_0\
    );
\rhd_data_out[8]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(8),
      I1 => result_DDR_E2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_E2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_E1(8),
      O => \rhd_data_out[8]_i_23_n_0\
    );
\rhd_data_out[8]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(8),
      I1 => result_DDR_F2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_F2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_F1(8),
      O => \rhd_data_out[8]_i_24_n_0\
    );
\rhd_data_out[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(8),
      I1 => result_DDR_C2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_C2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_C1(8),
      O => \rhd_data_out[8]_i_25_n_0\
    );
\rhd_data_out[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(8),
      I1 => result_DDR_D2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_D2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_D1(8),
      O => \rhd_data_out[8]_i_26_n_0\
    );
\rhd_data_out[8]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(8),
      I1 => result_DDR_A2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_A2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_A1(8),
      O => \rhd_data_out[8]_i_27_n_0\
    );
\rhd_data_out[8]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(8),
      I1 => result_DDR_B2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_B2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_B1(8),
      O => \rhd_data_out[8]_i_28_n_0\
    );
\rhd_data_out[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[8]_i_7_n_0\,
      I1 => \rhd_data_out_reg[8]_i_8_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[8]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \rhd_data_out_reg[8]_i_10_n_0\,
      O => \rhd_data_out[8]_i_3_n_0\
    );
\rhd_data_out[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[8]_i_11_n_0\,
      I1 => \rhd_data_out_reg[8]_i_12_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[8]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \rhd_data_out[8]_i_14_n_0\,
      O => \rhd_data_out[8]_i_4_n_0\
    );
\rhd_data_out[8]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(8),
      I1 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I2 => result_P2(8),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => result_DDR_P1(8),
      O => \rhd_data_out[8]_i_5_n_0\
    );
\rhd_data_out[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(8),
      I1 => result_DDR_O2(8),
      I2 => \FSM_sequential_main_state_reg[1]_rep__20_n_0\,
      I3 => result_O2(8),
      I4 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I5 => result_DDR_O1(8),
      O => \rhd_data_out[8]_i_6_n_0\
    );
\rhd_data_out[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \rhd_data_out[9]_i_2_n_0\,
      I1 => main_state(6),
      I2 => \rhd_data_out[9]_i_3_n_0\,
      I3 => main_state(5),
      I4 => \rhd_data_out[9]_i_4_n_0\,
      O => rhd_data_out(9)
    );
\rhd_data_out[9]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[2]_rep__12_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I2 => \result_A1_reg_n_0_[9]\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      O => \rhd_data_out[9]_i_14_n_0\
    );
\rhd_data_out[9]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_N1(9),
      I1 => result_DDR_M2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_M2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_M1(9),
      O => \rhd_data_out[9]_i_15_n_0\
    );
\rhd_data_out[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_O1(9),
      I1 => result_DDR_N2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_N2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_N1(9),
      O => \rhd_data_out[9]_i_16_n_0\
    );
\rhd_data_out[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_L1(9),
      I1 => result_DDR_K2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_K2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_K1(9),
      O => \rhd_data_out[9]_i_17_n_0\
    );
\rhd_data_out[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_M1(9),
      I1 => result_DDR_L2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_L2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_L1(9),
      O => \rhd_data_out[9]_i_18_n_0\
    );
\rhd_data_out[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_J1(9),
      I1 => result_DDR_I2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_I2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_I1(9),
      O => \rhd_data_out[9]_i_19_n_0\
    );
\rhd_data_out[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I1 => \rhd_data_out[9]_i_5_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__12_n_0\,
      I3 => \rhd_data_out[9]_i_6_n_0\,
      I4 => main_state(4),
      O => \rhd_data_out[9]_i_2_n_0\
    );
\rhd_data_out[9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_K1(9),
      I1 => result_DDR_J2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_J2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_J1(9),
      O => \rhd_data_out[9]_i_20_n_0\
    );
\rhd_data_out[9]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_H1(9),
      I1 => result_DDR_G2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_G2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_G1(9),
      O => \rhd_data_out[9]_i_21_n_0\
    );
\rhd_data_out[9]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_I1(9),
      I1 => result_DDR_H2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_H2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_H1(9),
      O => \rhd_data_out[9]_i_22_n_0\
    );
\rhd_data_out[9]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_F1(9),
      I1 => result_DDR_E2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_E2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_E1(9),
      O => \rhd_data_out[9]_i_23_n_0\
    );
\rhd_data_out[9]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_G1(9),
      I1 => result_DDR_F2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_F2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_F1(9),
      O => \rhd_data_out[9]_i_24_n_0\
    );
\rhd_data_out[9]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_D1(9),
      I1 => result_DDR_C2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_C2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_C1(9),
      O => \rhd_data_out[9]_i_25_n_0\
    );
\rhd_data_out[9]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_E1(9),
      I1 => result_DDR_D2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_D2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_D1(9),
      O => \rhd_data_out[9]_i_26_n_0\
    );
\rhd_data_out[9]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_B1(9),
      I1 => result_DDR_A2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_A2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_A1(9),
      O => \rhd_data_out[9]_i_27_n_0\
    );
\rhd_data_out[9]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_C1(9),
      I1 => result_DDR_B2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_B2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__11_n_0\,
      I5 => result_DDR_B1(9),
      O => \rhd_data_out[9]_i_28_n_0\
    );
\rhd_data_out[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[9]_i_7_n_0\,
      I1 => \rhd_data_out_reg[9]_i_8_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[9]_i_9_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \rhd_data_out_reg[9]_i_10_n_0\,
      O => \rhd_data_out[9]_i_3_n_0\
    );
\rhd_data_out[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \rhd_data_out_reg[9]_i_11_n_0\,
      I1 => \rhd_data_out_reg[9]_i_12_n_0\,
      I2 => main_state(4),
      I3 => \rhd_data_out_reg[9]_i_13_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => \rhd_data_out[9]_i_14_n_0\,
      O => \rhd_data_out[9]_i_4_n_0\
    );
\rhd_data_out[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => result_DDR_P2(9),
      I1 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I2 => result_P2(9),
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => result_DDR_P1(9),
      O => \rhd_data_out[9]_i_5_n_0\
    );
\rhd_data_out[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => result_P1(9),
      I1 => result_DDR_O2(9),
      I2 => \FSM_sequential_main_state_reg[1]_rep__21_n_0\,
      I3 => result_O2(9),
      I4 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I5 => result_DDR_O1(9),
      O => \rhd_data_out[9]_i_6_n_0\
    );
\rhd_data_out_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(0),
      Q => \rhd_data_out_reg_n_0_[0]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[0]_i_21_n_0\,
      I1 => \rhd_data_out[0]_i_22_n_0\,
      O => \rhd_data_out_reg[0]_i_10_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[0]_i_23_n_0\,
      I1 => \rhd_data_out[0]_i_24_n_0\,
      O => \rhd_data_out_reg[0]_i_11_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[0]_i_25_n_0\,
      I1 => \rhd_data_out[0]_i_26_n_0\,
      O => \rhd_data_out_reg[0]_i_12_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[0]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[0]_i_27_n_0\,
      I1 => \rhd_data_out[0]_i_28_n_0\,
      O => \rhd_data_out_reg[0]_i_13_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[0]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[0]_i_15_n_0\,
      I1 => \rhd_data_out[0]_i_16_n_0\,
      O => \rhd_data_out_reg[0]_i_7_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[0]_i_17_n_0\,
      I1 => \rhd_data_out[0]_i_18_n_0\,
      O => \rhd_data_out_reg[0]_i_8_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[0]_i_19_n_0\,
      I1 => \rhd_data_out[0]_i_20_n_0\,
      O => \rhd_data_out_reg[0]_i_9_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(10),
      Q => \rhd_data_out_reg_n_0_[10]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[10]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[10]_i_21_n_0\,
      I1 => \rhd_data_out[10]_i_22_n_0\,
      O => \rhd_data_out_reg[10]_i_10_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[10]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[10]_i_23_n_0\,
      I1 => \rhd_data_out[10]_i_24_n_0\,
      O => \rhd_data_out_reg[10]_i_11_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[10]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[10]_i_25_n_0\,
      I1 => \rhd_data_out[10]_i_26_n_0\,
      O => \rhd_data_out_reg[10]_i_12_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[10]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[10]_i_27_n_0\,
      I1 => \rhd_data_out[10]_i_28_n_0\,
      O => \rhd_data_out_reg[10]_i_13_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[10]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[10]_i_15_n_0\,
      I1 => \rhd_data_out[10]_i_16_n_0\,
      O => \rhd_data_out_reg[10]_i_7_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[10]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[10]_i_17_n_0\,
      I1 => \rhd_data_out[10]_i_18_n_0\,
      O => \rhd_data_out_reg[10]_i_8_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[10]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[10]_i_19_n_0\,
      I1 => \rhd_data_out[10]_i_20_n_0\,
      O => \rhd_data_out_reg[10]_i_9_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(11),
      Q => \rhd_data_out_reg_n_0_[11]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[11]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[11]_i_21_n_0\,
      I1 => \rhd_data_out[11]_i_22_n_0\,
      O => \rhd_data_out_reg[11]_i_10_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[11]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[11]_i_23_n_0\,
      I1 => \rhd_data_out[11]_i_24_n_0\,
      O => \rhd_data_out_reg[11]_i_11_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[11]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[11]_i_25_n_0\,
      I1 => \rhd_data_out[11]_i_26_n_0\,
      O => \rhd_data_out_reg[11]_i_12_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[11]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[11]_i_27_n_0\,
      I1 => \rhd_data_out[11]_i_28_n_0\,
      O => \rhd_data_out_reg[11]_i_13_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[11]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[11]_i_15_n_0\,
      I1 => \rhd_data_out[11]_i_16_n_0\,
      O => \rhd_data_out_reg[11]_i_7_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[11]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[11]_i_17_n_0\,
      I1 => \rhd_data_out[11]_i_18_n_0\,
      O => \rhd_data_out_reg[11]_i_8_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[11]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[11]_i_19_n_0\,
      I1 => \rhd_data_out[11]_i_20_n_0\,
      O => \rhd_data_out_reg[11]_i_9_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(12),
      Q => \rhd_data_out_reg_n_0_[12]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[12]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[12]_i_21_n_0\,
      I1 => \rhd_data_out[12]_i_22_n_0\,
      O => \rhd_data_out_reg[12]_i_10_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[12]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[12]_i_23_n_0\,
      I1 => \rhd_data_out[12]_i_24_n_0\,
      O => \rhd_data_out_reg[12]_i_11_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[12]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[12]_i_25_n_0\,
      I1 => \rhd_data_out[12]_i_26_n_0\,
      O => \rhd_data_out_reg[12]_i_12_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[12]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[12]_i_27_n_0\,
      I1 => \rhd_data_out[12]_i_28_n_0\,
      O => \rhd_data_out_reg[12]_i_13_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[12]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[12]_i_15_n_0\,
      I1 => \rhd_data_out[12]_i_16_n_0\,
      O => \rhd_data_out_reg[12]_i_7_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[12]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[12]_i_17_n_0\,
      I1 => \rhd_data_out[12]_i_18_n_0\,
      O => \rhd_data_out_reg[12]_i_8_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[12]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[12]_i_19_n_0\,
      I1 => \rhd_data_out[12]_i_20_n_0\,
      O => \rhd_data_out_reg[12]_i_9_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(13),
      Q => \rhd_data_out_reg_n_0_[13]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[13]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[13]_i_21_n_0\,
      I1 => \rhd_data_out[13]_i_22_n_0\,
      O => \rhd_data_out_reg[13]_i_10_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[13]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[13]_i_23_n_0\,
      I1 => \rhd_data_out[13]_i_24_n_0\,
      O => \rhd_data_out_reg[13]_i_11_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[13]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[13]_i_25_n_0\,
      I1 => \rhd_data_out[13]_i_26_n_0\,
      O => \rhd_data_out_reg[13]_i_12_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[13]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[13]_i_27_n_0\,
      I1 => \rhd_data_out[13]_i_28_n_0\,
      O => \rhd_data_out_reg[13]_i_13_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[13]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[13]_i_15_n_0\,
      I1 => \rhd_data_out[13]_i_16_n_0\,
      O => \rhd_data_out_reg[13]_i_7_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[13]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[13]_i_17_n_0\,
      I1 => \rhd_data_out[13]_i_18_n_0\,
      O => \rhd_data_out_reg[13]_i_8_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[13]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[13]_i_19_n_0\,
      I1 => \rhd_data_out[13]_i_20_n_0\,
      O => \rhd_data_out_reg[13]_i_9_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(14),
      Q => \rhd_data_out_reg_n_0_[14]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[14]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[14]_i_21_n_0\,
      I1 => \rhd_data_out[14]_i_22_n_0\,
      O => \rhd_data_out_reg[14]_i_10_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__11_n_0\
    );
\rhd_data_out_reg[14]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[14]_i_23_n_0\,
      I1 => \rhd_data_out[14]_i_24_n_0\,
      O => \rhd_data_out_reg[14]_i_11_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__11_n_0\
    );
\rhd_data_out_reg[14]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[14]_i_25_n_0\,
      I1 => \rhd_data_out[14]_i_26_n_0\,
      O => \rhd_data_out_reg[14]_i_12_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__11_n_0\
    );
\rhd_data_out_reg[14]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[14]_i_27_n_0\,
      I1 => \rhd_data_out[14]_i_28_n_0\,
      O => \rhd_data_out_reg[14]_i_13_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__11_n_0\
    );
\rhd_data_out_reg[14]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[14]_i_15_n_0\,
      I1 => \rhd_data_out[14]_i_16_n_0\,
      O => \rhd_data_out_reg[14]_i_7_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__11_n_0\
    );
\rhd_data_out_reg[14]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[14]_i_17_n_0\,
      I1 => \rhd_data_out[14]_i_18_n_0\,
      O => \rhd_data_out_reg[14]_i_8_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__11_n_0\
    );
\rhd_data_out_reg[14]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[14]_i_19_n_0\,
      I1 => \rhd_data_out[14]_i_20_n_0\,
      O => \rhd_data_out_reg[14]_i_9_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__11_n_0\
    );
\rhd_data_out_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(15),
      Q => \rhd_data_out_reg_n_0_[15]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[15]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[15]_i_21_n_0\,
      I1 => \rhd_data_out[15]_i_22_n_0\,
      O => \rhd_data_out_reg[15]_i_10_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__11_n_0\
    );
\rhd_data_out_reg[15]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[15]_i_23_n_0\,
      I1 => \rhd_data_out[15]_i_24_n_0\,
      O => \rhd_data_out_reg[15]_i_11_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__11_n_0\
    );
\rhd_data_out_reg[15]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[15]_i_25_n_0\,
      I1 => \rhd_data_out[15]_i_26_n_0\,
      O => \rhd_data_out_reg[15]_i_12_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__11_n_0\
    );
\rhd_data_out_reg[15]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[15]_i_27_n_0\,
      I1 => \rhd_data_out[15]_i_28_n_0\,
      O => \rhd_data_out_reg[15]_i_13_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__11_n_0\
    );
\rhd_data_out_reg[15]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[15]_i_15_n_0\,
      I1 => \rhd_data_out[15]_i_16_n_0\,
      O => \rhd_data_out_reg[15]_i_7_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__11_n_0\
    );
\rhd_data_out_reg[15]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[15]_i_17_n_0\,
      I1 => \rhd_data_out[15]_i_18_n_0\,
      O => \rhd_data_out_reg[15]_i_8_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__11_n_0\
    );
\rhd_data_out_reg[15]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[15]_i_19_n_0\,
      I1 => \rhd_data_out[15]_i_20_n_0\,
      O => \rhd_data_out_reg[15]_i_9_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__11_n_0\
    );
\rhd_data_out_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(1),
      Q => \rhd_data_out_reg_n_0_[1]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[1]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[1]_i_21_n_0\,
      I1 => \rhd_data_out[1]_i_22_n_0\,
      O => \rhd_data_out_reg[1]_i_10_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[1]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[1]_i_23_n_0\,
      I1 => \rhd_data_out[1]_i_24_n_0\,
      O => \rhd_data_out_reg[1]_i_11_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[1]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[1]_i_25_n_0\,
      I1 => \rhd_data_out[1]_i_26_n_0\,
      O => \rhd_data_out_reg[1]_i_12_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[1]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[1]_i_27_n_0\,
      I1 => \rhd_data_out[1]_i_28_n_0\,
      O => \rhd_data_out_reg[1]_i_13_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[1]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[1]_i_15_n_0\,
      I1 => \rhd_data_out[1]_i_16_n_0\,
      O => \rhd_data_out_reg[1]_i_7_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[1]_i_17_n_0\,
      I1 => \rhd_data_out[1]_i_18_n_0\,
      O => \rhd_data_out_reg[1]_i_8_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[1]_i_19_n_0\,
      I1 => \rhd_data_out[1]_i_20_n_0\,
      O => \rhd_data_out_reg[1]_i_9_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(2),
      Q => \rhd_data_out_reg_n_0_[2]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[2]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[2]_i_21_n_0\,
      I1 => \rhd_data_out[2]_i_22_n_0\,
      O => \rhd_data_out_reg[2]_i_10_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[2]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[2]_i_23_n_0\,
      I1 => \rhd_data_out[2]_i_24_n_0\,
      O => \rhd_data_out_reg[2]_i_11_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__11_n_0\
    );
\rhd_data_out_reg[2]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[2]_i_25_n_0\,
      I1 => \rhd_data_out[2]_i_26_n_0\,
      O => \rhd_data_out_reg[2]_i_12_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__11_n_0\
    );
\rhd_data_out_reg[2]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[2]_i_27_n_0\,
      I1 => \rhd_data_out[2]_i_28_n_0\,
      O => \rhd_data_out_reg[2]_i_13_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__11_n_0\
    );
\rhd_data_out_reg[2]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[2]_i_15_n_0\,
      I1 => \rhd_data_out[2]_i_16_n_0\,
      O => \rhd_data_out_reg[2]_i_7_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[2]_i_17_n_0\,
      I1 => \rhd_data_out[2]_i_18_n_0\,
      O => \rhd_data_out_reg[2]_i_8_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[2]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[2]_i_19_n_0\,
      I1 => \rhd_data_out[2]_i_20_n_0\,
      O => \rhd_data_out_reg[2]_i_9_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(3),
      Q => \rhd_data_out_reg_n_0_[3]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[3]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[3]_i_21_n_0\,
      I1 => \rhd_data_out[3]_i_22_n_0\,
      O => \rhd_data_out_reg[3]_i_10_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[3]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[3]_i_23_n_0\,
      I1 => \rhd_data_out[3]_i_24_n_0\,
      O => \rhd_data_out_reg[3]_i_11_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__11_n_0\
    );
\rhd_data_out_reg[3]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[3]_i_25_n_0\,
      I1 => \rhd_data_out[3]_i_26_n_0\,
      O => \rhd_data_out_reg[3]_i_12_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__11_n_0\
    );
\rhd_data_out_reg[3]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[3]_i_27_n_0\,
      I1 => \rhd_data_out[3]_i_28_n_0\,
      O => \rhd_data_out_reg[3]_i_13_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__11_n_0\
    );
\rhd_data_out_reg[3]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[3]_i_15_n_0\,
      I1 => \rhd_data_out[3]_i_16_n_0\,
      O => \rhd_data_out_reg[3]_i_7_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[3]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[3]_i_17_n_0\,
      I1 => \rhd_data_out[3]_i_18_n_0\,
      O => \rhd_data_out_reg[3]_i_8_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[3]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[3]_i_19_n_0\,
      I1 => \rhd_data_out[3]_i_20_n_0\,
      O => \rhd_data_out_reg[3]_i_9_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(4),
      Q => \rhd_data_out_reg_n_0_[4]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[4]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[4]_i_21_n_0\,
      I1 => \rhd_data_out[4]_i_22_n_0\,
      O => \rhd_data_out_reg[4]_i_10_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[4]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[4]_i_23_n_0\,
      I1 => \rhd_data_out[4]_i_24_n_0\,
      O => \rhd_data_out_reg[4]_i_11_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[4]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[4]_i_25_n_0\,
      I1 => \rhd_data_out[4]_i_26_n_0\,
      O => \rhd_data_out_reg[4]_i_12_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[4]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[4]_i_27_n_0\,
      I1 => \rhd_data_out[4]_i_28_n_0\,
      O => \rhd_data_out_reg[4]_i_13_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[4]_i_15_n_0\,
      I1 => \rhd_data_out[4]_i_16_n_0\,
      O => \rhd_data_out_reg[4]_i_7_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[4]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[4]_i_17_n_0\,
      I1 => \rhd_data_out[4]_i_18_n_0\,
      O => \rhd_data_out_reg[4]_i_8_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[4]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[4]_i_19_n_0\,
      I1 => \rhd_data_out[4]_i_20_n_0\,
      O => \rhd_data_out_reg[4]_i_9_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(5),
      Q => \rhd_data_out_reg_n_0_[5]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[5]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[5]_i_21_n_0\,
      I1 => \rhd_data_out[5]_i_22_n_0\,
      O => \rhd_data_out_reg[5]_i_10_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[5]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[5]_i_23_n_0\,
      I1 => \rhd_data_out[5]_i_24_n_0\,
      O => \rhd_data_out_reg[5]_i_11_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[5]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[5]_i_25_n_0\,
      I1 => \rhd_data_out[5]_i_26_n_0\,
      O => \rhd_data_out_reg[5]_i_12_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[5]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[5]_i_27_n_0\,
      I1 => \rhd_data_out[5]_i_28_n_0\,
      O => \rhd_data_out_reg[5]_i_13_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[5]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[5]_i_15_n_0\,
      I1 => \rhd_data_out[5]_i_16_n_0\,
      O => \rhd_data_out_reg[5]_i_7_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[5]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[5]_i_17_n_0\,
      I1 => \rhd_data_out[5]_i_18_n_0\,
      O => \rhd_data_out_reg[5]_i_8_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[5]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[5]_i_19_n_0\,
      I1 => \rhd_data_out[5]_i_20_n_0\,
      O => \rhd_data_out_reg[5]_i_9_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(6),
      Q => \rhd_data_out_reg_n_0_[6]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[6]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[6]_i_21_n_0\,
      I1 => \rhd_data_out[6]_i_22_n_0\,
      O => \rhd_data_out_reg[6]_i_10_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[6]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[6]_i_23_n_0\,
      I1 => \rhd_data_out[6]_i_24_n_0\,
      O => \rhd_data_out_reg[6]_i_11_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[6]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[6]_i_25_n_0\,
      I1 => \rhd_data_out[6]_i_26_n_0\,
      O => \rhd_data_out_reg[6]_i_12_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[6]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[6]_i_27_n_0\,
      I1 => \rhd_data_out[6]_i_28_n_0\,
      O => \rhd_data_out_reg[6]_i_13_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[6]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[6]_i_15_n_0\,
      I1 => \rhd_data_out[6]_i_16_n_0\,
      O => \rhd_data_out_reg[6]_i_7_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[6]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[6]_i_17_n_0\,
      I1 => \rhd_data_out[6]_i_18_n_0\,
      O => \rhd_data_out_reg[6]_i_8_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[6]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[6]_i_19_n_0\,
      I1 => \rhd_data_out[6]_i_20_n_0\,
      O => \rhd_data_out_reg[6]_i_9_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(7),
      Q => \rhd_data_out_reg_n_0_[7]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[7]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[7]_i_21_n_0\,
      I1 => \rhd_data_out[7]_i_22_n_0\,
      O => \rhd_data_out_reg[7]_i_10_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[7]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[7]_i_23_n_0\,
      I1 => \rhd_data_out[7]_i_24_n_0\,
      O => \rhd_data_out_reg[7]_i_11_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[7]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[7]_i_25_n_0\,
      I1 => \rhd_data_out[7]_i_26_n_0\,
      O => \rhd_data_out_reg[7]_i_12_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[7]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[7]_i_27_n_0\,
      I1 => \rhd_data_out[7]_i_28_n_0\,
      O => \rhd_data_out_reg[7]_i_13_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[7]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[7]_i_15_n_0\,
      I1 => \rhd_data_out[7]_i_16_n_0\,
      O => \rhd_data_out_reg[7]_i_7_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[7]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[7]_i_17_n_0\,
      I1 => \rhd_data_out[7]_i_18_n_0\,
      O => \rhd_data_out_reg[7]_i_8_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[7]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[7]_i_19_n_0\,
      I1 => \rhd_data_out[7]_i_20_n_0\,
      O => \rhd_data_out_reg[7]_i_9_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(8),
      Q => \rhd_data_out_reg_n_0_[8]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[8]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[8]_i_21_n_0\,
      I1 => \rhd_data_out[8]_i_22_n_0\,
      O => \rhd_data_out_reg[8]_i_10_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[8]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[8]_i_23_n_0\,
      I1 => \rhd_data_out[8]_i_24_n_0\,
      O => \rhd_data_out_reg[8]_i_11_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[8]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[8]_i_25_n_0\,
      I1 => \rhd_data_out[8]_i_26_n_0\,
      O => \rhd_data_out_reg[8]_i_12_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[8]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[8]_i_27_n_0\,
      I1 => \rhd_data_out[8]_i_28_n_0\,
      O => \rhd_data_out_reg[8]_i_13_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[8]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[8]_i_15_n_0\,
      I1 => \rhd_data_out[8]_i_16_n_0\,
      O => \rhd_data_out_reg[8]_i_7_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[8]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[8]_i_17_n_0\,
      I1 => \rhd_data_out[8]_i_18_n_0\,
      O => \rhd_data_out_reg[8]_i_8_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[8]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[8]_i_19_n_0\,
      I1 => \rhd_data_out[8]_i_20_n_0\,
      O => \rhd_data_out_reg[8]_i_9_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_data_out(9),
      Q => \rhd_data_out_reg_n_0_[9]\,
      R => \^s00_axi_aresetn_0\
    );
\rhd_data_out_reg[9]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[9]_i_21_n_0\,
      I1 => \rhd_data_out[9]_i_22_n_0\,
      O => \rhd_data_out_reg[9]_i_10_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[9]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[9]_i_23_n_0\,
      I1 => \rhd_data_out[9]_i_24_n_0\,
      O => \rhd_data_out_reg[9]_i_11_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[9]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[9]_i_25_n_0\,
      I1 => \rhd_data_out[9]_i_26_n_0\,
      O => \rhd_data_out_reg[9]_i_12_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[9]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[9]_i_27_n_0\,
      I1 => \rhd_data_out[9]_i_28_n_0\,
      O => \rhd_data_out_reg[9]_i_13_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[9]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[9]_i_15_n_0\,
      I1 => \rhd_data_out[9]_i_16_n_0\,
      O => \rhd_data_out_reg[9]_i_7_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[9]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[9]_i_17_n_0\,
      I1 => \rhd_data_out[9]_i_18_n_0\,
      O => \rhd_data_out_reg[9]_i_8_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
\rhd_data_out_reg[9]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rhd_data_out[9]_i_19_n_0\,
      I1 => \rhd_data_out[9]_i_20_n_0\,
      O => \rhd_data_out_reg[9]_i_9_n_0\,
      S => \FSM_sequential_main_state_reg[2]_rep__12_n_0\
    );
rhd_valid_out_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF5400"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => rhd_valid_out_i_4_n_0,
      I2 => main_state(6),
      I3 => rhd_valid_out_i_5_n_0,
      I4 => rhd_valid_out_i_6_n_0,
      O => rhd_valid_out_i_2_n_0
    );
rhd_valid_out_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EF40"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => rhd_valid_out_i_7_n_0,
      I2 => rhd_valid_out_i_5_n_0,
      I3 => rhd_valid_out_i_8_n_0,
      O => rhd_valid_out_i_3_n_0
    );
rhd_valid_out_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFA"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I1 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I2 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I3 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I4 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      O => rhd_valid_out_i_4_n_0
    );
rhd_valid_out_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => channel(5),
      I1 => channel(4),
      I2 => channel(2),
      I3 => channel(3),
      I4 => channel(1),
      I5 => \^channel_reg[0]_0\(0),
      O => rhd_valid_out_i_5_n_0
    );
rhd_valid_out_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFEAAA"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => rhd_valid_out_i_9_n_0,
      O => rhd_valid_out_i_6_n_0
    );
rhd_valid_out_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003323322"
    )
        port map (
      I0 => rhd_valid_out_i_9_n_0,
      I1 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I2 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I3 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I4 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I5 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      O => rhd_valid_out_i_7_n_0
    );
rhd_valid_out_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000155500000000"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I1 => \FSM_sequential_main_state_reg[2]_rep__7_n_0\,
      I2 => \FSM_sequential_main_state_reg[0]_rep__15_n_0\,
      I3 => \FSM_sequential_main_state_reg[1]_rep__23_n_0\,
      I4 => \FSM_sequential_main_state_reg[3]_rep__9_n_0\,
      I5 => rhd_valid_out_i_9_n_0,
      O => rhd_valid_out_i_8_n_0
    );
rhd_valid_out_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => main_state(6),
      O => rhd_valid_out_i_9_n_0
    );
rhd_valid_out_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => rhd_valid_out,
      Q => rhd_valid_out_reg_n_0,
      R => \^s00_axi_aresetn_0\
    );
rhd_valid_out_reg_i_1: unisim.vcomponents.MUXF7
     port map (
      I0 => rhd_valid_out_i_2_n_0,
      I1 => rhd_valid_out_i_3_n_0,
      O => rhd_valid_out,
      S => main_state(6)
    );
\timestamp[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => flag_lastBatch,
      I1 => \timestamp__0\(0),
      I2 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      O => timestamp(0)
    );
\timestamp[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => \timestamp__0\(10),
      I1 => \timestamp[10]_i_2_n_0\,
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      O => timestamp(10)
    );
\timestamp[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \timestamp__0\(9),
      I1 => \timestamp__0\(7),
      I2 => \timestamp[8]_i_2_n_0\,
      I3 => \timestamp__0\(6),
      I4 => \timestamp__0\(8),
      O => \timestamp[10]_i_2_n_0\
    );
\timestamp[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => \timestamp__0\(11),
      I1 => \timestamp[13]_i_2_n_0\,
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      O => timestamp(11)
    );
\timestamp[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A0000"
    )
        port map (
      I0 => \timestamp__0\(12),
      I1 => \timestamp__0\(11),
      I2 => \timestamp[13]_i_2_n_0\,
      I3 => flag_lastBatch,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      O => timestamp(12)
    );
\timestamp[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006AAA00000000"
    )
        port map (
      I0 => \timestamp__0\(13),
      I1 => \timestamp__0\(12),
      I2 => \timestamp[13]_i_2_n_0\,
      I3 => \timestamp__0\(11),
      I4 => flag_lastBatch,
      I5 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      O => timestamp(13)
    );
\timestamp[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \timestamp__0\(10),
      I1 => \timestamp__0\(8),
      I2 => \timestamp__0\(6),
      I3 => \timestamp[8]_i_2_n_0\,
      I4 => \timestamp__0\(7),
      I5 => \timestamp__0\(9),
      O => \timestamp[13]_i_2_n_0\
    );
\timestamp[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timestamp[14]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      O => timestamp(14)
    );
\timestamp[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
        port map (
      I0 => \timestamp__0\(14),
      I1 => \timestamp__0\(13),
      I2 => \timestamp__0\(11),
      I3 => \timestamp[13]_i_2_n_0\,
      I4 => \timestamp__0\(12),
      I5 => flag_lastBatch,
      O => \timestamp[14]_i_2_n_0\
    );
\timestamp[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF040004"
    )
        port map (
      I0 => \FSM_sequential_main_state_reg[5]_rep_n_0\,
      I1 => \FSM_sequential_main_state[6]_i_3_n_0\,
      I2 => \FSM_sequential_main_state_reg[4]_rep__3_n_0\,
      I3 => \timestamp[15]_i_3_n_0\,
      I4 => CS_b_i_3_n_0,
      I5 => main_state(6),
      O => \timestamp[15]_i_1_n_0\
    );
\timestamp[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A0000"
    )
        port map (
      I0 => \timestamp__0\(15),
      I1 => \timestamp__0\(14),
      I2 => \timestamp[15]_i_4_n_0\,
      I3 => flag_lastBatch,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      O => timestamp(15)
    );
\timestamp[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => channel(4),
      I1 => channel(3),
      I2 => channel(5),
      I3 => \^channel_reg[0]_0\(0),
      I4 => channel(1),
      I5 => channel(2),
      O => \timestamp[15]_i_3_n_0\
    );
\timestamp[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \timestamp__0\(13),
      I1 => \timestamp__0\(11),
      I2 => \timestamp[13]_i_2_n_0\,
      I3 => \timestamp__0\(12),
      O => \timestamp[15]_i_4_n_0\
    );
\timestamp[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => \timestamp__0\(1),
      I1 => \timestamp__0\(0),
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      O => timestamp(1)
    );
\timestamp[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A0000"
    )
        port map (
      I0 => \timestamp__0\(2),
      I1 => \timestamp__0\(1),
      I2 => \timestamp__0\(0),
      I3 => flag_lastBatch,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      O => timestamp(2)
    );
\timestamp[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006AAA00000000"
    )
        port map (
      I0 => \timestamp__0\(3),
      I1 => \timestamp__0\(2),
      I2 => \timestamp__0\(0),
      I3 => \timestamp__0\(1),
      I4 => flag_lastBatch,
      I5 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      O => timestamp(3)
    );
\timestamp[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timestamp[4]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      O => timestamp(4)
    );
\timestamp[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
        port map (
      I0 => \timestamp__0\(4),
      I1 => \timestamp__0\(3),
      I2 => \timestamp__0\(1),
      I3 => \timestamp__0\(0),
      I4 => \timestamp__0\(2),
      I5 => flag_lastBatch,
      O => \timestamp[4]_i_2_n_0\
    );
\timestamp[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => \timestamp__0\(5),
      I1 => \timestamp[5]_i_2_n_0\,
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      O => timestamp(5)
    );
\timestamp[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \timestamp__0\(4),
      I1 => \timestamp__0\(2),
      I2 => \timestamp__0\(0),
      I3 => \timestamp__0\(1),
      I4 => \timestamp__0\(3),
      O => \timestamp[5]_i_2_n_0\
    );
\timestamp[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0600"
    )
        port map (
      I0 => \timestamp__0\(6),
      I1 => \timestamp[8]_i_2_n_0\,
      I2 => flag_lastBatch,
      I3 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      O => timestamp(6)
    );
\timestamp[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"006A0000"
    )
        port map (
      I0 => \timestamp__0\(7),
      I1 => \timestamp__0\(6),
      I2 => \timestamp[8]_i_2_n_0\,
      I3 => flag_lastBatch,
      I4 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      O => timestamp(7)
    );
\timestamp[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006AAA00000000"
    )
        port map (
      I0 => \timestamp__0\(8),
      I1 => \timestamp__0\(7),
      I2 => \timestamp[8]_i_2_n_0\,
      I3 => \timestamp__0\(6),
      I4 => flag_lastBatch,
      I5 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      O => timestamp(8)
    );
\timestamp[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \timestamp__0\(5),
      I1 => \timestamp__0\(3),
      I2 => \timestamp__0\(1),
      I3 => \timestamp__0\(0),
      I4 => \timestamp__0\(2),
      I5 => \timestamp__0\(4),
      O => \timestamp[8]_i_2_n_0\
    );
\timestamp[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \timestamp[9]_i_2_n_0\,
      I1 => \FSM_sequential_main_state_reg[0]_rep__10_n_0\,
      O => timestamp(9)
    );
\timestamp[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000006AAAAAAA"
    )
        port map (
      I0 => \timestamp__0\(9),
      I1 => \timestamp__0\(8),
      I2 => \timestamp__0\(6),
      I3 => \timestamp[8]_i_2_n_0\,
      I4 => \timestamp__0\(7),
      I5 => flag_lastBatch,
      O => \timestamp[9]_i_2_n_0\
    );
\timestamp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(0),
      Q => \timestamp__0\(0),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(10),
      Q => \timestamp__0\(10),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(11),
      Q => \timestamp__0\(11),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(12),
      Q => \timestamp__0\(12),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(13),
      Q => \timestamp__0\(13),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(14),
      Q => \timestamp__0\(14),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(15),
      Q => \timestamp__0\(15),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(1),
      Q => \timestamp__0\(1),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(2),
      Q => \timestamp__0\(2),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(3),
      Q => \timestamp__0\(3),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(4),
      Q => \timestamp__0\(4),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(5),
      Q => \timestamp__0\(5),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(6),
      Q => \timestamp__0\(6),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(7),
      Q => \timestamp__0\(7),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(8),
      Q => \timestamp__0\(8),
      R => \^s00_axi_aresetn_0\
    );
\timestamp_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \timestamp[15]_i_1_n_0\,
      D => timestamp(9),
      Q => \timestamp__0\(9),
      R => \^s00_axi_aresetn_0\
    );
\tlast_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \tlast_cnt_reg_n_0_[0]\,
      I1 => tlast_flag_bit,
      O => \tlast_cnt[0]_i_1_n_0\
    );
\tlast_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => \tlast_cnt_reg_n_0_[1]\,
      I1 => \tlast_cnt_reg_n_0_[0]\,
      I2 => tlast_flag_bit,
      O => \tlast_cnt[1]_i_1_n_0\
    );
\tlast_cnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => \tlast_cnt_reg_n_0_[2]\,
      I1 => \tlast_cnt_reg_n_0_[1]\,
      I2 => \tlast_cnt_reg_n_0_[0]\,
      I3 => tlast_flag_bit,
      O => \tlast_cnt[2]_i_1_n_0\
    );
\tlast_cnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006AAA"
    )
        port map (
      I0 => \tlast_cnt_reg_n_0_[3]\,
      I1 => \tlast_cnt_reg_n_0_[2]\,
      I2 => \tlast_cnt_reg_n_0_[0]\,
      I3 => \tlast_cnt_reg_n_0_[1]\,
      I4 => tlast_flag_bit,
      O => \tlast_cnt[3]_i_1_n_0\
    );
\tlast_cnt[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => tlast_flag_bit,
      I1 => valid_fifo_out,
      I2 => flag_lastchannel_250M,
      O => \tlast_cnt[4]_i_1_n_0\
    );
\tlast_cnt[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \tlast_cnt_reg_n_0_[3]\,
      I1 => \tlast_cnt_reg_n_0_[1]\,
      I2 => \tlast_cnt_reg_n_0_[0]\,
      I3 => \tlast_cnt_reg_n_0_[2]\,
      I4 => tlast_flag_bit,
      O => \tlast_cnt[4]_i_2_n_0\
    );
\tlast_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => \tlast_cnt[4]_i_1_n_0\,
      D => \tlast_cnt[0]_i_1_n_0\,
      Q => \tlast_cnt_reg_n_0_[0]\,
      R => clear
    );
\tlast_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => \tlast_cnt[4]_i_1_n_0\,
      D => \tlast_cnt[1]_i_1_n_0\,
      Q => \tlast_cnt_reg_n_0_[1]\,
      R => clear
    );
\tlast_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => \tlast_cnt[4]_i_1_n_0\,
      D => \tlast_cnt[2]_i_1_n_0\,
      Q => \tlast_cnt_reg_n_0_[2]\,
      R => clear
    );
\tlast_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => \tlast_cnt[4]_i_1_n_0\,
      D => \tlast_cnt[3]_i_1_n_0\,
      Q => \tlast_cnt_reg_n_0_[3]\,
      R => clear
    );
\tlast_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => M_AXIS_ACLK,
      CE => \tlast_cnt[4]_i_1_n_0\,
      D => \tlast_cnt[4]_i_2_n_0\,
      Q => tlast_flag_bit,
      R => clear
    );
xpm_cdc_1bit_inst_1: entity work.\recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__1\
     port map (
      dest_clk => M_AXIS_ACLK,
      dest_out(0) => \^fifo_rstn\,
      src_clk => s00_axi_aclk,
      src_in(0) => SPI_running_reg_n_0
    );
xpm_cdc_1bit_inst_2: entity work.\recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit__xdcDup__2\
     port map (
      dest_clk => M_AXIS_ACLK,
      dest_out(0) => flag_lastBatch_250M,
      src_clk => s00_axi_aclk,
      src_in(0) => flag_lastBatch
    );
xpm_cdc_1bit_inst_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => xpm_cdc_1bit_inst_2_i_2_n_0,
      I1 => xpm_cdc_1bit_inst_2_i_3_n_0,
      I2 => xpm_cdc_1bit_inst_2_i_4_n_0,
      I3 => xpm_cdc_1bit_inst_2_i_5_n_0,
      I4 => xpm_cdc_1bit_inst_2_i_6_n_0,
      I5 => xpm_cdc_1bit_inst_2_i_7_n_0,
      O => flag_lastBatch
    );
xpm_cdc_1bit_inst_2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \timestamp__0\(12),
      I1 => src_ff_reg(12),
      I2 => src_ff_reg(14),
      I3 => \timestamp__0\(14),
      I4 => src_ff_reg(13),
      I5 => \timestamp__0\(13),
      O => xpm_cdc_1bit_inst_2_i_2_n_0
    );
xpm_cdc_1bit_inst_2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \timestamp__0\(3),
      I1 => src_ff_reg(3),
      I2 => src_ff_reg(5),
      I3 => \timestamp__0\(5),
      I4 => src_ff_reg(4),
      I5 => \timestamp__0\(4),
      O => xpm_cdc_1bit_inst_2_i_3_n_0
    );
xpm_cdc_1bit_inst_2_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \timestamp__0\(0),
      I1 => src_ff_reg(0),
      I2 => src_ff_reg(2),
      I3 => \timestamp__0\(2),
      I4 => src_ff_reg(1),
      I5 => \timestamp__0\(1),
      O => xpm_cdc_1bit_inst_2_i_4_n_0
    );
xpm_cdc_1bit_inst_2_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \timestamp__0\(9),
      I1 => src_ff_reg(9),
      I2 => src_ff_reg(11),
      I3 => \timestamp__0\(11),
      I4 => src_ff_reg(10),
      I5 => \timestamp__0\(10),
      O => xpm_cdc_1bit_inst_2_i_5_n_0
    );
xpm_cdc_1bit_inst_2_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \timestamp__0\(6),
      I1 => src_ff_reg(6),
      I2 => src_ff_reg(8),
      I3 => \timestamp__0\(8),
      I4 => src_ff_reg(7),
      I5 => \timestamp__0\(7),
      O => xpm_cdc_1bit_inst_2_i_6_n_0
    );
xpm_cdc_1bit_inst_2_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => src_ff_reg(15),
      I1 => \timestamp__0\(15),
      O => xpm_cdc_1bit_inst_2_i_7_n_0
    );
xpm_cdc_5bit_inst_3: entity work.recording_inst_0_rhd_axi_0_0_xpm_cdc_1bit
     port map (
      dest_clk => M_AXIS_ACLK,
      dest_out(0) => flag_lastchannel_250M,
      src_clk => s00_axi_aclk,
      src_in(0) => flag_lastchannel
    );
xpm_cdc_5bit_inst_3_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => channel(4),
      I1 => channel(2),
      I2 => channel(3),
      I3 => \^channel_reg[0]_0\(0),
      I4 => channel(1),
      I5 => channel(5),
      O => flag_lastchannel
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_rhd_S00_AXI is
  port (
    FIFO_rstn : out STD_LOGIC;
    CS_b : out STD_LOGIC;
    SCLK : out STD_LOGIC;
    M_AXIS_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXIS_tvalid : out STD_LOGIC;
    M_AXIS_tlast : out STD_LOGIC;
    MOSI1 : out STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    M_AXIS_ACLK : in STD_LOGIC;
    M_AXIS_tready : in STD_LOGIC;
    M_AXIS_ARESETN : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    MISO1_A : in STD_LOGIC;
    MISO2_A : in STD_LOGIC;
    MISO1_B : in STD_LOGIC;
    MISO2_B : in STD_LOGIC;
    MISO1_C : in STD_LOGIC;
    MISO2_C : in STD_LOGIC;
    MISO1_D : in STD_LOGIC;
    MISO2_D : in STD_LOGIC;
    MISO1_E : in STD_LOGIC;
    MISO2_E : in STD_LOGIC;
    MISO1_F : in STD_LOGIC;
    MISO2_F : in STD_LOGIC;
    MISO1_G : in STD_LOGIC;
    MISO2_G : in STD_LOGIC;
    MISO1_H : in STD_LOGIC;
    MISO2_H : in STD_LOGIC;
    MISO1_I : in STD_LOGIC;
    MISO2_I : in STD_LOGIC;
    MISO1_J : in STD_LOGIC;
    MISO2_J : in STD_LOGIC;
    MISO1_K : in STD_LOGIC;
    MISO2_K : in STD_LOGIC;
    MISO1_L : in STD_LOGIC;
    MISO2_L : in STD_LOGIC;
    MISO1_M : in STD_LOGIC;
    MISO2_M : in STD_LOGIC;
    MISO1_N : in STD_LOGIC;
    MISO2_N : in STD_LOGIC;
    MISO1_O : in STD_LOGIC;
    MISO2_O : in STD_LOGIC;
    MISO1_P : in STD_LOGIC;
    MISO2_P : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_rhd_S00_AXI : entity is "rhd_S00_AXI";
end recording_inst_0_rhd_axi_0_0_rhd_S00_AXI;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_rhd_S00_AXI is
  signal \^cs_b\ : STD_LOGIC;
  signal MISO1_A_SW : STD_LOGIC;
  signal MISO1_B_SW : STD_LOGIC;
  signal MISO1_C_SW : STD_LOGIC;
  signal MISO1_D_SW : STD_LOGIC;
  signal MISO1_E_SW : STD_LOGIC;
  signal MISO1_F_SW : STD_LOGIC;
  signal MISO1_G_SW : STD_LOGIC;
  signal MISO1_H_SW : STD_LOGIC;
  signal MISO1_I_SW : STD_LOGIC;
  signal MISO1_J_SW : STD_LOGIC;
  signal MISO1_K_SW : STD_LOGIC;
  signal MISO1_L_SW : STD_LOGIC;
  signal MISO1_M_SW : STD_LOGIC;
  signal MISO1_N_SW : STD_LOGIC;
  signal MISO1_O_SW : STD_LOGIC;
  signal MISO1_P_SW : STD_LOGIC;
  signal MISO2_A_SW : STD_LOGIC;
  signal MISO2_B_SW : STD_LOGIC;
  signal MISO2_C_SW : STD_LOGIC;
  signal MISO2_D_SW : STD_LOGIC;
  signal MISO2_E_SW : STD_LOGIC;
  signal MISO2_F_SW : STD_LOGIC;
  signal MISO2_G_SW : STD_LOGIC;
  signal MISO2_H_SW : STD_LOGIC;
  signal MISO2_I_SW : STD_LOGIC;
  signal MISO2_J_SW : STD_LOGIC;
  signal MISO2_K_SW : STD_LOGIC;
  signal MISO2_L_SW : STD_LOGIC;
  signal MISO2_M_SW : STD_LOGIC;
  signal MISO2_N_SW : STD_LOGIC;
  signal MISO2_O_SW : STD_LOGIC;
  signal MISO2_P_SW : STD_LOGIC;
  signal aw_en_i_1_n_0 : STD_LOGIC;
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal axi_araddr : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal axi_arready0 : STD_LOGIC;
  signal axi_awready0 : STD_LOGIC;
  signal axi_bvalid_i_1_n_0 : STD_LOGIC;
  signal axi_rvalid_i_1_n_0 : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal channel : STD_LOGIC_VECTOR ( 0 to 0 );
  signal counter_0_310 : STD_LOGIC_VECTOR ( 6 downto 5 );
  signal counter_32_630 : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal p_0_in : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 31 downto 7 );
  signal reg_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal rhd_n_1 : STD_LOGIC;
  signal rhd_n_11 : STD_LOGIC;
  signal rhd_n_2 : STD_LOGIC;
  signal rhd_n_3 : STD_LOGIC;
  signal rhd_n_6 : STD_LOGIC;
  signal rhd_n_7 : STD_LOGIC;
  signal \^s00_axi_arready\ : STD_LOGIC;
  signal \^s00_axi_awready\ : STD_LOGIC;
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal \^s00_axi_wready\ : STD_LOGIC;
  signal \slv_reg0[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal slv_reg1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \slv_reg1[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg1[7]_i_1_n_0\ : STD_LOGIC;
  signal slv_reg2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2__0\ : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal slv_reg3 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \slv_reg3__0\ : STD_LOGIC_VECTOR ( 31 downto 10 );
  signal slv_reg_rden : STD_LOGIC;
  signal slv_reg_wren : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of axi_wready_i_1 : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \slv_reg3[31]_i_2\ : label is "soft_lutpair424";
begin
  CS_b <= \^cs_b\;
  s00_axi_arready <= \^s00_axi_arready\;
  s00_axi_awready <= \^s00_axi_awready\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
  s00_axi_wready <= \^s00_axi_wready\;
RHD_LOOPBACK: entity work.recording_inst_0_rhd_axi_0_0_rhd_headstage_slave_full_16_probes
     port map (
      MISO1_A => MISO1_A,
      MISO1_A_SW => MISO1_A_SW,
      MISO1_B => MISO1_B,
      MISO1_B_SW => MISO1_B_SW,
      MISO1_C => MISO1_C,
      MISO1_C_SW => MISO1_C_SW,
      MISO1_D => MISO1_D,
      MISO1_D_SW => MISO1_D_SW,
      MISO1_E => MISO1_E,
      MISO1_E_SW => MISO1_E_SW,
      MISO1_F => MISO1_F,
      MISO1_F_SW => MISO1_F_SW,
      MISO1_G => MISO1_G,
      MISO1_G_SW => MISO1_G_SW,
      MISO1_H => MISO1_H,
      MISO1_H_SW => MISO1_H_SW,
      MISO1_I => MISO1_I,
      MISO1_I_SW => MISO1_I_SW,
      MISO1_J => MISO1_J,
      MISO1_J_SW => MISO1_J_SW,
      MISO1_K => MISO1_K,
      MISO1_K_SW => MISO1_K_SW,
      MISO1_L => MISO1_L,
      MISO1_L_SW => MISO1_L_SW,
      MISO1_M => MISO1_M,
      MISO1_M_SW => MISO1_M_SW,
      MISO1_N => MISO1_N,
      MISO1_N_SW => MISO1_N_SW,
      MISO1_O => MISO1_O,
      MISO1_O_SW => MISO1_O_SW,
      MISO1_P => MISO1_P,
      MISO1_P_SW => MISO1_P_SW,
      MISO2_A => MISO2_A,
      MISO2_A_SW => MISO2_A_SW,
      MISO2_B => MISO2_B,
      MISO2_B_SW => MISO2_B_SW,
      MISO2_C => MISO2_C,
      MISO2_C_SW => MISO2_C_SW,
      MISO2_D => MISO2_D,
      MISO2_D_SW => MISO2_D_SW,
      MISO2_E => MISO2_E,
      MISO2_E_SW => MISO2_E_SW,
      MISO2_F => MISO2_F,
      MISO2_F_SW => MISO2_F_SW,
      MISO2_G => MISO2_G,
      MISO2_G_SW => MISO2_G_SW,
      MISO2_H => MISO2_H,
      MISO2_H_SW => MISO2_H_SW,
      MISO2_I => MISO2_I,
      MISO2_I_SW => MISO2_I_SW,
      MISO2_J => MISO2_J,
      MISO2_J_SW => MISO2_J_SW,
      MISO2_K => MISO2_K,
      MISO2_K_SW => MISO2_K_SW,
      MISO2_L => MISO2_L,
      MISO2_L_SW => MISO2_L_SW,
      MISO2_M => MISO2_M,
      MISO2_M_SW => MISO2_M_SW,
      MISO2_N => MISO2_N,
      MISO2_N_SW => MISO2_N_SW,
      MISO2_O => MISO2_O,
      MISO2_O_SW => MISO2_O_SW,
      MISO2_P => MISO2_P,
      MISO2_P_SW => MISO2_P_SW,
      Q(0) => channel(0),
      SR(0) => \^cs_b\,
      counter_0_310(1 downto 0) => counter_0_310(6 downto 5),
      \counter_0_31_reg[6]\ => rhd_n_6,
      counter_32_630(2 downto 1) => counter_32_630(6 downto 5),
      counter_32_630(0) => counter_32_630(1),
      \counter_32_63_reg[2]\ => rhd_n_3,
      \counter_32_63_reg[3]\ => rhd_n_1,
      \counter_32_63_reg[4]\ => rhd_n_2,
      \counter_32_63_reg[6]\ => rhd_n_7,
      \in4x_P2_reg[61]\(0) => p_0_in,
      s00_axi_aclk => s00_axi_aclk
    );
aw_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFC4CCC4CCC4CC"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => aw_en_reg_n_0,
      I2 => \^s00_axi_awready\,
      I3 => s00_axi_wvalid,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => aw_en_i_1_n_0
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => aw_en_i_1_n_0,
      Q => aw_en_reg_n_0,
      S => rhd_n_11
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(0),
      Q => axi_araddr(2),
      R => rhd_n_11
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(1),
      Q => axi_araddr(3),
      R => rhd_n_11
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_arready\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^s00_axi_arready\,
      R => rhd_n_11
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(0),
      Q => \p_0_in__0\(0),
      R => rhd_n_11
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(1),
      Q => \p_0_in__0\(1),
      R => rhd_n_11
    );
axi_awready_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => s00_axi_wvalid,
      I1 => \^s00_axi_awready\,
      I2 => aw_en_reg_n_0,
      I3 => s00_axi_awvalid,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^s00_axi_awready\,
      R => rhd_n_11
    );
axi_bvalid_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF80008000"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_awready\,
      I3 => \^s00_axi_wready\,
      I4 => s00_axi_bready,
      I5 => \^s00_axi_bvalid\,
      O => axi_bvalid_i_1_n_0
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_bvalid_i_1_n_0,
      Q => \^s00_axi_bvalid\,
      R => rhd_n_11
    );
\axi_rdata[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(0),
      I1 => \slv_reg0_reg_n_0_[0]\,
      I2 => slv_reg3(0),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(0),
      O => reg_data_out(0)
    );
\axi_rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(10),
      I1 => \slv_reg0_reg_n_0_[10]\,
      I2 => \slv_reg3__0\(10),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(10),
      O => reg_data_out(10)
    );
\axi_rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(11),
      I1 => \slv_reg0_reg_n_0_[11]\,
      I2 => \slv_reg3__0\(11),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(11),
      O => reg_data_out(11)
    );
\axi_rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(12),
      I1 => \slv_reg0_reg_n_0_[12]\,
      I2 => \slv_reg3__0\(12),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(12),
      O => reg_data_out(12)
    );
\axi_rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(13),
      I1 => \slv_reg0_reg_n_0_[13]\,
      I2 => \slv_reg3__0\(13),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(13),
      O => reg_data_out(13)
    );
\axi_rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(14),
      I1 => \slv_reg0_reg_n_0_[14]\,
      I2 => \slv_reg3__0\(14),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(14),
      O => reg_data_out(14)
    );
\axi_rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(15),
      I1 => \slv_reg0_reg_n_0_[15]\,
      I2 => \slv_reg3__0\(15),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(15),
      O => reg_data_out(15)
    );
\axi_rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(16),
      I1 => \slv_reg0_reg_n_0_[16]\,
      I2 => \slv_reg3__0\(16),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(16),
      O => reg_data_out(16)
    );
\axi_rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(17),
      I1 => \slv_reg0_reg_n_0_[17]\,
      I2 => \slv_reg3__0\(17),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(17),
      O => reg_data_out(17)
    );
\axi_rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(18),
      I1 => \slv_reg0_reg_n_0_[18]\,
      I2 => \slv_reg3__0\(18),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(18),
      O => reg_data_out(18)
    );
\axi_rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(19),
      I1 => \slv_reg0_reg_n_0_[19]\,
      I2 => \slv_reg3__0\(19),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(19),
      O => reg_data_out(19)
    );
\axi_rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(1),
      I1 => \slv_reg0_reg_n_0_[1]\,
      I2 => slv_reg3(1),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(1),
      O => reg_data_out(1)
    );
\axi_rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(20),
      I1 => \slv_reg0_reg_n_0_[20]\,
      I2 => \slv_reg3__0\(20),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(20),
      O => reg_data_out(20)
    );
\axi_rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(21),
      I1 => \slv_reg0_reg_n_0_[21]\,
      I2 => \slv_reg3__0\(21),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(21),
      O => reg_data_out(21)
    );
\axi_rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(22),
      I1 => \slv_reg0_reg_n_0_[22]\,
      I2 => \slv_reg3__0\(22),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(22),
      O => reg_data_out(22)
    );
\axi_rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(23),
      I1 => \slv_reg0_reg_n_0_[23]\,
      I2 => \slv_reg3__0\(23),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(23),
      O => reg_data_out(23)
    );
\axi_rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(24),
      I1 => \slv_reg0_reg_n_0_[24]\,
      I2 => \slv_reg3__0\(24),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(24),
      O => reg_data_out(24)
    );
\axi_rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(25),
      I1 => \slv_reg0_reg_n_0_[25]\,
      I2 => \slv_reg3__0\(25),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(25),
      O => reg_data_out(25)
    );
\axi_rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(26),
      I1 => \slv_reg0_reg_n_0_[26]\,
      I2 => \slv_reg3__0\(26),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(26),
      O => reg_data_out(26)
    );
\axi_rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(27),
      I1 => \slv_reg0_reg_n_0_[27]\,
      I2 => \slv_reg3__0\(27),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(27),
      O => reg_data_out(27)
    );
\axi_rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(28),
      I1 => \slv_reg0_reg_n_0_[28]\,
      I2 => \slv_reg3__0\(28),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(28),
      O => reg_data_out(28)
    );
\axi_rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(29),
      I1 => \slv_reg0_reg_n_0_[29]\,
      I2 => \slv_reg3__0\(29),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(29),
      O => reg_data_out(29)
    );
\axi_rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(2),
      I1 => \slv_reg0_reg_n_0_[2]\,
      I2 => slv_reg3(2),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(2),
      O => reg_data_out(2)
    );
\axi_rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(30),
      I1 => \slv_reg0_reg_n_0_[30]\,
      I2 => \slv_reg3__0\(30),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(30),
      O => reg_data_out(30)
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_rvalid\,
      I2 => \^s00_axi_arready\,
      O => slv_reg_rden
    );
\axi_rdata[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(31),
      I1 => \slv_reg0_reg_n_0_[31]\,
      I2 => \slv_reg3__0\(31),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => \slv_reg2__0\(31),
      O => reg_data_out(31)
    );
\axi_rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(3),
      I1 => \slv_reg0_reg_n_0_[3]\,
      I2 => slv_reg3(3),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(3),
      O => reg_data_out(3)
    );
\axi_rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(4),
      I1 => p_0_in,
      I2 => slv_reg3(4),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(4),
      O => reg_data_out(4)
    );
\axi_rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(5),
      I1 => \slv_reg0_reg_n_0_[5]\,
      I2 => slv_reg3(5),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(5),
      O => reg_data_out(5)
    );
\axi_rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(6),
      I1 => \slv_reg0_reg_n_0_[6]\,
      I2 => slv_reg3(6),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(6),
      O => reg_data_out(6)
    );
\axi_rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(7),
      I1 => \slv_reg0_reg_n_0_[7]\,
      I2 => slv_reg3(7),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(7),
      O => reg_data_out(7)
    );
\axi_rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(8),
      I1 => \slv_reg0_reg_n_0_[8]\,
      I2 => slv_reg3(8),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(8),
      O => reg_data_out(8)
    );
\axi_rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0AAFFCCF0AA00CC"
    )
        port map (
      I0 => slv_reg1(9),
      I1 => \slv_reg0_reg_n_0_[9]\,
      I2 => slv_reg3(9),
      I3 => axi_araddr(3),
      I4 => axi_araddr(2),
      I5 => slv_reg2(9),
      O => reg_data_out(9)
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(0),
      Q => s00_axi_rdata(0),
      R => rhd_n_11
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(10),
      Q => s00_axi_rdata(10),
      R => rhd_n_11
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(11),
      Q => s00_axi_rdata(11),
      R => rhd_n_11
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(12),
      Q => s00_axi_rdata(12),
      R => rhd_n_11
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(13),
      Q => s00_axi_rdata(13),
      R => rhd_n_11
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(14),
      Q => s00_axi_rdata(14),
      R => rhd_n_11
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(15),
      Q => s00_axi_rdata(15),
      R => rhd_n_11
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(16),
      Q => s00_axi_rdata(16),
      R => rhd_n_11
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(17),
      Q => s00_axi_rdata(17),
      R => rhd_n_11
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(18),
      Q => s00_axi_rdata(18),
      R => rhd_n_11
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(19),
      Q => s00_axi_rdata(19),
      R => rhd_n_11
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(1),
      Q => s00_axi_rdata(1),
      R => rhd_n_11
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(20),
      Q => s00_axi_rdata(20),
      R => rhd_n_11
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(21),
      Q => s00_axi_rdata(21),
      R => rhd_n_11
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(22),
      Q => s00_axi_rdata(22),
      R => rhd_n_11
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(23),
      Q => s00_axi_rdata(23),
      R => rhd_n_11
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(24),
      Q => s00_axi_rdata(24),
      R => rhd_n_11
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(25),
      Q => s00_axi_rdata(25),
      R => rhd_n_11
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(26),
      Q => s00_axi_rdata(26),
      R => rhd_n_11
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(27),
      Q => s00_axi_rdata(27),
      R => rhd_n_11
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(28),
      Q => s00_axi_rdata(28),
      R => rhd_n_11
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(29),
      Q => s00_axi_rdata(29),
      R => rhd_n_11
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(2),
      Q => s00_axi_rdata(2),
      R => rhd_n_11
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(30),
      Q => s00_axi_rdata(30),
      R => rhd_n_11
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(31),
      Q => s00_axi_rdata(31),
      R => rhd_n_11
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(3),
      Q => s00_axi_rdata(3),
      R => rhd_n_11
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(4),
      Q => s00_axi_rdata(4),
      R => rhd_n_11
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(5),
      Q => s00_axi_rdata(5),
      R => rhd_n_11
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(6),
      Q => s00_axi_rdata(6),
      R => rhd_n_11
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(7),
      Q => s00_axi_rdata(7),
      R => rhd_n_11
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(8),
      Q => s00_axi_rdata(8),
      R => rhd_n_11
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(9),
      Q => s00_axi_rdata(9),
      R => rhd_n_11
    );
axi_rvalid_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^s00_axi_arready\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => axi_rvalid_i_1_n_0
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_rvalid_i_1_n_0,
      Q => \^s00_axi_rvalid\,
      R => rhd_n_11
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => s00_axi_awvalid,
      I1 => s00_axi_wvalid,
      I2 => \^s00_axi_wready\,
      I3 => aw_en_reg_n_0,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^s00_axi_wready\,
      R => rhd_n_11
    );
rhd: entity work.recording_inst_0_rhd_axi_0_0_rhd
     port map (
      CS_b => \^cs_b\,
      FIFO_rstn => FIFO_rstn,
      MISO1_A_SW => MISO1_A_SW,
      MISO1_B_SW => MISO1_B_SW,
      MISO1_C_SW => MISO1_C_SW,
      MISO1_D_SW => MISO1_D_SW,
      MISO1_E_SW => MISO1_E_SW,
      MISO1_F_SW => MISO1_F_SW,
      MISO1_G_SW => MISO1_G_SW,
      MISO1_H_SW => MISO1_H_SW,
      MISO1_I_SW => MISO1_I_SW,
      MISO1_J_SW => MISO1_J_SW,
      MISO1_K_SW => MISO1_K_SW,
      MISO1_L_SW => MISO1_L_SW,
      MISO1_M_SW => MISO1_M_SW,
      MISO1_N_SW => MISO1_N_SW,
      MISO1_O_SW => MISO1_O_SW,
      MISO1_P_SW => MISO1_P_SW,
      MISO2_A_SW => MISO2_A_SW,
      MISO2_B_SW => MISO2_B_SW,
      MISO2_C_SW => MISO2_C_SW,
      MISO2_D_SW => MISO2_D_SW,
      MISO2_E_SW => MISO2_E_SW,
      MISO2_F_SW => MISO2_F_SW,
      MISO2_G_SW => MISO2_G_SW,
      MISO2_H_SW => MISO2_H_SW,
      MISO2_I_SW => MISO2_I_SW,
      MISO2_J_SW => MISO2_J_SW,
      MISO2_K_SW => MISO2_K_SW,
      MISO2_L_SW => MISO2_L_SW,
      MISO2_M_SW => MISO2_M_SW,
      MISO2_N_SW => MISO2_N_SW,
      MISO2_O_SW => MISO2_O_SW,
      MISO2_P_SW => MISO2_P_SW,
      MOSI1 => MOSI1,
      M_AXIS_ACLK => M_AXIS_ACLK,
      M_AXIS_ARESETN => M_AXIS_ARESETN,
      M_AXIS_tdata(63 downto 0) => M_AXIS_tdata(63 downto 0),
      M_AXIS_tlast => M_AXIS_tlast,
      M_AXIS_tready => M_AXIS_tready,
      M_AXIS_tvalid => M_AXIS_tvalid,
      Q(3) => \slv_reg0_reg_n_0_[3]\,
      Q(2) => \slv_reg0_reg_n_0_[2]\,
      Q(1) => \slv_reg0_reg_n_0_[1]\,
      Q(0) => \slv_reg0_reg_n_0_[0]\,
      SCLK => SCLK,
      \ZCheck_cmd_1_reg[4]_0\(9 downto 0) => slv_reg3(9 downto 0),
      \channel_reg[0]_0\(0) => channel(0),
      \channel_reg[1]_0\ => rhd_n_3,
      \channel_reg[2]_0\ => rhd_n_1,
      \channel_reg[3]_0\ => rhd_n_2,
      \channel_reg[3]_1\ => rhd_n_7,
      \channel_reg[4]_0\ => rhd_n_6,
      counter_0_310(1 downto 0) => counter_0_310(6 downto 5),
      counter_32_630(2 downto 1) => counter_32_630(6 downto 5),
      counter_32_630(0) => counter_32_630(1),
      \result_DDR_P2_reg[0]_0\(31 downto 0) => slv_reg1(31 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_aresetn_0 => rhd_n_11,
      src_ff_reg(15 downto 0) => slv_reg2(15 downto 0)
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(1),
      I2 => \p_0_in__0\(0),
      I3 => s00_axi_wstrb(1),
      O => \slv_reg0[15]_i_1_n_0\
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(1),
      I2 => \p_0_in__0\(0),
      I3 => s00_axi_wstrb(2),
      O => \slv_reg0[23]_i_1_n_0\
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(1),
      I2 => \p_0_in__0\(0),
      I3 => s00_axi_wstrb(3),
      O => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(1),
      I2 => \p_0_in__0\(0),
      I3 => s00_axi_wstrb(0),
      O => \slv_reg0[7]_i_1_n_0\
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg0_reg_n_0_[0]\,
      R => rhd_n_11
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg0_reg_n_0_[10]\,
      R => rhd_n_11
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg0_reg_n_0_[11]\,
      R => rhd_n_11
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg0_reg_n_0_[12]\,
      R => rhd_n_11
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg0_reg_n_0_[13]\,
      R => rhd_n_11
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg0_reg_n_0_[14]\,
      R => rhd_n_11
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg0_reg_n_0_[15]\,
      R => rhd_n_11
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg0_reg_n_0_[16]\,
      R => rhd_n_11
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg0_reg_n_0_[17]\,
      R => rhd_n_11
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg0_reg_n_0_[18]\,
      R => rhd_n_11
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg0_reg_n_0_[19]\,
      R => rhd_n_11
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg0_reg_n_0_[1]\,
      R => rhd_n_11
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg0_reg_n_0_[20]\,
      R => rhd_n_11
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg0_reg_n_0_[21]\,
      R => rhd_n_11
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg0_reg_n_0_[22]\,
      R => rhd_n_11
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg0_reg_n_0_[23]\,
      R => rhd_n_11
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg0_reg_n_0_[24]\,
      R => rhd_n_11
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg0_reg_n_0_[25]\,
      R => rhd_n_11
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg0_reg_n_0_[26]\,
      R => rhd_n_11
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg0_reg_n_0_[27]\,
      R => rhd_n_11
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg0_reg_n_0_[28]\,
      R => rhd_n_11
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg0_reg_n_0_[29]\,
      R => rhd_n_11
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg0_reg_n_0_[2]\,
      R => rhd_n_11
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg0_reg_n_0_[30]\,
      R => rhd_n_11
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg0_reg_n_0_[31]\,
      R => rhd_n_11
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg0_reg_n_0_[3]\,
      R => rhd_n_11
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => p_0_in,
      R => rhd_n_11
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg0_reg_n_0_[5]\,
      R => rhd_n_11
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg0_reg_n_0_[6]\,
      R => rhd_n_11
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg0_reg_n_0_[7]\,
      R => rhd_n_11
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg0_reg_n_0_[8]\,
      R => rhd_n_11
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg0_reg_n_0_[9]\,
      R => rhd_n_11
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(1),
      I2 => s00_axi_wstrb(1),
      I3 => \p_0_in__0\(0),
      O => \slv_reg1[15]_i_1_n_0\
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(2),
      I2 => \p_0_in__0\(0),
      I3 => \p_0_in__0\(1),
      O => \slv_reg1[23]_i_1_n_0\
    );
\slv_reg1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(3),
      I2 => \p_0_in__0\(0),
      I3 => \p_0_in__0\(1),
      O => \slv_reg1[31]_i_1_n_0\
    );
\slv_reg1[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(1),
      I2 => s00_axi_wstrb(0),
      I3 => \p_0_in__0\(0),
      O => \slv_reg1[7]_i_1_n_0\
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg1(0),
      R => rhd_n_11
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg1(10),
      R => rhd_n_11
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg1(11),
      R => rhd_n_11
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg1(12),
      R => rhd_n_11
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg1(13),
      R => rhd_n_11
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg1(14),
      R => rhd_n_11
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg1(15),
      R => rhd_n_11
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => slv_reg1(16),
      R => rhd_n_11
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => slv_reg1(17),
      R => rhd_n_11
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => slv_reg1(18),
      R => rhd_n_11
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => slv_reg1(19),
      R => rhd_n_11
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg1(1),
      R => rhd_n_11
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => slv_reg1(20),
      R => rhd_n_11
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => slv_reg1(21),
      R => rhd_n_11
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => slv_reg1(22),
      R => rhd_n_11
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => slv_reg1(23),
      R => rhd_n_11
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => slv_reg1(24),
      R => rhd_n_11
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => slv_reg1(25),
      R => rhd_n_11
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => slv_reg1(26),
      R => rhd_n_11
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => slv_reg1(27),
      R => rhd_n_11
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => slv_reg1(28),
      R => rhd_n_11
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => slv_reg1(29),
      R => rhd_n_11
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg1(2),
      R => rhd_n_11
    );
\slv_reg1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => slv_reg1(30),
      R => rhd_n_11
    );
\slv_reg1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => slv_reg1(31),
      R => rhd_n_11
    );
\slv_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg1(3),
      R => rhd_n_11
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg1(4),
      R => rhd_n_11
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg1(5),
      R => rhd_n_11
    );
\slv_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg1(6),
      R => rhd_n_11
    );
\slv_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg1(7),
      R => rhd_n_11
    );
\slv_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg1(8),
      R => rhd_n_11
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg1[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg1(9),
      R => rhd_n_11
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(1),
      I2 => s00_axi_wstrb(1),
      I3 => \p_0_in__0\(0),
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(1),
      I2 => s00_axi_wstrb(2),
      I3 => \p_0_in__0\(0),
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(1),
      I2 => s00_axi_wstrb(3),
      I3 => \p_0_in__0\(0),
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => \p_0_in__0\(1),
      I2 => s00_axi_wstrb(0),
      I3 => \p_0_in__0\(0),
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => slv_reg2(0),
      R => rhd_n_11
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => slv_reg2(10),
      R => rhd_n_11
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => slv_reg2(11),
      R => rhd_n_11
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => slv_reg2(12),
      R => rhd_n_11
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => slv_reg2(13),
      R => rhd_n_11
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => slv_reg2(14),
      R => rhd_n_11
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => slv_reg2(15),
      R => rhd_n_11
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg2__0\(16),
      R => rhd_n_11
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg2__0\(17),
      R => rhd_n_11
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg2__0\(18),
      R => rhd_n_11
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg2__0\(19),
      R => rhd_n_11
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => slv_reg2(1),
      R => rhd_n_11
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg2__0\(20),
      R => rhd_n_11
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg2__0\(21),
      R => rhd_n_11
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg2__0\(22),
      R => rhd_n_11
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg2__0\(23),
      R => rhd_n_11
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg2__0\(24),
      R => rhd_n_11
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg2__0\(25),
      R => rhd_n_11
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg2__0\(26),
      R => rhd_n_11
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg2__0\(27),
      R => rhd_n_11
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg2__0\(28),
      R => rhd_n_11
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg2__0\(29),
      R => rhd_n_11
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => slv_reg2(2),
      R => rhd_n_11
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg2__0\(30),
      R => rhd_n_11
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg2__0\(31),
      R => rhd_n_11
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => slv_reg2(3),
      R => rhd_n_11
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => slv_reg2(4),
      R => rhd_n_11
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => slv_reg2(5),
      R => rhd_n_11
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => slv_reg2(6),
      R => rhd_n_11
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => slv_reg2(7),
      R => rhd_n_11
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => slv_reg2(8),
      R => rhd_n_11
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => slv_reg2(9),
      R => rhd_n_11
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(1),
      I2 => \p_0_in__0\(0),
      I3 => \p_0_in__0\(1),
      O => p_1_in(9)
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(2),
      I2 => \p_0_in__0\(0),
      I3 => \p_0_in__0\(1),
      O => p_1_in(23)
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(3),
      I2 => \p_0_in__0\(0),
      I3 => \p_0_in__0\(1),
      O => p_1_in(31)
    );
\slv_reg3[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^s00_axi_wready\,
      I1 => \^s00_axi_awready\,
      I2 => s00_axi_awvalid,
      I3 => s00_axi_wvalid,
      O => slv_reg_wren
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => slv_reg_wren,
      I1 => s00_axi_wstrb(0),
      I2 => \p_0_in__0\(0),
      I3 => \p_0_in__0\(1),
      O => p_1_in(7)
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(0),
      Q => slv_reg3(0),
      R => rhd_n_11
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(10),
      Q => \slv_reg3__0\(10),
      R => rhd_n_11
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(11),
      Q => \slv_reg3__0\(11),
      R => rhd_n_11
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(12),
      Q => \slv_reg3__0\(12),
      R => rhd_n_11
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(13),
      Q => \slv_reg3__0\(13),
      R => rhd_n_11
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(14),
      Q => \slv_reg3__0\(14),
      R => rhd_n_11
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(15),
      Q => \slv_reg3__0\(15),
      R => rhd_n_11
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(16),
      Q => \slv_reg3__0\(16),
      R => rhd_n_11
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(17),
      Q => \slv_reg3__0\(17),
      R => rhd_n_11
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(18),
      Q => \slv_reg3__0\(18),
      R => rhd_n_11
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(19),
      Q => \slv_reg3__0\(19),
      R => rhd_n_11
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(1),
      Q => slv_reg3(1),
      R => rhd_n_11
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(20),
      Q => \slv_reg3__0\(20),
      R => rhd_n_11
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(21),
      Q => \slv_reg3__0\(21),
      R => rhd_n_11
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(22),
      Q => \slv_reg3__0\(22),
      R => rhd_n_11
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(23),
      Q => \slv_reg3__0\(23),
      R => rhd_n_11
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(24),
      Q => \slv_reg3__0\(24),
      R => rhd_n_11
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(25),
      Q => \slv_reg3__0\(25),
      R => rhd_n_11
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(26),
      Q => \slv_reg3__0\(26),
      R => rhd_n_11
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(27),
      Q => \slv_reg3__0\(27),
      R => rhd_n_11
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(28),
      Q => \slv_reg3__0\(28),
      R => rhd_n_11
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(29),
      Q => \slv_reg3__0\(29),
      R => rhd_n_11
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(2),
      Q => slv_reg3(2),
      R => rhd_n_11
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(30),
      Q => \slv_reg3__0\(30),
      R => rhd_n_11
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(31),
      D => s00_axi_wdata(31),
      Q => \slv_reg3__0\(31),
      R => rhd_n_11
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(3),
      Q => slv_reg3(3),
      R => rhd_n_11
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(4),
      Q => slv_reg3(4),
      R => rhd_n_11
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(5),
      Q => slv_reg3(5),
      R => rhd_n_11
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(6),
      Q => slv_reg3(6),
      R => rhd_n_11
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(7),
      D => s00_axi_wdata(7),
      Q => slv_reg3(7),
      R => rhd_n_11
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(8),
      Q => slv_reg3(8),
      R => rhd_n_11
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(9),
      D => s00_axi_wdata(9),
      Q => slv_reg3(9),
      R => rhd_n_11
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0_rhd_axi is
  port (
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    CS_b : out STD_LOGIC;
    SCLK : out STD_LOGIC;
    MOSI1 : out STD_LOGIC;
    MOSI2 : out STD_LOGIC;
    MISO1_A : in STD_LOGIC;
    MISO2_A : in STD_LOGIC;
    MISO1_B : in STD_LOGIC;
    MISO2_B : in STD_LOGIC;
    MISO1_C : in STD_LOGIC;
    MISO2_C : in STD_LOGIC;
    MISO1_D : in STD_LOGIC;
    MISO2_D : in STD_LOGIC;
    MISO1_E : in STD_LOGIC;
    MISO2_E : in STD_LOGIC;
    MISO1_F : in STD_LOGIC;
    MISO2_F : in STD_LOGIC;
    MISO1_G : in STD_LOGIC;
    MISO2_G : in STD_LOGIC;
    MISO1_H : in STD_LOGIC;
    MISO2_H : in STD_LOGIC;
    MISO1_I : in STD_LOGIC;
    MISO2_I : in STD_LOGIC;
    MISO1_J : in STD_LOGIC;
    MISO2_J : in STD_LOGIC;
    MISO1_K : in STD_LOGIC;
    MISO2_K : in STD_LOGIC;
    MISO1_L : in STD_LOGIC;
    MISO2_L : in STD_LOGIC;
    MISO1_M : in STD_LOGIC;
    MISO2_M : in STD_LOGIC;
    MISO1_N : in STD_LOGIC;
    MISO2_N : in STD_LOGIC;
    MISO1_O : in STD_LOGIC;
    MISO2_O : in STD_LOGIC;
    MISO1_P : in STD_LOGIC;
    MISO2_P : in STD_LOGIC;
    irq1 : in STD_LOGIC;
    FIFO_rstn : out STD_LOGIC;
    M_AXIS_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXIS_tvalid : out STD_LOGIC;
    M_AXIS_tready : in STD_LOGIC;
    M_AXIS_tlast : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    M_AXIS_ACLK : in STD_LOGIC;
    M_AXIS_ARESETN : in STD_LOGIC
  );
  attribute C_S00_AXI_ADDR_WIDTH : integer;
  attribute C_S00_AXI_ADDR_WIDTH of recording_inst_0_rhd_axi_0_0_rhd_axi : entity is 5;
  attribute C_S00_AXI_DATA_WIDTH : integer;
  attribute C_S00_AXI_DATA_WIDTH of recording_inst_0_rhd_axi_0_0_rhd_axi : entity is 32;
  attribute MAX_PACKET_NBIT : integer;
  attribute MAX_PACKET_NBIT of recording_inst_0_rhd_axi_0_0_rhd_axi : entity is 16;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of recording_inst_0_rhd_axi_0_0_rhd_axi : entity is "rhd_axi";
  attribute WIDTH_OUT : integer;
  attribute WIDTH_OUT of recording_inst_0_rhd_axi_0_0_rhd_axi : entity is 128;
end recording_inst_0_rhd_axi_0_0_rhd_axi;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0_rhd_axi is
  signal \<const0>\ : STD_LOGIC;
  signal \^mosi1\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of M_AXIS_tlast : signal is "xilinx.com:interface:axis:1.0 M_AXIS TLAST";
  attribute X_INTERFACE_INFO of M_AXIS_tready : signal is "xilinx.com:interface:axis:1.0 M_AXIS TREADY";
  attribute X_INTERFACE_INFO of M_AXIS_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS TVALID";
  attribute X_INTERFACE_INFO of M_AXIS_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS TDATA";
begin
  MOSI1 <= \^mosi1\;
  MOSI2 <= \^mosi1\;
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
rhd_S00_AXI: entity work.recording_inst_0_rhd_axi_0_0_rhd_S00_AXI
     port map (
      CS_b => CS_b,
      FIFO_rstn => FIFO_rstn,
      MISO1_A => MISO1_A,
      MISO1_B => MISO1_B,
      MISO1_C => MISO1_C,
      MISO1_D => MISO1_D,
      MISO1_E => MISO1_E,
      MISO1_F => MISO1_F,
      MISO1_G => MISO1_G,
      MISO1_H => MISO1_H,
      MISO1_I => MISO1_I,
      MISO1_J => MISO1_J,
      MISO1_K => MISO1_K,
      MISO1_L => MISO1_L,
      MISO1_M => MISO1_M,
      MISO1_N => MISO1_N,
      MISO1_O => MISO1_O,
      MISO1_P => MISO1_P,
      MISO2_A => MISO2_A,
      MISO2_B => MISO2_B,
      MISO2_C => MISO2_C,
      MISO2_D => MISO2_D,
      MISO2_E => MISO2_E,
      MISO2_F => MISO2_F,
      MISO2_G => MISO2_G,
      MISO2_H => MISO2_H,
      MISO2_I => MISO2_I,
      MISO2_J => MISO2_J,
      MISO2_K => MISO2_K,
      MISO2_L => MISO2_L,
      MISO2_M => MISO2_M,
      MISO2_N => MISO2_N,
      MISO2_O => MISO2_O,
      MISO2_P => MISO2_P,
      MOSI1 => \^mosi1\,
      M_AXIS_ACLK => M_AXIS_ACLK,
      M_AXIS_ARESETN => M_AXIS_ARESETN,
      M_AXIS_tdata(63 downto 0) => M_AXIS_tdata(63 downto 0),
      M_AXIS_tlast => M_AXIS_tlast,
      M_AXIS_tready => M_AXIS_tready,
      M_AXIS_tvalid => M_AXIS_tvalid,
      SCLK => SCLK,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(1 downto 0) => s00_axi_araddr(3 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arready => s00_axi_arready,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(1 downto 0) => s00_axi_awaddr(3 downto 2),
      s00_axi_awready => s00_axi_awready,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wready => s00_axi_wready,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity recording_inst_0_rhd_axi_0_0 is
  port (
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    CS_b : out STD_LOGIC;
    SCLK : out STD_LOGIC;
    MOSI1 : out STD_LOGIC;
    MOSI2 : out STD_LOGIC;
    MISO1_A : in STD_LOGIC;
    MISO2_A : in STD_LOGIC;
    MISO1_B : in STD_LOGIC;
    MISO2_B : in STD_LOGIC;
    MISO1_C : in STD_LOGIC;
    MISO2_C : in STD_LOGIC;
    MISO1_D : in STD_LOGIC;
    MISO2_D : in STD_LOGIC;
    MISO1_E : in STD_LOGIC;
    MISO2_E : in STD_LOGIC;
    MISO1_F : in STD_LOGIC;
    MISO2_F : in STD_LOGIC;
    MISO1_G : in STD_LOGIC;
    MISO2_G : in STD_LOGIC;
    MISO1_H : in STD_LOGIC;
    MISO2_H : in STD_LOGIC;
    MISO1_I : in STD_LOGIC;
    MISO2_I : in STD_LOGIC;
    MISO1_J : in STD_LOGIC;
    MISO2_J : in STD_LOGIC;
    MISO1_K : in STD_LOGIC;
    MISO2_K : in STD_LOGIC;
    MISO1_L : in STD_LOGIC;
    MISO2_L : in STD_LOGIC;
    MISO1_M : in STD_LOGIC;
    MISO2_M : in STD_LOGIC;
    MISO1_N : in STD_LOGIC;
    MISO2_N : in STD_LOGIC;
    MISO1_O : in STD_LOGIC;
    MISO2_O : in STD_LOGIC;
    MISO1_P : in STD_LOGIC;
    MISO2_P : in STD_LOGIC;
    irq1 : in STD_LOGIC;
    FIFO_rstn : out STD_LOGIC;
    M_AXIS_tdata : out STD_LOGIC_VECTOR ( 63 downto 0 );
    M_AXIS_tvalid : out STD_LOGIC;
    M_AXIS_tready : in STD_LOGIC;
    M_AXIS_tlast : out STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    M_AXIS_ACLK : in STD_LOGIC;
    M_AXIS_ARESETN : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of recording_inst_0_rhd_axi_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of recording_inst_0_rhd_axi_0_0 : entity is "recording_inst_0_rhd_axi_0_0,rhd_axi,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of recording_inst_0_rhd_axi_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of recording_inst_0_rhd_axi_0_0 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of recording_inst_0_rhd_axi_0_0 : entity is "rhd_axi,Vivado 2023.1";
end recording_inst_0_rhd_axi_0_0;

architecture STRUCTURE of recording_inst_0_rhd_axi_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_inst_s00_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s00_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S00_AXI_ADDR_WIDTH : integer;
  attribute C_S00_AXI_ADDR_WIDTH of inst : label is 5;
  attribute C_S00_AXI_DATA_WIDTH : integer;
  attribute C_S00_AXI_DATA_WIDTH of inst : label is 32;
  attribute MAX_PACKET_NBIT : integer;
  attribute MAX_PACKET_NBIT of inst : label is 16;
  attribute WIDTH_OUT : integer;
  attribute WIDTH_OUT of inst : label is 128;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of FIFO_rstn : signal is "xilinx.com:signal:reset:1.0 FIFO_rstn RST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of FIFO_rstn : signal is "XIL_INTERFACENAME FIFO_rstn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M_AXIS_ACLK : signal is "xilinx.com:signal:clock:1.0 M_AXIS_ACLK CLK";
  attribute X_INTERFACE_PARAMETER of M_AXIS_ACLK : signal is "XIL_INTERFACENAME M_AXIS_ACLK, ASSOCIATED_BUSIF M_AXIS, ASSOCIATED_RESET M_AXIS_ARESETN, FREQ_HZ 249997500, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN main_clk_wiz_1_0_clk_dma_250M, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M_AXIS_ARESETN : signal is "xilinx.com:signal:reset:1.0 M_AXIS_ARESETN RST";
  attribute X_INTERFACE_PARAMETER of M_AXIS_ARESETN : signal is "XIL_INTERFACENAME M_AXIS_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M_AXIS_tlast : signal is "xilinx.com:interface:axis:1.0 M_AXIS TLAST";
  attribute X_INTERFACE_PARAMETER of M_AXIS_tlast : signal is "XIL_INTERFACENAME M_AXIS, TDATA_NUM_BYTES 8, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 249997500, PHASE 0.0, CLK_DOMAIN main_clk_wiz_1_0_clk_dma_250M, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of M_AXIS_tready : signal is "xilinx.com:interface:axis:1.0 M_AXIS TREADY";
  attribute X_INTERFACE_INFO of M_AXIS_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS TVALID";
  attribute X_INTERFACE_INFO of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 s00_axi_aclk CLK";
  attribute X_INTERFACE_PARAMETER of s00_axi_aclk : signal is "XIL_INTERFACENAME s00_axi_aclk, ASSOCIATED_BUSIF s00_axi, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 6999930, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN main_clk_wiz_0_0_clk_rhd, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 s00_axi_aresetn RST";
  attribute X_INTERFACE_PARAMETER of s00_axi_aresetn : signal is "XIL_INTERFACENAME s00_axi_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 s00_axi ARREADY";
  attribute X_INTERFACE_INFO of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 s00_axi ARVALID";
  attribute X_INTERFACE_INFO of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 s00_axi AWREADY";
  attribute X_INTERFACE_INFO of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 s00_axi AWVALID";
  attribute X_INTERFACE_INFO of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 s00_axi BREADY";
  attribute X_INTERFACE_INFO of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 s00_axi BVALID";
  attribute X_INTERFACE_INFO of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 s00_axi RREADY";
  attribute X_INTERFACE_PARAMETER of s00_axi_rready : signal is "XIL_INTERFACENAME s00_axi, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 6999930, ID_WIDTH 0, ADDR_WIDTH 5, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN main_clk_wiz_0_0_clk_rhd, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 s00_axi RVALID";
  attribute X_INTERFACE_INFO of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 s00_axi WREADY";
  attribute X_INTERFACE_INFO of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 s00_axi WVALID";
  attribute X_INTERFACE_INFO of M_AXIS_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS TDATA";
  attribute X_INTERFACE_INFO of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 s00_axi ARADDR";
  attribute X_INTERFACE_INFO of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 s00_axi ARPROT";
  attribute X_INTERFACE_INFO of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 s00_axi AWADDR";
  attribute X_INTERFACE_INFO of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 s00_axi AWPROT";
  attribute X_INTERFACE_INFO of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 s00_axi BRESP";
  attribute X_INTERFACE_INFO of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 s00_axi RDATA";
  attribute X_INTERFACE_INFO of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 s00_axi RRESP";
  attribute X_INTERFACE_INFO of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 s00_axi WDATA";
  attribute X_INTERFACE_INFO of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 s00_axi WSTRB";
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.recording_inst_0_rhd_axi_0_0_rhd_axi
     port map (
      CS_b => CS_b,
      FIFO_rstn => FIFO_rstn,
      MISO1_A => MISO1_A,
      MISO1_B => MISO1_B,
      MISO1_C => MISO1_C,
      MISO1_D => MISO1_D,
      MISO1_E => MISO1_E,
      MISO1_F => MISO1_F,
      MISO1_G => MISO1_G,
      MISO1_H => MISO1_H,
      MISO1_I => MISO1_I,
      MISO1_J => MISO1_J,
      MISO1_K => MISO1_K,
      MISO1_L => MISO1_L,
      MISO1_M => MISO1_M,
      MISO1_N => MISO1_N,
      MISO1_O => MISO1_O,
      MISO1_P => MISO1_P,
      MISO2_A => MISO2_A,
      MISO2_B => MISO2_B,
      MISO2_C => MISO2_C,
      MISO2_D => MISO2_D,
      MISO2_E => MISO2_E,
      MISO2_F => MISO2_F,
      MISO2_G => MISO2_G,
      MISO2_H => MISO2_H,
      MISO2_I => MISO2_I,
      MISO2_J => MISO2_J,
      MISO2_K => MISO2_K,
      MISO2_L => MISO2_L,
      MISO2_M => MISO2_M,
      MISO2_N => MISO2_N,
      MISO2_O => MISO2_O,
      MISO2_P => MISO2_P,
      MOSI1 => MOSI1,
      MOSI2 => MOSI2,
      M_AXIS_ACLK => M_AXIS_ACLK,
      M_AXIS_ARESETN => M_AXIS_ARESETN,
      M_AXIS_tdata(63 downto 0) => M_AXIS_tdata(63 downto 0),
      M_AXIS_tlast => M_AXIS_tlast,
      M_AXIS_tready => M_AXIS_tready,
      M_AXIS_tvalid => M_AXIS_tvalid,
      SCLK => SCLK,
      irq1 => '0',
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(4) => '0',
      s00_axi_araddr(3 downto 2) => s00_axi_araddr(3 downto 2),
      s00_axi_araddr(1 downto 0) => B"00",
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arprot(2 downto 0) => B"000",
      s00_axi_arready => s00_axi_arready,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(4) => '0',
      s00_axi_awaddr(3 downto 2) => s00_axi_awaddr(3 downto 2),
      s00_axi_awaddr(1 downto 0) => B"00",
      s00_axi_awprot(2 downto 0) => B"000",
      s00_axi_awready => s00_axi_awready,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bresp(1 downto 0) => NLW_inst_s00_axi_bresp_UNCONNECTED(1 downto 0),
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rresp(1 downto 0) => NLW_inst_s00_axi_rresp_UNCONNECTED(1 downto 0),
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wready => s00_axi_wready,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
end STRUCTURE;
