

================================================================
== Vivado HLS Report for 'layernorm_save_data'
================================================================
* Date:           Mon Feb 20 12:10:30 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        layernorm_kern29
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffvc1760-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.366|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |   96|  24624|   96|  24624|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-------+----------+-----------+-----------+------------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  |    Trip    |          |
        | Loop Name| min |  max  |  Latency |  achieved |   target  |    Count   | Pipelined|
        +----------+-----+-------+----------+-----------+-----------+------------+----------+
        |- Loop 1  |   94|  24622|        48|          1|          1| 48 ~ 24576 |    yes   |
        +----------+-----+-------+----------+-----------+-----------+------------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 48


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 50
* Pipeline : 1
  Pipeline-0 : II = 1, D = 48, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	50  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	2  / true
50 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%sum_0_V_1 = alloca i41"   --->   Operation 51 'alloca' 'sum_0_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%sum_1_V_1 = alloca i41"   --->   Operation 52 'alloca' 'sum_1_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%sum_2_V_1 = alloca i41"   --->   Operation 53 'alloca' 'sum_2_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sum_3_V_1 = alloca i41"   --->   Operation 54 'alloca' 'sum_3_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%sum_4_V_1 = alloca i41"   --->   Operation 55 'alloca' 'sum_4_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sum_5_V_1 = alloca i41"   --->   Operation 56 'alloca' 'sum_5_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%sum_6_V_1 = alloca i41"   --->   Operation 57 'alloca' 'sum_6_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%sum_7_V_1 = alloca i41"   --->   Operation 58 'alloca' 'sum_7_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sum_8_V_1 = alloca i41"   --->   Operation 59 'alloca' 'sum_8_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%sum_9_V_1 = alloca i41"   --->   Operation 60 'alloca' 'sum_9_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sum_10_V_1 = alloca i41"   --->   Operation 61 'alloca' 'sum_10_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%sum_11_V_1 = alloca i41"   --->   Operation 62 'alloca' 'sum_11_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sum_12_V_1 = alloca i41"   --->   Operation 63 'alloca' 'sum_12_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%sum_13_V_1 = alloca i41"   --->   Operation 64 'alloca' 'sum_13_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%sum_14_V_1 = alloca i41"   --->   Operation 65 'alloca' 'sum_14_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sum_15_V_1 = alloca i41"   --->   Operation 66 'alloca' 'sum_15_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%p_0300_1_i = alloca i41"   --->   Operation 67 'alloca' 'p_0300_1_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %in_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str277, i32 0, i32 0, [1 x i8]* @p_str278, [1 x i8]* @p_str279, [1 x i8]* @p_str280, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str281, [1 x i8]* @p_str282)"   --->   Operation 68 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str284, i32 0, i32 0, [1 x i8]* @p_str285, [1 x i8]* @p_str286, [1 x i8]* @p_str287, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str288, [1 x i8]* @p_str289)"   --->   Operation 69 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %in_V_dest_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str291, i32 0, i32 0, [1 x i8]* @p_str292, [1 x i8]* @p_str293, [1 x i8]* @p_str294, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str295, [1 x i8]* @p_str296)"   --->   Operation 70 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %in_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str298, i32 0, i32 0, [1 x i8]* @p_str299, [1 x i8]* @p_str300, [1 x i8]* @p_str301, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str302, [1 x i8]* @p_str303)"   --->   Operation 71 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %in_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str305, i32 0, i32 0, [1 x i8]* @p_str306, [1 x i8]* @p_str307, [1 x i8]* @p_str308, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str309, [1 x i8]* @p_str310)"   --->   Operation 72 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_V_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str774, i32 0, i32 0, [1 x i8]* @p_str775, [1 x i8]* @p_str776, [1 x i8]* @p_str777, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str778, [1 x i8]* @p_str779)"   --->   Operation 73 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_V_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str767, i32 0, i32 0, [1 x i8]* @p_str768, [1 x i8]* @p_str769, [1 x i8]* @p_str770, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str771, [1 x i8]* @p_str772)"   --->   Operation 74 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_V_V_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str760, i32 0, i32 0, [1 x i8]* @p_str761, [1 x i8]* @p_str762, [1 x i8]* @p_str763, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str764, [1 x i8]* @p_str765)"   --->   Operation 75 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_V_V_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str753, i32 0, i32 0, [1 x i8]* @p_str754, [1 x i8]* @p_str755, [1 x i8]* @p_str756, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str757, [1 x i8]* @p_str758)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_V_V_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str746, i32 0, i32 0, [1 x i8]* @p_str747, [1 x i8]* @p_str748, [1 x i8]* @p_str749, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str750, [1 x i8]* @p_str751)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_V_V_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str739, i32 0, i32 0, [1 x i8]* @p_str740, [1 x i8]* @p_str741, [1 x i8]* @p_str742, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str743, [1 x i8]* @p_str744)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_V_V_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str732, i32 0, i32 0, [1 x i8]* @p_str733, [1 x i8]* @p_str734, [1 x i8]* @p_str735, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str736, [1 x i8]* @p_str737)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_V_V_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str725, i32 0, i32 0, [1 x i8]* @p_str726, [1 x i8]* @p_str727, [1 x i8]* @p_str728, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str729, [1 x i8]* @p_str730)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_V_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str718, i32 0, i32 0, [1 x i8]* @p_str719, [1 x i8]* @p_str720, [1 x i8]* @p_str721, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str722, [1 x i8]* @p_str723)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_V_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str711, i32 0, i32 0, [1 x i8]* @p_str712, [1 x i8]* @p_str713, [1 x i8]* @p_str714, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str715, [1 x i8]* @p_str716)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_V_V_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str704, i32 0, i32 0, [1 x i8]* @p_str705, [1 x i8]* @p_str706, [1 x i8]* @p_str707, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str708, [1 x i8]* @p_str709)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_V_V_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str697, i32 0, i32 0, [1 x i8]* @p_str698, [1 x i8]* @p_str699, [1 x i8]* @p_str700, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str701, [1 x i8]* @p_str702)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_V_V_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str690, i32 0, i32 0, [1 x i8]* @p_str691, [1 x i8]* @p_str692, [1 x i8]* @p_str693, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str694, [1 x i8]* @p_str695)"   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_V_V_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str683, i32 0, i32 0, [1 x i8]* @p_str684, [1 x i8]* @p_str685, [1 x i8]* @p_str686, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str687, [1 x i8]* @p_str688)"   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_V_V_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str676, i32 0, i32 0, [1 x i8]* @p_str677, [1 x i8]* @p_str678, [1 x i8]* @p_str679, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str680, [1 x i8]* @p_str681)"   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_V_V_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str669, i32 0, i32 0, [1 x i8]* @p_str670, [1 x i8]* @p_str671, [1 x i8]* @p_str672, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str673, [1 x i8]* @p_str674)"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str662, i32 0, i32 0, [1 x i8]* @p_str663, [1 x i8]* @p_str664, [1 x i8]* @p_str665, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str666, [1 x i8]* @p_str667)"   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str655, i32 0, i32 0, [1 x i8]* @p_str656, [1 x i8]* @p_str657, [1 x i8]* @p_str658, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str659, [1 x i8]* @p_str660)"   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str648, i32 0, i32 0, [1 x i8]* @p_str649, [1 x i8]* @p_str650, [1 x i8]* @p_str651, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str652, [1 x i8]* @p_str653)"   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str641, i32 0, i32 0, [1 x i8]* @p_str642, [1 x i8]* @p_str643, [1 x i8]* @p_str644, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str645, [1 x i8]* @p_str646)"   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str634, i32 0, i32 0, [1 x i8]* @p_str635, [1 x i8]* @p_str636, [1 x i8]* @p_str637, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str638, [1 x i8]* @p_str639)"   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_13, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str627, i32 0, i32 0, [1 x i8]* @p_str628, [1 x i8]* @p_str629, [1 x i8]* @p_str630, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str631, [1 x i8]* @p_str632)"   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_14, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str620, i32 0, i32 0, [1 x i8]* @p_str621, [1 x i8]* @p_str622, [1 x i8]* @p_str623, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str624, [1 x i8]* @p_str625)"   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_15, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str613, i32 0, i32 0, [1 x i8]* @p_str614, [1 x i8]* @p_str615, [1 x i8]* @p_str616, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str617, [1 x i8]* @p_str618)"   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str606, i32 0, i32 0, [1 x i8]* @p_str607, [1 x i8]* @p_str608, [1 x i8]* @p_str609, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str610, [1 x i8]* @p_str611)"   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str599, i32 0, i32 0, [1 x i8]* @p_str600, [1 x i8]* @p_str601, [1 x i8]* @p_str602, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str603, [1 x i8]* @p_str604)"   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str592, i32 0, i32 0, [1 x i8]* @p_str593, [1 x i8]* @p_str594, [1 x i8]* @p_str595, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str596, [1 x i8]* @p_str597)"   --->   Operation 99 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str585, i32 0, i32 0, [1 x i8]* @p_str586, [1 x i8]* @p_str587, [1 x i8]* @p_str588, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str589, [1 x i8]* @p_str590)"   --->   Operation 100 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str578, i32 0, i32 0, [1 x i8]* @p_str579, [1 x i8]* @p_str580, [1 x i8]* @p_str581, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str582, [1 x i8]* @p_str583)"   --->   Operation 101 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str571, i32 0, i32 0, [1 x i8]* @p_str572, [1 x i8]* @p_str573, [1 x i8]* @p_str574, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str575, [1 x i8]* @p_str576)"   --->   Operation 102 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str564, i32 0, i32 0, [1 x i8]* @p_str565, [1 x i8]* @p_str566, [1 x i8]* @p_str567, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str568, [1 x i8]* @p_str569)"   --->   Operation 103 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @in_compute_y_V_V_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str557, i32 0, i32 0, [1 x i8]* @p_str558, [1 x i8]* @p_str559, [1 x i8]* @p_str560, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str561, [1 x i8]* @p_str562)"   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @mean_pipe1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str424, i32 0, i32 0, [1 x i8]* @p_str425, [1 x i8]* @p_str426, [1 x i8]* @p_str427, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str428, [1 x i8]* @p_str429)"   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @mean_pipe2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str417, i32 0, i32 0, [1 x i8]* @p_str418, [1 x i8]* @p_str419, [1 x i8]* @p_str420, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str421, [1 x i8]* @p_str422)"   --->   Operation 106 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* @n_pipe1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str410, i32 0, i32 0, [1 x i8]* @p_str411, [1 x i8]* @p_str412, [1 x i8]* @p_str413, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str414, [1 x i8]* @p_str415)"   --->   Operation 107 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (1.83ns)   --->   "%empty = call { i512, i8, i8, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %in_V_data_V, i8* %in_V_id_V, i8* %in_V_dest_V, i16* %in_V_user_V, i1* %in_V_last_V)" [src/modules.hpp:2351]   --->   Operation 108 'read' 'empty' <Predicate = true> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_data_V = extractvalue { i512, i8, i8, i16, i1 } %empty, 0" [src/modules.hpp:2351]   --->   Operation 109 'extractvalue' 'tmp_data_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%N = trunc i512 %tmp_data_V to i32" [src/modules.hpp:2352]   --->   Operation 110 'trunc' 'N' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @n_pipe1_V_V, i32 %N)" [src/modules.hpp:2353]   --->   Operation 111 'write' <Predicate = true> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%p_shl = call i38 @_ssdm_op_BitConcatenate.i38.i32.i6(i32 %N, i6 0)" [src/modules.hpp:2352]   --->   Operation 112 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_5 = call i36 @_ssdm_op_BitConcatenate.i36.i32.i4(i32 %N, i4 0)" [src/modules.hpp:2352]   --->   Operation 113 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%p_shl2 = zext i36 %tmp_5 to i38" [src/modules.hpp:2352]   --->   Operation 114 'zext' 'p_shl2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (1.02ns)   --->   "%bound = sub i38 %p_shl, %p_shl2" [src/modules.hpp:2352]   --->   Operation 115 'sub' 'bound' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.65ns)   --->   "br label %0" [src/modules.hpp:2362]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.95>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i38 [ 0, %entry ], [ %indvar_flatten_next, %._crit_edge.i ]"   --->   Operation 117 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%j_i = phi i6 [ 0, %entry ], [ %j, %._crit_edge.i ]"   --->   Operation 118 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (1.08ns)   --->   "%exitcond_flatten = icmp eq i38 %indvar_flatten, %bound" [src/modules.hpp:2352]   --->   Operation 119 'icmp' 'exitcond_flatten' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (1.02ns)   --->   "%indvar_flatten_next = add i38 %indvar_flatten, 1"   --->   Operation 120 'add' 'indvar_flatten_next' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %exitcond_flatten, label %"layernorm_save_data<config_t_layernorm_29>.exit", label %.reset" [src/modules.hpp:2352]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.78ns)   --->   "%tmp_i = icmp eq i6 %j_i, -16" [src/modules.hpp:2364]   --->   Operation 122 'icmp' 'tmp_i' <Predicate = (!exitcond_flatten)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.38ns)   --->   "%j_i_mid2 = select i1 %tmp_i, i6 0, i6 %j_i" [src/modules.hpp:2364]   --->   Operation 123 'select' 'j_i_mid2' <Predicate = (!exitcond_flatten)> <Delay = 0.38> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_8_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str29)" [src/modules.hpp:2364]   --->   Operation 124 'specregionbegin' 'tmp_8_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.78ns)   --->   "%tmp_i_26 = icmp eq i6 %j_i_mid2, 0" [src/modules.hpp:2369]   --->   Operation 125 'icmp' 'tmp_i_26' <Predicate = (!exitcond_flatten)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.78ns)   --->   "%tmp_7_i = icmp eq i6 %j_i_mid2, -17" [src/modules.hpp:2391]   --->   Operation 126 'icmp' 'tmp_7_i' <Predicate = (!exitcond_flatten)> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "br i1 %tmp_7_i, label %.preheader.0.i, label %.reset.._crit_edge.i_crit_edge" [src/modules.hpp:2391]   --->   Operation 127 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str29, i32 %tmp_8_i)" [src/modules.hpp:2422]   --->   Operation 128 'specregionend' 'empty_24' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.78ns)   --->   "%j = add i6 %j_i_mid2, 1" [src/modules.hpp:2364]   --->   Operation 129 'add' 'j' <Predicate = (!exitcond_flatten)> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "br label %0"   --->   Operation 130 'br' <Predicate = (!exitcond_flatten)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.31>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%sum_0_V_1_load = load i41* %sum_0_V_1" [src/modules.hpp:2369]   --->   Operation 131 'load' 'sum_0_V_1_load' <Predicate = (!exitcond_flatten & !tmp_i_26)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%sum_1_V_1_load = load i41* %sum_1_V_1" [src/modules.hpp:2369]   --->   Operation 132 'load' 'sum_1_V_1_load' <Predicate = (!exitcond_flatten & !tmp_i_26)> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%sum_2_V_1_load = load i41* %sum_2_V_1" [src/modules.hpp:2369]   --->   Operation 133 'load' 'sum_2_V_1_load' <Predicate = (!exitcond_flatten & !tmp_i_26)> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%sum_3_V_1_load = load i41* %sum_3_V_1" [src/modules.hpp:2369]   --->   Operation 134 'load' 'sum_3_V_1_load' <Predicate = (!exitcond_flatten & !tmp_i_26)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%sum_4_V_1_load = load i41* %sum_4_V_1" [src/modules.hpp:2369]   --->   Operation 135 'load' 'sum_4_V_1_load' <Predicate = (!exitcond_flatten & !tmp_i_26)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%sum_5_V_1_load = load i41* %sum_5_V_1" [src/modules.hpp:2369]   --->   Operation 136 'load' 'sum_5_V_1_load' <Predicate = (!exitcond_flatten & !tmp_i_26)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%sum_6_V_1_load = load i41* %sum_6_V_1" [src/modules.hpp:2369]   --->   Operation 137 'load' 'sum_6_V_1_load' <Predicate = (!exitcond_flatten & !tmp_i_26)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%sum_7_V_1_load = load i41* %sum_7_V_1" [src/modules.hpp:2369]   --->   Operation 138 'load' 'sum_7_V_1_load' <Predicate = (!exitcond_flatten & !tmp_i_26)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%sum_8_V_1_load = load i41* %sum_8_V_1" [src/modules.hpp:2369]   --->   Operation 139 'load' 'sum_8_V_1_load' <Predicate = (!exitcond_flatten & !tmp_i_26)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%sum_9_V_1_load = load i41* %sum_9_V_1" [src/modules.hpp:2369]   --->   Operation 140 'load' 'sum_9_V_1_load' <Predicate = (!exitcond_flatten & !tmp_i_26)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%sum_10_V_1_load = load i41* %sum_10_V_1" [src/modules.hpp:2369]   --->   Operation 141 'load' 'sum_10_V_1_load' <Predicate = (!exitcond_flatten & !tmp_i_26)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%sum_11_V_1_load = load i41* %sum_11_V_1" [src/modules.hpp:2369]   --->   Operation 142 'load' 'sum_11_V_1_load' <Predicate = (!exitcond_flatten & !tmp_i_26)> <Delay = 0.00>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%sum_12_V_1_load = load i41* %sum_12_V_1" [src/modules.hpp:2369]   --->   Operation 143 'load' 'sum_12_V_1_load' <Predicate = (!exitcond_flatten & !tmp_i_26)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%sum_13_V_1_load = load i41* %sum_13_V_1" [src/modules.hpp:2369]   --->   Operation 144 'load' 'sum_13_V_1_load' <Predicate = (!exitcond_flatten & !tmp_i_26)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%sum_14_V_1_load = load i41* %sum_14_V_1" [src/modules.hpp:2369]   --->   Operation 145 'load' 'sum_14_V_1_load' <Predicate = (!exitcond_flatten & !tmp_i_26)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (0.00ns)   --->   "%sum_15_V_1_load = load i41* %sum_15_V_1" [src/modules.hpp:2369]   --->   Operation 146 'load' 'sum_15_V_1_load' <Predicate = (!exitcond_flatten & !tmp_i_26)> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (1.83ns)   --->   "%empty_25 = call { i512, i8, i8, i16, i1 } @_ssdm_op_Read.ap_fifo.volatile.i512P.i8P.i8P.i16P.i1P(i512* %in_V_data_V, i8* %in_V_id_V, i8* %in_V_dest_V, i16* %in_V_user_V, i1* %in_V_last_V)" [src/modules.hpp:2366]   --->   Operation 147 'read' 'empty_25' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 512> <Depth = 0> <FIFO>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_data_V_2 = extractvalue { i512, i8, i8, i16, i1 } %empty_25, 0" [src/modules.hpp:2366]   --->   Operation 148 'extractvalue' 'tmp_data_V_2' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 149 [1/1] (0.33ns)   --->   "%p_sum_V_15_1_i = select i1 %tmp_i_26, i41 0, i41 %sum_15_V_1_load" [src/modules.hpp:2369]   --->   Operation 149 'select' 'p_sum_V_15_1_i' <Predicate = (!exitcond_flatten)> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (0.33ns)   --->   "%p_sum_V_14_1_i = select i1 %tmp_i_26, i41 0, i41 %sum_14_V_1_load" [src/modules.hpp:2369]   --->   Operation 150 'select' 'p_sum_V_14_1_i' <Predicate = (!exitcond_flatten)> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.33ns)   --->   "%p_sum_V_13_1_i = select i1 %tmp_i_26, i41 0, i41 %sum_13_V_1_load" [src/modules.hpp:2369]   --->   Operation 151 'select' 'p_sum_V_13_1_i' <Predicate = (!exitcond_flatten)> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 152 [1/1] (0.33ns)   --->   "%p_sum_V_12_1_i = select i1 %tmp_i_26, i41 0, i41 %sum_12_V_1_load" [src/modules.hpp:2369]   --->   Operation 152 'select' 'p_sum_V_12_1_i' <Predicate = (!exitcond_flatten)> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.33ns)   --->   "%p_sum_V_11_1_i = select i1 %tmp_i_26, i41 0, i41 %sum_11_V_1_load" [src/modules.hpp:2369]   --->   Operation 153 'select' 'p_sum_V_11_1_i' <Predicate = (!exitcond_flatten)> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.33ns)   --->   "%p_sum_V_10_1_i = select i1 %tmp_i_26, i41 0, i41 %sum_10_V_1_load" [src/modules.hpp:2369]   --->   Operation 154 'select' 'p_sum_V_10_1_i' <Predicate = (!exitcond_flatten)> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.33ns)   --->   "%p_sum_V_9_1_i = select i1 %tmp_i_26, i41 0, i41 %sum_9_V_1_load" [src/modules.hpp:2369]   --->   Operation 155 'select' 'p_sum_V_9_1_i' <Predicate = (!exitcond_flatten)> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.33ns)   --->   "%p_sum_V_8_1_i = select i1 %tmp_i_26, i41 0, i41 %sum_8_V_1_load" [src/modules.hpp:2369]   --->   Operation 156 'select' 'p_sum_V_8_1_i' <Predicate = (!exitcond_flatten)> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.33ns)   --->   "%p_sum_V_7_1_i = select i1 %tmp_i_26, i41 0, i41 %sum_7_V_1_load" [src/modules.hpp:2369]   --->   Operation 157 'select' 'p_sum_V_7_1_i' <Predicate = (!exitcond_flatten)> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.33ns)   --->   "%p_sum_V_6_1_i = select i1 %tmp_i_26, i41 0, i41 %sum_6_V_1_load" [src/modules.hpp:2369]   --->   Operation 158 'select' 'p_sum_V_6_1_i' <Predicate = (!exitcond_flatten)> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.33ns)   --->   "%p_sum_V_5_1_i = select i1 %tmp_i_26, i41 0, i41 %sum_5_V_1_load" [src/modules.hpp:2369]   --->   Operation 159 'select' 'p_sum_V_5_1_i' <Predicate = (!exitcond_flatten)> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.33ns)   --->   "%p_sum_V_4_1_i = select i1 %tmp_i_26, i41 0, i41 %sum_4_V_1_load" [src/modules.hpp:2369]   --->   Operation 160 'select' 'p_sum_V_4_1_i' <Predicate = (!exitcond_flatten)> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.33ns)   --->   "%p_sum_V_3_1_i = select i1 %tmp_i_26, i41 0, i41 %sum_3_V_1_load" [src/modules.hpp:2369]   --->   Operation 161 'select' 'p_sum_V_3_1_i' <Predicate = (!exitcond_flatten)> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.33ns)   --->   "%p_sum_V_2_1_i = select i1 %tmp_i_26, i41 0, i41 %sum_2_V_1_load" [src/modules.hpp:2369]   --->   Operation 162 'select' 'p_sum_V_2_1_i' <Predicate = (!exitcond_flatten)> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.33ns)   --->   "%p_sum_V_1_1_i = select i1 %tmp_i_26, i41 0, i41 %sum_1_V_1_load" [src/modules.hpp:2369]   --->   Operation 163 'select' 'p_sum_V_1_1_i' <Predicate = (!exitcond_flatten)> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.33ns)   --->   "%p_sum_V_0_1_i = select i1 %tmp_i_26, i41 0, i41 %sum_0_V_1_load" [src/modules.hpp:2369]   --->   Operation 164 'select' 'p_sum_V_0_1_i' <Predicate = (!exitcond_flatten)> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%tmp_V_26 = trunc i512 %tmp_data_V_2 to i32" [src/modules.hpp:2382]   --->   Operation 165 'trunc' 'tmp_V_26' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_9_i = sext i32 %tmp_V_26 to i41" [src/modules.hpp:2384]   --->   Operation 166 'sext' 'tmp_9_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_3 = trunc i41 %p_sum_V_0_1_i to i32" [src/modules.hpp:2369]   --->   Operation 167 'trunc' 'tmp_3' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (1.04ns)   --->   "%sum_0_V = add nsw i41 %p_sum_V_0_1_i, %tmp_9_i" [src/modules.hpp:2384]   --->   Operation 168 'add' 'sum_0_V' <Predicate = (!exitcond_flatten)> <Delay = 1.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_V_V_0, i32 %tmp_V_26)" [src/modules.hpp:2386]   --->   Operation 169 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 170 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_0, i32 %tmp_V_26)" [src/modules.hpp:2387]   --->   Operation 170 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_V_28 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_2, i32 32, i32 63)" [src/modules.hpp:2382]   --->   Operation 171 'partselect' 'tmp_V_28' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_9_1_i = sext i32 %tmp_V_28 to i41" [src/modules.hpp:2384]   --->   Operation 172 'sext' 'tmp_9_1_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i41 %p_sum_V_1_1_i to i32" [src/modules.hpp:2369]   --->   Operation 173 'trunc' 'tmp_4' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (1.04ns)   --->   "%sum_1_V = add nsw i41 %p_sum_V_1_1_i, %tmp_9_1_i" [src/modules.hpp:2384]   --->   Operation 174 'add' 'sum_1_V' <Predicate = (!exitcond_flatten)> <Delay = 1.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_V_V_1, i32 %tmp_V_28)" [src/modules.hpp:2386]   --->   Operation 175 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 176 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_1, i32 %tmp_V_28)" [src/modules.hpp:2387]   --->   Operation 176 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_V_29 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_2, i32 64, i32 95)" [src/modules.hpp:2382]   --->   Operation 177 'partselect' 'tmp_V_29' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_9_2_i = sext i32 %tmp_V_29 to i41" [src/modules.hpp:2384]   --->   Operation 178 'sext' 'tmp_9_2_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i41 %p_sum_V_2_1_i to i32" [src/modules.hpp:2369]   --->   Operation 179 'trunc' 'tmp_6' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 180 [1/1] (1.04ns)   --->   "%sum_2_V = add nsw i41 %p_sum_V_2_1_i, %tmp_9_2_i" [src/modules.hpp:2384]   --->   Operation 180 'add' 'sum_2_V' <Predicate = (!exitcond_flatten)> <Delay = 1.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_V_V_2, i32 %tmp_V_29)" [src/modules.hpp:2386]   --->   Operation 181 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 182 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_2, i32 %tmp_V_29)" [src/modules.hpp:2387]   --->   Operation 182 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_V_30 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_2, i32 96, i32 127)" [src/modules.hpp:2382]   --->   Operation 183 'partselect' 'tmp_V_30' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_9_3_i = sext i32 %tmp_V_30 to i41" [src/modules.hpp:2384]   --->   Operation 184 'sext' 'tmp_9_3_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i41 %p_sum_V_3_1_i to i32" [src/modules.hpp:2369]   --->   Operation 185 'trunc' 'tmp_7' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (1.04ns)   --->   "%sum_3_V = add nsw i41 %p_sum_V_3_1_i, %tmp_9_3_i" [src/modules.hpp:2384]   --->   Operation 186 'add' 'sum_3_V' <Predicate = (!exitcond_flatten)> <Delay = 1.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_V_V_3, i32 %tmp_V_30)" [src/modules.hpp:2386]   --->   Operation 187 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 188 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_3, i32 %tmp_V_30)" [src/modules.hpp:2387]   --->   Operation 188 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%tmp_V_31 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_2, i32 128, i32 159)" [src/modules.hpp:2382]   --->   Operation 189 'partselect' 'tmp_V_31' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%tmp_9_4_i = sext i32 %tmp_V_31 to i41" [src/modules.hpp:2384]   --->   Operation 190 'sext' 'tmp_9_4_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%tmp_8 = trunc i41 %p_sum_V_4_1_i to i32" [src/modules.hpp:2369]   --->   Operation 191 'trunc' 'tmp_8' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (1.04ns)   --->   "%sum_4_V = add nsw i41 %p_sum_V_4_1_i, %tmp_9_4_i" [src/modules.hpp:2384]   --->   Operation 192 'add' 'sum_4_V' <Predicate = (!exitcond_flatten)> <Delay = 1.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_V_V_4, i32 %tmp_V_31)" [src/modules.hpp:2386]   --->   Operation 193 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 194 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_4, i32 %tmp_V_31)" [src/modules.hpp:2387]   --->   Operation 194 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_V_32 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_2, i32 160, i32 191)" [src/modules.hpp:2382]   --->   Operation 195 'partselect' 'tmp_V_32' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_9_5_i = sext i32 %tmp_V_32 to i41" [src/modules.hpp:2384]   --->   Operation 196 'sext' 'tmp_9_5_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_9 = trunc i41 %p_sum_V_5_1_i to i32" [src/modules.hpp:2369]   --->   Operation 197 'trunc' 'tmp_9' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (1.04ns)   --->   "%sum_5_V = add nsw i41 %p_sum_V_5_1_i, %tmp_9_5_i" [src/modules.hpp:2384]   --->   Operation 198 'add' 'sum_5_V' <Predicate = (!exitcond_flatten)> <Delay = 1.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_V_V_5, i32 %tmp_V_32)" [src/modules.hpp:2386]   --->   Operation 199 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 200 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_5, i32 %tmp_V_32)" [src/modules.hpp:2387]   --->   Operation 200 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_V_33 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_2, i32 192, i32 223)" [src/modules.hpp:2382]   --->   Operation 201 'partselect' 'tmp_V_33' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_9_6_i = sext i32 %tmp_V_33 to i41" [src/modules.hpp:2384]   --->   Operation 202 'sext' 'tmp_9_6_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i41 %p_sum_V_6_1_i to i32" [src/modules.hpp:2369]   --->   Operation 203 'trunc' 'tmp_10' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (1.04ns)   --->   "%sum_6_V = add nsw i41 %p_sum_V_6_1_i, %tmp_9_6_i" [src/modules.hpp:2384]   --->   Operation 204 'add' 'sum_6_V' <Predicate = (!exitcond_flatten)> <Delay = 1.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 205 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_V_V_6, i32 %tmp_V_33)" [src/modules.hpp:2386]   --->   Operation 205 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 206 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_6, i32 %tmp_V_33)" [src/modules.hpp:2387]   --->   Operation 206 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%tmp_V_34 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_2, i32 224, i32 255)" [src/modules.hpp:2382]   --->   Operation 207 'partselect' 'tmp_V_34' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_9_7_i = sext i32 %tmp_V_34 to i41" [src/modules.hpp:2384]   --->   Operation 208 'sext' 'tmp_9_7_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i41 %p_sum_V_7_1_i to i32" [src/modules.hpp:2369]   --->   Operation 209 'trunc' 'tmp_11' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 210 [1/1] (1.04ns)   --->   "%sum_7_V = add nsw i41 %p_sum_V_7_1_i, %tmp_9_7_i" [src/modules.hpp:2384]   --->   Operation 210 'add' 'sum_7_V' <Predicate = (!exitcond_flatten)> <Delay = 1.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_V_V_7, i32 %tmp_V_34)" [src/modules.hpp:2386]   --->   Operation 211 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 212 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_7, i32 %tmp_V_34)" [src/modules.hpp:2387]   --->   Operation 212 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_V_35 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_2, i32 256, i32 287)" [src/modules.hpp:2382]   --->   Operation 213 'partselect' 'tmp_V_35' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_9_8_i = sext i32 %tmp_V_35 to i41" [src/modules.hpp:2384]   --->   Operation 214 'sext' 'tmp_9_8_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_12 = trunc i41 %p_sum_V_8_1_i to i32" [src/modules.hpp:2369]   --->   Operation 215 'trunc' 'tmp_12' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (1.04ns)   --->   "%sum_8_V = add nsw i41 %p_sum_V_8_1_i, %tmp_9_8_i" [src/modules.hpp:2384]   --->   Operation 216 'add' 'sum_8_V' <Predicate = (!exitcond_flatten)> <Delay = 1.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_V_V_8, i32 %tmp_V_35)" [src/modules.hpp:2386]   --->   Operation 217 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 218 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_8, i32 %tmp_V_35)" [src/modules.hpp:2387]   --->   Operation 218 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_V_36 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_2, i32 288, i32 319)" [src/modules.hpp:2382]   --->   Operation 219 'partselect' 'tmp_V_36' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%tmp_9_9_i = sext i32 %tmp_V_36 to i41" [src/modules.hpp:2384]   --->   Operation 220 'sext' 'tmp_9_9_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_13 = trunc i41 %p_sum_V_9_1_i to i32" [src/modules.hpp:2369]   --->   Operation 221 'trunc' 'tmp_13' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (1.04ns)   --->   "%sum_9_V = add nsw i41 %p_sum_V_9_1_i, %tmp_9_9_i" [src/modules.hpp:2384]   --->   Operation 222 'add' 'sum_9_V' <Predicate = (!exitcond_flatten)> <Delay = 1.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_V_V_9, i32 %tmp_V_36)" [src/modules.hpp:2386]   --->   Operation 223 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 224 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_9, i32 %tmp_V_36)" [src/modules.hpp:2387]   --->   Operation 224 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 225 [1/1] (0.00ns)   --->   "%tmp_V_37 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_2, i32 320, i32 351)" [src/modules.hpp:2382]   --->   Operation 225 'partselect' 'tmp_V_37' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_9_i_28 = sext i32 %tmp_V_37 to i41" [src/modules.hpp:2384]   --->   Operation 226 'sext' 'tmp_9_i_28' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%tmp_14 = trunc i41 %p_sum_V_10_1_i to i32" [src/modules.hpp:2369]   --->   Operation 227 'trunc' 'tmp_14' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (1.04ns)   --->   "%sum_10_V = add nsw i41 %p_sum_V_10_1_i, %tmp_9_i_28" [src/modules.hpp:2384]   --->   Operation 228 'add' 'sum_10_V' <Predicate = (!exitcond_flatten)> <Delay = 1.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 229 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_V_V_10, i32 %tmp_V_37)" [src/modules.hpp:2386]   --->   Operation 229 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 230 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_10, i32 %tmp_V_37)" [src/modules.hpp:2387]   --->   Operation 230 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%tmp_V_38 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_2, i32 352, i32 383)" [src/modules.hpp:2382]   --->   Operation 231 'partselect' 'tmp_V_38' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%tmp_9_10_i = sext i32 %tmp_V_38 to i41" [src/modules.hpp:2384]   --->   Operation 232 'sext' 'tmp_9_10_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i41 %p_sum_V_11_1_i to i32" [src/modules.hpp:2369]   --->   Operation 233 'trunc' 'tmp_15' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (1.04ns)   --->   "%sum_11_V = add nsw i41 %p_sum_V_11_1_i, %tmp_9_10_i" [src/modules.hpp:2384]   --->   Operation 234 'add' 'sum_11_V' <Predicate = (!exitcond_flatten)> <Delay = 1.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_V_V_11, i32 %tmp_V_38)" [src/modules.hpp:2386]   --->   Operation 235 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 236 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_11, i32 %tmp_V_38)" [src/modules.hpp:2387]   --->   Operation 236 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_V_39 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_2, i32 384, i32 415)" [src/modules.hpp:2382]   --->   Operation 237 'partselect' 'tmp_V_39' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_9_11_i = sext i32 %tmp_V_39 to i41" [src/modules.hpp:2384]   --->   Operation 238 'sext' 'tmp_9_11_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_16 = trunc i41 %p_sum_V_12_1_i to i32" [src/modules.hpp:2369]   --->   Operation 239 'trunc' 'tmp_16' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (1.04ns)   --->   "%sum_12_V = add nsw i41 %p_sum_V_12_1_i, %tmp_9_11_i" [src/modules.hpp:2384]   --->   Operation 240 'add' 'sum_12_V' <Predicate = (!exitcond_flatten)> <Delay = 1.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 241 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_V_V_12, i32 %tmp_V_39)" [src/modules.hpp:2386]   --->   Operation 241 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 242 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_12, i32 %tmp_V_39)" [src/modules.hpp:2387]   --->   Operation 242 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_V_40 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_2, i32 416, i32 447)" [src/modules.hpp:2382]   --->   Operation 243 'partselect' 'tmp_V_40' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_9_12_i = sext i32 %tmp_V_40 to i41" [src/modules.hpp:2384]   --->   Operation 244 'sext' 'tmp_9_12_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_17 = trunc i41 %p_sum_V_13_1_i to i32" [src/modules.hpp:2369]   --->   Operation 245 'trunc' 'tmp_17' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (1.04ns)   --->   "%sum_13_V = add nsw i41 %p_sum_V_13_1_i, %tmp_9_12_i" [src/modules.hpp:2384]   --->   Operation 246 'add' 'sum_13_V' <Predicate = (!exitcond_flatten)> <Delay = 1.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 247 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_V_V_13, i32 %tmp_V_40)" [src/modules.hpp:2386]   --->   Operation 247 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 248 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_13, i32 %tmp_V_40)" [src/modules.hpp:2387]   --->   Operation 248 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_V_41 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_2, i32 448, i32 479)" [src/modules.hpp:2382]   --->   Operation 249 'partselect' 'tmp_V_41' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_9_13_i = sext i32 %tmp_V_41 to i41" [src/modules.hpp:2384]   --->   Operation 250 'sext' 'tmp_9_13_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_18 = trunc i41 %p_sum_V_14_1_i to i32" [src/modules.hpp:2369]   --->   Operation 251 'trunc' 'tmp_18' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (1.04ns)   --->   "%sum_14_V = add nsw i41 %p_sum_V_14_1_i, %tmp_9_13_i" [src/modules.hpp:2384]   --->   Operation 252 'add' 'sum_14_V' <Predicate = (!exitcond_flatten)> <Delay = 1.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 253 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_V_V_14, i32 %tmp_V_41)" [src/modules.hpp:2386]   --->   Operation 253 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 254 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_14, i32 %tmp_V_41)" [src/modules.hpp:2387]   --->   Operation 254 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%tmp_V_42 = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %tmp_data_V_2, i32 480, i32 511)" [src/modules.hpp:2382]   --->   Operation 255 'partselect' 'tmp_V_42' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_9_14_i = sext i32 %tmp_V_42 to i41" [src/modules.hpp:2384]   --->   Operation 256 'sext' 'tmp_9_14_i' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%tmp_19 = trunc i41 %p_sum_V_15_1_i to i32" [src/modules.hpp:2369]   --->   Operation 257 'trunc' 'tmp_19' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (1.04ns)   --->   "%sum_15_V = add nsw i41 %p_sum_V_15_1_i, %tmp_9_14_i" [src/modules.hpp:2384]   --->   Operation 258 'add' 'sum_15_V' <Predicate = (!exitcond_flatten)> <Delay = 1.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 259 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_V_V_15, i32 %tmp_V_42)" [src/modules.hpp:2386]   --->   Operation 259 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 260 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @in_compute_y_V_V_15, i32 %tmp_V_42)" [src/modules.hpp:2387]   --->   Operation 260 'write' <Predicate = (!exitcond_flatten)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "store i41 %sum_15_V, i41* %sum_15_V_1" [src/modules.hpp:2384]   --->   Operation 261 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "store i41 %sum_14_V, i41* %sum_14_V_1" [src/modules.hpp:2384]   --->   Operation 262 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (0.00ns)   --->   "store i41 %sum_13_V, i41* %sum_13_V_1" [src/modules.hpp:2384]   --->   Operation 263 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "store i41 %sum_12_V, i41* %sum_12_V_1" [src/modules.hpp:2384]   --->   Operation 264 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.00ns)   --->   "store i41 %sum_11_V, i41* %sum_11_V_1" [src/modules.hpp:2384]   --->   Operation 265 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "store i41 %sum_10_V, i41* %sum_10_V_1" [src/modules.hpp:2384]   --->   Operation 266 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (0.00ns)   --->   "store i41 %sum_9_V, i41* %sum_9_V_1" [src/modules.hpp:2384]   --->   Operation 267 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "store i41 %sum_8_V, i41* %sum_8_V_1" [src/modules.hpp:2384]   --->   Operation 268 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "store i41 %sum_7_V, i41* %sum_7_V_1" [src/modules.hpp:2384]   --->   Operation 269 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (0.00ns)   --->   "store i41 %sum_6_V, i41* %sum_6_V_1" [src/modules.hpp:2384]   --->   Operation 270 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "store i41 %sum_5_V, i41* %sum_5_V_1" [src/modules.hpp:2384]   --->   Operation 271 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.00ns)   --->   "store i41 %sum_4_V, i41* %sum_4_V_1" [src/modules.hpp:2384]   --->   Operation 272 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "store i41 %sum_3_V, i41* %sum_3_V_1" [src/modules.hpp:2384]   --->   Operation 273 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (0.00ns)   --->   "store i41 %sum_2_V, i41* %sum_2_V_1" [src/modules.hpp:2384]   --->   Operation 274 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "store i41 %sum_1_V, i41* %sum_1_V_1" [src/modules.hpp:2384]   --->   Operation 275 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "store i41 %sum_0_V, i41* %sum_0_V_1" [src/modules.hpp:2384]   --->   Operation 276 'store' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (1.04ns)   --->   "%tmp1 = add i41 %sum_12_V, %sum_11_V" [src/modules.hpp:2394]   --->   Operation 277 'add' 'tmp1' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 278 [1/1] (1.04ns)   --->   "%tmp4 = add i41 %sum_10_V, %sum_9_V" [src/modules.hpp:2394]   --->   Operation 278 'add' 'tmp4' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 279 [1/1] (1.04ns)   --->   "%tmp8 = add i41 %sum_2_V, %sum_1_V" [src/modules.hpp:2394]   --->   Operation 279 'add' 'tmp8' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp11 = add i41 %sum_5_V, %sum_15_V" [src/modules.hpp:2394]   --->   Operation 280 'add' 'tmp11' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 281 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%tmp12 = add i41 %tmp11, %sum_6_V" [src/modules.hpp:2394]   --->   Operation 281 'add' 'tmp12' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.75> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 282 [1/1] (1.01ns)   --->   "%tmp15 = add i32 %tmp_V_26, %tmp_3" [src/modules.hpp:2397]   --->   Operation 282 'add' 'tmp15' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 283 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp18 = add i32 %tmp_V_28, %tmp_6" [src/modules.hpp:2397]   --->   Operation 283 'add' 'tmp18' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 284 [1/1] (1.01ns)   --->   "%tmp19 = add i32 %tmp_V_29, %tmp_7" [src/modules.hpp:2397]   --->   Operation 284 'add' 'tmp19' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 285 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp20 = add i32 %tmp19, %tmp18" [src/modules.hpp:2397]   --->   Operation 285 'add' 'tmp20' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 286 [1/1] (1.01ns)   --->   "%tmp22 = add i32 %tmp_V_30, %tmp_8" [src/modules.hpp:2397]   --->   Operation 286 'add' 'tmp22' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 287 [1/1] (1.01ns)   --->   "%tmp23 = add i32 %tmp_V_31, %tmp_9" [src/modules.hpp:2397]   --->   Operation 287 'add' 'tmp23' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 288 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp24 = add i32 %tmp23, %tmp22" [src/modules.hpp:2397]   --->   Operation 288 'add' 'tmp24' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 289 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp25 = add i32 %tmp_V_32, %tmp_10" [src/modules.hpp:2397]   --->   Operation 289 'add' 'tmp25' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 290 [1/1] (1.01ns)   --->   "%tmp26 = add i32 %tmp_V_33, %tmp_11" [src/modules.hpp:2397]   --->   Operation 290 'add' 'tmp26' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 291 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp27 = add i32 %tmp26, %tmp25" [src/modules.hpp:2397]   --->   Operation 291 'add' 'tmp27' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 292 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp28 = add i32 %tmp27, %tmp24" [src/modules.hpp:2397]   --->   Operation 292 'add' 'tmp28' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 293 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp30 = add i32 %tmp_V_34, %tmp_12" [src/modules.hpp:2397]   --->   Operation 293 'add' 'tmp30' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 294 [1/1] (1.01ns)   --->   "%tmp31 = add i32 %tmp_V_35, %tmp_13" [src/modules.hpp:2397]   --->   Operation 294 'add' 'tmp31' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 295 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp32 = add i32 %tmp31, %tmp30" [src/modules.hpp:2397]   --->   Operation 295 'add' 'tmp32' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 296 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp33 = add i32 %tmp_V_36, %tmp_14" [src/modules.hpp:2397]   --->   Operation 296 'add' 'tmp33' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 297 [1/1] (1.01ns)   --->   "%tmp34 = add i32 %tmp_V_37, %tmp_15" [src/modules.hpp:2397]   --->   Operation 297 'add' 'tmp34' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 298 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp35 = add i32 %tmp34, %tmp33" [src/modules.hpp:2397]   --->   Operation 298 'add' 'tmp35' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 299 [1/1] (1.01ns)   --->   "%tmp37 = add i32 %tmp_V_38, %tmp_16" [src/modules.hpp:2397]   --->   Operation 299 'add' 'tmp37' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 300 [1/1] (1.01ns)   --->   "%tmp38 = add i32 %tmp_V_39, %tmp_17" [src/modules.hpp:2397]   --->   Operation 300 'add' 'tmp38' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 301 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp39 = add i32 %tmp38, %tmp37" [src/modules.hpp:2397]   --->   Operation 301 'add' 'tmp39' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 302 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp40 = add i32 %tmp_V_40, %tmp_18" [src/modules.hpp:2397]   --->   Operation 302 'add' 'tmp40' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 303 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp41 = add i32 %tmp_19, %tmp_V_42" [src/modules.hpp:2397]   --->   Operation 303 'add' 'tmp41' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 304 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp42 = add i32 %tmp41, %tmp_V_41" [src/modules.hpp:2397]   --->   Operation 304 'add' 'tmp42' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 305 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp43 = add i32 %tmp42, %tmp40" [src/modules.hpp:2397]   --->   Operation 305 'add' 'tmp43' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 306 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp45 = add i32 %tmp43, %tmp39" [src/modules.hpp:2397]   --->   Operation 306 'add' 'tmp45' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 4.36>
ST_4 : Operation 307 [1/1] (0.00ns)   --->   "%p_0300_1_i_load = load i41* %p_0300_1_i" [src/modules.hpp:2369]   --->   Operation 307 'load' 'p_0300_1_i_load' <Predicate = (!exitcond_flatten & !tmp_i_26)> <Delay = 0.00>
ST_4 : Operation 308 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 48, i64 24576, i64 12288)"   --->   Operation 308 'speclooptripcount' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 309 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/modules.hpp:2365]   --->   Operation 309 'specpipeline' <Predicate = (!exitcond_flatten)> <Delay = 0.00>
ST_4 : Operation 310 [1/1] (0.33ns)   --->   "%p_0300_1_i_27 = select i1 %tmp_i_26, i41 0, i41 %p_0300_1_i_load" [src/modules.hpp:2369]   --->   Operation 310 'select' 'p_0300_1_i_27' <Predicate = (!exitcond_flatten)> <Delay = 0.33> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 311 [1/1] (0.65ns)   --->   "store i41 %p_0300_1_i_27, i41* %p_0300_1_i" [src/modules.hpp:2369]   --->   Operation 311 'store' <Predicate = (!tmp_7_i)> <Delay = 0.65>
ST_4 : Operation 312 [1/1] (0.00ns)   --->   "br label %._crit_edge.i" [src/modules.hpp:2391]   --->   Operation 312 'br' <Predicate = (!tmp_7_i)> <Delay = 0.00>
ST_4 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i41 %p_0300_1_i_27 to i32" [src/modules.hpp:2369]   --->   Operation 313 'trunc' 'tmp_20' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.00>
ST_4 : Operation 314 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = add i41 %sum_13_V, %sum_14_V" [src/modules.hpp:2394]   --->   Operation 314 'add' 'tmp' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 315 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%tmp2 = add i41 %tmp1, %tmp" [src/modules.hpp:2394]   --->   Operation 315 'add' 'tmp2' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.75> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 316 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp3 = add i41 %sum_8_V, %sum_7_V" [src/modules.hpp:2394]   --->   Operation 316 'add' 'tmp3' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 317 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%tmp5 = add i41 %tmp4, %tmp3" [src/modules.hpp:2394]   --->   Operation 317 'add' 'tmp5' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.75> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 318 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp6 = add i41 %tmp5, %tmp2" [src/modules.hpp:2394]   --->   Operation 318 'add' 'tmp6' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 319 [1/1] (1.04ns)   --->   "%tmp7 = add i41 %p_0300_1_i_27, %sum_0_V" [src/modules.hpp:2394]   --->   Operation 319 'add' 'tmp7' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.04> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 320 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp9 = add i41 %tmp8, %tmp7" [src/modules.hpp:2394]   --->   Operation 320 'add' 'tmp9' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 321 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp10 = add i41 %sum_4_V, %sum_3_V" [src/modules.hpp:2394]   --->   Operation 321 'add' 'tmp10' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 322 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%tmp13 = add i41 %tmp12, %tmp10" [src/modules.hpp:2394]   --->   Operation 322 'add' 'tmp13' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.75> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 323 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%tmp14 = add i41 %tmp13, %tmp9" [src/modules.hpp:2394]   --->   Operation 323 'add' 'tmp14' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.75> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 324 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%sum_val_V_14_i = add nsw i41 %tmp14, %tmp6" [src/modules.hpp:2394]   --->   Operation 324 'add' 'sum_val_V_14_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.75> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 325 [1/1] (1.01ns)   --->   "%tmp16 = add i32 %tmp_20, %tmp_4" [src/modules.hpp:2397]   --->   Operation 325 'add' 'tmp16' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 326 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp17 = add i32 %tmp16, %tmp15" [src/modules.hpp:2397]   --->   Operation 326 'add' 'tmp17' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 327 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp21 = add i32 %tmp20, %tmp17" [src/modules.hpp:2397]   --->   Operation 327 'add' 'tmp21' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 328 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp29 = add i32 %tmp28, %tmp21" [src/modules.hpp:2397]   --->   Operation 328 'add' 'tmp29' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 329 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp36 = add i32 %tmp35, %tmp32" [src/modules.hpp:2397]   --->   Operation 329 'add' 'tmp36' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 330 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp44 = add i32 %tmp45, %tmp36" [src/modules.hpp:2397]   --->   Operation 330 'add' 'tmp44' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 331 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp_1_i = add i32 %tmp44, %tmp29" [src/modules.hpp:2397]   --->   Operation 331 'add' 'tmp_1_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.73> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_46 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %tmp_1_i, i32 31)" [src/modules.hpp:2397]   --->   Operation 332 'bitselect' 'tmp_46' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.00>
ST_4 : Operation 333 [45/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 333 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 334 [1/1] (0.00ns)   --->   "br i1 %tmp_46, label %1, label %3" [src/modules.hpp:2397]   --->   Operation 334 'br' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.00>
ST_4 : Operation 335 [1/1] (0.65ns)   --->   "store i41 %sum_val_V_14_i, i41* %p_0300_1_i" [src/modules.hpp:2394]   --->   Operation 335 'store' <Predicate = (tmp_7_i)> <Delay = 0.65>

State 5 <SV = 4> <Delay = 1.47>
ST_5 : Operation 336 [44/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 336 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.47>
ST_6 : Operation 337 [43/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 337 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.47>
ST_7 : Operation 338 [42/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 338 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.47>
ST_8 : Operation 339 [41/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 339 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 1.47>
ST_9 : Operation 340 [40/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 340 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 1.47>
ST_10 : Operation 341 [39/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 341 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.47>
ST_11 : Operation 342 [38/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 342 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 1.47>
ST_12 : Operation 343 [37/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 343 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 1.47>
ST_13 : Operation 344 [36/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 344 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 1.47>
ST_14 : Operation 345 [35/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 345 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 1.47>
ST_15 : Operation 346 [34/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 346 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 1.47>
ST_16 : Operation 347 [33/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 347 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 1.47>
ST_17 : Operation 348 [32/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 348 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 1.47>
ST_18 : Operation 349 [31/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 349 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 1.47>
ST_19 : Operation 350 [30/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 350 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 1.47>
ST_20 : Operation 351 [29/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 351 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 1.47>
ST_21 : Operation 352 [28/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 352 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 1.47>
ST_22 : Operation 353 [27/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 353 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.47>
ST_23 : Operation 354 [26/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 354 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 1.47>
ST_24 : Operation 355 [25/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 355 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 1.47>
ST_25 : Operation 356 [24/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 356 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 1.47>
ST_26 : Operation 357 [23/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 357 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 1.47>
ST_27 : Operation 358 [22/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 358 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.47>
ST_28 : Operation 359 [21/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 359 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 1.47>
ST_29 : Operation 360 [20/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 360 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 1.47>
ST_30 : Operation 361 [19/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 361 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 1.47>
ST_31 : Operation 362 [18/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 362 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 1.47>
ST_32 : Operation 363 [17/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 363 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.47>
ST_33 : Operation 364 [16/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 364 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 1.47>
ST_34 : Operation 365 [15/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 365 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 1.47>
ST_35 : Operation 366 [14/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 366 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 1.47>
ST_36 : Operation 367 [13/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 367 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 1.47>
ST_37 : Operation 368 [12/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 368 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 1.47>
ST_38 : Operation 369 [11/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 369 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 1.47>
ST_39 : Operation 370 [10/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 370 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 1.47>
ST_40 : Operation 371 [9/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 371 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 1.47>
ST_41 : Operation 372 [8/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 372 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 1.47>
ST_42 : Operation 373 [7/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 373 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 1.47>
ST_43 : Operation 374 [6/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 374 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 1.47>
ST_44 : Operation 375 [5/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 375 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 1.47>
ST_45 : Operation 376 [4/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 376 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 1.47>
ST_46 : Operation 377 [3/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 377 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 3.67>
ST_47 : Operation 378 [2/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 378 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 379 [1/1] (0.00ns)   --->   "%sext3_cast = sext i41 %sum_val_V_14_i to i83" [src/modules.hpp:2412]   --->   Operation 379 'sext' 'sext3_cast' <Predicate = (!exitcond_flatten & tmp_7_i & !tmp_46)> <Delay = 0.00>
ST_47 : Operation 380 [1/1] (3.67ns)   --->   "%mul4 = mul i83 %sext3_cast, 2932031007403" [src/modules.hpp:2412]   --->   Operation 380 'mul' 'mul4' <Predicate = (!exitcond_flatten & tmp_7_i & !tmp_46)> <Delay = 3.67> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 381 [1/1] (0.00ns)   --->   "%tmp_52 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %sum_val_V_14_i, i32 40)" [src/modules.hpp:2412]   --->   Operation 381 'bitselect' 'tmp_52' <Predicate = (!exitcond_flatten & tmp_7_i & !tmp_46)> <Delay = 0.00>
ST_47 : Operation 382 [1/1] (0.00ns)   --->   "%tmp_54 = call i32 @_ssdm_op_PartSelect.i32.i83.i32.i32(i83 %mul4, i32 51, i32 82)" [src/modules.hpp:2412]   --->   Operation 382 'partselect' 'tmp_54' <Predicate = (!exitcond_flatten & tmp_7_i & !tmp_46)> <Delay = 0.00>
ST_47 : Operation 383 [1/1] (0.00ns)   --->   "%sext_cast = sext i41 %sum_val_V_14_i to i83" [src/modules.hpp:2401]   --->   Operation 383 'sext' 'sext_cast' <Predicate = (!exitcond_flatten & tmp_7_i & tmp_46)> <Delay = 0.00>
ST_47 : Operation 384 [1/1] (3.67ns)   --->   "%mul = mul i83 %sext_cast, 2932031007403" [src/modules.hpp:2401]   --->   Operation 384 'mul' 'mul' <Predicate = (!exitcond_flatten & tmp_7_i & tmp_46)> <Delay = 3.67> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.67> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 385 [1/1] (0.00ns)   --->   "%tmp_49 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %sum_val_V_14_i, i32 40)" [src/modules.hpp:2401]   --->   Operation 385 'bitselect' 'tmp_49' <Predicate = (!exitcond_flatten & tmp_7_i & tmp_46)> <Delay = 0.00>
ST_47 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_51 = call i32 @_ssdm_op_PartSelect.i32.i83.i32.i32(i83 %mul, i32 51, i32 82)" [src/modules.hpp:2401]   --->   Operation 386 'partselect' 'tmp_51' <Predicate = (!exitcond_flatten & tmp_7_i & tmp_46)> <Delay = 0.00>

State 48 <SV = 47> <Delay = 4.21>
ST_48 : Operation 387 [1/45] (1.47ns)   --->   "%tmp_3_i = srem i41 %sum_val_V_14_i, 768" [src/modules.hpp:2399]   --->   Operation 387 'srem' 'tmp_3_i' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 1.47> <Core = "DivnS">   --->   Core 23 'DivnS' <Latency = 44> <II = 1> <Delay = 1.47> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 388 [1/1] (0.00ns)   --->   "%ret_V = trunc i41 %tmp_3_i to i33" [src/modules.hpp:2399]   --->   Operation 388 'trunc' 'ret_V' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.00>
ST_48 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_48 = trunc i41 %tmp_3_i to i11" [src/modules.hpp:2397]   --->   Operation 389 'trunc' 'tmp_48' <Predicate = (!exitcond_flatten & tmp_7_i)> <Delay = 0.00>
ST_48 : Operation 390 [1/1] (0.94ns)   --->   "%tmp_14_i = icmp sgt i11 %tmp_48, 384" [src/modules.hpp:2410]   --->   Operation 390 'icmp' 'tmp_14_i' <Predicate = (!exitcond_flatten & tmp_7_i & !tmp_46)> <Delay = 0.94> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 391 [1/1] (1.23ns)   --->   "%neg_mul5 = sub i83 0, %mul4" [src/modules.hpp:2412]   --->   Operation 391 'sub' 'neg_mul5' <Predicate = (!exitcond_flatten & tmp_7_i & !tmp_46 & tmp_52)> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node neg_ti8)   --->   "%tmp_53 = call i32 @_ssdm_op_PartSelect.i32.i83.i32.i32(i83 %neg_mul5, i32 51, i32 82)" [src/modules.hpp:2412]   --->   Operation 392 'partselect' 'tmp_53' <Predicate = (!exitcond_flatten & tmp_7_i & !tmp_46 & tmp_52)> <Delay = 0.00>
ST_48 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node neg_ti8)   --->   "%p_v_v = select i1 %tmp_52, i32 %tmp_53, i32 %tmp_54" [src/modules.hpp:2412]   --->   Operation 393 'select' 'p_v_v' <Predicate = (!exitcond_flatten & tmp_7_i & !tmp_46 & tmp_52)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 394 [1/1] (1.01ns) (out node of the LUT)   --->   "%neg_ti8 = sub i32 0, %p_v_v" [src/modules.hpp:2412]   --->   Operation 394 'sub' 'neg_ti8' <Predicate = (!exitcond_flatten & tmp_7_i & !tmp_46 & tmp_52)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 395 [1/1] (0.44ns)   --->   "%mean_V_1 = select i1 %tmp_52, i32 %neg_ti8, i32 %tmp_54" [src/modules.hpp:2412]   --->   Operation 395 'select' 'mean_V_1' <Predicate = (!exitcond_flatten & tmp_7_i & !tmp_46)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 396 [1/1] (0.69ns)   --->   "br i1 %tmp_14_i, label %4, label %5" [src/modules.hpp:2410]   --->   Operation 396 'br' <Predicate = (!exitcond_flatten & tmp_7_i & !tmp_46)> <Delay = 0.69>
ST_48 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%r_V = xor i33 %ret_V, -1" [src/modules.hpp:2399]   --->   Operation 397 'xor' 'r_V' <Predicate = (!exitcond_flatten & tmp_7_i & tmp_46)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node ret_V_2)   --->   "%lhs_V = sext i33 %r_V to i34" [src/modules.hpp:2399]   --->   Operation 398 'sext' 'lhs_V' <Predicate = (!exitcond_flatten & tmp_7_i & tmp_46)> <Delay = 0.00>
ST_48 : Operation 399 [1/1] (1.01ns) (out node of the LUT)   --->   "%ret_V_2 = add nsw i34 %lhs_V, 1" [src/modules.hpp:2399]   --->   Operation 399 'add' 'ret_V_2' <Predicate = (!exitcond_flatten & tmp_7_i & tmp_46)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 400 [1/1] (1.02ns)   --->   "%tmp_4_i = icmp sgt i34 %ret_V_2, 384" [src/modules.hpp:2399]   --->   Operation 400 'icmp' 'tmp_4_i' <Predicate = (!exitcond_flatten & tmp_7_i & tmp_46)> <Delay = 1.02> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 401 [1/1] (1.23ns)   --->   "%neg_mul = sub i83 0, %mul" [src/modules.hpp:2401]   --->   Operation 401 'sub' 'neg_mul' <Predicate = (!exitcond_flatten & tmp_7_i & tmp_46 & tmp_49)> <Delay = 1.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%tmp_50 = call i32 @_ssdm_op_PartSelect.i32.i83.i32.i32(i83 %neg_mul, i32 51, i32 82)" [src/modules.hpp:2401]   --->   Operation 402 'partselect' 'tmp_50' <Predicate = (!exitcond_flatten & tmp_7_i & tmp_46 & tmp_49)> <Delay = 0.00>
ST_48 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node neg_ti)   --->   "%p_v9_v = select i1 %tmp_49, i32 %tmp_50, i32 %tmp_51" [src/modules.hpp:2401]   --->   Operation 403 'select' 'p_v9_v' <Predicate = (!exitcond_flatten & tmp_7_i & tmp_46 & tmp_49)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 404 [1/1] (1.01ns) (out node of the LUT)   --->   "%neg_ti = sub i32 0, %p_v9_v" [src/modules.hpp:2401]   --->   Operation 404 'sub' 'neg_ti' <Predicate = (!exitcond_flatten & tmp_7_i & tmp_46 & tmp_49)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 405 [1/1] (0.44ns)   --->   "%mean_V = select i1 %tmp_49, i32 %neg_ti, i32 %tmp_51" [src/modules.hpp:2401]   --->   Operation 405 'select' 'mean_V' <Predicate = (!exitcond_flatten & tmp_7_i & tmp_46)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_48 : Operation 406 [1/1] (0.69ns)   --->   "br i1 %tmp_4_i, label %2, label %5" [src/modules.hpp:2399]   --->   Operation 406 'br' <Predicate = (!exitcond_flatten & tmp_7_i & tmp_46)> <Delay = 0.69>

State 49 <SV = 48> <Delay = 3.54>
ST_49 : Operation 407 [1/1] (1.01ns)   --->   "%mean_V_3 = add i32 %mean_V_1, 1" [src/modules.hpp:2412]   --->   Operation 407 'add' 'mean_V_3' <Predicate = (!exitcond_flatten & tmp_7_i & !tmp_46 & tmp_14_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 408 [1/1] (0.69ns)   --->   "br label %5" [src/modules.hpp:2413]   --->   Operation 408 'br' <Predicate = (!exitcond_flatten & tmp_7_i & !tmp_46 & tmp_14_i)> <Delay = 0.69>
ST_49 : Operation 409 [1/1] (1.01ns)   --->   "%mean_V_2 = add i32 %mean_V, -1" [src/modules.hpp:2401]   --->   Operation 409 'add' 'mean_V_2' <Predicate = (!exitcond_flatten & tmp_7_i & tmp_46 & tmp_4_i)> <Delay = 1.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 410 [1/1] (0.69ns)   --->   "br label %5" [src/modules.hpp:2402]   --->   Operation 410 'br' <Predicate = (!exitcond_flatten & tmp_7_i & tmp_46 & tmp_4_i)> <Delay = 0.69>
ST_49 : Operation 411 [1/1] (0.00ns)   --->   "%tmp_V_43 = phi i32 [ %mean_V_2, %2 ], [ %mean_V_3, %4 ], [ %mean_V, %1 ], [ %mean_V_1, %3 ]"   --->   Operation 411 'phi' 'tmp_V_43' <Predicate = (tmp_7_i)> <Delay = 0.00>
ST_49 : Operation 412 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @mean_pipe1_V_V, i32 %tmp_V_43)" [src/modules.hpp:2419]   --->   Operation 412 'write' <Predicate = (tmp_7_i)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_49 : Operation 413 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* @mean_pipe2_V_V, i32 %tmp_V_43)" [src/modules.hpp:2420]   --->   Operation 413 'write' <Predicate = (tmp_7_i)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_49 : Operation 414 [1/1] (0.00ns)   --->   "br label %._crit_edge.i" [src/modules.hpp:2421]   --->   Operation 414 'br' <Predicate = (tmp_7_i)> <Delay = 0.00>

State 50 <SV = 2> <Delay = 0.00>
ST_50 : Operation 415 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 415 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 3.68ns
The critical path consists of the following:
	fifo read on port 'in_V_data_V' (src/modules.hpp:2351) [98]  (1.84 ns)
	fifo write on port 'n_pipe1_V_V' (src/modules.hpp:2353) [101]  (1.84 ns)

 <State 2>: 1.95ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', src/modules.hpp:2364) [109]  (0 ns)
	'icmp' operation ('tmp_i', src/modules.hpp:2364) [132]  (0.785 ns)
	'select' operation ('j_i_mid2', src/modules.hpp:2364) [133]  (0.384 ns)
	'icmp' operation ('tmp_i_26', src/modules.hpp:2369) [138]  (0.785 ns)

 <State 3>: 4.32ns
The critical path consists of the following:
	fifo read on port 'in_V_data_V' (src/modules.hpp:2366) [136]  (1.84 ns)
	'add' operation ('tmp26', src/modules.hpp:2397) [302]  (1.02 ns)
	'add' operation ('tmp27', src/modules.hpp:2397) [303]  (0.731 ns)
	'add' operation ('tmp28', src/modules.hpp:2397) [304]  (0.731 ns)

 <State 4>: 4.37ns
The critical path consists of the following:
	'load' operation ('p_0300_1_i_load', src/modules.hpp:2369) on local variable 'p_0300_1_i' [130]  (0 ns)
	'select' operation ('p_0300_1_i_27', src/modules.hpp:2369) [155]  (0.337 ns)
	'add' operation ('tmp7', src/modules.hpp:2394) [282]  (1.04 ns)
	'add' operation ('tmp9', src/modules.hpp:2394) [284]  (0 ns)
	'add' operation ('tmp14', src/modules.hpp:2394) [289]  (0.755 ns)
	'add' operation ('sum_val_V_14_i', src/modules.hpp:2394) [290]  (0.755 ns)
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 5>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 6>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 7>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 8>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 9>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 10>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 11>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 12>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 13>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 14>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 15>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 16>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 17>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 18>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 19>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 20>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 21>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 22>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 23>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 24>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 25>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 26>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 27>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 28>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 29>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 30>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 31>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 32>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 33>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 34>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 35>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 36>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 37>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 38>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 39>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 40>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 41>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 42>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 43>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 44>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 45>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 46>: 1.48ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)

 <State 47>: 3.68ns
The critical path consists of the following:
	'mul' operation ('mul4', src/modules.hpp:2412) [331]  (3.68 ns)

 <State 48>: 4.21ns
The critical path consists of the following:
	'srem' operation ('tmp_3_i', src/modules.hpp:2399) [324]  (1.48 ns)
	'xor' operation ('r.V', src/modules.hpp:2399) [344]  (0 ns)
	'add' operation ('ret.V', src/modules.hpp:2399) [346]  (1.02 ns)
	'icmp' operation ('tmp_4_i', src/modules.hpp:2399) [347]  (1.02 ns)
	multiplexor before 'phi' operation ('mean.V') with incoming values : ('mean.V', src/modules.hpp:2412) ('mean.V', src/modules.hpp:2401) [362]  (0.694 ns)

 <State 49>: 3.55ns
The critical path consists of the following:
	'add' operation ('mean.V', src/modules.hpp:2412) [341]  (1.02 ns)
	multiplexor before 'phi' operation ('mean.V') with incoming values : ('mean.V', src/modules.hpp:2412) ('mean.V', src/modules.hpp:2401) [362]  (0.694 ns)
	'phi' operation ('mean.V') with incoming values : ('mean.V', src/modules.hpp:2412) ('mean.V', src/modules.hpp:2401) [362]  (0 ns)
	fifo write on port 'mean_pipe1_V_V' (src/modules.hpp:2419) [363]  (1.84 ns)

 <State 50>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
