-- ==============================================================
-- Generated by Vitis HLS v2024.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    conv1_to_pool1_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    conv1_to_pool1_full_n : IN STD_LOGIC;
    conv1_to_pool1_write : OUT STD_LOGIC;
    conv1_to_pool1_num_data_valid : IN STD_LOGIC_VECTOR (31 downto 0);
    conv1_to_pool1_fifo_cap : IN STD_LOGIC_VECTOR (31 downto 0);
    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_ce0 : OUT STD_LOGIC;
    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_ce0 : OUT STD_LOGIC;
    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_ce0 : OUT STD_LOGIC;
    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_ce0 : OUT STD_LOGIC;
    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_ce0 : OUT STD_LOGIC;
    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_ce0 : OUT STD_LOGIC;
    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_ce0 : OUT STD_LOGIC;
    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_ce0 : OUT STD_LOGIC;
    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_q0 : IN STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_ce0 : OUT STD_LOGIC;
    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_q0 : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOP_5 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv129_lc_1 : STD_LOGIC_VECTOR (128 downto 0) := "000000000000000000000000000000000000000000000000000000000000000010101010101010101010101010101010101010101010101010101010101010110";
    constant ap_const_lv16_C400 : STD_LOGIC_VECTOR (15 downto 0) := "1100010000000000";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv11_620 : STD_LOGIC_VECTOR (10 downto 0) := "11000100000";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv8_70 : STD_LOGIC_VECTOR (7 downto 0) := "01110000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv9_16 : STD_LOGIC_VECTOR (8 downto 0) := "000010110";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv32_42 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000010";
    constant ap_const_lv32_49 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001001";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv8_2 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv21_0 : STD_LOGIC_VECTOR (20 downto 0) := "000000000000000000000";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv30_1 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000001";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv8_7F : STD_LOGIC_VECTOR (7 downto 0) := "01111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter17 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter18 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter19 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal icmp_ln50_1_reg_2746 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_1_reg_2746_pp0_iter18_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state20_pp0_stage0_iter19_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln46_fu_1297_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal BIAS_conv1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal BIAS_conv1_q0 : STD_LOGIC_VECTOR (12 downto 0);
    signal REQUANT_conv1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal REQUANT_conv1_q0 : STD_LOGIC_VECTOR (20 downto 0);
    signal SHIFT_conv1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal SHIFT_conv1_q0 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_ZL12FILTER_conv1_0_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL12FILTER_conv1_0_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL12FILTER_conv1_0_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL12FILTER_conv1_0_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL12FILTER_conv1_0_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL12FILTER_conv1_0_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL12FILTER_conv1_1_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL12FILTER_conv1_1_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL12FILTER_conv1_1_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL12FILTER_conv1_1_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL12FILTER_conv1_1_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL12FILTER_conv1_1_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL12FILTER_conv1_2_0_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL12FILTER_conv1_2_0_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL12FILTER_conv1_2_1_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL12FILTER_conv1_2_1_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL12FILTER_conv1_2_2_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL12FILTER_conv1_2_2_q0 : STD_LOGIC_VECTOR (7 downto 0);
    signal conv1_to_pool1_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal icmp_ln46_reg_2654 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln47_fu_1309_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln47_reg_2658 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln47_reg_2658_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln47_reg_2658_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln47_reg_2658_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln47_reg_2658_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln47_reg_2658_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln47_reg_2658_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln47_reg_2658_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln47_reg_2658_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln46_fu_1342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln46_reg_2669 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal icmp_ln48_fu_1347_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln48_reg_2674 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_1_fu_1353_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_1_reg_2679 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_69_fu_1359_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_69_reg_2686 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvars_iv_next75_mid2_fu_1437_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvars_iv_next75_mid2_reg_2692 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvars_iv_next75_mid2_reg_2692_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal indvars_iv_next75_mid2_reg_2692_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal indvars_iv_next75_mid2_reg_2692_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal indvars_iv_next75_mid2_reg_2692_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal indvars_iv_next75_mid2_reg_2692_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln47_fu_1478_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln47_reg_2698 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_71_fu_1496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_71_reg_2705 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_71_reg_2705_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_71_reg_2705_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_71_reg_2705_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_71_reg_2705_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_71_reg_2705_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_71_reg_2705_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_71_reg_2705_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_71_reg_2705_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_71_reg_2705_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_71_reg_2705_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_71_reg_2705_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_71_reg_2705_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_71_reg_2705_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ich_11_mid2_fu_1501_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ich_11_mid2_reg_2710 : STD_LOGIC_VECTOR (3 downto 0);
    signal ich_11_mid2_reg_2710_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal ich_11_mid2_reg_2710_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal ich_11_mid2_reg_2710_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal ich_11_mid2_reg_2710_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal ich_11_mid2_reg_2710_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal ich_11_mid2_reg_2710_pp0_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal indvars_iv_next71_mid2_fu_1515_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvars_iv_next71_mid2_reg_2717 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvars_iv_next71_mid2_reg_2717_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal indvars_iv_next71_mid2_reg_2717_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal indvars_iv_next71_mid2_reg_2717_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal indvars_iv_next71_mid2_reg_2717_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal indvars_iv_next71_mid2_reg_2717_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal indvars_iv_next71_mid2_reg_2717_pp0_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln48_fu_1523_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln48_reg_2723 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln48_reg_2723_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln50_fu_1543_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln50_reg_2730 : STD_LOGIC_VECTOR (3 downto 0);
    signal tmp_57_reg_2735 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_57_reg_2735_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_57_reg_2735_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_57_reg_2735_pp0_iter6_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_57_reg_2735_pp0_iter7_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_57_reg_2735_pp0_iter8_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_72_fu_1586_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_72_reg_2740 : STD_LOGIC_VECTOR (4 downto 0);
    signal icmp_ln50_1_fu_1592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_1_reg_2746_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_1_reg_2746_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_1_reg_2746_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_1_reg_2746_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_1_reg_2746_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_1_reg_2746_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_1_reg_2746_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_1_reg_2746_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_1_reg_2746_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_1_reg_2746_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_1_reg_2746_pp0_iter14_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_1_reg_2746_pp0_iter15_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_1_reg_2746_pp0_iter16_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_1_reg_2746_pp0_iter17_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_73_fu_1605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_73_reg_2755 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_73_reg_2755_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_73_reg_2755_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_73_reg_2755_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_73_reg_2755_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_73_reg_2755_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_73_reg_2755_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_59_reg_2762 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_59_reg_2762_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_59_reg_2762_pp0_iter6_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_59_reg_2762_pp0_iter7_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_59_reg_2762_pp0_iter8_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_59_reg_2762_pp0_iter9_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_75_fu_1632_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_75_reg_2767 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_76_fu_1646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_76_reg_2778 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_76_reg_2778_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_76_reg_2778_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_76_reg_2778_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_76_reg_2778_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_76_reg_2778_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_27_cast_reg_2785 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_58_reg_2790 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_74_fu_1680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_74_reg_2795 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_74_reg_2795_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_74_reg_2795_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln46_2_fu_1694_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln46_2_reg_2802 : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln46_2_reg_2802_pp0_iter10_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln46_2_reg_2802_pp0_iter11_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln46_2_reg_2802_pp0_iter12_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln46_2_reg_2802_pp0_iter13_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal select_ln46_2_reg_2802_pp0_iter14_reg : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln47_fu_1716_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln47_reg_2807 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln47_reg_2807_pp0_iter10_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln48_fu_1723_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln48_reg_2820 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln48_reg_2820_pp0_iter10_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_29_cast_reg_2833 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_60_reg_2840 : STD_LOGIC_VECTOR (2 downto 0);
    signal empty_78_fu_1756_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_78_reg_2845 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_78_reg_2845_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln58_8_fu_1767_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln58_8_reg_2852 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln57_fu_1794_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln57_reg_2857 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln57_14_fu_1821_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln57_14_reg_2863 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln57_15_fu_1849_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln57_15_reg_2870 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln58_2_fu_1866_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln58_2_reg_2877 : STD_LOGIC_VECTOR (63 downto 0);
    signal ival_1_fu_2077_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ival_1_reg_3339 : STD_LOGIC_VECTOR (7 downto 0);
    signal ival_1_reg_3339_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal ival_1_reg_3339_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal ival_3_fu_2104_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ival_3_reg_3344 : STD_LOGIC_VECTOR (7 downto 0);
    signal ival_5_fu_2130_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ival_5_reg_3349 : STD_LOGIC_VECTOR (7 downto 0);
    signal ival_5_reg_3349_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal ival_5_reg_3349_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal ival_7_fu_2157_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ival_7_reg_3354 : STD_LOGIC_VECTOR (7 downto 0);
    signal ival_8_fu_2164_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal ival_8_reg_3359 : STD_LOGIC_VECTOR (7 downto 0);
    signal ival_8_reg_3359_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal ival_8_reg_3359_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal ival_10_fu_2202_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ival_10_reg_3364 : STD_LOGIC_VECTOR (7 downto 0);
    signal ival_12_fu_2228_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ival_12_reg_3369 : STD_LOGIC_VECTOR (7 downto 0);
    signal ival_14_fu_2255_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal ival_14_reg_3374 : STD_LOGIC_VECTOR (7 downto 0);
    signal ival_14_reg_3374_pp0_iter12_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL12FILTER_conv1_0_0_load_reg_3389 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL12FILTER_conv1_0_0_load_reg_3389_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL12FILTER_conv1_0_2_load_reg_3404 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL12FILTER_conv1_0_2_load_reg_3404_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL12FILTER_conv1_1_1_load_reg_3419 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL12FILTER_conv1_1_1_load_reg_3419_pp0_iter13_reg : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL12FILTER_conv1_2_1_load_reg_3444 : STD_LOGIC_VECTOR (7 downto 0);
    signal mul_ln58_7_fu_2331_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln58_fu_2343_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln58_2_fu_2355_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln58_4_fu_2367_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_7_fu_2414_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln58_7_reg_3489 : STD_LOGIC_VECTOR (18 downto 0);
    signal M_reg_3494 : STD_LOGIC_VECTOR (20 downto 0);
    signal S_reg_3499 : STD_LOGIC_VECTOR (1 downto 0);
    signal S_reg_3499_pp0_iter17_reg : STD_LOGIC_VECTOR (1 downto 0);
    signal acc_20_fu_2461_p3 : STD_LOGIC_VECTOR (20 downto 0);
    signal acc_20_reg_3505 : STD_LOGIC_VECTOR (20 downto 0);
    signal round_fu_2495_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal round_reg_3510 : STD_LOGIC_VECTOR (29 downto 0);
    signal prod_fu_1066_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal prod_reg_3515 : STD_LOGIC_VECTOR (41 downto 0);
    signal tmp_63_reg_3520 : STD_LOGIC_VECTOR (5 downto 0);
    signal trunc_ln14_fu_2536_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln14_reg_3525 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal zext_ln57_2_fu_1885_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln57_3_fu_1904_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln57_4_fu_1923_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln57_6_fu_1940_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln57_7_fu_1958_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln57_8_fu_1976_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln57_10_fu_1993_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln57_11_fu_2011_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln57_12_fu_2029_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln46_fu_2376_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal acc_06_fu_178 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    signal acc_19_fu_2437_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ich_fu_182 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal ocol_fu_186 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal indvar_flatten19_fu_190 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    signal select_ln48_1_fu_1370_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal orow_fu_194 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal indvar_flatten35_fu_198 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    signal select_ln47_1_fu_1321_p3 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_sig_allocacmp_indvar_flatten35_load : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal och_fu_202 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    signal indvar_flatten61_fu_206 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal add_ln46_17_fu_1303_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_sig_allocacmp_indvar_flatten61_load : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_01001_grp1 : BOOLEAN;
    signal p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_ce0_local : STD_LOGIC;
    signal p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address0_local : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_ce0_local : STD_LOGIC;
    signal p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address0_local : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_ce0_local : STD_LOGIC;
    signal p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address0_local : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_ce0_local : STD_LOGIC;
    signal p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address0_local : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_ce0_local : STD_LOGIC;
    signal p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address0_local : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_ce0_local : STD_LOGIC;
    signal p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address0_local : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_ce0_local : STD_LOGIC;
    signal p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address0_local : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_ce0_local : STD_LOGIC;
    signal p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address0_local : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_ce0_local : STD_LOGIC;
    signal p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address0_local : STD_LOGIC_VECTOR (7 downto 0);
    signal p_ZL12FILTER_conv1_2_2_ce0_local : STD_LOGIC;
    signal p_ZL12FILTER_conv1_0_0_ce0_local : STD_LOGIC;
    signal p_ZL12FILTER_conv1_0_1_ce0_local : STD_LOGIC;
    signal p_ZL12FILTER_conv1_0_2_ce0_local : STD_LOGIC;
    signal p_ZL12FILTER_conv1_1_0_ce0_local : STD_LOGIC;
    signal p_ZL12FILTER_conv1_1_1_ce0_local : STD_LOGIC;
    signal p_ZL12FILTER_conv1_1_2_ce0_local : STD_LOGIC;
    signal p_ZL12FILTER_conv1_2_0_ce0_local : STD_LOGIC;
    signal p_ZL12FILTER_conv1_2_1_ce0_local : STD_LOGIC;
    signal BIAS_conv1_ce0_local : STD_LOGIC;
    signal REQUANT_conv1_ce0_local : STD_LOGIC;
    signal SHIFT_conv1_ce0_local : STD_LOGIC;
    signal prod_fu_1066_p0 : STD_LOGIC_VECTOR (20 downto 0);
    signal prod_fu_1066_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_fu_1070_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1070_p1 : STD_LOGIC_VECTOR (65 downto 0);
    signal grp_fu_1075_p0 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1075_p1 : STD_LOGIC_VECTOR (65 downto 0);
    signal grp_fu_1080_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1099_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1118_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1137_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1156_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1175_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1194_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1213_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1232_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln47_fu_1315_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln48_fu_1364_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal indvars_iv_next75710_fu_1399_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln46_fu_1392_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvars_iv_next75_mid1_fu_1431_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln46_1_fu_1405_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvars_iv_next71713_fu_1444_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal exitcond_flatten21_not_fu_1457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln50_fu_1412_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln46_fu_1467_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal not_exitcond_flatten21_mid260_fu_1462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvars_iv_next75_dup_fu_1418_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ocol_mid226_fu_1424_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln50_mid234_fu_1472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_70_fu_1491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal indvars_iv_next71_mid1_fu_1509_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvars_iv_next71_mid232_fu_1450_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal indvars_iv_next71_dup_fu_1485_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1531_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1531_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_fu_1537_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_1537_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal mul_ln47_fu_1570_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln47_fu_1570_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln47_fu_1570_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln47_fu_1564_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext79_cast_fu_1597_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal mul_ln48_fu_1616_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul_ln48_fu_1616_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul_ln48_fu_1616_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln48_fu_1610_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext70_cast_fu_1638_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_1070_p2 : STD_LOGIC_VECTOR (128 downto 0);
    signal mul77_fu_1664_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul77_fu_1664_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul77_fu_1664_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln46_fu_1688_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal empty_fu_1701_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal grp_fu_1531_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1537_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1075_p2 : STD_LOGIC_VECTOR (128 downto 0);
    signal mul69_fu_1740_p0 : STD_LOGIC_VECTOR (3 downto 0);
    signal mul69_fu_1740_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal mul69_fu_1740_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_26_fu_1705_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln58_1_fu_1764_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_61_fu_1773_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln57_fu_1780_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln58_fu_1761_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln57_12_fu_1784_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal zext_ln57_1_fu_1790_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln47_2_fu_1713_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln57_4_fu_1799_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln57_fu_1809_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl1_fu_1813_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln57_5_fu_1805_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_28_cast_fu_1720_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal add_ln57_8_fu_1827_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal trunc_ln57_1_fu_1837_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_shl_fu_1841_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln57_9_fu_1833_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln57_fu_1870_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln57_13_fu_1875_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln57_1_fu_1880_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal zext_ln48_2_fu_1860_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln57_2_fu_1898_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_30_cast_fu_1863_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln57_3_fu_1917_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln57_5_fu_1936_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln57_6_fu_1953_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln57_7_fu_1971_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln57_9_fu_1989_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln57_10_fu_2006_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal add_ln57_11_fu_2024_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1080_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1099_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1118_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal ival_fu_2058_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_77_fu_2042_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ival_fu_2058_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1137_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1156_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1175_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal ival_2_fu_2085_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ival_2_fu_2085_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1194_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1213_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_1232_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal ival_4_fu_2111_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_79_fu_2046_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ival_4_fu_2111_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal ival_6_fu_2138_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ival_6_fu_2138_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal ival_8_fu_2164_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ival_9_fu_2183_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ival_9_fu_2183_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal ival_11_fu_2209_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_80_fu_2050_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ival_11_fu_2209_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal ival_13_fu_2236_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal ival_13_fu_2236_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal ival_15_fu_2262_p7 : STD_LOGIC_VECTOR (7 downto 0);
    signal empty_81_fu_2054_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ival_15_fu_2262_p9 : STD_LOGIC_VECTOR (7 downto 0);
    signal ival_16_fu_2281_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_2553_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2562_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2571_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln58_18_fu_2385_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln58_17_fu_2382_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln58_2_fu_2388_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal grp_fu_2580_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_fu_2589_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal sext_ln58_22_fu_2401_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln58_20_fu_2398_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln58_6_fu_2404_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln58_23_fu_2410_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln58_19_fu_2394_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal acc_06_mid2_fu_2423_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal sext_ln58_24_fu_2434_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal BIAS_conv1_load_cast9_fu_2430_p1 : STD_LOGIC_VECTOR (21 downto 0);
    signal acc_fu_2443_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_62_fu_2453_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln49_fu_2449_p1 : STD_LOGIC_VECTOR (20 downto 0);
    signal S_cast7_fu_2474_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_i_i67_i_fu_2481_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal sub_i_i67_i_cast_cast_cast_cast_cast_fu_2487_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal sub_i_i67_i_cast_cast_cast_cast_cast_cast_fu_2491_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal S_cast1_cast_cast_cast_cast_fu_2505_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln27_fu_2512_p1 : STD_LOGIC_VECTOR (41 downto 0);
    signal add_ln27_fu_2515_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal S_cast1_cast_cast_cast_cast_cast_fu_2508_p1 : STD_LOGIC_VECTOR (41 downto 0);
    signal requant_fu_2520_p2 : STD_LOGIC_VECTOR (41 downto 0);
    signal icmp_ln12_fu_2540_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_1070_ce : STD_LOGIC;
    signal grp_fu_1075_ce : STD_LOGIC;
    signal grp_fu_1531_ce : STD_LOGIC;
    signal grp_fu_1537_ce : STD_LOGIC;
    signal grp_fu_2553_ce : STD_LOGIC;
    signal grp_fu_2562_ce : STD_LOGIC;
    signal grp_fu_2571_ce : STD_LOGIC;
    signal grp_fu_2580_ce : STD_LOGIC;
    signal grp_fu_2589_ce : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter14_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter15_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter16_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter17_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal grp_fu_1070_p00 : STD_LOGIC_VECTOR (128 downto 0);
    signal grp_fu_1075_p00 : STD_LOGIC_VECTOR (128 downto 0);
    signal mul69_fu_1740_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul77_fu_1664_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln47_fu_1570_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln48_fu_1616_p00 : STD_LOGIC_VECTOR (8 downto 0);
    signal prod_fu_1066_p00 : STD_LOGIC_VECTOR (41 downto 0);
    signal prod_fu_1066_p10 : STD_LOGIC_VECTOR (41 downto 0);
    signal ap_condition_922 : BOOLEAN;
    signal ap_condition_924 : BOOLEAN;
    signal ap_condition_926 : BOOLEAN;
    signal ap_condition_928 : BOOLEAN;
    signal ap_condition_914 : BOOLEAN;
    signal ap_condition_916 : BOOLEAN;
    signal ap_condition_918 : BOOLEAN;
    signal ap_condition_920 : BOOLEAN;
    signal ap_condition_906 : BOOLEAN;
    signal ap_condition_908 : BOOLEAN;
    signal ap_condition_910 : BOOLEAN;
    signal ap_condition_912 : BOOLEAN;
    signal ap_condition_897 : BOOLEAN;
    signal ap_condition_899 : BOOLEAN;
    signal ap_condition_901 : BOOLEAN;
    signal ap_condition_903 : BOOLEAN;
    signal ap_condition_887 : BOOLEAN;
    signal ap_condition_890 : BOOLEAN;
    signal ap_condition_892 : BOOLEAN;
    signal ap_condition_894 : BOOLEAN;
    signal ap_condition_876 : BOOLEAN;
    signal ap_condition_879 : BOOLEAN;
    signal ap_condition_882 : BOOLEAN;
    signal ap_condition_884 : BOOLEAN;
    signal ap_condition_862 : BOOLEAN;
    signal ap_condition_867 : BOOLEAN;
    signal ap_condition_871 : BOOLEAN;
    signal ap_condition_873 : BOOLEAN;
    signal ap_condition_828 : BOOLEAN;
    signal ap_condition_840 : BOOLEAN;
    signal ap_condition_848 : BOOLEAN;
    signal ap_condition_857 : BOOLEAN;
    signal ap_condition_930 : BOOLEAN;
    signal ap_condition_932 : BOOLEAN;
    signal ap_condition_934 : BOOLEAN;
    signal ap_condition_936 : BOOLEAN;
    signal grp_fu_1080_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1080_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1080_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1099_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1099_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1099_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1118_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1118_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1118_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1137_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1137_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1137_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1156_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1156_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1156_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1175_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1175_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1175_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1194_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1194_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1194_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1213_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1213_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1213_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1232_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1232_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_1232_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ival_fu_2058_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ival_fu_2058_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ival_fu_2058_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ival_2_fu_2085_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ival_2_fu_2085_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ival_2_fu_2085_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ival_4_fu_2111_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ival_4_fu_2111_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ival_4_fu_2111_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ival_6_fu_2138_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ival_6_fu_2138_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ival_6_fu_2138_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ival_8_fu_2164_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ival_8_fu_2164_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ival_8_fu_2164_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ival_9_fu_2183_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ival_9_fu_2183_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ival_9_fu_2183_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ival_11_fu_2209_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ival_11_fu_2209_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ival_11_fu_2209_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ival_13_fu_2236_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ival_13_fu_2236_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ival_13_fu_2236_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ival_15_fu_2262_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ival_15_fu_2262_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ival_15_fu_2262_p5 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component layers_test_mul_21ns_21ns_42_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (20 downto 0);
        din1 : IN STD_LOGIC_VECTOR (20 downto 0);
        dout : OUT STD_LOGIC_VECTOR (41 downto 0) );
    end component;


    component layers_test_mul_64ns_66ns_129_5_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (65 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (128 downto 0) );
    end component;


    component layers_test_sparsemux_7_2_8_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (1 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (1 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (1 downto 0);
        din2_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (7 downto 0);
        def : IN STD_LOGIC_VECTOR (7 downto 0);
        sel : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component layers_test_urem_4ns_3ns_2_8_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (3 downto 0);
        din1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component layers_test_mul_4ns_6ns_9_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (3 downto 0);
        din1 : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component layers_test_mul_8s_8s_16_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component layers_test_mac_muladd_8s_8s_16s_16_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component layers_test_mac_muladd_8s_8s_16s_17_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (7 downto 0);
        din1 : IN STD_LOGIC_VECTOR (7 downto 0);
        din2 : IN STD_LOGIC_VECTOR (15 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (16 downto 0) );
    end component;


    component layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOwdI IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (12 downto 0) );
    end component;


    component layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOxdS IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOyd2 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (1 downto 0) );
    end component;


    component layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOzec IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOAem IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOBew IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOCeG IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOODeQ IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOEe0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOFfa IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOGfk IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOHfu IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (7 downto 0) );
    end component;


    component layers_test_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    BIAS_conv1_U : component layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOwdI
    generic map (
        DataWidth => 13,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => BIAS_conv1_address0,
        ce0 => BIAS_conv1_ce0_local,
        q0 => BIAS_conv1_q0);

    REQUANT_conv1_U : component layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOxdS
    generic map (
        DataWidth => 21,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => REQUANT_conv1_address0,
        ce0 => REQUANT_conv1_ce0_local,
        q0 => REQUANT_conv1_q0);

    SHIFT_conv1_U : component layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOyd2
    generic map (
        DataWidth => 2,
        AddressRange => 32,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => SHIFT_conv1_address0,
        ce0 => SHIFT_conv1_ce0_local,
        q0 => SHIFT_conv1_q0);

    p_ZL12FILTER_conv1_0_0_U : component layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOzec
    generic map (
        DataWidth => 8,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL12FILTER_conv1_0_0_address0,
        ce0 => p_ZL12FILTER_conv1_0_0_ce0_local,
        q0 => p_ZL12FILTER_conv1_0_0_q0);

    p_ZL12FILTER_conv1_0_1_U : component layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOAem
    generic map (
        DataWidth => 8,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL12FILTER_conv1_0_1_address0,
        ce0 => p_ZL12FILTER_conv1_0_1_ce0_local,
        q0 => p_ZL12FILTER_conv1_0_1_q0);

    p_ZL12FILTER_conv1_0_2_U : component layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOBew
    generic map (
        DataWidth => 8,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL12FILTER_conv1_0_2_address0,
        ce0 => p_ZL12FILTER_conv1_0_2_ce0_local,
        q0 => p_ZL12FILTER_conv1_0_2_q0);

    p_ZL12FILTER_conv1_1_0_U : component layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOCeG
    generic map (
        DataWidth => 8,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL12FILTER_conv1_1_0_address0,
        ce0 => p_ZL12FILTER_conv1_1_0_ce0_local,
        q0 => p_ZL12FILTER_conv1_1_0_q0);

    p_ZL12FILTER_conv1_1_1_U : component layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOODeQ
    generic map (
        DataWidth => 8,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL12FILTER_conv1_1_1_address0,
        ce0 => p_ZL12FILTER_conv1_1_1_ce0_local,
        q0 => p_ZL12FILTER_conv1_1_1_q0);

    p_ZL12FILTER_conv1_1_2_U : component layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOEe0
    generic map (
        DataWidth => 8,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL12FILTER_conv1_1_2_address0,
        ce0 => p_ZL12FILTER_conv1_1_2_ce0_local,
        q0 => p_ZL12FILTER_conv1_1_2_q0);

    p_ZL12FILTER_conv1_2_0_U : component layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOFfa
    generic map (
        DataWidth => 8,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL12FILTER_conv1_2_0_address0,
        ce0 => p_ZL12FILTER_conv1_2_0_ce0_local,
        q0 => p_ZL12FILTER_conv1_2_0_q0);

    p_ZL12FILTER_conv1_2_1_U : component layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOGfk
    generic map (
        DataWidth => 8,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL12FILTER_conv1_2_1_address0,
        ce0 => p_ZL12FILTER_conv1_2_1_ce0_local,
        q0 => p_ZL12FILTER_conv1_2_1_q0);

    p_ZL12FILTER_conv1_2_2_U : component layers_test_conv_layer_Pipeline_VITIS_LOOP_46_4_VITIS_LOOP_47_5_VITIS_LOOP_48_6_VITIS_LOOHfu
    generic map (
        DataWidth => 8,
        AddressRange => 256,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => p_ZL12FILTER_conv1_2_2_address0,
        ce0 => p_ZL12FILTER_conv1_2_2_ce0_local,
        q0 => p_ZL12FILTER_conv1_2_2_q0);

    mul_21ns_21ns_42_1_1_U122 : component layers_test_mul_21ns_21ns_42_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 21,
        din1_WIDTH => 21,
        dout_WIDTH => 42)
    port map (
        din0 => prod_fu_1066_p0,
        din1 => prod_fu_1066_p1,
        dout => prod_fu_1066_p2);

    mul_64ns_66ns_129_5_1_U123 : component layers_test_mul_64ns_66ns_129_5_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 66,
        dout_WIDTH => 129)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1070_p0,
        din1 => grp_fu_1070_p1,
        ce => grp_fu_1070_ce,
        dout => grp_fu_1070_p2);

    mul_64ns_66ns_129_5_1_U124 : component layers_test_mul_64ns_66ns_129_5_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 64,
        din1_WIDTH => 66,
        dout_WIDTH => 129)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1075_p0,
        din1 => grp_fu_1075_p1,
        ce => grp_fu_1075_ce,
        dout => grp_fu_1075_p2);

    sparsemux_7_2_8_1_1_U125 : component layers_test_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_q0,
        din1 => p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_q0,
        din2 => p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_q0,
        def => grp_fu_1080_p7,
        sel => trunc_ln48_reg_2820_pp0_iter10_reg,
        dout => grp_fu_1080_p9);

    sparsemux_7_2_8_1_1_U126 : component layers_test_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_q0,
        din1 => p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_q0,
        din2 => p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_q0,
        def => grp_fu_1099_p7,
        sel => trunc_ln48_reg_2820_pp0_iter10_reg,
        dout => grp_fu_1099_p9);

    sparsemux_7_2_8_1_1_U127 : component layers_test_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_q0,
        din1 => p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_q0,
        din2 => p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_q0,
        def => grp_fu_1118_p7,
        sel => trunc_ln48_reg_2820_pp0_iter10_reg,
        dout => grp_fu_1118_p9);

    sparsemux_7_2_8_1_1_U128 : component layers_test_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_q0,
        din1 => p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_q0,
        din2 => p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_q0,
        def => grp_fu_1137_p7,
        sel => trunc_ln48_reg_2820_pp0_iter10_reg,
        dout => grp_fu_1137_p9);

    sparsemux_7_2_8_1_1_U129 : component layers_test_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_q0,
        din1 => p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_q0,
        din2 => p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_q0,
        def => grp_fu_1156_p7,
        sel => trunc_ln48_reg_2820_pp0_iter10_reg,
        dout => grp_fu_1156_p9);

    sparsemux_7_2_8_1_1_U130 : component layers_test_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_q0,
        din1 => p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_q0,
        din2 => p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_q0,
        def => grp_fu_1175_p7,
        sel => trunc_ln48_reg_2820_pp0_iter10_reg,
        dout => grp_fu_1175_p9);

    sparsemux_7_2_8_1_1_U131 : component layers_test_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_q0,
        din1 => p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_q0,
        din2 => p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_q0,
        def => grp_fu_1194_p7,
        sel => trunc_ln48_reg_2820_pp0_iter10_reg,
        dout => grp_fu_1194_p9);

    sparsemux_7_2_8_1_1_U132 : component layers_test_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_q0,
        din1 => p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_q0,
        din2 => p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_q0,
        def => grp_fu_1213_p7,
        sel => trunc_ln48_reg_2820_pp0_iter10_reg,
        dout => grp_fu_1213_p9);

    sparsemux_7_2_8_1_1_U133 : component layers_test_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_q0,
        din1 => p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_q0,
        din2 => p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_q0,
        def => grp_fu_1232_p7,
        sel => trunc_ln48_reg_2820_pp0_iter10_reg,
        dout => grp_fu_1232_p9);

    urem_4ns_3ns_2_8_1_U134 : component layers_test_urem_4ns_3ns_2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 4,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1531_p0,
        din1 => grp_fu_1531_p1,
        ce => grp_fu_1531_ce,
        dout => grp_fu_1531_p2);

    urem_4ns_3ns_2_8_1_U135 : component layers_test_urem_4ns_3ns_2_8_1
    generic map (
        ID => 1,
        NUM_STAGE => 8,
        din0_WIDTH => 4,
        din1_WIDTH => 3,
        dout_WIDTH => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_1537_p0,
        din1 => grp_fu_1537_p1,
        ce => grp_fu_1537_ce,
        dout => grp_fu_1537_p2);

    mul_4ns_6ns_9_1_1_U136 : component layers_test_mul_4ns_6ns_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 6,
        dout_WIDTH => 9)
    port map (
        din0 => mul_ln47_fu_1570_p0,
        din1 => mul_ln47_fu_1570_p1,
        dout => mul_ln47_fu_1570_p2);

    mul_4ns_6ns_9_1_1_U137 : component layers_test_mul_4ns_6ns_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 6,
        dout_WIDTH => 9)
    port map (
        din0 => mul_ln48_fu_1616_p0,
        din1 => mul_ln48_fu_1616_p1,
        dout => mul_ln48_fu_1616_p2);

    mul_4ns_6ns_9_1_1_U138 : component layers_test_mul_4ns_6ns_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 6,
        dout_WIDTH => 9)
    port map (
        din0 => mul77_fu_1664_p0,
        din1 => mul77_fu_1664_p1,
        dout => mul77_fu_1664_p2);

    mul_4ns_6ns_9_1_1_U139 : component layers_test_mul_4ns_6ns_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 4,
        din1_WIDTH => 6,
        dout_WIDTH => 9)
    port map (
        din0 => mul69_fu_1740_p0,
        din1 => mul69_fu_1740_p1,
        dout => mul69_fu_1740_p2);

    sparsemux_7_2_8_1_1_U140 : component layers_test_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => grp_fu_1080_p9,
        din1 => grp_fu_1099_p9,
        din2 => grp_fu_1118_p9,
        def => ival_fu_2058_p7,
        sel => trunc_ln47_reg_2807_pp0_iter10_reg,
        dout => ival_fu_2058_p9);

    sparsemux_7_2_8_1_1_U141 : component layers_test_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => grp_fu_1137_p9,
        din1 => grp_fu_1156_p9,
        din2 => grp_fu_1175_p9,
        def => ival_2_fu_2085_p7,
        sel => trunc_ln47_reg_2807_pp0_iter10_reg,
        dout => ival_2_fu_2085_p9);

    sparsemux_7_2_8_1_1_U142 : component layers_test_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "01",
        din0_WIDTH => 8,
        CASE1 => "10",
        din1_WIDTH => 8,
        CASE2 => "00",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => grp_fu_1194_p9,
        din1 => grp_fu_1213_p9,
        din2 => grp_fu_1232_p9,
        def => ival_4_fu_2111_p7,
        sel => trunc_ln47_reg_2807_pp0_iter10_reg,
        dout => ival_4_fu_2111_p9);

    sparsemux_7_2_8_1_1_U143 : component layers_test_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => grp_fu_1080_p9,
        din1 => grp_fu_1099_p9,
        din2 => grp_fu_1118_p9,
        def => ival_6_fu_2138_p7,
        sel => trunc_ln47_reg_2807_pp0_iter10_reg,
        dout => ival_6_fu_2138_p9);

    sparsemux_7_2_8_1_1_U144 : component layers_test_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => grp_fu_1137_p9,
        din1 => grp_fu_1156_p9,
        din2 => grp_fu_1175_p9,
        def => ival_8_fu_2164_p7,
        sel => trunc_ln47_reg_2807_pp0_iter10_reg,
        dout => ival_8_fu_2164_p9);

    sparsemux_7_2_8_1_1_U145 : component layers_test_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "00",
        din0_WIDTH => 8,
        CASE1 => "01",
        din1_WIDTH => 8,
        CASE2 => "10",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => grp_fu_1194_p9,
        din1 => grp_fu_1213_p9,
        din2 => grp_fu_1232_p9,
        def => ival_9_fu_2183_p7,
        sel => trunc_ln47_reg_2807_pp0_iter10_reg,
        dout => ival_9_fu_2183_p9);

    sparsemux_7_2_8_1_1_U146 : component layers_test_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => grp_fu_1080_p9,
        din1 => grp_fu_1099_p9,
        din2 => grp_fu_1118_p9,
        def => ival_11_fu_2209_p7,
        sel => trunc_ln47_reg_2807_pp0_iter10_reg,
        dout => ival_11_fu_2209_p9);

    sparsemux_7_2_8_1_1_U147 : component layers_test_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => grp_fu_1137_p9,
        din1 => grp_fu_1156_p9,
        din2 => grp_fu_1175_p9,
        def => ival_13_fu_2236_p7,
        sel => trunc_ln47_reg_2807_pp0_iter10_reg,
        dout => ival_13_fu_2236_p9);

    sparsemux_7_2_8_1_1_U148 : component layers_test_sparsemux_7_2_8_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "10",
        din0_WIDTH => 8,
        CASE1 => "00",
        din1_WIDTH => 8,
        CASE2 => "01",
        din2_WIDTH => 8,
        def_WIDTH => 8,
        sel_WIDTH => 2,
        dout_WIDTH => 8)
    port map (
        din0 => grp_fu_1194_p9,
        din1 => grp_fu_1213_p9,
        din2 => grp_fu_1232_p9,
        def => ival_15_fu_2262_p7,
        sel => trunc_ln47_reg_2807_pp0_iter10_reg,
        dout => ival_15_fu_2262_p9);

    mul_8s_8s_16_1_1_U149 : component layers_test_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZL12FILTER_conv1_2_1_load_reg_3444,
        din1 => ival_14_reg_3374_pp0_iter12_reg,
        dout => mul_ln58_7_fu_2331_p2);

    mul_8s_8s_16_1_1_U150 : component layers_test_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZL12FILTER_conv1_0_0_load_reg_3389_pp0_iter13_reg,
        din1 => ival_1_reg_3339_pp0_iter13_reg,
        dout => mul_ln58_fu_2343_p2);

    mul_8s_8s_16_1_1_U151 : component layers_test_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZL12FILTER_conv1_0_2_load_reg_3404_pp0_iter13_reg,
        din1 => ival_5_reg_3349_pp0_iter13_reg,
        dout => mul_ln58_2_fu_2355_p2);

    mul_8s_8s_16_1_1_U152 : component layers_test_mul_8s_8s_16_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        dout_WIDTH => 16)
    port map (
        din0 => p_ZL12FILTER_conv1_1_1_load_reg_3419_pp0_iter13_reg,
        din1 => ival_8_reg_3359_pp0_iter13_reg,
        dout => mul_ln58_4_fu_2367_p2);

    mac_muladd_8s_8s_16s_16_4_1_U153 : component layers_test_mac_muladd_8s_8s_16s_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL12FILTER_conv1_2_2_q0,
        din1 => ival_16_fu_2281_p3,
        din2 => mul_ln58_7_fu_2331_p2,
        ce => grp_fu_2553_ce,
        dout => grp_fu_2553_p3);

    mac_muladd_8s_8s_16s_16_4_1_U154 : component layers_test_mac_muladd_8s_8s_16s_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL12FILTER_conv1_0_1_q0,
        din1 => ival_3_reg_3344,
        din2 => mul_ln58_fu_2343_p2,
        ce => grp_fu_2562_ce,
        dout => grp_fu_2562_p3);

    mac_muladd_8s_8s_16s_16_4_1_U155 : component layers_test_mac_muladd_8s_8s_16s_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL12FILTER_conv1_1_0_q0,
        din1 => ival_7_reg_3354,
        din2 => mul_ln58_2_fu_2355_p2,
        ce => grp_fu_2571_ce,
        dout => grp_fu_2571_p3);

    mac_muladd_8s_8s_16s_16_4_1_U156 : component layers_test_mac_muladd_8s_8s_16s_16_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 16)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL12FILTER_conv1_1_2_q0,
        din1 => ival_10_reg_3364,
        din2 => mul_ln58_4_fu_2367_p2,
        ce => grp_fu_2580_ce,
        dout => grp_fu_2580_p3);

    mac_muladd_8s_8s_16s_17_4_1_U157 : component layers_test_mac_muladd_8s_8s_16s_17_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 8,
        din1_WIDTH => 8,
        din2_WIDTH => 16,
        dout_WIDTH => 17)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => p_ZL12FILTER_conv1_2_0_q0,
        din1 => ival_12_reg_3369,
        din2 => grp_fu_2553_p3,
        ce => grp_fu_2589_ce,
        dout => grp_fu_2589_p3);

    flow_control_loop_pipe_sequential_init_U : component layers_test_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter18_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter17_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter17 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter17 <= ap_enable_reg_pp0_iter16;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter18_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter18 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter18 <= ap_enable_reg_pp0_iter17;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter19_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter19 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter19 <= ap_enable_reg_pp0_iter18;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    acc_06_fu_178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    acc_06_fu_178 <= ap_const_lv22_0;
                elsif ((ap_enable_reg_pp0_iter16 = ap_const_logic_1)) then 
                    acc_06_fu_178 <= acc_19_fu_2437_p2;
                end if;
            end if; 
        end if;
    end process;

    ich_fu_182_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ich_fu_182 <= ap_const_lv4_0;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    ich_fu_182 <= add_ln50_fu_1543_p2;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten19_fu_190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten19_fu_190 <= ap_const_lv8_0;
                elsif (((icmp_ln46_reg_2654 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    indvar_flatten19_fu_190 <= select_ln48_1_fu_1370_p3;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten35_fu_198_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln46_fu_1297_p2 = ap_const_lv1_0))) then 
                    indvar_flatten35_fu_198 <= select_ln47_1_fu_1321_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten35_fu_198 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;

    indvar_flatten61_fu_206_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (icmp_ln46_fu_1297_p2 = ap_const_lv1_0))) then 
                    indvar_flatten61_fu_206 <= add_ln46_17_fu_1303_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten61_fu_206 <= ap_const_lv16_0;
                end if;
            end if; 
        end if;
    end process;

    och_fu_202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    och_fu_202 <= ap_const_lv6_0;
                elsif ((ap_enable_reg_pp0_iter9 = ap_const_logic_1)) then 
                    och_fu_202 <= select_ln46_2_fu_1694_p3;
                end if;
            end if; 
        end if;
    end process;

    ocol_fu_186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ocol_fu_186 <= ap_const_lv4_0;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    ocol_fu_186 <= select_ln48_fu_1523_p3;
                end if;
            end if; 
        end if;
    end process;

    orow_fu_194_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    orow_fu_194 <= ap_const_lv4_0;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    orow_fu_194 <= select_ln47_fu_1478_p3;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then
                M_reg_3494 <= REQUANT_conv1_q0;
                S_reg_3499 <= SHIFT_conv1_q0;
                S_reg_3499_pp0_iter17_reg <= S_reg_3499;
                acc_20_reg_3505 <= acc_20_fu_2461_p3;
                add_ln50_reg_2730 <= add_ln50_fu_1543_p2;
                add_ln57_14_reg_2863 <= add_ln57_14_fu_1821_p2;
                add_ln57_15_reg_2870 <= add_ln57_15_fu_1849_p2;
                add_ln57_reg_2857 <= add_ln57_fu_1794_p2;
                add_ln58_7_reg_3489 <= add_ln58_7_fu_2414_p2;
                add_ln58_8_reg_2852 <= add_ln58_8_fu_1767_p2;
                empty_71_reg_2705 <= empty_71_fu_1496_p2;
                empty_71_reg_2705_pp0_iter10_reg <= empty_71_reg_2705_pp0_iter9_reg;
                empty_71_reg_2705_pp0_iter11_reg <= empty_71_reg_2705_pp0_iter10_reg;
                empty_71_reg_2705_pp0_iter12_reg <= empty_71_reg_2705_pp0_iter11_reg;
                empty_71_reg_2705_pp0_iter13_reg <= empty_71_reg_2705_pp0_iter12_reg;
                empty_71_reg_2705_pp0_iter14_reg <= empty_71_reg_2705_pp0_iter13_reg;
                empty_71_reg_2705_pp0_iter15_reg <= empty_71_reg_2705_pp0_iter14_reg;
                empty_71_reg_2705_pp0_iter3_reg <= empty_71_reg_2705;
                empty_71_reg_2705_pp0_iter4_reg <= empty_71_reg_2705_pp0_iter3_reg;
                empty_71_reg_2705_pp0_iter5_reg <= empty_71_reg_2705_pp0_iter4_reg;
                empty_71_reg_2705_pp0_iter6_reg <= empty_71_reg_2705_pp0_iter5_reg;
                empty_71_reg_2705_pp0_iter7_reg <= empty_71_reg_2705_pp0_iter6_reg;
                empty_71_reg_2705_pp0_iter8_reg <= empty_71_reg_2705_pp0_iter7_reg;
                empty_71_reg_2705_pp0_iter9_reg <= empty_71_reg_2705_pp0_iter8_reg;
                empty_72_reg_2740 <= empty_72_fu_1586_p2;
                empty_73_reg_2755 <= empty_73_fu_1605_p2;
                empty_73_reg_2755_pp0_iter10_reg <= empty_73_reg_2755_pp0_iter9_reg;
                empty_73_reg_2755_pp0_iter5_reg <= empty_73_reg_2755;
                empty_73_reg_2755_pp0_iter6_reg <= empty_73_reg_2755_pp0_iter5_reg;
                empty_73_reg_2755_pp0_iter7_reg <= empty_73_reg_2755_pp0_iter6_reg;
                empty_73_reg_2755_pp0_iter8_reg <= empty_73_reg_2755_pp0_iter7_reg;
                empty_73_reg_2755_pp0_iter9_reg <= empty_73_reg_2755_pp0_iter8_reg;
                empty_74_reg_2795 <= empty_74_fu_1680_p2;
                empty_74_reg_2795_pp0_iter10_reg <= empty_74_reg_2795_pp0_iter9_reg;
                empty_74_reg_2795_pp0_iter9_reg <= empty_74_reg_2795;
                empty_75_reg_2767 <= empty_75_fu_1632_p2;
                empty_76_reg_2778 <= empty_76_fu_1646_p2;
                empty_76_reg_2778_pp0_iter10_reg <= empty_76_reg_2778_pp0_iter9_reg;
                empty_76_reg_2778_pp0_iter6_reg <= empty_76_reg_2778;
                empty_76_reg_2778_pp0_iter7_reg <= empty_76_reg_2778_pp0_iter6_reg;
                empty_76_reg_2778_pp0_iter8_reg <= empty_76_reg_2778_pp0_iter7_reg;
                empty_76_reg_2778_pp0_iter9_reg <= empty_76_reg_2778_pp0_iter8_reg;
                empty_78_reg_2845 <= empty_78_fu_1756_p2;
                empty_78_reg_2845_pp0_iter10_reg <= empty_78_reg_2845;
                ich_11_mid2_reg_2710 <= ich_11_mid2_fu_1501_p3;
                ich_11_mid2_reg_2710_pp0_iter3_reg <= ich_11_mid2_reg_2710;
                ich_11_mid2_reg_2710_pp0_iter4_reg <= ich_11_mid2_reg_2710_pp0_iter3_reg;
                ich_11_mid2_reg_2710_pp0_iter5_reg <= ich_11_mid2_reg_2710_pp0_iter4_reg;
                ich_11_mid2_reg_2710_pp0_iter6_reg <= ich_11_mid2_reg_2710_pp0_iter5_reg;
                ich_11_mid2_reg_2710_pp0_iter7_reg <= ich_11_mid2_reg_2710_pp0_iter6_reg;
                ich_11_mid2_reg_2710_pp0_iter8_reg <= ich_11_mid2_reg_2710_pp0_iter7_reg;
                icmp_ln50_1_reg_2746 <= icmp_ln50_1_fu_1592_p2;
                icmp_ln50_1_reg_2746_pp0_iter10_reg <= icmp_ln50_1_reg_2746_pp0_iter9_reg;
                icmp_ln50_1_reg_2746_pp0_iter11_reg <= icmp_ln50_1_reg_2746_pp0_iter10_reg;
                icmp_ln50_1_reg_2746_pp0_iter12_reg <= icmp_ln50_1_reg_2746_pp0_iter11_reg;
                icmp_ln50_1_reg_2746_pp0_iter13_reg <= icmp_ln50_1_reg_2746_pp0_iter12_reg;
                icmp_ln50_1_reg_2746_pp0_iter14_reg <= icmp_ln50_1_reg_2746_pp0_iter13_reg;
                icmp_ln50_1_reg_2746_pp0_iter15_reg <= icmp_ln50_1_reg_2746_pp0_iter14_reg;
                icmp_ln50_1_reg_2746_pp0_iter16_reg <= icmp_ln50_1_reg_2746_pp0_iter15_reg;
                icmp_ln50_1_reg_2746_pp0_iter17_reg <= icmp_ln50_1_reg_2746_pp0_iter16_reg;
                icmp_ln50_1_reg_2746_pp0_iter18_reg <= icmp_ln50_1_reg_2746_pp0_iter17_reg;
                icmp_ln50_1_reg_2746_pp0_iter4_reg <= icmp_ln50_1_reg_2746;
                icmp_ln50_1_reg_2746_pp0_iter5_reg <= icmp_ln50_1_reg_2746_pp0_iter4_reg;
                icmp_ln50_1_reg_2746_pp0_iter6_reg <= icmp_ln50_1_reg_2746_pp0_iter5_reg;
                icmp_ln50_1_reg_2746_pp0_iter7_reg <= icmp_ln50_1_reg_2746_pp0_iter6_reg;
                icmp_ln50_1_reg_2746_pp0_iter8_reg <= icmp_ln50_1_reg_2746_pp0_iter7_reg;
                icmp_ln50_1_reg_2746_pp0_iter9_reg <= icmp_ln50_1_reg_2746_pp0_iter8_reg;
                indvars_iv_next71_mid2_reg_2717 <= indvars_iv_next71_mid2_fu_1515_p3;
                indvars_iv_next71_mid2_reg_2717_pp0_iter3_reg <= indvars_iv_next71_mid2_reg_2717;
                indvars_iv_next71_mid2_reg_2717_pp0_iter4_reg <= indvars_iv_next71_mid2_reg_2717_pp0_iter3_reg;
                indvars_iv_next71_mid2_reg_2717_pp0_iter5_reg <= indvars_iv_next71_mid2_reg_2717_pp0_iter4_reg;
                indvars_iv_next71_mid2_reg_2717_pp0_iter6_reg <= indvars_iv_next71_mid2_reg_2717_pp0_iter5_reg;
                indvars_iv_next71_mid2_reg_2717_pp0_iter7_reg <= indvars_iv_next71_mid2_reg_2717_pp0_iter6_reg;
                indvars_iv_next71_mid2_reg_2717_pp0_iter8_reg <= indvars_iv_next71_mid2_reg_2717_pp0_iter7_reg;
                indvars_iv_next75_mid2_reg_2692 <= indvars_iv_next75_mid2_fu_1437_p3;
                indvars_iv_next75_mid2_reg_2692_pp0_iter3_reg <= indvars_iv_next75_mid2_reg_2692;
                indvars_iv_next75_mid2_reg_2692_pp0_iter4_reg <= indvars_iv_next75_mid2_reg_2692_pp0_iter3_reg;
                indvars_iv_next75_mid2_reg_2692_pp0_iter5_reg <= indvars_iv_next75_mid2_reg_2692_pp0_iter4_reg;
                indvars_iv_next75_mid2_reg_2692_pp0_iter6_reg <= indvars_iv_next75_mid2_reg_2692_pp0_iter5_reg;
                indvars_iv_next75_mid2_reg_2692_pp0_iter7_reg <= indvars_iv_next75_mid2_reg_2692_pp0_iter6_reg;
                ival_10_reg_3364 <= ival_10_fu_2202_p3;
                ival_12_reg_3369 <= ival_12_fu_2228_p3;
                ival_14_reg_3374 <= ival_14_fu_2255_p3;
                ival_14_reg_3374_pp0_iter12_reg <= ival_14_reg_3374;
                ival_1_reg_3339 <= ival_1_fu_2077_p3;
                ival_1_reg_3339_pp0_iter12_reg <= ival_1_reg_3339;
                ival_1_reg_3339_pp0_iter13_reg <= ival_1_reg_3339_pp0_iter12_reg;
                ival_3_reg_3344 <= ival_3_fu_2104_p3;
                ival_5_reg_3349 <= ival_5_fu_2130_p3;
                ival_5_reg_3349_pp0_iter12_reg <= ival_5_reg_3349;
                ival_5_reg_3349_pp0_iter13_reg <= ival_5_reg_3349_pp0_iter12_reg;
                ival_7_reg_3354 <= ival_7_fu_2157_p3;
                ival_8_reg_3359 <= ival_8_fu_2164_p9;
                ival_8_reg_3359_pp0_iter12_reg <= ival_8_reg_3359;
                ival_8_reg_3359_pp0_iter13_reg <= ival_8_reg_3359_pp0_iter12_reg;
                p_ZL12FILTER_conv1_0_0_load_reg_3389 <= p_ZL12FILTER_conv1_0_0_q0;
                p_ZL12FILTER_conv1_0_0_load_reg_3389_pp0_iter13_reg <= p_ZL12FILTER_conv1_0_0_load_reg_3389;
                p_ZL12FILTER_conv1_0_2_load_reg_3404 <= p_ZL12FILTER_conv1_0_2_q0;
                p_ZL12FILTER_conv1_0_2_load_reg_3404_pp0_iter13_reg <= p_ZL12FILTER_conv1_0_2_load_reg_3404;
                p_ZL12FILTER_conv1_1_1_load_reg_3419 <= p_ZL12FILTER_conv1_1_1_q0;
                p_ZL12FILTER_conv1_1_1_load_reg_3419_pp0_iter13_reg <= p_ZL12FILTER_conv1_1_1_load_reg_3419;
                p_ZL12FILTER_conv1_2_1_load_reg_3444 <= p_ZL12FILTER_conv1_2_1_q0;
                prod_reg_3515 <= prod_fu_1066_p2;
                round_reg_3510 <= round_fu_2495_p2;
                select_ln46_2_reg_2802 <= select_ln46_2_fu_1694_p3;
                select_ln46_2_reg_2802_pp0_iter10_reg <= select_ln46_2_reg_2802;
                select_ln46_2_reg_2802_pp0_iter11_reg <= select_ln46_2_reg_2802_pp0_iter10_reg;
                select_ln46_2_reg_2802_pp0_iter12_reg <= select_ln46_2_reg_2802_pp0_iter11_reg;
                select_ln46_2_reg_2802_pp0_iter13_reg <= select_ln46_2_reg_2802_pp0_iter12_reg;
                select_ln46_2_reg_2802_pp0_iter14_reg <= select_ln46_2_reg_2802_pp0_iter13_reg;
                select_ln47_reg_2698 <= select_ln47_fu_1478_p3;
                select_ln48_reg_2723 <= select_ln48_fu_1523_p3;
                select_ln48_reg_2723_pp0_iter3_reg <= select_ln48_reg_2723;
                tmp_27_cast_reg_2785 <= grp_fu_1070_p2(73 downto 66);
                tmp_29_cast_reg_2833 <= grp_fu_1075_p2(73 downto 66);
                tmp_57_reg_2735 <= mul_ln47_fu_1570_p2(8 downto 6);
                tmp_57_reg_2735_pp0_iter4_reg <= tmp_57_reg_2735;
                tmp_57_reg_2735_pp0_iter5_reg <= tmp_57_reg_2735_pp0_iter4_reg;
                tmp_57_reg_2735_pp0_iter6_reg <= tmp_57_reg_2735_pp0_iter5_reg;
                tmp_57_reg_2735_pp0_iter7_reg <= tmp_57_reg_2735_pp0_iter6_reg;
                tmp_57_reg_2735_pp0_iter8_reg <= tmp_57_reg_2735_pp0_iter7_reg;
                tmp_58_reg_2790 <= mul77_fu_1664_p2(8 downto 6);
                tmp_59_reg_2762 <= mul_ln48_fu_1616_p2(8 downto 6);
                tmp_59_reg_2762_pp0_iter5_reg <= tmp_59_reg_2762;
                tmp_59_reg_2762_pp0_iter6_reg <= tmp_59_reg_2762_pp0_iter5_reg;
                tmp_59_reg_2762_pp0_iter7_reg <= tmp_59_reg_2762_pp0_iter6_reg;
                tmp_59_reg_2762_pp0_iter8_reg <= tmp_59_reg_2762_pp0_iter7_reg;
                tmp_59_reg_2762_pp0_iter9_reg <= tmp_59_reg_2762_pp0_iter8_reg;
                tmp_60_reg_2840 <= mul69_fu_1740_p2(8 downto 6);
                tmp_63_reg_3520 <= requant_fu_2520_p2(12 downto 7);
                trunc_ln14_reg_3525 <= trunc_ln14_fu_2536_p1;
                trunc_ln47_reg_2807 <= trunc_ln47_fu_1716_p1;
                trunc_ln47_reg_2807_pp0_iter10_reg <= trunc_ln47_reg_2807;
                trunc_ln48_reg_2820 <= trunc_ln48_fu_1723_p1;
                trunc_ln48_reg_2820_pp0_iter10_reg <= trunc_ln48_reg_2820;
                    zext_ln58_2_reg_2877(7 downto 0) <= zext_ln58_2_fu_1866_p1(7 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then
                and_ln46_1_reg_2679 <= and_ln46_1_fu_1353_p2;
                empty_69_reg_2686 <= empty_69_fu_1359_p2;
                icmp_ln48_reg_2674 <= icmp_ln48_fu_1347_p2;
                xor_ln46_reg_2669 <= xor_ln46_fu_1342_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter14_reg <= ap_loop_exit_ready_pp0_iter13_reg;
                ap_loop_exit_ready_pp0_iter15_reg <= ap_loop_exit_ready_pp0_iter14_reg;
                ap_loop_exit_ready_pp0_iter16_reg <= ap_loop_exit_ready_pp0_iter15_reg;
                ap_loop_exit_ready_pp0_iter17_reg <= ap_loop_exit_ready_pp0_iter16_reg;
                ap_loop_exit_ready_pp0_iter18_reg <= ap_loop_exit_ready_pp0_iter17_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                icmp_ln47_reg_2658_pp0_iter2_reg <= icmp_ln47_reg_2658_pp0_iter1_reg;
                icmp_ln47_reg_2658_pp0_iter3_reg <= icmp_ln47_reg_2658_pp0_iter2_reg;
                icmp_ln47_reg_2658_pp0_iter4_reg <= icmp_ln47_reg_2658_pp0_iter3_reg;
                icmp_ln47_reg_2658_pp0_iter5_reg <= icmp_ln47_reg_2658_pp0_iter4_reg;
                icmp_ln47_reg_2658_pp0_iter6_reg <= icmp_ln47_reg_2658_pp0_iter5_reg;
                icmp_ln47_reg_2658_pp0_iter7_reg <= icmp_ln47_reg_2658_pp0_iter6_reg;
                icmp_ln47_reg_2658_pp0_iter8_reg <= icmp_ln47_reg_2658_pp0_iter7_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln46_reg_2654 <= icmp_ln46_fu_1297_p2;
                icmp_ln47_reg_2658 <= icmp_ln47_fu_1309_p2;
                icmp_ln47_reg_2658_pp0_iter1_reg <= icmp_ln47_reg_2658;
            end if;
        end if;
    end process;
    zext_ln58_2_reg_2877(63 downto 8) <= "00000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    BIAS_conv1_address0 <= zext_ln46_fu_2376_p1(5 - 1 downto 0);

    BIAS_conv1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then 
            BIAS_conv1_ce0_local <= ap_const_logic_1;
        else 
            BIAS_conv1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

        BIAS_conv1_load_cast9_fu_2430_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(BIAS_conv1_q0),22));

    REQUANT_conv1_address0 <= zext_ln46_fu_2376_p1(5 - 1 downto 0);

    REQUANT_conv1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then 
            REQUANT_conv1_ce0_local <= ap_const_logic_1;
        else 
            REQUANT_conv1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    SHIFT_conv1_address0 <= zext_ln46_fu_2376_p1(5 - 1 downto 0);

    SHIFT_conv1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter15, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_enable_reg_pp0_iter15 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then 
            SHIFT_conv1_ce0_local <= ap_const_logic_1;
        else 
            SHIFT_conv1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    S_cast1_cast_cast_cast_cast_cast_fu_2508_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(S_cast1_cast_cast_cast_cast_fu_2505_p1),42));
        S_cast1_cast_cast_cast_cast_fu_2505_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(S_reg_3499_pp0_iter17_reg),5));

        S_cast7_fu_2474_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(S_reg_3499),3));

    acc_06_mid2_fu_2423_p3 <= 
        ap_const_lv22_0 when (empty_71_reg_2705_pp0_iter15_reg(0) = '1') else 
        acc_06_fu_178;
    acc_19_fu_2437_p2 <= std_logic_vector(unsigned(acc_06_mid2_fu_2423_p3) + unsigned(sext_ln58_24_fu_2434_p1));
    acc_20_fu_2461_p3 <= 
        ap_const_lv21_0 when (tmp_62_fu_2453_p3(0) = '1') else 
        trunc_ln49_fu_2449_p1;
    acc_fu_2443_p2 <= std_logic_vector(unsigned(acc_19_fu_2437_p2) + unsigned(BIAS_conv1_load_cast9_fu_2430_p1));
    add_ln27_fu_2515_p2 <= std_logic_vector(unsigned(prod_reg_3515) + unsigned(zext_ln27_fu_2512_p1));
    add_ln46_17_fu_1303_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten61_load) + unsigned(ap_const_lv16_1));
    add_ln46_fu_1688_p2 <= std_logic_vector(unsigned(och_fu_202) + unsigned(ap_const_lv6_1));
    add_ln47_fu_1315_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten35_load) + unsigned(ap_const_lv11_1));
    add_ln48_fu_1364_p2 <= std_logic_vector(unsigned(indvar_flatten19_fu_190) + unsigned(ap_const_lv8_1));
    add_ln50_fu_1543_p2 <= std_logic_vector(unsigned(ich_11_mid2_fu_1501_p3) + unsigned(ap_const_lv4_1));
    add_ln57_10_fu_2006_p2 <= std_logic_vector(unsigned(add_ln57_15_reg_2870) + unsigned(zext_ln48_2_fu_1860_p1));
    add_ln57_11_fu_2024_p2 <= std_logic_vector(unsigned(add_ln57_15_reg_2870) + unsigned(tmp_30_cast_fu_1863_p1));
    add_ln57_12_fu_1784_p2 <= std_logic_vector(unsigned(zext_ln57_fu_1780_p1) + unsigned(zext_ln58_fu_1761_p1));
    add_ln57_13_fu_1875_p2 <= std_logic_vector(unsigned(shl_ln57_fu_1870_p2) + unsigned(add_ln57_reg_2857));
    add_ln57_14_fu_1821_p2 <= std_logic_vector(unsigned(p_shl1_fu_1813_p3) + unsigned(zext_ln57_5_fu_1805_p1));
    add_ln57_15_fu_1849_p2 <= std_logic_vector(unsigned(p_shl_fu_1841_p3) + unsigned(zext_ln57_9_fu_1833_p1));
    add_ln57_1_fu_1880_p2 <= std_logic_vector(unsigned(add_ln57_13_fu_1875_p2) + unsigned(tmp_29_cast_reg_2833));
    add_ln57_2_fu_1898_p2 <= std_logic_vector(unsigned(add_ln57_13_fu_1875_p2) + unsigned(zext_ln48_2_fu_1860_p1));
    add_ln57_3_fu_1917_p2 <= std_logic_vector(unsigned(add_ln57_13_fu_1875_p2) + unsigned(tmp_30_cast_fu_1863_p1));
    add_ln57_4_fu_1799_p2 <= std_logic_vector(unsigned(add_ln57_12_fu_1784_p2) + unsigned(zext_ln47_2_fu_1713_p1));
    add_ln57_5_fu_1936_p2 <= std_logic_vector(unsigned(add_ln57_14_reg_2863) + unsigned(tmp_29_cast_reg_2833));
    add_ln57_6_fu_1953_p2 <= std_logic_vector(unsigned(add_ln57_14_reg_2863) + unsigned(zext_ln48_2_fu_1860_p1));
    add_ln57_7_fu_1971_p2 <= std_logic_vector(unsigned(add_ln57_14_reg_2863) + unsigned(tmp_30_cast_fu_1863_p1));
    add_ln57_8_fu_1827_p2 <= std_logic_vector(unsigned(add_ln57_12_fu_1784_p2) + unsigned(tmp_28_cast_fu_1720_p1));
    add_ln57_9_fu_1989_p2 <= std_logic_vector(unsigned(add_ln57_15_reg_2870) + unsigned(tmp_29_cast_reg_2833));
    add_ln57_fu_1794_p2 <= std_logic_vector(unsigned(zext_ln57_1_fu_1790_p1) + unsigned(tmp_27_cast_reg_2785));
    add_ln58_2_fu_2388_p2 <= std_logic_vector(signed(sext_ln58_18_fu_2385_p1) + signed(sext_ln58_17_fu_2382_p1));
    add_ln58_6_fu_2404_p2 <= std_logic_vector(signed(sext_ln58_22_fu_2401_p1) + signed(sext_ln58_20_fu_2398_p1));
    add_ln58_7_fu_2414_p2 <= std_logic_vector(signed(sext_ln58_23_fu_2410_p1) + signed(sext_ln58_19_fu_2394_p1));
    add_ln58_8_fu_1767_p2 <= std_logic_vector(unsigned(tmp_26_fu_1705_p3) + unsigned(zext_ln58_1_fu_1764_p1));
    and_ln46_1_fu_1353_p2 <= (xor_ln46_fu_1342_p2 and icmp_ln48_fu_1347_p2);
    and_ln46_fu_1467_p2 <= (xor_ln46_reg_2669 and icmp_ln50_fu_1412_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_grp1_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_state20_pp0_stage0_iter19_grp1)
    begin
                ap_block_pp0_stage0_01001_grp1 <= ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state20_pp0_stage0_iter19_grp1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_state20_pp0_stage0_iter19_grp1)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state20_pp0_stage0_iter19_grp1));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_state20_pp0_stage0_iter19_grp1)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state20_pp0_stage0_iter19_grp1));
    end process;

        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter19, ap_block_state20_pp0_stage0_iter19_grp1)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state20_pp0_stage0_iter19_grp1));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state20_pp0_stage0_iter19_grp1_assign_proc : process(conv1_to_pool1_full_n, icmp_ln50_1_reg_2746_pp0_iter18_reg)
    begin
                ap_block_state20_pp0_stage0_iter19_grp1 <= ((icmp_ln50_1_reg_2746_pp0_iter18_reg = ap_const_lv1_1) and (conv1_to_pool1_full_n = ap_const_logic_0));
    end process;


    ap_condition_828_assign_proc : process(empty_73_reg_2755_pp0_iter9_reg, trunc_ln47_reg_2807, trunc_ln48_reg_2820)
    begin
                ap_condition_828 <= ((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_1) and (empty_73_reg_2755_pp0_iter9_reg = ap_const_lv1_0));
    end process;


    ap_condition_840_assign_proc : process(empty_76_reg_2778_pp0_iter9_reg, trunc_ln47_reg_2807, trunc_ln48_reg_2820)
    begin
                ap_condition_840 <= ((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_0) and (empty_76_reg_2778_pp0_iter9_reg = ap_const_lv1_0));
    end process;


    ap_condition_848_assign_proc : process(trunc_ln47_reg_2807, trunc_ln48_reg_2820, empty_78_reg_2845)
    begin
                ap_condition_848 <= ((empty_78_reg_2845 = ap_const_lv1_0) and (trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_0));
    end process;


    ap_condition_857_assign_proc : process(empty_74_reg_2795_pp0_iter9_reg, trunc_ln47_reg_2807, trunc_ln48_reg_2820)
    begin
                ap_condition_857 <= ((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_2) and (empty_74_reg_2795_pp0_iter9_reg = ap_const_lv1_0));
    end process;


    ap_condition_862_assign_proc : process(empty_73_reg_2755_pp0_iter9_reg, trunc_ln47_reg_2807, trunc_ln48_reg_2820)
    begin
                ap_condition_862 <= ((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_1) and (empty_73_reg_2755_pp0_iter9_reg = ap_const_lv1_0));
    end process;


    ap_condition_867_assign_proc : process(empty_76_reg_2778_pp0_iter9_reg, trunc_ln47_reg_2807, trunc_ln48_reg_2820)
    begin
                ap_condition_867 <= ((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_0) and (empty_76_reg_2778_pp0_iter9_reg = ap_const_lv1_0));
    end process;


    ap_condition_871_assign_proc : process(trunc_ln47_reg_2807, trunc_ln48_reg_2820, empty_78_reg_2845)
    begin
                ap_condition_871 <= ((empty_78_reg_2845 = ap_const_lv1_0) and (trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_0));
    end process;


    ap_condition_873_assign_proc : process(empty_74_reg_2795_pp0_iter9_reg, trunc_ln47_reg_2807, trunc_ln48_reg_2820)
    begin
                ap_condition_873 <= ((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_2) and (empty_74_reg_2795_pp0_iter9_reg = ap_const_lv1_0));
    end process;


    ap_condition_876_assign_proc : process(empty_73_reg_2755_pp0_iter9_reg, trunc_ln47_reg_2807, trunc_ln48_reg_2820)
    begin
                ap_condition_876 <= ((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_1) and (empty_73_reg_2755_pp0_iter9_reg = ap_const_lv1_0));
    end process;


    ap_condition_879_assign_proc : process(empty_76_reg_2778_pp0_iter9_reg, trunc_ln47_reg_2807, trunc_ln48_reg_2820)
    begin
                ap_condition_879 <= ((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_0) and (empty_76_reg_2778_pp0_iter9_reg = ap_const_lv1_0));
    end process;


    ap_condition_882_assign_proc : process(trunc_ln47_reg_2807, trunc_ln48_reg_2820, empty_78_reg_2845)
    begin
                ap_condition_882 <= ((empty_78_reg_2845 = ap_const_lv1_0) and (trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_0));
    end process;


    ap_condition_884_assign_proc : process(empty_74_reg_2795_pp0_iter9_reg, trunc_ln47_reg_2807, trunc_ln48_reg_2820)
    begin
                ap_condition_884 <= ((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_2) and (empty_74_reg_2795_pp0_iter9_reg = ap_const_lv1_0));
    end process;


    ap_condition_887_assign_proc : process(empty_73_reg_2755_pp0_iter9_reg, trunc_ln47_reg_2807, trunc_ln48_reg_2820)
    begin
                ap_condition_887 <= ((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_2) and (empty_73_reg_2755_pp0_iter9_reg = ap_const_lv1_0));
    end process;


    ap_condition_890_assign_proc : process(empty_76_reg_2778_pp0_iter9_reg, trunc_ln47_reg_2807, trunc_ln48_reg_2820)
    begin
                ap_condition_890 <= ((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_1) and (empty_76_reg_2778_pp0_iter9_reg = ap_const_lv1_0));
    end process;


    ap_condition_892_assign_proc : process(trunc_ln47_reg_2807, trunc_ln48_reg_2820, empty_78_reg_2845)
    begin
                ap_condition_892 <= ((empty_78_reg_2845 = ap_const_lv1_0) and (trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_1));
    end process;


    ap_condition_894_assign_proc : process(empty_74_reg_2795_pp0_iter9_reg, trunc_ln47_reg_2807, trunc_ln48_reg_2820)
    begin
                ap_condition_894 <= ((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_0) and (empty_74_reg_2795_pp0_iter9_reg = ap_const_lv1_0));
    end process;


    ap_condition_897_assign_proc : process(empty_73_reg_2755_pp0_iter9_reg, trunc_ln47_reg_2807, trunc_ln48_reg_2820)
    begin
                ap_condition_897 <= ((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_2) and (empty_73_reg_2755_pp0_iter9_reg = ap_const_lv1_0));
    end process;


    ap_condition_899_assign_proc : process(empty_76_reg_2778_pp0_iter9_reg, trunc_ln47_reg_2807, trunc_ln48_reg_2820)
    begin
                ap_condition_899 <= ((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_1) and (empty_76_reg_2778_pp0_iter9_reg = ap_const_lv1_0));
    end process;


    ap_condition_901_assign_proc : process(trunc_ln47_reg_2807, trunc_ln48_reg_2820, empty_78_reg_2845)
    begin
                ap_condition_901 <= ((empty_78_reg_2845 = ap_const_lv1_0) and (trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_1));
    end process;


    ap_condition_903_assign_proc : process(empty_74_reg_2795_pp0_iter9_reg, trunc_ln47_reg_2807, trunc_ln48_reg_2820)
    begin
                ap_condition_903 <= ((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_0) and (empty_74_reg_2795_pp0_iter9_reg = ap_const_lv1_0));
    end process;


    ap_condition_906_assign_proc : process(empty_73_reg_2755_pp0_iter9_reg, trunc_ln47_reg_2807, trunc_ln48_reg_2820)
    begin
                ap_condition_906 <= ((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_2) and (empty_73_reg_2755_pp0_iter9_reg = ap_const_lv1_0));
    end process;


    ap_condition_908_assign_proc : process(empty_76_reg_2778_pp0_iter9_reg, trunc_ln47_reg_2807, trunc_ln48_reg_2820)
    begin
                ap_condition_908 <= ((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_1) and (empty_76_reg_2778_pp0_iter9_reg = ap_const_lv1_0));
    end process;


    ap_condition_910_assign_proc : process(trunc_ln47_reg_2807, trunc_ln48_reg_2820, empty_78_reg_2845)
    begin
                ap_condition_910 <= ((empty_78_reg_2845 = ap_const_lv1_0) and (trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_1));
    end process;


    ap_condition_912_assign_proc : process(empty_74_reg_2795_pp0_iter9_reg, trunc_ln47_reg_2807, trunc_ln48_reg_2820)
    begin
                ap_condition_912 <= ((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_0) and (empty_74_reg_2795_pp0_iter9_reg = ap_const_lv1_0));
    end process;


    ap_condition_914_assign_proc : process(empty_73_reg_2755_pp0_iter9_reg, trunc_ln47_reg_2807, trunc_ln48_reg_2820)
    begin
                ap_condition_914 <= ((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_0) and (empty_73_reg_2755_pp0_iter9_reg = ap_const_lv1_0));
    end process;


    ap_condition_916_assign_proc : process(empty_76_reg_2778_pp0_iter9_reg, trunc_ln47_reg_2807, trunc_ln48_reg_2820)
    begin
                ap_condition_916 <= ((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_2) and (empty_76_reg_2778_pp0_iter9_reg = ap_const_lv1_0));
    end process;


    ap_condition_918_assign_proc : process(trunc_ln47_reg_2807, trunc_ln48_reg_2820, empty_78_reg_2845)
    begin
                ap_condition_918 <= ((empty_78_reg_2845 = ap_const_lv1_0) and (trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_2));
    end process;


    ap_condition_920_assign_proc : process(empty_74_reg_2795_pp0_iter9_reg, trunc_ln47_reg_2807, trunc_ln48_reg_2820)
    begin
                ap_condition_920 <= ((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_1) and (empty_74_reg_2795_pp0_iter9_reg = ap_const_lv1_0));
    end process;


    ap_condition_922_assign_proc : process(empty_73_reg_2755_pp0_iter9_reg, trunc_ln47_reg_2807, trunc_ln48_reg_2820)
    begin
                ap_condition_922 <= ((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_0) and (empty_73_reg_2755_pp0_iter9_reg = ap_const_lv1_0));
    end process;


    ap_condition_924_assign_proc : process(empty_76_reg_2778_pp0_iter9_reg, trunc_ln47_reg_2807, trunc_ln48_reg_2820)
    begin
                ap_condition_924 <= ((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_2) and (empty_76_reg_2778_pp0_iter9_reg = ap_const_lv1_0));
    end process;


    ap_condition_926_assign_proc : process(trunc_ln47_reg_2807, trunc_ln48_reg_2820, empty_78_reg_2845)
    begin
                ap_condition_926 <= ((empty_78_reg_2845 = ap_const_lv1_0) and (trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_2));
    end process;


    ap_condition_928_assign_proc : process(empty_74_reg_2795_pp0_iter9_reg, trunc_ln47_reg_2807, trunc_ln48_reg_2820)
    begin
                ap_condition_928 <= ((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_1) and (empty_74_reg_2795_pp0_iter9_reg = ap_const_lv1_0));
    end process;


    ap_condition_930_assign_proc : process(empty_73_reg_2755_pp0_iter9_reg, trunc_ln47_reg_2807, trunc_ln48_reg_2820)
    begin
                ap_condition_930 <= ((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_0) and (empty_73_reg_2755_pp0_iter9_reg = ap_const_lv1_0));
    end process;


    ap_condition_932_assign_proc : process(empty_76_reg_2778_pp0_iter9_reg, trunc_ln47_reg_2807, trunc_ln48_reg_2820)
    begin
                ap_condition_932 <= ((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_2) and (empty_76_reg_2778_pp0_iter9_reg = ap_const_lv1_0));
    end process;


    ap_condition_934_assign_proc : process(trunc_ln47_reg_2807, trunc_ln48_reg_2820, empty_78_reg_2845)
    begin
                ap_condition_934 <= ((empty_78_reg_2845 = ap_const_lv1_0) and (trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_2));
    end process;


    ap_condition_936_assign_proc : process(empty_74_reg_2795_pp0_iter9_reg, trunc_ln47_reg_2807, trunc_ln48_reg_2820)
    begin
                ap_condition_936 <= ((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_1) and (empty_74_reg_2795_pp0_iter9_reg = ap_const_lv1_0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln46_fu_1297_p2)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln46_fu_1297_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln46_reg_2654)
    begin
        if (((icmp_ln46_reg_2654 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter18_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter18_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16, ap_enable_reg_pp0_iter17, ap_enable_reg_pp0_iter18, ap_enable_reg_pp0_iter19)
    begin
        if (((ap_enable_reg_pp0_iter19 = ap_const_logic_0) and (ap_enable_reg_pp0_iter18 = ap_const_logic_0) and (ap_enable_reg_pp0_iter17 = ap_const_logic_0) and (ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten35_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, indvar_flatten35_fu_198, ap_block_pp0_stage0)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten35_load <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_indvar_flatten35_load <= indvar_flatten35_fu_198;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten61_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_loop_init, ap_block_pp0_stage0, indvar_flatten61_fu_206)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten61_load <= ap_const_lv16_0;
        else 
            ap_sig_allocacmp_indvar_flatten61_load <= indvar_flatten61_fu_206;
        end if; 
    end process;


    conv1_to_pool1_blk_n_assign_proc : process(ap_enable_reg_pp0_iter19, conv1_to_pool1_full_n, icmp_ln50_1_reg_2746_pp0_iter18_reg, ap_block_pp0_stage0_grp1)
    begin
        if (((icmp_ln50_1_reg_2746_pp0_iter18_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1))) then 
            conv1_to_pool1_blk_n <= conv1_to_pool1_full_n;
        else 
            conv1_to_pool1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    conv1_to_pool1_din <= 
        ap_const_lv8_7F when (icmp_ln12_fu_2540_p2(0) = '1') else 
        trunc_ln14_reg_3525;

    conv1_to_pool1_write_assign_proc : process(ap_enable_reg_pp0_iter19, icmp_ln50_1_reg_2746_pp0_iter18_reg, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((icmp_ln50_1_reg_2746_pp0_iter18_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter19 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then 
            conv1_to_pool1_write <= ap_const_logic_1;
        else 
            conv1_to_pool1_write <= ap_const_logic_0;
        end if; 
    end process;

    empty_69_fu_1359_p2 <= (icmp_ln47_reg_2658 or and_ln46_1_fu_1353_p2);
    empty_70_fu_1491_p2 <= (icmp_ln50_mid234_fu_1472_p2 or and_ln46_1_reg_2679);
    empty_71_fu_1496_p2 <= (icmp_ln47_reg_2658_pp0_iter1_reg or empty_70_fu_1491_p2);
    empty_72_fu_1586_p2 <= std_logic_vector(unsigned(zext_ln47_fu_1564_p1) + unsigned(ap_const_lv5_1F));
    empty_73_fu_1605_p2 <= "1" when (unsigned(empty_72_reg_2740) > unsigned(ap_const_lv5_D)) else "0";
    empty_74_fu_1680_p2 <= "1" when (unsigned(indvars_iv_next75_mid2_reg_2692_pp0_iter7_reg) > unsigned(ap_const_lv4_D)) else "0";
    empty_75_fu_1632_p2 <= std_logic_vector(unsigned(zext_ln48_fu_1610_p1) + unsigned(ap_const_lv5_1F));
    empty_76_fu_1646_p2 <= "1" when (unsigned(empty_75_reg_2767) > unsigned(ap_const_lv5_D)) else "0";
    empty_77_fu_2042_p2 <= (empty_76_reg_2778_pp0_iter10_reg or empty_73_reg_2755_pp0_iter10_reg);
    empty_78_fu_1756_p2 <= "1" when (unsigned(indvars_iv_next71_mid2_reg_2717_pp0_iter8_reg) > unsigned(ap_const_lv4_D)) else "0";
    empty_79_fu_2046_p2 <= (empty_78_reg_2845_pp0_iter10_reg or empty_73_reg_2755_pp0_iter10_reg);
    empty_80_fu_2050_p2 <= (empty_76_reg_2778_pp0_iter10_reg or empty_74_reg_2795_pp0_iter10_reg);
    empty_81_fu_2054_p2 <= (empty_78_reg_2845_pp0_iter10_reg or empty_74_reg_2795_pp0_iter10_reg);
    empty_fu_1701_p1 <= select_ln46_2_fu_1694_p3(5 - 1 downto 0);
    exitcond_flatten21_not_fu_1457_p2 <= (icmp_ln48_reg_2674 xor ap_const_lv1_1);

    grp_fu_1070_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_1070_ce <= ap_const_logic_1;
        else 
            grp_fu_1070_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1070_p0 <= grp_fu_1070_p00(64 - 1 downto 0);
    grp_fu_1070_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext79_cast_fu_1597_p1),129));
    grp_fu_1070_p1 <= ap_const_lv129_lc_1(66 - 1 downto 0);

    grp_fu_1075_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_1075_ce <= ap_const_logic_1;
        else 
            grp_fu_1075_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1075_p0 <= grp_fu_1075_p00(64 - 1 downto 0);
    grp_fu_1075_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(zext70_cast_fu_1638_p1),129));
    grp_fu_1075_p1 <= ap_const_lv129_lc_1(66 - 1 downto 0);
    grp_fu_1080_p7 <= "XXXXXXXX";
    grp_fu_1099_p7 <= "XXXXXXXX";
    grp_fu_1118_p7 <= "XXXXXXXX";
    grp_fu_1137_p7 <= "XXXXXXXX";
    grp_fu_1156_p7 <= "XXXXXXXX";
    grp_fu_1175_p7 <= "XXXXXXXX";
    grp_fu_1194_p7 <= "XXXXXXXX";
    grp_fu_1213_p7 <= "XXXXXXXX";
    grp_fu_1232_p7 <= "XXXXXXXX";

    grp_fu_1531_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_1531_ce <= ap_const_logic_1;
        else 
            grp_fu_1531_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1531_p0 <= 
        indvars_iv_next75_dup_fu_1418_p2 when (and_ln46_1_reg_2679(0) = '1') else 
        select_ln46_fu_1392_p3;
    grp_fu_1531_p1 <= ap_const_lv4_3(3 - 1 downto 0);

    grp_fu_1537_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_1537_ce <= ap_const_logic_1;
        else 
            grp_fu_1537_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_1537_p0 <= 
        indvars_iv_next71_dup_fu_1485_p2 when (icmp_ln50_mid234_fu_1472_p2(0) = '1') else 
        ocol_mid226_fu_1424_p3;
    grp_fu_1537_p1 <= ap_const_lv4_3(3 - 1 downto 0);

    grp_fu_2553_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_2553_ce <= ap_const_logic_1;
        else 
            grp_fu_2553_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_2562_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_2562_ce <= ap_const_logic_1;
        else 
            grp_fu_2562_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_2571_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_2571_ce <= ap_const_logic_1;
        else 
            grp_fu_2571_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_2580_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_2580_ce <= ap_const_logic_1;
        else 
            grp_fu_2580_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_2589_ce_assign_proc : process(ap_block_pp0_stage0_11001_grp1)
    begin
        if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) then 
            grp_fu_2589_ce <= ap_const_logic_1;
        else 
            grp_fu_2589_ce <= ap_const_logic_0;
        end if; 
    end process;

    ich_11_mid2_fu_1501_p3 <= 
        ap_const_lv4_0 when (empty_71_fu_1496_p2(0) = '1') else 
        ich_fu_182;
    icmp_ln12_fu_2540_p2 <= "1" when (signed(tmp_63_reg_3520) > signed(ap_const_lv6_0)) else "0";
    icmp_ln46_fu_1297_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten61_load = ap_const_lv16_C400) else "0";
    icmp_ln47_fu_1309_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten35_load = ap_const_lv11_620) else "0";
    icmp_ln48_fu_1347_p2 <= "1" when (indvar_flatten19_fu_190 = ap_const_lv8_70) else "0";
    icmp_ln50_1_fu_1592_p2 <= "1" when (add_ln50_reg_2730 = ap_const_lv4_8) else "0";
    icmp_ln50_fu_1412_p2 <= "1" when (ich_fu_182 = ap_const_lv4_8) else "0";
    icmp_ln50_mid234_fu_1472_p2 <= (not_exitcond_flatten21_mid260_fu_1462_p2 and and_ln46_fu_1467_p2);
    indvars_iv_next71713_fu_1444_p2 <= std_logic_vector(unsigned(ocol_fu_186) + unsigned(ap_const_lv4_1));
    indvars_iv_next71_dup_fu_1485_p2 <= std_logic_vector(unsigned(ocol_mid226_fu_1424_p3) + unsigned(ap_const_lv4_1));
    indvars_iv_next71_mid1_fu_1509_p2 <= std_logic_vector(unsigned(ocol_mid226_fu_1424_p3) + unsigned(ap_const_lv4_2));
    indvars_iv_next71_mid232_fu_1450_p3 <= 
        ap_const_lv4_1 when (empty_69_reg_2686(0) = '1') else 
        indvars_iv_next71713_fu_1444_p2;
    indvars_iv_next71_mid2_fu_1515_p3 <= 
        indvars_iv_next71_mid1_fu_1509_p2 when (icmp_ln50_mid234_fu_1472_p2(0) = '1') else 
        indvars_iv_next71_mid232_fu_1450_p3;
    indvars_iv_next75710_fu_1399_p2 <= std_logic_vector(unsigned(orow_fu_194) + unsigned(ap_const_lv4_1));
    indvars_iv_next75_dup_fu_1418_p2 <= std_logic_vector(unsigned(select_ln46_fu_1392_p3) + unsigned(ap_const_lv4_1));
    indvars_iv_next75_mid1_fu_1431_p2 <= std_logic_vector(unsigned(select_ln46_fu_1392_p3) + unsigned(ap_const_lv4_2));
    indvars_iv_next75_mid2_fu_1437_p3 <= 
        indvars_iv_next75_mid1_fu_1431_p2 when (and_ln46_1_reg_2679(0) = '1') else 
        select_ln46_1_fu_1405_p3;
    ival_10_fu_2202_p3 <= 
        ap_const_lv8_0 when (empty_78_reg_2845_pp0_iter10_reg(0) = '1') else 
        ival_9_fu_2183_p9;
    ival_11_fu_2209_p7 <= "XXXXXXXX";
    ival_12_fu_2228_p3 <= 
        ap_const_lv8_0 when (empty_80_fu_2050_p2(0) = '1') else 
        ival_11_fu_2209_p9;
    ival_13_fu_2236_p7 <= "XXXXXXXX";
    ival_14_fu_2255_p3 <= 
        ap_const_lv8_0 when (empty_74_reg_2795_pp0_iter10_reg(0) = '1') else 
        ival_13_fu_2236_p9;
    ival_15_fu_2262_p7 <= "XXXXXXXX";
    ival_16_fu_2281_p3 <= 
        ap_const_lv8_0 when (empty_81_fu_2054_p2(0) = '1') else 
        ival_15_fu_2262_p9;
    ival_1_fu_2077_p3 <= 
        ap_const_lv8_0 when (empty_77_fu_2042_p2(0) = '1') else 
        ival_fu_2058_p9;
    ival_2_fu_2085_p7 <= "XXXXXXXX";
    ival_3_fu_2104_p3 <= 
        ap_const_lv8_0 when (empty_73_reg_2755_pp0_iter10_reg(0) = '1') else 
        ival_2_fu_2085_p9;
    ival_4_fu_2111_p7 <= "XXXXXXXX";
    ival_5_fu_2130_p3 <= 
        ap_const_lv8_0 when (empty_79_fu_2046_p2(0) = '1') else 
        ival_4_fu_2111_p9;
    ival_6_fu_2138_p7 <= "XXXXXXXX";
    ival_7_fu_2157_p3 <= 
        ap_const_lv8_0 when (empty_76_reg_2778_pp0_iter10_reg(0) = '1') else 
        ival_6_fu_2138_p9;
    ival_8_fu_2164_p7 <= "XXXXXXXX";
    ival_9_fu_2183_p7 <= "XXXXXXXX";
    ival_fu_2058_p7 <= "XXXXXXXX";
    mul69_fu_1740_p0 <= mul69_fu_1740_p00(4 - 1 downto 0);
    mul69_fu_1740_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(indvars_iv_next71_mid2_reg_2717_pp0_iter8_reg),9));
    mul69_fu_1740_p1 <= ap_const_lv9_16(6 - 1 downto 0);
    mul77_fu_1664_p0 <= mul77_fu_1664_p00(4 - 1 downto 0);
    mul77_fu_1664_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(indvars_iv_next75_mid2_reg_2692_pp0_iter7_reg),9));
    mul77_fu_1664_p1 <= ap_const_lv9_16(6 - 1 downto 0);
    mul_ln47_fu_1570_p0 <= mul_ln47_fu_1570_p00(4 - 1 downto 0);
    mul_ln47_fu_1570_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln47_reg_2698),9));
    mul_ln47_fu_1570_p1 <= ap_const_lv9_16(6 - 1 downto 0);
    mul_ln48_fu_1616_p0 <= mul_ln48_fu_1616_p00(4 - 1 downto 0);
    mul_ln48_fu_1616_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln48_reg_2723_pp0_iter3_reg),9));
    mul_ln48_fu_1616_p1 <= ap_const_lv9_16(6 - 1 downto 0);
    not_exitcond_flatten21_mid260_fu_1462_p2 <= (icmp_ln47_reg_2658_pp0_iter1_reg or exitcond_flatten21_not_fu_1457_p2);
    ocol_mid226_fu_1424_p3 <= 
        ap_const_lv4_0 when (empty_69_reg_2686(0) = '1') else 
        ocol_fu_186;
    p_ZL12FILTER_conv1_0_0_address0 <= zext_ln58_2_reg_2877(8 - 1 downto 0);

    p_ZL12FILTER_conv1_0_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then 
            p_ZL12FILTER_conv1_0_0_ce0_local <= ap_const_logic_1;
        else 
            p_ZL12FILTER_conv1_0_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL12FILTER_conv1_0_1_address0 <= zext_ln58_2_reg_2877(8 - 1 downto 0);

    p_ZL12FILTER_conv1_0_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then 
            p_ZL12FILTER_conv1_0_1_ce0_local <= ap_const_logic_1;
        else 
            p_ZL12FILTER_conv1_0_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL12FILTER_conv1_0_2_address0 <= zext_ln58_2_reg_2877(8 - 1 downto 0);

    p_ZL12FILTER_conv1_0_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then 
            p_ZL12FILTER_conv1_0_2_ce0_local <= ap_const_logic_1;
        else 
            p_ZL12FILTER_conv1_0_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL12FILTER_conv1_1_0_address0 <= zext_ln58_2_reg_2877(8 - 1 downto 0);

    p_ZL12FILTER_conv1_1_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then 
            p_ZL12FILTER_conv1_1_0_ce0_local <= ap_const_logic_1;
        else 
            p_ZL12FILTER_conv1_1_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL12FILTER_conv1_1_1_address0 <= zext_ln58_2_reg_2877(8 - 1 downto 0);

    p_ZL12FILTER_conv1_1_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then 
            p_ZL12FILTER_conv1_1_1_ce0_local <= ap_const_logic_1;
        else 
            p_ZL12FILTER_conv1_1_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL12FILTER_conv1_1_2_address0 <= zext_ln58_2_reg_2877(8 - 1 downto 0);

    p_ZL12FILTER_conv1_1_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then 
            p_ZL12FILTER_conv1_1_2_ce0_local <= ap_const_logic_1;
        else 
            p_ZL12FILTER_conv1_1_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL12FILTER_conv1_2_0_address0 <= zext_ln58_2_reg_2877(8 - 1 downto 0);

    p_ZL12FILTER_conv1_2_0_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then 
            p_ZL12FILTER_conv1_2_0_ce0_local <= ap_const_logic_1;
        else 
            p_ZL12FILTER_conv1_2_0_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL12FILTER_conv1_2_1_address0 <= zext_ln58_2_reg_2877(8 - 1 downto 0);

    p_ZL12FILTER_conv1_2_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter11, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then 
            p_ZL12FILTER_conv1_2_1_ce0_local <= ap_const_logic_1;
        else 
            p_ZL12FILTER_conv1_2_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZL12FILTER_conv1_2_2_address0 <= zext_ln58_2_fu_1866_p1(8 - 1 downto 0);

    p_ZL12FILTER_conv1_2_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then 
            p_ZL12FILTER_conv1_2_2_ce0_local <= ap_const_logic_1;
        else 
            p_ZL12FILTER_conv1_2_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address0 <= p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address0_local;

    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_grp1, trunc_ln47_reg_2807, trunc_ln48_reg_2820, zext_ln57_2_fu_1885_p1, zext_ln57_3_fu_1904_p1, zext_ln57_4_fu_1923_p1, zext_ln57_6_fu_1940_p1, zext_ln57_7_fu_1958_p1, zext_ln57_8_fu_1976_p1, zext_ln57_10_fu_1993_p1, zext_ln57_11_fu_2011_p1, zext_ln57_12_fu_2029_p1, ap_condition_922, ap_condition_924, ap_condition_926, ap_condition_928)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1))) then
            if (((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_1))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address0_local <= zext_ln57_12_fu_2029_p1(8 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_928)) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address0_local <= zext_ln57_11_fu_2011_p1(8 - 1 downto 0);
            elsif (((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_1))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address0_local <= zext_ln57_10_fu_1993_p1(8 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_926)) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address0_local <= zext_ln57_8_fu_1976_p1(8 - 1 downto 0);
            elsif (((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_2))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address0_local <= zext_ln57_7_fu_1958_p1(8 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_924)) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address0_local <= zext_ln57_6_fu_1940_p1(8 - 1 downto 0);
            elsif (((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_0))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address0_local <= zext_ln57_4_fu_1923_p1(8 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_922)) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address0_local <= zext_ln57_3_fu_1904_p1(8 - 1 downto 0);
            elsif (((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_0))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address0_local <= zext_ln57_2_fu_1885_p1(8 - 1 downto 0);
            else 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address0_local <= "XXXXXXXX";
            end if;
        else 
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_address0_local <= "XXXXXXXX";
        end if; 
    end process;

    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_ce0 <= p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_ce0_local;

    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001_grp1, empty_73_reg_2755_pp0_iter9_reg, empty_76_reg_2778_pp0_iter9_reg, empty_74_reg_2795_pp0_iter9_reg, trunc_ln47_reg_2807, trunc_ln48_reg_2820, empty_78_reg_2845)
    begin
        if ((((empty_78_reg_2845 = ap_const_lv1_0) and (trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (empty_76_reg_2778_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 
    = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (empty_73_reg_2755_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (empty_74_reg_2795_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)))) then 
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address0 <= p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address0_local;

    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_grp1, trunc_ln47_reg_2807, trunc_ln48_reg_2820, zext_ln57_2_fu_1885_p1, zext_ln57_3_fu_1904_p1, zext_ln57_4_fu_1923_p1, zext_ln57_6_fu_1940_p1, zext_ln57_7_fu_1958_p1, zext_ln57_8_fu_1976_p1, zext_ln57_10_fu_1993_p1, zext_ln57_11_fu_2011_p1, zext_ln57_12_fu_2029_p1, ap_condition_914, ap_condition_916, ap_condition_918, ap_condition_920)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1))) then
            if (((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_1))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address0_local <= zext_ln57_12_fu_2029_p1(8 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_920)) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address0_local <= zext_ln57_11_fu_2011_p1(8 - 1 downto 0);
            elsif (((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_1))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address0_local <= zext_ln57_10_fu_1993_p1(8 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_918)) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address0_local <= zext_ln57_8_fu_1976_p1(8 - 1 downto 0);
            elsif (((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_2))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address0_local <= zext_ln57_7_fu_1958_p1(8 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_916)) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address0_local <= zext_ln57_6_fu_1940_p1(8 - 1 downto 0);
            elsif (((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_0))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address0_local <= zext_ln57_4_fu_1923_p1(8 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_914)) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address0_local <= zext_ln57_3_fu_1904_p1(8 - 1 downto 0);
            elsif (((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_0))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address0_local <= zext_ln57_2_fu_1885_p1(8 - 1 downto 0);
            else 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address0_local <= "XXXXXXXX";
            end if;
        else 
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_address0_local <= "XXXXXXXX";
        end if; 
    end process;

    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_ce0 <= p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_ce0_local;

    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001_grp1, empty_73_reg_2755_pp0_iter9_reg, empty_76_reg_2778_pp0_iter9_reg, empty_74_reg_2795_pp0_iter9_reg, trunc_ln47_reg_2807, trunc_ln48_reg_2820, empty_78_reg_2845)
    begin
        if ((((empty_78_reg_2845 = ap_const_lv1_0) and (trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (empty_73_reg_2755_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 
    = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (empty_74_reg_2795_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (empty_76_reg_2778_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)))) then 
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address0 <= p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address0_local;

    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_grp1, trunc_ln47_reg_2807, trunc_ln48_reg_2820, zext_ln57_2_fu_1885_p1, zext_ln57_3_fu_1904_p1, zext_ln57_4_fu_1923_p1, zext_ln57_6_fu_1940_p1, zext_ln57_7_fu_1958_p1, zext_ln57_8_fu_1976_p1, zext_ln57_10_fu_1993_p1, zext_ln57_11_fu_2011_p1, zext_ln57_12_fu_2029_p1, ap_condition_906, ap_condition_908, ap_condition_910, ap_condition_912)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1))) then
            if (((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_0))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address0_local <= zext_ln57_12_fu_2029_p1(8 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_912)) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address0_local <= zext_ln57_11_fu_2011_p1(8 - 1 downto 0);
            elsif (((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_0))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address0_local <= zext_ln57_10_fu_1993_p1(8 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_910)) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address0_local <= zext_ln57_8_fu_1976_p1(8 - 1 downto 0);
            elsif (((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_1))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address0_local <= zext_ln57_7_fu_1958_p1(8 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_908)) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address0_local <= zext_ln57_6_fu_1940_p1(8 - 1 downto 0);
            elsif (((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_2))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address0_local <= zext_ln57_4_fu_1923_p1(8 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_906)) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address0_local <= zext_ln57_3_fu_1904_p1(8 - 1 downto 0);
            elsif (((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_2))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address0_local <= zext_ln57_2_fu_1885_p1(8 - 1 downto 0);
            else 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address0_local <= "XXXXXXXX";
            end if;
        else 
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_address0_local <= "XXXXXXXX";
        end if; 
    end process;

    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_ce0 <= p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_ce0_local;

    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001_grp1, empty_73_reg_2755_pp0_iter9_reg, empty_76_reg_2778_pp0_iter9_reg, empty_74_reg_2795_pp0_iter9_reg, trunc_ln47_reg_2807, trunc_ln48_reg_2820, empty_78_reg_2845)
    begin
        if ((((empty_78_reg_2845 = ap_const_lv1_0) and (trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (empty_73_reg_2755_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (empty_74_reg_2795_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter10 
    = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (empty_76_reg_2778_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)))) then 
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address0 <= p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address0_local;

    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_grp1, trunc_ln47_reg_2807, trunc_ln48_reg_2820, zext_ln57_2_fu_1885_p1, zext_ln57_3_fu_1904_p1, zext_ln57_4_fu_1923_p1, zext_ln57_6_fu_1940_p1, zext_ln57_7_fu_1958_p1, zext_ln57_8_fu_1976_p1, zext_ln57_10_fu_1993_p1, zext_ln57_11_fu_2011_p1, zext_ln57_12_fu_2029_p1, ap_condition_897, ap_condition_899, ap_condition_901, ap_condition_903)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1))) then
            if (((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_0))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address0_local <= zext_ln57_12_fu_2029_p1(8 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_903)) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address0_local <= zext_ln57_11_fu_2011_p1(8 - 1 downto 0);
            elsif (((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_0))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address0_local <= zext_ln57_10_fu_1993_p1(8 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_901)) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address0_local <= zext_ln57_8_fu_1976_p1(8 - 1 downto 0);
            elsif (((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_1))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address0_local <= zext_ln57_7_fu_1958_p1(8 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_899)) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address0_local <= zext_ln57_6_fu_1940_p1(8 - 1 downto 0);
            elsif (((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_2))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address0_local <= zext_ln57_4_fu_1923_p1(8 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_897)) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address0_local <= zext_ln57_3_fu_1904_p1(8 - 1 downto 0);
            elsif (((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_2))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address0_local <= zext_ln57_2_fu_1885_p1(8 - 1 downto 0);
            else 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address0_local <= "XXXXXXXX";
            end if;
        else 
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_address0_local <= "XXXXXXXX";
        end if; 
    end process;

    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_ce0 <= p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_ce0_local;

    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001_grp1, empty_73_reg_2755_pp0_iter9_reg, empty_76_reg_2778_pp0_iter9_reg, empty_74_reg_2795_pp0_iter9_reg, trunc_ln47_reg_2807, trunc_ln48_reg_2820, empty_78_reg_2845)
    begin
        if ((((empty_78_reg_2845 = ap_const_lv1_0) and (trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (empty_76_reg_2778_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 
    = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (empty_73_reg_2755_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (empty_74_reg_2795_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)))) then 
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address0 <= p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address0_local;

    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_grp1, trunc_ln47_reg_2807, trunc_ln48_reg_2820, zext_ln57_2_fu_1885_p1, zext_ln57_3_fu_1904_p1, zext_ln57_4_fu_1923_p1, zext_ln57_6_fu_1940_p1, zext_ln57_7_fu_1958_p1, zext_ln57_8_fu_1976_p1, zext_ln57_10_fu_1993_p1, zext_ln57_11_fu_2011_p1, zext_ln57_12_fu_2029_p1, ap_condition_887, ap_condition_890, ap_condition_892, ap_condition_894)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1))) then
            if (((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_0))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address0_local <= zext_ln57_12_fu_2029_p1(8 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_894)) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address0_local <= zext_ln57_11_fu_2011_p1(8 - 1 downto 0);
            elsif (((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_0))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address0_local <= zext_ln57_10_fu_1993_p1(8 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_892)) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address0_local <= zext_ln57_8_fu_1976_p1(8 - 1 downto 0);
            elsif (((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_1))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address0_local <= zext_ln57_7_fu_1958_p1(8 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_890)) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address0_local <= zext_ln57_6_fu_1940_p1(8 - 1 downto 0);
            elsif (((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_2))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address0_local <= zext_ln57_4_fu_1923_p1(8 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_887)) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address0_local <= zext_ln57_3_fu_1904_p1(8 - 1 downto 0);
            elsif (((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_2))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address0_local <= zext_ln57_2_fu_1885_p1(8 - 1 downto 0);
            else 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address0_local <= "XXXXXXXX";
            end if;
        else 
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_address0_local <= "XXXXXXXX";
        end if; 
    end process;

    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_ce0 <= p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_ce0_local;

    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001_grp1, empty_73_reg_2755_pp0_iter9_reg, empty_76_reg_2778_pp0_iter9_reg, empty_74_reg_2795_pp0_iter9_reg, trunc_ln47_reg_2807, trunc_ln48_reg_2820, empty_78_reg_2845)
    begin
        if ((((empty_78_reg_2845 = ap_const_lv1_0) and (trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (empty_73_reg_2755_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (empty_74_reg_2795_pp0_iter9_reg 
    = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (empty_76_reg_2778_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)))) then 
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address0 <= p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address0_local;

    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_grp1, trunc_ln47_reg_2807, trunc_ln48_reg_2820, zext_ln57_2_fu_1885_p1, zext_ln57_3_fu_1904_p1, zext_ln57_4_fu_1923_p1, zext_ln57_6_fu_1940_p1, zext_ln57_7_fu_1958_p1, zext_ln57_8_fu_1976_p1, zext_ln57_10_fu_1993_p1, zext_ln57_11_fu_2011_p1, zext_ln57_12_fu_2029_p1, ap_condition_876, ap_condition_879, ap_condition_882, ap_condition_884)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1))) then
            if (((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_2))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address0_local <= zext_ln57_12_fu_2029_p1(8 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_884)) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address0_local <= zext_ln57_11_fu_2011_p1(8 - 1 downto 0);
            elsif (((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_2))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address0_local <= zext_ln57_10_fu_1993_p1(8 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_882)) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address0_local <= zext_ln57_8_fu_1976_p1(8 - 1 downto 0);
            elsif (((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_0))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address0_local <= zext_ln57_7_fu_1958_p1(8 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_879)) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address0_local <= zext_ln57_6_fu_1940_p1(8 - 1 downto 0);
            elsif (((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_1))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address0_local <= zext_ln57_4_fu_1923_p1(8 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_876)) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address0_local <= zext_ln57_3_fu_1904_p1(8 - 1 downto 0);
            elsif (((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_1))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address0_local <= zext_ln57_2_fu_1885_p1(8 - 1 downto 0);
            else 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address0_local <= "XXXXXXXX";
            end if;
        else 
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_address0_local <= "XXXXXXXX";
        end if; 
    end process;

    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_ce0 <= p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_ce0_local;

    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001_grp1, empty_73_reg_2755_pp0_iter9_reg, empty_76_reg_2778_pp0_iter9_reg, empty_74_reg_2795_pp0_iter9_reg, trunc_ln47_reg_2807, trunc_ln48_reg_2820, empty_78_reg_2845)
    begin
        if ((((empty_78_reg_2845 = ap_const_lv1_0) and (trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (empty_74_reg_2795_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (empty_73_reg_2755_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter10 
    = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (empty_76_reg_2778_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)))) then 
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address0 <= p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address0_local;

    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_grp1, trunc_ln47_reg_2807, trunc_ln48_reg_2820, zext_ln57_2_fu_1885_p1, zext_ln57_3_fu_1904_p1, zext_ln57_4_fu_1923_p1, zext_ln57_6_fu_1940_p1, zext_ln57_7_fu_1958_p1, zext_ln57_8_fu_1976_p1, zext_ln57_10_fu_1993_p1, zext_ln57_11_fu_2011_p1, zext_ln57_12_fu_2029_p1, ap_condition_862, ap_condition_867, ap_condition_871, ap_condition_873)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1))) then
            if (((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_2))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address0_local <= zext_ln57_12_fu_2029_p1(8 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_873)) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address0_local <= zext_ln57_11_fu_2011_p1(8 - 1 downto 0);
            elsif (((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_2))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address0_local <= zext_ln57_10_fu_1993_p1(8 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_871)) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address0_local <= zext_ln57_8_fu_1976_p1(8 - 1 downto 0);
            elsif (((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_0))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address0_local <= zext_ln57_7_fu_1958_p1(8 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_867)) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address0_local <= zext_ln57_6_fu_1940_p1(8 - 1 downto 0);
            elsif (((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_1))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address0_local <= zext_ln57_4_fu_1923_p1(8 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_862)) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address0_local <= zext_ln57_3_fu_1904_p1(8 - 1 downto 0);
            elsif (((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_1))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address0_local <= zext_ln57_2_fu_1885_p1(8 - 1 downto 0);
            else 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address0_local <= "XXXXXXXX";
            end if;
        else 
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_address0_local <= "XXXXXXXX";
        end if; 
    end process;

    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_ce0 <= p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_ce0_local;

    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001_grp1, empty_73_reg_2755_pp0_iter9_reg, empty_76_reg_2778_pp0_iter9_reg, empty_74_reg_2795_pp0_iter9_reg, trunc_ln47_reg_2807, trunc_ln48_reg_2820, empty_78_reg_2845)
    begin
        if ((((empty_78_reg_2845 = ap_const_lv1_0) and (trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (empty_76_reg_2778_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 
    = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (empty_74_reg_2795_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (empty_73_reg_2755_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)))) then 
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address0 <= p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address0_local;

    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_grp1, trunc_ln47_reg_2807, trunc_ln48_reg_2820, zext_ln57_2_fu_1885_p1, zext_ln57_3_fu_1904_p1, zext_ln57_4_fu_1923_p1, zext_ln57_6_fu_1940_p1, zext_ln57_7_fu_1958_p1, zext_ln57_8_fu_1976_p1, zext_ln57_10_fu_1993_p1, zext_ln57_11_fu_2011_p1, zext_ln57_12_fu_2029_p1, ap_condition_828, ap_condition_840, ap_condition_848, ap_condition_857)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1))) then
            if (((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_2))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address0_local <= zext_ln57_12_fu_2029_p1(8 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_857)) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address0_local <= zext_ln57_11_fu_2011_p1(8 - 1 downto 0);
            elsif (((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_2))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address0_local <= zext_ln57_10_fu_1993_p1(8 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_848)) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address0_local <= zext_ln57_8_fu_1976_p1(8 - 1 downto 0);
            elsif (((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_0))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address0_local <= zext_ln57_7_fu_1958_p1(8 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_840)) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address0_local <= zext_ln57_6_fu_1940_p1(8 - 1 downto 0);
            elsif (((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_1))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address0_local <= zext_ln57_4_fu_1923_p1(8 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_828)) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address0_local <= zext_ln57_3_fu_1904_p1(8 - 1 downto 0);
            elsif (((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_1))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address0_local <= zext_ln57_2_fu_1885_p1(8 - 1 downto 0);
            else 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address0_local <= "XXXXXXXX";
            end if;
        else 
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_address0_local <= "XXXXXXXX";
        end if; 
    end process;

    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_ce0 <= p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_ce0_local;

    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001_grp1, empty_73_reg_2755_pp0_iter9_reg, empty_76_reg_2778_pp0_iter9_reg, empty_74_reg_2795_pp0_iter9_reg, trunc_ln47_reg_2807, trunc_ln48_reg_2820, empty_78_reg_2845)
    begin
        if ((((empty_78_reg_2845 = ap_const_lv1_0) and (trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (empty_74_reg_2795_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 
    = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (empty_73_reg_2755_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (empty_76_reg_2778_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)))) then 
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_8_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address0 <= p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address0_local;

    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_grp1, trunc_ln47_reg_2807, trunc_ln48_reg_2820, zext_ln57_2_fu_1885_p1, zext_ln57_3_fu_1904_p1, zext_ln57_4_fu_1923_p1, zext_ln57_6_fu_1940_p1, zext_ln57_7_fu_1958_p1, zext_ln57_8_fu_1976_p1, zext_ln57_10_fu_1993_p1, zext_ln57_11_fu_2011_p1, zext_ln57_12_fu_2029_p1, ap_condition_930, ap_condition_932, ap_condition_934, ap_condition_936)
    begin
        if (((ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1))) then
            if (((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_1))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address0_local <= zext_ln57_12_fu_2029_p1(8 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_936)) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address0_local <= zext_ln57_11_fu_2011_p1(8 - 1 downto 0);
            elsif (((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_1))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address0_local <= zext_ln57_10_fu_1993_p1(8 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_934)) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address0_local <= zext_ln57_8_fu_1976_p1(8 - 1 downto 0);
            elsif (((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_2))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address0_local <= zext_ln57_7_fu_1958_p1(8 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_932)) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address0_local <= zext_ln57_6_fu_1940_p1(8 - 1 downto 0);
            elsif (((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_0))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address0_local <= zext_ln57_4_fu_1923_p1(8 - 1 downto 0);
            elsif ((ap_const_boolean_1 = ap_condition_930)) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address0_local <= zext_ln57_3_fu_1904_p1(8 - 1 downto 0);
            elsif (((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_0))) then 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address0_local <= zext_ln57_2_fu_1885_p1(8 - 1 downto 0);
            else 
                p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address0_local <= "XXXXXXXX";
            end if;
        else 
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_address0_local <= "XXXXXXXX";
        end if; 
    end process;

    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_ce0 <= p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_ce0_local;

    p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_ce0_local_assign_proc : process(ap_enable_reg_pp0_iter10, ap_block_pp0_stage0_11001_grp1, empty_73_reg_2755_pp0_iter9_reg, empty_76_reg_2778_pp0_iter9_reg, empty_74_reg_2795_pp0_iter9_reg, trunc_ln47_reg_2807, trunc_ln48_reg_2820, empty_78_reg_2845)
    begin
        if ((((empty_78_reg_2845 = ap_const_lv1_0) and (trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (empty_73_reg_2755_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_2) and (trunc_ln47_reg_2807 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (empty_74_reg_2795_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter10 
    = ap_const_logic_1) and (empty_76_reg_2778_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_0) and (trunc_ln47_reg_2807 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)) or ((trunc_ln48_reg_2820 = ap_const_lv2_1) and (trunc_ln47_reg_2807 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1)))) then 
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_ce0_local <= ap_const_logic_1;
        else 
            p_ZZ10conv_layerILi8ELi14ELi3ELi1ELi32EEvRN3hls6streamI6ap_intILi8EELi0EEEPAT_AT_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    p_shl1_fu_1813_p3 <= (trunc_ln57_fu_1809_p1 & ap_const_lv2_0);
    p_shl_fu_1841_p3 <= (trunc_ln57_1_fu_1837_p1 & ap_const_lv2_0);
    prod_fu_1066_p0 <= prod_fu_1066_p00(21 - 1 downto 0);
    prod_fu_1066_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(acc_20_reg_3505),42));
    prod_fu_1066_p1 <= prod_fu_1066_p10(21 - 1 downto 0);
    prod_fu_1066_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(M_reg_3494),42));
    requant_fu_2520_p2 <= std_logic_vector(shift_right(unsigned(add_ln27_fu_2515_p2),to_integer(unsigned('0' & S_cast1_cast_cast_cast_cast_cast_fu_2508_p1(31-1 downto 0)))));
    round_fu_2495_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv30_1),to_integer(unsigned('0' & sub_i_i67_i_cast_cast_cast_cast_cast_cast_fu_2491_p1(30-1 downto 0)))));
    select_ln46_1_fu_1405_p3 <= 
        ap_const_lv4_1 when (icmp_ln47_reg_2658_pp0_iter1_reg(0) = '1') else 
        indvars_iv_next75710_fu_1399_p2;
    select_ln46_2_fu_1694_p3 <= 
        add_ln46_fu_1688_p2 when (icmp_ln47_reg_2658_pp0_iter8_reg(0) = '1') else 
        och_fu_202;
    select_ln46_fu_1392_p3 <= 
        ap_const_lv4_0 when (icmp_ln47_reg_2658_pp0_iter1_reg(0) = '1') else 
        orow_fu_194;
    select_ln47_1_fu_1321_p3 <= 
        ap_const_lv11_1 when (icmp_ln47_fu_1309_p2(0) = '1') else 
        add_ln47_fu_1315_p2;
    select_ln47_fu_1478_p3 <= 
        indvars_iv_next75_dup_fu_1418_p2 when (and_ln46_1_reg_2679(0) = '1') else 
        select_ln46_fu_1392_p3;
    select_ln48_1_fu_1370_p3 <= 
        ap_const_lv8_1 when (empty_69_fu_1359_p2(0) = '1') else 
        add_ln48_fu_1364_p2;
    select_ln48_fu_1523_p3 <= 
        indvars_iv_next71_dup_fu_1485_p2 when (icmp_ln50_mid234_fu_1472_p2(0) = '1') else 
        ocol_mid226_fu_1424_p3;
        sext_ln58_17_fu_2382_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_2562_p3),17));

        sext_ln58_18_fu_2385_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_2571_p3),17));

        sext_ln58_19_fu_2394_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_2_fu_2388_p2),19));

        sext_ln58_20_fu_2398_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_2580_p3),18));

        sext_ln58_22_fu_2401_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_2589_p3),18));

        sext_ln58_23_fu_2410_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_6_fu_2404_p2),19));

        sext_ln58_24_fu_2434_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(add_ln58_7_reg_3489),22));

    shl_ln57_fu_1870_p2 <= std_logic_vector(shift_left(unsigned(add_ln57_reg_2857),to_integer(unsigned('0' & ap_const_lv8_2(8-1 downto 0)))));
    sub_i_i67_i_cast_cast_cast_cast_cast_cast_fu_2491_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_i_i67_i_cast_cast_cast_cast_cast_fu_2487_p1),30));
        sub_i_i67_i_cast_cast_cast_cast_cast_fu_2487_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub_i_i67_i_fu_2481_p2),5));

    sub_i_i67_i_fu_2481_p2 <= std_logic_vector(signed(S_cast7_fu_2474_p1) + signed(ap_const_lv3_7));
    tmp_26_fu_1705_p3 <= (empty_fu_1701_p1 & ap_const_lv3_0);
    tmp_28_cast_fu_1720_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_58_reg_2790),7));
    tmp_30_cast_fu_1863_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_60_reg_2840),8));
    tmp_61_fu_1773_p3 <= (ich_11_mid2_reg_2710_pp0_iter8_reg & ap_const_lv2_0);
    tmp_62_fu_2453_p3 <= acc_fu_2443_p2(21 downto 21);
    trunc_ln14_fu_2536_p1 <= requant_fu_2520_p2(8 - 1 downto 0);
    trunc_ln47_fu_1716_p1 <= grp_fu_1531_p2(2 - 1 downto 0);
    trunc_ln48_fu_1723_p1 <= grp_fu_1537_p2(2 - 1 downto 0);
    trunc_ln49_fu_2449_p1 <= acc_fu_2443_p2(21 - 1 downto 0);
    trunc_ln57_1_fu_1837_p1 <= add_ln57_8_fu_1827_p2(6 - 1 downto 0);
    trunc_ln57_fu_1809_p1 <= add_ln57_4_fu_1799_p2(6 - 1 downto 0);
    xor_ln46_fu_1342_p2 <= (icmp_ln47_reg_2658 xor ap_const_lv1_1);
        zext70_cast_fu_1638_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(empty_75_reg_2767),64));

        zext79_cast_fu_1597_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(empty_72_reg_2740),64));

    zext_ln27_fu_2512_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(round_reg_3510),42));
    zext_ln46_fu_2376_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln46_2_reg_2802_pp0_iter14_reg),64));
    zext_ln47_2_fu_1713_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_57_reg_2735_pp0_iter8_reg),7));
    zext_ln47_fu_1564_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln47_reg_2698),5));
    zext_ln48_2_fu_1860_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_59_reg_2762_pp0_iter9_reg),8));
    zext_ln48_fu_1610_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln48_reg_2723_pp0_iter3_reg),5));
    zext_ln57_10_fu_1993_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln57_9_fu_1989_p2),64));
    zext_ln57_11_fu_2011_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln57_10_fu_2006_p2),64));
    zext_ln57_12_fu_2029_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln57_11_fu_2024_p2),64));
    zext_ln57_1_fu_1790_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln57_12_fu_1784_p2),8));
    zext_ln57_2_fu_1885_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln57_1_fu_1880_p2),64));
    zext_ln57_3_fu_1904_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln57_2_fu_1898_p2),64));
    zext_ln57_4_fu_1923_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln57_3_fu_1917_p2),64));
    zext_ln57_5_fu_1805_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln57_4_fu_1799_p2),8));
    zext_ln57_6_fu_1940_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln57_5_fu_1936_p2),64));
    zext_ln57_7_fu_1958_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln57_6_fu_1953_p2),64));
    zext_ln57_8_fu_1976_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln57_7_fu_1971_p2),64));
    zext_ln57_9_fu_1833_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln57_8_fu_1827_p2),8));
    zext_ln57_fu_1780_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_61_fu_1773_p3),7));
    zext_ln58_1_fu_1764_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ich_11_mid2_reg_2710_pp0_iter8_reg),8));
    zext_ln58_2_fu_1866_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln58_8_reg_2852),64));
    zext_ln58_fu_1761_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ich_11_mid2_reg_2710_pp0_iter8_reg),7));
end behav;
