<spirit:component xmlns:actel-cc="http://www.actel.com/XMLSchema/CoreConsole" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1 http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.1/component.xsd">
  <spirit:vendor>Actel</spirit:vendor>
  <spirit:library>DirectCore</spirit:library>
  <spirit:name>COREFFT</spirit:name>
  <spirit:version>7.1.100</spirit:version>
  <spirit:busInterfaces>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
  </spirit:memoryMaps>
  <spirit:hwModel>
    <spirit:views>
      <spirit:view>
        <spirit:name>VerilogSource</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:fileSetRef>VerilogSource--in_place-Base</spirit:fileSetRef>
        <spirit:fileSetRef>VerilogSource--stream-Base</spirit:fileSetRef>
        <spirit:fileSetRef>VerilogSource-in_place_Dynamic</spirit:fileSetRef>
        <spirit:fileSetRef>VerilogSource-stream_Dynamic</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="VerilogSource--in_place-Base">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicAndTerms>
                    <actel-cc:logicTerm spirit:referenceId="CFG_ARCH" actel-cc:termValue="1"></actel-cc:logicTerm>
                    <actel-cc:logicOrTerms>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="19"></actel-cc:logicTerm>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="24"></actel-cc:logicTerm>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="25"></actel-cc:logicTerm>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="26"></actel-cc:logicTerm>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="27"></actel-cc:logicTerm></actel-cc:logicOrTerms></actel-cc:logicAndTerms></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="VerilogSource--stream-Base">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicAndTerms>
                    <actel-cc:logicTerm spirit:referenceId="CFG_ARCH" actel-cc:termValue="2"></actel-cc:logicTerm>
                    <actel-cc:logicOrTerms>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="19"></actel-cc:logicTerm>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="24"></actel-cc:logicTerm>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="25"></actel-cc:logicTerm>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="26"></actel-cc:logicTerm>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="27"></actel-cc:logicTerm></actel-cc:logicOrTerms></actel-cc:logicAndTerms></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="VerilogSource-in_place_Dynamic">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicAndTerms>
                    <actel-cc:logicTerm spirit:referenceId="CFG_ARCH" actel-cc:termValue="1"></actel-cc:logicTerm>
                    <actel-cc:logicOrTerms>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="19"></actel-cc:logicTerm>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="24"></actel-cc:logicTerm>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="25"></actel-cc:logicTerm>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="26"></actel-cc:logicTerm>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="27"></actel-cc:logicTerm></actel-cc:logicOrTerms></actel-cc:logicAndTerms></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="VerilogSource-stream_Dynamic">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicAndTerms>
                    <actel-cc:logicTerm spirit:referenceId="CFG_ARCH" actel-cc:termValue="2"></actel-cc:logicTerm>
                    <actel-cc:logicOrTerms>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="19"></actel-cc:logicTerm>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="24"></actel-cc:logicTerm>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="25"></actel-cc:logicTerm>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="26"></actel-cc:logicTerm>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="27"></actel-cc:logicTerm></actel-cc:logicOrTerms></actel-cc:logicAndTerms></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>VerilogSimulation</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language>Verilog</spirit:language>
        <spirit:fileSetRef>IN_PLACE_USER_TB_VERILOG_STIMULUS_FILESET</spirit:fileSetRef>
        <spirit:fileSetRef>STREAMING_USER_TB_VERILOG_STIMULUS_FILESET</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="IN_PLACE_USER_TB_VERILOG_STIMULUS_FILESET">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicAndTerms>
                    <actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="1"></actel-cc:logicTerm>
                    <actel-cc:logicTerm spirit:referenceId="CFG_ARCH" actel-cc:termValue="1"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="STREAMING_USER_TB_VERILOG_STIMULUS_FILESET">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="1"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="CFG_ARCH" actel-cc:termValue="2"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>VHDLSource</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:fileSetRef>VHDLSource---in_place-Base</spirit:fileSetRef>
        <spirit:fileSetRef>VHDLSource---streaming-Base</spirit:fileSetRef>
        <spirit:fileSetRef>VHDLSource-in_place-Dynamic</spirit:fileSetRef>
        <spirit:fileSetRef>VHDLSource-streaming-Dynamic</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="VHDLSource---in_place-Base">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicAndTerms>
                    <actel-cc:logicTerm spirit:referenceId="CFG_ARCH" actel-cc:termValue="1"></actel-cc:logicTerm>
                    <actel-cc:logicOrTerms>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="19"></actel-cc:logicTerm>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="24"></actel-cc:logicTerm>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="25"></actel-cc:logicTerm>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="26"></actel-cc:logicTerm>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="27"></actel-cc:logicTerm></actel-cc:logicOrTerms></actel-cc:logicAndTerms></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="VHDLSource---streaming-Base">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicAndTerms>
                    <actel-cc:logicTerm spirit:referenceId="CFG_ARCH" actel-cc:termValue="2"></actel-cc:logicTerm>
                    <actel-cc:logicOrTerms>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="19"></actel-cc:logicTerm>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="24"></actel-cc:logicTerm>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="25"></actel-cc:logicTerm>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="26"></actel-cc:logicTerm>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="27"></actel-cc:logicTerm></actel-cc:logicOrTerms></actel-cc:logicAndTerms></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="VHDLSource-in_place-Dynamic">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicAndTerms>
                    <actel-cc:logicTerm spirit:referenceId="CFG_ARCH" actel-cc:termValue="1"></actel-cc:logicTerm>
                    <actel-cc:logicOrTerms>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="19"></actel-cc:logicTerm>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="24"></actel-cc:logicTerm>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="25"></actel-cc:logicTerm>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="26"></actel-cc:logicTerm>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="27"></actel-cc:logicTerm></actel-cc:logicOrTerms></actel-cc:logicAndTerms></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="VHDLSource-streaming-Dynamic">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicAndTerms>
                    <actel-cc:logicTerm spirit:referenceId="CFG_ARCH" actel-cc:termValue="2"></actel-cc:logicTerm>
                    <actel-cc:logicOrTerms>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="19"></actel-cc:logicTerm>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="24"></actel-cc:logicTerm>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="25"></actel-cc:logicTerm>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="26"></actel-cc:logicTerm>
                      <actel-cc:logicTerm spirit:referenceId="FPGA_FAMILY" actel-cc:termValue="27"></actel-cc:logicTerm></actel-cc:logicOrTerms></actel-cc:logicAndTerms></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>VHDLSimulation</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:fileSetRef>IN_PLACE_USER_TB_VHDL_STIMULUS_FILESET</spirit:fileSetRef>
        <spirit:fileSetRef>STREAMING_USER_TB_VHDL_STIMULUS_FILESET</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="IN_PLACE_USER_TB_VHDL_STIMULUS_FILESET">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="HDL_license" actel-cc:termValue="U"></actel-cc:logicTerm>
                  <actel-cc:logicAndTerms>
                    <actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="1"></actel-cc:logicTerm>
                    <actel-cc:logicTerm spirit:referenceId="CFG_ARCH" actel-cc:termValue="1"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="STREAMING_USER_TB_VHDL_STIMULUS_FILESET">
              <actel-cc:logicEquation>
                <actel-cc:logicAndTerms>
                  <actel-cc:logicTerm spirit:referenceId="testbench" actel-cc:termValue="1"></actel-cc:logicTerm>
                  <actel-cc:logicTerm spirit:referenceId="CFG_ARCH" actel-cc:termValue="2"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>Documentation</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language></spirit:language>
        <spirit:fileSetRef>docsFileSet</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="docsFileSet"></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
      <spirit:view>
        <spirit:name>Generator</spirit:name>
        <spirit:envIdentifier></spirit:envIdentifier>
        <spirit:language></spirit:language>
        <spirit:fileSetRef>GeneratorFileSet</spirit:fileSetRef>
        <spirit:fileSetRef>ConfiguratorFileSet</spirit:fileSetRef>
        <spirit:fileSetRef>GeneratorLinuxFileSet</spirit:fileSetRef>
        <spirit:fileSetRef>ConfiguratorLinuxFileSet</spirit:fileSetRef>
        <spirit:vendorExtensions>
          <actel-cc:fsInclusionRules>
            <actel-cc:fsInclusionRule spirit:fileSetRef="GeneratorFileSet"></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="ConfiguratorFileSet"></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="GeneratorLinuxFileSet"></actel-cc:fsInclusionRule>
            <actel-cc:fsInclusionRule spirit:fileSetRef="ConfiguratorLinuxFileSet"></actel-cc:fsInclusionRule></actel-cc:fsInclusionRules></spirit:vendorExtensions>
      </spirit:view>
    </spirit:views>
    <spirit:signals>
      <spirit:signal>
        <spirit:name>CLK</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:requiredConnection></actel-cc:requiredConnection></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>NGRST</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:requiredConnection></actel-cc:requiredConnection></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>DATAI_IM</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left spirit:dependency="(id('WIDTH') * (2 - id('CFG_ARCH'))) + ((id('DATA_BITS') * (id('CFG_ARCH') - 1)) - 1)" spirit:resolve="dependent">17</spirit:left>
        <spirit:right>0</spirit:right>
        <spirit:vendorExtensions>
          <actel-cc:requiredConnection></actel-cc:requiredConnection></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>DATAI_RE</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:left spirit:dependency="(id('WIDTH') * (2 - id('CFG_ARCH'))) + ((id('DATA_BITS') * (id('CFG_ARCH') - 1)) - 1)" spirit:resolve="dependent">17</spirit:left>
        <spirit:right>0</spirit:right>
        <spirit:vendorExtensions>
          <actel-cc:requiredConnection></actel-cc:requiredConnection></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>DATAI_VALID</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:requiredConnection>
            <actel-cc:logicEquation>
              <actel-cc:logicTerm spirit:referenceId="CFG_ARCH" actel-cc:termValue="1"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:requiredConnection>
          <actel-cc:used>
            <actel-cc:logicEquation>
              <actel-cc:logicTerm spirit:referenceId="CFG_ARCH" actel-cc:termValue="1"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:used></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>READ_OUTP</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:defaultValue>
          <spirit:value>1</spirit:value></spirit:defaultValue>
        <spirit:vendorExtensions>
          <actel-cc:used>
            <actel-cc:logicEquation>
              <actel-cc:logicTerm spirit:referenceId="CFG_ARCH" actel-cc:termValue="1"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:used></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>DATAO_IM</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left spirit:dependency="((id('WIDTH') - 1) * (2 - id('CFG_ARCH'))) + ((id('CFG_ARCH') - 1) * (id('DATA_BITS') - 1) * id('SCALE_ON')) + ((spirit:log(2, id('FFT_SIZE')) + id('DATA_BITS')) * (id('CFG_ARCH') - 1) * (1 - id('SCALE_ON')))" spirit:resolve="dependent">17</spirit:left>
        <spirit:right>0</spirit:right>
        <spirit:vendorExtensions>
          <actel-cc:requiredConnection></actel-cc:requiredConnection></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>DATAO_RE</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left spirit:dependency="((id('WIDTH') - 1) * (2 - id('CFG_ARCH'))) + ((id('CFG_ARCH') - 1) * (id('DATA_BITS') - 1) * id('SCALE_ON')) + ((spirit:log(2, id('FFT_SIZE')) + id('DATA_BITS')) * (id('CFG_ARCH') - 1) * (1 - id('SCALE_ON')))" spirit:resolve="dependent">17</spirit:left>
        <spirit:right>0</spirit:right>
        <spirit:vendorExtensions>
          <actel-cc:requiredConnection></actel-cc:requiredConnection></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>DATAO_VALID</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:requiredConnection></actel-cc:requiredConnection></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>BUF_READY</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:requiredConnection>
            <actel-cc:logicEquation>
              <actel-cc:logicTerm spirit:referenceId="CFG_ARCH" actel-cc:termValue="1"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:requiredConnection>
          <actel-cc:used>
            <actel-cc:logicEquation>
              <actel-cc:logicTerm spirit:referenceId="CFG_ARCH" actel-cc:termValue="1"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:used></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>OUTP_READY</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:requiredConnection></actel-cc:requiredConnection></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>PONG</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:used>
            <actel-cc:logicEquation>
              <actel-cc:logicAndTerms>
                <actel-cc:logicTerm spirit:referenceId="CFG_ARCH" actel-cc:termValue="1"></actel-cc:logicTerm>
                <actel-cc:logicTerm spirit:referenceId="MEMBUF" actel-cc:termValue="1"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:used></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>SCALE_EXP</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:left spirit:dependency="floor(spirit:log(2, ceiling(spirit:log(2, id('POINTS')))))" spirit:resolve="dependent">3</spirit:left>
        <spirit:right>0</spirit:right>
        <spirit:vendorExtensions>
          <actel-cc:used>
            <actel-cc:logicEquation>
              <actel-cc:logicAndTerms>
                <actel-cc:logicTerm spirit:referenceId="CFG_ARCH" actel-cc:termValue="1"></actel-cc:logicTerm>
                <actel-cc:logicTerm spirit:referenceId="SCALE_EXP_ON" actel-cc:termValue="true"></actel-cc:logicTerm>
                <actel-cc:logicTerm spirit:referenceId="SCALE" actel-cc:termValue="0"></actel-cc:logicTerm></actel-cc:logicAndTerms></actel-cc:logicEquation></actel-cc:used></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>START</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:defaultValue>
          <spirit:value>1</spirit:value></spirit:defaultValue>
        <spirit:vendorExtensions>
          <actel-cc:used>
            <actel-cc:logicEquation>
              <actel-cc:logicTerm spirit:referenceId="CFG_ARCH" actel-cc:termValue="2"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:used></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>INVERSE_STRM</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:defaultValue>
          <spirit:value>0</spirit:value></spirit:defaultValue>
        <spirit:vendorExtensions>
          <actel-cc:used>
            <actel-cc:logicEquation>
              <actel-cc:logicTerm spirit:referenceId="CFG_ARCH" actel-cc:termValue="2"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:used></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>REFRESH</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:defaultValue>
          <spirit:value>0</spirit:value></spirit:defaultValue>
        <spirit:vendorExtensions>
          <actel-cc:used>
            <actel-cc:logicEquation>
              <actel-cc:logicTerm spirit:referenceId="CFG_ARCH" actel-cc:termValue="2"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:used></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>OVFLOW_FLAG</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:used>
            <actel-cc:logicEquation>
              <actel-cc:logicTerm spirit:referenceId="CFG_ARCH" actel-cc:termValue="2"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:used>
          <actel-cc:description>Arithmetic overflow flag. CoreFFT asserts the flag if the
FFT/IFFT computation overflows. The flag starts as soon
as the core detects overflow. The flag ends when the
current output data frame ends.</actel-cc:description></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>RFS</spirit:name>
        <spirit:direction>out</spirit:direction>
        <spirit:vendorExtensions>
          <actel-cc:requiredConnection>
            <actel-cc:logicEquation>
              <actel-cc:logicTerm spirit:referenceId="CFG_ARCH" actel-cc:termValue="2"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:requiredConnection>
          <actel-cc:used>
            <actel-cc:logicEquation>
              <actel-cc:logicTerm spirit:referenceId="CFG_ARCH" actel-cc:termValue="2"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:used>
          <actel-cc:description>Request For Start. The core asserts the signal when it is
ready for the next input data frame. The signal starts as
soon as the core is ready for the next frame. The signal
ends when the core gets the requested START signal. </actel-cc:description></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>CLKEN</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:defaultValue>
          <spirit:value>1</spirit:value></spirit:defaultValue>
        <spirit:vendorExtensions>
          <actel-cc:used>
            <actel-cc:logicEquation>
              <actel-cc:logicTerm spirit:referenceId="CFG_ARCH" actel-cc:termValue="2"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:used>
          <actel-cc:description>Optional clock enable signal. After de-asserting the signal,
the core stops generating valid results.</actel-cc:description></spirit:vendorExtensions>
      </spirit:signal>
      <spirit:signal>
        <spirit:name>RST</spirit:name>
        <spirit:direction>in</spirit:direction>
        <spirit:defaultValue>
          <spirit:value>0</spirit:value></spirit:defaultValue>
        <spirit:vendorExtensions>
          <actel-cc:used>
            <actel-cc:logicEquation>
              <actel-cc:logicTerm spirit:referenceId="CFG_ARCH" actel-cc:termValue="2"></actel-cc:logicTerm></actel-cc:logicEquation></actel-cc:used>
          <actel-cc:description>Optional synchronous reset signal. Active high</actel-cc:description></spirit:vendorExtensions>
      </spirit:signal>
    </spirit:signals>
    <spirit:hwParameters>
      <spirit:hwParameter spirit:id="CFG_ARCH" spirit:name="CFG_ARCH" spirit:prompt="Architecture Selection:" spirit:dataType="int" spirit:choiceRef="Architecture_ChoiceEnum" spirit:resolve="user">1</spirit:hwParameter>
      <spirit:hwParameter spirit:id="INVERSE" spirit:name="INVERSE" spirit:prompt="Transform type:" spirit:dataType="int" spirit:choiceRef="Inverse_ChoiceEnum" spirit:resolve="user">0</spirit:hwParameter>
      <spirit:hwParameter spirit:id="SCALE" spirit:name="SCALE" spirit:prompt="Scaling:" spirit:dataType="int" spirit:choiceRef="Scale_ChoiceEnum" spirit:resolve="user">0</spirit:hwParameter>
      <spirit:hwParameter spirit:id="POINTS" spirit:name="POINTS" spirit:prompt="Transform size, points:" spirit:dataType="int" spirit:choiceRef="Points_ChoiceEnum" spirit:resolve="user">256</spirit:hwParameter>
      <spirit:hwParameter spirit:id="WIDTH" spirit:name="WIDTH" spirit:prompt="Data bit width:" spirit:dataType="int" spirit:resolve="user" spirit:minimum="8" spirit:maximum="32">18</spirit:hwParameter>
      <spirit:hwParameter spirit:id="MEMBUF" spirit:name="MEMBUF" spirit:prompt="Memory configuration:" spirit:dataType="int" spirit:choiceRef="Membuf_ChoiceEnum" spirit:resolve="user">0</spirit:hwParameter>
      <spirit:hwParameter spirit:id="SCALE_EXP_ON" spirit:name="SCALE_EXP_ON" spirit:prompt="Scale Exponent" spirit:dataType="boolean" spirit:resolve="user">0</spirit:hwParameter>
      <spirit:hwParameter spirit:id="FFT_SIZE" spirit:name="FFT_SIZE" spirit:prompt="Transform size, points:" spirit:dataType="int" spirit:choiceRef="Points_ChoiceEnum" spirit:resolve="user">256</spirit:hwParameter>
      <spirit:hwParameter spirit:id="SCALE_ON" spirit:name="SCALE_ON" spirit:prompt="scaling" spirit:dataType="boolean" spirit:resolve="user">1</spirit:hwParameter>
      <spirit:hwParameter spirit:id="SCALE_SCH" spirit:name="SCALE_SCH" spirit:prompt="Scale schedule" spirit:dataType="int" spirit:resolve="user" spirit:minimum="0" spirit:maximum="1023">255</spirit:hwParameter>
      <spirit:hwParameter spirit:id="DATA_BITS" spirit:name="DATA_BITS" spirit:prompt="Data bit width" spirit:dataType="int" spirit:resolve="user" spirit:minimum="8" spirit:maximum="32">18</spirit:hwParameter>
      <spirit:hwParameter spirit:id="TWID_BITS" spirit:name="TWID_BITS" spirit:prompt="Twiddle factor bit width" spirit:dataType="int" spirit:resolve="user" spirit:minimum="8" spirit:maximum="32">18</spirit:hwParameter>
      <spirit:hwParameter spirit:id="ORDER" spirit:name="ORDER" spirit:prompt="Output data order" spirit:dataType="int" spirit:choiceRef="Order_ChoiceEnum" spirit:resolve="user">0</spirit:hwParameter>
      <spirit:hwParameter spirit:id="FPGA_FAMILY" spirit:name="FPGA_FAMILY" spirit:prompt="FPGA Family" spirit:dataType="int" spirit:resolve="user" spirit:minimum="12" spirit:maximum="30">26</spirit:hwParameter>
      <spirit:hwParameter spirit:id="URAM_MAXDEPTH" spirit:name="URAM_MAXDEPTH" spirit:prompt="uRAM Depth Limit" spirit:dataType="int" spirit:choiceRef="Uram_Maxdepth_ChoiceEnum" spirit:resolve="user">0</spirit:hwParameter>
    </spirit:hwParameters>
    <spirit:deletedhwParameters>
    </spirit:deletedhwParameters>
  <spirit:vendorExtensions>
    <actel-cc:variantParameters>
      <actel-cc:variantParameter spirit:id="FAMILY" spirit:name="FAMILY" spirit:prompt="FPGA Family:" spirit:dataType="int" actel-cc:choiceRef="Choice_FamilyValue" spirit:choiceStyle="combo" spirit:configGroups="globalConfig" spirit:resolve="user">25</actel-cc:variantParameter>
      <actel-cc:variantParameter spirit:id="testbench" spirit:name="testbench" spirit:prompt="Testbench" spirit:dataType="int" actel-cc:choiceRef="Testbench_Enum" spirit:resolve="user">1</actel-cc:variantParameter>
      <actel-cc:variantParameter spirit:id="STAGE_1" spirit:name="STAGE_1" spirit:prompt="stage 1" actel-cc:choiceRef="" spirit:dataType="boolean" spirit:resolve="user">1</actel-cc:variantParameter>
      <actel-cc:variantParameter spirit:id="STAGE_2" spirit:name="STAGE_2" spirit:prompt="STAGE 2" actel-cc:choiceRef="" spirit:dataType="boolean" spirit:resolve="user">1</actel-cc:variantParameter>
      <actel-cc:variantParameter spirit:id="STAGE_3" spirit:name="STAGE_3" spirit:prompt="STAGE 3" actel-cc:choiceRef="" spirit:dataType="boolean" spirit:resolve="user">1</actel-cc:variantParameter>
      <actel-cc:variantParameter spirit:id="STAGE_4" spirit:name="STAGE_4" spirit:prompt="STAGE 4" actel-cc:choiceRef="" spirit:dataType="boolean" spirit:resolve="user">1</actel-cc:variantParameter>
      <actel-cc:variantParameter spirit:id="STAGE_5" spirit:name="STAGE_5" spirit:prompt="STAGE 5" actel-cc:choiceRef="" spirit:dataType="boolean" spirit:resolve="user">1</actel-cc:variantParameter>
      <actel-cc:variantParameter spirit:id="STAGE_6" spirit:name="STAGE_6" spirit:prompt="STAGE 6" actel-cc:choiceRef="" spirit:dataType="boolean" spirit:resolve="user">1</actel-cc:variantParameter>
      <actel-cc:variantParameter spirit:id="STAGE_7" spirit:name="STAGE_7" spirit:prompt="STAGE 7" actel-cc:choiceRef="" spirit:dataType="boolean" spirit:resolve="user">1</actel-cc:variantParameter>
      <actel-cc:variantParameter spirit:id="STAGE_8" spirit:name="STAGE_8" spirit:prompt="STAGE 8" actel-cc:choiceRef="" spirit:dataType="boolean" spirit:resolve="user">1</actel-cc:variantParameter>
      <actel-cc:variantParameter spirit:id="STAGE_9" spirit:name="STAGE_9" spirit:prompt="STAGE 9" actel-cc:choiceRef="" spirit:dataType="boolean" spirit:resolve="user">1</actel-cc:variantParameter>
      <actel-cc:variantParameter spirit:id="STAGE_10" spirit:name="STAGE_10" spirit:prompt="STAGE 10" actel-cc:choiceRef="" spirit:dataType="boolean" spirit:resolve="user">1</actel-cc:variantParameter>
      <actel-cc:variantParameter spirit:id="HDL_license" spirit:name="HDL_license" spirit:prompt="License:" spirit:dataType="string" actel-cc:choiceRef="Choice_HDL_license" spirit:configGroups="globalConfig" spirit:resolve="user">U</actel-cc:variantParameter>
    </actel-cc:variantParameters>
    <actel-cc:script>Enable('SCALE_EXP_ON', Eq('SCALE', '1'));\
Enable('FFT_SIZE', Eq('CFG_ARCH', 'streaming'));\
Enable('SCALE_ON', Eq('CFG_ARCH', 'streaming'));\
Enable('SCALE_SCH', Eq('CFG_ARCH', 'streaming'));\
Enable('DATA_BITS', Eq('CFG_ARCH', 'streaming'));\
Enable('TWID_BITS', Eq('CFG_ARCH', 'streaming'));\
Enable('ORDER', Eq('CFG_ARCH', 'streaming'));\
Enable('INVERSE', Eq('CFG_ARCH', 'in_place'));\
Enable('SCALE', Eq('CFG_ARCH', 'in_place'));\
Enable('POINTS', Eq('CFG_ARCH', 'in_place'));\
Enable('WIDTH', Eq('CFG_ARCH', 'in_place'));\
Enable('MEMBUF', Eq('CFG_ARCH', 'in_place'));\
Enable('STAGE_1', Eq('CFG_ARCH', 'streaming'));\
Enable('STAGE_2', Eq('CFG_ARCH', 'streaming'));\
Enable('STAGE_3', Eq('CFG_ARCH', 'streaming'));\
Enable('STAGE_4', Eq('CFG_ARCH', 'streaming'));\
Enable('STAGE_5', Eq('CFG_ARCH', 'streaming'));\
Enable('STAGE_6', Eq('CFG_ARCH', 'streaming'));\
Enable('STAGE_7', Eq('CFG_ARCH', 'streaming'));\
Enable('STAGE_8', Eq('CFG_ARCH', 'streaming'));\
Enable('STAGE_9', Eq('CFG_ARCH', 'streaming'));\
Enable('STAGE_10', Eq('CFG_ARCH', 'streaming'));\
</actel-cc:script></spirit:vendorExtensions>
  </spirit:hwModel>
  <spirit:componentGenerators>
    <spirit:componentGenerator>
      <spirit:name>CoreFFT_Generator</spirit:name>
      <spirit:generatorExe>file://{ACTEL_FILESET_GeneratorFileSet}/gen/CoreFFTGenerator.exe</spirit:generatorExe>
      <spirit:apiType>TGI</spirit:apiType>
      <spirit:group>Generator,Win32</spirit:group>
    </spirit:componentGenerator>
    <spirit:componentGenerator>
      <spirit:name>CoreFFT_Configurator</spirit:name>
      <spirit:generatorExe>file://{ACTEL_FILESET_ConfiguratorFileSet}/gen/CoreFFTConfigurator.exe</spirit:generatorExe>
      <spirit:apiType>TGI</spirit:apiType>
      <spirit:group>Configurator,Win32</spirit:group>
    </spirit:componentGenerator>
    <spirit:componentGenerator>
      <spirit:name>CoreFFT_GeneratorLinux</spirit:name>
      <spirit:generatorExe>file://{ACTEL_FILESET_GeneratorLinuxFileSet}/Linux/CoreFFTGenerator.exe</spirit:generatorExe>
      <spirit:apiType>TGI</spirit:apiType>
      <spirit:group>Generator,Unix</spirit:group>
    </spirit:componentGenerator>
    <spirit:componentGenerator>
      <spirit:name>CoreFFT_ConfiguratorLinux</spirit:name>
      <spirit:generatorExe>file://{ACTEL_FILESET_ConfiguratorLinuxFileSet}/Linux/CoreFFTConfigurator.exe</spirit:generatorExe>
      <spirit:apiType>TGI</spirit:apiType>
      <spirit:group>Configurator,Unix</spirit:group>
    </spirit:componentGenerator>
  </spirit:componentGenerators>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>Architecture_ChoiceEnum</spirit:name>
      <spirit:enumeration spirit:text="in_place">1</spirit:enumeration>
      <spirit:enumeration spirit:text="streaming">2</spirit:enumeration>
      <spirit:enumeration spirit:text="none">0</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Choice_FamilyValue</spirit:name>
      <spirit:enumeration spirit:text="RTG4">25</spirit:enumeration>
      <spirit:enumeration spirit:text="SmartFusion2">19</spirit:enumeration>
      <spirit:enumeration spirit:text="IGLOO2">24</spirit:enumeration>
      <spirit:enumeration spirit:text="PolarFire">26</spirit:enumeration>
      <spirit:enumeration spirit:text="PolarFireSoC">27</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Choice_HDL_license</spirit:name>
      <spirit:enumeration spirit:text="RTL">U</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Inverse_ChoiceEnum</spirit:name>
      <spirit:enumeration spirit:text="Forward">0</spirit:enumeration>
      <spirit:enumeration spirit:text="Inverse">1</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Membuf_ChoiceEnum</spirit:name>
      <spirit:enumeration spirit:text="Minimal">0</spirit:enumeration>
      <spirit:enumeration spirit:text="Buffered">1</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Order_ChoiceEnum</spirit:name>
      <spirit:enumeration spirit:text="Output data in bit-reversed order">0</spirit:enumeration>
      <spirit:enumeration spirit:text="Output data in normal order">1</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Points_ChoiceEnum</spirit:name>
      <spirit:enumeration spirit:text="32">32</spirit:enumeration>
      <spirit:enumeration spirit:text="64">64</spirit:enumeration>
      <spirit:enumeration spirit:text="128">128</spirit:enumeration>
      <spirit:enumeration spirit:text="256">256</spirit:enumeration>
      <spirit:enumeration spirit:text="512">512</spirit:enumeration>
      <spirit:enumeration spirit:text="1024">1024</spirit:enumeration>
      <spirit:enumeration spirit:text="2048">2048</spirit:enumeration>
      <spirit:enumeration spirit:text="4096">4096</spirit:enumeration>
      <spirit:enumeration spirit:text="8192">8192</spirit:enumeration>
      <spirit:enumeration spirit:text="16">16</spirit:enumeration>
      <spirit:enumeration spirit:text="16384">16384</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Scale_ChoiceEnum</spirit:name>
      <spirit:enumeration spirit:text="Conditional block floating point ">0</spirit:enumeration>
      <spirit:enumeration spirit:text="Unconditional block floating point">1</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Testbench_Enum</spirit:name>
      <spirit:enumeration spirit:text="None">0</spirit:enumeration>
      <spirit:enumeration spirit:text="User">1</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>Uram_Maxdepth_ChoiceEnum</spirit:name>
      <spirit:enumeration spirit:text="4">4</spirit:enumeration>
      <spirit:enumeration spirit:text="8">8</spirit:enumeration>
      <spirit:enumeration spirit:text="16">16</spirit:enumeration>
      <spirit:enumeration spirit:text="32">32</spirit:enumeration>
      <spirit:enumeration spirit:text="64">64</spirit:enumeration>
      <spirit:enumeration spirit:text="0">0</spirit:enumeration>
      <spirit:enumeration spirit:text="128">128</spirit:enumeration>
      <spirit:enumeration spirit:text="256">256</spirit:enumeration>
      <spirit:enumeration spirit:text="512">512</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
  <spirit:fileSet spirit:fileSetId="VerilogSource--in_place-Base">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/in_place/vlog/core/mac_lib.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/in_place/vlog/core/cmplx.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/in_place/vlog/core/kit.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/in_place/vlog/core/fftSm.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="IN_PLACE_USER_TB_VERILOG_STIMULUS_FILESET">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/in_place/vlog/test/user/bhvKit.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:IncludeInRunDo></actel-cc:IncludeInRunDo></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/in_place/vlog/test/user/in_place_FFT_tb.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:IncludeInRunDo></actel-cc:IncludeInRunDo>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>coreparameters.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="VHDLSource---in_place-Base">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/in_place/vhdl/core/fft_pack.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/in_place/vhdl/core/kit_fft.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/in_place/vhdl/core/mac_lib.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/in_place/vhdl/core/cmplx.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/in_place/vhdl/core/fftSm.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/top/vhdl/core/top_fft_pack.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:IncludeInRunDo></actel-cc:IncludeInRunDo></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="IN_PLACE_USER_TB_VHDL_STIMULUS_FILESET">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/in_place/vhdl/test/user/bhv_pack.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:IncludeInRunDo></actel-cc:IncludeInRunDo></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/in_place/vhdl/test/user/bhvKit.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:IncludeInRunDo></actel-cc:IncludeInRunDo></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>coreparameters.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/in_place/vhdl/test/user/in_place_FFT_tb.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:IncludeInRunDo></actel-cc:IncludeInRunDo>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="docsFileSet">
    <spirit:file>
      <spirit:name>docs/CoreFFT_HB.pdf</spirit:name>
      <spirit:userFileType>PDF</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>docs/CoreFFT_RN.pdf</spirit:name>
      <spirit:userFileType>PDF</spirit:userFileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="GeneratorFileSet">
    <spirit:file>
      <spirit:name>gen/CoreFFTGenerator.exe</spirit:name>
      <spirit:fileType>unknown</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="VerilogSource--stream-Base">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/streaming/vlog/core/cmplx_fft_strm.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/streaming/vlog/core/kit_fft_strm.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/streaming/vlog/core/mac_lib_fft_strm.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="STREAMING_USER_TB_VERILOG_STIMULUS_FILESET">
    <spirit:file>
      <spirit:name>rtl/streaming/vlog/test/user/bhvKit_fft_strm.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/streaming/vlog/test/user/tb_fft_strm.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>coreparameters.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="VHDLSource---streaming-Base">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/streaming/vhdl/core/cmplx_fft_strm.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/streaming/vhdl/core/kit_fft_strm.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/streaming/vhdl/core/mac_lib_fft_strm.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/streaming/vhdl/core/rtl_pack_fft_strm.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/top/vhdl/core/top_fft_pack.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:IncludeInRunDo></actel-cc:IncludeInRunDo></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="STREAMING_USER_TB_VHDL_STIMULUS_FILESET">
    <spirit:file>
      <spirit:name>rtl/streaming/vhdl/test/user/bhv_pack_fft_strm.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/streaming/vhdl/test/user/bhvKit_fft_strm.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>coreparameters.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/streaming/vhdl/test/user/tb_fft_strm.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="ConfiguratorFileSet">
    <spirit:file>
      <spirit:name>gen/CoreFFTConfigurator.exe</spirit:name>
      <spirit:fileType>unknown</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="VerilogSource-in_place_Dynamic">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/in_place/vlog/core/COREFFT.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/in_place/vlog/core/fftDp.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/in_place/vlog/core/COREFFT_TOP.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="VerilogSource-stream_Dynamic">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/streaming/vlog/core/dly_lines.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/streaming/vlog/core/modules_fft_strm.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:IncludeInRunDo></actel-cc:IncludeInRunDo>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/streaming/vlog/core/COREFFT_STRM.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:IncludeInRunDo></actel-cc:IncludeInRunDo>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/streaming/vlog/core/COREFFT_TOP.v</spirit:name>
      <spirit:fileType>verilogSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:IncludeInRunDo></actel-cc:IncludeInRunDo>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="VHDLSource-in_place-Dynamic">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/in_place/vhdl/core/COREFFT.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/in_place/vhdl/core/fftDp.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/top/vhdl/core/COREFFT_TOP.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="VHDLSource-streaming-Dynamic">
    <spirit:group>RTL</spirit:group>
    <spirit:file>
      <spirit:name>rtl/streaming/vhdl/core/COREFFT_STRM.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/streaming/vhdl/core/modules_fft_strm.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/top/vhdl/core/COREFFT_TOP.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
    <spirit:file>
      <spirit:name>rtl/streaming/vhdl/core/dly_lines.vhd</spirit:name>
      <spirit:fileType>VHDLSource</spirit:fileType>
      <spirit:logicalName>COREFFT_LIB</spirit:logicalName>
    <spirit:vendorExtensions>
      <actel-cc:requireUniquify></actel-cc:requireUniquify></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="GeneratorLinuxFileSet">
    <spirit:file>
      <spirit:name>Linux/CoreFFTGenerator.exe</spirit:name>
      <spirit:fileType>unknown</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  <spirit:fileSet spirit:fileSetId="ConfiguratorLinuxFileSet">
    <spirit:file>
      <spirit:name>Linux/CoreFFTConfigurator.exe</spirit:name>
      <spirit:fileType>unknown</spirit:fileType>
    <spirit:vendorExtensions></spirit:vendorExtensions>
    </spirit:file>
  <spirit:vendorExtensions></spirit:vendorExtensions>
  </spirit:fileSet>
  </spirit:fileSets>
  <spirit:vendorExtensions>
    <actel-cc:displayName>CoreFFT</actel-cc:displayName>
    <actel-cc:description>Depending on user configuration, CoreFFT generates one of the two supported transformation implementations.
Streaming FFT: The architecture supports continuous complex data processing, one input data sample per clock period. 
In-place FFT: The transform loads a frame of N complex data samples in the in-place RAM, and process them sequentially, stage by stage. 
CoreFFT utilizes hard multiplier-accumulator blocks (MACC) available on RTG4, SmartFusion2, IGLOO2, PolarFire and PolarFireSoC parts.
The core implements Forward or Inverse FFT with scaling.   Transform sizes supported are: 16, 32, 64, 128, 256, 512, 1024, 2048, 4096, 8192 and 16384 points.  The core supports input and output data bit resolution in the range of 8 to 32 bits.

</actel-cc:description>
    <actel-cc:packageTimestamp>20201201150741</actel-cc:packageTimestamp>
    <actel-cc:type typeName="IP"/>
    <actel-cc:instantiateOnCreation value="false"/>
    <actel-cc:diveInPermission value="READ_WRITE"/>
    <actel-cc:categories categoryName="OS" style="hidden">
      <actel-cc:category name="PC">
      </actel-cc:category>
      <actel-cc:category name="Linux">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="min_libero_version" style="hidden">
      <actel-cc:category name="11.7">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Functional Category">
      <actel-cc:category name="DSP">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:categories categoryName="Product Family" style="checkbox">
      <actel-cc:category name="RTG4">
      </actel-cc:category>
      <actel-cc:category name="SmartFusion2">
      </actel-cc:category>
      <actel-cc:category name="IGLOO2">
      </actel-cc:category>
      <actel-cc:category name="PolarFire">
      </actel-cc:category>
      <actel-cc:category name="PolarFireSoC">
      </actel-cc:category>
    </actel-cc:categories>
    <actel-cc:requireUniquify></actel-cc:requireUniquify>
  </spirit:vendorExtensions>
</spirit:component>
