Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.1 (lin64) Build 881834 Fri Apr  4 14:00:25 MDT 2014
| Date         : Fri May 16 17:05:00 2014
| Host         : andrew-t430 running 64-bit unknown
| Command      : report_control_sets -verbose -file main_source_control_sets_placed.rpt
| Design       : main_source
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     9 |
| Minimum Number of register sites lost to control set restrictions |    18 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              56 |           24 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              94 |           33 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+--------------------------------------+----------------------------------------------+------------------+----------------+
|  Clock Signal  |             Enable Signal            |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+----------------+--------------------------------------+----------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG |                                      | clock_inst/n_0_clock_ss[7]_i_1               |                4 |              8 |
|  clk_IBUF_BUFG |                                      | clock_inst/n_0_clock_hh[7]_i_1               |                4 |              8 |
|  clk_IBUF_BUFG |                                      | clock_inst/n_0_clock_mm[7]_i_1               |                4 |              8 |
|  clk_IBUF_BUFG | clock_controller/n_0_alarm_hh[7]_i_2 | clock_controller/n_0_alarm_hh[7]_i_1         |                2 |              8 |
|  clk_IBUF_BUFG | clock_controller/n_0_alarm_mm[7]_i_2 | clock_controller/n_0_alarm_mm[7]_i_1         |                5 |              8 |
|  clk_IBUF_BUFG |                                      | n_0_debounce_time[23]_i_1                    |                7 |             17 |
|  clk_IBUF_BUFG |                                      | clock_controller/n_0_seconds_counter[26]_i_1 |                7 |             26 |
|  clk_IBUF_BUFG |                                      | clock_inst/tc_seconds                        |                7 |             27 |
|  clk_IBUF_BUFG |                                      |                                              |               24 |             56 |
+----------------+--------------------------------------+----------------------------------------------+------------------+----------------+


