{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684940561070 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684940561076 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 25 03:02:40 2023 " "Processing started: Thu May 25 03:02:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684940561076 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940561076 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipe_tester -c pipe_tester " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipe_tester -c pipe_tester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940561077 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684940561973 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684940561973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_SYNC-a " "Found design unit 1: VGA_SYNC-a" {  } { { "Vga_sync.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/Vga_sync.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574251 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_SYNC " "Found entity 1: VGA_SYNC" {  } { { "Vga_sync.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/Vga_sync.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940574251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piping.vhd 2 1 " "Found 2 design units, including 1 entities, in source file piping.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipes-behavior " "Found design unit 1: pipes-behavior" {  } { { "piping.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/piping.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574257 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipes " "Found entity 1: pipes" {  } { { "piping.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/piping.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940574257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll25mhz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll25mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll25Mhz-rtl " "Found design unit 1: pll25Mhz-rtl" {  } { { "pll25Mhz.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/pll25Mhz.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574262 ""} { "Info" "ISGN_ENTITY_NAME" "1 pll25Mhz " "Found entity 1: pll25Mhz" {  } { { "pll25Mhz.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/pll25Mhz.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940574262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll25mhz/pll25mhz_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll25mhz/pll25mhz_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll25Mhz_0002 " "Found entity 1: pll25Mhz_0002" {  } { { "pll25Mhz/pll25Mhz_0002.v" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/pll25Mhz/pll25Mhz_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940574269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipe_tester.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipe_tester.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipe_tester " "Found entity 1: pipe_tester" {  } { { "pipe_tester.bdf" "" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/pipe_tester.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940574274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bouncy_ball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bouncy_ball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bouncy_ball-behavior " "Found design unit 1: bouncy_ball-behavior" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/bouncy_ball.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574279 ""} { "Info" "ISGN_ENTITY_NAME" "1 bouncy_ball " "Found entity 1: bouncy_ball" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/bouncy_ball.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940574279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player.vhd 2 1 " "Found 2 design units, including 1 entities, in source file player.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 player-behavior " "Found design unit 1: player-behavior" {  } { { "player.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/player.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574285 ""} { "Info" "ISGN_ENTITY_NAME" "1 player " "Found entity 1: player" {  } { { "player.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/player.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940574285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conc2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conc2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conc2-b1 " "Found design unit 1: conc2-b1" {  } { { "conc2.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/conc2.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574290 ""} { "Info" "ISGN_ENTITY_NAME" "1 conc2 " "Found entity 1: conc2" {  } { { "conc2.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/conc2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940574290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3bit_to_integer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 3bit_to_integer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 three_bit_to_integer-beh " "Found design unit 1: three_bit_to_integer-beh" {  } { { "3bit_to_integer.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/3bit_to_integer.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574296 ""} { "Info" "ISGN_ENTITY_NAME" "1 three_bit_to_integer " "Found entity 1: three_bit_to_integer" {  } { { "3bit_to_integer.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/3bit_to_integer.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940574296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rgb_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rgb_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rgb_controller-beh " "Found design unit 1: rgb_controller-beh" {  } { { "rgb_controller.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/rgb_controller.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574301 ""} { "Info" "ISGN_ENTITY_NAME" "1 rgb_controller " "Found entity 1: rgb_controller" {  } { { "rgb_controller.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/rgb_controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940574301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "height_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file height_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 height_generator-behaviour " "Found design unit 1: height_generator-behaviour" {  } { { "height_generator.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/height_generator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574306 ""} { "Info" "ISGN_ENTITY_NAME" "1 height_generator " "Found entity 1: height_generator" {  } { { "height_generator.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/height_generator.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940574306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file score_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 score_counter-behaviour " "Found design unit 1: score_counter-behaviour" {  } { { "score_counter.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/score_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574310 ""} { "Info" "ISGN_ENTITY_NAME" "1 score_counter " "Found entity 1: score_counter" {  } { { "score_counter.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/score_counter.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940574310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rng.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rng.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rng1-behavioral " "Found design unit 1: rng1-behavioral" {  } { { "rng.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/rng.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574315 ""} { "Info" "ISGN_ENTITY_NAME" "1 rng1 " "Found entity 1: rng1" {  } { { "rng.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/rng.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940574315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rng2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rng2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rng2-behavioral " "Found design unit 1: rng2-behavioral" {  } { { "rng2.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/rng2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574319 ""} { "Info" "ISGN_ENTITY_NAME" "1 rng2 " "Found entity 1: rng2" {  } { { "rng2.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/rng2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940574319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "height_gen.bdf 1 1 " "Found 1 design units, including 1 entities, in source file height_gen.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 height_gen " "Found entity 1: height_gen" {  } { { "height_gen.bdf" "" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/height_gen.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940574323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_playing.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_playing.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 test_playing " "Found entity 1: test_playing" {  } { { "test_playing.bdf" "" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/test_playing.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940574327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated files/temp_score_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integrated files/temp_score_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 temp_score_gen-behav " "Found design unit 1: temp_score_gen-behav" {  } { { "integrated files/temp_score_gen.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/temp_score_gen.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574332 ""} { "Info" "ISGN_ENTITY_NAME" "1 temp_score_gen " "Found entity 1: temp_score_gen" {  } { { "integrated files/temp_score_gen.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/temp_score_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940574332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated files/collision_detection.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integrated files/collision_detection.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 collision_detection-behav " "Found design unit 1: collision_detection-behav" {  } { { "integrated files/collision_detection.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/collision_detection.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574338 ""} { "Info" "ISGN_ENTITY_NAME" "1 collision_detection " "Found entity 1: collision_detection" {  } { { "integrated files/collision_detection.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/collision_detection.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940574338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated files/controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integrated files/controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 controller-behav " "Found design unit 1: controller-behav" {  } { { "integrated files/controller.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/controller.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574344 ""} { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "integrated files/controller.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940574344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated files/rgb_process.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integrated files/rgb_process.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rgb_process-behav " "Found design unit 1: rgb_process-behav" {  } { { "integrated files/rgb_process.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/rgb_process.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574349 ""} { "Info" "ISGN_ENTITY_NAME" "1 rgb_process " "Found entity 1: rgb_process" {  } { { "integrated files/rgb_process.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/rgb_process.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940574349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated files/text_pos_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integrated files/text_pos_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 text_pos_gen-behav " "Found design unit 1: text_pos_gen-behav" {  } { { "integrated files/text_pos_gen.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/text_pos_gen.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574354 ""} { "Info" "ISGN_ENTITY_NAME" "1 text_pos_gen " "Found entity 1: text_pos_gen" {  } { { "integrated files/text_pos_gen.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/text_pos_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940574354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated files/welcome_text.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integrated files/welcome_text.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 welcome_text-behav " "Found design unit 1: welcome_text-behav" {  } { { "integrated files/welcome_text.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/welcome_text.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574360 ""} { "Info" "ISGN_ENTITY_NAME" "1 welcome_text " "Found entity 1: welcome_text" {  } { { "integrated files/welcome_text.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/welcome_text.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940574360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated files/clk_conv_1hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integrated files/clk_conv_1hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_conv_1hz-behaviour " "Found design unit 1: clk_conv_1hz-behaviour" {  } { { "integrated files/clk_conv_1hz.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/clk_conv_1hz.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574365 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_conv_1hz " "Found entity 1: clk_conv_1hz" {  } { { "integrated files/clk_conv_1hz.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/clk_conv_1hz.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940574365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated files/mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integrated files/mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "integrated files/mouse.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574372 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "integrated files/mouse.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/mouse.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940574372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "integrated files/char_rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file integrated files/char_rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 char_rom-SYN " "Found design unit 1: char_rom-SYN" {  } { { "integrated files/char_rom.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/char_rom.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574378 ""} { "Info" "ISGN_ENTITY_NAME" "1 char_rom " "Found entity 1: char_rom" {  } { { "integrated files/char_rom.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/char_rom.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940574378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "speed_calc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file speed_calc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 speed_calc-beh " "Found design unit 1: speed_calc-beh" {  } { { "speed_calc.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/speed_calc.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574384 ""} { "Info" "ISGN_ENTITY_NAME" "1 speed_calc " "Found entity 1: speed_calc" {  } { { "speed_calc.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/speed_calc.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940574384 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test_playing " "Elaborating entity \"test_playing\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684940574511 ""}
{ "Warning" "WGDFX_NOT_ALL_BITS_USED" "SW\[8..0\] " "Not all bits in bus \"SW\[8..0\]\" are used" {  } { { "test_playing.bdf" "" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/test_playing.bdf" { { 344 176 344 360 "SW\[2\]" "" } { 360 176 344 376 "SW\[1\]" "" } { 376 176 344 392 "SW\[0\]" "" } { 280 240 408 296 "SW\[8\]" "" } { 296 224 392 312 "SW\[7\]" "" } } } }  } 0 275089 "Not all bits in bus \"%1!s!\" are used" 0 0 "Analysis & Synthesis" 0 -1 1684940574513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipe_tester pipe_tester:inst " "Elaborating entity \"pipe_tester\" for hierarchy \"pipe_tester:inst\"" {  } { { "test_playing.bdf" "inst" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/test_playing.bdf" { { 208 536 744 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684940574526 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst10 " "Primitive \"OR2\" of instance \"inst10\" not used" {  } { { "pipe_tester.bdf" "" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/pipe_tester.bdf" { { 768 584 648 816 "inst10" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684940574533 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst11 " "Primitive \"OR2\" of instance \"inst11\" not used" {  } { { "pipe_tester.bdf" "" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/pipe_tester.bdf" { { 912 496 560 960 "inst11" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684940574533 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst12 " "Primitive \"OR2\" of instance \"inst12\" not used" {  } { { "pipe_tester.bdf" "" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/pipe_tester.bdf" { { 976 496 560 1024 "inst12" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684940574533 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "OR2 inst7 " "Primitive \"OR2\" of instance \"inst7\" not used" {  } { { "pipe_tester.bdf" "" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/pipe_tester.bdf" { { 848 512 576 896 "inst7" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1684940574533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_SYNC pipe_tester:inst\|VGA_SYNC:inst " "Elaborating entity \"VGA_SYNC\" for hierarchy \"pipe_tester:inst\|VGA_SYNC:inst\"" {  } { { "pipe_tester.bdf" "inst" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/pipe_tester.bdf" { { 192 552 776 368 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684940574543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll25Mhz pipe_tester:inst\|pll25Mhz:inst1 " "Elaborating entity \"pll25Mhz\" for hierarchy \"pipe_tester:inst\|pll25Mhz:inst1\"" {  } { { "pipe_tester.bdf" "inst1" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/pipe_tester.bdf" { { 56 288 448 200 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684940574547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll25Mhz_0002 pipe_tester:inst\|pll25Mhz:inst1\|pll25Mhz_0002:pll25mhz_inst " "Elaborating entity \"pll25Mhz_0002\" for hierarchy \"pipe_tester:inst\|pll25Mhz:inst1\|pll25Mhz_0002:pll25mhz_inst\"" {  } { { "pll25Mhz.vhd" "pll25mhz_inst" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/pll25Mhz.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684940574549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pipe_tester:inst\|pll25Mhz:inst1\|pll25Mhz_0002:pll25mhz_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pipe_tester:inst\|pll25Mhz:inst1\|pll25Mhz_0002:pll25mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "pll25Mhz/pll25Mhz_0002.v" "altera_pll_i" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/pll25Mhz/pll25Mhz_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684940574604 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1684940574607 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipe_tester:inst\|pll25Mhz:inst1\|pll25Mhz_0002:pll25mhz_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pipe_tester:inst\|pll25Mhz:inst1\|pll25Mhz_0002:pll25mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "pll25Mhz/pll25Mhz_0002.v" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/pll25Mhz/pll25Mhz_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684940574607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipe_tester:inst\|pll25Mhz:inst1\|pll25Mhz_0002:pll25mhz_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pipe_tester:inst\|pll25Mhz:inst1\|pll25Mhz_0002:pll25mhz_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574607 ""}  } { { "pll25Mhz/pll25Mhz_0002.v" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/pll25Mhz/pll25Mhz_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684940574607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller pipe_tester:inst\|controller:inst4 " "Elaborating entity \"controller\" for hierarchy \"pipe_tester:inst\|controller:inst4\"" {  } { { "pipe_tester.bdf" "inst4" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/pipe_tester.bdf" { { 688 1024 1232 896 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684940574612 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "status controller.vhd(21) " "VHDL Process Statement warning at controller.vhd(21): inferring latch(es) for signal or variable \"status\", which holds its previous value in one or more paths through the process" {  } { { "integrated files/controller.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/controller.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1684940574613 "|test_playing|pipe_tester:inst|controller:inst4"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "detector_reset controller.vhd(21) " "VHDL Process Statement warning at controller.vhd(21): inferring latch(es) for signal or variable \"detector_reset\", which holds its previous value in one or more paths through the process" {  } { { "integrated files/controller.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/controller.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1684940574613 "|test_playing|pipe_tester:inst|controller:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "detector_reset controller.vhd(21) " "Inferred latch for \"detector_reset\" at controller.vhd(21)" {  } { { "integrated files/controller.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/controller.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940574613 "|test_playing|pipe_tester:inst|controller:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status\[0\] controller.vhd(21) " "Inferred latch for \"status\[0\]\" at controller.vhd(21)" {  } { { "integrated files/controller.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/controller.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940574613 "|test_playing|pipe_tester:inst|controller:inst4"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "status\[1\] controller.vhd(21) " "Inferred latch for \"status\[1\]\" at controller.vhd(21)" {  } { { "integrated files/controller.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/controller.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940574613 "|test_playing|pipe_tester:inst|controller:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player pipe_tester:inst\|player:inst6 " "Elaborating entity \"player\" for hierarchy \"pipe_tester:inst\|player:inst6\"" {  } { { "pipe_tester.bdf" "inst6" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/pipe_tester.bdf" { { 480 96 320 624 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684940574616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bouncy_ball pipe_tester:inst\|bouncy_ball:inst8 " "Elaborating entity \"bouncy_ball\" for hierarchy \"pipe_tester:inst\|bouncy_ball:inst8\"" {  } { { "pipe_tester.bdf" "inst8" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/pipe_tester.bdf" { { 416 968 1192 624 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684940574620 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_enable bouncy_ball.vhd(51) " "VHDL Process Statement warning at bouncy_ball.vhd(51): signal \"next_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bouncy_ball.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/bouncy_ball.vhd" 51 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684940574621 "|pipe_tester|bouncy_ball:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "height_gen pipe_tester:inst\|height_gen:inst9 " "Elaborating entity \"height_gen\" for hierarchy \"pipe_tester:inst\|height_gen:inst9\"" {  } { { "pipe_tester.bdf" "inst9" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/pipe_tester.bdf" { { 336 -120 32 432 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684940574624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conc2 pipe_tester:inst\|height_gen:inst9\|conc2:inst2 " "Elaborating entity \"conc2\" for hierarchy \"pipe_tester:inst\|height_gen:inst9\|conc2:inst2\"" {  } { { "height_gen.bdf" "inst2" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/height_gen.bdf" { { 264 760 896 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684940574627 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rng1 pipe_tester:inst\|height_gen:inst9\|rng1:inst " "Elaborating entity \"rng1\" for hierarchy \"pipe_tester:inst\|height_gen:inst9\|rng1:inst\"" {  } { { "height_gen.bdf" "inst" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/height_gen.bdf" { { 200 352 512 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684940574630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rng2 pipe_tester:inst\|height_gen:inst9\|rng2:inst1 " "Elaborating entity \"rng2\" for hierarchy \"pipe_tester:inst\|height_gen:inst9\|rng2:inst1\"" {  } { { "height_gen.bdf" "inst1" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/height_gen.bdf" { { 344 344 504 424 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684940574633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "char_rom pipe_tester:inst\|char_rom:inst23 " "Elaborating entity \"char_rom\" for hierarchy \"pipe_tester:inst\|char_rom:inst23\"" {  } { { "pipe_tester.bdf" "inst23" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/pipe_tester.bdf" { { 1112 1776 2040 1224 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684940574637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pipe_tester:inst\|char_rom:inst23\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pipe_tester:inst\|char_rom:inst23\|altsyncram:altsyncram_component\"" {  } { { "integrated files/char_rom.vhd" "altsyncram_component" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/char_rom.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684940574729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipe_tester:inst\|char_rom:inst23\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pipe_tester:inst\|char_rom:inst23\|altsyncram:altsyncram_component\"" {  } { { "integrated files/char_rom.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/char_rom.vhd" 51 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684940574730 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipe_tester:inst\|char_rom:inst23\|altsyncram:altsyncram_component " "Instantiated megafunction \"pipe_tester:inst\|char_rom:inst23\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tcgrom.mif " "Parameter \"init_file\" = \"tcgrom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574730 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940574730 ""}  } { { "integrated files/char_rom.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/char_rom.vhd" 51 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684940574730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d5g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d5g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d5g1 " "Found entity 1: altsyncram_d5g1" {  } { { "db/altsyncram_d5g1.tdf" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/db/altsyncram_d5g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940574791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940574791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d5g1 pipe_tester:inst\|char_rom:inst23\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated " "Elaborating entity \"altsyncram_d5g1\" for hierarchy \"pipe_tester:inst\|char_rom:inst23\|altsyncram:altsyncram_component\|altsyncram_d5g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684940574794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "welcome_text pipe_tester:inst\|welcome_text:inst21 " "Elaborating entity \"welcome_text\" for hierarchy \"pipe_tester:inst\|welcome_text:inst21\"" {  } { { "pipe_tester.bdf" "inst21" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/pipe_tester.bdf" { { 1128 1392 1648 1240 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684940574826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "text_pos_gen pipe_tester:inst\|text_pos_gen:inst15 " "Elaborating entity \"text_pos_gen\" for hierarchy \"pipe_tester:inst\|text_pos_gen:inst15\"" {  } { { "pipe_tester.bdf" "inst15" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/pipe_tester.bdf" { { 944 1336 1592 1088 "inst15" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684940574857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision_detection pipe_tester:inst\|collision_detection:inst14 " "Elaborating entity \"collision_detection\" for hierarchy \"pipe_tester:inst\|collision_detection:inst14\"" {  } { { "pipe_tester.bdf" "inst14" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/pipe_tester.bdf" { { 584 1408 1632 728 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684940574862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "temp_score_gen pipe_tester:inst\|temp_score_gen:inst17 " "Elaborating entity \"temp_score_gen\" for hierarchy \"pipe_tester:inst\|temp_score_gen:inst17\"" {  } { { "pipe_tester.bdf" "inst17" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/pipe_tester.bdf" { { 1064 936 1120 1176 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684940574865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_conv_1hz pipe_tester:inst\|clk_conv_1hz:inst19 " "Elaborating entity \"clk_conv_1hz\" for hierarchy \"pipe_tester:inst\|clk_conv_1hz:inst19\"" {  } { { "pipe_tester.bdf" "inst19" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/pipe_tester.bdf" { { -48 256 408 32 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684940574869 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "v_clk_out clk_conv_1hz.vhd(29) " "VHDL Process Statement warning at clk_conv_1hz.vhd(29): signal \"v_clk_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "integrated files/clk_conv_1hz.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/clk_conv_1hz.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684940574870 "|test_playing|pipe_tester:inst|clk_conv_1hz:inst19"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb_controller pipe_tester:inst\|rgb_controller:inst22 " "Elaborating entity \"rgb_controller\" for hierarchy \"pipe_tester:inst\|rgb_controller:inst22\"" {  } { { "pipe_tester.bdf" "inst22" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/pipe_tester.bdf" { { 760 40 208 872 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684940574872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:inst2 " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:inst2\"" {  } { { "test_playing.bdf" "inst2" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/test_playing.bdf" { { 56 1000 1264 200 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684940574876 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(25) " "Verilog HDL or VHDL warning at mouse.vhd(25): object \"CHARIN\" assigned a value but never read" {  } { { "integrated files/mouse.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/mouse.vhd" 25 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1684940574878 "|test_playing|MOUSE:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(151) " "VHDL Process Statement warning at mouse.vhd(151): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "integrated files/mouse.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/mouse.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684940574878 "|test_playing|MOUSE:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(155) " "VHDL Process Statement warning at mouse.vhd(155): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "integrated files/mouse.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/mouse.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684940574878 "|test_playing|MOUSE:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(156) " "VHDL Process Statement warning at mouse.vhd(156): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "integrated files/mouse.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/mouse.vhd" 156 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684940574878 "|test_playing|MOUSE:inst2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "integrated files/mouse.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1684940574879 "|test_playing|MOUSE:inst2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "three_bit_to_integer three_bit_to_integer:inst1 " "Elaborating entity \"three_bit_to_integer\" for hierarchy \"three_bit_to_integer:inst1\"" {  } { { "test_playing.bdf" "inst1" { Schematic "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/test_playing.bdf" { { 320 344 488 432 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684940574888 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pipe_tester:inst\|text_pos_gen:inst15\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pipe_tester:inst\|text_pos_gen:inst15\|Mod0\"" {  } { { "integrated files/text_pos_gen.vhd" "Mod0" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/text_pos_gen.vhd" 156 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684940575493 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "pipe_tester:inst\|text_pos_gen:inst15\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"pipe_tester:inst\|text_pos_gen:inst15\|Div0\"" {  } { { "integrated files/text_pos_gen.vhd" "Div0" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/text_pos_gen.vhd" 155 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1684940575493 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1684940575493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipe_tester:inst\|text_pos_gen:inst15\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"pipe_tester:inst\|text_pos_gen:inst15\|lpm_divide:Mod0\"" {  } { { "integrated files/text_pos_gen.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/text_pos_gen.vhd" 156 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684940575563 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipe_tester:inst\|text_pos_gen:inst15\|lpm_divide:Mod0 " "Instantiated megafunction \"pipe_tester:inst\|text_pos_gen:inst15\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940575563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940575563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940575563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940575563 ""}  } { { "integrated files/text_pos_gen.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/text_pos_gen.vhd" 156 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684940575563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_c2m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_c2m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_c2m " "Found entity 1: lpm_divide_c2m" {  } { { "db/lpm_divide_c2m.tdf" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/db/lpm_divide_c2m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940575620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940575620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/db/sign_div_unsign_fkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940575647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940575647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_4te.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_4te.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_4te " "Found entity 1: alt_u_div_4te" {  } { { "db/alt_u_div_4te.tdf" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/db/alt_u_div_4te.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940575679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940575679 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pipe_tester:inst\|text_pos_gen:inst15\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"pipe_tester:inst\|text_pos_gen:inst15\|lpm_divide:Div0\"" {  } { { "integrated files/text_pos_gen.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/text_pos_gen.vhd" 155 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684940575702 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pipe_tester:inst\|text_pos_gen:inst15\|lpm_divide:Div0 " "Instantiated megafunction \"pipe_tester:inst\|text_pos_gen:inst15\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940575702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940575702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940575702 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1684940575702 ""}  } { { "integrated files/text_pos_gen.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/text_pos_gen.vhd" 155 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1684940575702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5am " "Found entity 1: lpm_divide_5am" {  } { { "db/lpm_divide_5am.tdf" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/db/lpm_divide_5am.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940575760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940575760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940575787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940575787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_sse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_sse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_sse " "Found entity 1: alt_u_div_sse" {  } { { "db/alt_u_div_sse.tdf" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/db/alt_u_div_sse.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684940575820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940575820 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "integrated files/mouse.vhd" "" { Text "C:/Users/harri/Documents/GitHub/COMPSYS305-project-G32/Flappy Bird Demo/integrated files/mouse.vhd" 146 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1684940576072 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1684940576072 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684940576662 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "DE0_CV_Default 24 " "Ignored 24 assignments for entity \"DE0_CV_Default\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top " "Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684940577239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684940577239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684940577239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684940577239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684940577239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684940577239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684940577239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684940577239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684940577239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684940577239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684940577239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684940577239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684940577239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684940577239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684940577239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684940577239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684940577239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684940577239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684940577239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684940577239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684940577239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684940577239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684940577239 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top " "Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity DE0_CV_Default -section_id Top was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1684940577239 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1684940577239 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "4 0 2 0 0 " "Adding 4 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684940577567 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684940577567 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pipe_tester:inst\|pll25Mhz:inst1\|pll25Mhz_0002:pll25mhz_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pipe_tester:inst\|pll25Mhz:inst1\|pll25Mhz_0002:pll25mhz_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1684940577636 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1684940577636 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll25Mhz:inst3\|pll25Mhz_0002:pll25mhz_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll25Mhz:inst3\|pll25Mhz_0002:pll25mhz_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1684940577653 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1684940577653 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "819 " "Implemented 819 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684940577755 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684940577755 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1684940577755 ""} { "Info" "ICUT_CUT_TM_LCELLS" "787 " "Implemented 787 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684940577755 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1684940577755 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1684940577755 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684940577755 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684940577796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 25 03:02:57 2023 " "Processing ended: Thu May 25 03:02:57 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684940577796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684940577796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684940577796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684940577796 ""}
