Triple-stage clock domain crossing synchronizer