0.6
2017.4
Dec 15 2017
21:07:18
D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.sim/sim_1/behav/xsim/glbl.v,1685097137,verilog,,,,glbl,,,,,,,,
D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sim_1/new/cpu_test.v,1685261875,verilog,,,,cpu_test,,,,,,,,
D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/ip/RAM/sim/RAM.v,1685263759,verilog,,D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sim_1/new/cpu_test.v,,RAM,,,,,,,,
D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/ip/ROM/sim/ROM.v,1684736633,verilog,,D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/MemOrIO.v,,ROM,,,,,,,,
D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/FSM2.v,1685261875,verilog,,D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/ip/RAM/sim/RAM.v,,FSM2,,,,,,,,
D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/MemOrIO.v,1685261875,verilog,,D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/alu.v,,MemOrIO,,,,,,,,
D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/alu.v,1685265303,verilog,,D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/dffe32.v,,alu,,,,,,,,
D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/dffe32.v,1684748823,verilog,,D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/mux2x32.v,,dffe32,,,,,,,,
D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/mux2x32.v,1684587904,verilog,,D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/mux2x5.v,,mux2x32,,,,,,,,
D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/mux2x5.v,1684587904,verilog,,D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/mux4x32.v,,mux2x5,,,,,,,,
D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/mux4x32.v,1684673087,verilog,,D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/pipedereg.v,,mux4x32,,,,,,,,
D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/pipedereg.v,1684671306,verilog,,D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/pipeemreg.v,,pipedereg,,,,,,,,
D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/pipeemreg.v,1684670179,verilog,,D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/pipeexe.v,,pipeemreg,,,,,,,,
D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/pipeexe.v,1685261875,verilog,,D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/pipeid.v,,pipeexe,,,,,,,,
D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/pipeid.v,1685097137,verilog,,D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/pipeidcu.v,,pipeid,,,,,,,,
D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/pipeidcu.v,1685265547,verilog,,D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/pipeif.v,,pipeidcu,,,,,,,,
D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/pipeif.v,1684736633,verilog,,D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/pipeimem.v,,pipeif,,,,,,,,
D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/pipeimem.v,1685097137,verilog,,D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/pipeir.v,,pipeimem,,,,,,,,
D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/pipeir.v,1684591531,verilog,,D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/pipemem.v,,pipeir,,,,,,,,
D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/pipelinedcpu.v,1685264186,verilog,,D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/FSM2.v,,pipelinedcpu,,,,,,,,
D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/pipemem.v,1685261875,verilog,,D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/pipemwreg.v,,pipemem,,,,,,,,
D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/pipemwreg.v,1684672201,verilog,,D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/pipepc.v,,pipemwreg,,,,,,,,
D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/pipepc.v,1684590663,verilog,,D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/regfile.v,,pipepc,,,,,,,,
D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/regfile.v,1684673334,verilog,,D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/seg_display.v,,regfile,,,,,,,,
D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/seg_display.v,1685261875,verilog,,D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/shift.v,,seg_display;seg_enc,,,,,,,,
D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/shift.v,1684652054,verilog,,D:/workshops/sundry workshop/CO/project/CS214-Proj/proj.srcs/sources_1/new/pipelinedcpu.v,,shift,,,,,,,,
