<!-- HTML header for doxygen 1.8.12-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Module Communication Protocol Wrapper - MCPW: Cmcc Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
  <div id="top"><!-- do not remove this div, it is closed by doxygen! -->
    <!-- Platform title -->
    <div class="page-title-bar container-fluid">
      <div id="projectalign" class="row">
        <div id="projectname" class="col-sm-12">Module Communication Protocol Wrapper - MCPW
        </div>
        <div id="projectbrief" class="col-sm-12">Host side implementation of MCP</div>
      </div>
    </div>
    <div class="topbar">
      <div class="container">
        <div id="titlearea">
          <div class="xethru-logo">
            <img src="xethru-logo_220x55HD.png" alt="Novelda XeThru web site" id="logo-image" />
          </div>
        </div>
        <!-- end header part -->
        <!-- Generated by Doxygen 1.8.12 -->
        <!--BEGIN MAIN-NAV AND SEARCHENGINE-->
        <div id="main-nav"></div>
        <!--END MAIN-NAV AND SEARCHENGINE-->
      </div>
    </div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="struct_cmcc-members.xhtml">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">Cmcc Struct Reference<div class="ingroups"><a class="el" href="group___s_a_m_g55___c_m_c_c.xhtml">Cortex-M Cache Controller</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><a class="el" href="struct_cmcc.xhtml" title="Cmcc hardware registers. ">Cmcc</a> hardware registers.  
 <a href="struct_cmcc.xhtml#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="component_2cmcc_8h_source.xhtml">cmcc.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:aed9bf1b962c51a3f43c85fea8a985a86"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_cmcc.xhtml#aed9bf1b962c51a3f43c85fea8a985a86">CMCC_TYPE</a></td></tr>
<tr class="memdesc:aed9bf1b962c51a3f43c85fea8a985a86"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_cmcc.xhtml" title="Cmcc hardware registers. ">Cmcc</a> Offset: 0x00) Cache Controller Type Register  <a href="#aed9bf1b962c51a3f43c85fea8a985a86">More...</a><br /></td></tr>
<tr class="separator:aed9bf1b962c51a3f43c85fea8a985a86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a752fef49f34c0c3a8dfeaf48f73489e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_cmcc.xhtml#a752fef49f34c0c3a8dfeaf48f73489e4">CMCC_CFG</a></td></tr>
<tr class="memdesc:a752fef49f34c0c3a8dfeaf48f73489e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_cmcc.xhtml" title="Cmcc hardware registers. ">Cmcc</a> Offset: 0x04) Cache Controller Configuration Register  <a href="#a752fef49f34c0c3a8dfeaf48f73489e4">More...</a><br /></td></tr>
<tr class="separator:a752fef49f34c0c3a8dfeaf48f73489e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade529f93173c85f56a66a9c91e0cef34"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_cmcc.xhtml#ade529f93173c85f56a66a9c91e0cef34">CMCC_CTRL</a></td></tr>
<tr class="memdesc:ade529f93173c85f56a66a9c91e0cef34"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_cmcc.xhtml" title="Cmcc hardware registers. ">Cmcc</a> Offset: 0x08) Cache Controller Control Register  <a href="#ade529f93173c85f56a66a9c91e0cef34">More...</a><br /></td></tr>
<tr class="separator:ade529f93173c85f56a66a9c91e0cef34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a417f77569bf231043d90af5f9e24adbc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_cmcc.xhtml#a417f77569bf231043d90af5f9e24adbc">CMCC_SR</a></td></tr>
<tr class="memdesc:a417f77569bf231043d90af5f9e24adbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_cmcc.xhtml" title="Cmcc hardware registers. ">Cmcc</a> Offset: 0x0C) Cache Controller Status Register  <a href="#a417f77569bf231043d90af5f9e24adbc">More...</a><br /></td></tr>
<tr class="separator:a417f77569bf231043d90af5f9e24adbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87a540e24e98765b2e7d2933c89e891e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_cmcc.xhtml#a87a540e24e98765b2e7d2933c89e891e">Reserved1</a> [4]</td></tr>
<tr class="separator:a87a540e24e98765b2e7d2933c89e891e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac13da635ebdae5bfd684b1c239840581"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_cmcc.xhtml#ac13da635ebdae5bfd684b1c239840581">CMCC_MAINT0</a></td></tr>
<tr class="memdesc:ac13da635ebdae5bfd684b1c239840581"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_cmcc.xhtml" title="Cmcc hardware registers. ">Cmcc</a> Offset: 0x20) Cache Controller Maintenance Register 0  <a href="#ac13da635ebdae5bfd684b1c239840581">More...</a><br /></td></tr>
<tr class="separator:ac13da635ebdae5bfd684b1c239840581"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae555fbad2c53f2a73774d9c82a54f2fa"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_cmcc.xhtml#ae555fbad2c53f2a73774d9c82a54f2fa">CMCC_MAINT1</a></td></tr>
<tr class="memdesc:ae555fbad2c53f2a73774d9c82a54f2fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_cmcc.xhtml" title="Cmcc hardware registers. ">Cmcc</a> Offset: 0x24) Cache Controller Maintenance Register 1  <a href="#ae555fbad2c53f2a73774d9c82a54f2fa">More...</a><br /></td></tr>
<tr class="separator:ae555fbad2c53f2a73774d9c82a54f2fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a416c7ba554817b3f701f7528377a8a38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_cmcc.xhtml#a416c7ba554817b3f701f7528377a8a38">CMCC_MCFG</a></td></tr>
<tr class="memdesc:a416c7ba554817b3f701f7528377a8a38"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_cmcc.xhtml" title="Cmcc hardware registers. ">Cmcc</a> Offset: 0x28) Cache Controller Monitor Configuration Register  <a href="#a416c7ba554817b3f701f7528377a8a38">More...</a><br /></td></tr>
<tr class="separator:a416c7ba554817b3f701f7528377a8a38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ea597d9db3e9bc5266c599bc4db3e8a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_cmcc.xhtml#a2ea597d9db3e9bc5266c599bc4db3e8a">CMCC_MEN</a></td></tr>
<tr class="memdesc:a2ea597d9db3e9bc5266c599bc4db3e8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_cmcc.xhtml" title="Cmcc hardware registers. ">Cmcc</a> Offset: 0x2C) Cache Controller Monitor Enable Register  <a href="#a2ea597d9db3e9bc5266c599bc4db3e8a">More...</a><br /></td></tr>
<tr class="separator:a2ea597d9db3e9bc5266c599bc4db3e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5667b2c363ef499fd245f56e1a5e7ee1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_cmcc.xhtml#a5667b2c363ef499fd245f56e1a5e7ee1">CMCC_MCTRL</a></td></tr>
<tr class="memdesc:a5667b2c363ef499fd245f56e1a5e7ee1"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_cmcc.xhtml" title="Cmcc hardware registers. ">Cmcc</a> Offset: 0x30) Cache Controller Monitor Control Register  <a href="#a5667b2c363ef499fd245f56e1a5e7ee1">More...</a><br /></td></tr>
<tr class="separator:a5667b2c363ef499fd245f56e1a5e7ee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe1bf36d2bba507342df0a3f78812afe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_cmcc.xhtml#abe1bf36d2bba507342df0a3f78812afe">CMCC_MSR</a></td></tr>
<tr class="memdesc:abe1bf36d2bba507342df0a3f78812afe"><td class="mdescLeft">&#160;</td><td class="mdescRight">(<a class="el" href="struct_cmcc.xhtml" title="Cmcc hardware registers. ">Cmcc</a> Offset: 0x34) Cache Controller Monitor Status Register  <a href="#abe1bf36d2bba507342df0a3f78812afe">More...</a><br /></td></tr>
<tr class="separator:abe1bf36d2bba507342df0a3f78812afe"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p><a class="el" href="struct_cmcc.xhtml" title="Cmcc hardware registers. ">Cmcc</a> hardware registers. </p>
</div><h2 class="groupheader">Member Data Documentation</h2>
<a id="a752fef49f34c0c3a8dfeaf48f73489e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a752fef49f34c0c3a8dfeaf48f73489e4">&sect;&nbsp;</a></span>CMCC_CFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Cmcc::CMCC_CFG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_cmcc.xhtml" title="Cmcc hardware registers. ">Cmcc</a> Offset: 0x04) Cache Controller Configuration Register </p>

</div>
</div>
<a id="ade529f93173c85f56a66a9c91e0cef34"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade529f93173c85f56a66a9c91e0cef34">&sect;&nbsp;</a></span>CMCC_CTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Cmcc::CMCC_CTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_cmcc.xhtml" title="Cmcc hardware registers. ">Cmcc</a> Offset: 0x08) Cache Controller Control Register </p>

</div>
</div>
<a id="ac13da635ebdae5bfd684b1c239840581"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac13da635ebdae5bfd684b1c239840581">&sect;&nbsp;</a></span>CMCC_MAINT0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Cmcc::CMCC_MAINT0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_cmcc.xhtml" title="Cmcc hardware registers. ">Cmcc</a> Offset: 0x20) Cache Controller Maintenance Register 0 </p>

</div>
</div>
<a id="ae555fbad2c53f2a73774d9c82a54f2fa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae555fbad2c53f2a73774d9c82a54f2fa">&sect;&nbsp;</a></span>CMCC_MAINT1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Cmcc::CMCC_MAINT1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_cmcc.xhtml" title="Cmcc hardware registers. ">Cmcc</a> Offset: 0x24) Cache Controller Maintenance Register 1 </p>

</div>
</div>
<a id="a416c7ba554817b3f701f7528377a8a38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a416c7ba554817b3f701f7528377a8a38">&sect;&nbsp;</a></span>CMCC_MCFG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Cmcc::CMCC_MCFG</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_cmcc.xhtml" title="Cmcc hardware registers. ">Cmcc</a> Offset: 0x28) Cache Controller Monitor Configuration Register </p>

</div>
</div>
<a id="a5667b2c363ef499fd245f56e1a5e7ee1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5667b2c363ef499fd245f56e1a5e7ee1">&sect;&nbsp;</a></span>CMCC_MCTRL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#a7e25d9380f9ef903923964322e71f2f6">__O</a> uint32_t Cmcc::CMCC_MCTRL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_cmcc.xhtml" title="Cmcc hardware registers. ">Cmcc</a> Offset: 0x30) Cache Controller Monitor Control Register </p>

</div>
</div>
<a id="a2ea597d9db3e9bc5266c599bc4db3e8a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2ea597d9db3e9bc5266c599bc4db3e8a">&sect;&nbsp;</a></span>CMCC_MEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t Cmcc::CMCC_MEN</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_cmcc.xhtml" title="Cmcc hardware registers. ">Cmcc</a> Offset: 0x2C) Cache Controller Monitor Enable Register </p>

</div>
</div>
<a id="abe1bf36d2bba507342df0a3f78812afe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe1bf36d2bba507342df0a3f78812afe">&sect;&nbsp;</a></span>CMCC_MSR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Cmcc::CMCC_MSR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_cmcc.xhtml" title="Cmcc hardware registers. ">Cmcc</a> Offset: 0x34) Cache Controller Monitor Status Register </p>

</div>
</div>
<a id="a417f77569bf231043d90af5f9e24adbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a417f77569bf231043d90af5f9e24adbc">&sect;&nbsp;</a></span>CMCC_SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Cmcc::CMCC_SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_cmcc.xhtml" title="Cmcc hardware registers. ">Cmcc</a> Offset: 0x0C) Cache Controller Status Register </p>

</div>
</div>
<a id="aed9bf1b962c51a3f43c85fea8a985a86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aed9bf1b962c51a3f43c85fea8a985a86">&sect;&nbsp;</a></span>CMCC_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Cmcc::CMCC_TYPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>(<a class="el" href="struct_cmcc.xhtml" title="Cmcc hardware registers. ">Cmcc</a> Offset: 0x00) Cache Controller Type Register </p>

</div>
</div>
<a id="a87a540e24e98765b2e7d2933c89e891e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a87a540e24e98765b2e7d2933c89e891e">&sect;&nbsp;</a></span>Reserved1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.xhtml#af63697ed9952cc71e1225efe205f6cd3">__I</a> uint32_t Cmcc::Reserved1[4]</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>examples/atmel_samg55/src/ASF/sam/utils/cmsis/samg/samg55/include/component/<a class="el" href="component_2cmcc_8h_source.xhtml">cmcc.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<hr class="footer"/>
 <address class="footer">
 Copyright &copy; 2016 Novelda AS - <a href="http://www.xethru.com">www.xehtru.com</a><br />
 <small>
  Generated by &#160;<a href="http://www.doxygen.org/index.html">
  <img class="footer" src="doxygen.png" alt="doxygen"/>
  </a> 1.8.12
 </small>
 </address>
</body>
</html>
