{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648993118871 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648993118881 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 03 21:38:38 2022 " "Processing started: Sun Apr 03 21:38:38 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648993118881 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648993118881 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off state -c state " "Command: quartus_map --read_settings_files=on --write_settings_files=off state -c state" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648993118881 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648993119571 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648993119571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/shift_data.v 1 1 " "Found 1 design units, including 1 entities, in source file source/shift_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_data " "Found entity 1: shift_data" {  } { { "source/shift_data.v" "" { Text "C:/Users/86150/Desktop/FPGA MODULATION/state/source/shift_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648993129783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648993129783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/tmm_c.v 1 1 " "Found 1 design units, including 1 entities, in source file source/tmm_c.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmm_c " "Found entity 1: tmm_c" {  } { { "source/tmm_c.v" "" { Text "C:/Users/86150/Desktop/FPGA MODULATION/state/source/tmm_c.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648993129800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648993129800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/shift_top.v 1 1 " "Found 1 design units, including 1 entities, in source file source/shift_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_top " "Found entity 1: shift_top" {  } { { "source/shift_top.v" "" { Text "C:/Users/86150/Desktop/FPGA MODULATION/state/source/shift_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648993129817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648993129817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file source/decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "source/decoder.v" "" { Text "C:/Users/86150/Desktop/FPGA MODULATION/state/source/decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648993129834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648993129834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/tmm_c1.v 1 1 " "Found 1 design units, including 1 entities, in source file source/tmm_c1.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmm_c1 " "Found entity 1: tmm_c1" {  } { { "source/tmm_c1.v" "" { Text "C:/Users/86150/Desktop/FPGA MODULATION/state/source/tmm_c1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648993129852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648993129852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/tmm_c2.v 1 1 " "Found 1 design units, including 1 entities, in source file source/tmm_c2.v" { { "Info" "ISGN_ENTITY_NAME" "1 tmm_c2 " "Found entity 1: tmm_c2" {  } { { "source/tmm_c2.v" "" { Text "C:/Users/86150/Desktop/FPGA MODULATION/state/source/tmm_c2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648993129870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648993129870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/usart/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file source/usart/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "source/usart/uart_tx.v" "" { Text "C:/Users/86150/Desktop/FPGA MODULATION/state/source/usart/uart_tx.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648993129888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648993129888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/usart/uart_test.v 1 1 " "Found 1 design units, including 1 entities, in source file source/usart/uart_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_test " "Found entity 1: uart_test" {  } { { "source/usart/uart_test.v" "" { Text "C:/Users/86150/Desktop/FPGA MODULATION/state/source/usart/uart_test.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648993129906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648993129906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/usart/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file source/usart/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "source/usart/uart_rx.v" "" { Text "C:/Users/86150/Desktop/FPGA MODULATION/state/source/usart/uart_rx.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648993129924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648993129924 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "shift_top " "Elaborating entity \"shift_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648993130002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_data shift_data:shift_data_inst " "Elaborating entity \"shift_data\" for hierarchy \"shift_data:shift_data_inst\"" {  } { { "source/shift_top.v" "shift_data_inst" { Text "C:/Users/86150/Desktop/FPGA MODULATION/state/source/shift_top.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648993130053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmm_c shift_data:shift_data_inst\|tmm_c:tmm_c_inst " "Elaborating entity \"tmm_c\" for hierarchy \"shift_data:shift_data_inst\|tmm_c:tmm_c_inst\"" {  } { { "source/shift_data.v" "tmm_c_inst" { Text "C:/Users/86150/Desktop/FPGA MODULATION/state/source/shift_data.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648993130060 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 tmm_c.v(27) " "Verilog HDL assignment warning at tmm_c.v(27): truncated value with size 32 to match size of target (20)" {  } { { "source/tmm_c.v" "" { Text "C:/Users/86150/Desktop/FPGA MODULATION/state/source/tmm_c.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648993130063 "|shift_top|shift_data:shift_data_inst|tmm_c:tmm_c_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 tmm_c.v(30) " "Verilog HDL assignment warning at tmm_c.v(30): truncated value with size 32 to match size of target (20)" {  } { { "source/tmm_c.v" "" { Text "C:/Users/86150/Desktop/FPGA MODULATION/state/source/tmm_c.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648993130063 "|shift_top|shift_data:shift_data_inst|tmm_c:tmm_c_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder decoder:decoder_inst " "Elaborating entity \"decoder\" for hierarchy \"decoder:decoder_inst\"" {  } { { "source/shift_top.v" "decoder_inst" { Text "C:/Users/86150/Desktop/FPGA MODULATION/state/source/shift_top.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648993130069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmm_c1 decoder:decoder_inst\|tmm_c1:tmm_c1_inst " "Elaborating entity \"tmm_c1\" for hierarchy \"decoder:decoder_inst\|tmm_c1:tmm_c1_inst\"" {  } { { "source/decoder.v" "tmm_c1_inst" { Text "C:/Users/86150/Desktop/FPGA MODULATION/state/source/decoder.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648993130087 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 tmm_c1.v(27) " "Verilog HDL assignment warning at tmm_c1.v(27): truncated value with size 32 to match size of target (20)" {  } { { "source/tmm_c1.v" "" { Text "C:/Users/86150/Desktop/FPGA MODULATION/state/source/tmm_c1.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648993130090 "|shift_top|decoder:decoder_inst|tmm_c1:tmm_c1_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 tmm_c1.v(30) " "Verilog HDL assignment warning at tmm_c1.v(30): truncated value with size 32 to match size of target (20)" {  } { { "source/tmm_c1.v" "" { Text "C:/Users/86150/Desktop/FPGA MODULATION/state/source/tmm_c1.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648993130090 "|shift_top|decoder:decoder_inst|tmm_c1:tmm_c1_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tmm_c2 tmm_c2:tmm_c2_inst " "Elaborating entity \"tmm_c2\" for hierarchy \"tmm_c2:tmm_c2_inst\"" {  } { { "source/shift_top.v" "tmm_c2_inst" { Text "C:/Users/86150/Desktop/FPGA MODULATION/state/source/shift_top.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648993130096 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 tmm_c2.v(27) " "Verilog HDL assignment warning at tmm_c2.v(27): truncated value with size 32 to match size of target (20)" {  } { { "source/tmm_c2.v" "" { Text "C:/Users/86150/Desktop/FPGA MODULATION/state/source/tmm_c2.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648993130099 "|shift_top|tmm_c2:tmm_c2_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 tmm_c2.v(30) " "Verilog HDL assignment warning at tmm_c2.v(30): truncated value with size 32 to match size of target (20)" {  } { { "source/tmm_c2.v" "" { Text "C:/Users/86150/Desktop/FPGA MODULATION/state/source/tmm_c2.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648993130099 "|shift_top|tmm_c2:tmm_c2_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_test uart_test:uart_test_inst " "Elaborating entity \"uart_test\" for hierarchy \"uart_test:uart_test_inst\"" {  } { { "source/shift_top.v" "uart_test_inst" { Text "C:/Users/86150/Desktop/FPGA MODULATION/state/source/shift_top.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648993130105 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tx_cnt uart_test.v(62) " "Verilog HDL or VHDL warning at uart_test.v(62): object \"tx_cnt\" assigned a value but never read" {  } { { "source/usart/uart_test.v" "" { Text "C:/Users/86150/Desktop/FPGA MODULATION/state/source/usart/uart_test.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648993130106 "|shift_top|uart_test:uart_test_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx uart_test:uart_test_inst\|uart_rx:uart_rx_inst " "Elaborating entity \"uart_rx\" for hierarchy \"uart_test:uart_test_inst\|uart_rx:uart_rx_inst\"" {  } { { "source/usart/uart_test.v" "uart_rx_inst" { Text "C:/Users/86150/Desktop/FPGA MODULATION/state/source/usart/uart_test.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648993130130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_test:uart_test_inst\|uart_tx:uart_tx_inst " "Elaborating entity \"uart_tx\" for hierarchy \"uart_test:uart_test_inst\|uart_tx:uart_tx_inst\"" {  } { { "source/usart/uart_test.v" "uart_tx_inst" { Text "C:/Users/86150/Desktop/FPGA MODULATION/state/source/usart/uart_test.v" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648993130139 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "source/usart/uart_tx.v" "" { Text "C:/Users/86150/Desktop/FPGA MODULATION/state/source/usart/uart_tx.v" 149 -1 0 } } { "source/decoder.v" "" { Text "C:/Users/86150/Desktop/FPGA MODULATION/state/source/decoder.v" 81 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1648993130754 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1648993130754 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1648993130993 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648993131566 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648993131819 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648993131819 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "311 " "Implemented 311 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648993131939 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648993131939 ""} { "Info" "ICUT_CUT_TM_LCELLS" "307 " "Implemented 307 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648993131939 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648993131939 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648993131956 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 03 21:38:51 2022 " "Processing ended: Sun Apr 03 21:38:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648993131956 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648993131956 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648993131956 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648993131956 ""}
