// Seed: 277062607
module module_0 (
    input tri1 id_0,
    output supply1 id_1,
    input tri1 id_2,
    input supply1 id_3,
    output tri id_4,
    input tri id_5,
    output supply0 id_6,
    output uwire id_7,
    output wire id_8,
    input tri id_9,
    output wand id_10,
    input supply0 id_11,
    input wand id_12,
    input wor id_13,
    input wire id_14,
    input wire id_15,
    output tri0 id_16,
    output supply1 id_17,
    output wire id_18,
    input uwire id_19,
    input uwire id_20,
    input wor id_21
);
  wire id_23;
  wire id_24, id_25;
  wire id_26;
endmodule
module module_1 (
    input wor id_0,
    input wire id_1,
    output supply1 id_2,
    output supply0 id_3,
    output supply0 id_4
);
  assign id_2 = id_0 ==? id_0;
  module_0(
      id_0,
      id_3,
      id_0,
      id_0,
      id_3,
      id_1,
      id_2,
      id_4,
      id_3,
      id_0,
      id_2,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_3,
      id_3,
      id_2,
      id_0,
      id_1,
      id_0
  );
endmodule
