{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654653140614 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654653140615 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 07 20:52:20 2022 " "Processing started: Tue Jun 07 20:52:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654653140615 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653140615 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off l4 -c l4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off l4 -c l4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653140615 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654653141723 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654653141723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistro.v 1 1 " "Found 1 design units, including 1 entities, in source file bancoregistro.v" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistro " "Found entity 1: BancoRegistro" {  } { { "BancoRegistro.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654653155246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653155246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dynamic_v.v 1 1 " "Found 1 design units, including 1 entities, in source file dynamic_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 dynamic_v " "Found entity 1: dynamic_v" {  } { { "dynamic_v.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/dynamic_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654653155249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653155249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_clk " "Found entity 1: counter_clk" {  } { { "counter_clk.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/counter_clk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654653155249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653155249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdtosseg.v 1 1 " "Found 1 design units, including 1 entities, in source file bcdtosseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDtoSSeg " "Found entity 1: BCDtoSSeg" {  } { { "BCDtoSSeg.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BCDtoSSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654653155249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653155249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654653155249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653155249 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "display.v(23) " "Verilog HDL Instantiation warning at display.v(23): instance has no name" {  } { { "display.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/display.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1654653155270 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "display " "Elaborating entity \"display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654653155358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDtoSSeg BCDtoSSeg:bcdsseg " "Elaborating entity \"BCDtoSSeg\" for hierarchy \"BCDtoSSeg:bcdsseg\"" {  } { { "display.v" "bcdsseg" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/display.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654653155366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_clk counter_clk:comb_4 " "Elaborating entity \"counter_clk\" for hierarchy \"counter_clk:comb_4\"" {  } { { "display.v" "comb_4" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/display.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654653155369 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 27 counter_clk.v(8) " "Verilog HDL assignment warning at counter_clk.v(8): truncated value with size 32 to match size of target (27)" {  } { { "counter_clk.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/counter_clk.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654653155369 "|display|counter_clk:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dynamic_v dynamic_v:dv " "Elaborating entity \"dynamic_v\" for hierarchy \"dynamic_v:dv\"" {  } { { "display.v" "dv" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/display.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654653155371 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 dynamic_v.v(11) " "Verilog HDL assignment warning at dynamic_v.v(11): truncated value with size 32 to match size of target (1)" {  } { { "dynamic_v.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/dynamic_v.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654653155375 "|display|dynamic_v:dv"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistro BancoRegistro:br " "Elaborating entity \"BancoRegistro\" for hierarchy \"BancoRegistro:br\"" {  } { { "display.v" "br" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/display.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654653155377 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 BancoRegistro.v(47) " "Verilog HDL assignment warning at BancoRegistro.v(47): truncated value with size 32 to match size of target (4)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1654653155392 "|display|BancoRegistro:br"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i BancoRegistro.v(38) " "Verilog HDL Always Construct warning at BancoRegistro.v(38): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "BancoRegistro.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1654653155393 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[0\]\[0\] BancoRegistro.v(38) " "Inferred latch for \"breg\[0\]\[0\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653155397 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[0\]\[1\] BancoRegistro.v(38) " "Inferred latch for \"breg\[0\]\[1\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653155397 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[0\]\[2\] BancoRegistro.v(38) " "Inferred latch for \"breg\[0\]\[2\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653155397 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[0\]\[3\] BancoRegistro.v(38) " "Inferred latch for \"breg\[0\]\[3\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653155397 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[1\]\[0\] BancoRegistro.v(38) " "Inferred latch for \"breg\[1\]\[0\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653155397 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[1\]\[1\] BancoRegistro.v(38) " "Inferred latch for \"breg\[1\]\[1\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653155397 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[1\]\[2\] BancoRegistro.v(38) " "Inferred latch for \"breg\[1\]\[2\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653155397 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[1\]\[3\] BancoRegistro.v(38) " "Inferred latch for \"breg\[1\]\[3\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653155397 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[2\]\[0\] BancoRegistro.v(38) " "Inferred latch for \"breg\[2\]\[0\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653155398 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[2\]\[1\] BancoRegistro.v(38) " "Inferred latch for \"breg\[2\]\[1\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653155398 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[2\]\[2\] BancoRegistro.v(38) " "Inferred latch for \"breg\[2\]\[2\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653155398 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[2\]\[3\] BancoRegistro.v(38) " "Inferred latch for \"breg\[2\]\[3\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653155398 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[3\]\[0\] BancoRegistro.v(38) " "Inferred latch for \"breg\[3\]\[0\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653155398 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[3\]\[1\] BancoRegistro.v(38) " "Inferred latch for \"breg\[3\]\[1\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653155398 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[3\]\[2\] BancoRegistro.v(38) " "Inferred latch for \"breg\[3\]\[2\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653155398 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[3\]\[3\] BancoRegistro.v(38) " "Inferred latch for \"breg\[3\]\[3\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653155398 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[4\]\[0\] BancoRegistro.v(38) " "Inferred latch for \"breg\[4\]\[0\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653155398 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[4\]\[1\] BancoRegistro.v(38) " "Inferred latch for \"breg\[4\]\[1\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653155398 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[4\]\[2\] BancoRegistro.v(38) " "Inferred latch for \"breg\[4\]\[2\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653155398 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[4\]\[3\] BancoRegistro.v(38) " "Inferred latch for \"breg\[4\]\[3\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653155399 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[5\]\[0\] BancoRegistro.v(38) " "Inferred latch for \"breg\[5\]\[0\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653155399 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[5\]\[1\] BancoRegistro.v(38) " "Inferred latch for \"breg\[5\]\[1\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653155399 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[5\]\[2\] BancoRegistro.v(38) " "Inferred latch for \"breg\[5\]\[2\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653155399 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[5\]\[3\] BancoRegistro.v(38) " "Inferred latch for \"breg\[5\]\[3\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653155399 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[6\]\[0\] BancoRegistro.v(38) " "Inferred latch for \"breg\[6\]\[0\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653155399 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[6\]\[1\] BancoRegistro.v(38) " "Inferred latch for \"breg\[6\]\[1\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653155399 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[6\]\[2\] BancoRegistro.v(38) " "Inferred latch for \"breg\[6\]\[2\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653155399 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[6\]\[3\] BancoRegistro.v(38) " "Inferred latch for \"breg\[6\]\[3\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653155399 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[7\]\[0\] BancoRegistro.v(38) " "Inferred latch for \"breg\[7\]\[0\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653155399 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[7\]\[1\] BancoRegistro.v(38) " "Inferred latch for \"breg\[7\]\[1\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653155400 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[7\]\[2\] BancoRegistro.v(38) " "Inferred latch for \"breg\[7\]\[2\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653155400 "|display|BancoRegistro:br"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "breg\[7\]\[3\] BancoRegistro.v(38) " "Inferred latch for \"breg\[7\]\[3\]\" at BancoRegistro.v(38)" {  } { { "BancoRegistro.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/BancoRegistro.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653155400 "|display|BancoRegistro:br"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1654653156299 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "dynamic_v.v" "" { Text "C:/Users/user/Documents/GitHub/lab04-2022-1-grupo03-22-1-os_melhores/dynamic_v.v" 11 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1654653156317 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1654653156317 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654653156464 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654653157033 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654653157515 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654653157515 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "136 " "Implemented 136 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654653157805 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654653157805 ""} { "Info" "ICUT_CUT_TM_LCELLS" "111 " "Implemented 111 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654653157805 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654653157805 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4736 " "Peak virtual memory: 4736 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654653157834 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 07 20:52:37 2022 " "Processing ended: Tue Jun 07 20:52:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654653157834 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654653157834 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654653157834 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654653157834 ""}
