// Seed: 3154088622
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6;
  assign module_2.id_3 = 0;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  inout wire id_1;
  id_3(
      .id_0(1'b0), .id_1(1'b0)
  );
  module_0 modCall_1 (
      id_1,
      id_2,
      id_1,
      id_1
  );
endmodule
module module_2 (
    input tri id_0
    , id_7,
    output tri1 id_1,
    input tri id_2,
    output supply0 id_3,
    input tri1 id_4,
    input supply0 id_5
);
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7,
      id_8
  );
  wire id_9;
  wire id_10;
  nor primCall (id_1, id_5, id_2, id_8, id_7, id_4);
endmodule
