#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Jul 13 16:59:38 2023
# Process ID: 177481
# Current directory: /home/jb/fpga/soundfx/soundfx.runs/impl_1
# Command line: vivado -log i2c_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source i2c_test.tcl -notrace
# Log file: /home/jb/fpga/soundfx/soundfx.runs/impl_1/i2c_test.vdi
# Journal file: /home/jb/fpga/soundfx/soundfx.runs/impl_1/vivado.jou
# Running On: macbuntu, OS: Linux, CPU Frequency: 4424.437 MHz, CPU Physical cores: 6, Host memory: 33535 MB
#-----------------------------------------------------------
source i2c_test.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1274.043 ; gain = 0.023 ; free physical = 21935 ; free virtual = 28147
Command: link_design -top i2c_test -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/jb/fpga/soundfx/soundfx.runs/impl_1/.Xil/Vivado-177481-macbuntu/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1652.230 ; gain = 0.000 ; free physical = 21610 ; free virtual = 27818
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, clk_wiz_0/inst/clkin1_ibufg, from the path connected to top-level port: sysclk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [/home/jb/fpga/soundfx/soundfx.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [/home/jb/fpga/soundfx/soundfx.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [/home/jb/fpga/soundfx/soundfx.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/jb/fpga/soundfx/soundfx.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/jb/fpga/soundfx/soundfx.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2384.641 ; gain = 580.820 ; free physical = 21081 ; free virtual = 27289
Finished Parsing XDC File [/home/jb/fpga/soundfx/soundfx.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [/home/jb/fpga/soundfx/soundfx.srcs/constrs_1/imports/fpga/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [/home/jb/fpga/soundfx/soundfx.srcs/constrs_1/imports/fpga/Zybo-Z7-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2384.641 ; gain = 0.000 ; free physical = 21081 ; free virtual = 27289
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

10 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2384.641 ; gain = 1090.785 ; free physical = 21081 ; free virtual = 27289
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2448.672 ; gain = 64.031 ; free physical = 21070 ; free virtual = 27277

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1047fb38a

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2448.672 ; gain = 0.000 ; free physical = 21069 ; free virtual = 27277

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10006e303

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2705.453 ; gain = 0.000 ; free physical = 20787 ; free virtual = 26995
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 10006e303

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2705.453 ; gain = 0.000 ; free physical = 20787 ; free virtual = 26995
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1655b69ed

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2705.453 ; gain = 0.000 ; free physical = 20787 ; free virtual = 26995
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG sysclk_IBUF_BUFG_inst to drive 75 load(s) on clock net sysclk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: a31b1671

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2705.453 ; gain = 0.000 ; free physical = 20787 ; free virtual = 26995
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: ed2c8cda

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2705.453 ; gain = 0.000 ; free physical = 20787 ; free virtual = 26995
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ed2c8cda

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2705.453 ; gain = 0.000 ; free physical = 20787 ; free virtual = 26995
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              2  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2705.453 ; gain = 0.000 ; free physical = 20787 ; free virtual = 26995
Ending Logic Optimization Task | Checksum: ed2c8cda

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2705.453 ; gain = 0.000 ; free physical = 20787 ; free virtual = 26995

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: ed2c8cda

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.453 ; gain = 0.000 ; free physical = 20787 ; free virtual = 26995

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ed2c8cda

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.453 ; gain = 0.000 ; free physical = 20787 ; free virtual = 26995

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.453 ; gain = 0.000 ; free physical = 20787 ; free virtual = 26995
Ending Netlist Obfuscation Task | Checksum: ed2c8cda

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2705.453 ; gain = 0.000 ; free physical = 20787 ; free virtual = 26995
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [runtcl-4] Executing : report_drc -file i2c_test_drc_opted.rpt -pb i2c_test_drc_opted.pb -rpx i2c_test_drc_opted.rpx
Command: report_drc -file i2c_test_drc_opted.rpt -pb i2c_test_drc_opted.pb -rpx i2c_test_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jb/fpga/soundfx/soundfx.runs/impl_1/i2c_test_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20779 ; free virtual = 26988
INFO: [Common 17-1381] The checkpoint '/home/jb/fpga/soundfx/soundfx.runs/impl_1/i2c_test_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20768 ; free virtual = 26976
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 75bd3c96

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20768 ; free virtual = 26976
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20768 ; free virtual = 26976

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8f0096c9

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20763 ; free virtual = 26971

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1725dddf8

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20763 ; free virtual = 26971

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1725dddf8

Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20763 ; free virtual = 26971
Phase 1 Placer Initialization | Checksum: 1725dddf8

Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20763 ; free virtual = 26971

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1870c101d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.3 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20746 ; free virtual = 26954

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: bb24de74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20746 ; free virtual = 26954

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: bb24de74

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20746 ; free virtual = 26954

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: c64a8c31

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.62 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20737 ; free virtual = 26945

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 1 net or LUT. Breaked 0 LUT, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20743 ; free virtual = 26951

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              1  |                     1  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              1  |                     1  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 104eba15d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20743 ; free virtual = 26951
Phase 2.4 Global Placement Core | Checksum: 1ae323552

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20743 ; free virtual = 26951
Phase 2 Global Placement | Checksum: 1ae323552

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.96 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20743 ; free virtual = 26951

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11290a041

Time (s): cpu = 00:00:04 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20743 ; free virtual = 26951

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 16e7dbf55

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20743 ; free virtual = 26951

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 169f56cf2

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20743 ; free virtual = 26951

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: fd9a9896

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20743 ; free virtual = 26951

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ded0cc2b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20743 ; free virtual = 26951

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 10bacf2f3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20743 ; free virtual = 26951

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 198079d57

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20743 ; free virtual = 26951
Phase 3 Detail Placement | Checksum: 198079d57

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20743 ; free virtual = 26951

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f675ddd7

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.601 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 15ec6ad62

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20743 ; free virtual = 26951
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 15ec6ad62

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20743 ; free virtual = 26951
Phase 4.1.1.1 BUFG Insertion | Checksum: f675ddd7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20743 ; free virtual = 26951

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=3.601. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b80d24b8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20743 ; free virtual = 26951

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20743 ; free virtual = 26951
Phase 4.1 Post Commit Optimization | Checksum: 1b80d24b8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20743 ; free virtual = 26951

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b80d24b8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20743 ; free virtual = 26951

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b80d24b8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20743 ; free virtual = 26951
Phase 4.3 Placer Reporting | Checksum: 1b80d24b8

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20743 ; free virtual = 26951

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20743 ; free virtual = 26951

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20743 ; free virtual = 26951
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1942c696c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20743 ; free virtual = 26951
Ending Placer Task | Checksum: c376a1d2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20743 ; free virtual = 26951
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file i2c_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20738 ; free virtual = 26946
INFO: [runtcl-4] Executing : report_utilization -file i2c_test_utilization_placed.rpt -pb i2c_test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file i2c_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20744 ; free virtual = 26952
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20748 ; free virtual = 26957
INFO: [Common 17-1381] The checkpoint '/home/jb/fpga/soundfx/soundfx.runs/impl_1/i2c_test_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20730 ; free virtual = 26939
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2793.496 ; gain = 0.000 ; free physical = 20727 ; free virtual = 26936
INFO: [Common 17-1381] The checkpoint '/home/jb/fpga/soundfx/soundfx.runs/impl_1/i2c_test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 2b06a832 ConstDB: 0 ShapeSum: 986ff9a0 RouteDB: 0
Post Restoration Checksum: NetGraph: 53bf7e56 | NumContArr: 120dec46 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 7ed7c049

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2877.957 ; gain = 77.980 ; free physical = 20583 ; free virtual = 26792

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 7ed7c049

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2877.957 ; gain = 77.980 ; free physical = 20583 ; free virtual = 26792

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 7ed7c049

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2877.957 ; gain = 77.980 ; free physical = 20583 ; free virtual = 26792
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: d83aebed

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2896.840 ; gain = 96.863 ; free physical = 20563 ; free virtual = 26772
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.478  | TNS=0.000  | WHS=-0.126 | THS=-1.622 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 152
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 152
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 12b136a9c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2896.840 ; gain = 96.863 ; free physical = 20562 ; free virtual = 26771

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 12b136a9c

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2896.840 ; gain = 96.863 ; free physical = 20562 ; free virtual = 26771
Phase 3 Initial Routing | Checksum: 22a7e2eb4

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2896.840 ; gain = 96.863 ; free physical = 20562 ; free virtual = 26771

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.099  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1ccc41377

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2896.840 ; gain = 96.863 ; free physical = 20562 ; free virtual = 26771
Phase 4 Rip-up And Reroute | Checksum: 1ccc41377

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2896.840 ; gain = 96.863 ; free physical = 20562 ; free virtual = 26771

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1357e1711

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2896.840 ; gain = 96.863 ; free physical = 20562 ; free virtual = 26771
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.271  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 1357e1711

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2896.840 ; gain = 96.863 ; free physical = 20562 ; free virtual = 26771

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1357e1711

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2896.840 ; gain = 96.863 ; free physical = 20562 ; free virtual = 26771
Phase 5 Delay and Skew Optimization | Checksum: 1357e1711

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2896.840 ; gain = 96.863 ; free physical = 20562 ; free virtual = 26771

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1db2e650e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2896.840 ; gain = 96.863 ; free physical = 20562 ; free virtual = 26771
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.271  | TNS=0.000  | WHS=0.175  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1331161cd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2896.840 ; gain = 96.863 ; free physical = 20562 ; free virtual = 26771
Phase 6 Post Hold Fix | Checksum: 1331161cd

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 2896.840 ; gain = 96.863 ; free physical = 20562 ; free virtual = 26771

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0762659 %
  Global Horizontal Routing Utilization  = 0.0174104 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1070153ed

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2896.840 ; gain = 96.863 ; free physical = 20562 ; free virtual = 26771

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1070153ed

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2896.840 ; gain = 96.863 ; free physical = 20562 ; free virtual = 26771

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d7a75031

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2896.840 ; gain = 96.863 ; free physical = 20562 ; free virtual = 26771

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=3.271  | TNS=0.000  | WHS=0.175  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1d7a75031

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2896.840 ; gain = 96.863 ; free physical = 20570 ; free virtual = 26779
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: afd00454

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2896.840 ; gain = 96.863 ; free physical = 20570 ; free virtual = 26779

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 2896.840 ; gain = 96.863 ; free physical = 20570 ; free virtual = 26779

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
90 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2896.840 ; gain = 103.344 ; free physical = 20570 ; free virtual = 26779
INFO: [runtcl-4] Executing : report_drc -file i2c_test_drc_routed.rpt -pb i2c_test_drc_routed.pb -rpx i2c_test_drc_routed.rpx
Command: report_drc -file i2c_test_drc_routed.rpt -pb i2c_test_drc_routed.pb -rpx i2c_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jb/fpga/soundfx/soundfx.runs/impl_1/i2c_test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file i2c_test_methodology_drc_routed.rpt -pb i2c_test_methodology_drc_routed.pb -rpx i2c_test_methodology_drc_routed.rpx
Command: report_methodology -file i2c_test_methodology_drc_routed.rpt -pb i2c_test_methodology_drc_routed.pb -rpx i2c_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/jb/fpga/soundfx/soundfx.runs/impl_1/i2c_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file i2c_test_power_routed.rpt -pb i2c_test_power_summary_routed.pb -rpx i2c_test_power_routed.rpx
Command: report_power -file i2c_test_power_routed.rpt -pb i2c_test_power_summary_routed.pb -rpx i2c_test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
100 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file i2c_test_route_status.rpt -pb i2c_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file i2c_test_timing_summary_routed.rpt -pb i2c_test_timing_summary_routed.pb -rpx i2c_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file i2c_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file i2c_test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file i2c_test_bus_skew_routed.rpt -pb i2c_test_bus_skew_routed.pb -rpx i2c_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3006.695 ; gain = 0.000 ; free physical = 20528 ; free virtual = 26739
INFO: [Common 17-1381] The checkpoint '/home/jb/fpga/soundfx/soundfx.runs/impl_1/i2c_test_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Thu Jul 13 17:00:26 2023...
