Saved contents of this file to system_log.14.5 during revup to EDK 14.6.

Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Tue Sep 03 20:42:09 2013
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang verilog -intstyle default   -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang verilog -intstyle default
-toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs 

Parse
F:/ZedBoard/xillinux-eval-zedboard-1.2/xillinux-eval-zedboard-1.2/system/system.
mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\ZedBoard\xillinux-eval-zedboard-1.2\xillinux-eval-zedboard-1.2\system\syst
   em.mhs line 112 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\ZedBoard\xillinux-eval-zedboard-1.2\xillinux-eval-zedboard-1.2\system\syst
   em.mhs line 112 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   F:\Xilinx\ISE\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   F:\Xilinx\ISE\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   F:\Xilinx\ISE\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   F:\Xilinx\ISE\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   F:\Xilinx\ISE\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x50000000-0x50000fff) xillybus_0	axi4lite_0
  (0x50001000-0x50001fff) xillyvga_0	axi4lite_0
  (0x50002000-0x50002fff) xillybus_lite_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 3 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 1 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: FCLK_RESET0_N, CONNECTOR:
   processing_system7_0_FCLK_RESET0_N - floating connection -
   F:\ZedBoard\xillinux-eval-zedboard-1.2\xillinux-eval-zedboard-1.2\system\syst
   em.mhs line 217 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   F:\Xilinx\ISE\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK0_BUF value to FALSE -
   F:\Xilinx\ISE\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 350 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   F:\Xilinx\ISE\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   F:\Xilinx\ISE\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   F:\Xilinx\ISE\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   F:\Xilinx\ISE\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_0.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:xillybus_lite INSTANCE:xillybus_lite_0 -
F:\ZedBoard\xillinux-eval-zedboard-1.2\xillinux-eval-zedboard-1.2\system\system.
mhs line 314 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
ERROR:EDK:4073 - INSTANCE: processing_system7_0, PORT: GPIO_I, CONNECTOR:
   processing_system7_0_GPIO_I - 56 bit-width connector assigned to 64 bit-width
   port -
   F:\ZedBoard\xillinux-eval-zedboard-1.2\xillinux-eval-zedboard-1.2\system\syst
   em.mhs line 112 
ERROR:EDK:4073 - INSTANCE: processing_system7_0, PORT: GPIO_O, CONNECTOR:
   processing_system7_0_GPIO_O - 56 bit-width connector assigned to 64 bit-width
   port -
   F:\ZedBoard\xillinux-eval-zedboard-1.2\xillinux-eval-zedboard-1.2\system\syst
   em.mhs line 112 
ERROR:EDK:4073 - INSTANCE: processing_system7_0, PORT: GPIO_T, CONNECTOR:
   processing_system7_0_GPIO_T - 56 bit-width connector assigned to 64 bit-width
   port -
   F:\ZedBoard\xillinux-eval-zedboard-1.2\xillinux-eval-zedboard-1.2\system\syst
   em.mhs line 112 
Completion time: 1.00 seconds
ERROR:EDK:440 - platgen failed with errors!
Done!

********************************************************************************
At Local date and time: Tue Sep 03 20:44:09 2013
 make -f system.make bits started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang verilog -intstyle default   -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang verilog -intstyle default
-toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs 

Parse
F:/ZedBoard/xillinux-eval-zedboard-1.2/xillinux-eval-zedboard-1.2/system/system.
mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\ZedBoard\xillinux-eval-zedboard-1.2\xillinux-eval-zedboard-1.2\system\syst
   em.mhs line 112 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\ZedBoard\xillinux-eval-zedboard-1.2\xillinux-eval-zedboard-1.2\system\syst
   em.mhs line 112 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   F:\Xilinx\ISE\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   F:\Xilinx\ISE\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   F:\Xilinx\ISE\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   F:\Xilinx\ISE\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   F:\Xilinx\ISE\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x50000000-0x50000fff) xillybus_0	axi4lite_0
  (0x50001000-0x50001fff) xillyvga_0	axi4lite_0
  (0x50002000-0x50002fff) xillybus_lite_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 3 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 1 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: FCLK_RESET0_N, CONNECTOR:
   processing_system7_0_FCLK_RESET0_N - floating connection -
   F:\ZedBoard\xillinux-eval-zedboard-1.2\xillinux-eval-zedboard-1.2\system\syst
   em.mhs line 217 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   F:\Xilinx\ISE\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK0_BUF value to FALSE -
   F:\Xilinx\ISE\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 350 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   F:\Xilinx\ISE\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   F:\Xilinx\ISE\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   F:\Xilinx\ISE\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   F:\Xilinx\ISE\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
Trying to terminate Process...
Done!

********************************************************************************
At Local date and time: Tue Sep 03 20:44:23 2013
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7z020clg484-1 -lang verilog -intstyle default   -toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7z020clg484-1 -lang verilog -intstyle default
-toplevel no -ti system_i -msg __xps/ise/xmsgprops.lst system.mhs 

Parse
F:/ZedBoard/xillinux-eval-zedboard-1.2/xillinux-eval-zedboard-1.2/system/system.
mhs ...

Read MPD definitions ...
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\ZedBoard\xillinux-eval-zedboard-1.2\xillinux-eval-zedboard-1.2\system\syst
   em.mhs line 112 
WARNING:EDK:4092 - IPNAME: processing_system7, INSTANCE: processing_system7_0 -
   Pre-Production version not verified on hardware for architecture 'zynq' -
   F:\ZedBoard\xillinux-eval-zedboard-1.2\xillinux-eval-zedboard-1.2\system\syst
   em.mhs line 112 

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   F:\Xilinx\ISE\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP1_HIGHADDR value to 0x1FFFFFFF -
   F:\Xilinx\ISE\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 304 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_S_AXI_HP3_HIGHADDR value to 0x1FFFFFFF -
   F:\Xilinx\ISE\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 312 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   F:\Xilinx\ISE\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to zynq -
   F:\Xilinx\ISE\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:1432 - Frequency for Top-Level Input Clock
   'processing_system7_0_PS_CLK' is not specified. Clock DRCs will not be
   performed for IPs connected to that clock port, unless they are connected
   through the clock generator IP. 


Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
INFO:EDK - INFO: DDR Base and High address in current configuration is
   0x00000000 and 0x1FFFFFFF respectively. 
INFO:EDK - INFO: You can modify the DDR address range accessed by Programmable
   Logic through the processing_system7 AXI slave interfaces. If MicroBlaze is a
   master on processing_system7 AXI slave interfaces, please use the top half of
   the address range (Base Address = 0x10000000; High Address = 0x1FFFFFFF). For
   all other master, any subset of the DDR address can be used. See Xilinx
   Answer 47167 for more information. 
Address Map for Processor processing_system7_0
  (0x50000000-0x50000fff) xillybus_0	axi4lite_0
  (0x50001000-0x50001fff) xillyvga_0	axi4lite_0
  (0x50002000-0x50002fff) xillybus_lite_0	axi4lite_0

Checking platform address map ...

Checking platform configuration ...
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 3 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_0 - 1 master(s) : 1
slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 1
slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: FCLK_RESET0_N, CONNECTOR:
   processing_system7_0_FCLK_RESET0_N - floating connection -
   F:\ZedBoard\xillinux-eval-zedboard-1.2\xillinux-eval-zedboard-1.2\system\syst
   em.mhs line 217 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   F:\Xilinx\ISE\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK0_BUF value to FALSE -
   F:\Xilinx\ISE\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 350 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK2_BUF value to FALSE -
   F:\Xilinx\ISE\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 352 
INFO:EDK:4130 - IPNAME: processing_system7, INSTANCE:processing_system7_0 - tcl
   is overriding PARAMETER C_FCLK_CLK3_BUF value to FALSE -
   F:\Xilinx\ISE\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\processing_syste
   m7_v4_03_a\data\processing_system7_v2_1_0.mpd line 353 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_0; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   F:\Xilinx\ISE\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = OFF for axi_interconnect axi_interconnect_1; no
DECERR checking will be performed.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 0 -
   F:\Xilinx\ISE\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect
   _v1_06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...
ZynqConfig: Terminated for tcl mode

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ZynqConfig: Terminated for tcl mode

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
ZynqConfig: Terminated for tcl mode
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_0.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...
IPNAME:xillybus_lite INSTANCE:xillybus_lite_0 -
F:\ZedBoard\xillinux-eval-zedboard-1.2\xillinux-eval-zedboard-1.2\system\system.
mhs line 314 - Copying (BBD-specified) netlist files.

Managing cache ...

Elaborating instances ...

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INSTANCE:axi4lite_0 -
F:\ZedBoard\xillinux-eval-zedboard-1.2\xillinux-eval-zedboard-1.2\system\system.
mhs line 104 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<F:/Xilinx/ISE/14.6/ISE_DS/EDK/zynq/data/zynq.acd> with local file
<F:/Xilinx/ISE/14.6/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:processing_system7_0 -
F:\ZedBoard\xillinux-eval-zedboard-1.2\xillinux-eval-zedboard-1.2\system\system.
mhs line 112 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<F:/Xilinx/ISE/14.6/ISE_DS/EDK/zynq/data/zynq.acd> with local file
<F:/Xilinx/ISE/14.6/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:xillybus_0 -
F:\ZedBoard\xillinux-eval-zedboard-1.2\xillinux-eval-zedboard-1.2\system\system.
mhs line 220 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<F:/Xilinx/ISE/14.6/ISE_DS/EDK/zynq/data/zynq.acd> with local file
<F:/Xilinx/ISE/14.6/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_interconnect_0 -
F:\ZedBoard\xillinux-eval-zedboard-1.2\xillinux-eval-zedboard-1.2\system\system.
mhs line 281 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<F:/Xilinx/ISE/14.6/ISE_DS/EDK/zynq/data/zynq.acd> with local file
<F:/Xilinx/ISE/14.6/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:xillyvga_0 -
F:\ZedBoard\xillinux-eval-zedboard-1.2\xillinux-eval-zedboard-1.2\system\system.
mhs line 288 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<F:/Xilinx/ISE/14.6/ISE_DS/EDK/zynq/data/zynq.acd> with local file
<F:/Xilinx/ISE/14.6/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:axi_interconnect_1 -
F:\ZedBoard\xillinux-eval-zedboard-1.2\xillinux-eval-zedboard-1.2\system\system.
mhs line 307 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<F:/Xilinx/ISE/14.6/ISE_DS/EDK/zynq/data/zynq.acd> with local file
<F:/Xilinx/ISE/14.6/ISE_DS/ISE/zynq/data/zynq.acd>
INSTANCE:xillybus_lite_0 -
F:\ZedBoard\xillinux-eval-zedboard-1.2\xillinux-eval-zedboard-1.2\system\system.
mhs line 314 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<F:/Xilinx/ISE/14.6/ISE_DS/EDK/zynq/data/zynq.acd> with local file
<F:/Xilinx/ISE/14.6/ISE_DS/ISE/zynq/data/zynq.acd>

Running NGCBUILD ...
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
F:\ZedBoard\xillinux-eval-zedboard-1.2\xillinux-eval-zedboard-1.2\system\system.
mhs line 104 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<F:/Xilinx/ISE/14.6/ISE_DS/EDK/zynq/data/zynq.acd> with local file
<F:/Xilinx/ISE/14.6/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: F:\Xilinx\ISE\14.6\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"F:/ZedBoard/xillinux-eval-zedboard-1.2/xillinux-eval-zedboard-1.2/system/implem
entation/axi4lite_0_wrapper/system_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  7 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_interconnect_0_wrapper INSTANCE:axi_interconnect_0 -
F:\ZedBoard\xillinux-eval-zedboard-1.2\xillinux-eval-zedboard-1.2\system\system.
mhs line 281 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<F:/Xilinx/ISE/14.6/ISE_DS/EDK/zynq/data/zynq.acd> with local file
<F:/Xilinx/ISE/14.6/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: F:\Xilinx\ISE\14.6\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_interconnect_0_wrapper.ngc
../system_axi_interconnect_0_wrapper

Reading NGO file
"F:/ZedBoard/xillinux-eval-zedboard-1.2/xillinux-eval-zedboard-1.2/system/implem
entation/axi_interconnect_0_wrapper/system_axi_interconnect_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  7 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_axi_interconnect_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_interconnect_1_wrapper INSTANCE:axi_interconnect_1 -
F:\ZedBoard\xillinux-eval-zedboard-1.2\xillinux-eval-zedboard-1.2\system\system.
mhs line 307 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<F:/Xilinx/ISE/14.6/ISE_DS/EDK/zynq/data/zynq.acd> with local file
<F:/Xilinx/ISE/14.6/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: F:\Xilinx\ISE\14.6\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_axi_interconnect_1_wrapper.ngc
../system_axi_interconnect_1_wrapper

Reading NGO file
"F:/ZedBoard/xillinux-eval-zedboard-1.2/xillinux-eval-zedboard-1.2/system/implem
entation/axi_interconnect_1_wrapper/system_axi_interconnect_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  6 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_axi_interconnect_1_wrapper.blc"...

NGCBUILD done.
IPNAME:system_xillybus_lite_0_wrapper INSTANCE:xillybus_lite_0 -
F:\ZedBoard\xillinux-eval-zedboard-1.2\xillinux-eval-zedboard-1.2\system\system.
mhs line 314 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<F:/Xilinx/ISE/14.6/ISE_DS/EDK/zynq/data/zynq.acd> with local file
<F:/Xilinx/ISE/14.6/ISE_DS/ISE/zynq/data/zynq.acd>

Command Line: F:\Xilinx\ISE\14.6\ISE_DS\ISE\bin\nt\unwrapped\ngcbuild.exe -p
xc7z020clg484-1 -intstyle silent -i -sd .. system_xillybus_lite_0_wrapper.ngc
../system_xillybus_lite_0_wrapper

Reading NGO file
"F:/ZedBoard/xillinux-eval-zedboard-1.2/xillinux-eval-zedboard-1.2/system/implem
entation/xillybus_lite_0_wrapper/system_xillybus_lite_0_wrapper.ngc" ...
Loading design module
"F:\ZedBoard\xillinux-eval-zedboard-1.2\xillinux-eval-zedboard-1.2\system\implem
entation\xillybus_lite_0_wrapper/xillybus_lite.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_xillybus_lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  7 sec
Total CPU time to NGCBUILD completion:   6 sec

Writing NGCBUILD log file "../system_xillybus_lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 180.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<F:/Xilinx/ISE/14.6/ISE_DS/EDK/zynq/data/zynq.acd> with local file
<F:/Xilinx/ISE/14.6/ISE_DS/ISE/zynq/data/zynq.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	F:\ZedBoard\xillinux-eval-zedboard-1.2\xillinux-eval-zedboard-1.2\system\etc\system.filters
Done writing Tab View settings to:
	F:\ZedBoard\xillinux-eval-zedboard-1.2\xillinux-eval-zedboard-1.2\system\etc\system.gui
