-- VHDL Entity riscvio_lib.riscvio.symbol
--
-- Created:
--          by - rbnlux.ckoehler (pc037)
--          at - 16:18:03 04/24/24
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2021.1 Built on 14 Jan 2021 at 15:11:42
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;

ENTITY riscvio IS
   PORT( 
      clk   : IN     std_logic;
      res_n : IN     std_logic
   );

-- Declarations

END riscvio ;

