<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.2"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Signal Analyzer: D:/CUBoulder/MESA/ECEN5803-Project-2-SpectrumAnalyzer/Module_4/Keil/spectrum_analyzer_m4/mbed/TARGET_NUCLEO_F401RE/TOOLCHAIN_ARM_STD/stm32f4xx_ll_spi.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Signal Analyzer
   </div>
   <div id="projectbrief">STM32 based Singal Analyzer</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.2 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_b2662bcbaea5cc917d33d3e564bb749a.html">spectrum_analyzer_m4</a></li><li class="navelem"><a class="el" href="dir_997470131ef3eb9fb3842a3927449d16.html">mbed</a></li><li class="navelem"><a class="el" href="dir_a7e1c050fcd4cb6ff71ea899316514cc.html">TARGET_NUCLEO_F401RE</a></li><li class="navelem"><a class="el" href="dir_c45c137258b8d5e5cf57648b3bab2ecb.html">TOOLCHAIN_ARM_STD</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">stm32f4xx_ll_spi.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Header file of SPI LL module.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="stm32f4xx_8h_source.html">stm32f4xx.h</a>&quot;</code><br />
</div>
<p><a href="stm32f4xx__ll__spi_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaa7131b17ede5c41f40ad45813f70b7d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___g_e_t___f_l_a_g.html#gaa7131b17ede5c41f40ad45813f70b7d7">LL_SPI_SR_RXNE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga40e14de547aa06864abcd4b0422d8b48">SPI_SR_RXNE</a></td></tr>
<tr class="separator:gaa7131b17ede5c41f40ad45813f70b7d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga073874f7b5bbd15daecf2a606e1bff7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___g_e_t___f_l_a_g.html#ga073874f7b5bbd15daecf2a606e1bff7d">LL_SPI_SR_TXE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd5d21816947fcb25ccae7d3bf8eb2c">SPI_SR_TXE</a></td></tr>
<tr class="separator:ga073874f7b5bbd15daecf2a606e1bff7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab16ce234e0043e787750b62c9c04fb5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___g_e_t___f_l_a_g.html#gab16ce234e0043e787750b62c9c04fb5b">LL_SPI_SR_BSY</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa3498df67729ae048dc5f315ef7c16bf">SPI_SR_BSY</a></td></tr>
<tr class="separator:gab16ce234e0043e787750b62c9c04fb5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac15427bbda8344d5961ef534e53f3486"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___g_e_t___f_l_a_g.html#gac15427bbda8344d5961ef534e53f3486">LL_SPI_SR_CRCERR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga69e543fa9584fd636032a3ee735f750b">SPI_SR_CRCERR</a></td></tr>
<tr class="separator:gac15427bbda8344d5961ef534e53f3486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15ee8c71dfc24d5040db0ae41b1373ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___g_e_t___f_l_a_g.html#ga15ee8c71dfc24d5040db0ae41b1373ea">LL_SPI_SR_MODF</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gabaa043349833dc7b8138969c64f63adf">SPI_SR_MODF</a></td></tr>
<tr class="separator:ga15ee8c71dfc24d5040db0ae41b1373ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a8b80f112bd2151155f749d539de126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___g_e_t___f_l_a_g.html#ga9a8b80f112bd2151155f749d539de126">LL_SPI_SR_OVR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa8d902302c5eb81ce4a57029de281232">SPI_SR_OVR</a></td></tr>
<tr class="separator:ga9a8b80f112bd2151155f749d539de126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad41b49fb063a548a73e2424d58234313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___g_e_t___f_l_a_g.html#gad41b49fb063a548a73e2424d58234313">LL_SPI_SR_FRE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gace2c7cac9431231663af42e6f5aabce6">SPI_SR_FRE</a></td></tr>
<tr class="separator:gad41b49fb063a548a73e2424d58234313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1a2fb8690ae11bfe53e86a30635be565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___i_t.html#ga1a2fb8690ae11bfe53e86a30635be565">LL_SPI_CR2_RXNEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaa7d4c37fbbcced7f2a0421e6ffd103ea">SPI_CR2_RXNEIE</a></td></tr>
<tr class="separator:ga1a2fb8690ae11bfe53e86a30635be565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf71f4b58dab0c3dd62b63da9ba35d881"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___i_t.html#gaf71f4b58dab0c3dd62b63da9ba35d881">LL_SPI_CR2_TXEIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga23f683a1252ccaf625cae1a978989b2c">SPI_CR2_TXEIE</a></td></tr>
<tr class="separator:gaf71f4b58dab0c3dd62b63da9ba35d881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga632eb7bff99f7f914587bc64c0ed6599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___i_t.html#ga632eb7bff99f7f914587bc64c0ed6599">LL_SPI_CR2_ERRIE</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#gaf18705567de7ab52a62e5ef3ba27418b">SPI_CR2_ERRIE</a></td></tr>
<tr class="separator:ga632eb7bff99f7f914587bc64c0ed6599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacae9e52c17a514c98ad870b0037e72eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___m_o_d_e.html#gacae9e52c17a514c98ad870b0037e72eb">LL_SPI_MODE_MASTER</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5b3b6ae107fc37bf18e14506298d7a55">SPI_CR1_MSTR</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga5f154374b58c0234f82ea326cb303a1e">SPI_CR1_SSI</a>)</td></tr>
<tr class="separator:gacae9e52c17a514c98ad870b0037e72eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf90928e0a3915633dc3b6ffbd680f615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___m_o_d_e.html#gaf90928e0a3915633dc3b6ffbd680f615">LL_SPI_MODE_SLAVE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaf90928e0a3915633dc3b6ffbd680f615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ea6ee43ed428f96f381a8805ccee2c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___p_r_o_t_o_c_o_l.html#ga8ea6ee43ed428f96f381a8805ccee2c6">LL_SPI_PROTOCOL_MOTOROLA</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga8ea6ee43ed428f96f381a8805ccee2c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4006732200e32f1b6ac538a7cc19deed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___p_r_o_t_o_c_o_l.html#ga4006732200e32f1b6ac538a7cc19deed">LL_SPI_PROTOCOL_TI</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga09e3f41fa2150831afaac191046087f2">SPI_CR2_FRF</a>)</td></tr>
<tr class="separator:ga4006732200e32f1b6ac538a7cc19deed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga265a820d832f8cba91cb1546df35e28f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___p_h_a_s_e.html#ga265a820d832f8cba91cb1546df35e28f">LL_SPI_PHASE_1EDGE</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga265a820d832f8cba91cb1546df35e28f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5028f076206efe5cdba246f0403d45f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___p_h_a_s_e.html#gad5028f076206efe5cdba246f0403d45f">LL_SPI_PHASE_2EDGE</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga97602d8ded14bbd2c1deadaf308755a3">SPI_CR1_CPHA</a>)</td></tr>
<tr class="separator:gad5028f076206efe5cdba246f0403d45f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad11b2359beccba79d4b0ddd097ad4ce4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___p_o_l_a_r_i_t_y.html#gad11b2359beccba79d4b0ddd097ad4ce4">LL_SPI_POLARITY_LOW</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gad11b2359beccba79d4b0ddd097ad4ce4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga060728a47a2668f77904106e6ad4f9d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___p_o_l_a_r_i_t_y.html#ga060728a47a2668f77904106e6ad4f9d2">LL_SPI_POLARITY_HIGH</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2616a10f5118cdc68fbdf0582481e124">SPI_CR1_CPOL</a>)</td></tr>
<tr class="separator:ga060728a47a2668f77904106e6ad4f9d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f057b13964a3a7554c707f17084405e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___b_a_u_d_r_a_t_e_p_r_e_s_c_a_l_e_r.html#ga9f057b13964a3a7554c707f17084405e">LL_SPI_BAUDRATEPRESCALER_DIV2</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga9f057b13964a3a7554c707f17084405e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga680cc0ec61c8d934ed07a3e6d5bc55bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___b_a_u_d_r_a_t_e_p_r_e_s_c_a_l_e_r.html#ga680cc0ec61c8d934ed07a3e6d5bc55bc">LL_SPI_BAUDRATEPRESCALER_DIV4</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321">SPI_CR1_BR_0</a>)</td></tr>
<tr class="separator:ga680cc0ec61c8d934ed07a3e6d5bc55bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga752d16fd89322b33c92b8eae88b7006c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___b_a_u_d_r_a_t_e_p_r_e_s_c_a_l_e_r.html#ga752d16fd89322b33c92b8eae88b7006c">LL_SPI_BAUDRATEPRESCALER_DIV8</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46">SPI_CR1_BR_1</a>)</td></tr>
<tr class="separator:ga752d16fd89322b33c92b8eae88b7006c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga632dd10c638d8b32be961cb2a91e95e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___b_a_u_d_r_a_t_e_p_r_e_s_c_a_l_e_r.html#ga632dd10c638d8b32be961cb2a91e95e4">LL_SPI_BAUDRATEPRESCALER_DIV16</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46">SPI_CR1_BR_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321">SPI_CR1_BR_0</a>)</td></tr>
<tr class="separator:ga632dd10c638d8b32be961cb2a91e95e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32cf510a09845e549393cd8e209d8b40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___b_a_u_d_r_a_t_e_p_r_e_s_c_a_l_e_r.html#ga32cf510a09845e549393cd8e209d8b40">LL_SPI_BAUDRATEPRESCALER_DIV32</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622">SPI_CR1_BR_2</a>)</td></tr>
<tr class="separator:ga32cf510a09845e549393cd8e209d8b40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae798daca26e8b2990375a60c515ce93c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___b_a_u_d_r_a_t_e_p_r_e_s_c_a_l_e_r.html#gae798daca26e8b2990375a60c515ce93c">LL_SPI_BAUDRATEPRESCALER_DIV64</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622">SPI_CR1_BR_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321">SPI_CR1_BR_0</a>)</td></tr>
<tr class="separator:gae798daca26e8b2990375a60c515ce93c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00588ee26dac8631678bd9029a31e0fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___b_a_u_d_r_a_t_e_p_r_e_s_c_a_l_e_r.html#ga00588ee26dac8631678bd9029a31e0fa">LL_SPI_BAUDRATEPRESCALER_DIV128</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622">SPI_CR1_BR_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46">SPI_CR1_BR_1</a>)</td></tr>
<tr class="separator:ga00588ee26dac8631678bd9029a31e0fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8960c4d3275d4c2ede94519b251fb6ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___b_a_u_d_r_a_t_e_p_r_e_s_c_a_l_e_r.html#ga8960c4d3275d4c2ede94519b251fb6ae">LL_SPI_BAUDRATEPRESCALER_DIV256</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga28b823d564e9d90150bcc6744b4ed622">SPI_CR1_BR_2</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga45e93d18c8966964ed1926d5ca87ef46">SPI_CR1_BR_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa364b123cf797044094cc229330ce321">SPI_CR1_BR_0</a>)</td></tr>
<tr class="separator:ga8960c4d3275d4c2ede94519b251fb6ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43084e0a2f8c6607efc7f37ed4fc2efc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___b_i_t___o_r_d_e_r.html#ga43084e0a2f8c6607efc7f37ed4fc2efc">LL_SPI_LSB_FIRST</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gab929e9d5ddbb66f229c501ab18d0e6e8">SPI_CR1_LSBFIRST</a>)</td></tr>
<tr class="separator:ga43084e0a2f8c6607efc7f37ed4fc2efc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51d647bdfa7afeda7d9d85fe14898d4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___b_i_t___o_r_d_e_r.html#ga51d647bdfa7afeda7d9d85fe14898d4f">LL_SPI_MSB_FIRST</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga51d647bdfa7afeda7d9d85fe14898d4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42c3125666248ac6228bf8376f221d98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___t_r_a_n_s_f_e_r___m_o_d_e.html#ga42c3125666248ac6228bf8376f221d98">LL_SPI_FULL_DUPLEX</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga42c3125666248ac6228bf8376f221d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17e800c3b244f6d124dff3189d9e0056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___t_r_a_n_s_f_e_r___m_o_d_e.html#ga17e800c3b244f6d124dff3189d9e0056">LL_SPI_SIMPLEX_RX</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9ffecf774b84a8cdc11ab1f931791883">SPI_CR1_RXONLY</a>)</td></tr>
<tr class="separator:ga17e800c3b244f6d124dff3189d9e0056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccd249ee5fd5a7d95114ad7c60d3a523"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___t_r_a_n_s_f_e_r___m_o_d_e.html#gaccd249ee5fd5a7d95114ad7c60d3a523">LL_SPI_HALF_DUPLEX_RX</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e">SPI_CR1_BIDIMODE</a>)</td></tr>
<tr class="separator:gaccd249ee5fd5a7d95114ad7c60d3a523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga53cdf09bf1730f23a823ff074f002502"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___t_r_a_n_s_f_e_r___m_o_d_e.html#ga53cdf09bf1730f23a823ff074f002502">LL_SPI_HALF_DUPLEX_TX</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga43608d3c2959fc9ca64398d61cbf484e">SPI_CR1_BIDIMODE</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga378953916b7701bd49f063c0366b703f">SPI_CR1_BIDIOE</a>)</td></tr>
<tr class="separator:ga53cdf09bf1730f23a823ff074f002502"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf85c5215869983067079af6b3432706"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___n_s_s___m_o_d_e.html#gadf85c5215869983067079af6b3432706">LL_SPI_NSS_SOFT</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga0e236047e05106cf1ba7929766311382">SPI_CR1_SSM</a>)</td></tr>
<tr class="separator:gadf85c5215869983067079af6b3432706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga998262e86e5dd135f2100b4f0fe4b772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___n_s_s___m_o_d_e.html#ga998262e86e5dd135f2100b4f0fe4b772">LL_SPI_NSS_HARD_INPUT</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga998262e86e5dd135f2100b4f0fe4b772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad36cbc28e15102d1d4c41136193daa05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___n_s_s___m_o_d_e.html#gad36cbc28e15102d1d4c41136193daa05">LL_SPI_NSS_HARD_OUTPUT</a>&#160;&#160;&#160;(((uint32_t)<a class="el" href="group___peripheral___registers___bits___definition.html#gae94612b95395eff626f5f3d7d28352dd">SPI_CR2_SSOE</a> &lt;&lt; 16U))</td></tr>
<tr class="separator:gad36cbc28e15102d1d4c41136193daa05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72e4825798cf3164c74613e0da5a5070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___d_a_t_a_w_i_d_t_h.html#ga72e4825798cf3164c74613e0da5a5070">LL_SPI_DATAWIDTH_8BIT</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga72e4825798cf3164c74613e0da5a5070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ffdee99dc0a4494856474a9c7fdc4d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___d_a_t_a_w_i_d_t_h.html#ga9ffdee99dc0a4494856474a9c7fdc4d7">LL_SPI_DATAWIDTH_16BIT</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga3ffabea0de695a19198d906bf6a1d9fd">SPI_CR1_DFF</a>)</td></tr>
<tr class="separator:ga9ffdee99dc0a4494856474a9c7fdc4d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7fa1ba6f1651a890f7113cf0f46245d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_m___w_r_i_t_e___r_e_a_d.html#gab7fa1ba6f1651a890f7113cf0f46245d">LL_SPI_WriteReg</a>(__INSTANCE__,  __REG__,  __VALUE__)&#160;&#160;&#160;WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</td></tr>
<tr class="memdesc:gab7fa1ba6f1651a890f7113cf0f46245d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a value in SPI register.  <a href="group___s_p_i___l_l___e_m___w_r_i_t_e___r_e_a_d.html#gab7fa1ba6f1651a890f7113cf0f46245d">More...</a><br /></td></tr>
<tr class="separator:gab7fa1ba6f1651a890f7113cf0f46245d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac296316c695a9cb7bda47474610feb53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_m___w_r_i_t_e___r_e_a_d.html#gac296316c695a9cb7bda47474610feb53">LL_SPI_ReadReg</a>(__INSTANCE__,  __REG__)&#160;&#160;&#160;READ_REG(__INSTANCE__-&gt;__REG__)</td></tr>
<tr class="memdesc:gac296316c695a9cb7bda47474610feb53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a value in SPI register.  <a href="group___s_p_i___l_l___e_m___w_r_i_t_e___r_e_a_d.html#gac296316c695a9cb7bda47474610feb53">More...</a><br /></td></tr>
<tr class="separator:gac296316c695a9cb7bda47474610feb53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a9f78419ed48966d0244ec700649ef7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_c___g_e_t___f_l_a_g.html#ga0a9f78419ed48966d0244ec700649ef7">LL_I2S_SR_RXNE</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___l_l___e_c___g_e_t___f_l_a_g.html#gaa7131b17ede5c41f40ad45813f70b7d7">LL_SPI_SR_RXNE</a></td></tr>
<tr class="separator:ga0a9f78419ed48966d0244ec700649ef7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e49a59bc15ff2bd5ac15384ff2de56b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_c___g_e_t___f_l_a_g.html#ga1e49a59bc15ff2bd5ac15384ff2de56b">LL_I2S_SR_TXE</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___l_l___e_c___g_e_t___f_l_a_g.html#ga073874f7b5bbd15daecf2a606e1bff7d">LL_SPI_SR_TXE</a></td></tr>
<tr class="separator:ga1e49a59bc15ff2bd5ac15384ff2de56b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8fb99a27d63c004523420674226f145"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_c___g_e_t___f_l_a_g.html#gae8fb99a27d63c004523420674226f145">LL_I2S_SR_BSY</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___l_l___e_c___g_e_t___f_l_a_g.html#gab16ce234e0043e787750b62c9c04fb5b">LL_SPI_SR_BSY</a></td></tr>
<tr class="separator:gae8fb99a27d63c004523420674226f145"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a70f5a4aafe247d880df473e6896abe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_c___g_e_t___f_l_a_g.html#ga3a70f5a4aafe247d880df473e6896abe">LL_I2S_SR_UDR</a>&#160;&#160;&#160;<a class="el" href="group___peripheral___registers___bits___definition.html#ga13d3292e963499c0e9a36869909229e6">SPI_SR_UDR</a></td></tr>
<tr class="separator:ga3a70f5a4aafe247d880df473e6896abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fde22b19a9d5d52cac00605a57115ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_c___g_e_t___f_l_a_g.html#ga2fde22b19a9d5d52cac00605a57115ff">LL_I2S_SR_OVR</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___l_l___e_c___g_e_t___f_l_a_g.html#ga9a8b80f112bd2151155f749d539de126">LL_SPI_SR_OVR</a></td></tr>
<tr class="separator:ga2fde22b19a9d5d52cac00605a57115ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ba4bdf3fb2ed705f8e913e9b4c343e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_c___g_e_t___f_l_a_g.html#ga2ba4bdf3fb2ed705f8e913e9b4c343e5">LL_I2S_SR_FRE</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___l_l___e_c___g_e_t___f_l_a_g.html#gad41b49fb063a548a73e2424d58234313">LL_SPI_SR_FRE</a></td></tr>
<tr class="separator:ga2ba4bdf3fb2ed705f8e913e9b4c343e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade4862605585071bbcb61fb34dd64254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___i_t.html#gade4862605585071bbcb61fb34dd64254">LL_I2S_CR2_RXNEIE</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___l_l___e_c___i_t.html#ga1a2fb8690ae11bfe53e86a30635be565">LL_SPI_CR2_RXNEIE</a></td></tr>
<tr class="separator:gade4862605585071bbcb61fb34dd64254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e37edd35fa9197aa8be75b784506546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___i_t.html#ga8e37edd35fa9197aa8be75b784506546">LL_I2S_CR2_TXEIE</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___l_l___e_c___i_t.html#gaf71f4b58dab0c3dd62b63da9ba35d881">LL_SPI_CR2_TXEIE</a></td></tr>
<tr class="separator:ga8e37edd35fa9197aa8be75b784506546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b7a43d7e6d0e868093295a6bfae0b7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_c___i_t.html#ga3b7a43d7e6d0e868093295a6bfae0b7b">LL_I2S_CR2_ERRIE</a>&#160;&#160;&#160;<a class="el" href="group___s_p_i___l_l___e_c___i_t.html#ga632eb7bff99f7f914587bc64c0ed6599">LL_SPI_CR2_ERRIE</a></td></tr>
<tr class="separator:ga3b7a43d7e6d0e868093295a6bfae0b7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d2aadc932cb7bdd1e7aa89124d2a3a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_c___d_a_t_a___f_o_r_m_a_t.html#ga2d2aadc932cb7bdd1e7aa89124d2a3a8">LL_I2S_DATAFORMAT_16B</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga2d2aadc932cb7bdd1e7aa89124d2a3a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7b04eaae3a145a66d2c609a2a1e14a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_c___d_a_t_a___f_o_r_m_a_t.html#gac7b04eaae3a145a66d2c609a2a1e14a2">LL_I2S_DATAFORMAT_16B_EXTENDED</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f">SPI_I2SCFGR_CHLEN</a>)</td></tr>
<tr class="separator:gac7b04eaae3a145a66d2c609a2a1e14a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae964d562c0c899b205baffbd9607c2a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_c___d_a_t_a___f_o_r_m_a_t.html#gae964d562c0c899b205baffbd9607c2a6">LL_I2S_DATAFORMAT_24B</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f">SPI_I2SCFGR_CHLEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gaa20ad624085d2e533eea3662cb03d8fa">SPI_I2SCFGR_DATLEN_0</a>)</td></tr>
<tr class="separator:gae964d562c0c899b205baffbd9607c2a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9dfed21c86dc7adfcaf0a410c1e6f77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_c___d_a_t_a___f_o_r_m_a_t.html#gab9dfed21c86dc7adfcaf0a410c1e6f77">LL_I2S_DATAFORMAT_32B</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9c362b3d703698a7891f032f6b29056f">SPI_I2SCFGR_CHLEN</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#gadf6e940d195fa1633cb1b23414f00412">SPI_I2SCFGR_DATLEN_1</a>)</td></tr>
<tr class="separator:gab9dfed21c86dc7adfcaf0a410c1e6f77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa906bb5f97e1fd495d02fd711dcd69ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_c___p_o_l_a_r_i_t_y.html#gaa906bb5f97e1fd495d02fd711dcd69ed">LL_I2S_POLARITY_LOW</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gaa906bb5f97e1fd495d02fd711dcd69ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad699a4d9a768f67ee4290983c2ba08fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_c___p_o_l_a_r_i_t_y.html#gad699a4d9a768f67ee4290983c2ba08fb">LL_I2S_POLARITY_HIGH</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c5be1f1c8b4689643e04cd5034e7f5f">SPI_I2SCFGR_CKPOL</a>)</td></tr>
<tr class="separator:gad699a4d9a768f67ee4290983c2ba08fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae844f3f2a2b3e0422a9bc9927b41df61"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_c___s_t_a_n_d_a_r_d.html#gae844f3f2a2b3e0422a9bc9927b41df61">LL_I2S_STANDARD_PHILIPS</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:gae844f3f2a2b3e0422a9bc9927b41df61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c452a03a440c391364a251ecc7ac452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_c___s_t_a_n_d_a_r_d.html#ga5c452a03a440c391364a251ecc7ac452">LL_I2S_STANDARD_MSB</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gafeba0a45703463dfe05334364bdacbe8">SPI_I2SCFGR_I2SSTD_0</a>)</td></tr>
<tr class="separator:ga5c452a03a440c391364a251ecc7ac452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga69f4a8eb8e5af60ab69eeeee0112eb1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_c___s_t_a_n_d_a_r_d.html#ga69f4a8eb8e5af60ab69eeeee0112eb1f">LL_I2S_STANDARD_LSB</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga0142a3667f59bce9bae80d31e88a124a">SPI_I2SCFGR_I2SSTD_1</a>)</td></tr>
<tr class="separator:ga69f4a8eb8e5af60ab69eeeee0112eb1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd152a094f6575003ff3b3ab89bef347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_c___s_t_a_n_d_a_r_d.html#gacd152a094f6575003ff3b3ab89bef347">LL_I2S_STANDARD_PCM_SHORT</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gafeba0a45703463dfe05334364bdacbe8">SPI_I2SCFGR_I2SSTD_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga0142a3667f59bce9bae80d31e88a124a">SPI_I2SCFGR_I2SSTD_1</a>)</td></tr>
<tr class="separator:gacd152a094f6575003ff3b3ab89bef347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaada5095f3babdec404879c210cfe20d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_c___s_t_a_n_d_a_r_d.html#gaada5095f3babdec404879c210cfe20d2">LL_I2S_STANDARD_PCM_LONG</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#gafeba0a45703463dfe05334364bdacbe8">SPI_I2SCFGR_I2SSTD_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga0142a3667f59bce9bae80d31e88a124a">SPI_I2SCFGR_I2SSTD_1</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga66a29efc32a31f903e89b7ddcd20857b">SPI_I2SCFGR_PCMSYNC</a>)</td></tr>
<tr class="separator:gaada5095f3babdec404879c210cfe20d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1447854f0a163b7b1262bfeced786dc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_c___m_o_d_e.html#ga1447854f0a163b7b1262bfeced786dc9">LL_I2S_MODE_SLAVE_TX</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga1447854f0a163b7b1262bfeced786dc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8bc3c48142a62af03290614d643856f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_c___m_o_d_e.html#gab8bc3c48142a62af03290614d643856f">LL_I2S_MODE_SLAVE_RX</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga421c94680ee8a2583419e2b0c89e995e">SPI_I2SCFGR_I2SCFG_0</a>)</td></tr>
<tr class="separator:gab8bc3c48142a62af03290614d643856f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga651f8cdb84593b72c8b22f08e5da4c2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_c___m_o_d_e.html#ga651f8cdb84593b72c8b22f08e5da4c2d">LL_I2S_MODE_MASTER_TX</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga80c398b9e79fcc61a497f9d7dd910352">SPI_I2SCFGR_I2SCFG_1</a>)</td></tr>
<tr class="separator:ga651f8cdb84593b72c8b22f08e5da4c2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0513a4a57676c0aa75f0f1bae36fe262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_c___m_o_d_e.html#ga0513a4a57676c0aa75f0f1bae36fe262">LL_I2S_MODE_MASTER_RX</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga421c94680ee8a2583419e2b0c89e995e">SPI_I2SCFGR_I2SCFG_0</a> | <a class="el" href="group___peripheral___registers___bits___definition.html#ga80c398b9e79fcc61a497f9d7dd910352">SPI_I2SCFGR_I2SCFG_1</a>)</td></tr>
<tr class="separator:ga0513a4a57676c0aa75f0f1bae36fe262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87ec19d57b8402b4b51d63c6adfcfc4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_c___p_r_e_s_c_a_l_e_r___f_a_c_t_o_r.html#ga87ec19d57b8402b4b51d63c6adfcfc4e">LL_I2S_PRESCALER_PARITY_EVEN</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="separator:ga87ec19d57b8402b4b51d63c6adfcfc4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf070ba4ae1728c8568cd3cdc6860bae6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_c___p_r_e_s_c_a_l_e_r___f_a_c_t_o_r.html#gaf070ba4ae1728c8568cd3cdc6860bae6">LL_I2S_PRESCALER_PARITY_ODD</a>&#160;&#160;&#160;(<a class="el" href="group___peripheral___registers___bits___definition.html#ga3d6d4136a5ae12f9bd5940324282355a">SPI_I2SPR_ODD</a> &gt;&gt; 8U)</td></tr>
<tr class="separator:gaf070ba4ae1728c8568cd3cdc6860bae6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ce83cd562e766f40cf002da7cedf2a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_m___w_r_i_t_e___r_e_a_d.html#ga9ce83cd562e766f40cf002da7cedf2a3">LL_I2S_WriteReg</a>(__INSTANCE__,  __REG__,  __VALUE__)&#160;&#160;&#160;WRITE_REG(__INSTANCE__-&gt;__REG__, (__VALUE__))</td></tr>
<tr class="memdesc:ga9ce83cd562e766f40cf002da7cedf2a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write a value in I2S register.  <a href="group___i2_s___l_l___e_m___w_r_i_t_e___r_e_a_d.html#ga9ce83cd562e766f40cf002da7cedf2a3">More...</a><br /></td></tr>
<tr class="separator:ga9ce83cd562e766f40cf002da7cedf2a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga96671c930e8de354a1c920faf677bceb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_m___w_r_i_t_e___r_e_a_d.html#ga96671c930e8de354a1c920faf677bceb">LL_I2S_ReadReg</a>(__INSTANCE__,  __REG__)&#160;&#160;&#160;READ_REG(__INSTANCE__-&gt;__REG__)</td></tr>
<tr class="memdesc:ga96671c930e8de354a1c920faf677bceb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a value in I2S register.  <a href="group___i2_s___l_l___e_m___w_r_i_t_e___r_e_a_d.html#ga96671c930e8de354a1c920faf677bceb">More...</a><br /></td></tr>
<tr class="separator:ga96671c930e8de354a1c920faf677bceb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga12dac1ce87b35a40b9ae945e5a6d00d5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___configuration.html#ga12dac1ce87b35a40b9ae945e5a6d00d5">LL_SPI_Enable</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga12dac1ce87b35a40b9ae945e5a6d00d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable SPI peripheral @rmtoll CR1 SPE LL_SPI_Enable.  <a href="group___s_p_i___l_l___e_f___configuration.html#ga12dac1ce87b35a40b9ae945e5a6d00d5">More...</a><br /></td></tr>
<tr class="separator:ga12dac1ce87b35a40b9ae945e5a6d00d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ee51dd1d2c210846589b90715bc05a2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___configuration.html#ga9ee51dd1d2c210846589b90715bc05a2">LL_SPI_Disable</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga9ee51dd1d2c210846589b90715bc05a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable SPI peripheral.  <a href="group___s_p_i___l_l___e_f___configuration.html#ga9ee51dd1d2c210846589b90715bc05a2">More...</a><br /></td></tr>
<tr class="separator:ga9ee51dd1d2c210846589b90715bc05a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb4da6ed8329153144c93089b3a42358"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___configuration.html#gabb4da6ed8329153144c93089b3a42358">LL_SPI_IsEnabled</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:gabb4da6ed8329153144c93089b3a42358"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if SPI peripheral is enabled @rmtoll CR1 SPE LL_SPI_IsEnabled.  <a href="group___s_p_i___l_l___e_f___configuration.html#gabb4da6ed8329153144c93089b3a42358">More...</a><br /></td></tr>
<tr class="separator:gabb4da6ed8329153144c93089b3a42358"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6999ba218643233512daa47b797726f7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___configuration.html#ga6999ba218643233512daa47b797726f7">LL_SPI_SetMode</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint32_t Mode)</td></tr>
<tr class="memdesc:ga6999ba218643233512daa47b797726f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set SPI operation mode to Master or Slave.  <a href="group___s_p_i___l_l___e_f___configuration.html#ga6999ba218643233512daa47b797726f7">More...</a><br /></td></tr>
<tr class="separator:ga6999ba218643233512daa47b797726f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1da9ba6cabff0c04cf2017b28922dc45"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___configuration.html#ga1da9ba6cabff0c04cf2017b28922dc45">LL_SPI_GetMode</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga1da9ba6cabff0c04cf2017b28922dc45"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get SPI operation mode (Master or Slave) @rmtoll CR1 MSTR LL_SPI_GetMode<br  />
 CR1 SSI LL_SPI_GetMode.  <a href="group___s_p_i___l_l___e_f___configuration.html#ga1da9ba6cabff0c04cf2017b28922dc45">More...</a><br /></td></tr>
<tr class="separator:ga1da9ba6cabff0c04cf2017b28922dc45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4d2c80f24d6bb925017ac71e1a96bc8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___configuration.html#gaf4d2c80f24d6bb925017ac71e1a96bc8">LL_SPI_SetStandard</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint32_t Standard)</td></tr>
<tr class="memdesc:gaf4d2c80f24d6bb925017ac71e1a96bc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set serial protocol used.  <a href="group___s_p_i___l_l___e_f___configuration.html#gaf4d2c80f24d6bb925017ac71e1a96bc8">More...</a><br /></td></tr>
<tr class="separator:gaf4d2c80f24d6bb925017ac71e1a96bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad46f75a814c70deebb340303dbcd0227"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___configuration.html#gad46f75a814c70deebb340303dbcd0227">LL_SPI_GetStandard</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:gad46f75a814c70deebb340303dbcd0227"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get serial protocol used @rmtoll CR2 FRF LL_SPI_GetStandard.  <a href="group___s_p_i___l_l___e_f___configuration.html#gad46f75a814c70deebb340303dbcd0227">More...</a><br /></td></tr>
<tr class="separator:gad46f75a814c70deebb340303dbcd0227"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4fa185d820f9b622e130264a045bd9e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___configuration.html#gaa4fa185d820f9b622e130264a045bd9e">LL_SPI_SetClockPhase</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint32_t ClockPhase)</td></tr>
<tr class="memdesc:gaa4fa185d820f9b622e130264a045bd9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set clock phase.  <a href="group___s_p_i___l_l___e_f___configuration.html#gaa4fa185d820f9b622e130264a045bd9e">More...</a><br /></td></tr>
<tr class="separator:gaa4fa185d820f9b622e130264a045bd9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6534e5a61208f1c23ae0c3cbb9974aee"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___configuration.html#ga6534e5a61208f1c23ae0c3cbb9974aee">LL_SPI_GetClockPhase</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga6534e5a61208f1c23ae0c3cbb9974aee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get clock phase @rmtoll CR1 CPHA LL_SPI_GetClockPhase.  <a href="group___s_p_i___l_l___e_f___configuration.html#ga6534e5a61208f1c23ae0c3cbb9974aee">More...</a><br /></td></tr>
<tr class="separator:ga6534e5a61208f1c23ae0c3cbb9974aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6415065ef5f91e5af47115e573c0074"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___configuration.html#gac6415065ef5f91e5af47115e573c0074">LL_SPI_SetClockPolarity</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint32_t ClockPolarity)</td></tr>
<tr class="memdesc:gac6415065ef5f91e5af47115e573c0074"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set clock polarity.  <a href="group___s_p_i___l_l___e_f___configuration.html#gac6415065ef5f91e5af47115e573c0074">More...</a><br /></td></tr>
<tr class="separator:gac6415065ef5f91e5af47115e573c0074"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5e2a1b8b3aeac3d3a4d0a58bd47e1ac"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___configuration.html#gad5e2a1b8b3aeac3d3a4d0a58bd47e1ac">LL_SPI_GetClockPolarity</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:gad5e2a1b8b3aeac3d3a4d0a58bd47e1ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get clock polarity @rmtoll CR1 CPOL LL_SPI_GetClockPolarity.  <a href="group___s_p_i___l_l___e_f___configuration.html#gad5e2a1b8b3aeac3d3a4d0a58bd47e1ac">More...</a><br /></td></tr>
<tr class="separator:gad5e2a1b8b3aeac3d3a4d0a58bd47e1ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41d330b7b75b83bc106794287d479bb1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___configuration.html#ga41d330b7b75b83bc106794287d479bb1">LL_SPI_SetBaudRatePrescaler</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint32_t BaudRate)</td></tr>
<tr class="memdesc:ga41d330b7b75b83bc106794287d479bb1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set baud rate prescaler.  <a href="group___s_p_i___l_l___e_f___configuration.html#ga41d330b7b75b83bc106794287d479bb1">More...</a><br /></td></tr>
<tr class="separator:ga41d330b7b75b83bc106794287d479bb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ed85a45408f18582cf5e114a1951d47"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___configuration.html#ga5ed85a45408f18582cf5e114a1951d47">LL_SPI_GetBaudRatePrescaler</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga5ed85a45408f18582cf5e114a1951d47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get baud rate prescaler @rmtoll CR1 BR LL_SPI_GetBaudRatePrescaler.  <a href="group___s_p_i___l_l___e_f___configuration.html#ga5ed85a45408f18582cf5e114a1951d47">More...</a><br /></td></tr>
<tr class="separator:ga5ed85a45408f18582cf5e114a1951d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ba46823a37fead77be1587913e6d10d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___configuration.html#ga8ba46823a37fead77be1587913e6d10d">LL_SPI_SetTransferBitOrder</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint32_t BitOrder)</td></tr>
<tr class="memdesc:ga8ba46823a37fead77be1587913e6d10d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set transfer bit order.  <a href="group___s_p_i___l_l___e_f___configuration.html#ga8ba46823a37fead77be1587913e6d10d">More...</a><br /></td></tr>
<tr class="separator:ga8ba46823a37fead77be1587913e6d10d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b38b662c18f8b5e78bcde50dbf2845a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___configuration.html#ga1b38b662c18f8b5e78bcde50dbf2845a">LL_SPI_GetTransferBitOrder</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga1b38b662c18f8b5e78bcde50dbf2845a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get transfer bit order @rmtoll CR1 LSBFIRST LL_SPI_GetTransferBitOrder.  <a href="group___s_p_i___l_l___e_f___configuration.html#ga1b38b662c18f8b5e78bcde50dbf2845a">More...</a><br /></td></tr>
<tr class="separator:ga1b38b662c18f8b5e78bcde50dbf2845a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d53f73898c87b559722dc57aba50dad"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___configuration.html#ga6d53f73898c87b559722dc57aba50dad">LL_SPI_SetTransferDirection</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint32_t TransferDirection)</td></tr>
<tr class="memdesc:ga6d53f73898c87b559722dc57aba50dad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set transfer direction mode.  <a href="group___s_p_i___l_l___e_f___configuration.html#ga6d53f73898c87b559722dc57aba50dad">More...</a><br /></td></tr>
<tr class="separator:ga6d53f73898c87b559722dc57aba50dad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21b4c580b2e7c4f15ab1b998f3de67e7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___configuration.html#ga21b4c580b2e7c4f15ab1b998f3de67e7">LL_SPI_GetTransferDirection</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga21b4c580b2e7c4f15ab1b998f3de67e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get transfer direction mode @rmtoll CR1 RXONLY LL_SPI_GetTransferDirection<br  />
 CR1 BIDIMODE LL_SPI_GetTransferDirection<br  />
 CR1 BIDIOE LL_SPI_GetTransferDirection.  <a href="group___s_p_i___l_l___e_f___configuration.html#ga21b4c580b2e7c4f15ab1b998f3de67e7">More...</a><br /></td></tr>
<tr class="separator:ga21b4c580b2e7c4f15ab1b998f3de67e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97cb28d232cd0fff9f92e19fa565c73b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___configuration.html#ga97cb28d232cd0fff9f92e19fa565c73b">LL_SPI_SetDataWidth</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint32_t DataWidth)</td></tr>
<tr class="memdesc:ga97cb28d232cd0fff9f92e19fa565c73b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set frame data width @rmtoll CR1 DFF LL_SPI_SetDataWidth.  <a href="group___s_p_i___l_l___e_f___configuration.html#ga97cb28d232cd0fff9f92e19fa565c73b">More...</a><br /></td></tr>
<tr class="separator:ga97cb28d232cd0fff9f92e19fa565c73b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad812fe75c72698150981d71b3297c910"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___configuration.html#gad812fe75c72698150981d71b3297c910">LL_SPI_GetDataWidth</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:gad812fe75c72698150981d71b3297c910"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get frame data width @rmtoll CR1 DFF LL_SPI_GetDataWidth.  <a href="group___s_p_i___l_l___e_f___configuration.html#gad812fe75c72698150981d71b3297c910">More...</a><br /></td></tr>
<tr class="separator:gad812fe75c72698150981d71b3297c910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ad9e5fecf3d47711aecc6a3e9637f66"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___c_r_c___management.html#ga3ad9e5fecf3d47711aecc6a3e9637f66">LL_SPI_EnableCRC</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga3ad9e5fecf3d47711aecc6a3e9637f66"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable CRC.  <a href="group___s_p_i___l_l___e_f___c_r_c___management.html#ga3ad9e5fecf3d47711aecc6a3e9637f66">More...</a><br /></td></tr>
<tr class="separator:ga3ad9e5fecf3d47711aecc6a3e9637f66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga407089667ab92575aebdfe4546627d00"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___c_r_c___management.html#ga407089667ab92575aebdfe4546627d00">LL_SPI_DisableCRC</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga407089667ab92575aebdfe4546627d00"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable CRC.  <a href="group___s_p_i___l_l___e_f___c_r_c___management.html#ga407089667ab92575aebdfe4546627d00">More...</a><br /></td></tr>
<tr class="separator:ga407089667ab92575aebdfe4546627d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga035a40544379aafe3a0fc7aea7a01b9c"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___c_r_c___management.html#ga035a40544379aafe3a0fc7aea7a01b9c">LL_SPI_IsEnabledCRC</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga035a40544379aafe3a0fc7aea7a01b9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if CRC is enabled.  <a href="group___s_p_i___l_l___e_f___c_r_c___management.html#ga035a40544379aafe3a0fc7aea7a01b9c">More...</a><br /></td></tr>
<tr class="separator:ga035a40544379aafe3a0fc7aea7a01b9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabed9516c5af5bfdd9de6a8aa644d1e85"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___c_r_c___management.html#gabed9516c5af5bfdd9de6a8aa644d1e85">LL_SPI_SetCRCNext</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:gabed9516c5af5bfdd9de6a8aa644d1e85"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set CRCNext to transfer CRC on the line.  <a href="group___s_p_i___l_l___e_f___c_r_c___management.html#gabed9516c5af5bfdd9de6a8aa644d1e85">More...</a><br /></td></tr>
<tr class="separator:gabed9516c5af5bfdd9de6a8aa644d1e85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31c6c17c8c73eb6a0a6e3bf00f44028a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___c_r_c___management.html#ga31c6c17c8c73eb6a0a6e3bf00f44028a">LL_SPI_SetCRCPolynomial</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint32_t CRCPoly)</td></tr>
<tr class="memdesc:ga31c6c17c8c73eb6a0a6e3bf00f44028a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set polynomial for CRC calculation @rmtoll CRCPR CRCPOLY LL_SPI_SetCRCPolynomial.  <a href="group___s_p_i___l_l___e_f___c_r_c___management.html#ga31c6c17c8c73eb6a0a6e3bf00f44028a">More...</a><br /></td></tr>
<tr class="separator:ga31c6c17c8c73eb6a0a6e3bf00f44028a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8765a9e461d1b2a2df10ed867f1edd6b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___c_r_c___management.html#ga8765a9e461d1b2a2df10ed867f1edd6b">LL_SPI_GetCRCPolynomial</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga8765a9e461d1b2a2df10ed867f1edd6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get polynomial for CRC calculation @rmtoll CRCPR CRCPOLY LL_SPI_GetCRCPolynomial.  <a href="group___s_p_i___l_l___e_f___c_r_c___management.html#ga8765a9e461d1b2a2df10ed867f1edd6b">More...</a><br /></td></tr>
<tr class="separator:ga8765a9e461d1b2a2df10ed867f1edd6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae89f709fb5e22dc8fba935a1c6beabc2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___c_r_c___management.html#gae89f709fb5e22dc8fba935a1c6beabc2">LL_SPI_GetRxCRC</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:gae89f709fb5e22dc8fba935a1c6beabc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Rx CRC @rmtoll RXCRCR RXCRC LL_SPI_GetRxCRC.  <a href="group___s_p_i___l_l___e_f___c_r_c___management.html#gae89f709fb5e22dc8fba935a1c6beabc2">More...</a><br /></td></tr>
<tr class="separator:gae89f709fb5e22dc8fba935a1c6beabc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf997492f26f8e0f472a474e62ca6f9f6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___c_r_c___management.html#gaf997492f26f8e0f472a474e62ca6f9f6">LL_SPI_GetTxCRC</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:gaf997492f26f8e0f472a474e62ca6f9f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get Tx CRC @rmtoll TXCRCR TXCRC LL_SPI_GetTxCRC.  <a href="group___s_p_i___l_l___e_f___c_r_c___management.html#gaf997492f26f8e0f472a474e62ca6f9f6">More...</a><br /></td></tr>
<tr class="separator:gaf997492f26f8e0f472a474e62ca6f9f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7813f93ae836321cc5c42034bb537039"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___n_s_s___management.html#ga7813f93ae836321cc5c42034bb537039">LL_SPI_SetNSSMode</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint32_t NSS)</td></tr>
<tr class="memdesc:ga7813f93ae836321cc5c42034bb537039"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set NSS mode.  <a href="group___s_p_i___l_l___e_f___n_s_s___management.html#ga7813f93ae836321cc5c42034bb537039">More...</a><br /></td></tr>
<tr class="separator:ga7813f93ae836321cc5c42034bb537039"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ce3ff421c1a39b5ebc3488cac008f9b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___n_s_s___management.html#ga0ce3ff421c1a39b5ebc3488cac008f9b">LL_SPI_GetNSSMode</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga0ce3ff421c1a39b5ebc3488cac008f9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get NSS mode @rmtoll CR1 SSM LL_SPI_GetNSSMode<br  />
@rmtoll CR2 SSOE LL_SPI_GetNSSMode.  <a href="group___s_p_i___l_l___e_f___n_s_s___management.html#ga0ce3ff421c1a39b5ebc3488cac008f9b">More...</a><br /></td></tr>
<tr class="separator:ga0ce3ff421c1a39b5ebc3488cac008f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6c18478caebafd217b742e293d46f3e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___f_l_a_g___management.html#gae6c18478caebafd217b742e293d46f3e">LL_SPI_IsActiveFlag_RXNE</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:gae6c18478caebafd217b742e293d46f3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Rx buffer is not empty @rmtoll SR RXNE LL_SPI_IsActiveFlag_RXNE.  <a href="group___s_p_i___l_l___e_f___f_l_a_g___management.html#gae6c18478caebafd217b742e293d46f3e">More...</a><br /></td></tr>
<tr class="separator:gae6c18478caebafd217b742e293d46f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8ca1499b8eaa970aad0fb4113a4ad99"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___f_l_a_g___management.html#gad8ca1499b8eaa970aad0fb4113a4ad99">LL_SPI_IsActiveFlag_TXE</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:gad8ca1499b8eaa970aad0fb4113a4ad99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Tx buffer is empty @rmtoll SR TXE LL_SPI_IsActiveFlag_TXE.  <a href="group___s_p_i___l_l___e_f___f_l_a_g___management.html#gad8ca1499b8eaa970aad0fb4113a4ad99">More...</a><br /></td></tr>
<tr class="separator:gad8ca1499b8eaa970aad0fb4113a4ad99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbd4eaac5f2954ba717a1cf97ad54c71"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___f_l_a_g___management.html#gacbd4eaac5f2954ba717a1cf97ad54c71">LL_SPI_IsActiveFlag_CRCERR</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:gacbd4eaac5f2954ba717a1cf97ad54c71"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get CRC error flag @rmtoll SR CRCERR LL_SPI_IsActiveFlag_CRCERR.  <a href="group___s_p_i___l_l___e_f___f_l_a_g___management.html#gacbd4eaac5f2954ba717a1cf97ad54c71">More...</a><br /></td></tr>
<tr class="separator:gacbd4eaac5f2954ba717a1cf97ad54c71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7355efabbc7fa236117b60849b92e9ca"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___f_l_a_g___management.html#ga7355efabbc7fa236117b60849b92e9ca">LL_SPI_IsActiveFlag_MODF</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga7355efabbc7fa236117b60849b92e9ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get mode fault error flag @rmtoll SR MODF LL_SPI_IsActiveFlag_MODF.  <a href="group___s_p_i___l_l___e_f___f_l_a_g___management.html#ga7355efabbc7fa236117b60849b92e9ca">More...</a><br /></td></tr>
<tr class="separator:ga7355efabbc7fa236117b60849b92e9ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2211d94b5194db9a8adb72f71cebeeaf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___f_l_a_g___management.html#ga2211d94b5194db9a8adb72f71cebeeaf">LL_SPI_IsActiveFlag_OVR</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga2211d94b5194db9a8adb72f71cebeeaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get overrun error flag @rmtoll SR OVR LL_SPI_IsActiveFlag_OVR.  <a href="group___s_p_i___l_l___e_f___f_l_a_g___management.html#ga2211d94b5194db9a8adb72f71cebeeaf">More...</a><br /></td></tr>
<tr class="separator:ga2211d94b5194db9a8adb72f71cebeeaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0e069d9ebac33f37d268f7c72113d65"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___f_l_a_g___management.html#gaa0e069d9ebac33f37d268f7c72113d65">LL_SPI_IsActiveFlag_BSY</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:gaa0e069d9ebac33f37d268f7c72113d65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get busy flag.  <a href="group___s_p_i___l_l___e_f___f_l_a_g___management.html#gaa0e069d9ebac33f37d268f7c72113d65">More...</a><br /></td></tr>
<tr class="separator:gaa0e069d9ebac33f37d268f7c72113d65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65284ecc7c2918e0d8613924749898d1"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___f_l_a_g___management.html#ga65284ecc7c2918e0d8613924749898d1">LL_SPI_IsActiveFlag_FRE</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga65284ecc7c2918e0d8613924749898d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get frame format error flag @rmtoll SR FRE LL_SPI_IsActiveFlag_FRE.  <a href="group___s_p_i___l_l___e_f___f_l_a_g___management.html#ga65284ecc7c2918e0d8613924749898d1">More...</a><br /></td></tr>
<tr class="separator:ga65284ecc7c2918e0d8613924749898d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0662bccc2c98f3749c1726560ab2a88e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___f_l_a_g___management.html#ga0662bccc2c98f3749c1726560ab2a88e">LL_SPI_ClearFlag_CRCERR</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga0662bccc2c98f3749c1726560ab2a88e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear CRC error flag @rmtoll SR CRCERR LL_SPI_ClearFlag_CRCERR.  <a href="group___s_p_i___l_l___e_f___f_l_a_g___management.html#ga0662bccc2c98f3749c1726560ab2a88e">More...</a><br /></td></tr>
<tr class="separator:ga0662bccc2c98f3749c1726560ab2a88e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad128a7e53957fc91cb95bf3b5d492e93"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___f_l_a_g___management.html#gad128a7e53957fc91cb95bf3b5d492e93">LL_SPI_ClearFlag_MODF</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:gad128a7e53957fc91cb95bf3b5d492e93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear mode fault error flag.  <a href="group___s_p_i___l_l___e_f___f_l_a_g___management.html#gad128a7e53957fc91cb95bf3b5d492e93">More...</a><br /></td></tr>
<tr class="separator:gad128a7e53957fc91cb95bf3b5d492e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2023477a7dfd7b86371722990a1039d2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___f_l_a_g___management.html#ga2023477a7dfd7b86371722990a1039d2">LL_SPI_ClearFlag_OVR</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga2023477a7dfd7b86371722990a1039d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear overrun error flag.  <a href="group___s_p_i___l_l___e_f___f_l_a_g___management.html#ga2023477a7dfd7b86371722990a1039d2">More...</a><br /></td></tr>
<tr class="separator:ga2023477a7dfd7b86371722990a1039d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf06523d863305b4a5edeb96f3f1a615a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___f_l_a_g___management.html#gaf06523d863305b4a5edeb96f3f1a615a">LL_SPI_ClearFlag_FRE</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:gaf06523d863305b4a5edeb96f3f1a615a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear frame format error flag.  <a href="group___s_p_i___l_l___e_f___f_l_a_g___management.html#gaf06523d863305b4a5edeb96f3f1a615a">More...</a><br /></td></tr>
<tr class="separator:gaf06523d863305b4a5edeb96f3f1a615a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabec145a980638c83fd2808b1156502b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___i_t___management.html#gaabec145a980638c83fd2808b1156502b">LL_SPI_EnableIT_ERR</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:gaabec145a980638c83fd2808b1156502b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable error interrupt.  <a href="group___s_p_i___l_l___e_f___i_t___management.html#gaabec145a980638c83fd2808b1156502b">More...</a><br /></td></tr>
<tr class="separator:gaabec145a980638c83fd2808b1156502b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fb27887034946180bbfcc597357f258"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___i_t___management.html#ga2fb27887034946180bbfcc597357f258">LL_SPI_EnableIT_RXNE</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga2fb27887034946180bbfcc597357f258"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Rx buffer not empty interrupt @rmtoll CR2 RXNEIE LL_SPI_EnableIT_RXNE.  <a href="group___s_p_i___l_l___e_f___i_t___management.html#ga2fb27887034946180bbfcc597357f258">More...</a><br /></td></tr>
<tr class="separator:ga2fb27887034946180bbfcc597357f258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga415dda4d38362889aebde72a033cc89d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___i_t___management.html#ga415dda4d38362889aebde72a033cc89d">LL_SPI_EnableIT_TXE</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga415dda4d38362889aebde72a033cc89d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Tx buffer empty interrupt @rmtoll CR2 TXEIE LL_SPI_EnableIT_TXE.  <a href="group___s_p_i___l_l___e_f___i_t___management.html#ga415dda4d38362889aebde72a033cc89d">More...</a><br /></td></tr>
<tr class="separator:ga415dda4d38362889aebde72a033cc89d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga758892893821dc6a598e7dc71d3305a8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___i_t___management.html#ga758892893821dc6a598e7dc71d3305a8">LL_SPI_DisableIT_ERR</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga758892893821dc6a598e7dc71d3305a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable error interrupt.  <a href="group___s_p_i___l_l___e_f___i_t___management.html#ga758892893821dc6a598e7dc71d3305a8">More...</a><br /></td></tr>
<tr class="separator:ga758892893821dc6a598e7dc71d3305a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a35486eb631525b97aae3747760423b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___i_t___management.html#ga5a35486eb631525b97aae3747760423b">LL_SPI_DisableIT_RXNE</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga5a35486eb631525b97aae3747760423b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Rx buffer not empty interrupt @rmtoll CR2 RXNEIE LL_SPI_DisableIT_RXNE.  <a href="group___s_p_i___l_l___e_f___i_t___management.html#ga5a35486eb631525b97aae3747760423b">More...</a><br /></td></tr>
<tr class="separator:ga5a35486eb631525b97aae3747760423b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20f0f4d5c83d31ccdb53b201054a71ef"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___i_t___management.html#ga20f0f4d5c83d31ccdb53b201054a71ef">LL_SPI_DisableIT_TXE</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga20f0f4d5c83d31ccdb53b201054a71ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Tx buffer empty interrupt @rmtoll CR2 TXEIE LL_SPI_DisableIT_TXE.  <a href="group___s_p_i___l_l___e_f___i_t___management.html#ga20f0f4d5c83d31ccdb53b201054a71ef">More...</a><br /></td></tr>
<tr class="separator:ga20f0f4d5c83d31ccdb53b201054a71ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabda438aedc050cee4edb01c9ed5a1b2a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___i_t___management.html#gabda438aedc050cee4edb01c9ed5a1b2a">LL_SPI_IsEnabledIT_ERR</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:gabda438aedc050cee4edb01c9ed5a1b2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if error interrupt is enabled @rmtoll CR2 ERRIE LL_SPI_IsEnabledIT_ERR.  <a href="group___s_p_i___l_l___e_f___i_t___management.html#gabda438aedc050cee4edb01c9ed5a1b2a">More...</a><br /></td></tr>
<tr class="separator:gabda438aedc050cee4edb01c9ed5a1b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc99ffbfbb9a0dce1cd9267a557bc2bb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___i_t___management.html#gacc99ffbfbb9a0dce1cd9267a557bc2bb">LL_SPI_IsEnabledIT_RXNE</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:gacc99ffbfbb9a0dce1cd9267a557bc2bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Rx buffer not empty interrupt is enabled @rmtoll CR2 RXNEIE LL_SPI_IsEnabledIT_RXNE.  <a href="group___s_p_i___l_l___e_f___i_t___management.html#gacc99ffbfbb9a0dce1cd9267a557bc2bb">More...</a><br /></td></tr>
<tr class="separator:gacc99ffbfbb9a0dce1cd9267a557bc2bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac502228cc5d1db2797858670b85256cb"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___i_t___management.html#gac502228cc5d1db2797858670b85256cb">LL_SPI_IsEnabledIT_TXE</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:gac502228cc5d1db2797858670b85256cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Tx buffer empty interrupt @rmtoll CR2 TXEIE LL_SPI_IsEnabledIT_TXE.  <a href="group___s_p_i___l_l___e_f___i_t___management.html#gac502228cc5d1db2797858670b85256cb">More...</a><br /></td></tr>
<tr class="separator:gac502228cc5d1db2797858670b85256cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4adccc9fff2dd8efe5d881691122077d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___d_m_a___management.html#ga4adccc9fff2dd8efe5d881691122077d">LL_SPI_EnableDMAReq_RX</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga4adccc9fff2dd8efe5d881691122077d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA Rx @rmtoll CR2 RXDMAEN LL_SPI_EnableDMAReq_RX.  <a href="group___s_p_i___l_l___e_f___d_m_a___management.html#ga4adccc9fff2dd8efe5d881691122077d">More...</a><br /></td></tr>
<tr class="separator:ga4adccc9fff2dd8efe5d881691122077d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91cb5a2ba18db37eed0316fe6caf4786"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___d_m_a___management.html#ga91cb5a2ba18db37eed0316fe6caf4786">LL_SPI_DisableDMAReq_RX</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga91cb5a2ba18db37eed0316fe6caf4786"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DMA Rx @rmtoll CR2 RXDMAEN LL_SPI_DisableDMAReq_RX.  <a href="group___s_p_i___l_l___e_f___d_m_a___management.html#ga91cb5a2ba18db37eed0316fe6caf4786">More...</a><br /></td></tr>
<tr class="separator:ga91cb5a2ba18db37eed0316fe6caf4786"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a4aa716ee5c51abe31873f40e5086df"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___d_m_a___management.html#ga9a4aa716ee5c51abe31873f40e5086df">LL_SPI_IsEnabledDMAReq_RX</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga9a4aa716ee5c51abe31873f40e5086df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if DMA Rx is enabled @rmtoll CR2 RXDMAEN LL_SPI_IsEnabledDMAReq_RX.  <a href="group___s_p_i___l_l___e_f___d_m_a___management.html#ga9a4aa716ee5c51abe31873f40e5086df">More...</a><br /></td></tr>
<tr class="separator:ga9a4aa716ee5c51abe31873f40e5086df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe1424102dc27893e4296c9b49dadff9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___d_m_a___management.html#gabe1424102dc27893e4296c9b49dadff9">LL_SPI_EnableDMAReq_TX</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:gabe1424102dc27893e4296c9b49dadff9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA Tx @rmtoll CR2 TXDMAEN LL_SPI_EnableDMAReq_TX.  <a href="group___s_p_i___l_l___e_f___d_m_a___management.html#gabe1424102dc27893e4296c9b49dadff9">More...</a><br /></td></tr>
<tr class="separator:gabe1424102dc27893e4296c9b49dadff9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbdad982b838702243ad9bab67f38376"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___d_m_a___management.html#gabbdad982b838702243ad9bab67f38376">LL_SPI_DisableDMAReq_TX</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:gabbdad982b838702243ad9bab67f38376"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DMA Tx @rmtoll CR2 TXDMAEN LL_SPI_DisableDMAReq_TX.  <a href="group___s_p_i___l_l___e_f___d_m_a___management.html#gabbdad982b838702243ad9bab67f38376">More...</a><br /></td></tr>
<tr class="separator:gabbdad982b838702243ad9bab67f38376"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga986f9e54de13299b7369c7af314fdd0b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___d_m_a___management.html#ga986f9e54de13299b7369c7af314fdd0b">LL_SPI_IsEnabledDMAReq_TX</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga986f9e54de13299b7369c7af314fdd0b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if DMA Tx is enabled @rmtoll CR2 TXDMAEN LL_SPI_IsEnabledDMAReq_TX.  <a href="group___s_p_i___l_l___e_f___d_m_a___management.html#ga986f9e54de13299b7369c7af314fdd0b">More...</a><br /></td></tr>
<tr class="separator:ga986f9e54de13299b7369c7af314fdd0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1c02f0bbe6c2c4ee51a29d3014c5161"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___d_m_a___management.html#gaa1c02f0bbe6c2c4ee51a29d3014c5161">LL_SPI_DMA_GetRegAddr</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:gaa1c02f0bbe6c2c4ee51a29d3014c5161"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the data register address used for DMA transfer @rmtoll DR DR LL_SPI_DMA_GetRegAddr.  <a href="group___s_p_i___l_l___e_f___d_m_a___management.html#gaa1c02f0bbe6c2c4ee51a29d3014c5161">More...</a><br /></td></tr>
<tr class="separator:gaa1c02f0bbe6c2c4ee51a29d3014c5161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadefbe482258278e0869f068df8bee003"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint8_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___d_a_t_a___management.html#gadefbe482258278e0869f068df8bee003">LL_SPI_ReceiveData8</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:gadefbe482258278e0869f068df8bee003"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read 8-Bits in the data register @rmtoll DR DR LL_SPI_ReceiveData8.  <a href="group___s_p_i___l_l___e_f___d_a_t_a___management.html#gadefbe482258278e0869f068df8bee003">More...</a><br /></td></tr>
<tr class="separator:gadefbe482258278e0869f068df8bee003"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad28d250205fbb1f0cba64165753c4b5b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___d_a_t_a___management.html#gad28d250205fbb1f0cba64165753c4b5b">LL_SPI_ReceiveData16</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:gad28d250205fbb1f0cba64165753c4b5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read 16-Bits in the data register @rmtoll DR DR LL_SPI_ReceiveData16.  <a href="group___s_p_i___l_l___e_f___d_a_t_a___management.html#gad28d250205fbb1f0cba64165753c4b5b">More...</a><br /></td></tr>
<tr class="separator:gad28d250205fbb1f0cba64165753c4b5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa377342494fe6612d725926674bd865"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___d_a_t_a___management.html#gaaa377342494fe6612d725926674bd865">LL_SPI_TransmitData8</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint8_t TxData)</td></tr>
<tr class="memdesc:gaaa377342494fe6612d725926674bd865"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write 8-Bits in the data register @rmtoll DR DR LL_SPI_TransmitData8.  <a href="group___s_p_i___l_l___e_f___d_a_t_a___management.html#gaaa377342494fe6612d725926674bd865">More...</a><br /></td></tr>
<tr class="separator:gaaa377342494fe6612d725926674bd865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb323ea6a70602104b67ec21f6a5d7b9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_p_i___l_l___e_f___d_a_t_a___management.html#gabb323ea6a70602104b67ec21f6a5d7b9">LL_SPI_TransmitData16</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint16_t TxData)</td></tr>
<tr class="memdesc:gabb323ea6a70602104b67ec21f6a5d7b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write 16-Bits in the data register @rmtoll DR DR LL_SPI_TransmitData16.  <a href="group___s_p_i___l_l___e_f___d_a_t_a___management.html#gabb323ea6a70602104b67ec21f6a5d7b9">More...</a><br /></td></tr>
<tr class="separator:gabb323ea6a70602104b67ec21f6a5d7b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga904ff2360aac744312a879deea961e1d"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___configuration.html#ga904ff2360aac744312a879deea961e1d">LL_I2S_Enable</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga904ff2360aac744312a879deea961e1d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select I2S mode and Enable I2S peripheral @rmtoll I2SCFGR I2SMOD LL_I2S_Enable<br  />
 I2SCFGR I2SE LL_I2S_Enable.  <a href="group___i2_s___l_l___e_f___configuration.html#ga904ff2360aac744312a879deea961e1d">More...</a><br /></td></tr>
<tr class="separator:ga904ff2360aac744312a879deea961e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d33754b58b7bc652b3f088617054abe"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___configuration.html#ga2d33754b58b7bc652b3f088617054abe">LL_I2S_Disable</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga2d33754b58b7bc652b3f088617054abe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable I2S peripheral @rmtoll I2SCFGR I2SE LL_I2S_Disable.  <a href="group___i2_s___l_l___e_f___configuration.html#ga2d33754b58b7bc652b3f088617054abe">More...</a><br /></td></tr>
<tr class="separator:ga2d33754b58b7bc652b3f088617054abe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga58e76cdd7ea9d10388833adcd07787be"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___configuration.html#ga58e76cdd7ea9d10388833adcd07787be">LL_I2S_IsEnabled</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga58e76cdd7ea9d10388833adcd07787be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if I2S peripheral is enabled @rmtoll I2SCFGR I2SE LL_I2S_IsEnabled.  <a href="group___i2_s___l_l___e_f___configuration.html#ga58e76cdd7ea9d10388833adcd07787be">More...</a><br /></td></tr>
<tr class="separator:ga58e76cdd7ea9d10388833adcd07787be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa22873f6805ab2230754e5cf6b0d81c6"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___configuration.html#gaa22873f6805ab2230754e5cf6b0d81c6">LL_I2S_SetDataFormat</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint32_t DataFormat)</td></tr>
<tr class="memdesc:gaa22873f6805ab2230754e5cf6b0d81c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set I2S data frame length @rmtoll I2SCFGR DATLEN LL_I2S_SetDataFormat<br  />
 I2SCFGR CHLEN LL_I2S_SetDataFormat.  <a href="group___i2_s___l_l___e_f___configuration.html#gaa22873f6805ab2230754e5cf6b0d81c6">More...</a><br /></td></tr>
<tr class="separator:gaa22873f6805ab2230754e5cf6b0d81c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fd4b99e55dce3d5b5c3a372f0344737"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___configuration.html#ga4fd4b99e55dce3d5b5c3a372f0344737">LL_I2S_GetDataFormat</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga4fd4b99e55dce3d5b5c3a372f0344737"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get I2S data frame length @rmtoll I2SCFGR DATLEN LL_I2S_GetDataFormat<br  />
 I2SCFGR CHLEN LL_I2S_GetDataFormat.  <a href="group___i2_s___l_l___e_f___configuration.html#ga4fd4b99e55dce3d5b5c3a372f0344737">More...</a><br /></td></tr>
<tr class="separator:ga4fd4b99e55dce3d5b5c3a372f0344737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbac4da2f2237efeec237b933290bbb8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___configuration.html#gabbac4da2f2237efeec237b933290bbb8">LL_I2S_SetClockPolarity</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint32_t ClockPolarity)</td></tr>
<tr class="memdesc:gabbac4da2f2237efeec237b933290bbb8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set I2S clock polarity @rmtoll I2SCFGR CKPOL LL_I2S_SetClockPolarity.  <a href="group___i2_s___l_l___e_f___configuration.html#gabbac4da2f2237efeec237b933290bbb8">More...</a><br /></td></tr>
<tr class="separator:gabbac4da2f2237efeec237b933290bbb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c3ffa46ef09b8a3975ff1c68aff1204"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___configuration.html#ga2c3ffa46ef09b8a3975ff1c68aff1204">LL_I2S_GetClockPolarity</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga2c3ffa46ef09b8a3975ff1c68aff1204"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get I2S clock polarity @rmtoll I2SCFGR CKPOL LL_I2S_GetClockPolarity.  <a href="group___i2_s___l_l___e_f___configuration.html#ga2c3ffa46ef09b8a3975ff1c68aff1204">More...</a><br /></td></tr>
<tr class="separator:ga2c3ffa46ef09b8a3975ff1c68aff1204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6facc5ec1c9a8fd910e7ca71020dcca7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___configuration.html#ga6facc5ec1c9a8fd910e7ca71020dcca7">LL_I2S_SetStandard</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint32_t Standard)</td></tr>
<tr class="memdesc:ga6facc5ec1c9a8fd910e7ca71020dcca7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set I2S standard protocol @rmtoll I2SCFGR I2SSTD LL_I2S_SetStandard<br  />
 I2SCFGR PCMSYNC LL_I2S_SetStandard.  <a href="group___i2_s___l_l___e_f___configuration.html#ga6facc5ec1c9a8fd910e7ca71020dcca7">More...</a><br /></td></tr>
<tr class="separator:ga6facc5ec1c9a8fd910e7ca71020dcca7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaca26efaca131bd85209a06bdaac2396"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___configuration.html#gaaca26efaca131bd85209a06bdaac2396">LL_I2S_GetStandard</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:gaaca26efaca131bd85209a06bdaac2396"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get I2S standard protocol @rmtoll I2SCFGR I2SSTD LL_I2S_GetStandard<br  />
 I2SCFGR PCMSYNC LL_I2S_GetStandard.  <a href="group___i2_s___l_l___e_f___configuration.html#gaaca26efaca131bd85209a06bdaac2396">More...</a><br /></td></tr>
<tr class="separator:gaaca26efaca131bd85209a06bdaac2396"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd663a95fb5c49d92e9e5d8aa3568185"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___configuration.html#gadd663a95fb5c49d92e9e5d8aa3568185">LL_I2S_SetTransferMode</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint32_t Mode)</td></tr>
<tr class="memdesc:gadd663a95fb5c49d92e9e5d8aa3568185"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set I2S transfer mode @rmtoll I2SCFGR I2SCFG LL_I2S_SetTransferMode.  <a href="group___i2_s___l_l___e_f___configuration.html#gadd663a95fb5c49d92e9e5d8aa3568185">More...</a><br /></td></tr>
<tr class="separator:gadd663a95fb5c49d92e9e5d8aa3568185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33e402a5492852b8138181c9dad3753e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___configuration.html#ga33e402a5492852b8138181c9dad3753e">LL_I2S_GetTransferMode</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga33e402a5492852b8138181c9dad3753e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get I2S transfer mode @rmtoll I2SCFGR I2SCFG LL_I2S_GetTransferMode.  <a href="group___i2_s___l_l___e_f___configuration.html#ga33e402a5492852b8138181c9dad3753e">More...</a><br /></td></tr>
<tr class="separator:ga33e402a5492852b8138181c9dad3753e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83f41ea0c04ba701a4b5aed7e72b5335"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___configuration.html#ga83f41ea0c04ba701a4b5aed7e72b5335">LL_I2S_SetPrescalerLinear</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint8_t PrescalerLinear)</td></tr>
<tr class="memdesc:ga83f41ea0c04ba701a4b5aed7e72b5335"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set I2S linear prescaler @rmtoll I2SPR I2SDIV LL_I2S_SetPrescalerLinear.  <a href="group___i2_s___l_l___e_f___configuration.html#ga83f41ea0c04ba701a4b5aed7e72b5335">More...</a><br /></td></tr>
<tr class="separator:ga83f41ea0c04ba701a4b5aed7e72b5335"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf5f6a894752890a198c645d3cae7def"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___configuration.html#gaaf5f6a894752890a198c645d3cae7def">LL_I2S_GetPrescalerLinear</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:gaaf5f6a894752890a198c645d3cae7def"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get I2S linear prescaler @rmtoll I2SPR I2SDIV LL_I2S_GetPrescalerLinear.  <a href="group___i2_s___l_l___e_f___configuration.html#gaaf5f6a894752890a198c645d3cae7def">More...</a><br /></td></tr>
<tr class="separator:gaaf5f6a894752890a198c645d3cae7def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2eadfdfb7f1b8976a85a69b21c3cd0f9"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___configuration.html#ga2eadfdfb7f1b8976a85a69b21c3cd0f9">LL_I2S_SetPrescalerParity</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint32_t PrescalerParity)</td></tr>
<tr class="memdesc:ga2eadfdfb7f1b8976a85a69b21c3cd0f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set I2S parity prescaler @rmtoll I2SPR ODD LL_I2S_SetPrescalerParity.  <a href="group___i2_s___l_l___e_f___configuration.html#ga2eadfdfb7f1b8976a85a69b21c3cd0f9">More...</a><br /></td></tr>
<tr class="separator:ga2eadfdfb7f1b8976a85a69b21c3cd0f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga826db784b11ade42edf08eefc94a4630"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___configuration.html#ga826db784b11ade42edf08eefc94a4630">LL_I2S_GetPrescalerParity</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga826db784b11ade42edf08eefc94a4630"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get I2S parity prescaler @rmtoll I2SPR ODD LL_I2S_GetPrescalerParity.  <a href="group___i2_s___l_l___e_f___configuration.html#ga826db784b11ade42edf08eefc94a4630">More...</a><br /></td></tr>
<tr class="separator:ga826db784b11ade42edf08eefc94a4630"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9496b718744a925e530f8371c078fec7"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___configuration.html#ga9496b718744a925e530f8371c078fec7">LL_I2S_EnableMasterClock</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga9496b718744a925e530f8371c078fec7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable the master clock ouput (Pin MCK) @rmtoll I2SPR MCKOE LL_I2S_EnableMasterClock.  <a href="group___i2_s___l_l___e_f___configuration.html#ga9496b718744a925e530f8371c078fec7">More...</a><br /></td></tr>
<tr class="separator:ga9496b718744a925e530f8371c078fec7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacca41cf0fd91118eb3f61da669e10d8"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___configuration.html#gaacca41cf0fd91118eb3f61da669e10d8">LL_I2S_DisableMasterClock</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:gaacca41cf0fd91118eb3f61da669e10d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable the master clock ouput (Pin MCK) @rmtoll I2SPR MCKOE LL_I2S_DisableMasterClock.  <a href="group___i2_s___l_l___e_f___configuration.html#gaacca41cf0fd91118eb3f61da669e10d8">More...</a><br /></td></tr>
<tr class="separator:gaacca41cf0fd91118eb3f61da669e10d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3a699e078789cecd110f04b3b17ac70"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___configuration.html#gac3a699e078789cecd110f04b3b17ac70">LL_I2S_IsEnabledMasterClock</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:gac3a699e078789cecd110f04b3b17ac70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if the master clock ouput (Pin MCK) is enabled @rmtoll I2SPR MCKOE LL_I2S_IsEnabledMasterClock.  <a href="group___i2_s___l_l___e_f___configuration.html#gac3a699e078789cecd110f04b3b17ac70">More...</a><br /></td></tr>
<tr class="separator:gac3a699e078789cecd110f04b3b17ac70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c8d94b0ab6810ecc188537d56e42f6a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___f_l_a_g.html#ga9c8d94b0ab6810ecc188537d56e42f6a">LL_I2S_IsActiveFlag_RXNE</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga9c8d94b0ab6810ecc188537d56e42f6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Rx buffer is not empty @rmtoll SR RXNE LL_I2S_IsActiveFlag_RXNE.  <a href="group___i2_s___l_l___e_f___f_l_a_g.html#ga9c8d94b0ab6810ecc188537d56e42f6a">More...</a><br /></td></tr>
<tr class="separator:ga9c8d94b0ab6810ecc188537d56e42f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb93032f0059f3792d5a615fc7dbb135"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___f_l_a_g.html#gafb93032f0059f3792d5a615fc7dbb135">LL_I2S_IsActiveFlag_TXE</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:gafb93032f0059f3792d5a615fc7dbb135"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if Tx buffer is empty @rmtoll SR TXE LL_I2S_IsActiveFlag_TXE.  <a href="group___i2_s___l_l___e_f___f_l_a_g.html#gafb93032f0059f3792d5a615fc7dbb135">More...</a><br /></td></tr>
<tr class="separator:gafb93032f0059f3792d5a615fc7dbb135"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga77341d6eb3eac2d32203fe63b50b413e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___f_l_a_g.html#ga77341d6eb3eac2d32203fe63b50b413e">LL_I2S_IsActiveFlag_BSY</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga77341d6eb3eac2d32203fe63b50b413e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get busy flag @rmtoll SR BSY LL_I2S_IsActiveFlag_BSY.  <a href="group___i2_s___l_l___e_f___f_l_a_g.html#ga77341d6eb3eac2d32203fe63b50b413e">More...</a><br /></td></tr>
<tr class="separator:ga77341d6eb3eac2d32203fe63b50b413e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa58cad89e2eab4cf909065cba166dbcd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___f_l_a_g.html#gaa58cad89e2eab4cf909065cba166dbcd">LL_I2S_IsActiveFlag_OVR</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:gaa58cad89e2eab4cf909065cba166dbcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get overrun error flag @rmtoll SR OVR LL_I2S_IsActiveFlag_OVR.  <a href="group___i2_s___l_l___e_f___f_l_a_g.html#gaa58cad89e2eab4cf909065cba166dbcd">More...</a><br /></td></tr>
<tr class="separator:gaa58cad89e2eab4cf909065cba166dbcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63085b8628e5bf24391cfd2a9b0fea7e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___f_l_a_g.html#ga63085b8628e5bf24391cfd2a9b0fea7e">LL_I2S_IsActiveFlag_UDR</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga63085b8628e5bf24391cfd2a9b0fea7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get underrun error flag @rmtoll SR UDR LL_I2S_IsActiveFlag_UDR.  <a href="group___i2_s___l_l___e_f___f_l_a_g.html#ga63085b8628e5bf24391cfd2a9b0fea7e">More...</a><br /></td></tr>
<tr class="separator:ga63085b8628e5bf24391cfd2a9b0fea7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3ee23c11705f3125fdb35a26155c047"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___f_l_a_g.html#gad3ee23c11705f3125fdb35a26155c047">LL_I2S_IsActiveFlag_FRE</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:gad3ee23c11705f3125fdb35a26155c047"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get frame format error flag @rmtoll SR FRE LL_I2S_IsActiveFlag_FRE.  <a href="group___i2_s___l_l___e_f___f_l_a_g.html#gad3ee23c11705f3125fdb35a26155c047">More...</a><br /></td></tr>
<tr class="separator:gad3ee23c11705f3125fdb35a26155c047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62a5b20349db2363011f61d46a86595b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___f_l_a_g.html#ga62a5b20349db2363011f61d46a86595b">LL_I2S_IsActiveFlag_CHSIDE</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga62a5b20349db2363011f61d46a86595b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get channel side flag.  <a href="group___i2_s___l_l___e_f___f_l_a_g.html#ga62a5b20349db2363011f61d46a86595b">More...</a><br /></td></tr>
<tr class="separator:ga62a5b20349db2363011f61d46a86595b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08a3f3a18442af0c85df485c67a07374"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___f_l_a_g.html#ga08a3f3a18442af0c85df485c67a07374">LL_I2S_ClearFlag_OVR</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga08a3f3a18442af0c85df485c67a07374"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear overrun error flag @rmtoll SR OVR LL_I2S_ClearFlag_OVR.  <a href="group___i2_s___l_l___e_f___f_l_a_g.html#ga08a3f3a18442af0c85df485c67a07374">More...</a><br /></td></tr>
<tr class="separator:ga08a3f3a18442af0c85df485c67a07374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga053683ab2941c1efcdc60f81b3ec8e80"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___f_l_a_g.html#ga053683ab2941c1efcdc60f81b3ec8e80">LL_I2S_ClearFlag_UDR</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga053683ab2941c1efcdc60f81b3ec8e80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear underrun error flag @rmtoll SR UDR LL_I2S_ClearFlag_UDR.  <a href="group___i2_s___l_l___e_f___f_l_a_g.html#ga053683ab2941c1efcdc60f81b3ec8e80">More...</a><br /></td></tr>
<tr class="separator:ga053683ab2941c1efcdc60f81b3ec8e80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4fc4e2983890c9ea4b3a3e22efb60d5"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___f_l_a_g.html#gae4fc4e2983890c9ea4b3a3e22efb60d5">LL_I2S_ClearFlag_FRE</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:gae4fc4e2983890c9ea4b3a3e22efb60d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear frame format error flag @rmtoll SR FRE LL_I2S_ClearFlag_FRE.  <a href="group___i2_s___l_l___e_f___f_l_a_g.html#gae4fc4e2983890c9ea4b3a3e22efb60d5">More...</a><br /></td></tr>
<tr class="separator:gae4fc4e2983890c9ea4b3a3e22efb60d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga069900270967aa6adb80e646db214761"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___i_t.html#ga069900270967aa6adb80e646db214761">LL_I2S_EnableIT_ERR</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga069900270967aa6adb80e646db214761"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable error IT.  <a href="group___i2_s___l_l___e_f___i_t.html#ga069900270967aa6adb80e646db214761">More...</a><br /></td></tr>
<tr class="separator:ga069900270967aa6adb80e646db214761"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44d3b1a3feb0a065bb6ee8509288769a"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___i_t.html#ga44d3b1a3feb0a065bb6ee8509288769a">LL_I2S_EnableIT_RXNE</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga44d3b1a3feb0a065bb6ee8509288769a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Rx buffer not empty IT @rmtoll CR2 RXNEIE LL_I2S_EnableIT_RXNE.  <a href="group___i2_s___l_l___e_f___i_t.html#ga44d3b1a3feb0a065bb6ee8509288769a">More...</a><br /></td></tr>
<tr class="separator:ga44d3b1a3feb0a065bb6ee8509288769a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bf5f4026b319630be3e516496bd7880"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___i_t.html#ga1bf5f4026b319630be3e516496bd7880">LL_I2S_EnableIT_TXE</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga1bf5f4026b319630be3e516496bd7880"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Tx buffer empty IT @rmtoll CR2 TXEIE LL_I2S_EnableIT_TXE.  <a href="group___i2_s___l_l___e_f___i_t.html#ga1bf5f4026b319630be3e516496bd7880">More...</a><br /></td></tr>
<tr class="separator:ga1bf5f4026b319630be3e516496bd7880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e9f0fba7b101c3ffe587de78a88c019"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___i_t.html#ga5e9f0fba7b101c3ffe587de78a88c019">LL_I2S_DisableIT_ERR</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga5e9f0fba7b101c3ffe587de78a88c019"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable error IT.  <a href="group___i2_s___l_l___e_f___i_t.html#ga5e9f0fba7b101c3ffe587de78a88c019">More...</a><br /></td></tr>
<tr class="separator:ga5e9f0fba7b101c3ffe587de78a88c019"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5e3a49124cacd72854e6a920b56b714"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___i_t.html#gaf5e3a49124cacd72854e6a920b56b714">LL_I2S_DisableIT_RXNE</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:gaf5e3a49124cacd72854e6a920b56b714"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Rx buffer not empty IT @rmtoll CR2 RXNEIE LL_I2S_DisableIT_RXNE.  <a href="group___i2_s___l_l___e_f___i_t.html#gaf5e3a49124cacd72854e6a920b56b714">More...</a><br /></td></tr>
<tr class="separator:gaf5e3a49124cacd72854e6a920b56b714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf18833fcd1842dcd43db4f6defd341e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___i_t.html#gacf18833fcd1842dcd43db4f6defd341e">LL_I2S_DisableIT_TXE</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:gacf18833fcd1842dcd43db4f6defd341e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable Tx buffer empty IT @rmtoll CR2 TXEIE LL_I2S_DisableIT_TXE.  <a href="group___i2_s___l_l___e_f___i_t.html#gacf18833fcd1842dcd43db4f6defd341e">More...</a><br /></td></tr>
<tr class="separator:gacf18833fcd1842dcd43db4f6defd341e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10a937b03c798d6d59591846caaa9ec4"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___i_t.html#ga10a937b03c798d6d59591846caaa9ec4">LL_I2S_IsEnabledIT_ERR</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga10a937b03c798d6d59591846caaa9ec4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if ERR IT is enabled @rmtoll CR2 ERRIE LL_I2S_IsEnabledIT_ERR.  <a href="group___i2_s___l_l___e_f___i_t.html#ga10a937b03c798d6d59591846caaa9ec4">More...</a><br /></td></tr>
<tr class="separator:ga10a937b03c798d6d59591846caaa9ec4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4afff0dd41ea7037e33ff4983cd320dd"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___i_t.html#ga4afff0dd41ea7037e33ff4983cd320dd">LL_I2S_IsEnabledIT_RXNE</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga4afff0dd41ea7037e33ff4983cd320dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if RXNE IT is enabled @rmtoll CR2 RXNEIE LL_I2S_IsEnabledIT_RXNE.  <a href="group___i2_s___l_l___e_f___i_t.html#ga4afff0dd41ea7037e33ff4983cd320dd">More...</a><br /></td></tr>
<tr class="separator:ga4afff0dd41ea7037e33ff4983cd320dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e7fc446ac08820c6a689be07b930c93"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___i_t.html#ga7e7fc446ac08820c6a689be07b930c93">LL_I2S_IsEnabledIT_TXE</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga7e7fc446ac08820c6a689be07b930c93"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if TXE IT is enabled @rmtoll CR2 TXEIE LL_I2S_IsEnabledIT_TXE.  <a href="group___i2_s___l_l___e_f___i_t.html#ga7e7fc446ac08820c6a689be07b930c93">More...</a><br /></td></tr>
<tr class="separator:ga7e7fc446ac08820c6a689be07b930c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd91e83f1addfd275aad955459863a82"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___d_m_a.html#gabd91e83f1addfd275aad955459863a82">LL_I2S_EnableDMAReq_RX</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:gabd91e83f1addfd275aad955459863a82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA Rx @rmtoll CR2 RXDMAEN LL_I2S_EnableDMAReq_RX.  <a href="group___i2_s___l_l___e_f___d_m_a.html#gabd91e83f1addfd275aad955459863a82">More...</a><br /></td></tr>
<tr class="separator:gabd91e83f1addfd275aad955459863a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67d6028f9565a44d1b380dae8413ccbf"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___d_m_a.html#ga67d6028f9565a44d1b380dae8413ccbf">LL_I2S_DisableDMAReq_RX</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga67d6028f9565a44d1b380dae8413ccbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DMA Rx @rmtoll CR2 RXDMAEN LL_I2S_DisableDMAReq_RX.  <a href="group___i2_s___l_l___e_f___d_m_a.html#ga67d6028f9565a44d1b380dae8413ccbf">More...</a><br /></td></tr>
<tr class="separator:ga67d6028f9565a44d1b380dae8413ccbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga511d787cb860be8663957f3de7ce5b82"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___d_m_a.html#ga511d787cb860be8663957f3de7ce5b82">LL_I2S_IsEnabledDMAReq_RX</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga511d787cb860be8663957f3de7ce5b82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if DMA Rx is enabled @rmtoll CR2 RXDMAEN LL_I2S_IsEnabledDMAReq_RX.  <a href="group___i2_s___l_l___e_f___d_m_a.html#ga511d787cb860be8663957f3de7ce5b82">More...</a><br /></td></tr>
<tr class="separator:ga511d787cb860be8663957f3de7ce5b82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6fe80562b07c8a9e8456ea4dfcaf9f2"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___d_m_a.html#gaa6fe80562b07c8a9e8456ea4dfcaf9f2">LL_I2S_EnableDMAReq_TX</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:gaa6fe80562b07c8a9e8456ea4dfcaf9f2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable DMA Tx @rmtoll CR2 TXDMAEN LL_I2S_EnableDMAReq_TX.  <a href="group___i2_s___l_l___e_f___d_m_a.html#gaa6fe80562b07c8a9e8456ea4dfcaf9f2">More...</a><br /></td></tr>
<tr class="separator:gaa6fe80562b07c8a9e8456ea4dfcaf9f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bee80d10b28d6519923e8838760d6fa"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___d_m_a.html#ga3bee80d10b28d6519923e8838760d6fa">LL_I2S_DisableDMAReq_TX</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga3bee80d10b28d6519923e8838760d6fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable DMA Tx @rmtoll CR2 TXDMAEN LL_I2S_DisableDMAReq_TX.  <a href="group___i2_s___l_l___e_f___d_m_a.html#ga3bee80d10b28d6519923e8838760d6fa">More...</a><br /></td></tr>
<tr class="separator:ga3bee80d10b28d6519923e8838760d6fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8962fa6954967cfcae1c54c2c71afe6e"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___d_m_a.html#ga8962fa6954967cfcae1c54c2c71afe6e">LL_I2S_IsEnabledDMAReq_TX</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:ga8962fa6954967cfcae1c54c2c71afe6e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check if DMA Tx is enabled @rmtoll CR2 TXDMAEN LL_I2S_IsEnabledDMAReq_TX.  <a href="group___i2_s___l_l___e_f___d_m_a.html#ga8962fa6954967cfcae1c54c2c71afe6e">More...</a><br /></td></tr>
<tr class="separator:ga8962fa6954967cfcae1c54c2c71afe6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac54304519dfbf7d3ac924af68fe2276b"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___d_a_t_a.html#gac54304519dfbf7d3ac924af68fe2276b">LL_I2S_ReceiveData16</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx)</td></tr>
<tr class="memdesc:gac54304519dfbf7d3ac924af68fe2276b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read 16-Bits in data register @rmtoll DR DR LL_I2S_ReceiveData16.  <a href="group___i2_s___l_l___e_f___d_a_t_a.html#gac54304519dfbf7d3ac924af68fe2276b">More...</a><br /></td></tr>
<tr class="separator:gac54304519dfbf7d3ac924af68fe2276b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga161a02defb5f12115b469aaa9828bbd3"><td class="memItemLeft" align="right" valign="top">__STATIC_INLINE void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___i2_s___l_l___e_f___d_a_t_a.html#ga161a02defb5f12115b469aaa9828bbd3">LL_I2S_TransmitData16</a> (<a class="el" href="struct_s_p_i___type_def.html">SPI_TypeDef</a> *SPIx, uint16_t TxData)</td></tr>
<tr class="memdesc:ga161a02defb5f12115b469aaa9828bbd3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write 16-Bits in data register @rmtoll DR DR LL_I2S_TransmitData16.  <a href="group___i2_s___l_l___e_f___d_a_t_a.html#ga161a02defb5f12115b469aaa9828bbd3">More...</a><br /></td></tr>
<tr class="separator:ga161a02defb5f12115b469aaa9828bbd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >Header file of SPI LL module. </p>
<dl class="section author"><dt>Author</dt><dd>MCD Application Team</dd></dl>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<h2><center>&copy; COPYRIGHT(c) 2017 STMicroelectronics</center></h2>
<p >Redistribution and use in source and binary forms, with or without modification, are permitted provided that the following conditions are met:</p><ol type="1">
<li>Redistributions of source code must retain the above copyright notice, this list of conditions and the following disclaimer.</li>
<li>Redistributions in binary form must reproduce the above copyright notice, this list of conditions and the following disclaimer in the documentation and/or other materials provided with the distribution.</li>
<li>Neither the name of STMicroelectronics nor the names of its contributors may be used to endorse or promote products derived from this software without specific prior written permission.</li>
</ol>
<p >THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE. </p>
</div></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.2
</small></address>
</body>
</html>
