# ACE203_Advanced_Digital_Design
Lab exercises in VHDL and reports for the course "Advanced Digital Design", Spring Semester 2017, ECE, Technical University of Crete.
