{
  "creator": "Yosys 0.26+1 (git sha1 b1a011138, aarch64-apple-darwin20.2-clang 10.0.0-4ubuntu1 -fPIC -Os)",
  "modules": {
    "ALU": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:623.1-706.10"
      },
      "parameter_default_values": {
        "ALU_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "SUM": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CIN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:628.24-628.27"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:630.25-630.29"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:625.7-625.9"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:626.7-626.9"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:627.7-627.9"
          }
        },
        "SUM": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:629.8-629.11"
          }
        }
      }
    },
    "DFF": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:170.1-181.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:170.33-170.36"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:170.38-170.39"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:170.24-170.25"
          }
        }
      }
    },
    "DFFC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:318.1-334.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:318.42-318.47"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:318.37-318.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:318.34-318.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:318.25-318.26"
          }
        }
      }
    },
    "DFFCE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:337.1-354.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:337.43-337.45"
          }
        },
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:337.47-337.52"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:337.38-337.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:337.35-337.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:337.26-337.27"
          }
        }
      }
    },
    "DFFE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:184.1-198.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:184.42-184.44"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:184.37-184.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:184.34-184.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:184.25-184.26"
          }
        }
      }
    },
    "DFFN": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:357.1-368.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:357.34-357.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:357.39-357.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:357.25-357.26"
          }
        }
      }
    },
    "DFFNC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:505.1-521.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:505.43-505.48"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:505.38-505.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:505.35-505.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:505.26-505.27"
          }
        }
      }
    },
    "DFFNCE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:524.1-541.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:524.44-524.46"
          }
        },
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:524.48-524.53"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:524.39-524.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:524.36-524.37"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:524.27-524.28"
          }
        }
      }
    },
    "DFFNE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:371.1-385.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:371.43-371.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:371.38-371.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:371.35-371.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:371.26-371.27"
          }
        }
      }
    },
    "DFFNP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:466.1-482.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:466.38-466.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:466.35-466.36"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:466.43-466.49"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:466.26-466.27"
          }
        }
      }
    },
    "DFFNPE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:485.1-502.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:485.44-485.46"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:485.39-485.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:485.36-485.37"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:485.48-485.54"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:485.27-485.28"
          }
        }
      }
    },
    "DFFNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:427.1-443.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:427.38-427.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:427.35-427.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:427.26-427.27"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:427.43-427.48"
          }
        }
      }
    },
    "DFFNRE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:446.1-463.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:446.44-446.46"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:446.39-446.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:446.36-446.37"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:446.27-446.28"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:446.48-446.53"
          }
        }
      }
    },
    "DFFNS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:388.1-404.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:388.38-388.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:388.35-388.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:388.26-388.27"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:388.43-388.46"
          }
        }
      }
    },
    "DFFNSE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:407.1-424.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:407.44-407.46"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:407.39-407.42"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:407.36-407.37"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:407.27-407.28"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:407.48-407.51"
          }
        }
      }
    },
    "DFFP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:279.1-295.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:279.37-279.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:279.34-279.35"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:279.42-279.48"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:279.25-279.26"
          }
        }
      }
    },
    "DFFPE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:298.1-315.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "PRESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:298.43-298.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:298.38-298.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:298.35-298.36"
          }
        },
        "PRESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:298.47-298.53"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:298.26-298.27"
          }
        }
      }
    },
    "DFFR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:240.1-256.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:240.37-240.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:240.34-240.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:240.25-240.26"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:240.42-240.47"
          }
        }
      }
    },
    "DFFRE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:259.1-276.10"
      },
      "parameter_default_values": {
        "INIT": "0"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:259.43-259.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:259.38-259.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:259.35-259.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:259.26-259.27"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:259.47-259.52"
          }
        }
      }
    },
    "DFFS": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:201.1-217.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:201.37-201.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:201.34-201.35"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:201.25-201.26"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:201.42-201.45"
          }
        }
      }
    },
    "DFFSE": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:220.1-237.10"
      },
      "parameter_default_values": {
        "INIT": "1"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SET": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:220.43-220.45"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:220.38-220.41"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:220.35-220.36"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "1",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:220.26-220.27"
          }
        },
        "SET": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:220.47-220.50"
          }
        }
      }
    },
    "DP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1333.1-1418.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000010000",
        "BIT_WIDTH_1": "00000000000000000000000000010000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE0": "0",
        "READ_MODE1": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE0": "00",
        "WRITE_MODE1": "00"
      },
      "ports": {
        "DOA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "DOB": {
          "direction": "output",
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "DIA": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ]
        },
        "DIB": {
          "direction": "input",
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 66, 67, 68 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "OCEA": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "OCEB": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 106 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1411.14-1411.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1411.19-1411.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 66, 67, 68 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1410.13-1410.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1414.7-1414.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1414.12-1414.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1413.7-1413.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1413.13-1413.17"
          }
        },
        "DIA": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1409.14-1409.17"
          }
        },
        "DIB": {
          "hide_name": 0,
          "bits": [ 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1409.19-1409.22"
          }
        },
        "DOA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1408.15-1408.18"
          }
        },
        "DOB": {
          "hide_name": 0,
          "bits": [ 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1408.20-1408.23"
          }
        },
        "OCEA": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1415.7-1415.11"
          }
        },
        "OCEB": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1415.13-1415.17"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1416.7-1416.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1416.15-1416.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1412.7-1412.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1412.13-1412.17"
          }
        }
      }
    },
    "DPX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1421.1-1506.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000010010",
        "BIT_WIDTH_1": "00000000000000000000000000010010",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE0": "0",
        "READ_MODE1": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE0": "00",
        "WRITE_MODE1": "00"
      },
      "ports": {
        "DOA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "DOB": {
          "direction": "output",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "DIA": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ]
        },
        "DIB": {
          "direction": "input",
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 74, 75, 76 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "OCEA": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "OCEB": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 113 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 114 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1499.14-1499.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1499.19-1499.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 74, 75, 76 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1498.13-1498.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1502.7-1502.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1502.12-1502.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1501.7-1501.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1501.13-1501.17"
          }
        },
        "DIA": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1497.14-1497.17"
          }
        },
        "DIB": {
          "hide_name": 0,
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1497.19-1497.22"
          }
        },
        "DOA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1496.15-1496.18"
          }
        },
        "DOB": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1496.20-1496.23"
          }
        },
        "OCEA": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1503.7-1503.11"
          }
        },
        "OCEB": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1503.13-1503.17"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1504.7-1504.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1504.15-1504.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1500.7-1500.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1500.13-1500.17"
          }
        }
      }
    },
    "GND": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:549.1-551.10"
      },
      "ports": {
        "G": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "G": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:549.19-549.20"
          }
        }
      }
    },
    "GSR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:618.1-620.10"
      },
      "ports": {
        "GSRI": {
          "direction": "input",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GSRI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:618.19-618.23"
          }
        }
      }
    },
    "IBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:553.1-560.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$295": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000000000",
            "T_FALL_MIN": "00000000000000000000000000000000",
            "T_FALL_TYP": "00000000000000000000000000000000",
            "T_RISE_MAX": "00000000000000000000000000000000",
            "T_RISE_MIN": "00000000000000000000000000000000",
            "T_RISE_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:556.3-556.16"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:553.29-553.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:553.20-553.21"
          }
        }
      }
    },
    "IOBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:577.1-583.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "IO": {
          "direction": "inout",
          "bits": [ 3 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "OEN": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:578.9-578.10"
          }
        },
        "IO": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:580.9-580.11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:579.10-579.11"
          }
        },
        "OEN": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:578.11-578.14"
          }
        }
      }
    },
    "LUT1": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:2.1-8.10"
      },
      "parameter_default_values": {
        "INIT": "00"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$178": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:5.3-5.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:2.20-2.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:2.29-2.31"
          }
        }
      }
    },
    "LUT2": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:11.1-19.10"
      },
      "parameter_default_values": {
        "INIT": "0000"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$specify$179": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100000",
            "T_FALL_MIN": "00000000000000000000010010100000",
            "T_FALL_TYP": "00000000000000000000010010100000",
            "T_RISE_MAX": "00000000000000000000001101100011",
            "T_RISE_MIN": "00000000000000000000001101100011",
            "T_RISE_TYP": "00000000000000000000001101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:14.3-14.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$180": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:15.3-15.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:11.20-11.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:11.29-11.31"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:11.33-11.35"
          }
        }
      }
    },
    "LUT3": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:22.1-32.10"
      },
      "parameter_default_values": {
        "INIT": "00000000"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$181": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010111001110",
            "T_FALL_MIN": "00000000000000000000010111001110",
            "T_FALL_TYP": "00000000000000000000010111001110",
            "T_RISE_MAX": "00000000000000000000010000011110",
            "T_RISE_MIN": "00000000000000000000010000011110",
            "T_RISE_TYP": "00000000000000000000010000011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:25.3-25.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$182": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100000",
            "T_FALL_MIN": "00000000000000000000010010100000",
            "T_FALL_TYP": "00000000000000000000010010100000",
            "T_RISE_MAX": "00000000000000000000001101100011",
            "T_RISE_MIN": "00000000000000000000001101100011",
            "T_RISE_TYP": "00000000000000000000001101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:26.3-26.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$183": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:27.3-27.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:22.20-22.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:22.29-22.31"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:22.33-22.35"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:22.37-22.39"
          }
        }
      }
    },
    "LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:35.1-47.10"
      },
      "parameter_default_values": {
        "INIT": "0000000000000000"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
        "$specify$184": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010111001110",
            "T_FALL_MIN": "00000000000000000000010111001110",
            "T_FALL_TYP": "00000000000000000000010111001110",
            "T_RISE_MAX": "00000000000000000000010000011110",
            "T_RISE_MIN": "00000000000000000000010000011110",
            "T_RISE_TYP": "00000000000000000000010000011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:38.3-38.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$185": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011000101111",
            "T_FALL_MIN": "00000000000000000000011000101111",
            "T_FALL_TYP": "00000000000000000000011000101111",
            "T_RISE_MAX": "00000000000000000000010000011101",
            "T_RISE_MIN": "00000000000000000000010000011101",
            "T_RISE_TYP": "00000000000000000000010000011101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:39.3-39.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$186": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100000",
            "T_FALL_MIN": "00000000000000000000010010100000",
            "T_FALL_TYP": "00000000000000000000010010100000",
            "T_RISE_MAX": "00000000000000000000001101100011",
            "T_RISE_MIN": "00000000000000000000001101100011",
            "T_RISE_TYP": "00000000000000000000001101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:40.3-40.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$187": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110000110",
            "T_FALL_MIN": "00000000000000000000001110000110",
            "T_FALL_TYP": "00000000000000000000001110000110",
            "T_RISE_MAX": "00000000000000000000001000101011",
            "T_RISE_MIN": "00000000000000000000001000101011",
            "T_RISE_TYP": "00000000000000000000001000101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:41.3-41.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:35.20-35.21"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:35.29-35.31"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:35.33-35.35"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:35.37-35.39"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:35.41-35.43"
          }
        }
      }
    },
    "MUX2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:99.1-111.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$214": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:105.3-105.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$215": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:106.3-106.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$216": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010101000",
            "T_FALL_MIN": "00000000000000000000001010101000",
            "T_FALL_TYP": "00000000000000000000001010101000",
            "T_RISE_MAX": "00000000000000000000000111100110",
            "T_RISE_MIN": "00000000000000000000000111100110",
            "T_RISE_TYP": "00000000000000000000000111100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:107.3-107.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:100.9-100.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:100.12-100.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:102.10-102.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:101.9-101.11"
          }
        }
      }
    },
    "MUX2_LUT5": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:113.1-125.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$217": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:119.3-119.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$218": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010100000",
            "T_FALL_MIN": "00000000000000000000000010100000",
            "T_FALL_TYP": "00000000000000000000000010100000",
            "T_RISE_MAX": "00000000000000000000000010001101",
            "T_RISE_MIN": "00000000000000000000000010001101",
            "T_RISE_TYP": "00000000000000000000000010001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:120.3-120.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$219": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010101000",
            "T_FALL_MIN": "00000000000000000000001010101000",
            "T_FALL_TYP": "00000000000000000000001010101000",
            "T_RISE_MAX": "00000000000000000000000111100110",
            "T_RISE_MIN": "00000000000000000000000111100110",
            "T_RISE_TYP": "00000000000000000000000111100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:121.3-121.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:114.9-114.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:114.12-114.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:116.10-116.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:115.9-115.11"
          }
        }
      }
    },
    "MUX2_LUT6": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:127.1-139.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$220": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:133.3-133.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$221": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:134.3-134.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$222": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:135.3-135.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:128.9-128.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:128.12-128.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:130.10-130.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:129.9-129.11"
          }
        }
      }
    },
    "MUX2_LUT7": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:141.1-153.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$223": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:147.3-147.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$224": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:148.3-148.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$225": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:149.3-149.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:142.9-142.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:142.12-142.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:144.10-144.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:143.9-143.11"
          }
        }
      }
    },
    "MUX2_LUT8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:155.1-167.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
        "$specify$226": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:161.3-161.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$227": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011111111",
            "T_FALL_MIN": "00000000000000000000000011111111",
            "T_FALL_TYP": "00000000000000000000000011111111",
            "T_RISE_MAX": "00000000000000000000000010001000",
            "T_RISE_MIN": "00000000000000000000000010001000",
            "T_RISE_TYP": "00000000000000000000000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:162.3-162.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$228": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:163.3-163.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        }
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:156.9-156.11"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:156.12-156.14"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:158.10-158.11"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:157.9-157.11"
          }
        }
      }
    },
    "OBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:562.1-569.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$296": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000000000",
            "T_FALL_MIN": "00000000000000000000000000000000",
            "T_FALL_TYP": "00000000000000000000000000000000",
            "T_RISE_MAX": "00000000000000000000000000000000",
            "T_RISE_MIN": "00000000000000000000000000000000",
            "T_RISE_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:565.3-565.16"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:562.29-562.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:562.20-562.21"
          }
        }
      }
    },
    "ODDR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:594.1-603.10"
      },
      "parameter_default_values": {
        "INIT": "00000000000000000000000000000000",
        "TXCLK_POL": "00000000000000000000000000000000"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TX": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:598.8-598.11"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:595.8-595.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:596.8-596.10"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:599.9-599.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:600.9-600.11"
          }
        },
        "TX": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:597.8-597.10"
          }
        }
      }
    },
    "ODDRC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:606.1-616.10"
      },
      "parameter_default_values": {
        "INIT": "00000000000000000000000000000000",
        "TXCLK_POL": "00000000000000000000000000000000"
      },
      "ports": {
        "D0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLEAR": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TX": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "Q1": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLEAR": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:609.8-609.13"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:611.8-611.11"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:607.8-607.10"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:608.8-608.10"
          }
        },
        "Q0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:612.9-612.11"
          }
        },
        "Q1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:613.9-613.11"
          }
        },
        "TX": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:610.8-610.10"
          }
        }
      }
    },
    "OSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1603.1-1608.10"
      },
      "parameter_default_values": {
        "DEVICE": "GW1N-4",
        "FREQ_DIV": "00000000000000000000000001100100"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1604.8-1604.14"
          }
        }
      }
    },
    "OSCF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1620.1-1627.10"
      },
      "parameter_default_values": {
        "FREQ_DIV": "00000000000000000000000001100100"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "OSCOUT30M": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "OSCEN": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCEN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1621.7-1621.12"
          }
        },
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1623.8-1623.14"
          }
        },
        "OSCOUT30M": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1624.8-1624.17"
          }
        }
      }
    },
    "OSCH": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1630.1-1634.10"
      },
      "parameter_default_values": {
        "FREQ_DIV": "00000000000000000000000001100000"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1631.8-1631.14"
          }
        }
      }
    },
    "OSCZ": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1611.1-1617.10"
      },
      "parameter_default_values": {
        "FREQ_DIV": "00000000000000000000000001100100"
      },
      "ports": {
        "OSCOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "OSCEN": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "OSCEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1612.7-1612.12"
          }
        },
        "OSCOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1614.8-1614.14"
          }
        }
      }
    },
    "PLLVR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1556.1-1600.10"
      },
      "parameter_default_values": {
        "CLKFB_SEL": "internal",
        "CLKOUTD3_SRC": "CLKOUT",
        "CLKOUTD_BYPASS": "false",
        "CLKOUTD_SRC": "CLKOUT",
        "CLKOUTP_BYPASS": "false",
        "CLKOUTP_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUTP_FT_DIR": "1",
        "CLKOUT_BYPASS": "false",
        "CLKOUT_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUT_FT_DIR": "1",
        "DEVICE": "GW1NS-4",
        "DUTYDA_SEL": "1000 ",
        "DYN_DA_EN": "false",
        "DYN_FBDIV_SEL": "false",
        "DYN_IDIV_SEL": "false",
        "DYN_ODIV_SEL": "false",
        "DYN_SDIV_SEL": "00000000000000000000000000000010",
        "FBDIV_SEL": "00000000000000000000000000000000",
        "FCLKIN": "100.0",
        "IDIV_SEL": "00000000000000000000000000000000",
        "ODIV_SEL": "00000000000000000000000000001000",
        "PSDA_SEL": "0000 "
      },
      "ports": {
        "CLKOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLKOUTP": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CLKOUTD": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "CLKOUTD3": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "CLKIN": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CLKFB": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "FBDSEL": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13, 14 ]
        },
        "IDSEL": {
          "direction": "input",
          "bits": [ 15, 16, 17, 18, 19, 20 ]
        },
        "ODSEL": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26 ]
        },
        "DUTYDA": {
          "direction": "input",
          "bits": [ 27, 28, 29, 30 ]
        },
        "PSDA": {
          "direction": "input",
          "bits": [ 31, 32, 33, 34 ]
        },
        "FDLY": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "RESET_P": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "VREN": {
          "direction": "input",
          "bits": [ 41 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKFB": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1558.7-1558.12"
          }
        },
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1557.7-1557.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1568.8-1568.14"
          }
        },
        "CLKOUTD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1571.8-1571.15"
          }
        },
        "CLKOUTD3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1572.8-1572.16"
          }
        },
        "CLKOUTP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1570.8-1570.15"
          }
        },
        "DUTYDA": {
          "hide_name": 0,
          "bits": [ 27, 28, 29, 30 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1565.13-1565.19"
          }
        },
        "FBDSEL": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1561.13-1561.19"
          }
        },
        "FDLY": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1564.18-1564.22"
          }
        },
        "IDSEL": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18, 19, 20 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1562.13-1562.18"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1569.8-1569.12"
          }
        },
        "ODSEL": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1563.13-1563.18"
          }
        },
        "PSDA": {
          "hide_name": 0,
          "bits": [ 31, 32, 33, 34 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1564.13-1564.17"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1559.7-1559.12"
          }
        },
        "RESET_P": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1560.7-1560.14"
          }
        },
        "VREN": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1566.7-1566.11"
          }
        }
      }
    },
    "RAM16S1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:709.1-741.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 9 ]
        }
      },
      "cells": {
        "$specify$305": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:720.2-720.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4, 5, 6, 7 ]
          }
        },
        "$specify$306": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:721.2-721.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 3 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$307": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:722.2-722.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 8 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$308": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:723.2-723.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5, 6, 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$309": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:724.2-724.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        }
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:713.13-713.15"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:716.7-716.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:714.7-714.9"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:715.8-715.10"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:717.7-717.10"
          }
        }
      }
    },
    "RAM16S2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:744.1-780.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 4, 5 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 11 ]
        }
      },
      "cells": {
        "$specify$310": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000010",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:756.2-756.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ]
          }
        },
        "$specify$311": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000010",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:757.2-757.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 11 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$312": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:758.2-758.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 11 ],
            "DST_EN": [ "1" ],
            "SRC": [ 10 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$313": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:759.2-759.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 11 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$314": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000010",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:760.2-760.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x" ],
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 11 ]
          }
        }
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:749.13-749.15"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:752.7-752.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:750.13-750.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:751.14-751.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:753.7-753.10"
          }
        }
      }
    },
    "RAM16S4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:783.1-827.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000",
        "INIT_2": "0000000000000000",
        "INIT_3": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 15 ]
        }
      },
      "cells": {
        "$specify$315": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000100",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:797.2-797.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ]
          }
        },
        "$specify$316": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:798.2-798.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$317": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:799.2-799.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 14 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$318": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:800.2-800.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$319": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000100",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:801.2-801.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 15 ]
          }
        }
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:790.13-790.15"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:793.7-793.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:791.13-791.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:792.14-792.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:794.7-794.10"
          }
        }
      }
    },
    "RAM16SDP1": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:830.1-863.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
        "$specify$320": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:842.2-842.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8, 9, 10, 11 ]
          }
        },
        "$specify$321": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:843.2-843.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 13 ],
            "DST_EN": [ "1" ],
            "SRC": [ 3 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$322": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:844.2-844.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 13 ],
            "DST_EN": [ "1" ],
            "SRC": [ 12 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$323": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:845.2-845.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 13 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5, 6, 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$324": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:846.2-846.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 13 ]
          }
        }
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:838.7-838.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:836.7-836.9"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:837.8-837.10"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:835.13-835.16"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:834.13-834.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:839.7-839.10"
          }
        }
      }
    },
    "RAM16SDP2": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:866.1-903.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 4, 5 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 15 ]
        }
      },
      "cells": {
        "$specify$325": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000010",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:879.2-879.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ]
          }
        },
        "$specify$326": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000010",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:880.2-880.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 4, 5 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$327": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:881.2-881.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 14 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$328": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:882.2-882.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 15 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$329": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000010",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:883.2-883.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x" ],
            "DST": [ 2, 3 ],
            "EN": [ "1" ],
            "SRC": [ 15 ]
          }
        }
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:875.7-875.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:873.13-873.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:874.14-874.16"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:872.13-872.16"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:871.13-871.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:876.7-876.10"
          }
        }
      }
    },
    "RAM16SDP4": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:906.1-951.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000",
        "INIT_1": "0000000000000000",
        "INIT_2": "0000000000000000",
        "INIT_3": "0000000000000000"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9 ]
        },
        "WAD": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13 ]
        },
        "RAD": {
          "direction": "input",
          "bits": [ 14, 15, 16, 17 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 19 ]
        }
      },
      "cells": {
        "$specify$330": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000100",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "T_FALL_MAX": "00000000000000000000000110010101",
            "T_FALL_MIN": "00000000000000000000000110010101",
            "T_FALL_TYP": "00000000000000000000000110010101",
            "T_RISE_MAX": "00000000000000000000000100001110",
            "T_RISE_MIN": "00000000000000000000000100001110",
            "T_RISE_TYP": "00000000000000000000000100001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:921.2-921.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 14, 15, 16, 17 ]
          }
        },
        "$specify$331": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:922.2-922.30"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 19 ],
            "DST_EN": [ "1" ],
            "SRC": [ 6, 7, 8, 9 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$332": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:923.2-923.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 19 ],
            "DST_EN": [ "1" ],
            "SRC": [ 18 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$333": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:924.2-924.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 19 ],
            "DST_EN": [ "1" ],
            "SRC": [ 10, 11, 12, 13 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$334": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000100",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000110101",
            "T_FALL_MIN": "00000000000000000000001000110101",
            "T_FALL_TYP": "00000000000000000000001000110101",
            "T_RISE_MAX": "00000000000000000000000111011010",
            "T_RISE_MIN": "00000000000000000000000111011010",
            "T_RISE_TYP": "00000000000000000000000111011010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:925.2-925.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5 ],
            "EN": [ "1" ],
            "SRC": [ 19 ]
          }
        }
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:917.7-917.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:915.13-915.15"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:916.14-916.16"
          }
        },
        "RAD": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:914.13-914.16"
          }
        },
        "WAD": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:913.13-913.16"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:918.7-918.10"
          }
        }
      }
    },
    "SDP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1130.1-1228.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000100000",
        "BIT_WIDTH_1": "00000000000000000000000000100000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 66, 67, 68 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 97 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 99 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 100 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 102 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 103 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 105 ]
        }
      },
      "cells": {
        "$specify$335": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000100000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000111101101",
            "T_FALL_MIN": "00000000000000000000000111101101",
            "T_FALL_TYP": "00000000000000000000000111101101",
            "T_RISE_MAX": "00000000000000000000000110100011",
            "T_RISE_MIN": "00000000000000000000000110100011",
            "T_RISE_TYP": "00000000000000000000000110100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1213.2-1213.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "EN": [ "1" ],
            "SRC": [ 100 ]
          }
        },
        "$specify$336": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1214.2-1214.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 104 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$337": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1215.2-1215.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 105 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$338": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1216.2-1216.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 103 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$339": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1217.2-1217.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 101 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$340": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1218.2-1218.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 102 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$341": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1219.2-1219.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 103 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$342": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1220.2-1220.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 97 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$343": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1221.2-1221.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 98 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$344": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000100000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1222.2-1222.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$345": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1223.2-1223.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$346": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1224.2-1224.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 100 ],
            "DST_EN": [ "1" ],
            "SRC": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$347": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1225.2-1225.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 99 ],
            "DST_EN": [ "1" ],
            "SRC": [ 66, 67, 68 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1205.14-1205.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1205.19-1205.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 66, 67, 68 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1204.13-1204.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1208.7-1208.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1208.12-1208.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1207.7-1207.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1207.13-1207.17"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1203.14-1203.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1202.15-1202.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1209.7-1209.10"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1210.7-1210.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1210.15-1210.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 97 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1206.7-1206.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1206.13-1206.17"
          }
        }
      }
    },
    "SDPX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1231.1-1329.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH_0": "00000000000000000000000000100100",
        "BIT_WIDTH_1": "00000000000000000000000000100100",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 74, 75, 76 ]
        },
        "ADA": {
          "direction": "input",
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
        },
        "ADB": {
          "direction": "input",
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ]
        },
        "WREA": {
          "direction": "input",
          "bits": [ 105 ]
        },
        "WREB": {
          "direction": "input",
          "bits": [ 106 ]
        },
        "CLKA": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "CLKB": {
          "direction": "input",
          "bits": [ 108 ]
        },
        "CEA": {
          "direction": "input",
          "bits": [ 109 ]
        },
        "CEB": {
          "direction": "input",
          "bits": [ 110 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 111 ]
        },
        "RESETA": {
          "direction": "input",
          "bits": [ 112 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 113 ]
        }
      },
      "cells": {
        "$specify$348": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000100100",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000111101101",
            "T_FALL_MIN": "00000000000000000000000111101101",
            "T_FALL_TYP": "00000000000000000000000111101101",
            "T_RISE_MAX": "00000000000000000000000110100011",
            "T_RISE_MIN": "00000000000000000000000110100011",
            "T_RISE_TYP": "00000000000000000000000110100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1314.2-1314.43"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
            "EN": [ "1" ],
            "SRC": [ 108 ]
          }
        },
        "$specify$349": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1315.2-1315.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 112 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$350": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1316.2-1316.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 113 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$351": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1317.2-1317.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 111 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$352": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1318.2-1318.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 109 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$353": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1319.2-1319.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 110 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$354": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1320.2-1320.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 111 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$355": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1321.2-1321.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 105 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$356": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1322.2-1322.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 106 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$357": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000100100",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1323.2-1323.31"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$358": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1324.2-1324.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$359": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001110",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1325.2-1325.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 108 ],
            "DST_EN": [ "1" ],
            "SRC": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$360": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000111110",
            "T_LIMIT_MIN": "00000000000000000000000000111110",
            "T_LIMIT_TYP": "00000000000000000000000000111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1326.2-1326.35"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 107 ],
            "DST_EN": [ "1" ],
            "SRC": [ 74, 75, 76 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "ADA": {
          "hide_name": 0,
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1306.14-1306.17"
          }
        },
        "ADB": {
          "hide_name": 0,
          "bits": [ 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1306.19-1306.22"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 74, 75, 76 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1305.13-1305.19"
          }
        },
        "CEA": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1309.7-1309.10"
          }
        },
        "CEB": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1309.12-1309.15"
          }
        },
        "CLKA": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1308.7-1308.11"
          }
        },
        "CLKB": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1308.13-1308.17"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1304.14-1304.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1303.15-1303.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1310.7-1310.10"
          }
        },
        "RESETA": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1311.7-1311.13"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1311.15-1311.21"
          }
        },
        "WREA": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1307.7-1307.11"
          }
        },
        "WREB": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1307.13-1307.17"
          }
        }
      }
    },
    "SP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:955.1-1039.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH": "00000000000000000000000000100000",
        "BLK_SEL": "000",
        "INIT_RAM_00": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE": "00"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 66, 67, 68 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 85 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 86 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 87 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1032.14-1032.16"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 66, 67, 68 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1031.13-1031.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1035.7-1035.9"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1034.7-1034.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1030.14-1030.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1029.15-1029.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1036.7-1036.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1037.7-1037.12"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1033.7-1033.10"
          }
        }
      }
    },
    "SPX9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1042.1-1126.10"
      },
      "parameter_default_values": {
        "BIT_WIDTH": "00000000000000000000000000100100",
        "BLK_SEL": "000",
        "INIT_RAM_00": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_01": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_02": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_03": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_04": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_05": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_06": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_07": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_08": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_09": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_0F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_10": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_11": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_12": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_13": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_14": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_15": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_16": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_17": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_18": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_19": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_1F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_20": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_21": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_22": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_23": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_24": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_25": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_26": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_27": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_28": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_29": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_2F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_30": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_31": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_32": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_33": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_34": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_35": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_36": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_37": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_38": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_39": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3A": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3B": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3C": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3D": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3E": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_RAM_3F": "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "READ_MODE": "0",
        "RESET_MODE": "SYNC",
        "WRITE_MODE": "00"
      },
      "ports": {
        "DO": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        },
        "BLKSEL": {
          "direction": "input",
          "bits": [ 74, 75, 76 ]
        },
        "AD": {
          "direction": "input",
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ]
        },
        "WRE": {
          "direction": "input",
          "bits": [ 91 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 92 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 93 ]
        },
        "OCE": {
          "direction": "input",
          "bits": [ 94 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 95 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "AD": {
          "hide_name": 0,
          "bits": [ 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1119.14-1119.16"
          }
        },
        "BLKSEL": {
          "hide_name": 0,
          "bits": [ 74, 75, 76 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1118.13-1118.19"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 93 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1122.7-1122.9"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 92 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1121.7-1121.10"
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1117.14-1117.16"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1116.15-1116.17"
          }
        },
        "OCE": {
          "hide_name": 0,
          "bits": [ 94 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1123.7-1123.10"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 95 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1124.7-1124.12"
          }
        },
        "WRE": {
          "hide_name": 0,
          "bits": [ 91 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1120.7-1120.10"
          }
        }
      }
    },
    "TBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:571.1-575.10"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "OEN": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:572.9-572.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:573.10-573.11"
          }
        },
        "OEN": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:572.12-572.15"
          }
        }
      }
    },
    "TLVDS_OBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:585.1-591.10"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "OB": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:586.9-586.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:587.10-587.11"
          }
        },
        "OB": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:588.10-588.12"
          }
        }
      }
    },
    "VCC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:545.1-547.10"
      },
      "ports": {
        "V": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "V": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:545.19-545.20"
          }
        }
      }
    },
    "__APICULA_LUT5": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000010",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:50.1-58.10"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        }
      },
      "cells": {
        "$specify$188": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001100110",
            "T_FALL_MIN": "00000000000000000000011001100110",
            "T_FALL_TYP": "00000000000000000000011001100110",
            "T_RISE_MAX": "00000000000000000000010010100011",
            "T_RISE_MIN": "00000000000000000000010010100011",
            "T_RISE_TYP": "00000000000000000000010010100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:52.3-52.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$189": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001100110",
            "T_FALL_MIN": "00000000000000000000011001100110",
            "T_FALL_TYP": "00000000000000000000011001100110",
            "T_RISE_MAX": "00000000000000000000010010100000",
            "T_RISE_MIN": "00000000000000000000010010100000",
            "T_RISE_TYP": "00000000000000000000010010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:53.3-53.28"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$190": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010101011011",
            "T_FALL_MIN": "00000000000000000000010101011011",
            "T_FALL_TYP": "00000000000000000000010101011011",
            "T_RISE_MAX": "00000000000000000000001111100011",
            "T_RISE_MIN": "00000000000000000000001111100011",
            "T_RISE_TYP": "00000000000000000000001111100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:54.3-54.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$191": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010001011100",
            "T_FALL_MIN": "00000000000000000000010001011100",
            "T_FALL_TYP": "00000000000000000000010001011100",
            "T_RISE_MAX": "00000000000000000000001100101000",
            "T_RISE_MIN": "00000000000000000000001100101000",
            "T_RISE_TYP": "00000000000000000000001100101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:55.3-55.27"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$192": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001010101000",
            "T_FALL_MIN": "00000000000000000000001010101000",
            "T_FALL_TYP": "00000000000000000000001010101000",
            "T_RISE_MAX": "00000000000000000000000111100110",
            "T_RISE_MIN": "00000000000000000000000111100110",
            "T_RISE_TYP": "00000000000000000000000111100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:56.3-56.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:50.30-50.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:50.39-50.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:50.43-50.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:50.47-50.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:50.51-50.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:50.55-50.57"
          }
        }
      }
    },
    "__APICULA_LUT6": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000100",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.1-70.10"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 8 ]
        }
      },
      "cells": {
        "$specify$193": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101100101",
            "T_FALL_MIN": "00000000000000000000011101100101",
            "T_FALL_TYP": "00000000000000000000011101100101",
            "T_RISE_MAX": "00000000000000000000010100101011",
            "T_RISE_MIN": "00000000000000000000010100101011",
            "T_RISE_TYP": "00000000000000000000010100101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:63.3-63.40"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$194": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101100101",
            "T_FALL_MIN": "00000000000000000000011101100101",
            "T_FALL_TYP": "00000000000000000000011101100101",
            "T_RISE_MAX": "00000000000000000000010100101000",
            "T_RISE_MIN": "00000000000000000000010100101000",
            "T_RISE_TYP": "00000000000000000000010100101000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:64.3-64.40"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$195": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001011010",
            "T_FALL_MIN": "00000000000000000000011001011010",
            "T_FALL_TYP": "00000000000000000000011001011010",
            "T_RISE_MAX": "00000000000000000000010001101011",
            "T_RISE_MIN": "00000000000000000000010001101011",
            "T_RISE_TYP": "00000000000000000000010001101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:65.3-65.39"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$196": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010101011011",
            "T_FALL_MIN": "00000000000000000000010101011011",
            "T_FALL_TYP": "00000000000000000000010101011011",
            "T_RISE_MAX": "00000000000000000000001110110000",
            "T_RISE_MIN": "00000000000000000000001110110000",
            "T_RISE_TYP": "00000000000000000000001110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:66.3-66.39"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$197": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001110100111",
            "T_FALL_MIN": "00000000000000000000001110100111",
            "T_FALL_TYP": "00000000000000000000001110100111",
            "T_RISE_MAX": "00000000000000000000001001101110",
            "T_RISE_MIN": "00000000000000000000001001101110",
            "T_RISE_TYP": "00000000000000000000001001101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:67.3-67.38"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$198": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:68.3-68.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.30-61.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.39-61.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.43-61.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.47-61.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.51-61.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.55-61.57"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:61.59-61.61"
          }
        }
      }
    },
    "__APICULA_LUT7": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000001000",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.1-83.10"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "M2": {
          "direction": "input",
          "bits": [ 9 ]
        }
      },
      "cells": {
        "$specify$199": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100100",
            "T_FALL_MIN": "00000000000000000000100001100100",
            "T_FALL_TYP": "00000000000000000000100001100100",
            "T_RISE_MAX": "00000000000000000000010110110011",
            "T_RISE_MIN": "00000000000000000000010110110011",
            "T_RISE_TYP": "00000000000000000000010110110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:75.3-75.52"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$200": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100100",
            "T_FALL_MIN": "00000000000000000000100001100100",
            "T_FALL_TYP": "00000000000000000000100001100100",
            "T_RISE_MAX": "00000000000000000000010110110000",
            "T_RISE_MIN": "00000000000000000000010110110000",
            "T_RISE_TYP": "00000000000000000000010110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:76.3-76.52"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$201": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101011001",
            "T_FALL_MIN": "00000000000000000000011101011001",
            "T_FALL_TYP": "00000000000000000000011101011001",
            "T_RISE_MAX": "00000000000000000000010011110011",
            "T_RISE_MIN": "00000000000000000000010011110011",
            "T_RISE_TYP": "00000000000000000000010011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:77.3-77.51"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$202": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011001011010",
            "T_FALL_MIN": "00000000000000000000011001011010",
            "T_FALL_TYP": "00000000000000000000011001011010",
            "T_RISE_MAX": "00000000000000000000010000111000",
            "T_RISE_MIN": "00000000000000000000010000111000",
            "T_RISE_TYP": "00000000000000000000010000111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:78.3-78.51"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$203": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010010100110",
            "T_FALL_MIN": "00000000000000000000010010100110",
            "T_FALL_TYP": "00000000000000000000010010100110",
            "T_RISE_MAX": "00000000000000000000001011110110",
            "T_RISE_MIN": "00000000000000000000001011110110",
            "T_RISE_TYP": "00000000000000000000001011110110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:79.3-79.50"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$204": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001111010010",
            "T_FALL_MIN": "00000000000000000000001111010010",
            "T_FALL_TYP": "00000000000000000000001111010010",
            "T_RISE_MAX": "00000000000000000000001001100110",
            "T_RISE_MIN": "00000000000000000000001001100110",
            "T_RISE_TYP": "00000000000000000000001001100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:80.3-80.38"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        },
        "$specify$205": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:81.3-81.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.30-73.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.39-73.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.43-73.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.47-73.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.51-73.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.55-73.57"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.59-73.61"
          }
        },
        "M2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:73.63-73.65"
          }
        }
      }
    },
    "__APICULA_LUT8": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000010000",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.1-97.11"
      },
      "ports": {
        "F": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "M0": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "M1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "M2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "M3": {
          "direction": "input",
          "bits": [ 10 ]
        }
      },
      "cells": {
        "$specify$206": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100101100011",
            "T_FALL_MIN": "00000000000000000000100101100011",
            "T_FALL_TYP": "00000000000000000000100101100011",
            "T_RISE_MAX": "00000000000000000000011000111011",
            "T_RISE_MIN": "00000000000000000000011000111011",
            "T_RISE_TYP": "00000000000000000000011000111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:88.3-88.64"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$207": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100101100011",
            "T_FALL_MIN": "00000000000000000000100101100011",
            "T_FALL_TYP": "00000000000000000000100101100011",
            "T_RISE_MAX": "00000000000000000000011000111000",
            "T_RISE_MIN": "00000000000000000000011000111000",
            "T_RISE_TYP": "00000000000000000000011000111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:89.3-89.64"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$208": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001011000",
            "T_FALL_MIN": "00000000000000000000100001011000",
            "T_FALL_TYP": "00000000000000000000100001011000",
            "T_RISE_MAX": "00000000000000000000010101111011",
            "T_RISE_MIN": "00000000000000000000010101111011",
            "T_RISE_TYP": "00000000000000000000010101111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:90.3-90.63"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$209": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000011101011001",
            "T_FALL_MIN": "00000000000000000000011101011001",
            "T_FALL_TYP": "00000000000000000000011101011001",
            "T_RISE_MAX": "00000000000000000000010011000000",
            "T_RISE_MIN": "00000000000000000000010011000000",
            "T_RISE_TYP": "00000000000000000000010011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:91.3-91.63"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$210": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010110100101",
            "T_FALL_MIN": "00000000000000000000010110100101",
            "T_FALL_TYP": "00000000000000000000010110100101",
            "T_RISE_MAX": "00000000000000000000001101111110",
            "T_RISE_MIN": "00000000000000000000001101111110",
            "T_RISE_TYP": "00000000000000000000001101111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:92.3-92.62"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$211": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000010011010001",
            "T_FALL_MIN": "00000000000000000000010011010001",
            "T_FALL_TYP": "00000000000000000000010011010001",
            "T_RISE_MAX": "00000000000000000000001011101110",
            "T_RISE_MIN": "00000000000000000000001011101110",
            "T_RISE_TYP": "00000000000000000000001011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:93.3-93.50"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 8 ]
          }
        },
        "$specify$212": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001111010010",
            "T_FALL_MIN": "00000000000000000000001111010010",
            "T_FALL_TYP": "00000000000000000000001111010010",
            "T_RISE_MAX": "00000000000000000000001001100110",
            "T_RISE_MIN": "00000000000000000000001001100110",
            "T_RISE_TYP": "00000000000000000000001001100110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:94.3-94.38"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        },
        "$specify$213": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001011010011",
            "T_FALL_MIN": "00000000000000000000001011010011",
            "T_FALL_TYP": "00000000000000000000001011010011",
            "T_RISE_MAX": "00000000000000000000000111011110",
            "T_RISE_MIN": "00000000000000000000000111011110",
            "T_RISE_TYP": "00000000000000000000000111011110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:95.3-95.26"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 2 ],
            "EN": [ "1" ],
            "SRC": [ 10 ]
          }
        }
      },
      "netnames": {
        "F": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.30-86.31"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.39-86.41"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.43-86.45"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.47-86.49"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.51-86.53"
          }
        },
        "M0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.55-86.57"
          }
        },
        "M1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.59-86.61"
          }
        },
        "M2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.63-86.65"
          }
        },
        "M3": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:86.67-86.69"
          }
        }
      }
    },
    "rPLL": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1510.1-1553.10"
      },
      "parameter_default_values": {
        "CLKFB_SEL": "internal",
        "CLKOUTD3_SRC": "CLKOUT",
        "CLKOUTD_BYPASS": "false",
        "CLKOUTD_SRC": "CLKOUT",
        "CLKOUTP_BYPASS": "false",
        "CLKOUTP_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUTP_FT_DIR": "1",
        "CLKOUT_BYPASS": "false",
        "CLKOUT_DLY_STEP": "00000000000000000000000000000000",
        "CLKOUT_FT_DIR": "1",
        "DEVICE": "GW1N-1",
        "DUTYDA_SEL": "1000 ",
        "DYN_DA_EN": "false",
        "DYN_FBDIV_SEL": "false",
        "DYN_IDIV_SEL": "false",
        "DYN_ODIV_SEL": "false",
        "DYN_SDIV_SEL": "00000000000000000000000000000010",
        "FBDIV_SEL": "00000000000000000000000000000000",
        "FCLKIN": "100.0",
        "IDIV_SEL": "00000000000000000000000000000000",
        "ODIV_SEL": "00000000000000000000000000001000",
        "PSDA_SEL": "0000 "
      },
      "ports": {
        "CLKOUT": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "CLKOUTP": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "CLKOUTD": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "CLKOUTD3": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "CLKIN": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CLKFB": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "FBDSEL": {
          "direction": "input",
          "bits": [ 9, 10, 11, 12, 13, 14 ]
        },
        "IDSEL": {
          "direction": "input",
          "bits": [ 15, 16, 17, 18, 19, 20 ]
        },
        "ODSEL": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26 ]
        },
        "DUTYDA": {
          "direction": "input",
          "bits": [ 27, 28, 29, 30 ]
        },
        "PSDA": {
          "direction": "input",
          "bits": [ 31, 32, 33, 34 ]
        },
        "FDLY": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38 ]
        },
        "RESET": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "RESET_P": {
          "direction": "input",
          "bits": [ 40 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKFB": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1512.7-1512.12"
          }
        },
        "CLKIN": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1511.7-1511.12"
          }
        },
        "CLKOUT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1521.8-1521.14"
          }
        },
        "CLKOUTD": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1524.8-1524.15"
          }
        },
        "CLKOUTD3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1525.8-1525.16"
          }
        },
        "CLKOUTP": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1523.8-1523.15"
          }
        },
        "DUTYDA": {
          "hide_name": 0,
          "bits": [ 27, 28, 29, 30 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1519.13-1519.19"
          }
        },
        "FBDSEL": {
          "hide_name": 0,
          "bits": [ 9, 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1515.13-1515.19"
          }
        },
        "FDLY": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1518.18-1518.22"
          }
        },
        "IDSEL": {
          "hide_name": 0,
          "bits": [ 15, 16, 17, 18, 19, 20 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1516.13-1516.18"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1522.8-1522.12"
          }
        },
        "ODSEL": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1517.13-1517.18"
          }
        },
        "PSDA": {
          "hide_name": 0,
          "bits": [ 31, 32, 33, 34 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1518.13-1518.17"
          }
        },
        "RESET": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1513.7-1513.12"
          }
        },
        "RESET_P": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_sim.v:1514.7-1514.14"
          }
        }
      }
    },
    "top": {
      "attributes": {
        "top": "00000000000000000000000000000001",
        "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:68.1-300.10"
      },
      "parameter_default_values": {
        "STARTUP_WAIT": "00000000100110001001011010000000"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ioSclk": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "ioSdin": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "ioCs": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "ioDc": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "ioReset": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "i2cSda": {
          "direction": "inout",
          "bits": [ 8 ]
        },
        "i2cScl": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
        "a.byteToSendI2C_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 10 ],
            "CLK": [ 11 ],
            "D": [ 12 ],
            "Q": [ 13 ]
          }
        },
        "a.byteToSendI2C_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 10 ],
            "CLK": [ 11 ],
            "D": [ 14 ],
            "Q": [ 15 ]
          }
        },
        "a.byteToSendI2C_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 10 ],
            "CLK": [ 11 ],
            "D": [ 16 ],
            "Q": [ 17 ]
          }
        },
        "a.byteToSendI2C_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 10 ],
            "CLK": [ 11 ],
            "D": [ 18 ],
            "Q": [ 19 ]
          }
        },
        "a.byteToSendI2C_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 10 ],
            "I0": [ 20 ],
            "I1": [ 21 ]
          }
        },
        "a.byteToSendI2C_GND_G": {
          "hide_name": 0,
          "type": "GND",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "G": "output"
          },
          "connections": {
            "G": [ 22 ]
          }
        },
        "a.clk_IBUF_O": {
          "hide_name": 0,
          "type": "IBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 2 ],
            "O": [ 11 ]
          }
        },
        "a.counter_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 23 ],
            "CLK": [ 11 ],
            "D": [ 24 ],
            "Q": [ 25 ],
            "RESET": [ 26 ]
          }
        },
        "a.counter_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 23 ],
            "CLK": [ 11 ],
            "D": [ 27 ],
            "Q": [ 28 ],
            "RESET": [ 26 ]
          }
        },
        "a.counter_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 23 ],
            "CLK": [ 11 ],
            "D": [ 29 ],
            "Q": [ 30 ],
            "RESET": [ 26 ]
          }
        },
        "a.counter_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 23 ],
            "CLK": [ 11 ],
            "D": [ 31 ],
            "Q": [ 32 ],
            "RESET": [ 26 ]
          }
        },
        "a.counter_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 23 ],
            "CLK": [ 11 ],
            "D": [ 33 ],
            "Q": [ 34 ],
            "RESET": [ 26 ]
          }
        },
        "a.counter_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 23 ],
            "CLK": [ 11 ],
            "D": [ 35 ],
            "Q": [ 36 ],
            "RESET": [ 26 ]
          }
        },
        "a.counter_DFFRE_Q_6": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 23 ],
            "CLK": [ 11 ],
            "D": [ 37 ],
            "Q": [ 38 ],
            "RESET": [ 26 ]
          }
        },
        "a.counter_DFFRE_Q_7": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 23 ],
            "CLK": [ 11 ],
            "D": [ 39 ],
            "Q": [ 40 ],
            "RESET": [ 26 ]
          }
        },
        "a.counter_DFFRE_Q_7_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 39 ],
            "I0": [ 40 ]
          }
        },
        "a.counter_DFFRE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 23 ],
            "I0": [ 26 ],
            "I1": [ 41 ]
          }
        },
        "a.dataReady_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 42 ],
            "CLK": [ 11 ],
            "D": [ 43 ],
            "Q": [ 44 ],
            "SET": [ 22 ]
          }
        },
        "a.dataReady_DFFSE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 42 ],
            "I0": [ 45 ],
            "I1": [ 46 ],
            "I2": [ 47 ],
            "I3": [ 48 ]
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 43 ],
            "I0": [ 47 ],
            "I1": [ 48 ],
            "I2": [ 46 ]
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 49 ],
            "I0": [ 50 ],
            "I1": [ 43 ],
            "I2": [ 51 ],
            "I3": [ 21 ]
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 52 ],
            "I0": [ 53 ],
            "I1": [ 21 ],
            "I2": [ 50 ]
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001111010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 54 ],
            "I0": [ 53 ],
            "I1": [ 46 ],
            "I2": [ 48 ],
            "I3": [ 47 ]
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 53 ],
            "I0": [ 55 ],
            "I1": [ 56 ]
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F_I1_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 57 ],
            "I0": [ 56 ],
            "I1": [ 58 ],
            "I2": [ 55 ]
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F_I1_LUT3_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 59 ],
            "I0": [ 60 ],
            "I1": [ 61 ]
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F_I1_LUT3_I0_F_LUT2_F_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 62 ],
            "I0": [ 60 ],
            "I1": [ 21 ]
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F_I1_LUT3_I0_F_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 60 ],
            "I0": [ 63 ],
            "I1": [ 64 ],
            "I2": [ 55 ],
            "I3": [ 65 ]
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F_I1_LUT3_I0_F_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 61 ],
            "I0": [ 63 ],
            "I1": [ 65 ],
            "I2": [ 66 ],
            "I3": [ 55 ]
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F_I1_LUT3_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 67 ],
            "I0": [ 68 ],
            "I1": [ 69 ],
            "I2": [ 55 ]
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F_I1_LUT3_I0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 58 ],
            "I0": [ 70 ],
            "I1": [ 65 ],
            "I2": [ 71 ],
            "I3": [ 72 ]
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F_I1_LUT3_I0_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 68 ],
            "I0": [ 70 ],
            "I1": [ 71 ],
            "I2": [ 72 ],
            "I3": [ 65 ]
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F_I1_LUT3_I0_I1_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 73 ],
            "I0": [ 74 ],
            "I1": [ 68 ],
            "I2": [ 58 ],
            "I3": [ 55 ]
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 56 ],
            "I0": [ 70 ],
            "I1": [ 72 ],
            "I2": [ 71 ],
            "I3": [ 65 ]
          }
        },
        "a.dataReady_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 75 ],
            "I0": [ 76 ],
            "I1": [ 44 ]
          }
        },
        "a.dataReady_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 77 ],
            "I0": [ 44 ],
            "I1": [ 78 ],
            "I2": [ 79 ]
          }
        },
        "a.dataReady_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 80 ],
            "I0": [ 79 ],
            "I1": [ 78 ],
            "I2": [ 44 ]
          }
        },
        "a.enableI2C_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 81 ],
            "CLK": [ 11 ],
            "D": [ 82 ],
            "Q": [ 83 ]
          }
        },
        "a.enableI2C_DFFE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 81 ],
            "I0": [ 82 ],
            "I1": [ 51 ],
            "I2": [ 84 ],
            "I3": [ 21 ]
          }
        },
        "a.enableI2C_DFFE_Q_CE_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 51 ],
            "I0": [ 85 ],
            "I1": [ 67 ],
            "I2": [ 57 ],
            "I3": [ 59 ]
          }
        },
        "a.enableI2C_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 82 ],
            "I0": [ 48 ],
            "I1": [ 46 ],
            "I2": [ 47 ]
          }
        },
        "a.enableI2C_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 86 ],
            "I0": [ 87 ],
            "I1": [ 83 ]
          }
        },
        "a.enableI2C_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 88 ],
            "I0": [ 83 ],
            "I1": [ 89 ],
            "I2": [ 87 ]
          }
        },
        "a.enableI2C_LUT3_I0_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 90 ],
            "I0": [ 83 ],
            "I1": [ 87 ],
            "I2": [ 91 ]
          }
        },
        "a.enableI2C_LUT3_I0_1_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 91 ],
            "I0": [ 92 ],
            "I1": [ 93 ]
          }
        },
        "a.enableI2C_LUT3_I0_1_I2_LUT2_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 93 ],
            "I0": [ 94 ],
            "I1": [ 95 ],
            "I2": [ 96 ]
          }
        },
        "a.enableI2C_LUT3_I0_1_I2_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 92 ],
            "I0": [ 97 ],
            "I1": [ 98 ],
            "I2": [ 99 ],
            "I3": [ 100 ]
          }
        },
        "a.enableI2C_LUT3_I0_1_I2_LUT2_F_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 100 ],
            "I0": [ 101 ],
            "I1": [ 102 ],
            "I2": [ 103 ],
            "I3": [ 104 ]
          }
        },
        "a.instructionI2C_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 105 ],
            "CLK": [ 11 ],
            "D": [ 106 ],
            "Q": [ 107 ]
          }
        },
        "a.instructionI2C_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 105 ],
            "CLK": [ 11 ],
            "D": [ 85 ],
            "Q": [ 108 ]
          }
        },
        "a.instructionI2C_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 105 ],
            "I0": [ 51 ],
            "I1": [ 21 ]
          }
        },
        "a.instructionI2C_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 106 ],
            "I0": [ 20 ],
            "I1": [ 59 ]
          }
        },
        "a.instructionI2C_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 85 ],
            "I0": [ 64 ],
            "I1": [ 109 ],
            "I2": [ 110 ],
            "I3": [ 20 ]
          }
        },
        "a.instructionI2C_DFFE_Q_D_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 20 ],
            "I0": [ 66 ],
            "I1": [ 55 ],
            "I2": [ 73 ],
            "I3": [ 111 ]
          }
        },
        "a.instructionI2C_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 112 ],
            "I0": [ 108 ],
            "I1": [ 94 ],
            "I2": [ 95 ],
            "I3": [ 96 ]
          }
        },
        "a.instructionI2C_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 87 ],
            "I0": [ 96 ],
            "I1": [ 94 ],
            "I2": [ 95 ]
          }
        },
        "a.instructionI2C_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 113 ],
            "I0": [ 94 ],
            "I1": [ 107 ],
            "I2": [ 96 ],
            "I3": [ 95 ]
          }
        },
        "a.outputData_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 11 ],
            "D": [ 114 ],
            "Q": [ 115 ]
          }
        },
        "a.outputData_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 11 ],
            "D": [ 116 ],
            "Q": [ 117 ]
          }
        },
        "a.outputData_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 118 ],
            "CLK": [ 11 ],
            "D": [ 119 ],
            "Q": [ 120 ]
          }
        },
        "a.outputData_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 118 ],
            "CLK": [ 11 ],
            "D": [ 121 ],
            "Q": [ 122 ]
          }
        },
        "a.outputData_DFFE_Q_12": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 118 ],
            "CLK": [ 11 ],
            "D": [ 123 ],
            "Q": [ 124 ]
          }
        },
        "a.outputData_DFFE_Q_13": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 118 ],
            "CLK": [ 11 ],
            "D": [ 125 ],
            "Q": [ 126 ]
          }
        },
        "a.outputData_DFFE_Q_14": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 118 ],
            "CLK": [ 11 ],
            "D": [ 127 ],
            "Q": [ 128 ]
          }
        },
        "a.outputData_DFFE_Q_15": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 118 ],
            "CLK": [ 11 ],
            "D": [ 129 ],
            "Q": [ 130 ]
          }
        },
        "a.outputData_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 11 ],
            "D": [ 119 ],
            "Q": [ 131 ]
          }
        },
        "a.outputData_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 11 ],
            "D": [ 121 ],
            "Q": [ 132 ]
          }
        },
        "a.outputData_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 11 ],
            "D": [ 123 ],
            "Q": [ 133 ]
          }
        },
        "a.outputData_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 11 ],
            "D": [ 125 ],
            "Q": [ 134 ]
          }
        },
        "a.outputData_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 11 ],
            "D": [ 127 ],
            "Q": [ 135 ]
          }
        },
        "a.outputData_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 62 ],
            "CLK": [ 11 ],
            "D": [ 129 ],
            "Q": [ 136 ]
          }
        },
        "a.outputData_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 118 ],
            "CLK": [ 11 ],
            "D": [ 114 ],
            "Q": [ 137 ]
          }
        },
        "a.outputData_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 118 ],
            "CLK": [ 11 ],
            "D": [ 116 ],
            "Q": [ 138 ]
          }
        },
        "a.outputData_DFFE_Q_9_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 118 ],
            "I0": [ 21 ],
            "I1": [ 64 ],
            "I2": [ 55 ],
            "I3": [ 65 ]
          }
        },
        "a.processStarted_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 139 ],
            "CLK": [ 11 ],
            "D": [ 140 ],
            "Q": [ 141 ]
          }
        },
        "a.setupRegister_VCC_V": {
          "hide_name": 0,
          "type": "VCC",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "V": "output"
          },
          "connections": {
            "V": [ 142 ]
          }
        },
        "a.state_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 143 ],
            "CLK": [ 11 ],
            "D": [ 52 ],
            "Q": [ 46 ]
          }
        },
        "a.state_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 143 ],
            "CLK": [ 11 ],
            "D": [ 54 ],
            "Q": [ 47 ]
          }
        },
        "a.state_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 143 ],
            "CLK": [ 11 ],
            "D": [ 49 ],
            "Q": [ 48 ]
          }
        },
        "a.state_DFFE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 143 ],
            "I0": [ 144 ],
            "I1": [ 145 ],
            "I2": [ 84 ],
            "I3": [ 146 ]
          }
        },
        "a.state_DFFE_Q_CE_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 144 ],
            "I0": [ 25 ],
            "I1": [ 147 ],
            "I2": [ 41 ]
          }
        },
        "a.state_DFFE_Q_CE_LUT4_F_I0_LUT3_F_I1_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 24 ],
            "I0": [ 147 ],
            "I1": [ 25 ]
          }
        },
        "a.state_DFFE_Q_CE_LUT4_F_I0_LUT3_F_I1_LUT2_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 31 ],
            "I0": [ 148 ],
            "I1": [ 32 ]
          }
        },
        "a.state_DFFE_Q_CE_LUT4_F_I0_LUT3_F_I1_LUT2_I0_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 37 ],
            "I0": [ 40 ],
            "I1": [ 38 ]
          }
        },
        "a.state_DFFE_Q_CE_LUT4_F_I0_LUT3_F_I1_LUT2_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 29 ],
            "I0": [ 148 ],
            "I1": [ 32 ],
            "I2": [ 30 ]
          }
        },
        "a.state_DFFE_Q_CE_LUT4_F_I0_LUT3_F_I1_LUT2_I0_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 35 ],
            "I0": [ 40 ],
            "I1": [ 38 ],
            "I2": [ 36 ]
          }
        },
        "a.state_DFFE_Q_CE_LUT4_F_I0_LUT3_F_I1_LUT2_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 27 ],
            "I0": [ 148 ],
            "I1": [ 32 ],
            "I2": [ 30 ],
            "I3": [ 28 ]
          }
        },
        "a.state_DFFE_Q_CE_LUT4_F_I0_LUT3_F_I1_LUT2_I0_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 33 ],
            "I0": [ 40 ],
            "I1": [ 38 ],
            "I2": [ 36 ],
            "I3": [ 34 ]
          }
        },
        "a.state_DFFE_Q_CE_LUT4_F_I0_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 147 ],
            "I0": [ 148 ],
            "I1": [ 32 ],
            "I2": [ 30 ],
            "I3": [ 28 ]
          }
        },
        "a.state_DFFE_Q_CE_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 148 ],
            "I0": [ 40 ],
            "I1": [ 38 ],
            "I2": [ 36 ],
            "I3": [ 34 ]
          }
        },
        "a.state_DFFE_Q_CE_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 145 ],
            "I0": [ 115 ],
            "I1": [ 69 ],
            "I2": [ 21 ],
            "I3": [ 55 ]
          }
        },
        "a.subTaskIndex_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 149 ],
            "CLK": [ 11 ],
            "D": [ 150 ],
            "Q": [ 70 ],
            "RESET": [ 151 ]
          }
        },
        "a.subTaskIndex_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 149 ],
            "CLK": [ 11 ],
            "D": [ 152 ],
            "Q": [ 71 ],
            "RESET": [ 151 ]
          }
        },
        "a.subTaskIndex_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 149 ],
            "CLK": [ 11 ],
            "D": [ 153 ],
            "Q": [ 72 ],
            "RESET": [ 151 ]
          }
        },
        "a.subTaskIndex_DFFRE_Q_2_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 153 ],
            "I0": [ 72 ]
          }
        },
        "a.subTaskIndex_DFFRE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 152 ],
            "I0": [ 72 ],
            "I1": [ 71 ]
          }
        },
        "a.subTaskIndex_DFFRE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 150 ],
            "I0": [ 72 ],
            "I1": [ 71 ],
            "I2": [ 70 ]
          }
        },
        "a.subTaskIndex_DFFRE_Q_RESET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 151 ],
            "I0": [ 109 ],
            "I1": [ 154 ],
            "I2": [ 149 ]
          }
        },
        "a.subTaskIndex_DFFRE_Q_RESET_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 50 ],
            "I0": [ 154 ],
            "I1": [ 109 ],
            "I2": [ 55 ],
            "I3": [ 65 ]
          }
        },
        "a.taskIndex_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 155 ],
            "CLK": [ 11 ],
            "D": [ 156 ],
            "Q": [ 55 ]
          }
        },
        "a.taskIndex_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:57.1-184.4|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 155 ],
            "CLK": [ 11 ],
            "D": [ 157 ],
            "Q": [ 65 ]
          }
        },
        "a.taskIndex_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 155 ],
            "I0": [ 50 ],
            "I1": [ 151 ]
          }
        },
        "a.taskIndex_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 156 ],
            "I0": [ 55 ],
            "I1": [ 65 ],
            "I2": [ 154 ]
          }
        },
        "a.taskIndex_DFFE_Q_D_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 157 ],
            "I0": [ 65 ],
            "I1": [ 154 ],
            "I2": [ 21 ]
          }
        },
        "adcChannel_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 75 ],
            "CLK": [ 11 ],
            "D": [ 158 ],
            "Q": [ 159 ]
          }
        },
        "adcChannel_DFFE_Q_CE_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 160 ],
            "I0": [ 75 ],
            "I1": [ 159 ]
          }
        },
        "adcChannel_DFFE_Q_CE_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 161 ],
            "I0": [ 159 ],
            "I1": [ 75 ]
          }
        },
        "adcChannel_DFFE_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 158 ],
            "I0": [ 159 ]
          }
        },
        "adcChannel_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 14 ],
            "I0": [ 12 ],
            "I1": [ 159 ],
            "I2": [ 111 ]
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 12 ],
            "I0": [ 55 ],
            "I1": [ 65 ],
            "I2": [ 63 ]
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 18 ],
            "I0": [ 162 ],
            "I1": [ 163 ],
            "I2": [ 65 ]
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F_1_I1_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 111 ],
            "I0": [ 163 ],
            "I1": [ 16 ]
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F_1_I1_LUT2_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 66 ],
            "I0": [ 70 ],
            "I1": [ 72 ],
            "I2": [ 65 ],
            "I3": [ 71 ]
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 163 ],
            "I0": [ 63 ],
            "I1": [ 64 ],
            "I2": [ 55 ],
            "I3": [ 65 ]
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F_2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 16 ],
            "I0": [ 110 ],
            "I1": [ 63 ],
            "I2": [ 162 ]
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F_2_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 110 ],
            "I0": [ 65 ],
            "I1": [ 55 ]
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F_2_I0_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 162 ],
            "I0": [ 55 ],
            "I1": [ 74 ]
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F_2_I0_LUT2_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 74 ],
            "I0": [ 70 ],
            "I1": [ 65 ],
            "I2": [ 72 ],
            "I3": [ 71 ]
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 63 ],
            "I0": [ 70 ],
            "I1": [ 72 ],
            "I2": [ 71 ]
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F_I2_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 64 ],
            "I0": [ 72 ],
            "I1": [ 71 ],
            "I2": [ 70 ]
          }
        },
        "adcEnable_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 77 ],
            "CLK": [ 11 ],
            "D": [ 76 ],
            "Q": [ 45 ]
          }
        },
        "adcEnable_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 76 ],
            "I0": [ 79 ],
            "I1": [ 78 ]
          }
        },
        "adcEnable_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 164 ],
            "I0": [ 47 ],
            "I1": [ 45 ],
            "I2": [ 48 ],
            "I3": [ 46 ]
          }
        },
        "adcEnable_LUT4_I1_F_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 149 ],
            "I0": [ 165 ],
            "I1": [ 164 ]
          }
        },
        "adcEnable_LUT4_I1_F_LUT2_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 109 ],
            "I0": [ 71 ],
            "I1": [ 72 ],
            "I2": [ 70 ]
          }
        },
        "adcEnable_LUT4_I1_F_LUT2_I0_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 154 ],
            "I0": [ 46 ],
            "I1": [ 48 ],
            "I2": [ 47 ]
          }
        },
        "adcEnable_LUT4_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 165 ],
            "I0": [ 115 ],
            "I1": [ 69 ],
            "I2": [ 55 ],
            "I3": [ 21 ]
          }
        },
        "adcEnable_LUT4_I1_F_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 21 ],
            "I0": [ 47 ],
            "I1": [ 46 ],
            "I2": [ 48 ]
          }
        },
        "adcEnable_LUT4_I1_F_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 69 ],
            "I0": [ 70 ],
            "I1": [ 65 ],
            "I2": [ 72 ],
            "I3": [ 71 ]
          }
        },
        "adcEnable_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 146 ],
            "I0": [ 47 ],
            "I1": [ 48 ],
            "I2": [ 45 ],
            "I3": [ 46 ]
          }
        },
        "adcEnable_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 26 ],
            "I0": [ 47 ],
            "I1": [ 48 ],
            "I2": [ 46 ],
            "I3": [ 45 ]
          }
        },
        "adcEnable_LUT4_I3_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 41 ],
            "I0": [ 47 ],
            "I1": [ 48 ],
            "I2": [ 46 ]
          }
        },
        "adcOutputBufferCh1_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 161 ],
            "CLK": [ 11 ],
            "D": [ 115 ],
            "Q": [ 166 ]
          }
        },
        "adcOutputBufferCh1_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 161 ],
            "CLK": [ 11 ],
            "D": [ 117 ],
            "Q": [ 167 ]
          }
        },
        "adcOutputBufferCh1_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 161 ],
            "CLK": [ 11 ],
            "D": [ 120 ],
            "Q": [ 168 ]
          }
        },
        "adcOutputBufferCh1_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 161 ],
            "CLK": [ 11 ],
            "D": [ 122 ],
            "Q": [ 169 ]
          }
        },
        "adcOutputBufferCh1_DFFE_Q_12": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 161 ],
            "CLK": [ 11 ],
            "D": [ 124 ],
            "Q": [ 170 ]
          }
        },
        "adcOutputBufferCh1_DFFE_Q_13": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 161 ],
            "CLK": [ 11 ],
            "D": [ 126 ],
            "Q": [ 171 ]
          }
        },
        "adcOutputBufferCh1_DFFE_Q_14": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 161 ],
            "CLK": [ 11 ],
            "D": [ 128 ],
            "Q": [ 172 ]
          }
        },
        "adcOutputBufferCh1_DFFE_Q_15": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 161 ],
            "CLK": [ 11 ],
            "D": [ 130 ],
            "Q": [ 173 ]
          }
        },
        "adcOutputBufferCh1_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 161 ],
            "CLK": [ 11 ],
            "D": [ 131 ],
            "Q": [ 174 ]
          }
        },
        "adcOutputBufferCh1_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 161 ],
            "CLK": [ 11 ],
            "D": [ 132 ],
            "Q": [ 175 ]
          }
        },
        "adcOutputBufferCh1_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 161 ],
            "CLK": [ 11 ],
            "D": [ 133 ],
            "Q": [ 176 ]
          }
        },
        "adcOutputBufferCh1_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 161 ],
            "CLK": [ 11 ],
            "D": [ 134 ],
            "Q": [ 177 ]
          }
        },
        "adcOutputBufferCh1_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 161 ],
            "CLK": [ 11 ],
            "D": [ 135 ],
            "Q": [ 178 ]
          }
        },
        "adcOutputBufferCh1_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 161 ],
            "CLK": [ 11 ],
            "D": [ 136 ],
            "Q": [ 179 ]
          }
        },
        "adcOutputBufferCh1_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 161 ],
            "CLK": [ 11 ],
            "D": [ 137 ],
            "Q": [ 180 ]
          }
        },
        "adcOutputBufferCh1_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 161 ],
            "CLK": [ 11 ],
            "D": [ 138 ],
            "Q": [ 181 ]
          }
        },
        "adcOutputBufferCh2_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 160 ],
            "CLK": [ 11 ],
            "D": [ 115 ],
            "Q": [ 182 ]
          }
        },
        "adcOutputBufferCh2_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 160 ],
            "CLK": [ 11 ],
            "D": [ 117 ],
            "Q": [ 183 ]
          }
        },
        "adcOutputBufferCh2_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 160 ],
            "CLK": [ 11 ],
            "D": [ 120 ],
            "Q": [ 184 ]
          }
        },
        "adcOutputBufferCh2_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 160 ],
            "CLK": [ 11 ],
            "D": [ 122 ],
            "Q": [ 185 ]
          }
        },
        "adcOutputBufferCh2_DFFE_Q_12": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 160 ],
            "CLK": [ 11 ],
            "D": [ 124 ],
            "Q": [ 186 ]
          }
        },
        "adcOutputBufferCh2_DFFE_Q_13": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 160 ],
            "CLK": [ 11 ],
            "D": [ 126 ],
            "Q": [ 187 ]
          }
        },
        "adcOutputBufferCh2_DFFE_Q_14": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 160 ],
            "CLK": [ 11 ],
            "D": [ 128 ],
            "Q": [ 188 ]
          }
        },
        "adcOutputBufferCh2_DFFE_Q_15": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 160 ],
            "CLK": [ 11 ],
            "D": [ 130 ],
            "Q": [ 189 ]
          }
        },
        "adcOutputBufferCh2_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 160 ],
            "CLK": [ 11 ],
            "D": [ 131 ],
            "Q": [ 190 ]
          }
        },
        "adcOutputBufferCh2_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 160 ],
            "CLK": [ 11 ],
            "D": [ 132 ],
            "Q": [ 191 ]
          }
        },
        "adcOutputBufferCh2_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 160 ],
            "CLK": [ 11 ],
            "D": [ 133 ],
            "Q": [ 192 ]
          }
        },
        "adcOutputBufferCh2_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 160 ],
            "CLK": [ 11 ],
            "D": [ 134 ],
            "Q": [ 193 ]
          }
        },
        "adcOutputBufferCh2_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 160 ],
            "CLK": [ 11 ],
            "D": [ 135 ],
            "Q": [ 194 ]
          }
        },
        "adcOutputBufferCh2_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 160 ],
            "CLK": [ 11 ],
            "D": [ 136 ],
            "Q": [ 195 ]
          }
        },
        "adcOutputBufferCh2_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 160 ],
            "CLK": [ 11 ],
            "D": [ 137 ],
            "Q": [ 196 ]
          }
        },
        "adcOutputBufferCh2_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 160 ],
            "CLK": [ 11 ],
            "D": [ 138 ],
            "Q": [ 197 ]
          }
        },
        "c.bitToSend_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:29.5-136.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 198 ],
            "CLK": [ 11 ],
            "D": [ 199 ],
            "Q": [ 200 ],
            "RESET": [ 86 ]
          }
        },
        "c.bitToSend_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:29.5-136.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 198 ],
            "CLK": [ 11 ],
            "D": [ 201 ],
            "Q": [ 202 ],
            "RESET": [ 86 ]
          }
        },
        "c.bitToSend_DFFRE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 201 ],
            "I0": [ 203 ],
            "I1": [ 204 ],
            "I2": [ 202 ]
          }
        },
        "c.bitToSend_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:29.5-136.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 198 ],
            "CLK": [ 11 ],
            "D": [ 205 ],
            "Q": [ 204 ],
            "RESET": [ 86 ]
          }
        },
        "c.bitToSend_DFFRE_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 205 ],
            "I0": [ 203 ],
            "I1": [ 204 ]
          }
        },
        "c.bitToSend_DFFRE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 198 ],
            "I0": [ 206 ],
            "I1": [ 90 ]
          }
        },
        "c.bitToSend_DFFRE_Q_CE_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 206 ],
            "I0": [ 94 ],
            "I1": [ 104 ],
            "I2": [ 96 ],
            "I3": [ 95 ]
          }
        },
        "c.bitToSend_DFFRE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 199 ],
            "I0": [ 203 ],
            "I1": [ 204 ],
            "I2": [ 202 ],
            "I3": [ 200 ]
          }
        },
        "c.byteReceived_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:29.5-136.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 91 ],
            "CLK": [ 11 ],
            "D": [ 116 ],
            "Q": [ 114 ]
          }
        },
        "c.byteReceived_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:29.5-136.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 91 ],
            "CLK": [ 11 ],
            "D": [ 119 ],
            "Q": [ 116 ]
          }
        },
        "c.byteReceived_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:29.5-136.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 91 ],
            "CLK": [ 11 ],
            "D": [ 121 ],
            "Q": [ 119 ]
          }
        },
        "c.byteReceived_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:29.5-136.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 91 ],
            "CLK": [ 11 ],
            "D": [ 123 ],
            "Q": [ 121 ]
          }
        },
        "c.byteReceived_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:29.5-136.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 91 ],
            "CLK": [ 11 ],
            "D": [ 125 ],
            "Q": [ 123 ]
          }
        },
        "c.byteReceived_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:29.5-136.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 91 ],
            "CLK": [ 11 ],
            "D": [ 127 ],
            "Q": [ 125 ]
          }
        },
        "c.byteReceived_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:29.5-136.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 91 ],
            "CLK": [ 11 ],
            "D": [ 129 ],
            "Q": [ 127 ]
          }
        },
        "c.byteReceived_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:29.5-136.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 91 ],
            "CLK": [ 11 ],
            "D": [ 207 ],
            "Q": [ 129 ]
          }
        },
        "c.clockDivider_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:29.5-136.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 88 ],
            "CLK": [ 11 ],
            "D": [ 208 ],
            "Q": [ 104 ],
            "RESET": [ 86 ]
          }
        },
        "c.clockDivider_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:29.5-136.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 88 ],
            "CLK": [ 11 ],
            "D": [ 209 ],
            "Q": [ 99 ],
            "RESET": [ 86 ]
          }
        },
        "c.clockDivider_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:29.5-136.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 88 ],
            "CLK": [ 11 ],
            "D": [ 210 ],
            "Q": [ 98 ],
            "RESET": [ 86 ]
          }
        },
        "c.clockDivider_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:29.5-136.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 88 ],
            "CLK": [ 11 ],
            "D": [ 211 ],
            "Q": [ 97 ],
            "RESET": [ 86 ]
          }
        },
        "c.clockDivider_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:29.5-136.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 88 ],
            "CLK": [ 11 ],
            "D": [ 212 ],
            "Q": [ 103 ],
            "RESET": [ 86 ]
          }
        },
        "c.clockDivider_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:29.5-136.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 88 ],
            "CLK": [ 11 ],
            "D": [ 213 ],
            "Q": [ 102 ],
            "RESET": [ 86 ]
          }
        },
        "c.clockDivider_DFFRE_Q_6": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:29.5-136.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 88 ],
            "CLK": [ 11 ],
            "D": [ 214 ],
            "Q": [ 101 ],
            "RESET": [ 86 ]
          }
        },
        "c.clockDivider_DFFRE_Q_6_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 214 ],
            "I0": [ 101 ]
          }
        },
        "c.complete_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:29.5-136.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 215 ],
            "CLK": [ 11 ],
            "D": [ 216 ],
            "Q": [ 217 ]
          }
        },
        "c.complete_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 215 ],
            "I0": [ 83 ],
            "I1": [ 87 ],
            "I2": [ 89 ]
          }
        },
        "c.complete_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 216 ],
            "I0": [ 89 ],
            "I1": [ 87 ]
          }
        },
        "c.complete_DFFE_Q_D_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 218 ],
            "I0": [ 216 ],
            "I1": [ 83 ]
          }
        },
        "c.complete_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 140 ],
            "I0": [ 217 ],
            "I1": [ 141 ]
          }
        },
        "c.complete_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 139 ],
            "I0": [ 82 ],
            "I1": [ 217 ],
            "I2": [ 141 ]
          }
        },
        "c.complete_LUT3_I1_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 84 ],
            "I0": [ 141 ],
            "I1": [ 217 ],
            "I2": [ 82 ]
          }
        },
        "c.isSending_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:29.5-136.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 89 ],
            "CLK": [ 11 ],
            "D": [ 219 ],
            "Q": [ 220 ]
          }
        },
        "c.isSending_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 89 ],
            "I0": [ 96 ],
            "I1": [ 95 ]
          }
        },
        "c.isSending_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 219 ],
            "I0": [ 94 ],
            "I1": [ 95 ],
            "I2": [ 96 ]
          }
        },
        "c.scl_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:29.5-136.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 221 ],
            "CLK": [ 11 ],
            "D": [ 222 ],
            "Q": [ 223 ],
            "SET": [ 22 ]
          }
        },
        "c.scl_DFFSE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 221 ],
            "I0": [ 224 ],
            "I1": [ 96 ],
            "I2": [ 91 ]
          }
        },
        "c.scl_DFFSE_Q_CE_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 224 ],
            "I0": [ 99 ],
            "I1": [ 104 ],
            "I2": [ 95 ],
            "I3": [ 94 ]
          }
        },
        "c.scl_DFFSE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001111111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 222 ],
            "I0": [ 225 ],
            "I1": [ 226 ],
            "I2": [ 227 ],
            "I3": [ 96 ]
          }
        },
        "c.scl_DFFSE_Q_D_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 225 ],
            "I0": [ 94 ],
            "I1": [ 228 ],
            "I2": [ 104 ],
            "I3": [ 99 ]
          }
        },
        "c.scl_DFFSE_Q_D_LUT4_F_I0_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 229 ],
            "I0": [ 96 ],
            "I1": [ 94 ],
            "I2": [ 95 ],
            "I3": [ 225 ]
          }
        },
        "c.scl_DFFSE_Q_D_LUT4_F_I0_LUT4_I3_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 230 ],
            "I0": [ 95 ],
            "I1": [ 94 ],
            "I2": [ 96 ]
          }
        },
        "c.scl_DFFSE_Q_D_LUT4_F_I0_LUT4_I3_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 231 ],
            "I0": [ 232 ],
            "I1": [ 15 ],
            "I2": [ 233 ],
            "I3": [ 200 ]
          }
        },
        "c.scl_DFFSE_Q_D_LUT4_F_I0_LUT4_I3_F_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 233 ],
            "I0": [ 234 ],
            "I1": [ 202 ]
          }
        },
        "c.scl_DFFSE_Q_D_LUT4_F_I0_LUT4_I3_F_LUT4_F_I0_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 234 ],
            "I0": [ 17 ],
            "I1": [ 19 ],
            "I2": [ 200 ],
            "I3": [ 204 ]
          }
        },
        "c.scl_DFFSE_Q_D_LUT4_F_I0_LUT4_I3_F_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 232 ],
            "I0": [ 17 ],
            "I1": [ 13 ],
            "I2": [ 202 ],
            "I3": [ 204 ]
          }
        },
        "c.scl_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 235 ],
            "I0": [ 104 ],
            "I1": [ 95 ],
            "I2": [ 223 ]
          }
        },
        "c.scl_LUT3_I2_F_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 226 ],
            "I0": [ 236 ],
            "I1": [ 235 ],
            "I2": [ 104 ],
            "I3": [ 99 ]
          }
        },
        "c.scl_LUT3_I2_F_LUT4_I1_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 236 ],
            "I0": [ 237 ],
            "I1": [ 98 ]
          }
        },
        "c.scl_LUT3_I2_F_LUT4_I1_I0_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 237 ],
            "I0": [ 101 ],
            "I1": [ 102 ],
            "I2": [ 103 ],
            "I3": [ 97 ]
          }
        },
        "c.scl_LUT3_I2_F_LUT4_I1_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 209 ],
            "I0": [ 236 ],
            "I1": [ 99 ]
          }
        },
        "c.scl_LUT3_I2_F_LUT4_I1_I0_LUT2_I0_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 238 ],
            "I0": [ 236 ],
            "I1": [ 99 ]
          }
        },
        "c.scl_LUT3_I2_F_LUT4_I1_I0_LUT2_I0_1_F_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 203 ],
            "I0": [ 238 ],
            "I1": [ 104 ]
          }
        },
        "c.scl_LUT3_I2_F_LUT4_I1_I0_LUT2_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 208 ],
            "I0": [ 238 ],
            "I1": [ 104 ]
          }
        },
        "c.scl_LUT3_I2_F_LUT4_I1_I0_LUT2_I0_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 210 ],
            "I0": [ 237 ],
            "I1": [ 98 ]
          }
        },
        "c.scl_LUT3_I2_F_LUT4_I1_I0_LUT2_I0_F_LUT2_F_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 213 ],
            "I0": [ 101 ],
            "I1": [ 102 ]
          }
        },
        "c.scl_LUT3_I2_F_LUT4_I1_I0_LUT2_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 212 ],
            "I0": [ 101 ],
            "I1": [ 102 ],
            "I2": [ 103 ]
          }
        },
        "c.scl_LUT3_I2_F_LUT4_I1_I0_LUT2_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 211 ],
            "I0": [ 101 ],
            "I1": [ 102 ],
            "I2": [ 103 ],
            "I3": [ 97 ]
          }
        },
        "c.sdaOutReg_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:29.5-136.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 239 ],
            "CLK": [ 11 ],
            "D": [ 240 ],
            "Q": [ 241 ],
            "SET": [ 22 ]
          }
        },
        "c.sdaOutReg_DFFSE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 239 ],
            "I0": [ 94 ],
            "I1": [ 228 ],
            "I2": [ 104 ],
            "I3": [ 242 ]
          }
        },
        "c.sdaOutReg_DFFSE_Q_CE_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 228 ],
            "I0": [ 96 ],
            "I1": [ 95 ]
          }
        },
        "c.sdaOutReg_DFFSE_Q_CE_LUT4_F_I1_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 227 ],
            "I0": [ 99 ],
            "I1": [ 104 ],
            "I2": [ 228 ],
            "I3": [ 94 ]
          }
        },
        "c.sdaOutReg_DFFSE_Q_CE_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110111000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 242 ],
            "I0": [ 99 ],
            "I1": [ 96 ],
            "I2": [ 95 ],
            "I3": [ 94 ]
          }
        },
        "c.sdaOutReg_DFFSE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 240 ],
            "I0": [ 231 ],
            "I1": [ 230 ],
            "I2": [ 227 ],
            "I3": [ 229 ]
          }
        },
        "c.sdaOutReg_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 243 ],
            "I0": [ 241 ],
            "I1": [ 220 ]
          }
        },
        "c.state_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:29.5-136.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 244 ],
            "CLK": [ 11 ],
            "D": [ 113 ],
            "Q": [ 96 ]
          }
        },
        "c.state_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:29.5-136.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 244 ],
            "CLK": [ 11 ],
            "D": [ 112 ],
            "Q": [ 94 ]
          }
        },
        "c.state_DFFE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 244 ],
            "I0": [ 203 ],
            "I1": [ 96 ],
            "I2": [ 218 ],
            "I3": [ 245 ]
          }
        },
        "c.state_DFFE_Q_CE_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 245 ],
            "I0": [ 104 ],
            "I1": [ 95 ],
            "I2": [ 246 ],
            "I3": [ 90 ]
          }
        },
        "c.state_DFFE_Q_CE_LUT4_F_I2_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001111111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 246 ],
            "I0": [ 99 ],
            "I1": [ 247 ],
            "I2": [ 95 ],
            "I3": [ 96 ]
          }
        },
        "c.state_DFFE_Q_CE_LUT4_F_I2_LUT4_F_I2_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 247 ],
            "I0": [ 200 ],
            "I1": [ 204 ],
            "I2": [ 202 ],
            "I3": [ 203 ]
          }
        },
        "c.state_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:29.5-136.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 244 ],
            "CLK": [ 11 ],
            "D": [ 87 ],
            "Q": [ 95 ],
            "SET": [ 22 ]
          }
        },
        "charOutput_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:227.5-298.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 142 ],
            "CLK": [ 11 ],
            "D": [ 248 ],
            "Q": [ 249 ]
          }
        },
        "charOutput_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:227.5-298.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 142 ],
            "CLK": [ 11 ],
            "D": [ 250 ],
            "Q": [ 251 ]
          }
        },
        "charOutput_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:227.5-298.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 142 ],
            "CLK": [ 11 ],
            "D": [ 252 ],
            "Q": [ 253 ]
          }
        },
        "charOutput_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:227.5-298.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 142 ],
            "CLK": [ 11 ],
            "D": [ 254 ],
            "Q": [ 255 ]
          }
        },
        "charOutput_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:227.5-298.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 142 ],
            "CLK": [ 11 ],
            "D": [ 256 ],
            "Q": [ 257 ]
          }
        },
        "charOutput_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:227.5-298.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 142 ],
            "CLK": [ 11 ],
            "D": [ 258 ],
            "Q": [ 259 ],
            "SET": [ 22 ]
          }
        },
        "charOutput_DFFSE_Q_1": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:227.5-298.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 142 ],
            "CLK": [ 11 ],
            "D": [ 260 ],
            "Q": [ 261 ],
            "SET": [ 22 ]
          }
        },
        "dec.cachedValue_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 262 ],
            "CLK": [ 11 ],
            "D": [ 263 ],
            "Q": [ 264 ]
          }
        },
        "dec.cachedValue_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 262 ],
            "CLK": [ 11 ],
            "D": [ 265 ],
            "Q": [ 266 ]
          }
        },
        "dec.cachedValue_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 262 ],
            "CLK": [ 11 ],
            "D": [ 267 ],
            "Q": [ 268 ]
          }
        },
        "dec.cachedValue_DFFE_Q_10_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 267 ],
            "I0": [ 269 ],
            "I1": [ 270 ],
            "I2": [ 271 ]
          }
        },
        "dec.cachedValue_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 265 ],
            "I0": [ 272 ],
            "I1": [ 273 ],
            "I2": [ 271 ]
          }
        },
        "dec.cachedValue_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 262 ],
            "CLK": [ 11 ],
            "D": [ 274 ],
            "Q": [ 273 ]
          }
        },
        "dec.cachedValue_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 274 ],
            "I0": [ 275 ],
            "I1": [ 276 ],
            "I2": [ 271 ]
          }
        },
        "dec.cachedValue_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 262 ],
            "CLK": [ 11 ],
            "D": [ 277 ],
            "Q": [ 276 ]
          }
        },
        "dec.cachedValue_DFFE_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 277 ],
            "I0": [ 278 ],
            "I1": [ 279 ],
            "I2": [ 271 ]
          }
        },
        "dec.cachedValue_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 262 ],
            "CLK": [ 11 ],
            "D": [ 280 ],
            "Q": [ 279 ]
          }
        },
        "dec.cachedValue_DFFE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 280 ],
            "I0": [ 281 ],
            "I1": [ 282 ],
            "I2": [ 271 ]
          }
        },
        "dec.cachedValue_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 262 ],
            "CLK": [ 11 ],
            "D": [ 283 ],
            "Q": [ 282 ]
          }
        },
        "dec.cachedValue_DFFE_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 283 ],
            "I0": [ 284 ],
            "I1": [ 285 ],
            "I2": [ 271 ]
          }
        },
        "dec.cachedValue_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 262 ],
            "CLK": [ 11 ],
            "D": [ 286 ],
            "Q": [ 285 ]
          }
        },
        "dec.cachedValue_DFFE_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 286 ],
            "I0": [ 287 ],
            "I1": [ 288 ],
            "I2": [ 271 ]
          }
        },
        "dec.cachedValue_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 262 ],
            "CLK": [ 11 ],
            "D": [ 289 ],
            "Q": [ 288 ]
          }
        },
        "dec.cachedValue_DFFE_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 289 ],
            "I0": [ 290 ],
            "I1": [ 291 ],
            "I2": [ 271 ]
          }
        },
        "dec.cachedValue_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 262 ],
            "CLK": [ 11 ],
            "D": [ 292 ],
            "Q": [ 291 ]
          }
        },
        "dec.cachedValue_DFFE_Q_8_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 292 ],
            "I0": [ 293 ],
            "I1": [ 294 ],
            "I2": [ 271 ]
          }
        },
        "dec.cachedValue_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 262 ],
            "CLK": [ 11 ],
            "D": [ 295 ],
            "Q": [ 294 ]
          }
        },
        "dec.cachedValue_DFFE_Q_9_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 295 ],
            "I0": [ 296 ],
            "I1": [ 268 ],
            "I2": [ 271 ]
          }
        },
        "dec.cachedValue_DFFE_Q_CE_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 262 ],
            "I0": [ 297 ]
          }
        },
        "dec.cachedValue_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 263 ],
            "I0": [ 298 ],
            "I1": [ 266 ],
            "I2": [ 271 ]
          }
        },
        "dec.cachedValue_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 262 ],
            "CLK": [ 11 ],
            "D": [ 299 ],
            "Q": [ 270 ],
            "RESET": [ 271 ]
          }
        },
        "dec.cachedValue_DFFRE_Q_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 300 ],
            "I0": [ 301 ],
            "I1": [ 302 ]
          }
        },
        "dec.cachedValue_DFFRE_Q_RESET_LUT2_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 301 ],
            "I0": [ 303 ],
            "I1": [ 304 ]
          }
        },
        "dec.cachedValue_DFFRE_Q_RESET_LUT2_F_I0_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 305 ],
            "I0": [ 301 ],
            "I1": [ 302 ],
            "I2": [ 306 ]
          }
        },
        "dec.cachedValue_DFFRE_Q_RESET_LUT2_F_I0_LUT3_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 307 ],
            "I0": [ 308 ],
            "I1": [ 309 ],
            "I2": [ 310 ],
            "I3": [ 311 ]
          }
        },
        "dec.cachedValue_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 312 ],
            "I0": [ 264 ],
            "I1": [ 313 ],
            "I2": [ 297 ],
            "I3": [ 314 ]
          }
        },
        "dec.cachedValue_LUT4_I0_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 313 ],
            "I0": [ 300 ],
            "I1": [ 306 ],
            "I2": [ 303 ]
          }
        },
        "dec.digits_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 315 ],
            "CLK": [ 11 ],
            "D": [ 316 ],
            "Q": [ 317 ]
          }
        },
        "dec.digits_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 315 ],
            "CLK": [ 11 ],
            "D": [ 318 ],
            "Q": [ 319 ]
          }
        },
        "dec.digits_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 315 ],
            "CLK": [ 11 ],
            "D": [ 320 ],
            "Q": [ 308 ]
          }
        },
        "dec.digits_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 315 ],
            "CLK": [ 11 ],
            "D": [ 321 ],
            "Q": [ 309 ]
          }
        },
        "dec.digits_DFFE_Q_12": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 315 ],
            "CLK": [ 11 ],
            "D": [ 322 ],
            "Q": [ 306 ]
          }
        },
        "dec.digits_DFFE_Q_13": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 315 ],
            "CLK": [ 11 ],
            "D": [ 323 ],
            "Q": [ 302 ]
          }
        },
        "dec.digits_DFFE_Q_14": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 315 ],
            "CLK": [ 11 ],
            "D": [ 324 ],
            "Q": [ 304 ]
          }
        },
        "dec.digits_DFFE_Q_15": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 315 ],
            "CLK": [ 11 ],
            "D": [ 312 ],
            "Q": [ 303 ]
          }
        },
        "dec.digits_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 315 ],
            "CLK": [ 11 ],
            "D": [ 325 ],
            "Q": [ 326 ]
          }
        },
        "dec.digits_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 315 ],
            "CLK": [ 11 ],
            "D": [ 327 ],
            "Q": [ 328 ]
          }
        },
        "dec.digits_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 315 ],
            "CLK": [ 11 ],
            "D": [ 329 ],
            "Q": [ 330 ]
          }
        },
        "dec.digits_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 315 ],
            "CLK": [ 11 ],
            "D": [ 331 ],
            "Q": [ 332 ]
          }
        },
        "dec.digits_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 315 ],
            "CLK": [ 11 ],
            "D": [ 333 ],
            "Q": [ 334 ]
          }
        },
        "dec.digits_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 315 ],
            "CLK": [ 11 ],
            "D": [ 335 ],
            "Q": [ 336 ]
          }
        },
        "dec.digits_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 315 ],
            "CLK": [ 11 ],
            "D": [ 337 ],
            "Q": [ 311 ]
          }
        },
        "dec.digits_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 315 ],
            "CLK": [ 11 ],
            "D": [ 338 ],
            "Q": [ 310 ]
          }
        },
        "dec.digits_DFFE_Q_CE_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 315 ],
            "I0": [ 339 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 318 ],
            "I0": [ 271 ],
            "I1": [ 326 ],
            "I2": [ 340 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 327 ],
            "I0": [ 271 ],
            "I1": [ 330 ],
            "I2": [ 341 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 341 ],
            "I0": [ 342 ],
            "I1": [ 343 ],
            "I2": [ 328 ],
            "I3": [ 344 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 329 ],
            "I0": [ 271 ],
            "I1": [ 332 ],
            "I2": [ 345 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_2_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 345 ],
            "I0": [ 342 ],
            "I1": [ 346 ],
            "I2": [ 344 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_3": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 331 ],
            "I0": [ 271 ],
            "I1": [ 334 ],
            "I2": [ 347 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_3_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 347 ],
            "I0": [ 348 ],
            "I1": [ 332 ],
            "I2": [ 344 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_3_I2_LUT3_F_I0_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 342 ],
            "I0": [ 348 ],
            "I1": [ 332 ],
            "I2": [ 330 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_3_I2_LUT3_F_I0_LUT3_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 343 ],
            "I0": [ 328 ],
            "I1": [ 326 ],
            "I2": [ 319 ],
            "I3": [ 317 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_3_I2_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 348 ],
            "I0": [ 349 ],
            "I1": [ 336 ],
            "I2": [ 334 ],
            "I3": [ 346 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_4": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 335 ],
            "I0": [ 271 ],
            "I1": [ 311 ],
            "I2": [ 350 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_4_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 350 ],
            "I0": [ 349 ],
            "I1": [ 346 ],
            "I2": [ 336 ],
            "I3": [ 344 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_5": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 337 ],
            "I0": [ 271 ],
            "I1": [ 310 ],
            "I2": [ 351 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_5_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 351 ],
            "I0": [ 349 ],
            "I1": [ 307 ],
            "I2": [ 344 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_6": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 338 ],
            "I0": [ 271 ],
            "I1": [ 308 ],
            "I2": [ 352 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_6_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 352 ],
            "I0": [ 353 ],
            "I1": [ 310 ],
            "I2": [ 344 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_6_I2_LUT3_F_I0_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 349 ],
            "I0": [ 353 ],
            "I1": [ 310 ],
            "I2": [ 311 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_6_I2_LUT3_F_I0_LUT3_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 346 ],
            "I0": [ 336 ],
            "I1": [ 334 ],
            "I2": [ 332 ],
            "I3": [ 330 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_6_I2_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 353 ],
            "I0": [ 305 ],
            "I1": [ 309 ],
            "I2": [ 308 ],
            "I3": [ 307 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_7": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 321 ],
            "I0": [ 271 ],
            "I1": [ 306 ],
            "I2": [ 354 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_7_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 354 ],
            "I0": [ 305 ],
            "I1": [ 307 ],
            "I2": [ 309 ],
            "I3": [ 344 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_8": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 323 ],
            "I0": [ 271 ],
            "I1": [ 304 ],
            "I2": [ 355 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_8_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 355 ],
            "I0": [ 306 ],
            "I1": [ 301 ],
            "I2": [ 302 ],
            "I3": [ 344 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 340 ],
            "I0": [ 356 ],
            "I1": [ 319 ],
            "I2": [ 344 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_I2_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 356 ],
            "I0": [ 342 ],
            "I1": [ 328 ],
            "I2": [ 326 ],
            "I3": [ 343 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 324 ],
            "I0": [ 303 ],
            "I1": [ 304 ],
            "I2": [ 344 ],
            "I3": [ 357 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 316 ],
            "I0": [ 271 ],
            "I1": [ 319 ],
            "I2": [ 343 ],
            "I3": [ 358 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT4_F_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 358 ],
            "I0": [ 356 ],
            "I1": [ 319 ],
            "I2": [ 317 ],
            "I3": [ 344 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 322 ],
            "I0": [ 271 ],
            "I1": [ 302 ],
            "I2": [ 305 ],
            "I3": [ 359 ]
          }
        },
        "dec.digits_DFFE_Q_D_LUT4_F_2_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 359 ],
            "I0": [ 306 ],
            "I1": [ 300 ],
            "I2": [ 344 ]
          }
        },
        "dec.hundreds_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 339 ],
            "CLK": [ 11 ],
            "D": [ 330 ],
            "Q": [ 360 ]
          }
        },
        "dec.hundreds_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 339 ],
            "CLK": [ 11 ],
            "D": [ 332 ],
            "Q": [ 361 ]
          }
        },
        "dec.hundreds_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 339 ],
            "CLK": [ 11 ],
            "D": [ 334 ],
            "Q": [ 362 ]
          }
        },
        "dec.hundreds_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 339 ],
            "CLK": [ 11 ],
            "D": [ 336 ],
            "Q": [ 363 ]
          }
        },
        "dec.hundreds_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 364 ],
            "I0": [ 361 ],
            "I1": [ 365 ],
            "I2": [ 366 ],
            "I3": [ 367 ]
          }
        },
        "dec.hundreds_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 368 ],
            "I0": [ 369 ],
            "I1": [ 360 ],
            "I2": [ 366 ],
            "I3": [ 370 ]
          }
        },
        "dec.state_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 142 ],
            "CLK": [ 11 ],
            "D": [ 371 ],
            "Q": [ 314 ]
          }
        },
        "dec.state_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 142 ],
            "CLK": [ 11 ],
            "D": [ 372 ],
            "Q": [ 297 ]
          }
        },
        "dec.state_DFFE_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 372 ],
            "I0": [ 297 ]
          }
        },
        "dec.state_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 371 ],
            "I0": [ 373 ],
            "I1": [ 374 ],
            "I2": [ 297 ],
            "I3": [ 314 ]
          }
        },
        "dec.state_DFFE_Q_D_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 373 ],
            "I0": [ 375 ],
            "I1": [ 376 ],
            "I2": [ 377 ]
          }
        },
        "dec.state_DFFE_Q_D_LUT4_F_I0_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 378 ],
            "I0": [ 373 ],
            "I1": [ 314 ],
            "I2": [ 374 ],
            "I3": [ 297 ]
          }
        },
        "dec.state_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 344 ],
            "I0": [ 314 ],
            "I1": [ 297 ]
          }
        },
        "dec.state_LUT2_I0_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 271 ],
            "I0": [ 297 ],
            "I1": [ 314 ]
          }
        },
        "dec.state_LUT2_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 357 ],
            "I0": [ 306 ],
            "I1": [ 300 ],
            "I2": [ 271 ],
            "I3": [ 303 ]
          }
        },
        "dec.state_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 379 ],
            "I0": [ 314 ],
            "I1": [ 342 ],
            "I2": [ 343 ],
            "I3": [ 328 ]
          }
        },
        "dec.state_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 380 ],
            "I0": [ 314 ],
            "I1": [ 349 ],
            "I2": [ 346 ],
            "I3": [ 336 ]
          }
        },
        "dec.state_LUT4_I0_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 381 ],
            "I0": [ 314 ],
            "I1": [ 305 ],
            "I2": [ 307 ],
            "I3": [ 309 ]
          }
        },
        "dec.state_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 325 ],
            "I0": [ 326 ],
            "I1": [ 314 ],
            "I2": [ 379 ],
            "I3": [ 297 ]
          }
        },
        "dec.state_LUT4_I1_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 333 ],
            "I0": [ 334 ],
            "I1": [ 314 ],
            "I2": [ 380 ],
            "I3": [ 297 ]
          }
        },
        "dec.state_LUT4_I1_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 320 ],
            "I0": [ 308 ],
            "I1": [ 314 ],
            "I2": [ 381 ],
            "I3": [ 297 ]
          }
        },
        "dec.stepCounter_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 378 ],
            "CLK": [ 11 ],
            "D": [ 382 ],
            "Q": [ 374 ],
            "RESET": [ 383 ]
          }
        },
        "dec.stepCounter_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 378 ],
            "CLK": [ 11 ],
            "D": [ 384 ],
            "Q": [ 375 ],
            "RESET": [ 383 ]
          }
        },
        "dec.stepCounter_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 378 ],
            "CLK": [ 11 ],
            "D": [ 385 ],
            "Q": [ 377 ],
            "RESET": [ 383 ]
          }
        },
        "dec.stepCounter_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 378 ],
            "CLK": [ 11 ],
            "D": [ 386 ],
            "Q": [ 376 ],
            "RESET": [ 383 ]
          }
        },
        "dec.stepCounter_DFFRE_Q_3_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 386 ],
            "I0": [ 376 ]
          }
        },
        "dec.stepCounter_DFFRE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 385 ],
            "I0": [ 376 ],
            "I1": [ 377 ]
          }
        },
        "dec.stepCounter_DFFRE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 384 ],
            "I0": [ 376 ],
            "I1": [ 377 ],
            "I2": [ 375 ]
          }
        },
        "dec.stepCounter_DFFRE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 382 ],
            "I0": [ 376 ],
            "I1": [ 375 ],
            "I2": [ 377 ],
            "I3": [ 374 ]
          }
        },
        "dec.stepCounter_DFFRE_Q_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 383 ],
            "I0": [ 314 ],
            "I1": [ 297 ]
          }
        },
        "dec.tens_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 339 ],
            "CLK": [ 11 ],
            "D": [ 311 ],
            "Q": [ 387 ]
          }
        },
        "dec.tens_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 339 ],
            "CLK": [ 11 ],
            "D": [ 310 ],
            "Q": [ 388 ]
          }
        },
        "dec.tens_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 339 ],
            "CLK": [ 11 ],
            "D": [ 308 ],
            "Q": [ 389 ]
          }
        },
        "dec.tens_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 339 ],
            "CLK": [ 11 ],
            "D": [ 309 ],
            "Q": [ 390 ]
          }
        },
        "dec.tens_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 339 ],
            "I0": [ 314 ],
            "I1": [ 297 ]
          }
        },
        "dec.tens_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 391 ],
            "I0": [ 387 ],
            "I1": [ 392 ],
            "I2": [ 366 ],
            "I3": [ 393 ]
          }
        },
        "dec.tens_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 394 ],
            "I0": [ 388 ],
            "I1": [ 393 ],
            "I2": [ 395 ],
            "I3": [ 396 ]
          }
        },
        "dec.tens_LUT4_I0_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 397 ],
            "I0": [ 389 ],
            "I1": [ 393 ],
            "I2": [ 367 ],
            "I3": [ 362 ]
          }
        },
        "dec.tens_LUT4_I0_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 398 ],
            "I0": [ 390 ],
            "I1": [ 393 ],
            "I2": [ 367 ],
            "I3": [ 363 ]
          }
        },
        "dec.tens_LUT4_I0_3_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1001111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 399 ],
            "I0": [ 400 ],
            "I1": [ 401 ],
            "I2": [ 402 ],
            "I3": [ 403 ]
          }
        },
        "dec.tens_LUT4_I0_3_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 367 ],
            "I0": [ 404 ],
            "I1": [ 403 ]
          }
        },
        "dec.thousands_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 339 ],
            "CLK": [ 11 ],
            "D": [ 317 ],
            "Q": [ 369 ]
          }
        },
        "dec.thousands_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 339 ],
            "CLK": [ 11 ],
            "D": [ 319 ],
            "Q": [ 396 ]
          }
        },
        "dec.thousands_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 339 ],
            "CLK": [ 11 ],
            "D": [ 326 ],
            "Q": [ 405 ]
          }
        },
        "dec.thousands_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 339 ],
            "CLK": [ 11 ],
            "D": [ 328 ],
            "Q": [ 406 ]
          }
        },
        "dec.thousands_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 407 ],
            "I0": [ 405 ],
            "I1": [ 395 ],
            "I2": [ 408 ],
            "I3": [ 397 ]
          }
        },
        "dec.thousands_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 409 ],
            "I0": [ 406 ],
            "I1": [ 395 ],
            "I2": [ 410 ],
            "I3": [ 411 ]
          }
        },
        "dec.thousands_LUT4_I0_1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 412 ],
            "I0": [ 413 ],
            "I1": [ 414 ],
            "I2": [ 410 ],
            "I3": [ 415 ]
          }
        },
        "dec.thousands_LUT4_I0_1_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 416 ],
            "I0": [ 409 ],
            "I1": [ 412 ],
            "I2": [ 366 ],
            "I3": [ 417 ]
          }
        },
        "dec.thousands_LUT4_I0_1_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 410 ],
            "I0": [ 400 ],
            "I1": [ 402 ],
            "I2": [ 401 ]
          }
        },
        "dec.units_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 339 ],
            "CLK": [ 11 ],
            "D": [ 306 ],
            "Q": [ 418 ]
          }
        },
        "dec.units_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 339 ],
            "CLK": [ 11 ],
            "D": [ 302 ],
            "Q": [ 419 ]
          }
        },
        "dec.units_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 339 ],
            "CLK": [ 11 ],
            "D": [ 304 ],
            "Q": [ 420 ]
          }
        },
        "dec.units_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 339 ],
            "CLK": [ 11 ],
            "D": [ 303 ],
            "Q": [ 421 ]
          }
        },
        "dec.units_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 422 ],
            "I0": [ 418 ],
            "I1": [ 423 ],
            "I2": [ 366 ],
            "I3": [ 424 ]
          }
        },
        "dec.units_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1101110000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 425 ],
            "I0": [ 419 ],
            "I1": [ 366 ],
            "I2": [ 394 ],
            "I3": [ 426 ]
          }
        },
        "dec.units_LUT4_I0_1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 427 ],
            "I0": [ 400 ],
            "I1": [ 402 ],
            "I2": [ 403 ],
            "I3": [ 401 ]
          }
        },
        "dec.units_LUT4_I0_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 411 ],
            "I0": [ 421 ],
            "I1": [ 424 ],
            "I2": [ 399 ],
            "I3": [ 398 ]
          }
        },
        "dec.units_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 428 ],
            "I0": [ 424 ],
            "I1": [ 420 ],
            "I2": [ 407 ],
            "I3": [ 366 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 429 ],
            "I0": [ 428 ],
            "I1": [ 414 ],
            "I2": [ 430 ],
            "I3": [ 399 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 431 ],
            "I0": [ 432 ],
            "I1": [ 433 ],
            "I2": [ 434 ],
            "I3": [ 410 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 435 ],
            "I0": [ 429 ],
            "I1": [ 417 ],
            "I2": [ 431 ],
            "I3": [ 366 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_F_LUT4_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 436 ],
            "I0": [ 366 ],
            "I1": [ 417 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_F_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 437 ],
            "I0": [ 438 ],
            "I1": [ 414 ],
            "I2": [ 439 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_F_LUT4_I0_F_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 439 ],
            "I0": [ 440 ],
            "I1": [ 441 ],
            "I2": [ 404 ],
            "I3": [ 442 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_F_LUT4_I0_F_LUT3_F_I2_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 442 ],
            "I0": [ 443 ],
            "I1": [ 444 ],
            "I2": [ 445 ],
            "I3": [ 446 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 414 ],
            "I0": [ 400 ],
            "I1": [ 401 ],
            "I2": [ 402 ],
            "I3": [ 403 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 444 ],
            "I0": [ 403 ],
            "I1": [ 400 ],
            "I2": [ 402 ],
            "I3": [ 401 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 447 ],
            "I0": [ 367 ],
            "I1": [ 430 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT2_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 448 ],
            "I0": [ 449 ],
            "I1": [ 445 ],
            "I2": [ 441 ],
            "I3": [ 450 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT2_I1_F_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 415 ],
            "I0": [ 451 ],
            "I1": [ 444 ],
            "I2": [ 447 ],
            "I3": [ 448 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 430 ],
            "I0": [ 403 ],
            "I1": [ 402 ],
            "I2": [ 400 ],
            "I3": [ 401 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 452 ],
            "I0": [ 441 ],
            "I1": [ 445 ],
            "I2": [ 430 ],
            "I3": [ 417 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 453 ],
            "I0": [ 454 ],
            "I1": [ 400 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 454 ],
            "I0": [ 455 ],
            "I1": [ 402 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 455 ],
            "I0": [ 403 ],
            "I1": [ 401 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_F_I0_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 456 ],
            "I0": [ 402 ],
            "I1": [ 455 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_F_I0_LUT2_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 457 ],
            "I0": [ 458 ],
            "I1": [ 459 ],
            "I2": [ 460 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_F_I0_LUT2_I1_F_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 460 ],
            "I0": [ 461 ],
            "I1": [ 462 ],
            "I2": [ 366 ],
            "I3": [ 414 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_F_I0_LUT2_I1_F_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 459 ],
            "I0": [ 463 ],
            "I1": [ 464 ],
            "I2": [ 366 ],
            "I3": [ 444 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_F_I0_LUT2_I1_F_LUT3_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 458 ],
            "I0": [ 465 ],
            "I1": [ 466 ],
            "I2": [ 366 ],
            "I3": [ 467 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_F_I0_LUT2_I1_F_LUT3_F_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101110001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 467 ],
            "I0": [ 403 ],
            "I1": [ 400 ],
            "I2": [ 401 ],
            "I3": [ 402 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_F_I0_LUT2_I1_F_LUT3_F_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 466 ],
            "I0": [ 468 ],
            "I1": [ 445 ],
            "I2": [ 441 ],
            "I3": [ 469 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_F_I0_LUT2_I1_F_LUT3_F_I0_LUT4_F_2_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 465 ],
            "I0": [ 470 ],
            "I1": [ 445 ],
            "I2": [ 441 ],
            "I3": [ 471 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_F_I0_LUT2_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 472 ],
            "I0": [ 400 ],
            "I1": [ 402 ],
            "I2": [ 403 ],
            "I3": [ 401 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 424 ],
            "I0": [ 400 ],
            "I1": [ 454 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 473 ],
            "I0": [ 454 ],
            "I1": [ 474 ],
            "I2": [ 475 ],
            "I3": [ 417 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 250 ],
            "I0": [ 403 ],
            "I1": [ 410 ],
            "I2": [ 404 ],
            "I3": [ 473 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 254 ],
            "I0": [ 476 ],
            "I1": [ 477 ],
            "I2": [ 417 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 252 ],
            "I0": [ 456 ],
            "I1": [ 400 ],
            "I2": [ 478 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT3_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 478 ],
            "I0": [ 453 ],
            "I1": [ 479 ],
            "I2": [ 480 ],
            "I3": [ 452 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 477 ],
            "I0": [ 425 ],
            "I1": [ 364 ],
            "I2": [ 427 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 476 ],
            "I0": [ 481 ],
            "I1": [ 482 ],
            "I2": [ 366 ],
            "I3": [ 483 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT3_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 482 ],
            "I0": [ 484 ],
            "I1": [ 444 ],
            "I2": [ 414 ],
            "I3": [ 485 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT3_F_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 481 ],
            "I0": [ 486 ],
            "I1": [ 445 ],
            "I2": [ 441 ],
            "I3": [ 487 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT3_F_I0_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 483 ],
            "I0": [ 488 ],
            "I1": [ 489 ],
            "I2": [ 366 ],
            "I3": [ 367 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 489 ],
            "I0": [ 490 ],
            "I1": [ 444 ],
            "I2": [ 414 ],
            "I3": [ 491 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 488 ],
            "I0": [ 492 ],
            "I1": [ 445 ],
            "I2": [ 441 ],
            "I3": [ 493 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 258 ],
            "I0": [ 472 ],
            "I1": [ 457 ],
            "I2": [ 456 ],
            "I3": [ 417 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 248 ],
            "I0": [ 408 ],
            "I1": [ 414 ],
            "I2": [ 494 ],
            "I3": [ 417 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT4_F_1_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 494 ],
            "I0": [ 474 ],
            "I1": [ 495 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT4_F_1_I2_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011110000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 495 ],
            "I0": [ 400 ],
            "I1": [ 403 ],
            "I2": [ 401 ],
            "I3": [ 402 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 256 ],
            "I0": [ 408 ],
            "I1": [ 437 ],
            "I2": [ 436 ],
            "I3": [ 435 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 260 ],
            "I0": [ 496 ],
            "I1": [ 408 ],
            "I2": [ 366 ],
            "I3": [ 416 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 474 ],
            "I0": [ 497 ],
            "I1": [ 498 ],
            "I2": [ 499 ],
            "I3": [ 500 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011011101001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 475 ],
            "I0": [ 403 ],
            "I1": [ 401 ],
            "I2": [ 402 ],
            "I3": [ 400 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_I1_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 500 ],
            "I0": [ 501 ],
            "I1": [ 502 ],
            "I2": [ 366 ],
            "I3": [ 414 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_I1_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 499 ],
            "I0": [ 503 ],
            "I1": [ 504 ],
            "I2": [ 366 ],
            "I3": [ 441 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_I1_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 498 ],
            "I0": [ 505 ],
            "I1": [ 506 ],
            "I2": [ 366 ],
            "I3": [ 445 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_I1_LUT4_F_I0_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 497 ],
            "I0": [ 507 ],
            "I1": [ 508 ],
            "I2": [ 366 ],
            "I3": [ 444 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 480 ],
            "I0": [ 404 ],
            "I1": [ 368 ],
            "I2": [ 391 ],
            "I3": [ 422 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 479 ],
            "I0": [ 414 ],
            "I1": [ 509 ],
            "I2": [ 510 ],
            "I3": [ 511 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 510 ],
            "I0": [ 512 ],
            "I1": [ 445 ],
            "I2": [ 436 ],
            "I3": [ 513 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 511 ],
            "I0": [ 417 ],
            "I1": [ 514 ],
            "I2": [ 366 ],
            "I3": [ 515 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 514 ],
            "I0": [ 516 ],
            "I1": [ 444 ],
            "I2": [ 445 ],
            "I3": [ 517 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I2_LUT4_F_1_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 515 ],
            "I0": [ 414 ],
            "I1": [ 518 ],
            "I2": [ 441 ],
            "I3": [ 519 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I2_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 513 ],
            "I0": [ 520 ],
            "I1": [ 444 ],
            "I2": [ 441 ],
            "I3": [ 521 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT4_F_I0_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 395 ],
            "I0": [ 403 ],
            "I1": [ 404 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT4_F_I0_LUT2_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 393 ],
            "I0": [ 402 ],
            "I1": [ 403 ],
            "I2": [ 400 ],
            "I3": [ 401 ]
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 404 ],
            "I0": [ 400 ],
            "I1": [ 402 ],
            "I2": [ 401 ]
          }
        },
        "dec2.cachedValue_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 522 ],
            "CLK": [ 11 ],
            "D": [ 523 ],
            "Q": [ 524 ]
          }
        },
        "dec2.cachedValue_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 522 ],
            "CLK": [ 11 ],
            "D": [ 525 ],
            "Q": [ 526 ]
          }
        },
        "dec2.cachedValue_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 522 ],
            "CLK": [ 11 ],
            "D": [ 527 ],
            "Q": [ 528 ]
          }
        },
        "dec2.cachedValue_DFFE_Q_10_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 527 ],
            "I0": [ 529 ],
            "I1": [ 530 ],
            "I2": [ 531 ]
          }
        },
        "dec2.cachedValue_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 525 ],
            "I0": [ 532 ],
            "I1": [ 533 ],
            "I2": [ 531 ]
          }
        },
        "dec2.cachedValue_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 522 ],
            "CLK": [ 11 ],
            "D": [ 534 ],
            "Q": [ 533 ]
          }
        },
        "dec2.cachedValue_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 534 ],
            "I0": [ 535 ],
            "I1": [ 536 ],
            "I2": [ 531 ]
          }
        },
        "dec2.cachedValue_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 522 ],
            "CLK": [ 11 ],
            "D": [ 537 ],
            "Q": [ 536 ]
          }
        },
        "dec2.cachedValue_DFFE_Q_3_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 537 ],
            "I0": [ 538 ],
            "I1": [ 539 ],
            "I2": [ 531 ]
          }
        },
        "dec2.cachedValue_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 522 ],
            "CLK": [ 11 ],
            "D": [ 540 ],
            "Q": [ 539 ]
          }
        },
        "dec2.cachedValue_DFFE_Q_4_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 540 ],
            "I0": [ 541 ],
            "I1": [ 542 ],
            "I2": [ 531 ]
          }
        },
        "dec2.cachedValue_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 522 ],
            "CLK": [ 11 ],
            "D": [ 543 ],
            "Q": [ 542 ]
          }
        },
        "dec2.cachedValue_DFFE_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 543 ],
            "I0": [ 544 ],
            "I1": [ 545 ],
            "I2": [ 531 ]
          }
        },
        "dec2.cachedValue_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 522 ],
            "CLK": [ 11 ],
            "D": [ 546 ],
            "Q": [ 545 ]
          }
        },
        "dec2.cachedValue_DFFE_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 546 ],
            "I0": [ 547 ],
            "I1": [ 548 ],
            "I2": [ 531 ]
          }
        },
        "dec2.cachedValue_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 522 ],
            "CLK": [ 11 ],
            "D": [ 549 ],
            "Q": [ 548 ]
          }
        },
        "dec2.cachedValue_DFFE_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 549 ],
            "I0": [ 550 ],
            "I1": [ 551 ],
            "I2": [ 531 ]
          }
        },
        "dec2.cachedValue_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 522 ],
            "CLK": [ 11 ],
            "D": [ 552 ],
            "Q": [ 551 ]
          }
        },
        "dec2.cachedValue_DFFE_Q_8_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 552 ],
            "I0": [ 553 ],
            "I1": [ 554 ],
            "I2": [ 531 ]
          }
        },
        "dec2.cachedValue_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 522 ],
            "CLK": [ 11 ],
            "D": [ 555 ],
            "Q": [ 554 ]
          }
        },
        "dec2.cachedValue_DFFE_Q_9_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 555 ],
            "I0": [ 556 ],
            "I1": [ 528 ],
            "I2": [ 531 ]
          }
        },
        "dec2.cachedValue_DFFE_Q_CE_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 522 ],
            "I0": [ 557 ]
          }
        },
        "dec2.cachedValue_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 523 ],
            "I0": [ 558 ],
            "I1": [ 526 ],
            "I2": [ 531 ]
          }
        },
        "dec2.cachedValue_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 522 ],
            "CLK": [ 11 ],
            "D": [ 559 ],
            "Q": [ 530 ],
            "RESET": [ 531 ]
          }
        },
        "dec2.cachedValue_DFFRE_Q_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 560 ],
            "I0": [ 561 ],
            "I1": [ 562 ]
          }
        },
        "dec2.cachedValue_DFFRE_Q_RESET_LUT2_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 561 ],
            "I0": [ 563 ],
            "I1": [ 564 ]
          }
        },
        "dec2.cachedValue_DFFRE_Q_RESET_LUT2_F_I0_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 565 ],
            "I0": [ 561 ],
            "I1": [ 562 ],
            "I2": [ 566 ]
          }
        },
        "dec2.cachedValue_DFFRE_Q_RESET_LUT2_F_I0_LUT3_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 567 ],
            "I0": [ 568 ],
            "I1": [ 569 ],
            "I2": [ 570 ],
            "I3": [ 571 ]
          }
        },
        "dec2.cachedValue_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 572 ],
            "I0": [ 524 ],
            "I1": [ 573 ],
            "I2": [ 557 ],
            "I3": [ 574 ]
          }
        },
        "dec2.cachedValue_LUT4_I0_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 573 ],
            "I0": [ 560 ],
            "I1": [ 566 ],
            "I2": [ 563 ]
          }
        },
        "dec2.digits_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 575 ],
            "CLK": [ 11 ],
            "D": [ 576 ],
            "Q": [ 577 ]
          }
        },
        "dec2.digits_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 575 ],
            "CLK": [ 11 ],
            "D": [ 578 ],
            "Q": [ 579 ]
          }
        },
        "dec2.digits_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 575 ],
            "CLK": [ 11 ],
            "D": [ 580 ],
            "Q": [ 569 ]
          }
        },
        "dec2.digits_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 575 ],
            "CLK": [ 11 ],
            "D": [ 581 ],
            "Q": [ 568 ]
          }
        },
        "dec2.digits_DFFE_Q_12": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 575 ],
            "CLK": [ 11 ],
            "D": [ 582 ],
            "Q": [ 566 ]
          }
        },
        "dec2.digits_DFFE_Q_13": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 575 ],
            "CLK": [ 11 ],
            "D": [ 583 ],
            "Q": [ 562 ]
          }
        },
        "dec2.digits_DFFE_Q_14": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 575 ],
            "CLK": [ 11 ],
            "D": [ 584 ],
            "Q": [ 564 ]
          }
        },
        "dec2.digits_DFFE_Q_15": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 575 ],
            "CLK": [ 11 ],
            "D": [ 572 ],
            "Q": [ 563 ]
          }
        },
        "dec2.digits_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 575 ],
            "CLK": [ 11 ],
            "D": [ 585 ],
            "Q": [ 586 ]
          }
        },
        "dec2.digits_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 575 ],
            "CLK": [ 11 ],
            "D": [ 587 ],
            "Q": [ 588 ]
          }
        },
        "dec2.digits_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 575 ],
            "CLK": [ 11 ],
            "D": [ 589 ],
            "Q": [ 590 ]
          }
        },
        "dec2.digits_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 575 ],
            "CLK": [ 11 ],
            "D": [ 591 ],
            "Q": [ 592 ]
          }
        },
        "dec2.digits_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 575 ],
            "CLK": [ 11 ],
            "D": [ 593 ],
            "Q": [ 594 ]
          }
        },
        "dec2.digits_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 575 ],
            "CLK": [ 11 ],
            "D": [ 595 ],
            "Q": [ 596 ]
          }
        },
        "dec2.digits_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 575 ],
            "CLK": [ 11 ],
            "D": [ 597 ],
            "Q": [ 571 ]
          }
        },
        "dec2.digits_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 575 ],
            "CLK": [ 11 ],
            "D": [ 598 ],
            "Q": [ 570 ]
          }
        },
        "dec2.digits_DFFE_Q_CE_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 575 ],
            "I0": [ 599 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 578 ],
            "I0": [ 531 ],
            "I1": [ 586 ],
            "I2": [ 600 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 587 ],
            "I0": [ 531 ],
            "I1": [ 590 ],
            "I2": [ 601 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 601 ],
            "I0": [ 602 ],
            "I1": [ 603 ],
            "I2": [ 588 ],
            "I3": [ 604 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 589 ],
            "I0": [ 531 ],
            "I1": [ 592 ],
            "I2": [ 605 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_2_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 605 ],
            "I0": [ 602 ],
            "I1": [ 606 ],
            "I2": [ 604 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_3": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 591 ],
            "I0": [ 531 ],
            "I1": [ 594 ],
            "I2": [ 607 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_3_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 607 ],
            "I0": [ 608 ],
            "I1": [ 592 ],
            "I2": [ 604 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_3_I2_LUT3_F_I0_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 602 ],
            "I0": [ 608 ],
            "I1": [ 592 ],
            "I2": [ 590 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_3_I2_LUT3_F_I0_LUT3_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 603 ],
            "I0": [ 586 ],
            "I1": [ 588 ],
            "I2": [ 579 ],
            "I3": [ 577 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_3_I2_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 608 ],
            "I0": [ 609 ],
            "I1": [ 596 ],
            "I2": [ 594 ],
            "I3": [ 606 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_4": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 595 ],
            "I0": [ 531 ],
            "I1": [ 571 ],
            "I2": [ 610 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_4_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 610 ],
            "I0": [ 609 ],
            "I1": [ 606 ],
            "I2": [ 596 ],
            "I3": [ 604 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_5": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 597 ],
            "I0": [ 531 ],
            "I1": [ 570 ],
            "I2": [ 611 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_5_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 611 ],
            "I0": [ 609 ],
            "I1": [ 567 ],
            "I2": [ 604 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_6": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 598 ],
            "I0": [ 531 ],
            "I1": [ 569 ],
            "I2": [ 612 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_6_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 612 ],
            "I0": [ 613 ],
            "I1": [ 570 ],
            "I2": [ 604 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_6_I2_LUT3_F_I0_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 609 ],
            "I0": [ 613 ],
            "I1": [ 570 ],
            "I2": [ 571 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_6_I2_LUT3_F_I0_LUT3_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 606 ],
            "I0": [ 594 ],
            "I1": [ 596 ],
            "I2": [ 592 ],
            "I3": [ 590 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_6_I2_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 613 ],
            "I0": [ 565 ],
            "I1": [ 568 ],
            "I2": [ 569 ],
            "I3": [ 567 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_7": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 581 ],
            "I0": [ 531 ],
            "I1": [ 566 ],
            "I2": [ 614 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_7_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110100100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 614 ],
            "I0": [ 565 ],
            "I1": [ 567 ],
            "I2": [ 568 ],
            "I3": [ 604 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_8": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 583 ],
            "I0": [ 531 ],
            "I1": [ 564 ],
            "I2": [ 615 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_8_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 615 ],
            "I0": [ 566 ],
            "I1": [ 561 ],
            "I2": [ 562 ],
            "I3": [ 604 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 600 ],
            "I0": [ 616 ],
            "I1": [ 579 ],
            "I2": [ 604 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_I2_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 616 ],
            "I0": [ 602 ],
            "I1": [ 588 ],
            "I2": [ 586 ],
            "I3": [ 603 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100000010111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 584 ],
            "I0": [ 563 ],
            "I1": [ 564 ],
            "I2": [ 604 ],
            "I3": [ 617 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 576 ],
            "I0": [ 531 ],
            "I1": [ 579 ],
            "I2": [ 603 ],
            "I3": [ 618 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT4_F_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 618 ],
            "I0": [ 616 ],
            "I1": [ 579 ],
            "I2": [ 577 ],
            "I3": [ 604 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111110001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 582 ],
            "I0": [ 531 ],
            "I1": [ 562 ],
            "I2": [ 565 ],
            "I3": [ 619 ]
          }
        },
        "dec2.digits_DFFE_Q_D_LUT4_F_2_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 619 ],
            "I0": [ 566 ],
            "I1": [ 560 ],
            "I2": [ 604 ]
          }
        },
        "dec2.hundreds_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 599 ],
            "CLK": [ 11 ],
            "D": [ 590 ],
            "Q": [ 620 ]
          }
        },
        "dec2.hundreds_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 599 ],
            "CLK": [ 11 ],
            "D": [ 592 ],
            "Q": [ 365 ]
          }
        },
        "dec2.hundreds_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 599 ],
            "CLK": [ 11 ],
            "D": [ 594 ],
            "Q": [ 621 ]
          }
        },
        "dec2.hundreds_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 599 ],
            "CLK": [ 11 ],
            "D": [ 596 ],
            "Q": [ 622 ]
          }
        },
        "dec2.hundreds_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 370 ],
            "I0": [ 623 ],
            "I1": [ 620 ],
            "I2": [ 366 ],
            "I3": [ 403 ]
          }
        },
        "dec2.hundreds_LUT4_I1_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 432 ],
            "I0": [ 367 ],
            "I1": [ 621 ],
            "I2": [ 624 ],
            "I3": [ 417 ]
          }
        },
        "dec2.state_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 142 ],
            "CLK": [ 11 ],
            "D": [ 625 ],
            "Q": [ 574 ]
          }
        },
        "dec2.state_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 142 ],
            "CLK": [ 11 ],
            "D": [ 626 ],
            "Q": [ 557 ]
          }
        },
        "dec2.state_DFFE_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 626 ],
            "I0": [ 557 ]
          }
        },
        "dec2.state_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000100011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 625 ],
            "I0": [ 627 ],
            "I1": [ 628 ],
            "I2": [ 557 ],
            "I3": [ 574 ]
          }
        },
        "dec2.state_DFFE_Q_D_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 627 ],
            "I0": [ 629 ],
            "I1": [ 630 ],
            "I2": [ 631 ]
          }
        },
        "dec2.state_DFFE_Q_D_LUT4_F_I0_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 632 ],
            "I0": [ 628 ],
            "I1": [ 574 ],
            "I2": [ 627 ],
            "I3": [ 557 ]
          }
        },
        "dec2.state_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 604 ],
            "I0": [ 574 ],
            "I1": [ 557 ]
          }
        },
        "dec2.state_LUT2_I0_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 531 ],
            "I0": [ 557 ],
            "I1": [ 574 ]
          }
        },
        "dec2.state_LUT2_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 617 ],
            "I0": [ 566 ],
            "I1": [ 560 ],
            "I2": [ 531 ],
            "I3": [ 563 ]
          }
        },
        "dec2.state_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 633 ],
            "I0": [ 574 ],
            "I1": [ 602 ],
            "I2": [ 603 ],
            "I3": [ 588 ]
          }
        },
        "dec2.state_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 634 ],
            "I0": [ 574 ],
            "I1": [ 609 ],
            "I2": [ 606 ],
            "I3": [ 596 ]
          }
        },
        "dec2.state_LUT4_I0_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 635 ],
            "I0": [ 574 ],
            "I1": [ 565 ],
            "I2": [ 567 ],
            "I3": [ 568 ]
          }
        },
        "dec2.state_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 585 ],
            "I0": [ 586 ],
            "I1": [ 574 ],
            "I2": [ 633 ],
            "I3": [ 557 ]
          }
        },
        "dec2.state_LUT4_I1_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 593 ],
            "I0": [ 594 ],
            "I1": [ 574 ],
            "I2": [ 634 ],
            "I3": [ 557 ]
          }
        },
        "dec2.state_LUT4_I1_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001001011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 580 ],
            "I0": [ 569 ],
            "I1": [ 574 ],
            "I2": [ 635 ],
            "I3": [ 557 ]
          }
        },
        "dec2.stepCounter_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 632 ],
            "CLK": [ 11 ],
            "D": [ 636 ],
            "Q": [ 628 ],
            "RESET": [ 637 ]
          }
        },
        "dec2.stepCounter_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 632 ],
            "CLK": [ 11 ],
            "D": [ 638 ],
            "Q": [ 629 ],
            "RESET": [ 637 ]
          }
        },
        "dec2.stepCounter_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 632 ],
            "CLK": [ 11 ],
            "D": [ 639 ],
            "Q": [ 631 ],
            "RESET": [ 637 ]
          }
        },
        "dec2.stepCounter_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 632 ],
            "CLK": [ 11 ],
            "D": [ 640 ],
            "Q": [ 630 ],
            "RESET": [ 637 ]
          }
        },
        "dec2.stepCounter_DFFRE_Q_3_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 640 ],
            "I0": [ 630 ]
          }
        },
        "dec2.stepCounter_DFFRE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 639 ],
            "I0": [ 630 ],
            "I1": [ 631 ]
          }
        },
        "dec2.stepCounter_DFFRE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 638 ],
            "I0": [ 630 ],
            "I1": [ 631 ],
            "I2": [ 629 ]
          }
        },
        "dec2.stepCounter_DFFRE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 636 ],
            "I0": [ 630 ],
            "I1": [ 629 ],
            "I2": [ 631 ],
            "I3": [ 628 ]
          }
        },
        "dec2.stepCounter_DFFRE_Q_RESET_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 637 ],
            "I0": [ 574 ],
            "I1": [ 557 ]
          }
        },
        "dec2.tens_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 599 ],
            "CLK": [ 11 ],
            "D": [ 571 ],
            "Q": [ 392 ]
          }
        },
        "dec2.tens_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 599 ],
            "CLK": [ 11 ],
            "D": [ 570 ],
            "Q": [ 641 ]
          }
        },
        "dec2.tens_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 599 ],
            "CLK": [ 11 ],
            "D": [ 569 ],
            "Q": [ 642 ]
          }
        },
        "dec2.tens_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 599 ],
            "CLK": [ 11 ],
            "D": [ 568 ],
            "Q": [ 643 ]
          }
        },
        "dec2.tens_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 599 ],
            "I0": [ 574 ],
            "I1": [ 557 ]
          }
        },
        "dec2.tens_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 644 ],
            "I0": [ 641 ],
            "I1": [ 393 ],
            "I2": [ 395 ],
            "I3": [ 645 ]
          }
        },
        "dec2.tens_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 646 ],
            "I0": [ 643 ],
            "I1": [ 393 ],
            "I2": [ 367 ],
            "I3": [ 622 ]
          }
        },
        "dec2.tens_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 624 ],
            "I0": [ 393 ],
            "I1": [ 642 ],
            "I2": [ 424 ],
            "I3": [ 647 ]
          }
        },
        "dec2.thousands_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 599 ],
            "CLK": [ 11 ],
            "D": [ 577 ],
            "Q": [ 623 ]
          }
        },
        "dec2.thousands_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 599 ],
            "CLK": [ 11 ],
            "D": [ 579 ],
            "Q": [ 645 ]
          }
        },
        "dec2.thousands_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 599 ],
            "CLK": [ 11 ],
            "D": [ 586 ],
            "Q": [ 648 ]
          }
        },
        "dec2.thousands_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 599 ],
            "CLK": [ 11 ],
            "D": [ 588 ],
            "Q": [ 649 ]
          }
        },
        "dec2.thousands_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 650 ],
            "I0": [ 649 ],
            "I1": [ 395 ],
            "I2": [ 399 ]
          }
        },
        "dec2.thousands_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 433 ],
            "I0": [ 417 ],
            "I1": [ 366 ],
            "I2": [ 648 ],
            "I3": [ 395 ]
          }
        },
        "dec2.thousands_LUT4_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 434 ],
            "I0": [ 367 ],
            "I1": [ 651 ],
            "I2": [ 652 ],
            "I3": [ 417 ]
          }
        },
        "dec2.thousands_LUT4_I2_F_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 651 ],
            "I0": [ 653 ],
            "I1": [ 445 ],
            "I2": [ 414 ],
            "I3": [ 654 ]
          }
        },
        "dec2.thousands_LUT4_I2_F_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 652 ],
            "I0": [ 655 ],
            "I1": [ 444 ],
            "I2": [ 441 ],
            "I3": [ 656 ]
          }
        },
        "dec2.units_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 599 ],
            "CLK": [ 11 ],
            "D": [ 566 ],
            "Q": [ 423 ]
          }
        },
        "dec2.units_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 599 ],
            "CLK": [ 11 ],
            "D": [ 562 ],
            "Q": [ 657 ]
          }
        },
        "dec2.units_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 599 ],
            "CLK": [ 11 ],
            "D": [ 564 ],
            "Q": [ 647 ]
          }
        },
        "dec2.units_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 599 ],
            "CLK": [ 11 ],
            "D": [ 563 ],
            "Q": [ 658 ]
          }
        },
        "dec2.units_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 426 ],
            "I0": [ 657 ],
            "I1": [ 366 ],
            "I2": [ 644 ],
            "I3": [ 424 ]
          }
        },
        "dec2.units_LUT4_I0_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 659 ],
            "I0": [ 658 ],
            "I1": [ 424 ],
            "I2": [ 646 ],
            "I3": [ 650 ]
          }
        },
        "dec2.units_LUT4_I0_1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 660 ],
            "I0": [ 661 ],
            "I1": [ 445 ],
            "I2": [ 662 ],
            "I3": [ 663 ]
          }
        },
        "dec2.units_LUT4_I0_1_F_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 445 ],
            "I0": [ 400 ],
            "I1": [ 403 ],
            "I2": [ 402 ],
            "I3": [ 401 ]
          }
        },
        "dec2.units_LUT4_I0_1_F_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 441 ],
            "I0": [ 401 ],
            "I1": [ 403 ],
            "I2": [ 402 ],
            "I3": [ 400 ]
          }
        },
        "dec2.units_LUT4_I0_1_F_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 662 ],
            "I0": [ 441 ],
            "I1": [ 664 ]
          }
        },
        "dec2.units_LUT4_I0_1_F_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 663 ],
            "I0": [ 665 ],
            "I1": [ 444 ],
            "I2": [ 414 ],
            "I3": [ 666 ]
          }
        },
        "dec2.units_LUT4_I0_1_F_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 496 ],
            "I0": [ 447 ],
            "I1": [ 660 ],
            "I2": [ 659 ],
            "I3": [ 417 ]
          }
        },
        "dec2.units_LUT4_I0_1_F_LUT4_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 408 ],
            "I0": [ 400 ],
            "I1": [ 456 ]
          }
        },
        "drawState_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 80 ],
            "CLK": [ 11 ],
            "D": [ 667 ],
            "Q": [ 78 ]
          }
        },
        "drawState_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 80 ],
            "CLK": [ 11 ],
            "D": [ 668 ],
            "Q": [ 79 ]
          }
        },
        "drawState_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 667 ],
            "I0": [ 78 ],
            "I1": [ 79 ]
          }
        },
        "drawState_DFFE_Q_D_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 668 ],
            "I0": [ 78 ],
            "I1": [ 79 ]
          }
        },
        "hexValCh1[0].converter.hexChar_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 669 ],
            "Q": [ 463 ],
            "RESET": [ 670 ]
          }
        },
        "hexValCh1[0].converter.hexChar_DFFR_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 669 ],
            "I0": [ 173 ],
            "I1": [ 170 ],
            "I2": [ 670 ]
          }
        },
        "hexValCh1[0].converter.hexChar_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 671 ],
            "Q": [ 507 ],
            "SET": [ 670 ]
          }
        },
        "hexValCh1[0].converter.hexChar_DFFS_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 671 ],
            "I0": [ 669 ]
          }
        },
        "hexValCh1[0].converter.hexChar_DFFS_Q_SET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 670 ],
            "I0": [ 172 ],
            "I1": [ 171 ],
            "I2": [ 170 ]
          }
        },
        "hexValCh1[0].converter.hexChar_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 672 ],
            "Q": [ 520 ]
          }
        },
        "hexValCh1[0].converter.hexChar_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 673 ],
            "Q": [ 484 ]
          }
        },
        "hexValCh1[0].converter.hexChar_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 673 ],
            "I0": [ 172 ],
            "I1": [ 173 ],
            "I2": [ 170 ],
            "I3": [ 171 ]
          }
        },
        "hexValCh1[0].converter.hexChar_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 674 ],
            "Q": [ 443 ]
          }
        },
        "hexValCh1[0].converter.hexChar_DFF_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 674 ],
            "I0": [ 171 ],
            "I1": [ 173 ],
            "I2": [ 170 ],
            "I3": [ 172 ]
          }
        },
        "hexValCh1[0].converter.hexChar_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 675 ],
            "Q": [ 451 ]
          }
        },
        "hexValCh1[0].converter.hexChar_DFF_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 675 ],
            "I0": [ 670 ],
            "I1": [ 173 ]
          }
        },
        "hexValCh1[0].converter.hexChar_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 672 ],
            "I0": [ 171 ],
            "I1": [ 172 ],
            "I2": [ 170 ]
          }
        },
        "hexValCh1[1].converter.hexChar_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 676 ],
            "Q": [ 470 ],
            "RESET": [ 677 ]
          }
        },
        "hexValCh1[1].converter.hexChar_DFFR_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 676 ],
            "I0": [ 678 ]
          }
        },
        "hexValCh1[1].converter.hexChar_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 678 ],
            "Q": [ 505 ],
            "SET": [ 677 ]
          }
        },
        "hexValCh1[1].converter.hexChar_DFFS_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 678 ],
            "I0": [ 180 ],
            "I1": [ 169 ],
            "I2": [ 677 ]
          }
        },
        "hexValCh1[1].converter.hexChar_DFFS_Q_SET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 677 ],
            "I0": [ 168 ],
            "I1": [ 181 ],
            "I2": [ 180 ]
          }
        },
        "hexValCh1[1].converter.hexChar_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 679 ],
            "Q": [ 512 ]
          }
        },
        "hexValCh1[1].converter.hexChar_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 680 ],
            "Q": [ 486 ]
          }
        },
        "hexValCh1[1].converter.hexChar_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 680 ],
            "I0": [ 169 ],
            "I1": [ 168 ],
            "I2": [ 180 ],
            "I3": [ 181 ]
          }
        },
        "hexValCh1[1].converter.hexChar_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 681 ],
            "Q": [ 446 ]
          }
        },
        "hexValCh1[1].converter.hexChar_DFF_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 681 ],
            "I0": [ 181 ],
            "I1": [ 169 ],
            "I2": [ 180 ],
            "I3": [ 168 ]
          }
        },
        "hexValCh1[1].converter.hexChar_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 682 ],
            "Q": [ 449 ]
          }
        },
        "hexValCh1[1].converter.hexChar_DFF_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 682 ],
            "I0": [ 677 ],
            "I1": [ 169 ]
          }
        },
        "hexValCh1[1].converter.hexChar_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 679 ],
            "I0": [ 181 ],
            "I1": [ 168 ],
            "I2": [ 180 ]
          }
        },
        "hexValCh1[2].converter.hexChar_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 683 ],
            "Q": [ 471 ],
            "RESET": [ 684 ]
          }
        },
        "hexValCh1[2].converter.hexChar_DFFR_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 683 ],
            "I0": [ 179 ],
            "I1": [ 176 ],
            "I2": [ 684 ]
          }
        },
        "hexValCh1[2].converter.hexChar_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 685 ],
            "Q": [ 503 ],
            "SET": [ 684 ]
          }
        },
        "hexValCh1[2].converter.hexChar_DFFS_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 685 ],
            "I0": [ 683 ]
          }
        },
        "hexValCh1[2].converter.hexChar_DFFS_Q_SET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 684 ],
            "I0": [ 178 ],
            "I1": [ 177 ],
            "I2": [ 176 ]
          }
        },
        "hexValCh1[2].converter.hexChar_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 686 ],
            "Q": [ 521 ]
          }
        },
        "hexValCh1[2].converter.hexChar_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 687 ],
            "Q": [ 487 ]
          }
        },
        "hexValCh1[2].converter.hexChar_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 687 ],
            "I0": [ 178 ],
            "I1": [ 179 ],
            "I2": [ 176 ],
            "I3": [ 177 ]
          }
        },
        "hexValCh1[2].converter.hexChar_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 688 ],
            "Q": [ 440 ]
          }
        },
        "hexValCh1[2].converter.hexChar_DFF_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 688 ],
            "I0": [ 177 ],
            "I1": [ 179 ],
            "I2": [ 176 ],
            "I3": [ 178 ]
          }
        },
        "hexValCh1[2].converter.hexChar_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 689 ],
            "Q": [ 450 ]
          }
        },
        "hexValCh1[2].converter.hexChar_DFF_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 689 ],
            "I0": [ 684 ],
            "I1": [ 179 ]
          }
        },
        "hexValCh1[2].converter.hexChar_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 686 ],
            "I0": [ 177 ],
            "I1": [ 178 ],
            "I2": [ 176 ]
          }
        },
        "hexValCh1[3].converter.hexChar_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 690 ],
            "Q": [ 461 ],
            "RESET": [ 691 ]
          }
        },
        "hexValCh1[3].converter.hexChar_DFFR_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 690 ],
            "I0": [ 692 ]
          }
        },
        "hexValCh1[3].converter.hexChar_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 692 ],
            "Q": [ 501 ],
            "SET": [ 691 ]
          }
        },
        "hexValCh1[3].converter.hexChar_DFFS_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 692 ],
            "I0": [ 166 ],
            "I1": [ 175 ],
            "I2": [ 691 ]
          }
        },
        "hexValCh1[3].converter.hexChar_DFFS_Q_SET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 691 ],
            "I0": [ 174 ],
            "I1": [ 167 ],
            "I2": [ 166 ]
          }
        },
        "hexValCh1[3].converter.hexChar_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 693 ],
            "Q": [ 509 ]
          }
        },
        "hexValCh1[3].converter.hexChar_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 694 ],
            "Q": [ 485 ]
          }
        },
        "hexValCh1[3].converter.hexChar_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 694 ],
            "I0": [ 175 ],
            "I1": [ 174 ],
            "I2": [ 166 ],
            "I3": [ 167 ]
          }
        },
        "hexValCh1[3].converter.hexChar_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 695 ],
            "Q": [ 438 ]
          }
        },
        "hexValCh1[3].converter.hexChar_DFF_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 695 ],
            "I0": [ 167 ],
            "I1": [ 175 ],
            "I2": [ 166 ],
            "I3": [ 174 ]
          }
        },
        "hexValCh1[3].converter.hexChar_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 696 ],
            "Q": [ 413 ]
          }
        },
        "hexValCh1[3].converter.hexChar_DFF_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 696 ],
            "I0": [ 691 ],
            "I1": [ 175 ]
          }
        },
        "hexValCh1[3].converter.hexChar_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 693 ],
            "I0": [ 167 ],
            "I1": [ 174 ],
            "I2": [ 166 ]
          }
        },
        "hexValCh2[0].converter.hexChar_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 697 ],
            "Q": [ 464 ],
            "RESET": [ 698 ]
          }
        },
        "hexValCh2[0].converter.hexChar_DFFR_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 697 ],
            "I0": [ 699 ]
          }
        },
        "hexValCh2[0].converter.hexChar_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 699 ],
            "Q": [ 508 ],
            "SET": [ 698 ]
          }
        },
        "hexValCh2[0].converter.hexChar_DFFS_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 699 ],
            "I0": [ 186 ],
            "I1": [ 189 ],
            "I2": [ 698 ]
          }
        },
        "hexValCh2[0].converter.hexChar_DFFS_Q_SET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 698 ],
            "I0": [ 188 ],
            "I1": [ 187 ],
            "I2": [ 186 ]
          }
        },
        "hexValCh2[0].converter.hexChar_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 700 ],
            "Q": [ 516 ]
          }
        },
        "hexValCh2[0].converter.hexChar_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 701 ],
            "Q": [ 490 ]
          }
        },
        "hexValCh2[0].converter.hexChar_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 701 ],
            "I0": [ 189 ],
            "I1": [ 188 ],
            "I2": [ 186 ],
            "I3": [ 187 ]
          }
        },
        "hexValCh2[0].converter.hexChar_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 702 ],
            "Q": [ 655 ]
          }
        },
        "hexValCh2[0].converter.hexChar_DFF_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 702 ],
            "I0": [ 187 ],
            "I1": [ 189 ],
            "I2": [ 186 ],
            "I3": [ 188 ]
          }
        },
        "hexValCh2[0].converter.hexChar_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 703 ],
            "Q": [ 665 ]
          }
        },
        "hexValCh2[0].converter.hexChar_DFF_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 703 ],
            "I0": [ 698 ],
            "I1": [ 189 ]
          }
        },
        "hexValCh2[0].converter.hexChar_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 700 ],
            "I0": [ 187 ],
            "I1": [ 188 ],
            "I2": [ 186 ]
          }
        },
        "hexValCh2[1].converter.hexChar_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 704 ],
            "Q": [ 468 ],
            "RESET": [ 705 ]
          }
        },
        "hexValCh2[1].converter.hexChar_DFFR_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 704 ],
            "I0": [ 185 ],
            "I1": [ 196 ],
            "I2": [ 705 ]
          }
        },
        "hexValCh2[1].converter.hexChar_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 706 ],
            "Q": [ 506 ],
            "SET": [ 705 ]
          }
        },
        "hexValCh2[1].converter.hexChar_DFFS_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 706 ],
            "I0": [ 704 ]
          }
        },
        "hexValCh2[1].converter.hexChar_DFFS_Q_SET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 705 ],
            "I0": [ 184 ],
            "I1": [ 197 ],
            "I2": [ 196 ]
          }
        },
        "hexValCh2[1].converter.hexChar_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 707 ],
            "Q": [ 517 ]
          }
        },
        "hexValCh2[1].converter.hexChar_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 708 ],
            "Q": [ 492 ]
          }
        },
        "hexValCh2[1].converter.hexChar_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 708 ],
            "I0": [ 184 ],
            "I1": [ 185 ],
            "I2": [ 196 ],
            "I3": [ 197 ]
          }
        },
        "hexValCh2[1].converter.hexChar_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 709 ],
            "Q": [ 653 ]
          }
        },
        "hexValCh2[1].converter.hexChar_DFF_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 709 ],
            "I0": [ 197 ],
            "I1": [ 185 ],
            "I2": [ 196 ],
            "I3": [ 184 ]
          }
        },
        "hexValCh2[1].converter.hexChar_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 710 ],
            "Q": [ 661 ]
          }
        },
        "hexValCh2[1].converter.hexChar_DFF_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 710 ],
            "I0": [ 705 ],
            "I1": [ 185 ]
          }
        },
        "hexValCh2[1].converter.hexChar_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 707 ],
            "I0": [ 197 ],
            "I1": [ 184 ],
            "I2": [ 196 ]
          }
        },
        "hexValCh2[2].converter.hexChar_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 711 ],
            "Q": [ 469 ],
            "RESET": [ 712 ]
          }
        },
        "hexValCh2[2].converter.hexChar_DFFR_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 711 ],
            "I0": [ 195 ],
            "I1": [ 192 ],
            "I2": [ 712 ]
          }
        },
        "hexValCh2[2].converter.hexChar_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 713 ],
            "Q": [ 504 ],
            "SET": [ 712 ]
          }
        },
        "hexValCh2[2].converter.hexChar_DFFS_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 713 ],
            "I0": [ 711 ]
          }
        },
        "hexValCh2[2].converter.hexChar_DFFS_Q_SET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 712 ],
            "I0": [ 193 ],
            "I1": [ 194 ],
            "I2": [ 192 ]
          }
        },
        "hexValCh2[2].converter.hexChar_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 714 ],
            "Q": [ 519 ]
          }
        },
        "hexValCh2[2].converter.hexChar_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 715 ],
            "Q": [ 493 ]
          }
        },
        "hexValCh2[2].converter.hexChar_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 715 ],
            "I0": [ 195 ],
            "I1": [ 194 ],
            "I2": [ 192 ],
            "I3": [ 193 ]
          }
        },
        "hexValCh2[2].converter.hexChar_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 716 ],
            "Q": [ 656 ]
          }
        },
        "hexValCh2[2].converter.hexChar_DFF_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 716 ],
            "I0": [ 193 ],
            "I1": [ 195 ],
            "I2": [ 192 ],
            "I3": [ 194 ]
          }
        },
        "hexValCh2[2].converter.hexChar_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 717 ],
            "Q": [ 664 ]
          }
        },
        "hexValCh2[2].converter.hexChar_DFF_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 717 ],
            "I0": [ 712 ],
            "I1": [ 195 ]
          }
        },
        "hexValCh2[2].converter.hexChar_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 714 ],
            "I0": [ 194 ],
            "I1": [ 193 ],
            "I2": [ 192 ]
          }
        },
        "hexValCh2[3].converter.hexChar_DFFR_Q": {
          "hide_name": 0,
          "type": "DFFR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:31.7-31.59"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 718 ],
            "Q": [ 462 ],
            "RESET": [ 719 ]
          }
        },
        "hexValCh2[3].converter.hexChar_DFFR_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 718 ],
            "I0": [ 191 ],
            "I1": [ 182 ],
            "I2": [ 719 ]
          }
        },
        "hexValCh2[3].converter.hexChar_DFFS_Q": {
          "hide_name": 0,
          "type": "DFFS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:55.7-55.57"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 720 ],
            "Q": [ 502 ],
            "SET": [ 719 ]
          }
        },
        "hexValCh2[3].converter.hexChar_DFFS_Q_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 720 ],
            "I0": [ 718 ]
          }
        },
        "hexValCh2[3].converter.hexChar_DFFS_Q_SET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 719 ],
            "I0": [ 190 ],
            "I1": [ 183 ],
            "I2": [ 182 ]
          }
        },
        "hexValCh2[3].converter.hexChar_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 721 ],
            "Q": [ 518 ]
          }
        },
        "hexValCh2[3].converter.hexChar_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 722 ],
            "Q": [ 491 ]
          }
        },
        "hexValCh2[3].converter.hexChar_DFF_Q_1_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 722 ],
            "I0": [ 190 ],
            "I1": [ 191 ],
            "I2": [ 182 ],
            "I3": [ 183 ]
          }
        },
        "hexValCh2[3].converter.hexChar_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 723 ],
            "Q": [ 654 ]
          }
        },
        "hexValCh2[3].converter.hexChar_DFF_Q_2_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 723 ],
            "I0": [ 183 ],
            "I1": [ 191 ],
            "I2": [ 182 ],
            "I3": [ 190 ]
          }
        },
        "hexValCh2[3].converter.hexChar_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 724 ],
            "Q": [ 666 ]
          }
        },
        "hexValCh2[3].converter.hexChar_DFF_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 724 ],
            "I0": [ 719 ],
            "I1": [ 191 ]
          }
        },
        "hexValCh2[3].converter.hexChar_DFF_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 721 ],
            "I0": [ 183 ],
            "I1": [ 190 ],
            "I2": [ 182 ]
          }
        },
        "i2cScl_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 223 ],
            "O": [ 9 ]
          }
        },
        "i2cSda_IOBUF_IO": {
          "hide_name": 0,
          "type": "IOBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "IO": "inout",
            "O": "output",
            "OEN": "input"
          },
          "connections": {
            "I": [ 22 ],
            "IO": [ 8 ],
            "O": [ 207 ],
            "OEN": [ 243 ]
          }
        },
        "ioCs_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 725 ],
            "O": [ 5 ]
          }
        },
        "ioDc_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 726 ],
            "O": [ 6 ]
          }
        },
        "ioReset_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 727 ],
            "O": [ 7 ]
          }
        },
        "ioSclk_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 728 ],
            "O": [ 3 ]
          }
        },
        "ioSdin_OBUF_O": {
          "hide_name": 0,
          "type": "OBUF",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "O": "output"
          },
          "connections": {
            "I": [ 729 ],
            "O": [ 4 ]
          }
        },
        "scr.bitNumber_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 730 ],
            "CLK": [ 11 ],
            "D": [ 731 ],
            "Q": [ 732 ]
          }
        },
        "scr.bitNumber_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 730 ],
            "CLK": [ 11 ],
            "D": [ 733 ],
            "Q": [ 734 ]
          }
        },
        "scr.bitNumber_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 733 ],
            "I0": [ 734 ],
            "I1": [ 735 ],
            "I2": [ 736 ]
          }
        },
        "scr.bitNumber_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 730 ],
            "CLK": [ 11 ],
            "D": [ 737 ],
            "Q": [ 735 ]
          }
        },
        "scr.bitNumber_DFFE_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 737 ],
            "I0": [ 736 ],
            "I1": [ 735 ]
          }
        },
        "scr.bitNumber_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 730 ],
            "I0": [ 738 ],
            "I1": [ 736 ]
          }
        },
        "scr.bitNumber_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 731 ],
            "I0": [ 734 ],
            "I1": [ 735 ],
            "I2": [ 732 ],
            "I3": [ 736 ]
          }
        },
        "scr.bitNumber_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 730 ],
            "CLK": [ 11 ],
            "D": [ 739 ],
            "Q": [ 740 ],
            "RESET": [ 741 ]
          }
        },
        "scr.bitNumber_DFFRE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 739 ],
            "I0": [ 732 ],
            "I1": [ 734 ],
            "I2": [ 735 ],
            "I3": [ 740 ]
          }
        },
        "scr.bitNumber_DFFRE_Q_RESET_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 741 ],
            "I0": [ 736 ]
          }
        },
        "scr.commandIndex_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 742 ],
            "CLK": [ 11 ],
            "D": [ 743 ],
            "Q": [ 744 ]
          }
        },
        "scr.commandIndex_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 742 ],
            "CLK": [ 11 ],
            "D": [ 745 ],
            "Q": [ 746 ],
            "SET": [ 22 ]
          }
        },
        "scr.commandIndex_DFFSE_Q_1": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 742 ],
            "CLK": [ 11 ],
            "D": [ 747 ],
            "Q": [ 748 ],
            "SET": [ 22 ]
          }
        },
        "scr.commandIndex_DFFSE_Q_2": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 742 ],
            "CLK": [ 11 ],
            "D": [ 749 ],
            "Q": [ 750 ],
            "SET": [ 22 ]
          }
        },
        "scr.commandIndex_DFFSE_Q_3": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 742 ],
            "CLK": [ 11 ],
            "D": [ 751 ],
            "Q": [ 752 ],
            "SET": [ 22 ]
          }
        },
        "scr.counter_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 753 ],
            "CLK": [ 11 ],
            "D": [ 754 ],
            "Q": [ 755 ]
          }
        },
        "scr.counter_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 754 ],
            "I0": [ 756 ],
            "I1": [ 755 ],
            "I2": [ 757 ],
            "I3": [ 758 ]
          }
        },
        "scr.counter_DFFRE_Q": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 753 ],
            "CLK": [ 11 ],
            "D": [ 22 ],
            "Q": [ 759 ],
            "RESET": [ 756 ]
          }
        },
        "scr.counter_DFFRE_Q_1": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 753 ],
            "CLK": [ 11 ],
            "D": [ 22 ],
            "Q": [ 760 ],
            "RESET": [ 756 ]
          }
        },
        "scr.counter_DFFRE_Q_10": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 753 ],
            "CLK": [ 11 ],
            "D": [ 761 ],
            "Q": [ 762 ],
            "RESET": [ 756 ]
          }
        },
        "scr.counter_DFFRE_Q_10_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 761 ],
            "I0": [ 763 ],
            "I1": [ 762 ],
            "I2": [ 757 ]
          }
        },
        "scr.counter_DFFRE_Q_10_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 763 ],
            "I0": [ 764 ],
            "I1": [ 765 ],
            "I2": [ 766 ],
            "I3": [ 767 ]
          }
        },
        "scr.counter_DFFRE_Q_11": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 753 ],
            "CLK": [ 11 ],
            "D": [ 768 ],
            "Q": [ 767 ],
            "RESET": [ 756 ]
          }
        },
        "scr.counter_DFFRE_Q_11_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 768 ],
            "I0": [ 769 ],
            "I1": [ 766 ],
            "I2": [ 767 ],
            "I3": [ 757 ]
          }
        },
        "scr.counter_DFFRE_Q_12": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 753 ],
            "CLK": [ 11 ],
            "D": [ 770 ],
            "Q": [ 766 ],
            "RESET": [ 756 ]
          }
        },
        "scr.counter_DFFRE_Q_12_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 770 ],
            "I0": [ 769 ],
            "I1": [ 766 ],
            "I2": [ 757 ]
          }
        },
        "scr.counter_DFFRE_Q_12_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 769 ],
            "I0": [ 764 ],
            "I1": [ 765 ]
          }
        },
        "scr.counter_DFFRE_Q_13": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 753 ],
            "CLK": [ 11 ],
            "D": [ 771 ],
            "Q": [ 765 ],
            "RESET": [ 756 ]
          }
        },
        "scr.counter_DFFRE_Q_13_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 771 ],
            "I0": [ 764 ],
            "I1": [ 765 ],
            "I2": [ 757 ]
          }
        },
        "scr.counter_DFFRE_Q_13_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 764 ],
            "I0": [ 772 ],
            "I1": [ 773 ],
            "I2": [ 774 ],
            "I3": [ 775 ]
          }
        },
        "scr.counter_DFFRE_Q_14": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 753 ],
            "CLK": [ 11 ],
            "D": [ 776 ],
            "Q": [ 775 ],
            "RESET": [ 756 ]
          }
        },
        "scr.counter_DFFRE_Q_14_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 776 ],
            "I0": [ 777 ],
            "I1": [ 774 ],
            "I2": [ 775 ],
            "I3": [ 757 ]
          }
        },
        "scr.counter_DFFRE_Q_15": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 753 ],
            "CLK": [ 11 ],
            "D": [ 778 ],
            "Q": [ 774 ],
            "RESET": [ 756 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 778 ],
            "I0": [ 777 ],
            "I1": [ 774 ],
            "I2": [ 757 ]
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 777 ],
            "I0": [ 772 ],
            "I1": [ 773 ]
          }
        },
        "scr.counter_DFFRE_Q_16": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 753 ],
            "CLK": [ 11 ],
            "D": [ 779 ],
            "Q": [ 773 ],
            "RESET": [ 756 ]
          }
        },
        "scr.counter_DFFRE_Q_16_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 779 ],
            "I0": [ 772 ],
            "I1": [ 773 ],
            "I2": [ 757 ]
          }
        },
        "scr.counter_DFFRE_Q_16_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 772 ],
            "I0": [ 780 ],
            "I1": [ 781 ],
            "I2": [ 782 ],
            "I3": [ 783 ]
          }
        },
        "scr.counter_DFFRE_Q_17": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 753 ],
            "CLK": [ 11 ],
            "D": [ 784 ],
            "Q": [ 783 ],
            "RESET": [ 756 ]
          }
        },
        "scr.counter_DFFRE_Q_17_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 784 ],
            "I0": [ 785 ],
            "I1": [ 782 ],
            "I2": [ 783 ],
            "I3": [ 757 ]
          }
        },
        "scr.counter_DFFRE_Q_18": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 753 ],
            "CLK": [ 11 ],
            "D": [ 786 ],
            "Q": [ 782 ],
            "RESET": [ 756 ]
          }
        },
        "scr.counter_DFFRE_Q_18_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 786 ],
            "I0": [ 785 ],
            "I1": [ 782 ],
            "I2": [ 757 ]
          }
        },
        "scr.counter_DFFRE_Q_18_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 785 ],
            "I0": [ 780 ],
            "I1": [ 781 ]
          }
        },
        "scr.counter_DFFRE_Q_19": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 753 ],
            "CLK": [ 11 ],
            "D": [ 787 ],
            "Q": [ 781 ],
            "RESET": [ 756 ]
          }
        },
        "scr.counter_DFFRE_Q_19_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 787 ],
            "I0": [ 780 ],
            "I1": [ 781 ],
            "I2": [ 757 ]
          }
        },
        "scr.counter_DFFRE_Q_19_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 780 ],
            "I0": [ 788 ],
            "I1": [ 789 ],
            "I2": [ 790 ],
            "I3": [ 791 ]
          }
        },
        "scr.counter_DFFRE_Q_2": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 753 ],
            "CLK": [ 11 ],
            "D": [ 22 ],
            "Q": [ 792 ],
            "RESET": [ 756 ]
          }
        },
        "scr.counter_DFFRE_Q_20": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 753 ],
            "CLK": [ 11 ],
            "D": [ 793 ],
            "Q": [ 791 ],
            "RESET": [ 756 ]
          }
        },
        "scr.counter_DFFRE_Q_20_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 793 ],
            "I0": [ 794 ],
            "I1": [ 791 ],
            "I2": [ 757 ]
          }
        },
        "scr.counter_DFFRE_Q_20_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 794 ],
            "I0": [ 788 ],
            "I1": [ 789 ],
            "I2": [ 790 ]
          }
        },
        "scr.counter_DFFRE_Q_21": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 753 ],
            "CLK": [ 11 ],
            "D": [ 795 ],
            "Q": [ 790 ],
            "RESET": [ 756 ]
          }
        },
        "scr.counter_DFFRE_Q_21_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 795 ],
            "I0": [ 788 ],
            "I1": [ 789 ],
            "I2": [ 790 ],
            "I3": [ 757 ]
          }
        },
        "scr.counter_DFFRE_Q_22": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 753 ],
            "CLK": [ 11 ],
            "D": [ 796 ],
            "Q": [ 789 ],
            "RESET": [ 756 ]
          }
        },
        "scr.counter_DFFRE_Q_22_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 796 ],
            "I0": [ 788 ],
            "I1": [ 789 ],
            "I2": [ 757 ]
          }
        },
        "scr.counter_DFFRE_Q_22_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 788 ],
            "I0": [ 797 ],
            "I1": [ 798 ],
            "I2": [ 799 ],
            "I3": [ 800 ]
          }
        },
        "scr.counter_DFFRE_Q_23": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 753 ],
            "CLK": [ 11 ],
            "D": [ 801 ],
            "Q": [ 800 ],
            "RESET": [ 756 ]
          }
        },
        "scr.counter_DFFRE_Q_23_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 801 ],
            "I0": [ 802 ],
            "I1": [ 800 ],
            "I2": [ 757 ]
          }
        },
        "scr.counter_DFFRE_Q_23_D_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 802 ],
            "I0": [ 797 ],
            "I1": [ 798 ],
            "I2": [ 799 ]
          }
        },
        "scr.counter_DFFRE_Q_24": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 753 ],
            "CLK": [ 11 ],
            "D": [ 803 ],
            "Q": [ 799 ],
            "RESET": [ 756 ]
          }
        },
        "scr.counter_DFFRE_Q_24_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 803 ],
            "I0": [ 797 ],
            "I1": [ 798 ],
            "I2": [ 799 ],
            "I3": [ 757 ]
          }
        },
        "scr.counter_DFFRE_Q_25": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 753 ],
            "CLK": [ 11 ],
            "D": [ 804 ],
            "Q": [ 798 ],
            "RESET": [ 756 ]
          }
        },
        "scr.counter_DFFRE_Q_25_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 804 ],
            "I0": [ 797 ],
            "I1": [ 798 ],
            "I2": [ 757 ]
          }
        },
        "scr.counter_DFFRE_Q_25_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 797 ],
            "I0": [ 805 ],
            "I1": [ 806 ],
            "I2": [ 807 ],
            "I3": [ 808 ]
          }
        },
        "scr.counter_DFFRE_Q_26": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 753 ],
            "CLK": [ 11 ],
            "D": [ 809 ],
            "Q": [ 808 ],
            "RESET": [ 756 ]
          }
        },
        "scr.counter_DFFRE_Q_26_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 809 ],
            "I0": [ 757 ],
            "I1": [ 810 ]
          }
        },
        "scr.counter_DFFRE_Q_26_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 810 ],
            "I0": [ 805 ],
            "I1": [ 806 ],
            "I2": [ 807 ],
            "I3": [ 808 ]
          }
        },
        "scr.counter_DFFRE_Q_27": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 753 ],
            "CLK": [ 11 ],
            "D": [ 811 ],
            "Q": [ 807 ],
            "RESET": [ 756 ]
          }
        },
        "scr.counter_DFFRE_Q_27_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 811 ],
            "I0": [ 805 ],
            "I1": [ 806 ],
            "I2": [ 807 ],
            "I3": [ 757 ]
          }
        },
        "scr.counter_DFFRE_Q_28": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 753 ],
            "CLK": [ 11 ],
            "D": [ 812 ],
            "Q": [ 806 ],
            "RESET": [ 756 ]
          }
        },
        "scr.counter_DFFRE_Q_28_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 812 ],
            "I0": [ 805 ],
            "I1": [ 806 ],
            "I2": [ 757 ]
          }
        },
        "scr.counter_DFFRE_Q_28_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 805 ],
            "I0": [ 755 ],
            "I1": [ 813 ],
            "I2": [ 814 ],
            "I3": [ 815 ]
          }
        },
        "scr.counter_DFFRE_Q_29": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 753 ],
            "CLK": [ 11 ],
            "D": [ 816 ],
            "Q": [ 815 ],
            "RESET": [ 756 ]
          }
        },
        "scr.counter_DFFRE_Q_29_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 816 ],
            "I0": [ 757 ],
            "I1": [ 817 ]
          }
        },
        "scr.counter_DFFRE_Q_29_D_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 817 ],
            "I0": [ 755 ],
            "I1": [ 813 ],
            "I2": [ 814 ],
            "I3": [ 815 ]
          }
        },
        "scr.counter_DFFRE_Q_3": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 753 ],
            "CLK": [ 11 ],
            "D": [ 22 ],
            "Q": [ 818 ],
            "RESET": [ 756 ]
          }
        },
        "scr.counter_DFFRE_Q_30": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 753 ],
            "CLK": [ 11 ],
            "D": [ 819 ],
            "Q": [ 814 ],
            "RESET": [ 756 ]
          }
        },
        "scr.counter_DFFRE_Q_30_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 819 ],
            "I0": [ 755 ],
            "I1": [ 813 ],
            "I2": [ 814 ],
            "I3": [ 757 ]
          }
        },
        "scr.counter_DFFRE_Q_31": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 753 ],
            "CLK": [ 11 ],
            "D": [ 820 ],
            "Q": [ 813 ],
            "RESET": [ 756 ]
          }
        },
        "scr.counter_DFFRE_Q_31_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 820 ],
            "I0": [ 755 ],
            "I1": [ 813 ],
            "I2": [ 757 ]
          }
        },
        "scr.counter_DFFRE_Q_4": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 753 ],
            "CLK": [ 11 ],
            "D": [ 22 ],
            "Q": [ 821 ],
            "RESET": [ 756 ]
          }
        },
        "scr.counter_DFFRE_Q_5": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 753 ],
            "CLK": [ 11 ],
            "D": [ 22 ],
            "Q": [ 822 ],
            "RESET": [ 756 ]
          }
        },
        "scr.counter_DFFRE_Q_6": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 753 ],
            "CLK": [ 11 ],
            "D": [ 22 ],
            "Q": [ 823 ],
            "RESET": [ 756 ]
          }
        },
        "scr.counter_DFFRE_Q_7": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 753 ],
            "CLK": [ 11 ],
            "D": [ 824 ],
            "Q": [ 825 ],
            "RESET": [ 756 ]
          }
        },
        "scr.counter_DFFRE_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 824 ],
            "I0": [ 826 ],
            "I1": [ 825 ],
            "I2": [ 757 ]
          }
        },
        "scr.counter_DFFRE_Q_7_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 826 ],
            "I0": [ 763 ],
            "I1": [ 762 ],
            "I2": [ 827 ],
            "I3": [ 828 ]
          }
        },
        "scr.counter_DFFRE_Q_8": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 753 ],
            "CLK": [ 11 ],
            "D": [ 829 ],
            "Q": [ 828 ],
            "RESET": [ 756 ]
          }
        },
        "scr.counter_DFFRE_Q_8_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 829 ],
            "I0": [ 830 ],
            "I1": [ 827 ],
            "I2": [ 828 ],
            "I3": [ 757 ]
          }
        },
        "scr.counter_DFFRE_Q_9": {
          "hide_name": 0,
          "type": "DFFRE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:43.8-43.68"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "RESET": "input"
          },
          "connections": {
            "CE": [ 753 ],
            "CLK": [ 11 ],
            "D": [ 831 ],
            "Q": [ 827 ],
            "RESET": [ 756 ]
          }
        },
        "scr.counter_DFFRE_Q_9_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 831 ],
            "I0": [ 830 ],
            "I1": [ 827 ],
            "I2": [ 757 ]
          }
        },
        "scr.counter_DFFRE_Q_9_D_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 830 ],
            "I0": [ 763 ],
            "I1": [ 762 ]
          }
        },
        "scr.cs_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 832 ],
            "CLK": [ 11 ],
            "D": [ 736 ],
            "Q": [ 725 ]
          }
        },
        "scr.cs_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 832 ],
            "I0": [ 833 ],
            "I1": [ 834 ],
            "I2": [ 835 ]
          }
        },
        "scr.cs_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 736 ],
            "I0": [ 836 ],
            "I1": [ 742 ]
          }
        },
        "scr.dataToSend_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 837 ],
            "CLK": [ 11 ],
            "D": [ 838 ],
            "Q": [ 839 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 837 ],
            "CLK": [ 11 ],
            "D": [ 840 ],
            "Q": [ 841 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 840 ],
            "I0": [ 842 ],
            "I1": [ 843 ],
            "I2": [ 836 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 843 ],
            "I0": [ 750 ],
            "I1": [ 752 ],
            "I2": [ 844 ],
            "I3": [ 745 ]
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I1_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101110111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 844 ],
            "I0": [ 752 ],
            "I1": [ 744 ],
            "I2": [ 750 ],
            "I3": [ 748 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 837 ],
            "CLK": [ 11 ],
            "D": [ 845 ],
            "Q": [ 846 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 845 ],
            "I0": [ 847 ],
            "I1": [ 848 ],
            "I2": [ 836 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 848 ],
            "I0": [ 746 ],
            "I1": [ 849 ],
            "I2": [ 850 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT3_F_I1_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111100110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 850 ],
            "I0": [ 744 ],
            "I1": [ 748 ],
            "I2": [ 752 ],
            "I3": [ 750 ]
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110110110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 849 ],
            "I0": [ 744 ],
            "I1": [ 750 ],
            "I2": [ 748 ],
            "I3": [ 752 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 837 ],
            "CLK": [ 11 ],
            "D": [ 851 ],
            "Q": [ 852 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 851 ],
            "I0": [ 853 ],
            "I1": [ 854 ],
            "I2": [ 855 ],
            "I3": [ 836 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 854 ],
            "I0": [ 745 ],
            "I1": [ 856 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT4_F_I0_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101110100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 856 ],
            "I0": [ 752 ],
            "I1": [ 750 ],
            "I2": [ 744 ],
            "I3": [ 748 ]
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 853 ],
            "I0": [ 750 ],
            "I1": [ 748 ],
            "I2": [ 752 ],
            "I3": [ 745 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 837 ],
            "CLK": [ 11 ],
            "D": [ 857 ],
            "Q": [ 858 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 857 ],
            "I0": [ 859 ],
            "I1": [ 860 ],
            "I2": [ 861 ],
            "I3": [ 836 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 859 ],
            "I0": [ 752 ],
            "I1": [ 750 ],
            "I2": [ 748 ],
            "I3": [ 745 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 860 ],
            "I0": [ 749 ],
            "I1": [ 744 ],
            "I2": [ 748 ],
            "I3": [ 862 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_LUT4_F_1_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 862 ],
            "I0": [ 745 ],
            "I1": [ 863 ]
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_LUT4_F_1_I3_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100011100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 863 ],
            "I0": [ 750 ],
            "I1": [ 748 ],
            "I2": [ 744 ],
            "I3": [ 752 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 837 ],
            "CLK": [ 11 ],
            "D": [ 864 ],
            "Q": [ 865 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 864 ],
            "I0": [ 866 ],
            "I1": [ 836 ],
            "I2": [ 867 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 867 ],
            "I0": [ 868 ],
            "I1": [ 745 ],
            "I2": [ 869 ]
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111011000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 868 ],
            "I0": [ 750 ],
            "I1": [ 744 ],
            "I2": [ 752 ],
            "I3": [ 748 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 837 ],
            "CLK": [ 11 ],
            "D": [ 870 ],
            "Q": [ 871 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 870 ],
            "I0": [ 872 ],
            "I1": [ 836 ],
            "I2": [ 873 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 873 ],
            "I0": [ 874 ],
            "I1": [ 745 ],
            "I2": [ 869 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT3_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 869 ],
            "I0": [ 875 ],
            "I1": [ 836 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT3_F_I0_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 875 ],
            "I0": [ 748 ],
            "I1": [ 750 ],
            "I2": [ 752 ],
            "I3": [ 745 ]
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001111111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 874 ],
            "I0": [ 752 ],
            "I1": [ 744 ],
            "I2": [ 750 ],
            "I3": [ 748 ]
          }
        },
        "scr.dataToSend_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 837 ],
            "CLK": [ 11 ],
            "D": [ 876 ],
            "Q": [ 877 ]
          }
        },
        "scr.dataToSend_DFFE_Q_7_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 876 ],
            "I0": [ 878 ],
            "I1": [ 879 ],
            "I2": [ 836 ]
          }
        },
        "scr.dataToSend_DFFE_Q_7_D_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 879 ],
            "I0": [ 749 ],
            "I1": [ 748 ],
            "I2": [ 745 ],
            "I3": [ 880 ]
          }
        },
        "scr.dataToSend_DFFE_Q_7_D_LUT3_F_I1_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 880 ],
            "I0": [ 743 ],
            "I1": [ 747 ],
            "I2": [ 752 ],
            "I3": [ 862 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 838 ],
            "I0": [ 881 ],
            "I1": [ 882 ],
            "I2": [ 836 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 882 ],
            "I0": [ 750 ],
            "I1": [ 883 ],
            "I2": [ 884 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I1_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 884 ],
            "I0": [ 744 ],
            "I1": [ 752 ],
            "I2": [ 746 ],
            "I3": [ 748 ]
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I1_LUT3_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 883 ],
            "I0": [ 748 ],
            "I1": [ 746 ],
            "I2": [ 744 ],
            "I3": [ 752 ]
          }
        },
        "scr.dc_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 837 ],
            "CLK": [ 11 ],
            "D": [ 836 ],
            "Q": [ 726 ],
            "SET": [ 22 ]
          }
        },
        "scr.dc_DFFSE_Q_CE_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 837 ],
            "I0": [ 736 ]
          }
        },
        "scr.pixelCounter_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 836 ],
            "CLK": [ 11 ],
            "D": [ 885 ],
            "Q": [ 366 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 836 ],
            "CLK": [ 11 ],
            "D": [ 886 ],
            "Q": [ 417 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 836 ],
            "CLK": [ 11 ],
            "D": [ 887 ],
            "Q": [ 888 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 836 ],
            "CLK": [ 11 ],
            "D": [ 889 ],
            "Q": [ 402 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 836 ],
            "CLK": [ 11 ],
            "D": [ 890 ],
            "Q": [ 401 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 836 ],
            "CLK": [ 11 ],
            "D": [ 891 ],
            "Q": [ 403 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 836 ],
            "CLK": [ 11 ],
            "D": [ 892 ],
            "Q": [ 400 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 836 ],
            "CLK": [ 11 ],
            "D": [ 893 ],
            "Q": [ 894 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 836 ],
            "CLK": [ 11 ],
            "D": [ 895 ],
            "Q": [ 896 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 836 ],
            "CLK": [ 11 ],
            "D": [ 897 ],
            "Q": [ 898 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_9_D_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 897 ],
            "I0": [ 898 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 887 ],
            "I0": [ 899 ],
            "I1": [ 888 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 891 ],
            "I0": [ 900 ],
            "I1": [ 403 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 900 ],
            "I0": [ 901 ],
            "I1": [ 400 ],
            "I2": [ 894 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_2": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 895 ],
            "I0": [ 898 ],
            "I1": [ 896 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 893 ],
            "I0": [ 901 ],
            "I1": [ 894 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 901 ],
            "I0": [ 898 ],
            "I1": [ 896 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 902 ],
            "I0": [ 901 ],
            "I1": [ 903 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 904 ],
            "I0": [ 905 ],
            "I1": [ 906 ],
            "I2": [ 261 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_F_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 906 ],
            "I0": [ 893 ],
            "I1": [ 888 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_F_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 907 ],
            "I0": [ 908 ],
            "I1": [ 261 ],
            "I2": [ 909 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 903 ],
            "I0": [ 888 ],
            "I1": [ 894 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_I1_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 910 ],
            "I0": [ 903 ],
            "I1": [ 895 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_I1_LUT2_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 911 ],
            "I0": [ 261 ],
            "I1": [ 894 ],
            "I2": [ 912 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_I1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 913 ],
            "I0": [ 898 ],
            "I1": [ 903 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_I1_LUT2_I1_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 914 ],
            "I0": [ 896 ],
            "I1": [ 903 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_I1_LUT2_I1_1_F_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 909 ],
            "I0": [ 914 ],
            "I1": [ 915 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_I1_LUT2_I1_1_F_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 916 ],
            "I0": [ 917 ],
            "I1": [ 914 ],
            "I2": [ 905 ],
            "I3": [ 261 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_I1_LUT2_I1_1_F_LUT4_I1_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 918 ],
            "I0": [ 917 ],
            "I1": [ 914 ],
            "I2": [ 905 ],
            "I3": [ 261 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_I1_LUT2_I1_1_F_LUT4_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 919 ],
            "I0": [ 261 ],
            "I1": [ 905 ],
            "I2": [ 912 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 899 ],
            "I0": [ 900 ],
            "I1": [ 403 ],
            "I2": [ 402 ],
            "I3": [ 401 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 886 ],
            "I0": [ 899 ],
            "I1": [ 888 ],
            "I2": [ 417 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 890 ],
            "I0": [ 900 ],
            "I1": [ 403 ],
            "I2": [ 401 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT3_F_2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 892 ],
            "I0": [ 901 ],
            "I1": [ 894 ],
            "I2": [ 400 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 885 ],
            "I0": [ 899 ],
            "I1": [ 417 ],
            "I2": [ 888 ],
            "I3": [ 366 ]
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111110000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 889 ],
            "I0": [ 900 ],
            "I1": [ 403 ],
            "I2": [ 401 ],
            "I3": [ 402 ]
          }
        },
        "scr.reset_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 920 ],
            "CLK": [ 11 ],
            "D": [ 921 ],
            "Q": [ 727 ],
            "SET": [ 922 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 921 ],
            "I0": [ 923 ],
            "I1": [ 759 ],
            "I2": [ 924 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 923 ],
            "I0": [ 767 ],
            "I1": [ 925 ],
            "I2": [ 766 ],
            "I3": [ 926 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 926 ],
            "I0": [ 762 ],
            "I1": [ 827 ],
            "I2": [ 828 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 925 ],
            "I0": [ 927 ],
            "I1": [ 773 ],
            "I2": [ 928 ],
            "I3": [ 765 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 927 ],
            "I0": [ 929 ],
            "I1": [ 782 ],
            "I2": [ 783 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 929 ],
            "I0": [ 930 ],
            "I1": [ 789 ],
            "I2": [ 790 ],
            "I3": [ 931 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 930 ],
            "I0": [ 798 ],
            "I1": [ 799 ],
            "I2": [ 800 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 931 ],
            "I0": [ 791 ],
            "I1": [ 781 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 932 ],
            "I0": [ 789 ],
            "I1": [ 800 ],
            "I2": [ 790 ],
            "I3": [ 781 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 933 ],
            "I0": [ 931 ],
            "I1": [ 782 ],
            "I2": [ 932 ],
            "I3": [ 775 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 928 ],
            "I0": [ 774 ],
            "I1": [ 775 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I0_F_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 934 ],
            "I0": [ 783 ],
            "I1": [ 773 ],
            "I2": [ 933 ],
            "I3": [ 928 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I0_F_LUT4_I2_F_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 935 ],
            "I0": [ 765 ],
            "I1": [ 766 ],
            "I2": [ 934 ],
            "I3": [ 762 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I0_F_LUT4_I2_F_LUT4_I2_F_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 936 ],
            "I0": [ 767 ],
            "I1": [ 935 ],
            "I2": [ 827 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I0_F_LUT4_I2_F_LUT4_I2_F_LUT3_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 937 ],
            "I0": [ 823 ],
            "I1": [ 822 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I0_F_LUT4_I2_F_LUT4_I2_F_LUT3_I1_F_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 938 ],
            "I0": [ 828 ],
            "I1": [ 936 ],
            "I2": [ 825 ],
            "I3": [ 937 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I0_F_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 939 ],
            "I0": [ 782 ],
            "I1": [ 783 ],
            "I2": [ 765 ],
            "I3": [ 928 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 940 ],
            "I0": [ 766 ],
            "I1": [ 767 ],
            "I2": [ 931 ],
            "I3": [ 941 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 942 ],
            "I0": [ 806 ],
            "I1": [ 807 ],
            "I2": [ 808 ],
            "I3": [ 943 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 943 ],
            "I0": [ 755 ],
            "I1": [ 813 ],
            "I2": [ 814 ],
            "I3": [ 815 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 944 ],
            "I0": [ 798 ],
            "I1": [ 945 ],
            "I2": [ 940 ],
            "I3": [ 942 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 946 ],
            "I0": [ 782 ],
            "I1": [ 783 ],
            "I2": [ 828 ],
            "I3": [ 759 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 947 ],
            "I0": [ 799 ],
            "I1": [ 800 ],
            "I2": [ 789 ],
            "I3": [ 790 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 948 ],
            "I0": [ 944 ],
            "I1": [ 924 ],
            "I2": [ 947 ],
            "I3": [ 946 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_F_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 756 ],
            "I0": [ 834 ],
            "I1": [ 835 ],
            "I2": [ 833 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_F_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 949 ],
            "I0": [ 732 ],
            "I1": [ 734 ],
            "I2": [ 735 ],
            "I3": [ 740 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 945 ],
            "I0": [ 773 ],
            "I1": [ 765 ],
            "I2": [ 928 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 950 ],
            "I0": [ 945 ],
            "I1": [ 766 ],
            "I2": [ 767 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1_LUT3_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 941 ],
            "I0": [ 762 ],
            "I1": [ 827 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1_LUT3_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 951 ],
            "I0": [ 952 ],
            "I1": [ 791 ],
            "I2": [ 781 ],
            "I3": [ 939 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1_LUT3_I0_F_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 952 ],
            "I0": [ 800 ],
            "I1": [ 799 ],
            "I2": [ 789 ],
            "I3": [ 790 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1_LUT3_I0_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 953 ],
            "I0": [ 951 ],
            "I1": [ 950 ],
            "I2": [ 941 ],
            "I3": [ 828 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1_LUT3_I0_F_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 924 ],
            "I0": [ 825 ],
            "I1": [ 954 ],
            "I2": [ 937 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1_LUT3_I0_F_LUT4_I0_F_LUT3_F_I1_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 757 ],
            "I0": [ 938 ],
            "I1": [ 759 ],
            "I2": [ 954 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1_LUT3_I0_F_LUT4_I0_F_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 954 ],
            "I0": [ 821 ],
            "I1": [ 818 ],
            "I2": [ 792 ],
            "I3": [ 760 ]
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1_LUT3_I0_F_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 920 ],
            "I0": [ 833 ],
            "I1": [ 834 ],
            "I2": [ 835 ],
            "I3": [ 757 ]
          }
        },
        "scr.reset_DFFSE_Q_SET_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 922 ],
            "I0": [ 953 ],
            "I1": [ 924 ],
            "I2": [ 920 ]
          }
        },
        "scr.sclk_DFFSE_Q": {
          "hide_name": 0,
          "type": "DFFSE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:67.8-67.66"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output",
            "SET": "input"
          },
          "connections": {
            "CE": [ 756 ],
            "CLK": [ 11 ],
            "D": [ 948 ],
            "Q": [ 728 ],
            "SET": [ 22 ]
          }
        },
        "scr.sdin_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 758 ],
            "CLK": [ 11 ],
            "D": [ 955 ],
            "Q": [ 729 ]
          }
        },
        "scr.sdin_DFFE_Q_CE_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 758 ],
            "I0": [ 948 ],
            "I1": [ 756 ]
          }
        },
        "scr.sdin_DFFE_Q_CE_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 956 ],
            "I0": [ 833 ],
            "I1": [ 834 ],
            "I2": [ 835 ],
            "I3": [ 738 ]
          }
        },
        "scr.sdin_DFFE_Q_CE_LUT4_F_I3_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 738 ],
            "I0": [ 949 ],
            "I1": [ 756 ],
            "I2": [ 948 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 955 ],
            "I0": [ 957 ],
            "I1": [ 958 ],
            "I2": [ 734 ],
            "I3": [ 959 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 958 ],
            "I0": [ 865 ],
            "I1": [ 841 ],
            "I2": [ 735 ],
            "I3": [ 732 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 957 ],
            "I0": [ 858 ],
            "I1": [ 839 ],
            "I2": [ 732 ],
            "I3": [ 735 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111101011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 959 ],
            "I0": [ 960 ],
            "I1": [ 961 ],
            "I2": [ 734 ],
            "I3": [ 735 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_LUT4_F_2_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 960 ],
            "I0": [ 871 ],
            "I1": [ 846 ],
            "I2": [ 732 ]
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_LUT4_F_2_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 961 ],
            "I0": [ 877 ],
            "I1": [ 852 ],
            "I2": [ 732 ]
          }
        },
        "scr.state_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 962 ],
            "CLK": [ 11 ],
            "D": [ 963 ],
            "Q": [ 835 ]
          }
        },
        "scr.state_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 962 ],
            "CLK": [ 11 ],
            "D": [ 964 ],
            "Q": [ 833 ]
          }
        },
        "scr.state_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 962 ],
            "CLK": [ 11 ],
            "D": [ 965 ],
            "Q": [ 834 ]
          }
        },
        "scr.state_DFFE_Q_CE_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 962 ],
            "I0": [ 920 ],
            "I1": [ 758 ],
            "I2": [ 956 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 964 ],
            "I0": [ 756 ],
            "I1": [ 736 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 963 ],
            "I0": [ 835 ],
            "I1": [ 833 ],
            "I2": [ 834 ],
            "I3": [ 966 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 965 ],
            "I0": [ 966 ],
            "I1": [ 833 ],
            "I2": [ 834 ],
            "I3": [ 835 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 966 ],
            "I0": [ 746 ],
            "I1": [ 967 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3_LUT2_F_I1_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 745 ],
            "I0": [ 967 ],
            "I1": [ 746 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3_LUT2_F_I1_LUT2_I0_F_LUT1_F": {
          "hide_name": 0,
          "type": "LUT1",
          "parameters": {
            "INIT": "01"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:135.23-136.15"
          },
          "port_directions": {
            "F": "output",
            "I0": "input"
          },
          "connections": {
            "F": [ 751 ],
            "I0": [ 752 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3_LUT2_F_I1_LUT2_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 749 ],
            "I0": [ 750 ],
            "I1": [ 752 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3_LUT2_F_I1_LUT2_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 747 ],
            "I0": [ 750 ],
            "I1": [ 752 ],
            "I2": [ 748 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3_LUT2_F_I1_LUT2_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 743 ],
            "I0": [ 750 ],
            "I1": [ 748 ],
            "I2": [ 752 ],
            "I3": [ 744 ]
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 967 ],
            "I0": [ 744 ],
            "I1": [ 750 ],
            "I2": [ 748 ],
            "I3": [ 752 ]
          }
        },
        "scr.state_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 753 ],
            "I0": [ 834 ],
            "I1": [ 835 ]
          }
        },
        "scr.state_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 742 ],
            "I0": [ 833 ],
            "I1": [ 835 ],
            "I2": [ 834 ]
          }
        },
        "scr.state_LUT3_I0_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 836 ],
            "I0": [ 833 ],
            "I1": [ 834 ],
            "I2": [ 835 ]
          }
        },
        "te.outputBuffer_DFF_Q": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 968 ],
            "Q": [ 881 ]
          }
        },
        "te.outputBuffer_DFF_Q_1": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 969 ],
            "Q": [ 842 ]
          }
        },
        "te.outputBuffer_DFF_Q_2": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 970 ],
            "Q": [ 847 ]
          }
        },
        "te.outputBuffer_DFF_Q_3": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 971 ],
            "Q": [ 855 ]
          }
        },
        "te.outputBuffer_DFF_Q_4": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 972 ],
            "Q": [ 861 ]
          }
        },
        "te.outputBuffer_DFF_Q_5": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 973 ],
            "Q": [ 866 ]
          }
        },
        "te.outputBuffer_DFF_Q_6": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 974 ],
            "Q": [ 872 ]
          }
        },
        "te.outputBuffer_DFF_Q_7": {
          "hide_name": 0,
          "type": "DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:13.6-13.47"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 11 ],
            "D": [ 975 ],
            "Q": [ 878 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 968 ],
            "I0": [ 976 ],
            "I1": [ 977 ],
            "I2": [ 978 ],
            "I3": [ 979 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100001110101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 971 ],
            "I0": [ 980 ],
            "I1": [ 981 ],
            "I2": [ 257 ],
            "I3": [ 979 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 980 ],
            "I0": [ 982 ],
            "I1": [ 983 ],
            "I2": [ 253 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 982 ],
            "I0": [ 251 ],
            "I1": [ 984 ],
            "I2": [ 985 ],
            "I3": [ 986 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 984 ],
            "I0": [ 257 ],
            "I1": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 986 ],
            "I0": [ 255 ],
            "I1": [ 988 ],
            "I2": [ 257 ],
            "I3": [ 989 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 988 ],
            "I0": [ 915 ],
            "I1": [ 261 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 990 ],
            "I0": [ 249 ],
            "I1": [ 259 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 905 ],
            "I0": [ 983 ],
            "I1": [ 990 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 983 ],
            "I0": [ 991 ],
            "I1": [ 261 ],
            "I2": [ 257 ],
            "I3": [ 249 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 991 ],
            "I0": [ 255 ],
            "I1": [ 253 ],
            "I2": [ 251 ],
            "I3": [ 259 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 981 ],
            "I0": [ 992 ],
            "I1": [ 993 ],
            "I2": [ 994 ],
            "I3": [ 257 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111110100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 993 ],
            "I0": [ 995 ],
            "I1": [ 996 ],
            "I2": [ 997 ],
            "I3": [ 979 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 994 ],
            "I0": [ 255 ],
            "I1": [ 905 ],
            "I2": [ 257 ],
            "I3": [ 251 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 992 ],
            "I0": [ 919 ],
            "I1": [ 998 ],
            "I2": [ 996 ],
            "I3": [ 999 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 998 ],
            "I0": [ 255 ],
            "I1": [ 1000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1001 ],
            "I0": [ 1002 ],
            "I1": [ 987 ],
            "I2": [ 253 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111001100001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 997 ],
            "I0": [ 990 ],
            "I1": [ 1003 ],
            "I2": [ 1000 ],
            "I3": [ 979 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 972 ],
            "I0": [ 1004 ],
            "I1": [ 1005 ],
            "I2": [ 1006 ],
            "I3": [ 979 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1006 ],
            "I0": [ 1007 ],
            "I1": [ 1008 ],
            "I2": [ 989 ],
            "I3": [ 1009 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1005 ],
            "I0": [ 1010 ],
            "I1": [ 1011 ],
            "I2": [ 990 ],
            "I3": [ 989 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1010 ],
            "I0": [ 1012 ],
            "I1": [ 1013 ],
            "I2": [ 1014 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1012 ],
            "I0": [ 988 ],
            "I1": [ 1015 ],
            "I2": [ 1016 ],
            "I3": [ 1017 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1014 ],
            "I0": [ 909 ],
            "I1": [ 1018 ],
            "I2": [ 1019 ],
            "I3": [ 1020 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1013 ],
            "I0": [ 1021 ],
            "I1": [ 1022 ],
            "I2": [ 1023 ],
            "I3": [ 1018 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_2_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1022 ],
            "I0": [ 907 ],
            "I1": [ 1024 ],
            "I2": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1021 ],
            "I0": [ 896 ],
            "I1": [ 1025 ],
            "I2": [ 1024 ],
            "I3": [ 1026 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1015 ],
            "I0": [ 914 ],
            "I1": [ 261 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1027 ],
            "I0": [ 1016 ],
            "I1": [ 1015 ],
            "I2": [ 1024 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT3_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1028 ],
            "I0": [ 1029 ],
            "I1": [ 988 ],
            "I2": [ 1024 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT3_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1030 ],
            "I0": [ 1031 ],
            "I1": [ 916 ],
            "I2": [ 1024 ],
            "I3": [ 255 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT3_I1_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1032 ],
            "I0": [ 1028 ],
            "I1": [ 1030 ],
            "I2": [ 1027 ],
            "I3": [ 1033 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT3_I1_F_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1034 ],
            "I0": [ 1035 ],
            "I1": [ 1036 ],
            "I2": [ 1037 ],
            "I3": [ 251 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT3_I1_F_LUT4_I0_F_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1037 ],
            "I0": [ 1038 ],
            "I1": [ 1039 ],
            "I2": [ 1040 ],
            "I3": [ 999 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT3_I1_F_LUT4_I0_F_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1035 ],
            "I0": [ 1003 ],
            "I1": [ 919 ],
            "I2": [ 1024 ],
            "I3": [ 1026 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT3_I1_F_LUT4_I0_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1041 ],
            "I0": [ 1032 ],
            "I1": [ 253 ],
            "I2": [ 1034 ],
            "I3": [ 990 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1042 ],
            "I0": [ 1015 ],
            "I1": [ 1043 ],
            "I2": [ 1017 ],
            "I3": [ 1000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1044 ],
            "I0": [ 1003 ],
            "I1": [ 1025 ],
            "I2": [ 1045 ],
            "I3": [ 1018 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT4_I0_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1046 ],
            "I0": [ 1047 ],
            "I1": [ 918 ],
            "I2": [ 1024 ],
            "I3": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT4_I0_F_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1048 ],
            "I0": [ 894 ],
            "I1": [ 1049 ],
            "I2": [ 1024 ],
            "I3": [ 1016 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1016 ],
            "I0": [ 917 ],
            "I1": [ 902 ],
            "I2": [ 261 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I2_LUT3_F_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 915 ],
            "I0": [ 917 ],
            "I1": [ 898 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I2_LUT3_F_I0_LUT2_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 912 ],
            "I0": [ 898 ],
            "I1": [ 896 ],
            "I2": [ 888 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I2_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 917 ],
            "I0": [ 894 ],
            "I1": [ 888 ],
            "I2": [ 896 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1011 ],
            "I0": [ 1000 ],
            "I1": [ 1050 ],
            "I2": [ 1051 ],
            "I3": [ 1052 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1052 ],
            "I0": [ 1053 ],
            "I1": [ 1054 ],
            "I2": [ 1000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I1_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1053 ],
            "I0": [ 1055 ],
            "I1": [ 988 ],
            "I2": [ 1018 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1050 ],
            "I0": [ 1025 ],
            "I1": [ 985 ],
            "I2": [ 1024 ],
            "I3": [ 1056 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1057 ],
            "I0": [ 261 ],
            "I1": [ 906 ],
            "I2": [ 907 ],
            "I3": [ 257 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1051 ],
            "I0": [ 916 ],
            "I1": [ 1058 ],
            "I2": [ 1059 ],
            "I3": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I2_LUT4_F_1_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1058 ],
            "I0": [ 898 ],
            "I1": [ 257 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I2_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1059 ],
            "I0": [ 905 ],
            "I1": [ 257 ],
            "I2": [ 261 ],
            "I3": [ 908 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1004 ],
            "I0": [ 1060 ],
            "I1": [ 1061 ],
            "I2": [ 1062 ],
            "I3": [ 1041 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1008 ],
            "I0": [ 1063 ],
            "I1": [ 1064 ],
            "I2": [ 1000 ],
            "I3": [ 1024 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1007 ],
            "I0": [ 1065 ],
            "I1": [ 1066 ],
            "I2": [ 1067 ],
            "I3": [ 1000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1065 ],
            "I0": [ 988 ],
            "I1": [ 1038 ],
            "I2": [ 984 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1067 ],
            "I0": [ 904 ],
            "I1": [ 919 ],
            "I2": [ 1018 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1066 ],
            "I0": [ 1047 ],
            "I1": [ 1016 ],
            "I2": [ 1017 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1009 ],
            "I0": [ 1068 ],
            "I1": [ 1069 ],
            "I2": [ 1070 ],
            "I3": [ 989 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1068 ],
            "I0": [ 1039 ],
            "I1": [ 1071 ],
            "I2": [ 1072 ],
            "I3": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1070 ],
            "I0": [ 987 ],
            "I1": [ 1073 ],
            "I2": [ 1074 ],
            "I3": [ 1075 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1075 ],
            "I0": [ 904 ],
            "I1": [ 1018 ],
            "I2": [ 1000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1_I1_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1074 ],
            "I0": [ 918 ],
            "I1": [ 1026 ],
            "I2": [ 1017 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1010101100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1073 ],
            "I0": [ 1024 ],
            "I1": [ 1040 ],
            "I2": [ 902 ],
            "I3": [ 1076 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1039 ],
            "I0": [ 1077 ],
            "I1": [ 912 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1078 ],
            "I0": [ 915 ],
            "I1": [ 912 ],
            "I2": [ 261 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1072 ],
            "I0": [ 919 ],
            "I1": [ 1031 ],
            "I2": [ 916 ],
            "I3": [ 1024 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1064 ],
            "I0": [ 1003 ],
            "I1": [ 916 ],
            "I2": [ 1079 ],
            "I3": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1063 ],
            "I0": [ 902 ],
            "I1": [ 918 ],
            "I2": [ 904 ],
            "I3": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1079 ],
            "I0": [ 1038 ],
            "I1": [ 988 ],
            "I2": [ 1047 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I2_LUT3_F_I2_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1080 ],
            "I0": [ 914 ],
            "I1": [ 1081 ],
            "I2": [ 1047 ],
            "I3": [ 1024 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111111101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 973 ],
            "I0": [ 1082 ],
            "I1": [ 1083 ],
            "I2": [ 1084 ],
            "I3": [ 979 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1083 ],
            "I0": [ 990 ],
            "I1": [ 1085 ],
            "I2": [ 989 ],
            "I3": [ 1086 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1084 ],
            "I0": [ 1087 ],
            "I1": [ 1088 ],
            "I2": [ 1089 ],
            "I3": [ 989 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1089 ],
            "I0": [ 998 ],
            "I1": [ 1090 ],
            "I2": [ 1091 ],
            "I3": [ 1092 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1088 ],
            "I0": [ 1093 ],
            "I1": [ 1094 ],
            "I2": [ 1000 ],
            "I3": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1093 ],
            "I0": [ 1095 ],
            "I1": [ 1078 ],
            "I2": [ 1024 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1096 ],
            "I0": [ 1095 ],
            "I1": [ 1024 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0_LUT2_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1097 ],
            "I0": [ 1078 ],
            "I1": [ 1024 ],
            "I2": [ 1072 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0_LUT2_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1090 ],
            "I0": [ 905 ],
            "I1": [ 257 ],
            "I2": [ 261 ],
            "I3": [ 912 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1095 ],
            "I0": [ 894 ],
            "I1": [ 261 ],
            "I2": [ 912 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1098 ],
            "I0": [ 1095 ],
            "I1": [ 911 ],
            "I2": [ 1024 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0_LUT3_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 999 ],
            "I0": [ 253 ],
            "I1": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0_LUT3_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1099 ],
            "I0": [ 1100 ],
            "I1": [ 1101 ],
            "I2": [ 1000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0_LUT3_I0_F_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1100 ],
            "I0": [ 1045 ],
            "I1": [ 919 ],
            "I2": [ 1102 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0_LUT3_I0_F_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1101 ],
            "I0": [ 910 ],
            "I1": [ 1103 ],
            "I2": [ 987 ],
            "I3": [ 911 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0_LUT3_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1104 ],
            "I0": [ 1105 ],
            "I1": [ 1096 ],
            "I2": [ 1072 ],
            "I3": [ 1036 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0_LUT3_I0_F_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1036 ],
            "I0": [ 1000 ],
            "I1": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0_LUT3_I0_F_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1105 ],
            "I0": [ 261 ],
            "I1": [ 257 ],
            "I2": [ 905 ],
            "I3": [ 910 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1094 ],
            "I0": [ 1106 ],
            "I1": [ 912 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111001100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1107 ],
            "I0": [ 1108 ],
            "I1": [ 912 ],
            "I2": [ 1024 ],
            "I3": [ 918 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1109 ],
            "I0": [ 1107 ],
            "I1": [ 1094 ],
            "I2": [ 1000 ],
            "I3": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT4_I0_F_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1110 ],
            "I0": [ 1109 ],
            "I1": [ 1111 ],
            "I2": [ 989 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT4_I0_F_LUT3_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1112 ],
            "I0": [ 987 ],
            "I1": [ 1090 ],
            "I2": [ 1113 ],
            "I3": [ 1114 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT4_I0_F_LUT3_I0_F_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1114 ],
            "I0": [ 1080 ],
            "I1": [ 1115 ],
            "I2": [ 1000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT4_I0_F_LUT3_I0_F_LUT4_F_I2_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1115 ],
            "I0": [ 1108 ],
            "I1": [ 1116 ],
            "I2": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT4_I0_F_LUT3_I0_F_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1113 ],
            "I0": [ 988 ],
            "I1": [ 1055 ],
            "I2": [ 1117 ],
            "I3": [ 1024 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1111 ],
            "I0": [ 1118 ],
            "I1": [ 1071 ],
            "I2": [ 1119 ],
            "I3": [ 1000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1092 ],
            "I0": [ 984 ],
            "I1": [ 908 ],
            "I2": [ 1120 ],
            "I3": [ 1000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1091 ],
            "I0": [ 1121 ],
            "I1": [ 1122 ],
            "I2": [ 1000 ],
            "I3": [ 1123 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1124 ],
            "I0": [ 1003 ],
            "I1": [ 1026 ],
            "I2": [ 1024 ],
            "I3": [ 1125 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_1_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1122 ],
            "I0": [ 1078 ],
            "I1": [ 1031 ],
            "I2": [ 257 ],
            "I3": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_1_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1123 ],
            "I0": [ 1126 ],
            "I1": [ 1125 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_1_I3_LUT2_F_I0_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1127 ],
            "I0": [ 1000 ],
            "I1": [ 1126 ],
            "I2": [ 1018 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_1_I3_LUT2_F_I0_LUT3_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1128 ],
            "I0": [ 1129 ],
            "I1": [ 999 ],
            "I2": [ 989 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_1_I3_LUT2_F_I0_LUT3_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1130 ],
            "I0": [ 1131 ],
            "I1": [ 987 ],
            "I2": [ 1132 ],
            "I3": [ 1000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_1_I3_LUT2_F_I0_LUT3_I1_F_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1131 ],
            "I0": [ 1133 ],
            "I1": [ 1077 ],
            "I2": [ 1040 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_1_I3_LUT2_F_I0_LUT3_I1_F_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1132 ],
            "I0": [ 1134 ],
            "I1": [ 1135 ],
            "I2": [ 1108 ],
            "I3": [ 984 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_1_I3_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011010011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1126 ],
            "I0": [ 905 ],
            "I1": [ 261 ],
            "I2": [ 894 ],
            "I3": [ 912 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1136 ],
            "I0": [ 984 ],
            "I1": [ 1055 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1120 ],
            "I0": [ 1117 ],
            "I1": [ 1137 ],
            "I2": [ 987 ],
            "I3": [ 1024 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_I2_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1137 ],
            "I0": [ 915 ],
            "I1": [ 908 ],
            "I2": [ 261 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_I2_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1138 ],
            "I0": [ 1059 ],
            "I1": [ 1136 ],
            "I2": [ 1120 ],
            "I3": [ 1000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_I2_LUT4_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1121 ],
            "I0": [ 985 ],
            "I1": [ 1055 ],
            "I2": [ 1139 ],
            "I3": [ 1024 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_I2_LUT4_I1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1056 ],
            "I0": [ 1108 ],
            "I1": [ 1116 ],
            "I2": [ 1090 ],
            "I3": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_I2_LUT4_I1_F_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1140 ],
            "I0": [ 1141 ],
            "I1": [ 987 ],
            "I2": [ 1142 ],
            "I3": [ 1000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1082 ],
            "I0": [ 1143 ],
            "I1": [ 1144 ],
            "I2": [ 1145 ],
            "I3": [ 989 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1144 ],
            "I0": [ 1146 ],
            "I1": [ 987 ],
            "I2": [ 1147 ],
            "I3": [ 990 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1145 ],
            "I0": [ 1148 ],
            "I1": [ 1149 ],
            "I2": [ 1000 ],
            "I3": [ 1150 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1147 ],
            "I0": [ 1029 ],
            "I1": [ 984 ],
            "I2": [ 1000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100101111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1029 ],
            "I0": [ 905 ],
            "I1": [ 261 ],
            "I2": [ 896 ],
            "I3": [ 913 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 908 ],
            "I0": [ 896 ],
            "I1": [ 913 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1031 ],
            "I0": [ 905 ],
            "I1": [ 913 ],
            "I2": [ 261 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1025 ],
            "I0": [ 261 ],
            "I1": [ 905 ],
            "I2": [ 913 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I0_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1151 ],
            "I0": [ 1108 ],
            "I1": [ 917 ],
            "I2": [ 1029 ],
            "I3": [ 1018 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I0_LUT4_I2_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1038 ],
            "I0": [ 261 ],
            "I1": [ 908 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I0_LUT4_I2_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 996 ],
            "I0": [ 1049 ],
            "I1": [ 894 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1146 ],
            "I0": [ 919 ],
            "I1": [ 1003 ],
            "I2": [ 1045 ],
            "I3": [ 1024 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1045 ],
            "I0": [ 905 ],
            "I1": [ 908 ],
            "I2": [ 261 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111100000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1085 ],
            "I0": [ 983 ],
            "I1": [ 1152 ],
            "I2": [ 1000 ],
            "I3": [ 1153 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1086 ],
            "I0": [ 1154 ],
            "I1": [ 1000 ],
            "I2": [ 1155 ],
            "I3": [ 990 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1155 ],
            "I0": [ 1156 ],
            "I1": [ 1098 ],
            "I2": [ 1000 ],
            "I3": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1154 ],
            "I0": [ 1096 ],
            "I1": [ 1157 ],
            "I2": [ 1033 ],
            "I3": [ 1158 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1157 ],
            "I0": [ 1077 ],
            "I1": [ 1043 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1043 ],
            "I0": [ 914 ],
            "I1": [ 898 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1_LUT2_F_I1_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1047 ],
            "I0": [ 1043 ],
            "I1": [ 261 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1_LUT2_F_I1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1055 ],
            "I0": [ 261 ],
            "I1": [ 1043 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1_LUT2_F_I1_LUT2_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 985 ],
            "I0": [ 261 ],
            "I1": [ 915 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1_LUT2_F_I1_LUT2_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1139 ],
            "I0": [ 1081 ],
            "I1": [ 913 ],
            "I2": [ 261 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1_LUT2_F_I1_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1117 ],
            "I0": [ 915 ],
            "I1": [ 1043 ],
            "I2": [ 905 ],
            "I3": [ 261 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1159 ],
            "I0": [ 896 ],
            "I1": [ 1025 ],
            "I2": [ 1024 ],
            "I3": [ 1157 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1_LUT4_I3_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1160 ],
            "I0": [ 1077 ],
            "I1": [ 1081 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1_LUT4_I3_F_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1161 ],
            "I0": [ 1160 ],
            "I1": [ 1159 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1_LUT4_I3_F_LUT2_I0_F_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1087 ],
            "I0": [ 1033 ],
            "I1": [ 1161 ],
            "I2": [ 1162 ],
            "I3": [ 1000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1_LUT4_I3_F_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1054 ],
            "I0": [ 1160 ],
            "I1": [ 1038 ],
            "I2": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1_LUT4_I3_F_LUT3_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1019 ],
            "I0": [ 255 ],
            "I1": [ 908 ],
            "I2": [ 1000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1158 ],
            "I0": [ 1106 ],
            "I1": [ 894 ],
            "I2": [ 912 ],
            "I3": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1156 ],
            "I0": [ 1106 ],
            "I1": [ 894 ],
            "I2": [ 912 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_I0_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1143 ],
            "I0": [ 1156 ],
            "I1": [ 1163 ],
            "I2": [ 1000 ],
            "I3": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1153 ],
            "I0": [ 1019 ],
            "I1": [ 1054 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1152 ],
            "I0": [ 1164 ],
            "I1": [ 1165 ],
            "I2": [ 1166 ],
            "I3": [ 255 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1164 ],
            "I0": [ 1031 ],
            "I1": [ 916 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1166 ],
            "I0": [ 1049 ],
            "I1": [ 255 ],
            "I2": [ 918 ],
            "I3": [ 257 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F_I0_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1049 ],
            "I0": [ 905 ],
            "I1": [ 912 ],
            "I2": [ 261 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F_I0_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110101000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1167 ],
            "I0": [ 1164 ],
            "I1": [ 912 ],
            "I2": [ 1024 ],
            "I3": [ 918 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F_I0_LUT4_I0_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1061 ],
            "I0": [ 1167 ],
            "I1": [ 255 ],
            "I2": [ 1168 ],
            "I3": [ 253 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1165 ],
            "I0": [ 1169 ],
            "I1": [ 261 ],
            "I2": [ 257 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F_I1_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1170 ],
            "I0": [ 913 ],
            "I1": [ 915 ],
            "I2": [ 261 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F_I1_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1169 ],
            "I0": [ 917 ],
            "I1": [ 914 ],
            "I2": [ 898 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 974 ],
            "I0": [ 1171 ],
            "I1": [ 1172 ],
            "I2": [ 1173 ],
            "I3": [ 979 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1171 ],
            "I0": [ 1174 ],
            "I1": [ 1175 ],
            "I2": [ 1176 ],
            "I3": [ 990 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1173 ],
            "I0": [ 1177 ],
            "I1": [ 1178 ],
            "I2": [ 989 ],
            "I3": [ 1179 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1178 ],
            "I0": [ 1180 ],
            "I1": [ 1033 ],
            "I2": [ 1162 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011101011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1179 ],
            "I0": [ 1181 ],
            "I1": [ 1182 ],
            "I2": [ 1000 ],
            "I3": [ 989 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1177 ],
            "I0": [ 1090 ],
            "I1": [ 1096 ],
            "I2": [ 1097 ],
            "I3": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1172 ],
            "I0": [ 1183 ],
            "I1": [ 1184 ],
            "I2": [ 989 ],
            "I3": [ 990 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1183 ],
            "I0": [ 999 ],
            "I1": [ 1098 ],
            "I2": [ 1099 ],
            "I3": [ 1104 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1184 ],
            "I0": [ 1121 ],
            "I1": [ 1056 ],
            "I2": [ 1140 ],
            "I3": [ 1138 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1176 ],
            "I0": [ 1185 ],
            "I1": [ 1186 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1186 ],
            "I0": [ 1051 ],
            "I1": [ 1000 ],
            "I2": [ 1187 ],
            "I3": [ 989 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT2_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1185 ],
            "I0": [ 987 ],
            "I1": [ 1188 ],
            "I2": [ 1116 ],
            "I3": [ 1189 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT2_F_I0_LUT4_F_1_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1189 ],
            "I0": [ 988 ],
            "I1": [ 257 ],
            "I2": [ 987 ],
            "I3": [ 1000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT2_F_I0_LUT4_F_1_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1188 ],
            "I0": [ 1003 ],
            "I1": [ 1025 ],
            "I2": [ 1045 ],
            "I3": [ 1024 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT2_F_I0_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1187 ],
            "I0": [ 1170 ],
            "I1": [ 1024 ],
            "I2": [ 1165 ],
            "I3": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1174 ],
            "I0": [ 1190 ],
            "I1": [ 1191 ],
            "I2": [ 1192 ],
            "I3": [ 1000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1175 ],
            "I0": [ 1193 ],
            "I1": [ 1000 ],
            "I2": [ 1018 ],
            "I3": [ 989 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT4_F_1_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1193 ],
            "I0": [ 996 ],
            "I1": [ 919 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 969 ],
            "I0": [ 1194 ],
            "I1": [ 1195 ],
            "I2": [ 1196 ],
            "I3": [ 979 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1195 ],
            "I0": [ 1000 ],
            "I1": [ 1197 ],
            "I2": [ 1128 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1197 ],
            "I0": [ 1017 ],
            "I1": [ 261 ],
            "I2": [ 984 ],
            "I3": [ 1134 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT3_F_I1_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1017 ],
            "I0": [ 905 ],
            "I1": [ 255 ],
            "I2": [ 257 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT3_F_I1_LUT4_F_I0_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1198 ],
            "I0": [ 1199 ],
            "I1": [ 1017 ],
            "I2": [ 1200 ],
            "I3": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT3_F_I1_LUT4_F_I0_LUT4_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 989 ],
            "I0": [ 905 ],
            "I1": [ 251 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT3_F_I1_LUT4_F_I0_LUT4_I1_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1199 ],
            "I0": [ 1201 ],
            "I1": [ 894 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT3_F_I1_LUT4_F_I0_LUT4_I1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1077 ],
            "I0": [ 990 ],
            "I1": [ 983 ],
            "I2": [ 261 ],
            "I3": [ 257 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1196 ],
            "I0": [ 1202 ],
            "I1": [ 1203 ],
            "I2": [ 1204 ],
            "I3": [ 990 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1194 ],
            "I0": [ 1205 ],
            "I1": [ 1206 ],
            "I2": [ 1207 ],
            "I3": [ 989 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1205 ],
            "I0": [ 987 ],
            "I1": [ 1108 ],
            "I2": [ 1024 ],
            "I3": [ 1208 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1207 ],
            "I0": [ 1209 ],
            "I1": [ 1210 ],
            "I2": [ 1211 ],
            "I3": [ 1000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1209 ],
            "I0": [ 1212 ],
            "I1": [ 894 ],
            "I2": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1213 ],
            "I0": [ 1026 ],
            "I1": [ 1024 ],
            "I2": [ 1209 ],
            "I3": [ 1214 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_I2_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1215 ],
            "I0": [ 1216 ],
            "I1": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_I2_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1026 ],
            "I0": [ 905 ],
            "I1": [ 909 ],
            "I2": [ 261 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_I2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1125 ],
            "I0": [ 257 ],
            "I1": [ 912 ],
            "I2": [ 905 ],
            "I3": [ 255 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1210 ],
            "I0": [ 1217 ],
            "I1": [ 1103 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT2_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1217 ],
            "I0": [ 1135 ],
            "I1": [ 1199 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT2_F_I0_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1218 ],
            "I0": [ 261 ],
            "I1": [ 257 ],
            "I2": [ 1217 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT2_F_I0_LUT3_I2_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1219 ],
            "I0": [ 905 ],
            "I1": [ 257 ],
            "I2": [ 261 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT2_F_I0_LUT3_I2_F_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1220 ],
            "I0": [ 1208 ],
            "I1": [ 1219 ],
            "I2": [ 1218 ],
            "I3": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT2_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1103 ],
            "I0": [ 905 ],
            "I1": [ 261 ],
            "I2": [ 257 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1211 ],
            "I0": [ 1134 ],
            "I1": [ 1106 ],
            "I2": [ 1215 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1204 ],
            "I0": [ 1221 ],
            "I1": [ 1222 ],
            "I2": [ 1223 ],
            "I3": [ 1224 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1203 ],
            "I0": [ 1225 ],
            "I1": [ 1226 ],
            "I2": [ 1000 ],
            "I3": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1225 ],
            "I0": [ 1227 ],
            "I1": [ 1228 ],
            "I2": [ 989 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1228 ],
            "I0": [ 1134 ],
            "I1": [ 1106 ],
            "I2": [ 1229 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010101010011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1227 ],
            "I0": [ 1208 ],
            "I1": [ 1201 ],
            "I2": [ 1024 ],
            "I3": [ 1108 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1230 ],
            "I0": [ 1228 ],
            "I1": [ 987 ],
            "I2": [ 1231 ],
            "I3": [ 1232 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_I0_F_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1233 ],
            "I0": [ 1230 ],
            "I1": [ 253 ],
            "I2": [ 1234 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_I0_F_LUT3_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1235 ],
            "I0": [ 1236 ],
            "I1": [ 1237 ],
            "I2": [ 1238 ],
            "I3": [ 1000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_I0_F_LUT3_I0_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1239 ],
            "I0": [ 1198 ],
            "I1": [ 1000 ],
            "I2": [ 990 ],
            "I3": [ 989 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1234 ],
            "I0": [ 1206 ],
            "I1": [ 1240 ],
            "I2": [ 1241 ],
            "I3": [ 1242 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1226 ],
            "I0": [ 1208 ],
            "I1": [ 1106 ],
            "I2": [ 1243 ],
            "I3": [ 1244 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1243 ],
            "I0": [ 1245 ],
            "I1": [ 1246 ],
            "I2": [ 989 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1247 ],
            "I0": [ 1246 ],
            "I1": [ 1245 ],
            "I2": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1245 ],
            "I0": [ 905 ],
            "I1": [ 261 ],
            "I2": [ 1248 ],
            "I3": [ 257 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT4_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1248 ],
            "I0": [ 1249 ],
            "I1": [ 898 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT4_F_I2_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1242 ],
            "I0": [ 1018 ],
            "I1": [ 1248 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT4_F_I2_LUT2_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1206 ],
            "I0": [ 1129 ],
            "I1": [ 255 ],
            "I2": [ 1000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT4_F_I2_LUT2_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1241 ],
            "I0": [ 1108 ],
            "I1": [ 898 ],
            "I2": [ 1250 ],
            "I3": [ 1017 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT4_F_I2_LUT2_I1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1240 ],
            "I0": [ 1103 ],
            "I1": [ 1201 ],
            "I2": [ 1246 ],
            "I3": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT4_F_I2_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1251 ],
            "I0": [ 905 ],
            "I1": [ 1248 ],
            "I2": [ 257 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT4_F_I2_LUT3_I1_F_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1252 ],
            "I0": [ 987 ],
            "I1": [ 1246 ],
            "I2": [ 1251 ],
            "I3": [ 1000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT4_F_I2_LUT3_I1_F_LUT4_I2_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1253 ],
            "I0": [ 1133 ],
            "I1": [ 1108 ],
            "I2": [ 1254 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT4_F_I2_LUT3_I1_F_LUT4_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1255 ],
            "I0": [ 1256 ],
            "I1": [ 1024 ],
            "I2": [ 1257 ],
            "I3": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1244 ],
            "I0": [ 1258 ],
            "I1": [ 1219 ],
            "I2": [ 1259 ],
            "I3": [ 989 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1258 ],
            "I0": [ 1260 ],
            "I1": [ 1261 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1202 ],
            "I0": [ 1262 ],
            "I1": [ 1263 ],
            "I2": [ 987 ],
            "I3": [ 1000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1262 ],
            "I0": [ 989 ],
            "I1": [ 1133 ],
            "I2": [ 1106 ],
            "I3": [ 1201 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1263 ],
            "I0": [ 1264 ],
            "I1": [ 1265 ],
            "I2": [ 1266 ],
            "I3": [ 1267 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1133 ],
            "I0": [ 1250 ],
            "I1": [ 898 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1229 ],
            "I0": [ 257 ],
            "I1": [ 261 ],
            "I2": [ 1201 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_I2_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1106 ],
            "I0": [ 261 ],
            "I1": [ 257 ],
            "I2": [ 905 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 970 ],
            "I0": [ 1268 ],
            "I1": [ 1269 ],
            "I2": [ 1270 ],
            "I3": [ 1271 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1268 ],
            "I0": [ 1272 ],
            "I1": [ 1273 ],
            "I2": [ 989 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1272 ],
            "I0": [ 1274 ],
            "I1": [ 984 ],
            "I2": [ 1275 ],
            "I3": [ 1000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1273 ],
            "I0": [ 1129 ],
            "I1": [ 1215 ],
            "I2": [ 1213 ],
            "I3": [ 1000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_1_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1002 ],
            "I0": [ 1077 ],
            "I1": [ 1199 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1274 ],
            "I0": [ 261 ],
            "I1": [ 905 ],
            "I2": [ 1261 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1249 ],
            "I0": [ 1261 ],
            "I1": [ 1250 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I0_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1135 ],
            "I0": [ 1261 ],
            "I1": [ 898 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I0_1_F_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1129 ],
            "I0": [ 261 ],
            "I1": [ 257 ],
            "I2": [ 905 ],
            "I3": [ 1135 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I0_1_F_LUT4_I3_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1276 ],
            "I0": [ 905 ],
            "I1": [ 257 ],
            "I2": [ 261 ],
            "I3": [ 1135 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I0_1_F_LUT4_I3_1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1259 ],
            "I0": [ 1201 ],
            "I1": [ 257 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I0_1_F_LUT4_I3_1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011000000111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1277 ],
            "I0": [ 261 ],
            "I1": [ 1201 ],
            "I2": [ 905 ],
            "I3": [ 255 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I0_1_F_LUT4_I3_1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1246 ],
            "I0": [ 905 ],
            "I1": [ 257 ],
            "I2": [ 261 ],
            "I3": [ 1134 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I0_I1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1134 ],
            "I0": [ 898 ],
            "I1": [ 1250 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I0_I1_LUT2_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1024 ],
            "I0": [ 905 ],
            "I1": [ 257 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I0_I1_LUT2_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1201 ],
            "I0": [ 898 ],
            "I1": [ 888 ],
            "I2": [ 896 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I0_I1_LUT2_I1_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 987 ],
            "I0": [ 990 ],
            "I1": [ 983 ],
            "I2": [ 255 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I0_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1250 ],
            "I0": [ 896 ],
            "I1": [ 888 ],
            "I2": [ 894 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1208 ],
            "I0": [ 898 ],
            "I1": [ 1261 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I1_F_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1254 ],
            "I0": [ 1134 ],
            "I1": [ 1208 ],
            "I2": [ 905 ],
            "I3": [ 261 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I1_F_LUT4_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1108 ],
            "I0": [ 905 ],
            "I1": [ 261 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I1_F_LUT4_I1_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1260 ],
            "I0": [ 888 ],
            "I1": [ 895 ],
            "I2": [ 894 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I1_F_LUT4_I1_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1018 ],
            "I0": [ 257 ],
            "I1": [ 255 ],
            "I2": [ 905 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1261 ],
            "I0": [ 888 ],
            "I1": [ 894 ],
            "I2": [ 896 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101111100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1278 ],
            "I0": [ 1201 ],
            "I1": [ 1260 ],
            "I2": [ 261 ],
            "I3": [ 257 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0111001100111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1279 ],
            "I0": [ 1274 ],
            "I1": [ 987 ],
            "I2": [ 1278 ],
            "I3": [ 257 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I0_F_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1224 ],
            "I0": [ 1236 ],
            "I1": [ 1279 ],
            "I2": [ 1000 ],
            "I3": [ 989 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I0_F_LUT4_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1222 ],
            "I0": [ 1134 ],
            "I1": [ 998 ],
            "I2": [ 989 ],
            "I3": [ 1001 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I0_F_LUT4_I1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1221 ],
            "I0": [ 1253 ],
            "I1": [ 1024 ],
            "I2": [ 1255 ],
            "I3": [ 1252 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I0_F_LUT4_I1_F_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1223 ],
            "I0": [ 1220 ],
            "I1": [ 1280 ],
            "I2": [ 1281 ],
            "I3": [ 1000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I0_F_LUT4_I1_F_LUT4_F_2_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1280 ],
            "I0": [ 1002 ],
            "I1": [ 1216 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I0_F_LUT4_I1_F_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1281 ],
            "I0": [ 1259 ],
            "I1": [ 1246 ],
            "I2": [ 1276 ],
            "I3": [ 1277 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1282 ],
            "I0": [ 1199 ],
            "I1": [ 1256 ],
            "I2": [ 1274 ],
            "I3": [ 1024 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I2_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1283 ],
            "I0": [ 1108 ],
            "I1": [ 1208 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I2_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1284 ],
            "I0": [ 1285 ],
            "I1": [ 1219 ],
            "I2": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I2_F_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1285 ],
            "I0": [ 894 ],
            "I1": [ 896 ],
            "I2": [ 888 ],
            "I3": [ 898 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I2_F_LUT3_F_I0_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1286 ],
            "I0": [ 1285 ],
            "I1": [ 1201 ],
            "I2": [ 1024 ],
            "I3": [ 1108 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I2_F_LUT3_F_I0_LUT4_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1287 ],
            "I0": [ 1208 ],
            "I1": [ 1212 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I2_F_LUT3_F_I0_LUT4_I0_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1288 ],
            "I0": [ 1286 ],
            "I1": [ 1232 ],
            "I2": [ 1287 ],
            "I3": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I2_F_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1289 ],
            "I0": [ 1283 ],
            "I1": [ 1282 ],
            "I2": [ 1284 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I2_F_LUT3_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1290 ],
            "I0": [ 1266 ],
            "I1": [ 987 ],
            "I2": [ 1265 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I2_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1256 ],
            "I0": [ 1201 ],
            "I1": [ 261 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1275 ],
            "I0": [ 1291 ],
            "I1": [ 1024 ],
            "I2": [ 1292 ],
            "I3": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I2_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1291 ],
            "I0": [ 1199 ],
            "I1": [ 1108 ],
            "I2": [ 1293 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I2_LUT4_F_I0_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1293 ],
            "I0": [ 261 ],
            "I1": [ 905 ],
            "I2": [ 909 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I2_LUT4_F_I0_LUT3_F_I2_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1294 ],
            "I0": [ 1293 ],
            "I1": [ 1049 ],
            "I2": [ 1024 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I2_LUT4_F_I0_LUT3_F_I2_LUT3_I0_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1062 ],
            "I0": [ 1294 ],
            "I1": [ 1072 ],
            "I2": [ 998 ],
            "I3": [ 251 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I2_LUT4_F_I0_LUT3_F_I2_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1168 ],
            "I0": [ 1049 ],
            "I1": [ 1293 ],
            "I2": [ 1018 ],
            "I3": [ 1074 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I2_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1292 ],
            "I0": [ 1134 ],
            "I1": [ 1208 ],
            "I2": [ 1024 ],
            "I3": [ 1108 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1271 ],
            "I0": [ 1295 ],
            "I1": [ 990 ],
            "I2": [ 1296 ],
            "I3": [ 979 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1270 ],
            "I0": [ 1297 ],
            "I1": [ 1298 ],
            "I2": [ 989 ],
            "I3": [ 1299 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1000111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1298 ],
            "I0": [ 987 ],
            "I1": [ 1300 ],
            "I2": [ 1000 ],
            "I3": [ 1301 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1299 ],
            "I0": [ 1302 ],
            "I1": [ 1303 ],
            "I2": [ 1304 ],
            "I3": [ 990 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1303 ],
            "I0": [ 1247 ],
            "I1": [ 1000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1302 ],
            "I0": [ 1134 ],
            "I1": [ 1219 ],
            "I2": [ 1305 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1305 ],
            "I0": [ 1256 ],
            "I1": [ 1306 ],
            "I2": [ 1024 ],
            "I3": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1306 ],
            "I0": [ 261 ],
            "I1": [ 1135 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1304 ],
            "I0": [ 1307 ],
            "I1": [ 1000 ],
            "I2": [ 1018 ],
            "I3": [ 1001 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1307 ],
            "I0": [ 1133 ],
            "I1": [ 1135 ],
            "I2": [ 1108 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1297 ],
            "I0": [ 1308 ],
            "I1": [ 1000 ],
            "I2": [ 1309 ],
            "I3": [ 990 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1308 ],
            "I0": [ 1310 ],
            "I1": [ 1311 ],
            "I2": [ 1312 ],
            "I3": [ 1313 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1314 ],
            "I0": [ 1214 ],
            "I1": [ 1216 ],
            "I2": [ 1315 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1315 ],
            "I0": [ 905 ],
            "I1": [ 1316 ],
            "I2": [ 261 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I2_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1316 ],
            "I0": [ 888 ],
            "I1": [ 893 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I2_LUT3_F_I1_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1257 ],
            "I0": [ 261 ],
            "I1": [ 257 ],
            "I2": [ 1316 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I2_LUT3_F_I1_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1317 ],
            "I0": [ 905 ],
            "I1": [ 257 ],
            "I2": [ 261 ],
            "I3": [ 1316 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I2_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1318 ],
            "I0": [ 1024 ],
            "I1": [ 1319 ],
            "I2": [ 1315 ],
            "I3": [ 1306 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I2_LUT4_I2_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1320 ],
            "I0": [ 1257 ],
            "I1": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I2_LUT4_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1321 ],
            "I0": [ 1322 ],
            "I1": [ 1024 ],
            "I2": [ 1317 ],
            "I3": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I2_LUT4_I2_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1323 ],
            "I0": [ 1318 ],
            "I1": [ 1320 ],
            "I2": [ 1321 ],
            "I3": [ 1000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1310 ],
            "I0": [ 261 ],
            "I1": [ 257 ],
            "I2": [ 905 ],
            "I3": [ 1249 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_I3_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1324 ],
            "I0": [ 1249 ],
            "I1": [ 257 ],
            "I2": [ 261 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_I3_LUT3_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1216 ],
            "I0": [ 905 ],
            "I1": [ 261 ],
            "I2": [ 1208 ],
            "I3": [ 257 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_I3_LUT3_I0_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1212 ],
            "I0": [ 261 ],
            "I1": [ 257 ],
            "I2": [ 905 ],
            "I3": [ 1201 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_I3_LUT3_I0_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1200 ],
            "I0": [ 1212 ],
            "I1": [ 1002 ],
            "I2": [ 1216 ],
            "I3": [ 1324 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1312 ],
            "I0": [ 1325 ],
            "I1": [ 257 ],
            "I2": [ 1135 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I2_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1313 ],
            "I0": [ 1322 ],
            "I1": [ 1024 ],
            "I2": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0101110011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1300 ],
            "I0": [ 1319 ],
            "I1": [ 1326 ],
            "I2": [ 1024 ],
            "I3": [ 1108 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1301 ],
            "I0": [ 1256 ],
            "I1": [ 1199 ],
            "I2": [ 1017 ],
            "I3": [ 1327 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_1_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1327 ],
            "I0": [ 257 ],
            "I1": [ 1325 ],
            "I2": [ 1212 ],
            "I3": [ 255 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1319 ],
            "I0": [ 1135 ],
            "I1": [ 1250 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1326 ],
            "I0": [ 1208 ],
            "I1": [ 261 ],
            "I2": [ 1201 ],
            "I3": [ 1024 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1269 ],
            "I0": [ 1127 ],
            "I1": [ 1130 ],
            "I2": [ 1128 ],
            "I3": [ 979 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1296 ],
            "I0": [ 1000 ],
            "I1": [ 1328 ],
            "I2": [ 1329 ],
            "I3": [ 989 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1295 ],
            "I0": [ 1330 ],
            "I1": [ 1331 ],
            "I2": [ 1332 ],
            "I3": [ 1000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1330 ],
            "I0": [ 1311 ],
            "I1": [ 1231 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT2_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1311 ],
            "I0": [ 1333 ],
            "I1": [ 1250 ],
            "I2": [ 1108 ],
            "I3": [ 1024 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT2_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1232 ],
            "I0": [ 261 ],
            "I1": [ 1259 ],
            "I2": [ 1334 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT2_F_I1_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1231 ],
            "I0": [ 1201 ],
            "I1": [ 1024 ],
            "I2": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT2_F_I1_LUT3_F_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1334 ],
            "I0": [ 1077 ],
            "I1": [ 1208 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT2_F_I1_LUT3_F_I2_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1265 ],
            "I0": [ 989 ],
            "I1": [ 1246 ],
            "I2": [ 1212 ],
            "I3": [ 1334 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT2_F_I1_LUT3_F_I2_LUT4_I3_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1267 ],
            "I0": [ 1201 ],
            "I1": [ 1024 ],
            "I2": [ 989 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT2_F_I1_LUT3_F_I2_LUT4_I3_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1264 ],
            "I0": [ 1199 ],
            "I1": [ 1133 ],
            "I2": [ 1108 ],
            "I3": [ 1024 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT2_F_I1_LUT3_F_I2_LUT4_I3_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1266 ],
            "I0": [ 1199 ],
            "I1": [ 1134 ],
            "I2": [ 1108 ],
            "I3": [ 1024 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1332 ],
            "I0": [ 987 ],
            "I1": [ 1322 ],
            "I2": [ 1335 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1322 ],
            "I0": [ 1319 ],
            "I1": [ 1249 ],
            "I2": [ 905 ],
            "I3": [ 261 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1335 ],
            "I0": [ 1336 ],
            "I1": [ 1024 ],
            "I2": [ 1229 ],
            "I3": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1337 ],
            "I0": [ 1134 ],
            "I1": [ 1336 ],
            "I2": [ 1024 ],
            "I3": [ 1231 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1338 ],
            "I0": [ 1134 ],
            "I1": [ 1217 ],
            "I2": [ 1024 ],
            "I3": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1339 ],
            "I0": [ 1338 ],
            "I1": [ 1337 ],
            "I2": [ 1000 ],
            "I3": [ 989 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_F_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111110011110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1340 ],
            "I0": [ 1314 ],
            "I1": [ 1229 ],
            "I2": [ 1310 ],
            "I3": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_F_LUT4_I0_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1341 ],
            "I0": [ 1342 ],
            "I1": [ 1343 ],
            "I2": [ 1323 ],
            "I3": [ 989 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_F_LUT4_I0_F_LUT4_F_1_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1343 ],
            "I0": [ 1206 ],
            "I1": [ 1344 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_F_LUT4_I0_F_LUT4_F_1_I0_LUT2_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1344 ],
            "I0": [ 1260 ],
            "I1": [ 1201 ],
            "I2": [ 1108 ],
            "I3": [ 1017 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_F_LUT4_I0_F_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 978 ],
            "I0": [ 1000 ],
            "I1": [ 1340 ],
            "I2": [ 1339 ],
            "I3": [ 1341 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 979 ],
            "I0": [ 983 ],
            "I1": [ 259 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 976 ],
            "I0": [ 1235 ],
            "I1": [ 1233 ],
            "I2": [ 990 ],
            "I3": [ 1239 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 977 ],
            "I0": [ 1345 ],
            "I1": [ 990 ],
            "I2": [ 1346 ],
            "I3": [ 989 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1331 ],
            "I0": [ 1024 ],
            "I1": [ 1283 ],
            "I2": [ 1347 ],
            "I3": [ 1348 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1347 ],
            "I0": [ 1134 ],
            "I1": [ 1103 ],
            "I2": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I3_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1348 ],
            "I0": [ 1246 ],
            "I1": [ 1276 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1349 ],
            "I0": [ 1322 ],
            "I1": [ 1024 ],
            "I2": [ 1324 ],
            "I3": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I3_LUT4_I2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1342 ],
            "I0": [ 1310 ],
            "I1": [ 987 ],
            "I2": [ 1348 ],
            "I3": [ 1349 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111101000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1328 ],
            "I0": [ 1325 ],
            "I1": [ 987 ],
            "I2": [ 1350 ],
            "I3": [ 1351 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1329 ],
            "I0": [ 1309 ],
            "I1": [ 1352 ],
            "I2": [ 1000 ],
            "I3": [ 990 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1352 ],
            "I0": [ 1319 ],
            "I1": [ 1077 ],
            "I2": [ 255 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1309 ],
            "I0": [ 257 ],
            "I1": [ 255 ],
            "I2": [ 905 ],
            "I3": [ 1319 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1325 ],
            "I0": [ 905 ],
            "I1": [ 1333 ],
            "I2": [ 261 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I1_LUT2_I1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1336 ],
            "I0": [ 261 ],
            "I1": [ 1333 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I1_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1333 ],
            "I0": [ 898 ],
            "I1": [ 888 ],
            "I2": [ 896 ],
            "I3": [ 894 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1353 ],
            "I0": [ 257 ],
            "I1": [ 1325 ],
            "I2": [ 1247 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1354 ],
            "I0": [ 1134 ],
            "I1": [ 1325 ],
            "I2": [ 1024 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_1_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1355 ],
            "I0": [ 1002 ],
            "I1": [ 1129 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_1_F_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1214 ],
            "I0": [ 1103 ],
            "I1": [ 1250 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_1_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1237 ],
            "I0": [ 1214 ],
            "I1": [ 1355 ],
            "I2": [ 1354 ],
            "I3": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_1_F_LUT4_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1000 ],
            "I0": [ 905 ],
            "I1": [ 253 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_1_F_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1238 ],
            "I0": [ 1108 ],
            "I1": [ 1260 ],
            "I2": [ 1254 ],
            "I3": [ 1018 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_1_F_LUT4_I0_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1236 ],
            "I0": [ 1201 ],
            "I1": [ 1134 ],
            "I2": [ 987 ],
            "I3": [ 1024 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1356 ],
            "I0": [ 1357 ],
            "I1": [ 1358 ],
            "I2": [ 1000 ],
            "I3": [ 990 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1359 ],
            "I0": [ 1024 ],
            "I1": [ 1250 ],
            "I2": [ 1253 ],
            "I3": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_F_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1358 ],
            "I0": [ 1077 ],
            "I1": [ 1133 ],
            "I2": [ 255 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_F_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1357 ],
            "I0": [ 1103 ],
            "I1": [ 1285 ],
            "I2": [ 1134 ],
            "I3": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_F_LUT4_I1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1346 ],
            "I0": [ 1000 ],
            "I1": [ 1353 ],
            "I2": [ 1359 ],
            "I3": [ 1356 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_F_LUT4_I1_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1345 ],
            "I0": [ 1289 ],
            "I1": [ 1290 ],
            "I2": [ 1288 ],
            "I3": [ 1000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1350 ],
            "I0": [ 261 ],
            "I1": [ 1217 ],
            "I2": [ 1319 ],
            "I3": [ 257 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I2_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1351 ],
            "I0": [ 1319 ],
            "I1": [ 1219 ],
            "I2": [ 987 ],
            "I3": [ 1246 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 975 ],
            "I0": [ 1360 ],
            "I1": [ 1361 ],
            "I2": [ 1362 ],
            "I3": [ 979 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1362 ],
            "I0": [ 1087 ],
            "I1": [ 1112 ],
            "I2": [ 989 ],
            "I3": [ 1110 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000010100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1361 ],
            "I0": [ 1363 ],
            "I1": [ 1364 ],
            "I2": [ 990 ],
            "I3": [ 989 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1363 ],
            "I0": [ 1365 ],
            "I1": [ 1366 ],
            "I2": [ 1367 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1365 ],
            "I0": [ 1076 ],
            "I1": [ 1368 ],
            "I2": [ 1018 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1040 ],
            "I0": [ 909 ],
            "I1": [ 257 ],
            "I2": [ 261 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1076 ],
            "I0": [ 906 ],
            "I1": [ 915 ],
            "I2": [ 905 ],
            "I3": [ 261 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1368 ],
            "I0": [ 261 ],
            "I1": [ 905 ],
            "I2": [ 914 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1369 ],
            "I0": [ 1368 ],
            "I1": [ 908 ],
            "I2": [ 1024 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT3_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1370 ],
            "I0": [ 1024 ],
            "I1": [ 985 ],
            "I2": [ 1031 ],
            "I3": [ 916 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT3_I0_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1192 ],
            "I0": [ 1369 ],
            "I1": [ 1370 ],
            "I2": [ 1116 ],
            "I3": [ 255 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT3_I0_F_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1190 ],
            "I0": [ 1371 ],
            "I1": [ 1372 ],
            "I2": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT3_I0_F_LUT4_I0_F_LUT3_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1372 ],
            "I0": [ 919 ],
            "I1": [ 1045 ],
            "I2": [ 1024 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT3_I0_F_LUT4_I0_F_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1371 ],
            "I0": [ 1024 ],
            "I1": [ 912 ],
            "I2": [ 894 ],
            "I3": [ 1000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT3_I0_F_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1191 ],
            "I0": [ 1038 ],
            "I1": [ 996 ],
            "I2": [ 1017 ],
            "I3": [ 1151 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1373 ],
            "I0": [ 1368 ],
            "I1": [ 1025 ],
            "I2": [ 1139 ],
            "I3": [ 1024 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1374 ],
            "I0": [ 919 ],
            "I1": [ 1026 ],
            "I2": [ 1024 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT4_I0_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1069 ],
            "I0": [ 1373 ],
            "I1": [ 1374 ],
            "I2": [ 987 ],
            "I3": [ 1000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT4_I0_F_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1375 ],
            "I0": [ 1016 ],
            "I1": [ 1024 ],
            "I2": [ 1376 ],
            "I3": [ 1374 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT4_I0_F_LUT4_I3_F_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1060 ],
            "I0": [ 1375 ],
            "I1": [ 253 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1366 ],
            "I0": [ 1377 ],
            "I1": [ 1159 ],
            "I2": [ 987 ],
            "I3": [ 1000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1367 ],
            "I0": [ 1046 ],
            "I1": [ 1048 ],
            "I2": [ 1044 ],
            "I3": [ 1042 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1377 ],
            "I0": [ 1106 ],
            "I1": [ 1081 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I0_LUT2_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1081 ],
            "I0": [ 894 ],
            "I1": [ 912 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I0_LUT2_F_I1_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1102 ],
            "I0": [ 1081 ],
            "I1": [ 1077 ],
            "I2": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I0_LUT2_F_I1_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1003 ],
            "I0": [ 261 ],
            "I1": [ 905 ],
            "I2": [ 1081 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100010000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1364 ],
            "I0": [ 1378 ],
            "I1": [ 1379 ],
            "I2": [ 1380 ],
            "I3": [ 1000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1379 ],
            "I0": [ 984 ],
            "I1": [ 1164 ],
            "I2": [ 1020 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT4_F_I0_LUT3_F_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1020 ],
            "I0": [ 1024 ],
            "I1": [ 1108 ],
            "I2": [ 908 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1380 ],
            "I0": [ 255 ],
            "I1": [ 983 ],
            "I2": [ 1057 ],
            "I3": [ 1051 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000001100001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1378 ],
            "I0": [ 908 ],
            "I1": [ 1023 ],
            "I2": [ 987 ],
            "I3": [ 1024 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_1_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1023 ],
            "I0": [ 1293 ],
            "I1": [ 1031 ],
            "I2": [ 916 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1360 ],
            "I0": [ 1381 ],
            "I1": [ 1382 ],
            "I2": [ 989 ],
            "I3": [ 990 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1381 ],
            "I0": [ 1383 ],
            "I1": [ 1384 ],
            "I2": [ 1385 ],
            "I3": [ 1386 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1110111011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1382 ],
            "I0": [ 1116 ],
            "I1": [ 1019 ],
            "I2": [ 1387 ],
            "I3": [ 1000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1116 ],
            "I0": [ 257 ],
            "I1": [ 905 ],
            "I2": [ 908 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1387 ],
            "I0": [ 1388 ],
            "I1": [ 1389 ],
            "I2": [ 1074 ],
            "I3": [ 1390 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1388 ],
            "I0": [ 257 ],
            "I1": [ 912 ],
            "I2": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT3_I2": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1119 ],
            "I0": [ 257 ],
            "I1": [ 1078 ],
            "I2": [ 1388 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT3_I2_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1071 ],
            "I0": [ 1025 ],
            "I1": [ 896 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT3_I2_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1118 ],
            "I0": [ 912 ],
            "I1": [ 1024 ],
            "I2": [ 1391 ],
            "I3": [ 1102 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT3_I2_F_LUT4_F_I2_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1392 ],
            "I0": [ 1391 ],
            "I1": [ 1105 ],
            "I2": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT3_I2_F_LUT4_F_I2_LUT3_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1393 ],
            "I0": [ 908 ],
            "I1": [ 1024 ],
            "I2": [ 1125 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT3_I2_F_LUT4_F_I2_LUT3_I0_F_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1150 ],
            "I0": [ 1392 ],
            "I1": [ 1393 ],
            "I2": [ 1000 ],
            "I3": [ 990 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT3_I2_F_LUT4_F_I2_LUT3_I0_F_LUT4_I0_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1148 ],
            "I0": [ 1078 ],
            "I1": [ 1024 ],
            "I2": [ 1033 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT3_I2_F_LUT4_F_I2_LUT3_I0_F_LUT4_I0_F_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1149 ],
            "I0": [ 1394 ],
            "I1": [ 1372 ],
            "I2": [ 1376 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT3_I2_F_LUT4_F_I2_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1391 ],
            "I0": [ 905 ],
            "I1": [ 261 ],
            "I2": [ 917 ],
            "I3": [ 257 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1162 ],
            "I0": [ 985 ],
            "I1": [ 1139 ],
            "I2": [ 1024 ],
            "I3": [ 1388 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1180 ],
            "I0": [ 1029 ],
            "I1": [ 1395 ],
            "I2": [ 1024 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1395 ],
            "I0": [ 917 ],
            "I1": [ 261 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT2_I0": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1396 ],
            "I0": [ 1395 ],
            "I1": [ 1117 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT2_I0_F_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 995 ],
            "I0": [ 1108 ],
            "I1": [ 910 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "11100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1383 ],
            "I0": [ 1395 ],
            "I1": [ 1394 ],
            "I2": [ 1017 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1385 ],
            "I0": [ 1045 ],
            "I1": [ 1016 ],
            "I2": [ 1018 ],
            "I3": [ 1000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_F_LUT4_F_1": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1386 ],
            "I0": [ 1397 ],
            "I1": [ 1398 ],
            "I2": [ 1399 ],
            "I3": [ 1000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_F_LUT4_F_1_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1399 ],
            "I0": [ 919 ],
            "I1": [ 916 ],
            "I2": [ 984 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_F_LUT4_F_1_I0_LUT3_F_1": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "01000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1398 ],
            "I0": [ 1025 ],
            "I1": [ 1018 ],
            "I2": [ 911 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_F_LUT4_F_1_I0_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1397 ],
            "I0": [ 1400 ],
            "I1": [ 1108 ],
            "I2": [ 918 ],
            "I3": [ 1024 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_F_LUT4_F_1_I0_LUT4_F_I0_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1400 ],
            "I0": [ 902 ],
            "I1": [ 987 ],
            "I2": [ 1081 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_F_LUT4_F_2": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1384 ],
            "I0": [ 1401 ],
            "I1": [ 1024 ],
            "I2": [ 1142 ],
            "I3": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_F_LUT4_F_2_I0_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1401 ],
            "I0": [ 1025 ],
            "I1": [ 911 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_F_LUT4_F_2_I2_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1142 ],
            "I0": [ 1003 ],
            "I1": [ 1090 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_F_LUT4_F_2_I2_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "10000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1141 ],
            "I0": [ 894 ],
            "I1": [ 912 ],
            "I2": [ 1024 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_I1_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1376 ],
            "I0": [ 1090 ],
            "I1": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_I1_LUT2_F_1": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "1000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1394 ],
            "I0": [ 1025 ],
            "I1": [ 896 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1033 ],
            "I0": [ 1045 ],
            "I1": [ 919 ],
            "I2": [ 1024 ],
            "I3": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I1_LUT3_F": {
          "hide_name": 0,
          "type": "LUT3",
          "parameters": {
            "INIT": "00001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:143.23-144.37"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input"
          },
          "connections": {
            "F": [ 1389 ],
            "I0": [ 1108 ],
            "I1": [ 1116 ],
            "I2": [ 1090 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_I0": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "1100111100101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1182 ],
            "I0": [ 1389 ],
            "I1": [ 257 ],
            "I2": [ 908 ],
            "I3": [ 987 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_I0_F_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1181 ],
            "I0": [ 1122 ],
            "I1": [ 1096 ],
            "I2": [ 1124 ],
            "I3": [ 1000 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_I3": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1163 ],
            "I0": [ 995 ],
            "I1": [ 1396 ],
            "I2": [ 1024 ],
            "I3": [ 1389 ]
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I3_LUT4_F": {
          "hide_name": 0,
          "type": "LUT4",
          "parameters": {
            "INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:147.23-148.48"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input"
          },
          "connections": {
            "F": [ 1390 ],
            "I0": [ 1049 ],
            "I1": [ 918 ],
            "I2": [ 1024 ],
            "I3": [ 987 ]
          }
        },
        "voltageCh1_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 161 ],
            "CLK": [ 11 ],
            "D": [ 1402 ],
            "Q": [ 298 ]
          }
        },
        "voltageCh1_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 161 ],
            "CLK": [ 11 ],
            "D": [ 1403 ],
            "Q": [ 272 ]
          }
        },
        "voltageCh1_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 161 ],
            "CLK": [ 11 ],
            "D": [ 1404 ],
            "Q": [ 269 ]
          }
        },
        "voltageCh1_DFFE_Q_10_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1404 ],
            "I0": [ 115 ],
            "I1": [ 122 ]
          }
        },
        "voltageCh1_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 161 ],
            "CLK": [ 11 ],
            "D": [ 1405 ],
            "Q": [ 299 ]
          }
        },
        "voltageCh1_DFFE_Q_11_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1405 ],
            "I0": [ 115 ],
            "I1": [ 124 ]
          }
        },
        "voltageCh1_DFFE_Q_1_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1403 ],
            "I0": [ 115 ],
            "I1": [ 131 ]
          }
        },
        "voltageCh1_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 161 ],
            "CLK": [ 11 ],
            "D": [ 1406 ],
            "Q": [ 275 ]
          }
        },
        "voltageCh1_DFFE_Q_2_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1406 ],
            "I0": [ 115 ],
            "I1": [ 132 ]
          }
        },
        "voltageCh1_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 161 ],
            "CLK": [ 11 ],
            "D": [ 1407 ],
            "Q": [ 278 ]
          }
        },
        "voltageCh1_DFFE_Q_3_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1407 ],
            "I0": [ 115 ],
            "I1": [ 133 ]
          }
        },
        "voltageCh1_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 161 ],
            "CLK": [ 11 ],
            "D": [ 1408 ],
            "Q": [ 281 ]
          }
        },
        "voltageCh1_DFFE_Q_4_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1408 ],
            "I0": [ 115 ],
            "I1": [ 134 ]
          }
        },
        "voltageCh1_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 161 ],
            "CLK": [ 11 ],
            "D": [ 1409 ],
            "Q": [ 284 ]
          }
        },
        "voltageCh1_DFFE_Q_5_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1409 ],
            "I0": [ 115 ],
            "I1": [ 135 ]
          }
        },
        "voltageCh1_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 161 ],
            "CLK": [ 11 ],
            "D": [ 1410 ],
            "Q": [ 287 ]
          }
        },
        "voltageCh1_DFFE_Q_6_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1410 ],
            "I0": [ 115 ],
            "I1": [ 136 ]
          }
        },
        "voltageCh1_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 161 ],
            "CLK": [ 11 ],
            "D": [ 1411 ],
            "Q": [ 290 ]
          }
        },
        "voltageCh1_DFFE_Q_7_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1411 ],
            "I0": [ 115 ],
            "I1": [ 137 ]
          }
        },
        "voltageCh1_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 161 ],
            "CLK": [ 11 ],
            "D": [ 1412 ],
            "Q": [ 293 ]
          }
        },
        "voltageCh1_DFFE_Q_8_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1412 ],
            "I0": [ 115 ],
            "I1": [ 138 ]
          }
        },
        "voltageCh1_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 161 ],
            "CLK": [ 11 ],
            "D": [ 1413 ],
            "Q": [ 296 ]
          }
        },
        "voltageCh1_DFFE_Q_9_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1413 ],
            "I0": [ 115 ],
            "I1": [ 120 ]
          }
        },
        "voltageCh1_DFFE_Q_D_LUT2_F": {
          "hide_name": 0,
          "type": "LUT2",
          "parameters": {
            "INIT": "0100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:139.23-140.26"
          },
          "port_directions": {
            "F": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "F": [ 1402 ],
            "I0": [ 115 ],
            "I1": [ 117 ]
          }
        },
        "voltageCh2_DFFE_Q": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 160 ],
            "CLK": [ 11 ],
            "D": [ 1402 ],
            "Q": [ 558 ]
          }
        },
        "voltageCh2_DFFE_Q_1": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 160 ],
            "CLK": [ 11 ],
            "D": [ 1403 ],
            "Q": [ 532 ]
          }
        },
        "voltageCh2_DFFE_Q_10": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 160 ],
            "CLK": [ 11 ],
            "D": [ 1404 ],
            "Q": [ 529 ]
          }
        },
        "voltageCh2_DFFE_Q_11": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 160 ],
            "CLK": [ 11 ],
            "D": [ 1405 ],
            "Q": [ 559 ]
          }
        },
        "voltageCh2_DFFE_Q_2": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 160 ],
            "CLK": [ 11 ],
            "D": [ 1406 ],
            "Q": [ 535 ]
          }
        },
        "voltageCh2_DFFE_Q_3": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 160 ],
            "CLK": [ 11 ],
            "D": [ 1407 ],
            "Q": [ 538 ]
          }
        },
        "voltageCh2_DFFE_Q_4": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 160 ],
            "CLK": [ 11 ],
            "D": [ 1408 ],
            "Q": [ 541 ]
          }
        },
        "voltageCh2_DFFE_Q_5": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 160 ],
            "CLK": [ 11 ],
            "D": [ 1409 ],
            "Q": [ 544 ]
          }
        },
        "voltageCh2_DFFE_Q_6": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 160 ],
            "CLK": [ 11 ],
            "D": [ 1410 ],
            "Q": [ 547 ]
          }
        },
        "voltageCh2_DFFE_Q_7": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 160 ],
            "CLK": [ 11 ],
            "D": [ 1411 ],
            "Q": [ 550 ]
          }
        },
        "voltageCh2_DFFE_Q_8": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 160 ],
            "CLK": [ 11 ],
            "D": [ 1412 ],
            "Q": [ 553 ]
          }
        },
        "voltageCh2_DFFE_Q_9": {
          "hide_name": 0,
          "type": "DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:160.5-187.8|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:19.7-19.56"
          },
          "port_directions": {
            "CE": "input",
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CE": [ 160 ],
            "CLK": [ 11 ],
            "D": [ 1413 ],
            "Q": [ 556 ]
          }
        }
      },
      "netnames": {
        "a.byteReceivedI2C": {
          "hide_name": 0,
          "bits": [ 129, 127, 125, 123, 121, 119, 116, 114 ],
          "attributes": {
            "hdlname": "a byteReceivedI2C",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:14.17-14.32"
          }
        },
        "a.byteToSendI2C": {
          "hide_name": 0,
          "bits": [ 19, 17, 22, 22, 15, 22, 13, 17 ],
          "attributes": {
            "hdlname": "a byteToSendI2C",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:13.22-13.35"
          }
        },
        "a.byteToSendI2C_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
          }
        },
        "a.channel": {
          "hide_name": 0,
          "bits": [ 159, 22 ],
          "attributes": {
            "hdlname": "a channel",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:7.17-7.24"
          }
        },
        "a.clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "a clk",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:6.11-6.14"
          }
        },
        "a.completeI2C": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "hdlname": "a completeI2C",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:15.11-15.22"
          }
        },
        "a.counter": {
          "hide_name": 0,
          "bits": [ 40, 38, 36, 34, 32, 30, 28, 25 ],
          "attributes": {
            "hdlname": "a counter",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:54.11-54.18"
          }
        },
        "a.counter_DFFRE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 39, 38, 36, 34, 32, 30, 28, 25 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:173.24-173.35|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "a.counter_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
          }
        },
        "a.dataReady": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "hdlname": "a dataReady",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:9.16-9.25"
          }
        },
        "a.dataReady_DFFSE_Q_CE": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
          }
        },
        "a.dataReady_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 43, 22, 22, 22 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:58.5-183.12|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:0.0-0.0|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:573.22-573.23"
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 49, 54, 52 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:58.5-183.12|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:0.0-0.0|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 53, 46, 48, 47 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 56, 58, 55 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F_I1_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 85, 67, 57, 59 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F_I1_LUT3_I0_F_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 60, 21 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F_I1_LUT3_I0_F_LUT2_F_I0_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F_I1_LUT3_I0_F_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 60, 61 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "a.dataReady_DFFSE_Q_D_LUT4_I1_F_LUT4_F_I0_LUT2_F_I1_LUT3_I0_I1": {
          "hide_name": 0,
          "bits": [ 74, 68, 58, 55 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "a.enable": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "hdlname": "a enable",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:10.11-10.17"
          }
        },
        "a.enableI2C": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "hdlname": "a enableI2C",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:12.16-12.25"
          }
        },
        "a.enableI2C_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
          }
        },
        "a.enableI2C_DFFE_Q_CE_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 51, 21 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "a.enableI2C_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 141, 217, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "a.enableI2C_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
          }
        },
        "a.enableI2C_LUT3_I0_1_I2": {
          "hide_name": 0,
          "bits": [ 83, 87, 91 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "a.enableI2C_LUT3_I0_1_I2_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 92, 93 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "a.enableI2C_LUT3_I0_1_I2_LUT2_F_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 97, 98, 99, 100 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "a.enableI2C_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 88 ],
          "attributes": {
          }
        },
        "a.instructionI2C": {
          "hide_name": 0,
          "bits": [ 108, 107 ],
          "attributes": {
            "hdlname": "a instructionI2C",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:11.22-11.36"
          }
        },
        "a.instructionI2C_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
          }
        },
        "a.instructionI2C_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 85, 106 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:69.13-148.20|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:0.0-0.0|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "a.instructionI2C_DFFE_Q_D_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 64, 109, 110, 20 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "a.instructionI2C_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 112, 113, 87 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:30.9-135.16|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:0.0-0.0|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "a.outputData": {
          "hide_name": 0,
          "bits": [ 130, 128, 126, 124, 122, 120, 138, 137, 136, 135, 134, 133, 132, 131, 117, 115 ],
          "attributes": {
            "hdlname": "a outputData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:8.23-8.33"
          }
        },
        "a.outputData_DFFE_Q_9_CE": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
          }
        },
        "a.processStarted": {
          "hide_name": 0,
          "bits": [ 141 ],
          "attributes": {
            "hdlname": "a processStarted",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:55.5-55.19"
          }
        },
        "a.processStarted_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
          }
        },
        "a.processStarted_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 140 ],
          "attributes": {
          }
        },
        "a.setupRegister": {
          "hide_name": 0,
          "bits": [ 142, 142, 22, 22, 22, 22, 22, 142, 142, 142, 22, 22, 22, 22, 142, 142 ],
          "attributes": {
            "hdlname": "a setupRegister",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:19.12-19.25"
          }
        },
        "a.state": {
          "hide_name": 0,
          "bits": [ 48, 47, 46, 22, 22 ],
          "attributes": {
            "hdlname": "a state",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:53.11-53.16"
          }
        },
        "a.state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 143 ],
          "attributes": {
          }
        },
        "a.state_DFFE_Q_CE_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 144, 145, 84, 146 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "a.state_DFFE_Q_CE_LUT4_F_I0_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 25, 147, 41 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "a.state_DFFE_Q_CE_LUT4_F_I0_LUT3_F_I1_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 39, 37, 35, 33, 31, 29, 27, 24 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:173.24-173.35|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "a.state_DFFE_Q_CE_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 148, 32, 30, 28 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "a.subTaskIndex": {
          "hide_name": 0,
          "bits": [ 72, 71, 70 ],
          "attributes": {
            "hdlname": "a subTaskIndex",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:52.11-52.23"
          }
        },
        "a.subTaskIndex_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 153, 71, 70 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:170.33-170.49|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "a.subTaskIndex_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 153, 152, 150 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:170.33-170.49|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "a.subTaskIndex_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 50, 151 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "a.taskIndex": {
          "hide_name": 0,
          "bits": [ 65, 55 ],
          "attributes": {
            "hdlname": "a taskIndex",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:51.11-51.20"
          }
        },
        "a.taskIndex_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 155 ],
          "attributes": {
          }
        },
        "a.taskIndex_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 157, 156 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:58.5-183.12|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:0.0-0.0|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "adcChannel": {
          "hide_name": 0,
          "bits": [ 159, 22 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:131.15-131.25"
          }
        },
        "adcChannel_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 159, 75 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "adcChannel_DFFE_Q_CE_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 160 ],
          "attributes": {
          }
        },
        "adcChannel_DFFE_Q_CE_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 161 ],
          "attributes": {
          }
        },
        "adcChannel_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 158 ],
          "attributes": {
          }
        },
        "adcChannel_LUT3_I1_F": {
          "hide_name": 0,
          "bits": [ 18, 16, 14, 12 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:136.23-147.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:69.13-148.20|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/adc.v:0.0-0.0|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F_1_I1": {
          "hide_name": 0,
          "bits": [ 163, 16 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F_1_I1_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 66, 55, 73, 111 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F_2_I0": {
          "hide_name": 0,
          "bits": [ 110, 63, 162 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F_2_I0_LUT2_F_1_I1": {
          "hide_name": 0,
          "bits": [ 55, 74 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "adcChannel_LUT3_I1_F_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 63, 64, 55, 65 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "adcDataReady": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:133.10-133.22"
          }
        },
        "adcEnable": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:134.9-134.18"
          }
        },
        "adcEnable_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
          }
        },
        "adcEnable_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 76, 44 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "adcEnable_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 165, 164 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "adcEnable_LUT4_I1_F_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 109, 154, 149 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "adcEnable_LUT4_I1_F_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 115, 69, 55, 21 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "adcEnable_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 26, 41 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "adcOutputBufferCh1": {
          "hide_name": 0,
          "bits": [ 173, 172, 171, 170, 169, 168, 181, 180, 179, 178, 177, 176, 175, 174, 167, 166 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:149.16-149.34"
          }
        },
        "adcOutputBufferCh2": {
          "hide_name": 0,
          "bits": [ 189, 188, 187, 186, 185, 184, 197, 196, 195, 194, 193, 192, 191, 190, 183, 182 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:150.16-150.34"
          }
        },
        "adcOutputData": {
          "hide_name": 0,
          "bits": [ 130, 128, 126, 124, 122, 120, 138, 137, 136, 135, 134, 133, 132, 131, 117, 115 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:132.17-132.30"
          }
        },
        "c.bitToSend": {
          "hide_name": 0,
          "bits": [ 204, 202, 200 ],
          "attributes": {
            "hdlname": "c bitToSend",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:27.15-27.24"
          }
        },
        "c.bitToSend_DFFRE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
          }
        },
        "c.bitToSend_DFFRE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
          }
        },
        "c.bitToSend_DFFRE_Q_CE": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
          }
        },
        "c.bitToSend_DFFRE_Q_CE_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 206, 90 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.bitToSend_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
          }
        },
        "c.byteReceived": {
          "hide_name": 0,
          "bits": [ 129, 127, 125, 123, 121, 119, 116, 114 ],
          "attributes": {
            "hdlname": "c byteReceived",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:12.22-12.34"
          }
        },
        "c.byteToSend": {
          "hide_name": 0,
          "bits": [ 19, 17, 22, 22, 15, 22, 13, 17 ],
          "attributes": {
            "hdlname": "c byteToSend",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:11.17-11.27"
          }
        },
        "c.clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "c clk",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:4.11-4.14"
          }
        },
        "c.clockDivider": {
          "hide_name": 0,
          "bits": [ 101, 102, 103, 97, 98, 99, 104 ],
          "attributes": {
            "hdlname": "c clockDivider",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:24.15-24.27"
          }
        },
        "c.clockDivider_DFFRE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 214, 102, 103, 97, 98, 99, 104 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:117.33-117.49|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "c.complete": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "hdlname": "c complete",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:13.16-13.24"
          }
        },
        "c.complete_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
          }
        },
        "c.complete_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 22, 22, 216, 22, 22, 22, 22, 22, 22, 22, 22, 22 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:30.9-135.16|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:0.0-0.0|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:583.28-583.35"
          }
        },
        "c.complete_LUT3_I1_1_F": {
          "hide_name": 0,
          "bits": [ 82, 51, 84, 21 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.enable": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "hdlname": "c enable",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:10.11-10.17"
          }
        },
        "c.instruction": {
          "hide_name": 0,
          "bits": [ 108, 107 ],
          "attributes": {
            "hdlname": "c instruction",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:9.17-9.28"
          }
        },
        "c.isSending": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "hdlname": "c isSending",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:7.16-7.25"
          }
        },
        "c.isSending_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 83, 89, 87 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.isSending_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:29.5-136.8"
          }
        },
        "c.scl": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "hdlname": "c scl",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:8.16-8.19"
          }
        },
        "c.scl_DFFSE_Q_CE": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
          }
        },
        "c.scl_DFFSE_Q_CE_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 224, 96, 91 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.scl_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:30.9-135.16|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:0.0-0.0|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "c.scl_DFFSE_Q_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 96, 94, 95, 225 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.scl_DFFSE_Q_D_LUT4_F_I0_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 231, 230, 227, 229 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.scl_DFFSE_Q_D_LUT4_F_I0_LUT4_I3_F_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 232, 15, 233, 200 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.scl_DFFSE_Q_D_LUT4_F_I0_LUT4_I3_F_LUT4_F_I0_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 234, 202 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.scl_DFFSE_Q_D_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 225, 226, 227, 96 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.scl_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 236, 235, 104, 99 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.scl_LUT3_I2_F_LUT4_I1_I0": {
          "hide_name": 0,
          "bits": [ 236, 99 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.scl_LUT3_I2_F_LUT4_I1_I0_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 237, 98 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.scl_LUT3_I2_F_LUT4_I1_I0_LUT2_I0_1_F": {
          "hide_name": 0,
          "bits": [ 238, 104 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.scl_LUT3_I2_F_LUT4_I1_I0_LUT2_I0_1_F_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 200, 204, 202, 203 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.scl_LUT3_I2_F_LUT4_I1_I0_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 214, 213, 212, 211, 210, 209, 208 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:117.33-117.49|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "c.sdaIn": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "hdlname": "c sdaIn",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:5.11-5.16"
          }
        },
        "c.sdaOutReg": {
          "hide_name": 0,
          "bits": [ 241 ],
          "attributes": {
            "hdlname": "c sdaOutReg",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:6.16-6.25"
          }
        },
        "c.sdaOutReg_DFFSE_Q_CE": {
          "hide_name": 0,
          "bits": [ 239 ],
          "attributes": {
          }
        },
        "c.sdaOutReg_DFFSE_Q_CE_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 99, 104, 228, 94 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.sdaOutReg_DFFSE_Q_CE_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 94, 228, 104, 242 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.sdaOutReg_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 240 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:30.9-135.16|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:0.0-0.0|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "c.state": {
          "hide_name": 0,
          "bits": [ 94, 96, 95 ],
          "attributes": {
            "hdlname": "c state",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:118.9-129.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/i2c.v:26.15-26.20"
          }
        },
        "c.state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 244 ],
          "attributes": {
          }
        },
        "c.state_DFFE_Q_CE_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 203, 96, 218, 245 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.state_DFFE_Q_CE_LUT4_F_I2_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 104, 95, 246, 90 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "c.state_DFFE_Q_CE_LUT4_F_I2_LUT4_F_I2_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 99, 247, 95, 96 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "charAddress": {
          "hide_name": 0,
          "bits": [ 400, 403, 401, 402, 417, 366 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:84.16-84.27"
          }
        },
        "charOutput": {
          "hide_name": 0,
          "bits": [ 261, 257, 255, 253, 251, 249, 259, 22 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:85.15-85.25"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:73.11-73.14"
          }
        },
        "dec.cachedValue": {
          "hide_name": 0,
          "bits": [ 270, 268, 294, 291, 288, 285, 282, 279, 276, 273, 266, 264 ],
          "attributes": {
            "hdlname": "dec cachedValue",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:22.16-22.27"
          }
        },
        "dec.cachedValue_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 267 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8"
          }
        },
        "dec.cachedValue_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 265 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8"
          }
        },
        "dec.cachedValue_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 274 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8"
          }
        },
        "dec.cachedValue_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8"
          }
        },
        "dec.cachedValue_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 280 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8"
          }
        },
        "dec.cachedValue_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 283 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8"
          }
        },
        "dec.cachedValue_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 286 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8"
          }
        },
        "dec.cachedValue_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 289 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8"
          }
        },
        "dec.cachedValue_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 292 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8"
          }
        },
        "dec.cachedValue_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 295 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8"
          }
        },
        "dec.cachedValue_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 262 ],
          "attributes": {
          }
        },
        "dec.cachedValue_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 263 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8"
          }
        },
        "dec.cachedValue_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 306, 300, 271, 303 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.cachedValue_DFFRE_Q_RESET_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 301, 302, 306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.cachedValue_DFFRE_Q_RESET_LUT2_F_I0_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 314, 305, 307, 309 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.cachedValue_LUT4_I0_I1": {
          "hide_name": 0,
          "bits": [ 264, 313, 297, 314 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "dec clk",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:14.11-14.14"
          }
        },
        "dec.digits": {
          "hide_name": 0,
          "bits": [ 303, 304, 302, 306, 309, 308, 310, 311, 336, 334, 332, 330, 328, 326, 319, 317 ],
          "attributes": {
            "hdlname": "dec digits",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:21.16-21.22"
          }
        },
        "dec.digits_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 315 ],
          "attributes": {
          }
        },
        "dec.digits_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 312, 324, 323, 322, 321, 320, 338, 337, 335, 333, 331, 329, 327, 325, 318, 316 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:32.9-64.16|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:0.0-0.0|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_1_I2": {
          "hide_name": 0,
          "bits": [ 271, 330, 341 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_2_I2": {
          "hide_name": 0,
          "bits": [ 271, 332, 345 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_3_I2": {
          "hide_name": 0,
          "bits": [ 271, 334, 347 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_3_I2_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 348, 332, 330 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_3_I2_LUT3_F_I0_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 314, 342, 343, 328 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_4_I2": {
          "hide_name": 0,
          "bits": [ 271, 311, 350 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_5_I2": {
          "hide_name": 0,
          "bits": [ 271, 310, 351 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_6_I2": {
          "hide_name": 0,
          "bits": [ 271, 308, 352 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_6_I2_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 353, 310, 311 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_6_I2_LUT3_F_I0_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 314, 349, 346, 336 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_7_I2": {
          "hide_name": 0,
          "bits": [ 271, 306, 354 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_8_I2": {
          "hide_name": 0,
          "bits": [ 271, 304, 355 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 271, 326, 340 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.digits_DFFE_Q_D_LUT3_F_I2_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 356, 319, 344 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.digits_DFFE_Q_D_LUT4_F_1_I3": {
          "hide_name": 0,
          "bits": [ 271, 319, 343, 358 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.digits_DFFE_Q_D_LUT4_F_2_I3": {
          "hide_name": 0,
          "bits": [ 271, 302, 305, 359 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.hundreds": {
          "hide_name": 0,
          "bits": [ 363, 362, 361, 360, 142, 142, 22, 22 ],
          "attributes": {
            "hdlname": "dec hundreds",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:17.22-17.30"
          }
        },
        "dec.state": {
          "hide_name": 0,
          "bits": [ 297, 314, 22, 22 ],
          "attributes": {
            "hdlname": "dec state",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:24.15-24.20"
          }
        },
        "dec.state_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 372, 371 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:32.9-64.16|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:0.0-0.0|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "dec.state_DFFE_Q_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 373, 314, 374, 297 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.state_DFFE_Q_D_LUT4_F_I0_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 378 ],
          "attributes": {
          }
        },
        "dec.state_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 303, 304, 344, 357 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.state_LUT4_I0_1_F": {
          "hide_name": 0,
          "bits": [ 334, 314, 380, 297 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.state_LUT4_I0_2_F": {
          "hide_name": 0,
          "bits": [ 308, 314, 381, 297 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.state_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 326, 314, 379, 297 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.stepCounter": {
          "hide_name": 0,
          "bits": [ 376, 377, 375, 374 ],
          "attributes": {
            "hdlname": "dec stepCounter",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:23.15-23.26"
          }
        },
        "dec.stepCounter_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 386, 377, 375, 374 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:54.36-54.51|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "dec.stepCounter_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 386, 385, 384, 382 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:54.36-54.51|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "dec.stepCounter_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 383 ],
          "attributes": {
          }
        },
        "dec.tens": {
          "hide_name": 0,
          "bits": [ 390, 389, 388, 387, 142, 142, 22, 22 ],
          "attributes": {
            "hdlname": "dec tens",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:18.22-18.26"
          }
        },
        "dec.tens_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 339 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.tens_LUT4_I0_1_F": {
          "hide_name": 0,
          "bits": [ 419, 366, 394, 426 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.tens_LUT4_I0_2_F": {
          "hide_name": 0,
          "bits": [ 405, 395, 408, 397 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.tens_LUT4_I0_3_F": {
          "hide_name": 0,
          "bits": [ 421, 424, 399, 398 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.tens_LUT4_I0_3_I2": {
          "hide_name": 0,
          "bits": [ 361, 365, 366, 367 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.tens_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 404, 368, 391, 422 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.thousands": {
          "hide_name": 0,
          "bits": [ 406, 405, 396, 369, 142, 142, 22, 22 ],
          "attributes": {
            "hdlname": "dec thousands",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:16.22-16.31"
          }
        },
        "dec.thousands_LUT4_I0_1_F": {
          "hide_name": 0,
          "bits": [ 409, 412, 366, 417 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.thousands_LUT4_I0_1_I2": {
          "hide_name": 0,
          "bits": [ 413, 414, 410, 415 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.thousands_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 424, 420, 407, 366 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.units": {
          "hide_name": 0,
          "bits": [ 421, 420, 419, 418, 142, 142, 22, 22 ],
          "attributes": {
            "hdlname": "dec units",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:19.22-19.27"
          }
        },
        "dec.units_LUT4_I0_1_F": {
          "hide_name": 0,
          "bits": [ 425, 364, 427 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.units_LUT4_I0_2_F": {
          "hide_name": 0,
          "bits": [ 406, 395, 410, 411 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.units_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 428, 414, 430, 399 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 429, 417, 431, 366 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_F_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 408, 437, 436, 435 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_F_LUT4_I0_F_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 438, 414, 439 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_F_LUT4_I0_F_LUT3_F_I2_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 440, 441, 404, 442 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I1": {
          "hide_name": 0,
          "bits": [ 490, 444, 414, 491 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ 367, 430 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 451, 444, 447, 448 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 453, 479, 480, 452 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 400, 454 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 455, 402 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_F_I0_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 472, 457, 456, 417 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_F_I0_LUT2_I1_F_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 458, 459, 460 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_F_I0_LUT2_I1_F_LUT3_F_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 465, 466, 366, 467 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 418, 423, 366, 424 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 403, 410, 404, 473 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 260, 256, 254, 252, 250, 248, 258, 22 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:227.5-298.8"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT3_F_1_I2": {
          "hide_name": 0,
          "bits": [ 456, 400, 478 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 476, 477, 417 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT3_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 481, 482, 366, 483 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT3_F_I0_LUT4_F_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 488, 489, 366, 367 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT4_F_1_I2": {
          "hide_name": 0,
          "bits": [ 408, 414, 494, 417 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_F_LUT4_I3_F_LUT4_F_1_I2_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 474, 495 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_I1": {
          "hide_name": 0,
          "bits": [ 454, 474, 475, 417 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT2_F_I0_LUT4_I0_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 497, 498, 499, 500 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I2": {
          "hide_name": 0,
          "bits": [ 414, 509, 510, 511 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I2_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 417, 514, 366, 515 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT4_F_1_I2_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 512, 445, 436, 513 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 404, 403 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.units_LUT4_I1_F_LUT4_I0_I2_LUT4_I2_F_LUT4_F_I0_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 641, 393, 395, 645 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec.value": {
          "hide_name": 0,
          "bits": [ 299, 269, 296, 293, 290, 287, 284, 281, 278, 275, 272, 298 ],
          "attributes": {
            "hdlname": "dec value",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:209.11-216.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:15.18-15.23"
          }
        },
        "dec2.cachedValue": {
          "hide_name": 0,
          "bits": [ 530, 528, 554, 551, 548, 545, 542, 539, 536, 533, 526, 524 ],
          "attributes": {
            "hdlname": "dec2 cachedValue",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:22.16-22.27"
          }
        },
        "dec2.cachedValue_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 527 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8"
          }
        },
        "dec2.cachedValue_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 525 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8"
          }
        },
        "dec2.cachedValue_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 534 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8"
          }
        },
        "dec2.cachedValue_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 537 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8"
          }
        },
        "dec2.cachedValue_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 540 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8"
          }
        },
        "dec2.cachedValue_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 543 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8"
          }
        },
        "dec2.cachedValue_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 546 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8"
          }
        },
        "dec2.cachedValue_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 549 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8"
          }
        },
        "dec2.cachedValue_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 552 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8"
          }
        },
        "dec2.cachedValue_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 555 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8"
          }
        },
        "dec2.cachedValue_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 522 ],
          "attributes": {
          }
        },
        "dec2.cachedValue_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 523 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:31.5-65.8"
          }
        },
        "dec2.cachedValue_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 566, 560, 531, 563 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec2.cachedValue_DFFRE_Q_RESET_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 561, 562 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec2.cachedValue_DFFRE_Q_RESET_LUT2_F_I0_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 565, 568, 569, 567 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec2.cachedValue_LUT4_I0_I1": {
          "hide_name": 0,
          "bits": [ 524, 573, 557, 574 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec2.clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "dec2 clk",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:14.11-14.14"
          }
        },
        "dec2.digits": {
          "hide_name": 0,
          "bits": [ 563, 564, 562, 566, 568, 569, 570, 571, 596, 594, 592, 590, 588, 586, 579, 577 ],
          "attributes": {
            "hdlname": "dec2 digits",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:21.16-21.22"
          }
        },
        "dec2.digits_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 575 ],
          "attributes": {
          }
        },
        "dec2.digits_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 572, 584, 583, 582, 581, 580, 598, 597, 595, 593, 591, 589, 587, 585, 578, 576 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:32.9-64.16|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:0.0-0.0|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_1_I2": {
          "hide_name": 0,
          "bits": [ 531, 590, 601 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_2_I2": {
          "hide_name": 0,
          "bits": [ 531, 592, 605 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_3_I2": {
          "hide_name": 0,
          "bits": [ 531, 594, 607 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_3_I2_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 608, 592, 590 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_3_I2_LUT3_F_I0_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 574, 602, 603, 588 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_4_I2": {
          "hide_name": 0,
          "bits": [ 531, 571, 610 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_5_I2": {
          "hide_name": 0,
          "bits": [ 531, 570, 611 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_6_I2": {
          "hide_name": 0,
          "bits": [ 531, 569, 612 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_6_I2_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 613, 570, 571 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_6_I2_LUT3_F_I0_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 609, 596, 594, 606 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_7_I2": {
          "hide_name": 0,
          "bits": [ 531, 566, 614 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_8_I2": {
          "hide_name": 0,
          "bits": [ 531, 564, 615 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 531, 586, 600 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec2.digits_DFFE_Q_D_LUT3_F_I2_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 616, 579, 604 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec2.digits_DFFE_Q_D_LUT4_F_1_I3": {
          "hide_name": 0,
          "bits": [ 531, 579, 603, 618 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec2.digits_DFFE_Q_D_LUT4_F_2_I3": {
          "hide_name": 0,
          "bits": [ 531, 562, 565, 619 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec2.hundreds": {
          "hide_name": 0,
          "bits": [ 622, 621, 365, 620, 142, 142, 22, 22 ],
          "attributes": {
            "hdlname": "dec2 hundreds",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:17.22-17.30"
          }
        },
        "dec2.hundreds_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 369, 360, 366, 370 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec2.state": {
          "hide_name": 0,
          "bits": [ 557, 574, 22, 22 ],
          "attributes": {
            "hdlname": "dec2 state",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:24.15-24.20"
          }
        },
        "dec2.state_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 626, 625 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:32.9-64.16|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:0.0-0.0|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "dec2.state_DFFE_Q_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 628, 574, 627, 557 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec2.state_DFFE_Q_D_LUT4_F_I0_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 632 ],
          "attributes": {
          }
        },
        "dec2.state_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 563, 564, 604, 617 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec2.state_LUT4_I0_1_F": {
          "hide_name": 0,
          "bits": [ 594, 574, 634, 557 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec2.state_LUT4_I0_2_F": {
          "hide_name": 0,
          "bits": [ 569, 574, 635, 557 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec2.state_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 586, 574, 633, 557 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec2.stepCounter": {
          "hide_name": 0,
          "bits": [ 630, 631, 629, 628 ],
          "attributes": {
            "hdlname": "dec2 stepCounter",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:23.15-23.26"
          }
        },
        "dec2.stepCounter_DFFRE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 640, 631, 629, 628 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:54.36-54.51|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "dec2.stepCounter_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 640, 639, 638, 636 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:54.36-54.51|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "dec2.stepCounter_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 637 ],
          "attributes": {
          }
        },
        "dec2.tens": {
          "hide_name": 0,
          "bits": [ 643, 642, 641, 392, 142, 142, 22, 22 ],
          "attributes": {
            "hdlname": "dec2 tens",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:18.22-18.26"
          }
        },
        "dec2.tens_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 599 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec2.tens_LUT4_I0_1_F": {
          "hide_name": 0,
          "bits": [ 658, 424, 646, 650 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec2.tens_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 657, 366, 644, 424 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec2.tens_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 367, 621, 624, 417 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec2.thousands": {
          "hide_name": 0,
          "bits": [ 649, 648, 645, 623, 142, 142, 22, 22 ],
          "attributes": {
            "hdlname": "dec2 thousands",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:16.22-16.31"
          }
        },
        "dec2.thousands_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 432, 433, 434, 410 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec2.thousands_LUT4_I2_F_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 367, 651, 652, 417 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec2.units": {
          "hide_name": 0,
          "bits": [ 658, 647, 657, 423, 142, 142, 22, 22 ],
          "attributes": {
            "hdlname": "dec2 units",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:19.22-19.27"
          }
        },
        "dec2.units_LUT4_I0_1_F": {
          "hide_name": 0,
          "bits": [ 447, 660, 659, 417 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec2.units_LUT4_I0_1_F_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 492, 445, 441, 493 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec2.units_LUT4_I0_1_F_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 661, 445, 662, 663 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec2.units_LUT4_I0_1_F_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 496, 408, 366, 416 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "dec2.value": {
          "hide_name": 0,
          "bits": [ 559, 529, 556, 553, 550, 547, 544, 541, 538, 535, 532, 558 ],
          "attributes": {
            "hdlname": "dec2 value",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:218.11-225.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:15.18-15.23"
          }
        },
        "drawState": {
          "hide_name": 0,
          "bits": [ 79, 78, 22 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:158.15-158.24"
          }
        },
        "drawState_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
          }
        },
        "drawState_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 668, 667 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:0.0-0.0|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:161.9-186.16|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "hexValCh1[0].converter.clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "hexValCh1[0].converter clk",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:4.11-4.14"
          }
        },
        "hexValCh1[0].converter.hexChar": {
          "hide_name": 0,
          "bits": [ 451, 443, 484, 520, 507, 507, 463, 22 ],
          "attributes": {
            "hdlname": "hexValCh1[0].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29"
          }
        },
        "hexValCh1[0].converter.hexChar_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 173, 22, 22, 669 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:9.21-9.31|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:274.23-274.25"
          }
        },
        "hexValCh1[0].converter.hexChar_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 22, 22, 22, 22, 671, 671, 669 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:9.51-9.64|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "hexValCh1[0].converter.hexChar_DFFS_Q_SET": {
          "hide_name": 0,
          "bits": [ 173, 170, 670 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "hexValCh1[0].converter.hexChar_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 673 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8"
          }
        },
        "hexValCh1[0].converter.hexChar_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 674 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8"
          }
        },
        "hexValCh1[0].converter.hexChar_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 675 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8"
          }
        },
        "hexValCh1[0].converter.hexChar_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 672 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8"
          }
        },
        "hexValCh1[0].converter.value": {
          "hide_name": 0,
          "bits": [ 173, 172, 171, 170 ],
          "attributes": {
            "hdlname": "hexValCh1[0].converter value",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "hexValCh1[0].hexChar": {
          "hide_name": 0,
          "bits": [ 451, 443, 484, 520, 507, 507 ],
          "attributes": {
          }
        },
        "hexValCh1[1].converter.clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "hexValCh1[1].converter clk",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:4.11-4.14"
          }
        },
        "hexValCh1[1].converter.hexChar": {
          "hide_name": 0,
          "bits": [ 449, 446, 486, 512, 505, 505, 470, 22 ],
          "attributes": {
            "hdlname": "hexValCh1[1].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29"
          }
        },
        "hexValCh1[1].converter.hexChar_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 169, 22, 22, 676 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:9.21-9.31|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:274.23-274.25"
          }
        },
        "hexValCh1[1].converter.hexChar_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 22, 22, 22, 22, 678, 678, 676 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:9.51-9.64|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "hexValCh1[1].converter.hexChar_DFFS_Q_SET": {
          "hide_name": 0,
          "bits": [ 180, 169, 677 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "hexValCh1[1].converter.hexChar_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 680 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8"
          }
        },
        "hexValCh1[1].converter.hexChar_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 681 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8"
          }
        },
        "hexValCh1[1].converter.hexChar_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 682 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8"
          }
        },
        "hexValCh1[1].converter.hexChar_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 679 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8"
          }
        },
        "hexValCh1[1].converter.value": {
          "hide_name": 0,
          "bits": [ 169, 168, 181, 180 ],
          "attributes": {
            "hdlname": "hexValCh1[1].converter value",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "hexValCh1[1].hexChar": {
          "hide_name": 0,
          "bits": [ 449, 446, 486, 512, 505 ],
          "attributes": {
          }
        },
        "hexValCh1[2].converter.clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "hexValCh1[2].converter clk",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:4.11-4.14"
          }
        },
        "hexValCh1[2].converter.hexChar": {
          "hide_name": 0,
          "bits": [ 450, 440, 487, 521, 503, 503, 471, 22 ],
          "attributes": {
            "hdlname": "hexValCh1[2].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29"
          }
        },
        "hexValCh1[2].converter.hexChar_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 179, 22, 22, 683 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:9.21-9.31|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:274.23-274.25"
          }
        },
        "hexValCh1[2].converter.hexChar_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 22, 22, 22, 22, 685, 685, 683 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:9.51-9.64|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "hexValCh1[2].converter.hexChar_DFFS_Q_SET": {
          "hide_name": 0,
          "bits": [ 179, 176, 684 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "hexValCh1[2].converter.hexChar_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 687 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8"
          }
        },
        "hexValCh1[2].converter.hexChar_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 688 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8"
          }
        },
        "hexValCh1[2].converter.hexChar_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 689 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8"
          }
        },
        "hexValCh1[2].converter.hexChar_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 686 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8"
          }
        },
        "hexValCh1[2].converter.value": {
          "hide_name": 0,
          "bits": [ 179, 178, 177, 176 ],
          "attributes": {
            "hdlname": "hexValCh1[2].converter value",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "hexValCh1[2].hexChar": {
          "hide_name": 0,
          "bits": [ 450, 440, 487, 521, 503, 503, 471, 22 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:195.24-195.31"
          }
        },
        "hexValCh1[3].converter.clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "hexValCh1[3].converter clk",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:4.11-4.14"
          }
        },
        "hexValCh1[3].converter.hexChar": {
          "hide_name": 0,
          "bits": [ 413, 438, 485, 509, 501, 501, 461, 22 ],
          "attributes": {
            "hdlname": "hexValCh1[3].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29"
          }
        },
        "hexValCh1[3].converter.hexChar_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 175, 22, 22, 690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:9.21-9.31|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:274.23-274.25"
          }
        },
        "hexValCh1[3].converter.hexChar_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 22, 22, 22, 22, 692, 692, 690 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:9.51-9.64|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "hexValCh1[3].converter.hexChar_DFFS_Q_SET": {
          "hide_name": 0,
          "bits": [ 166, 175, 691 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "hexValCh1[3].converter.hexChar_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 694 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8"
          }
        },
        "hexValCh1[3].converter.hexChar_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 695 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8"
          }
        },
        "hexValCh1[3].converter.hexChar_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 696 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8"
          }
        },
        "hexValCh1[3].converter.hexChar_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 693 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8"
          }
        },
        "hexValCh1[3].converter.value": {
          "hide_name": 0,
          "bits": [ 175, 174, 167, 166 ],
          "attributes": {
            "hdlname": "hexValCh1[3].converter value",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:196.19-196.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "hexValCh1[3].hexChar": {
          "hide_name": 0,
          "bits": [ 413, 438, 485, 509, 501, 501, 461 ],
          "attributes": {
          }
        },
        "hexValCh2[0].converter.clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "hexValCh2[0].converter clk",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:4.11-4.14"
          }
        },
        "hexValCh2[0].converter.hexChar": {
          "hide_name": 0,
          "bits": [ 665, 655, 490, 516, 508, 508, 464, 22 ],
          "attributes": {
            "hdlname": "hexValCh2[0].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29"
          }
        },
        "hexValCh2[0].converter.hexChar_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 189, 22, 22, 697 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:9.21-9.31|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:274.23-274.25"
          }
        },
        "hexValCh2[0].converter.hexChar_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 22, 22, 22, 22, 699, 699, 697 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:9.51-9.64|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "hexValCh2[0].converter.hexChar_DFFS_Q_SET": {
          "hide_name": 0,
          "bits": [ 186, 189, 698 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "hexValCh2[0].converter.hexChar_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 701 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8"
          }
        },
        "hexValCh2[0].converter.hexChar_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 702 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8"
          }
        },
        "hexValCh2[0].converter.hexChar_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 703 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8"
          }
        },
        "hexValCh2[0].converter.hexChar_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 700 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8"
          }
        },
        "hexValCh2[0].converter.value": {
          "hide_name": 0,
          "bits": [ 189, 188, 187, 186 ],
          "attributes": {
            "hdlname": "hexValCh2[0].converter value",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "hexValCh2[0].hexChar": {
          "hide_name": 0,
          "bits": [ 665, 655, 490, 516, 508, 508 ],
          "attributes": {
          }
        },
        "hexValCh2[1].converter.clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "hexValCh2[1].converter clk",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:4.11-4.14"
          }
        },
        "hexValCh2[1].converter.hexChar": {
          "hide_name": 0,
          "bits": [ 661, 653, 492, 517, 506, 506, 468, 22 ],
          "attributes": {
            "hdlname": "hexValCh2[1].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29"
          }
        },
        "hexValCh2[1].converter.hexChar_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 185, 22, 22, 704 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:9.21-9.31|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:274.23-274.25"
          }
        },
        "hexValCh2[1].converter.hexChar_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 22, 22, 22, 22, 706, 706, 704 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:9.51-9.64|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "hexValCh2[1].converter.hexChar_DFFS_Q_SET": {
          "hide_name": 0,
          "bits": [ 185, 196, 705 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "hexValCh2[1].converter.hexChar_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 708 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8"
          }
        },
        "hexValCh2[1].converter.hexChar_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 709 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8"
          }
        },
        "hexValCh2[1].converter.hexChar_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 710 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8"
          }
        },
        "hexValCh2[1].converter.hexChar_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 707 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8"
          }
        },
        "hexValCh2[1].converter.value": {
          "hide_name": 0,
          "bits": [ 185, 184, 197, 196 ],
          "attributes": {
            "hdlname": "hexValCh2[1].converter value",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "hexValCh2[1].hexChar": {
          "hide_name": 0,
          "bits": [ 661, 653, 492, 517, 506 ],
          "attributes": {
          }
        },
        "hexValCh2[2].converter.clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "hexValCh2[2].converter clk",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:4.11-4.14"
          }
        },
        "hexValCh2[2].converter.hexChar": {
          "hide_name": 0,
          "bits": [ 664, 656, 493, 519, 504, 504, 469, 22 ],
          "attributes": {
            "hdlname": "hexValCh2[2].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29"
          }
        },
        "hexValCh2[2].converter.hexChar_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 195, 22, 22, 711 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:9.21-9.31|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:274.23-274.25"
          }
        },
        "hexValCh2[2].converter.hexChar_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 22, 22, 22, 22, 713, 713, 711 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:9.51-9.64|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "hexValCh2[2].converter.hexChar_DFFS_Q_SET": {
          "hide_name": 0,
          "bits": [ 195, 192, 712 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "hexValCh2[2].converter.hexChar_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 715 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8"
          }
        },
        "hexValCh2[2].converter.hexChar_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 716 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8"
          }
        },
        "hexValCh2[2].converter.hexChar_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 717 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8"
          }
        },
        "hexValCh2[2].converter.hexChar_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 714 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8"
          }
        },
        "hexValCh2[2].converter.value": {
          "hide_name": 0,
          "bits": [ 195, 194, 193, 192 ],
          "attributes": {
            "hdlname": "hexValCh2[2].converter value",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "hexValCh2[2].hexChar": {
          "hide_name": 0,
          "bits": [ 664, 656, 493, 519, 504, 504, 469, 22 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:201.24-201.31"
          }
        },
        "hexValCh2[3].converter.clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "hexValCh2[3].converter clk",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:4.11-4.14"
          }
        },
        "hexValCh2[3].converter.hexChar": {
          "hide_name": 0,
          "bits": [ 666, 654, 491, 518, 502, 502, 462, 22 ],
          "attributes": {
            "hdlname": "hexValCh2[3].converter hexChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:6.22-6.29"
          }
        },
        "hexValCh2[3].converter.hexChar_DFFR_Q_D": {
          "hide_name": 0,
          "bits": [ 191, 22, 22, 718 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:9.21-9.31|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:274.23-274.25"
          }
        },
        "hexValCh2[3].converter.hexChar_DFFS_Q_D": {
          "hide_name": 0,
          "bits": [ 22, 22, 22, 22, 720, 720, 718 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:9.51-9.64|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "hexValCh2[3].converter.hexChar_DFFS_Q_SET": {
          "hide_name": 0,
          "bits": [ 191, 182, 719 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "hexValCh2[3].converter.hexChar_DFF_Q_1_D": {
          "hide_name": 0,
          "bits": [ 722 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8"
          }
        },
        "hexValCh2[3].converter.hexChar_DFF_Q_2_D": {
          "hide_name": 0,
          "bits": [ 723 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8"
          }
        },
        "hexValCh2[3].converter.hexChar_DFF_Q_3_D": {
          "hide_name": 0,
          "bits": [ 724 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8"
          }
        },
        "hexValCh2[3].converter.hexChar_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 721 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:8.5-10.8"
          }
        },
        "hexValCh2[3].converter.value": {
          "hide_name": 0,
          "bits": [ 191, 190, 183, 182 ],
          "attributes": {
            "hdlname": "hexValCh2[3].converter value",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:202.19-202.75|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:5.17-5.22"
          }
        },
        "hexValCh2[3].hexChar": {
          "hide_name": 0,
          "bits": [ 666, 654, 491, 518, 502, 502, 462, 22 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:201.24-201.31"
          }
        },
        "hundredsCh1": {
          "hide_name": 0,
          "bits": [ 363, 362, 361, 360, 142, 142, 22, 22 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:206.30-206.41"
          }
        },
        "hundredsCh2": {
          "hide_name": 0,
          "bits": [ 622, 621, 365, 620, 142, 142, 22 ],
          "attributes": {
          }
        },
        "i2cByteReceived": {
          "hide_name": 0,
          "bits": [ 129, 127, 125, 123, 121, 119, 116, 114 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:108.16-108.31"
          }
        },
        "i2cByteToSend": {
          "hide_name": 0,
          "bits": [ 19, 17, 22, 22, 15, 22, 13, 17 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:107.16-107.29"
          }
        },
        "i2cComplete": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:109.10-109.21"
          }
        },
        "i2cEnable": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:110.10-110.19"
          }
        },
        "i2cInstruction": {
          "hide_name": 0,
          "bits": [ 108, 107 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:106.16-106.30"
          }
        },
        "i2cScl": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:80.12-80.18"
          }
        },
        "i2cSda": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:79.11-79.17"
          }
        },
        "i2cSda_IOBUF_IO_OEN": {
          "hide_name": 0,
          "bits": [ 243 ],
          "attributes": {
          }
        },
        "ioCs": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:76.12-76.16"
          }
        },
        "ioDc": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:77.12-77.16"
          }
        },
        "ioReset": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:78.12-78.19"
          }
        },
        "ioSclk": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:74.12-74.18"
          }
        },
        "ioSdin": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:75.12-75.18"
          }
        },
        "isSending": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:114.10-114.19"
          }
        },
        "pixelAddress": {
          "hide_name": 0,
          "bits": [ 898, 896, 894, 400, 403, 401, 402, 888, 417, 366 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:82.16-82.28"
          }
        },
        "rowNumber": {
          "hide_name": 0,
          "bits": [ 417, 366 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:189.16-189.25"
          }
        },
        "scr.bitNumber": {
          "hide_name": 0,
          "bits": [ 735, 734, 732, 740 ],
          "attributes": {
            "hdlname": "scr bitNumber",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:34.13-34.22"
          }
        },
        "scr.bitNumber_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 733 ],
          "attributes": {
          }
        },
        "scr.bitNumber_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 737 ],
          "attributes": {
          }
        },
        "scr.bitNumber_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 730 ],
          "attributes": {
          }
        },
        "scr.bitNumber_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 731 ],
          "attributes": {
          }
        },
        "scr.bitNumber_DFFRE_Q_D": {
          "hide_name": 0,
          "bits": [ 22, 22, 22, 739 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:122.26-122.39|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "scr.bitNumber_DFFRE_Q_RESET": {
          "hide_name": 0,
          "bits": [ 741 ],
          "attributes": {
          }
        },
        "scr.clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "scr clk",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:8.11-8.14"
          }
        },
        "scr.commandIndex": {
          "hide_name": 0,
          "bits": [ 22, 22, 22, 752, 750, 748, 744, 746 ],
          "attributes": {
            "hdlname": "scr commandIndex",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:77.13-77.25"
          }
        },
        "scr.counter": {
          "hide_name": 0,
          "bits": [ 755, 813, 814, 815, 806, 807, 808, 798, 799, 800, 789, 790, 791, 781, 782, 783, 773, 774, 775, 765, 766, 767, 762, 827, 828, 825, 823, 822, 821, 818, 792, 760, 759 ],
          "attributes": {
            "hdlname": "scr counter",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:24.14-24.21"
          }
        },
        "scr.counter_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 753 ],
          "attributes": {
          }
        },
        "scr.counter_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 754 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6"
          }
        },
        "scr.counter_DFFRE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 761 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_10_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 763, 762, 757 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFFRE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 768 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_12_D": {
          "hide_name": 0,
          "bits": [ 770 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_12_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 769, 766, 757 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFFRE_Q_13_D": {
          "hide_name": 0,
          "bits": [ 771 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_13_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 764, 765, 757 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFFRE_Q_14_D": {
          "hide_name": 0,
          "bits": [ 776 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_15_D": {
          "hide_name": 0,
          "bits": [ 778 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_15_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 777, 774, 757 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFFRE_Q_16_D": {
          "hide_name": 0,
          "bits": [ 779 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_16_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 772, 773, 757 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFFRE_Q_17_D": {
          "hide_name": 0,
          "bits": [ 784 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_18_D": {
          "hide_name": 0,
          "bits": [ 786 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_18_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 785, 782, 757 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFFRE_Q_19_D": {
          "hide_name": 0,
          "bits": [ 787 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_19_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 780, 781, 757 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFFRE_Q_20_D": {
          "hide_name": 0,
          "bits": [ 793 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_20_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 794, 791, 757 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFFRE_Q_21_D": {
          "hide_name": 0,
          "bits": [ 795 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_22_D": {
          "hide_name": 0,
          "bits": [ 796 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_22_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 788, 789, 757 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFFRE_Q_23_D": {
          "hide_name": 0,
          "bits": [ 801 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_23_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 802, 800, 757 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFFRE_Q_24_D": {
          "hide_name": 0,
          "bits": [ 803 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_25_D": {
          "hide_name": 0,
          "bits": [ 804 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_25_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 797, 798, 757 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFFRE_Q_26_D": {
          "hide_name": 0,
          "bits": [ 809 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_26_D_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 757, 810 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFFRE_Q_27_D": {
          "hide_name": 0,
          "bits": [ 811 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_28_D": {
          "hide_name": 0,
          "bits": [ 812 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_28_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 805, 806, 757 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFFRE_Q_29_D": {
          "hide_name": 0,
          "bits": [ 816 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_29_D_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 757, 817 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFFRE_Q_30_D": {
          "hide_name": 0,
          "bits": [ 819 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_31_D": {
          "hide_name": 0,
          "bits": [ 820 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 824 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_7_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 826, 825, 757 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.counter_DFFRE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 829 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 831 ],
          "attributes": {
          }
        },
        "scr.counter_DFFRE_Q_9_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 830, 827, 757 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.cs": {
          "hide_name": 0,
          "bits": [ 725 ],
          "attributes": {
            "hdlname": "scr cs",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:31.7-31.9"
          }
        },
        "scr.cs_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 832 ],
          "attributes": {
          }
        },
        "scr.cs_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 736, 735 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend": {
          "hide_name": 0,
          "bits": [ 877, 871, 865, 858, 852, 846, 841, 839 ],
          "attributes": {
            "hdlname": "scr dataToSend",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:33.13-33.23"
          }
        },
        "scr.dataToSend_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 840 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6"
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 842, 843, 836 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_1_D_LUT3_F_I1_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 750, 752, 844, 745 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 845 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 847, 848, 836 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_2_D_LUT3_F_I1_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 746, 849, 850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 851 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6"
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 853, 854, 855, 836 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_3_D_LUT4_F_I0_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 745, 856 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 857 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 859, 860, 861, 836 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_LUT4_F_1_I3": {
          "hide_name": 0,
          "bits": [ 743, 747, 752, 862 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_4_D_LUT4_F_I0_LUT4_F_1_I3_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 745, 863 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 864 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 866, 836, 867 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_5_D_LUT3_F_I2_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 868, 745, 869 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 870 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 872, 836, 873 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 874, 745, 869 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_6_D_LUT3_F_I2_LUT3_F_I0_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 875, 836 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 876 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6"
          }
        },
        "scr.dataToSend_DFFE_Q_7_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 878, 879, 836 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_7_D_LUT3_F_I1_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 749, 748, 745, 880 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 838 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:87.3-142.6"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 881, 882, 836 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dataToSend_DFFE_Q_D_LUT3_F_I1_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 750, 883, 884 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.dc": {
          "hide_name": 0,
          "bits": [ 726 ],
          "attributes": {
            "hdlname": "scr dc",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:27.7-27.9"
          }
        },
        "scr.dc_DFFSE_Q_CE": {
          "hide_name": 0,
          "bits": [ 22, 837, 22, 22, 22, 22, 22, 22, 22 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:88.5-141.12|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:0.0-0.0|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:583.28-583.35"
          }
        },
        "scr.dc_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 836, 742 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.ioCs": {
          "hide_name": 0,
          "bits": [ 725 ],
          "attributes": {
            "hdlname": "scr ioCs",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:11.12-11.16"
          }
        },
        "scr.ioDc": {
          "hide_name": 0,
          "bits": [ 726 ],
          "attributes": {
            "hdlname": "scr ioDc",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:12.12-12.16"
          }
        },
        "scr.ioReset": {
          "hide_name": 0,
          "bits": [ 727 ],
          "attributes": {
            "hdlname": "scr ioReset",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:13.12-13.19"
          }
        },
        "scr.ioSclk": {
          "hide_name": 0,
          "bits": [ 728 ],
          "attributes": {
            "hdlname": "scr ioSclk",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:9.12-9.18"
          }
        },
        "scr.ioSdin": {
          "hide_name": 0,
          "bits": [ 729 ],
          "attributes": {
            "hdlname": "scr ioSdin",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:10.12-10.18"
          }
        },
        "scr.pixelAddress": {
          "hide_name": 0,
          "bits": [ 898, 896, 894, 400, 403, 401, 402, 888, 417, 366 ],
          "attributes": {
            "hdlname": "scr pixelAddress",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:14.18-14.30"
          }
        },
        "scr.pixelCounter": {
          "hide_name": 0,
          "bits": [ 898, 896, 894, 400, 403, 401, 402, 888, 417, 366 ],
          "attributes": {
            "hdlname": "scr pixelCounter",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:35.13-35.25"
          }
        },
        "scr.pixelCounter_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 897, 896, 894, 400, 403, 401, 402, 888, 417, 366 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:134.25-134.41|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.23-270.24"
          }
        },
        "scr.pixelCounter_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 897, 895, 893, 892, 891, 890, 889, 887, 886, 885 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:134.25-134.41|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_1_I0": {
          "hide_name": 0,
          "bits": [ 900, 403 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0": {
          "hide_name": 0,
          "bits": [ 901, 894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 902, 918, 904, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_F_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 905, 253 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_F_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 261, 906, 907, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_I1": {
          "hide_name": 0,
          "bits": [ 896, 903 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_I1_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 910, 1103, 987, 911 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_I1_LUT2_I1_1_F": {
          "hide_name": 0,
          "bits": [ 917, 914, 905, 261 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_I1_LUT2_I1_1_F_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 908, 261, 909 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_3_I0_LUT2_I0_I1_LUT2_I1_1_F_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 919, 1031, 916, 1024 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.pixelCounter_DFFE_Q_D_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 899, 888 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.pixelData": {
          "hide_name": 0,
          "bits": [ 878, 872, 866, 861, 855, 847, 842, 881 ],
          "attributes": {
            "hdlname": "scr pixelData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:15.17-15.26"
          }
        },
        "scr.reset": {
          "hide_name": 0,
          "bits": [ 727 ],
          "attributes": {
            "hdlname": "scr reset",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:30.7-30.12"
          }
        },
        "scr.reset_DFFSE_Q_D": {
          "hide_name": 0,
          "bits": [ 921 ],
          "attributes": {
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 923, 759, 924 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 767, 925, 766, 926 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 927, 773, 928, 765 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 929, 782, 783 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 930, 789, 790, 931 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 931, 782, 932, 775 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 783, 773, 933, 928 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I0_F_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 765, 766, 934, 762 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I0_F_LUT4_I2_F_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 767, 935, 827 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I0_F_LUT4_I2_F_LUT4_I2_F_LUT3_I1_F": {
          "hide_name": 0,
          "bits": [ 828, 936, 825, 937 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 798, 945, 940, 942 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 806, 807, 808, 943 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 944, 924, 947, 946 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_F_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 949, 756, 948 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 945, 766, 767 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 951, 950, 941, 828 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1_LUT3_I0_F_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 952, 791, 781, 939 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1_LUT3_I0_F_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 953, 924, 920 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1_LUT3_I0_F_LUT4_I0_F_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 938, 759, 954 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_D_LUT3_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3_LUT4_I2_F_LUT4_I2_I1_LUT3_I0_F_LUT4_I0_F_LUT3_F_I1_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 833, 834, 835, 757 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.reset_DFFSE_Q_SET": {
          "hide_name": 0,
          "bits": [ 922 ],
          "attributes": {
          }
        },
        "scr.sclk": {
          "hide_name": 0,
          "bits": [ 728 ],
          "attributes": {
            "hdlname": "scr sclk",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:28.7-28.11"
          }
        },
        "scr.sdin": {
          "hide_name": 0,
          "bits": [ 729 ],
          "attributes": {
            "hdlname": "scr sdin",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:29.7-29.11"
          }
        },
        "scr.sdin_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 920, 758, 956 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.sdin_DFFE_Q_CE_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 738, 736 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.sdin_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 955 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:0.0-0.0|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:137.23-137.24"
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 957, 958, 734, 959 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.sdin_DFFE_Q_D_LUT4_F_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 960, 961, 734, 735 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.startupCommands": {
          "hide_name": 0,
          "bits": [ 142, 142, 142, 142, 22, 142, 22, 142, 22, 22, 142, 22, 22, 142, 22, 142, 22, 22, 142, 22, 142, 22, 22, 22, 142, 22, 142, 142, 22, 22, 22, 142, 22, 22, 22, 22, 22, 142, 22, 22, 142, 142, 22, 142, 142, 22, 142, 142, 22, 142, 22, 22, 22, 142, 22, 22, 142, 22, 22, 142, 142, 22, 142, 142, 22, 22, 22, 22, 22, 22, 22, 142, 142, 22, 142, 22, 142, 22, 142, 142, 22, 22, 22, 22, 22, 22, 22, 22, 142, 142, 22, 22, 142, 22, 142, 142, 142, 142, 142, 142, 142, 142, 22, 22, 22, 22, 22, 142, 22, 142, 22, 142, 142, 22, 22, 22, 22, 142, 22, 142, 22, 22, 22, 22, 22, 22, 142, 22, 22, 22, 22, 142, 22, 22, 142, 142, 22, 22, 22, 22, 22, 22, 22, 22, 22, 22, 22, 22, 22, 142, 22, 22, 22, 142, 142, 22, 22, 142, 22, 142, 142, 142, 142, 142, 142, 142, 142, 22, 142, 22, 22, 22, 22, 22, 22, 142, 22, 142, 142, 142, 22, 142, 22, 142 ],
          "attributes": {
            "hdlname": "scr startupCommands",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:38.36-38.51"
          }
        },
        "scr.state": {
          "hide_name": 0,
          "bits": [ 834, 833, 835 ],
          "attributes": {
            "hdlname": "scr state",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:25.13-25.18"
          }
        },
        "scr.state_DFFE_Q_CE": {
          "hide_name": 0,
          "bits": [ 962 ],
          "attributes": {
          }
        },
        "scr.state_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 965, 964, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:88.5-141.12|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:0.0-0.0|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:575.21-575.22"
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 966, 833, 834, 835 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 967, 746 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "scr.state_DFFE_Q_D_LUT4_F_I3_LUT2_F_I1_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 751, 749, 747, 743, 745 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:87.28-96.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/screen.v:108.25-108.44|/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/techmap.v:270.26-270.27"
          }
        },
        "sdaIn": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:112.10-112.15"
          }
        },
        "sdaOut": {
          "hide_name": 0,
          "bits": [ 241 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:113.10-113.16"
          }
        },
        "te.charAddress": {
          "hide_name": 0,
          "bits": [ 400, 403, 401, 402, 417, 366 ],
          "attributes": {
            "hdlname": "te charAddress",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:98.16-104.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/text.v:7.18-7.29"
          }
        },
        "te.charOutput": {
          "hide_name": 0,
          "bits": [ 261, 257, 255, 253, 251, 249, 259, 22 ],
          "attributes": {
            "hdlname": "te charOutput",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:98.16-104.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/text.v:8.17-8.27"
          }
        },
        "te.chosenChar": {
          "hide_name": 0,
          "bits": [ 22, 22, 22, 22, 22, 22, 22, 22 ],
          "attributes": {
            "hdlname": "te chosenChar",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:98.16-104.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/text.v:17.16-17.26"
          }
        },
        "te.clk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "te clk",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:98.16-104.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/text.v:4.11-4.14"
          }
        },
        "te.columnAddress": {
          "hide_name": 0,
          "bits": [ 898, 896, 894 ],
          "attributes": {
            "hdlname": "te columnAddress",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:98.16-104.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/text.v:13.16-13.29"
          }
        },
        "te.outputBuffer": {
          "hide_name": 0,
          "bits": [ 878, 872, 866, 861, 855, 847, 842, 881 ],
          "attributes": {
            "hdlname": "te outputBuffer",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:98.16-104.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/text.v:16.15-16.27"
          }
        },
        "te.outputBuffer_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 975, 974, 973, 972, 971, 970, 969, 968 ],
          "attributes": {
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 980, 981, 257, 979 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 982, 983, 253 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 984, 1055 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 251, 984, 985, 986 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I3_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 988, 257, 987, 1000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 983, 990 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT3_F_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 991, 261, 257, 249 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 992, 993, 994, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_2_I1": {
          "hide_name": 0,
          "bits": [ 1134, 998, 989, 1001 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 995, 996, 997, 979 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 1004, 1005, 1006, 979 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1010, 1011, 990, 989 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1012, 1013, 1014 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 1021, 1022, 1023, 1018 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1015, 1043, 1017, 1000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT3_I1_F": {
          "hide_name": 0,
          "bits": [ 1028, 1030, 1027, 1033 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT3_I1_F_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1032, 253, 1034, 990 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT3_I1_F_LUT4_I0_F_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1035, 1036, 1037, 251 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I1_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1046, 1048, 1044, 1042 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1047, 1016, 1017 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I2_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 917, 898 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I2_LUT3_F_I0_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 915, 912, 261 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1000, 1050, 1051, 1052 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I1_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1053, 1054, 1000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1003, 1025, 1045, 1024 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 255, 983, 1057, 1051 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_1_I0_LUT4_F_I2_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 916, 1058, 1059, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1007, 1008, 989, 1009 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1065, 1066, 1067, 1000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 1068, 1069, 1070, 989 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 987, 1073, 1074, 1075 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1039, 1071, 1072, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1078, 1024, 1072 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1063, 1064, 1000, 1024 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 1108, 912, 1024, 918 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1003, 1090 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1003, 916, 1079, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_I0_LUT4_F_I2_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 914, 1081, 1047, 1024 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0": {
          "hide_name": 0,
          "bits": [ 1082, 1083, 1084, 979 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 1087, 1088, 1089, 989 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1093, 1094, 1000, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1095, 1024 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 1090, 1096, 1097, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 999, 1098, 1099, 1104 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0_LUT3_I0_F_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1100, 1101, 1000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I0_LUT3_F_I0_LUT3_I0_F_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1105, 1096, 1072, 1036 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 1107, 1094, 1000, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1109, 1111, 989 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT4_I0_F_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 1087, 1112, 989, 1110 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT4_I0_F_LUT3_I0_F_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 987, 1090, 1113, 1114 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_1_I1_LUT4_I0_F_LUT3_I0_F_LUT4_F_I2_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1080, 1115, 1000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 998, 1090, 1091, 1092 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 1122, 1096, 1124, 1000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_1_I3": {
          "hide_name": 0,
          "bits": [ 1121, 1122, 1000, 1123 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_1_I3_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 1126, 1125 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_1_I3_LUT2_F_I0_LUT3_I1_F": {
          "hide_name": 0,
          "bits": [ 1127, 1130, 1128, 979 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_1_I3_LUT2_F_I0_LUT3_I1_F_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1131, 987, 1132, 1000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1059, 1136, 1120, 1000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_I2_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1117, 1137, 987, 1024 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_1_I1_LUT4_F_I2_LUT4_F_I2_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 1121, 1056, 1140, 1138 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 1143, 1144, 1145, 989 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1146, 987, 1147, 990 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1108, 917, 1029, 1018 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 905, 913, 261 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I0_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 1038, 996, 1017, 1151 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1045, 919, 1102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 990, 1085, 989, 1086 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1154, 1000, 1155, 990 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 896, 1025, 1024, 1157 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 261, 1043 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1_LUT2_F_I1_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 985, 1055, 1139, 1024 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 1160, 1159 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1_LUT4_I3_F_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 1033, 1161, 1162, 1000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I1_LUT4_I3_F_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 1019, 1054 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_1_I3": {
          "hide_name": 0,
          "bits": [ 1096, 1157, 1033, 1158 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_1_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1156, 1098, 1000, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 983, 1152, 1000, 1153 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1164, 1165, 1166, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1049, 894 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F_I0_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1167, 255, 1168, 253 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F_I0_LUT4_I0_F_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1060, 1061, 1062, 1041 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1170, 1024, 1165, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_3_I0_LUT4_F_I1_LUT4_F_I1_LUT4_F_I1_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1169, 261, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0": {
          "hide_name": 0,
          "bits": [ 1171, 1172, 1173, 979 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1177, 1178, 989, 1179 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 1183, 1184, 989, 990 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1174, 1175, 1176, 990 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 1185, 1186 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT2_F_I0_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 987, 1188, 1116, 1189 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT2_F_I0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1051, 1000, 1187, 989 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_4_I0_LUT4_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1193, 1000, 1018, 989 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0": {
          "hide_name": 0,
          "bits": [ 1194, 1195, 1196, 979 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1000, 1197, 1128 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT3_F_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1199, 1017, 1200, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT3_F_I1_LUT4_F_I0_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 1198, 1000, 990, 989 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT3_F_I1_LUT4_F_I0_LUT4_I1_I0": {
          "hide_name": 0,
          "bits": [ 1077, 1199 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1205, 1206, 1207, 989 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1026, 1024, 1209, 1214 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 1129, 1215, 1213, 1000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_I2_I0": {
          "hide_name": 0,
          "bits": [ 1003, 1026, 1024, 1125 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 1209, 1210, 1211, 1000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 261, 257, 1217 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT2_F_I0_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 1208, 1219, 1218, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_1_I0_LUT4_F_1_I1_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 1103, 1250 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1202, 1203, 1204, 990 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1225, 1226, 1000, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1227, 1228, 989 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1230, 253, 1234 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_I0_F_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 1235, 1233, 990, 1239 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1208, 1106, 1243, 1244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1245, 1246, 989 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT3_I1_F": {
          "hide_name": 0,
          "bits": [ 257, 1325, 1247 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 905, 1248, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT4_F_I2_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 1206, 1240, 1241, 1242 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT4_F_I2_LUT3_I1_F": {
          "hide_name": 0,
          "bits": [ 987, 1246, 1251, 1000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT3_F_I0_LUT4_F_I2_LUT3_I1_F_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 1253, 1024, 1255, 1252 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1258, 1219, 1259, 989 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 1262, 1263, 987, 1000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1133, 1108, 1254 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_5_I0_LUT4_F_I0_LUT4_F_2_I0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1134, 1106, 1229 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0": {
          "hide_name": 0,
          "bits": [ 1268, 1269, 1270, 1271 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1272, 1273, 989 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1002, 1129 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1274, 987, 1278, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 898, 1261 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I0_1_F": {
          "hide_name": 0,
          "bits": [ 261, 257, 905, 1135 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I0_1_F_LUT4_I3_1_F": {
          "hide_name": 0,
          "bits": [ 1259, 1246, 1276, 1277 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I0_I1": {
          "hide_name": 0,
          "bits": [ 898, 1250 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I0_I1_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 1201, 1134, 987, 1024 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I1_F": {
          "hide_name": 0,
          "bits": [ 1134, 1208, 905, 261 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT3_F_I2_LUT2_I1_F_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 1108, 1260, 1254, 1018 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1236, 1279, 1000, 989 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I0_F_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 1221, 1222, 1223, 1224 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I0_F_LUT4_I1_F_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 1220, 1280, 1281, 1000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 1283, 1282, 1284 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I2_F_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1285, 1219, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I2_F_LUT3_F_I0_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1286, 1232, 1287, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I2_F_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 1289, 1290, 1288, 1000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I0_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 1256, 1024, 1257, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1274, 984, 1275, 1000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I2_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1291, 1024, 1292, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I2_LUT4_F_I0_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 1293, 1031, 916 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT3_F_I0_LUT4_F_I2_LUT4_F_I0_LUT3_F_I2_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 1294, 1072, 998, 251 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1297, 1298, 989, 1299 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1302, 1303, 1304, 990 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 1134, 1219, 1305 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1024, 1319, 1315, 1306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_1_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1307, 1000, 1018, 1001 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 1308, 1000, 1309, 990 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1314, 1229, 1310, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 1214, 1216, 1315 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I2_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 261, 257, 1316 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT3_F_I2_LUT4_I2_F": {
          "hide_name": 0,
          "bits": [ 1318, 1320, 1321, 1000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 1249, 257, 261 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I0_LUT4_F_I3_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 1212, 1002, 1216, 1324 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_2_I0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1310, 1311, 1312, 1313 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 987, 1300, 1000, 1301 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_1_I3": {
          "hide_name": 0,
          "bits": [ 1256, 1199, 1017, 1327 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1319, 1249, 905, 261 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_1_I0_LUT4_F_I1_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1319, 1326, 1024, 1108 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1295, 990, 1296, 979 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1330, 1331, 1332, 1000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT2_F_I0": {
          "hide_name": 0,
          "bits": [ 1311, 1231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 1228, 987, 1231, 1232 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT2_F_I1_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 989, 1246, 1212, 1334 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT2_F_I1_LUT3_F_I2_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 1264, 1265, 1266, 1267 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1322, 1024, 1317, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 987, 1322, 1335 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1134, 1336, 1024, 1231 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 1338, 1337, 1000, 989 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_F_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1000, 1340, 1339, 1341 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_F_LUT4_I0_F_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1342, 1343, 1323, 989 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_F_LUT4_I0_F_LUT4_F_1_I0_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 1206, 1344 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT3_F_I2_LUT4_F_I0_LUT4_I1_F_LUT4_I0_F_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 976, 977, 978, 979 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1024, 1283, 1347, 1348 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_1_I0_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 1310, 987, 1348, 1349 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1000, 1328, 1329, 989 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1309, 1352, 1000, 990 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1134, 1325, 1024 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 905, 1333, 261 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_1_F": {
          "hide_name": 0,
          "bits": [ 1214, 1355, 1354, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_1_F_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1236, 1237, 1238, 1000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_F": {
          "hide_name": 0,
          "bits": [ 1000, 1353, 1359, 1356 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_F_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1357, 1358, 1000, 990 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I0_LUT3_I1_F_LUT4_I1_F": {
          "hide_name": 0,
          "bits": [ 1345, 990, 1346, 989 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_6_I0_LUT4_F_I0_LUT4_F_I1_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 1325, 987, 1350, 1351 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0": {
          "hide_name": 0,
          "bits": [ 1360, 1361, 1362, 979 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1363, 1364, 990, 989 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1365, 1366, 1367 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1024, 1040, 902, 1076 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1368, 908, 1024 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 1369, 1370, 1116, 255 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT3_I0_F_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1190, 1191, 1192, 1000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT3_I0_F_LUT4_I0_F_LUT3_F_I0": {
          "hide_name": 0,
          "bits": [ 1371, 1372, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1373, 1374, 987, 1000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT3_F_I1_LUT4_I0_F_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 1375, 253 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1377, 1159, 987, 1000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT3_F_I0_LUT4_F_I0_LUT2_F_I1": {
          "hide_name": 0,
          "bits": [ 1081, 1077, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1378, 1379, 1380, 1000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT4_F_I0_LUT3_F_I2": {
          "hide_name": 0,
          "bits": [ 984, 1164, 1020 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_1_I0_LUT4_F_I0_LUT4_F_1_I1": {
          "hide_name": 0,
          "bits": [ 908, 1023, 987, 1024 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 1381, 1382, 989, 990 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1108, 1116, 1090, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2": {
          "hide_name": 0,
          "bits": [ 1116, 1019, 1387, 1000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 985, 1139, 1024, 1388 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT3_I2_F": {
          "hide_name": 0,
          "bits": [ 1118, 1071, 1119, 1000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT3_I2_F_LUT4_F_I2": {
          "hide_name": 0,
          "bits": [ 912, 1024, 1391, 1102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT3_I2_F_LUT4_F_I2_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 1392, 1393, 1000, 990 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT3_I2_F_LUT4_F_I2_LUT3_I0_F_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1148, 1149, 1000, 1150 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 1180, 1033, 1162 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1": {
          "hide_name": 0,
          "bits": [ 1029, 1395, 1024 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT2_I0_F": {
          "hide_name": 0,
          "bits": [ 995, 1396, 1024, 1389 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_F": {
          "hide_name": 0,
          "bits": [ 1383, 1384, 1385, 1386 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_F_LUT4_F_1_I0": {
          "hide_name": 0,
          "bits": [ 1397, 1398, 1399, 1000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_F_LUT4_F_1_I0_LUT4_F_I0": {
          "hide_name": 0,
          "bits": [ 1400, 1108, 918, 1024 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_F_LUT4_F_2_I0": {
          "hide_name": 0,
          "bits": [ 1401, 1024, 1142, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_F_LUT4_F_2_I2": {
          "hide_name": 0,
          "bits": [ 1141, 987, 1142, 1000 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I0_LUT4_I3_F_LUT3_F_I1_LUT3_I0_I1": {
          "hide_name": 0,
          "bits": [ 1394, 1372, 1376 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I1": {
          "hide_name": 0,
          "bits": [ 1389, 257, 908, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_I0_F": {
          "hide_name": 0,
          "bits": [ 1181, 1182, 1000, 989 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I1_LUT4_I3_F": {
          "hide_name": 0,
          "bits": [ 1156, 1163, 1000, 987 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.outputBuffer_DFF_Q_D_LUT4_F_7_I0_LUT4_F_2_I0_LUT4_F_1_I2_LUT4_F_I3": {
          "hide_name": 0,
          "bits": [ 1388, 1389, 1074, 1390 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/Users/computera/.icicle/toolchains/2023-02-10/oss-cad-suite/libexec/../share/yosys/gowin/cells_map.v:130.20-130.21"
          }
        },
        "te.pixelAddress": {
          "hide_name": 0,
          "bits": [ 898, 896, 894, 400, 403, 401, 402, 888, 417, 366 ],
          "attributes": {
            "hdlname": "te pixelAddress",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:98.16-104.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/text.v:5.17-5.29"
          }
        },
        "te.pixelData": {
          "hide_name": 0,
          "bits": [ 878, 872, 866, 861, 855, 847, 842, 881 ],
          "attributes": {
            "hdlname": "te pixelData",
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:98.16-104.6|/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/text.v:6.18-6.27"
          }
        },
        "tensCh1": {
          "hide_name": 0,
          "bits": [ 390, 389, 388, 387, 142, 142, 22, 22 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:206.43-206.50"
          }
        },
        "tensCh2": {
          "hide_name": 0,
          "bits": [ 643, 642, 641 ],
          "attributes": {
          }
        },
        "textPixelData": {
          "hide_name": 0,
          "bits": [ 878, 872, 866, 861, 855, 847, 842, 881 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:83.16-83.29"
          }
        },
        "thousandsCh1": {
          "hide_name": 0,
          "bits": [ 406, 405, 396, 369, 142, 142, 22, 22 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:206.16-206.28"
          }
        },
        "thousandsCh2": {
          "hide_name": 0,
          "bits": [ 649, 648, 645, 623, 142, 142, 22, 22 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:207.16-207.28"
          }
        },
        "unitsCh1": {
          "hide_name": 0,
          "bits": [ 421, 420, 419, 418, 142, 142, 22, 22 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:206.52-206.60"
          }
        },
        "unitsCh2": {
          "hide_name": 0,
          "bits": [ 658, 647, 657 ],
          "attributes": {
          }
        },
        "voltageCh1": {
          "hide_name": 0,
          "bits": [ 299, 269, 296, 293, 290, 287, 284, 281, 278, 275, 272, 298 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:151.16-151.26"
          }
        },
        "voltageCh1_DFFE_Q_10_D": {
          "hide_name": 0,
          "bits": [ 1404 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:176.39-176.86"
          }
        },
        "voltageCh1_DFFE_Q_11_D": {
          "hide_name": 0,
          "bits": [ 1405 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:176.39-176.86"
          }
        },
        "voltageCh1_DFFE_Q_1_D": {
          "hide_name": 0,
          "bits": [ 1403 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:176.39-176.86"
          }
        },
        "voltageCh1_DFFE_Q_2_D": {
          "hide_name": 0,
          "bits": [ 1406 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:176.39-176.86"
          }
        },
        "voltageCh1_DFFE_Q_3_D": {
          "hide_name": 0,
          "bits": [ 1407 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:176.39-176.86"
          }
        },
        "voltageCh1_DFFE_Q_4_D": {
          "hide_name": 0,
          "bits": [ 1408 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:176.39-176.86"
          }
        },
        "voltageCh1_DFFE_Q_5_D": {
          "hide_name": 0,
          "bits": [ 1409 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:176.39-176.86"
          }
        },
        "voltageCh1_DFFE_Q_6_D": {
          "hide_name": 0,
          "bits": [ 1410 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:176.39-176.86"
          }
        },
        "voltageCh1_DFFE_Q_7_D": {
          "hide_name": 0,
          "bits": [ 1411 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:176.39-176.86"
          }
        },
        "voltageCh1_DFFE_Q_8_D": {
          "hide_name": 0,
          "bits": [ 1412 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:176.39-176.86"
          }
        },
        "voltageCh1_DFFE_Q_9_D": {
          "hide_name": 0,
          "bits": [ 1413 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:176.39-176.86"
          }
        },
        "voltageCh1_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 1402 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:176.39-176.86"
          }
        },
        "voltageCh2": {
          "hide_name": 0,
          "bits": [ 559, 529, 556, 553, 550, 547, 544, 541, 538, 535, 532, 558 ],
          "attributes": {
            "src": "/Users/computera/Documents/files/Documents1/FPGA/ads1115_adc/top.v:152.16-152.26"
          }
        }
      }
    }
  }
}
