Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (win64) Build 4126759 Thu Feb  8 23:53:51 MST 2024
| Date         : Sat Jun 15 20:39:48 2024
| Host         : maple running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7k160t-ffg676
| Speed File   : -2L  PRODUCTION 1.12 2017-02-17
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-17  Critical Warning  Non-clocked sequential cell    72          
TIMING-18  Warning           Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (72)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (104)
5. checking no_input_delay (7)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (72)
-------------------------
 There are 18 register/latch pins with no clock driven by root clock pin: buzzing/clk_div_reg[23]/Q (HIGH)

 There are 54 register/latch pins with no clock driven by root clock pin: clk_div_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (104)
--------------------------------------------------
 There are 104 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.114        0.000                      0                 3225        0.121        0.000                      0                 3225        4.600        0.000                       0                  1472  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 3.114        0.000                      0                 3225        0.121        0.000                      0                 3225        4.600        0.000                       0                  1472  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.114ns  (required time - arrival time)
  Source:                 debounce3/pbreg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_tover_reg[199]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.880ns  (logic 0.352ns (5.116%)  route 6.528ns (94.884%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.255ns = ( 14.255 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.574     4.589    debounce3/clk_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  debounce3/pbreg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.223     4.812 r  debounce3/pbreg_reg_rep/Q
                         net (fo=114, routed)         6.020    10.833    debounce3/pbreg_reg_rep_n_1
    SLICE_X8Y27          LUT4 (Prop_lut4_I0_O)        0.043    10.876 r  debounce3/image_tover[199]_i_3/O
                         net (fo=1, routed)           0.358    11.234    debounce3/image_tover[199]_i_3_n_1
    SLICE_X9Y27          LUT5 (Prop_lut5_I3_O)        0.043    11.277 r  debounce3/image_tover[199]_i_2/O
                         net (fo=1, routed)           0.150    11.427    nolabel_line96/image_tover_reg[199]
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.043    11.470 r  nolabel_line96/image_tover[199]_i_1/O
                         net (fo=1, routed)           0.000    11.470    nolabel_line96_n_1
    SLICE_X9Y27          FDRE                                         r  image_tover_reg[199]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.480    14.255    clk_IBUF_BUFG
    SLICE_X9Y27          FDRE                                         r  image_tover_reg[199]/C
                         clock pessimism              0.330    14.585    
                         clock uncertainty           -0.035    14.550    
    SLICE_X9Y27          FDRE (Setup_fdre_C_D)        0.034    14.584    image_tover_reg[199]
  -------------------------------------------------------------------
                         required time                         14.584    
                         arrival time                         -11.470    
  -------------------------------------------------------------------
                         slack                                  3.114    

Slack (MET) :             3.426ns  (required time - arrival time)
  Source:                 debounce3/pbreg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_tleft_reg[198]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.568ns  (logic 0.309ns (4.705%)  route 6.259ns (95.295%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.254ns = ( 14.254 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.574     4.589    debounce3/clk_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  debounce3/pbreg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.223     4.812 r  debounce3/pbreg_reg_rep/Q
                         net (fo=114, routed)         5.934    10.747    debounce3/pbreg_reg_rep_n_1
    SLICE_X9Y28          LUT4 (Prop_lut4_I0_O)        0.043    10.790 r  debounce3/image_tleft[198]_i_3/O
                         net (fo=1, routed)           0.324    11.114    nolabel_line96/image_tleft_reg[198]_1
    SLICE_X9Y26          LUT6 (Prop_lut6_I2_O)        0.043    11.157 r  nolabel_line96/image_tleft[198]_i_1/O
                         net (fo=1, routed)           0.000    11.157    nolabel_line96_n_807
    SLICE_X9Y26          FDRE                                         r  image_tleft_reg[198]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.479    14.254    clk_IBUF_BUFG
    SLICE_X9Y26          FDRE                                         r  image_tleft_reg[198]/C
                         clock pessimism              0.330    14.584    
                         clock uncertainty           -0.035    14.549    
    SLICE_X9Y26          FDRE (Setup_fdre_C_D)        0.034    14.583    image_tleft_reg[198]
  -------------------------------------------------------------------
                         required time                         14.583    
                         arrival time                         -11.157    
  -------------------------------------------------------------------
                         slack                                  3.426    

Slack (MET) :             3.451ns  (required time - arrival time)
  Source:                 debounce3/pbreg_reg_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_tright_reg[163]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.555ns  (logic 0.309ns (4.714%)  route 6.246ns (95.286%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 14.267 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.574     4.589    debounce3/clk_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  debounce3/pbreg_reg_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.223     4.812 r  debounce3/pbreg_reg_rep__4/Q
                         net (fo=114, routed)         5.705    10.517    debounce3/pbreg_reg_rep__4_n_1
    SLICE_X17Y40         LUT4 (Prop_lut4_I0_O)        0.043    10.560 r  debounce3/image_tright[163]_i_3/O
                         net (fo=1, routed)           0.542    11.102    nolabel_line96/image_tright_reg[163]
    SLICE_X17Y44         LUT6 (Prop_lut6_I2_O)        0.043    11.145 r  nolabel_line96/image_tright[163]_i_1/O
                         net (fo=1, routed)           0.000    11.145    nolabel_line96_n_641
    SLICE_X17Y44         FDRE                                         r  image_tright_reg[163]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.492    14.267    clk_IBUF_BUFG
    SLICE_X17Y44         FDRE                                         r  image_tright_reg[163]/C
                         clock pessimism              0.330    14.597    
                         clock uncertainty           -0.035    14.562    
    SLICE_X17Y44         FDRE (Setup_fdre_C_D)        0.034    14.596    image_tright_reg[163]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -11.145    
  -------------------------------------------------------------------
                         slack                                  3.451    

Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 debounce3/pbreg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_tover_reg[197]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.521ns  (logic 0.309ns (4.738%)  route 6.212ns (95.262%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 14.258 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.574     4.589    debounce3/clk_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  debounce3/pbreg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.223     4.812 r  debounce3/pbreg_reg_rep/Q
                         net (fo=114, routed)         5.857    10.669    debounce3/pbreg_reg_rep_n_1
    SLICE_X9Y29          LUT4 (Prop_lut4_I0_O)        0.043    10.712 r  debounce3/image_tover[197]_i_4/O
                         net (fo=1, routed)           0.355    11.067    nolabel_line96/image_tover_reg[197]
    SLICE_X9Y29          LUT6 (Prop_lut6_I2_O)        0.043    11.110 r  nolabel_line96/image_tover[197]_i_1/O
                         net (fo=1, routed)           0.000    11.110    nolabel_line96_n_3
    SLICE_X9Y29          FDRE                                         r  image_tover_reg[197]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.483    14.258    clk_IBUF_BUFG
    SLICE_X9Y29          FDRE                                         r  image_tover_reg[197]/C
                         clock pessimism              0.330    14.588    
                         clock uncertainty           -0.035    14.553    
    SLICE_X9Y29          FDRE (Setup_fdre_C_D)        0.034    14.587    image_tover_reg[197]
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -11.110    
  -------------------------------------------------------------------
                         slack                                  3.477    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 occupy_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzing/prompt_reg[118]/CE
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.827ns  (logic 1.430ns (20.947%)  route 5.397ns (79.054%))
  Logic Levels:           18  (CARRY4=15 LUT5=1 LUT6=2)
  Clock Path Skew:        0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.613     4.628    clk_IBUF_BUFG
    SLICE_X17Y21         FDRE                                         r  occupy_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y21         FDRE (Prop_fdre_C_Q)         0.223     4.851 f  occupy_reg[35]/Q
                         net (fo=9, routed)           1.477     6.329    buzzing/prompt_reg[126]_i_5_0[35]
    SLICE_X21Y20         LUT6 (Prop_lut6_I1_O)        0.043     6.372 r  buzzing/prompt[126]_i_76/O
                         net (fo=1, routed)           0.000     6.372    buzzing/prompt[126]_i_76_n_1
    SLICE_X21Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.565 r  buzzing/prompt_reg[126]_i_70/CO[3]
                         net (fo=1, routed)           0.000     6.565    buzzing/prompt_reg[126]_i_70_n_1
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.618 r  buzzing/prompt_reg[126]_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.618    buzzing/prompt_reg[126]_i_65_n_1
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.671 r  buzzing/prompt_reg[126]_i_60/CO[3]
                         net (fo=1, routed)           0.000     6.671    buzzing/prompt_reg[126]_i_60_n_1
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.724 r  buzzing/prompt_reg[126]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.724    buzzing/prompt_reg[126]_i_55_n_1
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.777 r  buzzing/prompt_reg[126]_i_50/CO[3]
                         net (fo=1, routed)           0.007     6.784    buzzing/prompt_reg[126]_i_50_n_1
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.837 r  buzzing/prompt_reg[126]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.837    buzzing/prompt_reg[126]_i_45_n_1
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.890 r  buzzing/prompt_reg[126]_i_40/CO[3]
                         net (fo=1, routed)           0.000     6.890    buzzing/prompt_reg[126]_i_40_n_1
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.943 r  buzzing/prompt_reg[126]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.943    buzzing/prompt_reg[126]_i_35_n_1
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.996 r  buzzing/prompt_reg[126]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.996    buzzing/prompt_reg[126]_i_30_n_1
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.049 r  buzzing/prompt_reg[126]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.049    buzzing/prompt_reg[126]_i_25_n_1
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.102 r  buzzing/prompt_reg[126]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.102    buzzing/prompt_reg[126]_i_20_n_1
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.155 r  buzzing/prompt_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.155    buzzing/prompt_reg[126]_i_15_n_1
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.208 r  buzzing/prompt_reg[126]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.208    buzzing/prompt_reg[126]_i_10_n_1
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.261 r  buzzing/prompt_reg[126]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.261    buzzing/prompt_reg[126]_i_6_n_1
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     7.371 r  buzzing/prompt_reg[126]_i_5/CO[2]
                         net (fo=17, routed)          2.192     9.563    buzzing/CO[0]
    SLICE_X41Y45         LUT6 (Prop_lut6_I3_O)        0.129     9.692 r  buzzing/prompt[126]_i_4/O
                         net (fo=4, routed)           0.565    10.257    buzzing/prompt1_in[124]
    SLICE_X42Y45         LUT5 (Prop_lut5_I0_O)        0.043    10.300 r  buzzing/prompt[126]_i_2/O
                         net (fo=6, routed)           1.155    11.455    buzzing/prompt[126]_i_2_n_1
    SLICE_X43Y45         FDSE                                         r  buzzing/prompt_reg[118]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.615    13.147    clk_IBUF
    SLICE_X56Y146        LUT2 (Prop_lut2_I0_O)        0.036    13.183 r  n_0_5128_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.378    13.562    n_0_5128_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.645 r  n_0_5128_BUFG_inst/O
                         net (fo=161, routed)         1.443    15.088    buzzing/n_0_5128_BUFG
    SLICE_X43Y45         FDSE                                         r  buzzing/prompt_reg[118]/C
                         clock pessimism              0.106    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X43Y45         FDSE (Setup_fdse_C_CE)      -0.201    14.958    buzzing/prompt_reg[118]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -11.455    
  -------------------------------------------------------------------
                         slack                                  3.503    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 occupy_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzing/prompt_reg[122]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.827ns  (logic 1.430ns (20.947%)  route 5.397ns (79.054%))
  Logic Levels:           18  (CARRY4=15 LUT5=1 LUT6=2)
  Clock Path Skew:        0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.613     4.628    clk_IBUF_BUFG
    SLICE_X17Y21         FDRE                                         r  occupy_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y21         FDRE (Prop_fdre_C_Q)         0.223     4.851 f  occupy_reg[35]/Q
                         net (fo=9, routed)           1.477     6.329    buzzing/prompt_reg[126]_i_5_0[35]
    SLICE_X21Y20         LUT6 (Prop_lut6_I1_O)        0.043     6.372 r  buzzing/prompt[126]_i_76/O
                         net (fo=1, routed)           0.000     6.372    buzzing/prompt[126]_i_76_n_1
    SLICE_X21Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.565 r  buzzing/prompt_reg[126]_i_70/CO[3]
                         net (fo=1, routed)           0.000     6.565    buzzing/prompt_reg[126]_i_70_n_1
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.618 r  buzzing/prompt_reg[126]_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.618    buzzing/prompt_reg[126]_i_65_n_1
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.671 r  buzzing/prompt_reg[126]_i_60/CO[3]
                         net (fo=1, routed)           0.000     6.671    buzzing/prompt_reg[126]_i_60_n_1
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.724 r  buzzing/prompt_reg[126]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.724    buzzing/prompt_reg[126]_i_55_n_1
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.777 r  buzzing/prompt_reg[126]_i_50/CO[3]
                         net (fo=1, routed)           0.007     6.784    buzzing/prompt_reg[126]_i_50_n_1
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.837 r  buzzing/prompt_reg[126]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.837    buzzing/prompt_reg[126]_i_45_n_1
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.890 r  buzzing/prompt_reg[126]_i_40/CO[3]
                         net (fo=1, routed)           0.000     6.890    buzzing/prompt_reg[126]_i_40_n_1
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.943 r  buzzing/prompt_reg[126]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.943    buzzing/prompt_reg[126]_i_35_n_1
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.996 r  buzzing/prompt_reg[126]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.996    buzzing/prompt_reg[126]_i_30_n_1
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.049 r  buzzing/prompt_reg[126]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.049    buzzing/prompt_reg[126]_i_25_n_1
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.102 r  buzzing/prompt_reg[126]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.102    buzzing/prompt_reg[126]_i_20_n_1
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.155 r  buzzing/prompt_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.155    buzzing/prompt_reg[126]_i_15_n_1
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.208 r  buzzing/prompt_reg[126]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.208    buzzing/prompt_reg[126]_i_10_n_1
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.261 r  buzzing/prompt_reg[126]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.261    buzzing/prompt_reg[126]_i_6_n_1
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     7.371 r  buzzing/prompt_reg[126]_i_5/CO[2]
                         net (fo=17, routed)          2.192     9.563    buzzing/CO[0]
    SLICE_X41Y45         LUT6 (Prop_lut6_I3_O)        0.129     9.692 r  buzzing/prompt[126]_i_4/O
                         net (fo=4, routed)           0.565    10.257    buzzing/prompt1_in[124]
    SLICE_X42Y45         LUT5 (Prop_lut5_I0_O)        0.043    10.300 r  buzzing/prompt[126]_i_2/O
                         net (fo=6, routed)           1.155    11.455    buzzing/prompt[126]_i_2_n_1
    SLICE_X43Y45         FDRE                                         r  buzzing/prompt_reg[122]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.615    13.147    clk_IBUF
    SLICE_X56Y146        LUT2 (Prop_lut2_I0_O)        0.036    13.183 r  n_0_5128_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.378    13.562    n_0_5128_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.645 r  n_0_5128_BUFG_inst/O
                         net (fo=161, routed)         1.443    15.088    buzzing/n_0_5128_BUFG
    SLICE_X43Y45         FDRE                                         r  buzzing/prompt_reg[122]/C
                         clock pessimism              0.106    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X43Y45         FDRE (Setup_fdre_C_CE)      -0.201    14.958    buzzing/prompt_reg[122]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -11.455    
  -------------------------------------------------------------------
                         slack                                  3.503    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 occupy_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzing/prompt_reg[126]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.827ns  (logic 1.430ns (20.947%)  route 5.397ns (79.054%))
  Logic Levels:           18  (CARRY4=15 LUT5=1 LUT6=2)
  Clock Path Skew:        0.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.088ns = ( 15.088 - 10.000 ) 
    Source Clock Delay      (SCD):    4.628ns
    Clock Pessimism Removal (CPR):    0.106ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.613     4.628    clk_IBUF_BUFG
    SLICE_X17Y21         FDRE                                         r  occupy_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y21         FDRE (Prop_fdre_C_Q)         0.223     4.851 f  occupy_reg[35]/Q
                         net (fo=9, routed)           1.477     6.329    buzzing/prompt_reg[126]_i_5_0[35]
    SLICE_X21Y20         LUT6 (Prop_lut6_I1_O)        0.043     6.372 r  buzzing/prompt[126]_i_76/O
                         net (fo=1, routed)           0.000     6.372    buzzing/prompt[126]_i_76_n_1
    SLICE_X21Y20         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.193     6.565 r  buzzing/prompt_reg[126]_i_70/CO[3]
                         net (fo=1, routed)           0.000     6.565    buzzing/prompt_reg[126]_i_70_n_1
    SLICE_X21Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.618 r  buzzing/prompt_reg[126]_i_65/CO[3]
                         net (fo=1, routed)           0.000     6.618    buzzing/prompt_reg[126]_i_65_n_1
    SLICE_X21Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.671 r  buzzing/prompt_reg[126]_i_60/CO[3]
                         net (fo=1, routed)           0.000     6.671    buzzing/prompt_reg[126]_i_60_n_1
    SLICE_X21Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.724 r  buzzing/prompt_reg[126]_i_55/CO[3]
                         net (fo=1, routed)           0.000     6.724    buzzing/prompt_reg[126]_i_55_n_1
    SLICE_X21Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.777 r  buzzing/prompt_reg[126]_i_50/CO[3]
                         net (fo=1, routed)           0.007     6.784    buzzing/prompt_reg[126]_i_50_n_1
    SLICE_X21Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.837 r  buzzing/prompt_reg[126]_i_45/CO[3]
                         net (fo=1, routed)           0.000     6.837    buzzing/prompt_reg[126]_i_45_n_1
    SLICE_X21Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.890 r  buzzing/prompt_reg[126]_i_40/CO[3]
                         net (fo=1, routed)           0.000     6.890    buzzing/prompt_reg[126]_i_40_n_1
    SLICE_X21Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.943 r  buzzing/prompt_reg[126]_i_35/CO[3]
                         net (fo=1, routed)           0.000     6.943    buzzing/prompt_reg[126]_i_35_n_1
    SLICE_X21Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     6.996 r  buzzing/prompt_reg[126]_i_30/CO[3]
                         net (fo=1, routed)           0.000     6.996    buzzing/prompt_reg[126]_i_30_n_1
    SLICE_X21Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.049 r  buzzing/prompt_reg[126]_i_25/CO[3]
                         net (fo=1, routed)           0.000     7.049    buzzing/prompt_reg[126]_i_25_n_1
    SLICE_X21Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.102 r  buzzing/prompt_reg[126]_i_20/CO[3]
                         net (fo=1, routed)           0.000     7.102    buzzing/prompt_reg[126]_i_20_n_1
    SLICE_X21Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.155 r  buzzing/prompt_reg[126]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.155    buzzing/prompt_reg[126]_i_15_n_1
    SLICE_X21Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.208 r  buzzing/prompt_reg[126]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.208    buzzing/prompt_reg[126]_i_10_n_1
    SLICE_X21Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     7.261 r  buzzing/prompt_reg[126]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.261    buzzing/prompt_reg[126]_i_6_n_1
    SLICE_X21Y34         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     7.371 r  buzzing/prompt_reg[126]_i_5/CO[2]
                         net (fo=17, routed)          2.192     9.563    buzzing/CO[0]
    SLICE_X41Y45         LUT6 (Prop_lut6_I3_O)        0.129     9.692 r  buzzing/prompt[126]_i_4/O
                         net (fo=4, routed)           0.565    10.257    buzzing/prompt1_in[124]
    SLICE_X42Y45         LUT5 (Prop_lut5_I0_O)        0.043    10.300 r  buzzing/prompt[126]_i_2/O
                         net (fo=6, routed)           1.155    11.455    buzzing/prompt[126]_i_2_n_1
    SLICE_X43Y45         FDRE                                         r  buzzing/prompt_reg[126]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.615    13.147    clk_IBUF
    SLICE_X56Y146        LUT2 (Prop_lut2_I0_O)        0.036    13.183 r  n_0_5128_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.378    13.562    n_0_5128_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083    13.645 r  n_0_5128_BUFG_inst/O
                         net (fo=161, routed)         1.443    15.088    buzzing/n_0_5128_BUFG
    SLICE_X43Y45         FDRE                                         r  buzzing/prompt_reg[126]/C
                         clock pessimism              0.106    15.194    
                         clock uncertainty           -0.035    15.159    
    SLICE_X43Y45         FDRE (Setup_fdre_C_CE)      -0.201    14.958    buzzing/prompt_reg[126]
  -------------------------------------------------------------------
                         required time                         14.958    
                         arrival time                         -11.455    
  -------------------------------------------------------------------
                         slack                                  3.503    

Slack (MET) :             3.606ns  (required time - arrival time)
  Source:                 debounce3/pbreg_reg_rep/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_tleft_reg[194]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.420ns  (logic 0.309ns (4.813%)  route 6.111ns (95.187%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.256ns = ( 14.256 - 10.000 ) 
    Source Clock Delay      (SCD):    4.589ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.574     4.589    debounce3/clk_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  debounce3/pbreg_reg_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.223     4.812 r  debounce3/pbreg_reg_rep/Q
                         net (fo=114, routed)         5.467    10.279    debounce3/pbreg_reg_rep_n_1
    SLICE_X10Y30         LUT4 (Prop_lut4_I0_O)        0.043    10.322 r  debounce3/image_tleft[194]_i_3/O
                         net (fo=1, routed)           0.644    10.966    nolabel_line96/image_tleft_reg[194]
    SLICE_X8Y28          LUT6 (Prop_lut6_I2_O)        0.043    11.009 r  nolabel_line96/image_tleft[194]_i_1/O
                         net (fo=1, routed)           0.000    11.009    nolabel_line96_n_811
    SLICE_X8Y28          FDRE                                         r  image_tleft_reg[194]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.481    14.256    clk_IBUF_BUFG
    SLICE_X8Y28          FDRE                                         r  image_tleft_reg[194]/C
                         clock pessimism              0.330    14.586    
                         clock uncertainty           -0.035    14.551    
    SLICE_X8Y28          FDRE (Setup_fdre_C_D)        0.064    14.615    image_tleft_reg[194]
  -------------------------------------------------------------------
                         required time                         14.615    
                         arrival time                         -11.009    
  -------------------------------------------------------------------
                         slack                                  3.606    

Slack (MET) :             3.607ns  (required time - arrival time)
  Source:                 clk_div_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_tleft_reg[182]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 0.623ns (9.733%)  route 5.778ns (90.267%))
  Logic Levels:           7  (LUT2=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 14.264 - 10.000 ) 
    Source Clock Delay      (SCD):    4.584ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.569     4.584    clk_IBUF_BUFG
    SLICE_X25Y29         FDRE                                         r  clk_div_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y29         FDRE (Prop_fdre_C_Q)         0.223     4.807 r  clk_div_reg[8]/Q
                         net (fo=2, routed)           0.368     5.175    JudgeImg/clk_div_reg__0[7]
    SLICE_X24Y29         LUT4 (Prop_lut4_I2_O)        0.043     5.218 r  JudgeImg/image[199]_i_33/O
                         net (fo=1, routed)           0.188     5.406    JudgeImg/image[199]_i_33_n_1
    SLICE_X24Y30         LUT5 (Prop_lut5_I4_O)        0.043     5.449 r  JudgeImg/image[199]_i_11/O
                         net (fo=2, routed)           0.282     5.731    nolabel_line96/occupy[150]_i_2
    SLICE_X24Y27         LUT6 (Prop_lut6_I0_O)        0.043     5.774 r  nolabel_line96/image[199]_i_20/O
                         net (fo=22, routed)          0.435     6.209    nolabel_line96/clk_div_reg[2]_0
    SLICE_X27Y34         LUT5 (Prop_lut5_I0_O)        0.043     6.252 f  nolabel_line96/image_tleft[197]_i_5/O
                         net (fo=128, routed)         1.370     7.622    nolabel_line96/image_tleft[197]_i_5_n_1
    SLICE_X42Y22         LUT2 (Prop_lut2_I1_O)        0.051     7.673 f  nolabel_line96/image_tleft[197]_i_3/O
                         net (fo=123, routed)         2.787    10.460    nolabel_line96/image_tleft[197]_i_3_n_1
    SLICE_X8Y37          LUT6 (Prop_lut6_I5_O)        0.134    10.594 r  nolabel_line96/image_tleft[182]_i_2/O
                         net (fo=1, routed)           0.348    10.942    nolabel_line96/image_tleft[182]_i_2_n_1
    SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.043    10.985 r  nolabel_line96/image_tleft[182]_i_1/O
                         net (fo=1, routed)           0.000    10.985    nolabel_line96_n_823
    SLICE_X9Y37          FDRE                                         r  image_tleft_reg[182]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.489    14.264    clk_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  image_tleft_reg[182]/C
                         clock pessimism              0.330    14.594    
                         clock uncertainty           -0.035    14.559    
    SLICE_X9Y37          FDRE (Setup_fdre_C_D)        0.034    14.593    image_tleft_reg[182]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.985    
  -------------------------------------------------------------------
                         slack                                  3.607    

Slack (MET) :             3.653ns  (required time - arrival time)
  Source:                 position_reg[164]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_tover_reg[133]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        6.037ns  (logic 0.646ns (10.700%)  route 5.391ns (89.300%))
  Logic Levels:           9  (LUT4=2 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.213ns = ( 14.213 - 10.000 ) 
    Source Clock Delay      (SCD):    4.639ns
    Clock Pessimism Removal (CPR):    0.330ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.624     4.639    clk_IBUF_BUFG
    SLICE_X18Y38         FDRE                                         r  position_reg[164]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y38         FDRE (Prop_fdre_C_Q)         0.259     4.898 f  position_reg[164]/Q
                         net (fo=11, routed)          0.681     5.579    nolabel_line96/position_reg[198]_0[164]
    SLICE_X18Y35         LUT4 (Prop_lut4_I1_O)        0.043     5.622 f  nolabel_line96/image[199]_i_586/O
                         net (fo=1, routed)           0.194     5.816    nolabel_line96/image[199]_i_586_n_1
    SLICE_X18Y35         LUT5 (Prop_lut5_I4_O)        0.043     5.859 f  nolabel_line96/image[199]_i_555/O
                         net (fo=1, routed)           0.106     5.965    nolabel_line96/image[199]_i_555_n_1
    SLICE_X18Y35         LUT6 (Prop_lut6_I5_O)        0.043     6.008 f  nolabel_line96/image[199]_i_425/O
                         net (fo=1, routed)           0.454     6.462    nolabel_line96/image[199]_i_425_n_1
    SLICE_X18Y34         LUT4 (Prop_lut4_I1_O)        0.043     6.505 f  nolabel_line96/image[199]_i_214/O
                         net (fo=1, routed)           0.430     6.935    nolabel_line96/image[199]_i_214_n_1
    SLICE_X23Y36         LUT5 (Prop_lut5_I4_O)        0.043     6.978 f  nolabel_line96/image[199]_i_82/O
                         net (fo=1, routed)           0.781     7.759    nolabel_line96/image[199]_i_82_n_1
    SLICE_X16Y22         LUT6 (Prop_lut6_I4_O)        0.043     7.802 f  nolabel_line96/image[199]_i_31/O
                         net (fo=19, routed)          0.500     8.302    nolabel_line96/image[199]_i_31_n_1
    SLICE_X16Y27         LUT6 (Prop_lut6_I5_O)        0.043     8.345 r  nolabel_line96/position[4]_i_2/O
                         net (fo=4, routed)           0.450     8.794    nolabel_line96/position[4]_i_2_n_1
    SLICE_X16Y26         LUT6 (Prop_lut6_I3_O)        0.043     8.837 f  nolabel_line96/image[199]_i_5/O
                         net (fo=1, routed)           0.244     9.082    JudgeImg/image_tover_reg[0]_3
    SLICE_X16Y26         LUT6 (Prop_lut6_I2_O)        0.043     9.125 r  JudgeImg/image[199]_i_1/O
                         net (fo=800, routed)         1.552    10.677    JudgeImg_n_33
    SLICE_X44Y38         FDRE                                         r  image_tover_reg[133]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AC18                                              0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533    10.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159    12.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    12.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.438    14.213    clk_IBUF_BUFG
    SLICE_X44Y38         FDRE                                         r  image_tover_reg[133]/C
                         clock pessimism              0.330    14.543    
                         clock uncertainty           -0.035    14.508    
    SLICE_X44Y38         FDRE (Setup_fdre_C_CE)      -0.178    14.330    image_tover_reg[133]
  -------------------------------------------------------------------
                         required time                         14.330    
                         arrival time                         -10.677    
  -------------------------------------------------------------------
                         slack                                  3.653    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 buzzing/prompt_reg[116]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzing/prompt_reg[120]/D
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.819%)  route 0.110ns (46.181%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.518ns
    Source Clock Delay      (SCD):    2.729ns
    Clock Pessimism Removal (CPR):    0.759ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.682     1.827    clk_IBUF
    SLICE_X56Y146        LUT2 (Prop_lut2_I0_O)        0.028     1.855 r  n_0_5128_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.192     2.048    n_0_5128_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.074 r  n_0_5128_BUFG_inst/O
                         net (fo=161, routed)         0.655     2.729    buzzing/n_0_5128_BUFG
    SLICE_X41Y45         FDRE                                         r  buzzing/prompt_reg[116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y45         FDRE (Prop_fdre_C_Q)         0.100     2.829 r  buzzing/prompt_reg[116]/Q
                         net (fo=2, routed)           0.110     2.938    buzzing/p_2_in[120]
    SLICE_X42Y45         LUT5 (Prop_lut5_I0_O)        0.028     2.966 r  buzzing/prompt[120]_i_1/O
                         net (fo=1, routed)           0.000     2.966    buzzing/prompt[120]_i_1_n_1
    SLICE_X42Y45         FDSE                                         r  buzzing/prompt_reg[120]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     2.337    clk_IBUF
    SLICE_X56Y146        LUT2 (Prop_lut2_I0_O)        0.035     2.372 r  n_0_5128_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.223     2.595    n_0_5128_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.625 r  n_0_5128_BUFG_inst/O
                         net (fo=161, routed)         0.893     3.518    buzzing/n_0_5128_BUFG
    SLICE_X42Y45         FDSE                                         r  buzzing/prompt_reg[120]/C
                         clock pessimism             -0.759     2.759    
    SLICE_X42Y45         FDSE (Hold_fdse_C_D)         0.087     2.846    buzzing/prompt_reg[120]
  -------------------------------------------------------------------
                         required time                         -2.846    
                         arrival time                           2.966    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 debounce2/pbshift_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce2/pbshift_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.011%)  route 0.100ns (49.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    1.892ns
    Clock Pessimism Removal (CPR):    0.464ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.646     1.892    debounce2/clk_IBUF_BUFG
    SLICE_X51Y8          FDRE                                         r  debounce2/pbshift_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y8          FDRE (Prop_fdre_C_Q)         0.100     1.992 r  debounce2/pbshift_reg[2]/Q
                         net (fo=3, routed)           0.100     2.092    debounce2/p_0_out__1[3]
    SLICE_X51Y9          FDRE                                         r  debounce2/pbshift_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.885     2.370    debounce2/clk_IBUF_BUFG
    SLICE_X51Y9          FDRE                                         r  debounce2/pbshift_reg[3]/C
                         clock pessimism             -0.464     1.906    
    SLICE_X51Y9          FDRE (Hold_fdre_C_D)         0.047     1.953    debounce2/pbshift_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 image_tleft_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_tleft_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.128ns (53.654%)  route 0.111ns (46.346%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.678     1.924    clk_IBUF_BUFG
    SLICE_X13Y18         FDRE                                         r  image_tleft_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y18         FDRE (Prop_fdre_C_Q)         0.100     2.024 r  image_tleft_reg[1]/Q
                         net (fo=7, routed)           0.111     2.134    nolabel_line96/image_tleft_reg[198]_0[1]
    SLICE_X12Y18         LUT6 (Prop_lut6_I3_O)        0.028     2.162 r  nolabel_line96/image_tleft[2]_i_1/O
                         net (fo=1, routed)           0.000     2.162    nolabel_line96_n_1003
    SLICE_X12Y18         FDRE                                         r  image_tleft_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.916     2.401    clk_IBUF_BUFG
    SLICE_X12Y18         FDRE                                         r  image_tleft_reg[2]/C
                         clock pessimism             -0.466     1.935    
    SLICE_X12Y18         FDRE (Hold_fdre_C_D)         0.087     2.022    image_tleft_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.022    
                         arrival time                           2.162    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 position_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.128ns (59.717%)  route 0.086ns (40.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.899ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.653     1.899    clk_IBUF_BUFG
    SLICE_X24Y16         FDRE                                         r  position_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y16         FDRE (Prop_fdre_C_Q)         0.100     1.999 r  position_reg[33]/Q
                         net (fo=11, routed)          0.086     2.085    nolabel_line96/position_reg[198]_0[33]
    SLICE_X25Y16         LUT6 (Prop_lut6_I4_O)        0.028     2.113 r  nolabel_line96/position[43]_i_1/O
                         net (fo=1, routed)           0.000     2.113    nolabel_line96_n_558
    SLICE_X25Y16         FDRE                                         r  position_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.890     2.375    clk_IBUF_BUFG
    SLICE_X25Y16         FDRE                                         r  position_reg[43]/C
                         clock pessimism             -0.465     1.910    
    SLICE_X25Y16         FDRE (Hold_fdre_C_D)         0.060     1.970    position_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.970    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 image_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            image_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.128ns (59.717%)  route 0.086ns (40.283%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.380ns
    Source Clock Delay      (SCD):    1.902ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.656     1.902    clk_IBUF_BUFG
    SLICE_X24Y10         FDRE                                         r  image_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_fdre_C_Q)         0.100     2.002 r  image_reg[36]/Q
                         net (fo=7, routed)           0.086     2.088    nolabel_line96/image_reg[198]_0[36]
    SLICE_X25Y10         LUT6 (Prop_lut6_I4_O)        0.028     2.116 r  nolabel_line96/image[46]_i_1/O
                         net (fo=1, routed)           0.000     2.116    nolabel_line96_n_355
    SLICE_X25Y10         FDRE                                         r  image_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.895     2.380    clk_IBUF_BUFG
    SLICE_X25Y10         FDRE                                         r  image_reg[46]/C
                         clock pessimism             -0.467     1.913    
    SLICE_X25Y10         FDRE (Hold_fdre_C_D)         0.060     1.973    image_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.973    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 debounce3/pbshift_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce3/pbreg_reg_rep__5/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.832%)  route 0.134ns (51.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.375ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.651     1.897    debounce3/clk_IBUF_BUFG
    SLICE_X43Y12         FDRE                                         r  debounce3/pbshift_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y12         FDRE (Prop_fdre_C_Q)         0.100     1.997 r  debounce3/pbshift_reg[5]/Q
                         net (fo=10, routed)          0.134     2.131    debounce3/p_0_out__2[6]
    SLICE_X40Y12         LUT6 (Prop_lut6_I5_O)        0.028     2.159 r  debounce3/pbreg_rep__5_i_1/O
                         net (fo=1, routed)           0.000     2.159    debounce3/pbreg_rep__5_i_1_n_1
    SLICE_X40Y12         FDRE                                         r  debounce3/pbreg_reg_rep__5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.890     2.375    debounce3/clk_IBUF_BUFG
    SLICE_X40Y12         FDRE                                         r  debounce3/pbreg_reg_rep__5/C
                         clock pessimism             -0.447     1.928    
    SLICE_X40Y12         FDRE (Hold_fdre_C_D)         0.087     2.015    debounce3/pbreg_reg_rep__5
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.159    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 occupy_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            occupy_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.128ns (48.498%)  route 0.136ns (51.502%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    1.918ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.672     1.918    clk_IBUF_BUFG
    SLICE_X15Y24         FDRE                                         r  occupy_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y24         FDRE (Prop_fdre_C_Q)         0.100     2.018 r  occupy_reg[26]/Q
                         net (fo=9, routed)           0.136     2.154    p_1_in[36]
    SLICE_X18Y24         LUT5 (Prop_lut5_I4_O)        0.028     2.182 r  occupy[36]_i_1/O
                         net (fo=1, routed)           0.000     2.182    occupy[36]_i_1_n_1
    SLICE_X18Y24         FDRE                                         r  occupy_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.909     2.394    clk_IBUF_BUFG
    SLICE_X18Y24         FDRE                                         r  occupy_reg[36]/C
                         clock pessimism             -0.447     1.947    
    SLICE_X18Y24         FDRE (Hold_fdre_C_D)         0.087     2.034    occupy_reg[36]
  -------------------------------------------------------------------
                         required time                         -2.034    
                         arrival time                           2.182    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 occupy_reg[155]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            occupy_reg[165]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.128ns (47.556%)  route 0.141ns (52.444%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    1.926ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.680     1.926    clk_IBUF_BUFG
    SLICE_X23Y35         FDRE                                         r  occupy_reg[155]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y35         FDRE (Prop_fdre_C_Q)         0.100     2.026 r  occupy_reg[155]/Q
                         net (fo=9, routed)           0.141     2.167    p_1_in[165]
    SLICE_X20Y36         LUT5 (Prop_lut5_I4_O)        0.028     2.195 r  occupy[165]_i_1/O
                         net (fo=1, routed)           0.000     2.195    occupy[165]_i_1_n_1
    SLICE_X20Y36         FDRE                                         r  occupy_reg[165]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.919     2.404    clk_IBUF_BUFG
    SLICE_X20Y36         FDRE                                         r  occupy_reg[165]/C
                         clock pessimism             -0.447     1.957    
    SLICE_X20Y36         FDRE (Hold_fdre_C_D)         0.087     2.044    occupy_reg[165]
  -------------------------------------------------------------------
                         required time                         -2.044    
                         arrival time                           2.195    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 position_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.224ns  (logic 0.128ns (57.253%)  route 0.096ns (42.747%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.373ns
    Source Clock Delay      (SCD):    1.897ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.651     1.897    clk_IBUF_BUFG
    SLICE_X24Y18         FDRE                                         r  position_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDRE (Prop_fdre_C_Q)         0.100     1.997 r  position_reg[30]/Q
                         net (fo=12, routed)          0.096     2.092    nolabel_line96/position_reg[198]_0[30]
    SLICE_X25Y18         LUT6 (Prop_lut6_I4_O)        0.028     2.120 r  nolabel_line96/position[40]_i_1/O
                         net (fo=1, routed)           0.000     2.120    nolabel_line96_n_561
    SLICE_X25Y18         FDRE                                         r  position_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.888     2.373    clk_IBUF_BUFG
    SLICE_X25Y18         FDRE                                         r  position_reg[40]/C
                         clock pessimism             -0.465     1.908    
    SLICE_X25Y18         FDRE (Hold_fdre_C_D)         0.060     1.968    position_reg[40]
  -------------------------------------------------------------------
                         required time                         -1.968    
                         arrival time                           2.120    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 position_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            position_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.146ns (54.053%)  route 0.124ns (45.947%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    1.924ns
    Clock Pessimism Removal (CPR):    0.447ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.678     1.924    clk_IBUF_BUFG
    SLICE_X20Y17         FDRE                                         r  position_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y17         FDRE (Prop_fdre_C_Q)         0.118     2.042 r  position_reg[18]/Q
                         net (fo=11, routed)          0.124     2.166    nolabel_line96/position_reg[198]_0[18]
    SLICE_X22Y17         LUT6 (Prop_lut6_I4_O)        0.028     2.194 r  nolabel_line96/position[28]_i_1/O
                         net (fo=1, routed)           0.000     2.194    nolabel_line96_n_573
    SLICE_X22Y17         FDRE                                         r  position_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.915     2.400    clk_IBUF_BUFG
    SLICE_X22Y17         FDRE                                         r  position_reg[28]/C
                         clock pessimism             -0.447     1.953    
    SLICE_X22Y17         FDRE (Hold_fdre_C_D)         0.087     2.040    position_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.040    
                         arrival time                           2.194    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I   n/a            1.408         10.000      8.591      BUFGCTRL_X0Y1  n_0_5128_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X14Y23   occupy_reg[1]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X14Y24   occupy_reg[3]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X15Y22   occupy_reg[5]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X14Y22   occupy_reg[7]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X14Y22   occupy_reg[9]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X26Y32   pre_rst_reg/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X6Y24    score_reg[2]/C
Min Period        n/a     FDRE/C   n/a            0.750         10.000      9.250      SLICE_X6Y24    score_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X14Y23   occupy_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X14Y23   occupy_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X14Y24   occupy_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X14Y24   occupy_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X15Y22   occupy_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X15Y22   occupy_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X14Y22   occupy_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X14Y22   occupy_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X14Y22   occupy_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.400         5.000       4.600      SLICE_X14Y22   occupy_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X26Y32   beginning_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X26Y32   beginning_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X25Y27   clk_div_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X25Y27   clk_div_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X25Y29   clk_div_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X25Y29   clk_div_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X25Y29   clk_div_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X25Y29   clk_div_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X25Y30   clk_div_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.350         5.000       4.650      SLICE_X25Y30   clk_div_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           118 Endpoints
Min Delay           118 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 v0/col_addr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/r_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.736ns  (logic 1.178ns (4.963%)  route 22.558ns (95.037%))
  Logic Levels:           15  (FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE                         0.000     0.000 r  v0/col_addr_reg[4]/C
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  v0/col_addr_reg[4]/Q
                         net (fo=111, routed)         0.548     0.771    v0/x[4]
    SLICE_X18Y48         LUT5 (Prop_lut5_I3_O)        0.043     0.814 r  v0/co_i_56/O
                         net (fo=1, routed)           0.408     1.221    v0/co_i_56_n_1
    SLICE_X18Y49         LUT5 (Prop_lut5_I4_O)        0.043     1.264 r  v0/co_i_25/O
                         net (fo=1, routed)           0.161     1.426    v0/co_i_25_n_1
    SLICE_X18Y49         LUT6 (Prop_lut6_I0_O)        0.043     1.469 r  v0/co_i_18/O
                         net (fo=16, routed)          0.677     2.146    v0/co_i_18_n_1
    SLICE_X18Y50         LUT2 (Prop_lut2_I1_O)        0.051     2.197 r  v0/co_i_16/O
                         net (fo=3858, routed)       14.962    17.159    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X37Y82         LUT5 (Prop_lut5_I3_O)        0.147    17.306 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_251/O
                         net (fo=8, routed)           2.113    19.418    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_251_n_0
    SLICE_X14Y101        LUT6 (Prop_lut6_I4_O)        0.136    19.554 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_469/O
                         net (fo=3, routed)           0.550    20.105    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_469_n_0
    SLICE_X18Y103        LUT6 (Prop_lut6_I5_O)        0.043    20.148 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_155/O
                         net (fo=1, routed)           0.315    20.462    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_155_n_0
    SLICE_X19Y103        LUT6 (Prop_lut6_I3_O)        0.043    20.505 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_49/O
                         net (fo=1, routed)           0.749    21.255    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_49_n_0
    SLICE_X26Y97         LUT3 (Prop_lut3_I1_O)        0.043    21.298 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_20/O
                         net (fo=1, routed)           0.532    21.830    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_20_n_0
    SLICE_X24Y95         LUT6 (Prop_lut6_I1_O)        0.043    21.873 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    21.873    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_6_n_0
    SLICE_X24Y95         MUXF7 (Prop_muxf7_I1_O)      0.108    21.981 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    21.981    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0_i_2_n_0
    SLICE_X24Y95         MUXF8 (Prop_muxf8_I1_O)      0.043    22.024 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[0]_INST_0/O
                         net (fo=1, routed)           1.071    23.095    show_up/color_cover[0]
    SLICE_X24Y63         LUT4 (Prop_lut4_I0_O)        0.126    23.221 r  show_up/r[0]_i_3/O
                         net (fo=1, routed)           0.472    23.693    v0/r_reg[0]_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I5_O)        0.043    23.736 r  v0/r[0]_i_1/O
                         net (fo=1, routed)           0.000    23.736    v0/color[0]
    SLICE_X28Y58         FDRE                                         r  v0/r_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/col_addr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/b_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.720ns  (logic 1.382ns (5.826%)  route 22.338ns (94.174%))
  Logic Levels:           15  (FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE                         0.000     0.000 r  v0/col_addr_reg[4]/C
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  v0/col_addr_reg[4]/Q
                         net (fo=111, routed)         0.548     0.771    v0/x[4]
    SLICE_X18Y48         LUT5 (Prop_lut5_I3_O)        0.043     0.814 r  v0/co_i_56/O
                         net (fo=1, routed)           0.408     1.221    v0/co_i_56_n_1
    SLICE_X18Y49         LUT5 (Prop_lut5_I4_O)        0.043     1.264 r  v0/co_i_25/O
                         net (fo=1, routed)           0.161     1.426    v0/co_i_25_n_1
    SLICE_X18Y49         LUT6 (Prop_lut6_I0_O)        0.043     1.469 r  v0/co_i_18/O
                         net (fo=16, routed)          0.677     2.146    v0/co_i_18_n_1
    SLICE_X18Y50         LUT2 (Prop_lut2_I1_O)        0.051     2.197 r  v0/co_i_16/O
                         net (fo=3858, routed)       14.962    17.159    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X37Y82         LUT5 (Prop_lut5_I3_O)        0.147    17.306 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_251/O
                         net (fo=8, routed)           2.113    19.418    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_251_n_0
    SLICE_X14Y101        LUT6 (Prop_lut6_I4_O)        0.136    19.554 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_469/O
                         net (fo=3, routed)           0.372    19.927    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_469_n_0
    SLICE_X14Y103        LUT6 (Prop_lut6_I5_O)        0.043    19.970 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_157/O
                         net (fo=1, routed)           0.197    20.167    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_157_n_0
    SLICE_X16Y103        LUT6 (Prop_lut6_I3_O)        0.043    20.210 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_49/O
                         net (fo=1, routed)           0.840    21.050    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_49_n_0
    SLICE_X25Y95         LUT3 (Prop_lut3_I1_O)        0.054    21.104 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_20/O
                         net (fo=1, routed)           0.436    21.540    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_20_n_0
    SLICE_X25Y94         LUT6 (Prop_lut6_I1_O)        0.137    21.677 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    21.677    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_6_n_0
    SLICE_X25Y94         MUXF7 (Prop_muxf7_I1_O)      0.108    21.785 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    21.785    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_2_n_0
    SLICE_X25Y94         MUXF8 (Prop_muxf8_I1_O)      0.043    21.828 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0/O
                         net (fo=1, routed)           1.275    23.103    show_up/color_cover[8]
    SLICE_X29Y59         LUT4 (Prop_lut4_I0_O)        0.132    23.235 r  show_up/b[0]_i_3/O
                         net (fo=1, routed)           0.349    23.584    v0/b_reg[0]_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I5_O)        0.136    23.720 r  v0/b[0]_i_1/O
                         net (fo=1, routed)           0.000    23.720    v0/color[8]
    SLICE_X29Y58         FDRE                                         r  v0/b_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/col_addr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/g_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.677ns  (logic 1.277ns (5.394%)  route 22.400ns (94.606%))
  Logic Levels:           15  (FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE                         0.000     0.000 r  v0/col_addr_reg[4]/C
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  v0/col_addr_reg[4]/Q
                         net (fo=111, routed)         0.548     0.771    v0/x[4]
    SLICE_X18Y48         LUT5 (Prop_lut5_I3_O)        0.043     0.814 r  v0/co_i_56/O
                         net (fo=1, routed)           0.408     1.221    v0/co_i_56_n_1
    SLICE_X18Y49         LUT5 (Prop_lut5_I4_O)        0.043     1.264 r  v0/co_i_25/O
                         net (fo=1, routed)           0.161     1.426    v0/co_i_25_n_1
    SLICE_X18Y49         LUT6 (Prop_lut6_I0_O)        0.043     1.469 r  v0/co_i_18/O
                         net (fo=16, routed)          0.677     2.146    v0/co_i_18_n_1
    SLICE_X18Y50         LUT2 (Prop_lut2_I1_O)        0.051     2.197 r  v0/co_i_16/O
                         net (fo=3858, routed)       14.962    17.159    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X37Y82         LUT5 (Prop_lut5_I3_O)        0.147    17.306 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_251/O
                         net (fo=8, routed)           2.113    19.418    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_251_n_0
    SLICE_X14Y101        LUT6 (Prop_lut6_I4_O)        0.136    19.554 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_469/O
                         net (fo=3, routed)           0.555    20.109    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[8]_INST_0_i_469_n_0
    SLICE_X16Y104        LUT6 (Prop_lut6_I5_O)        0.043    20.152 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_153/O
                         net (fo=1, routed)           0.458    20.609    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_153_n_0
    SLICE_X16Y101        LUT5 (Prop_lut5_I2_O)        0.043    20.652 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_49/O
                         net (fo=1, routed)           0.754    21.406    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_49_n_0
    SLICE_X25Y95         LUT3 (Prop_lut3_I1_O)        0.049    21.455 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_20/O
                         net (fo=1, routed)           0.276    21.731    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_20_n_0
    SLICE_X26Y95         LUT6 (Prop_lut6_I1_O)        0.136    21.867 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    21.867    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_6_n_0
    SLICE_X26Y95         MUXF7 (Prop_muxf7_I1_O)      0.108    21.975 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    21.975    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0_i_2_n_0
    SLICE_X26Y95         MUXF8 (Prop_muxf8_I1_O)      0.043    22.018 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[4]_INST_0/O
                         net (fo=1, routed)           1.123    23.141    show_up/color_cover[4]
    SLICE_X25Y63         LUT4 (Prop_lut4_I0_O)        0.126    23.267 r  show_up/g[0]_i_3/O
                         net (fo=1, routed)           0.367    23.634    v0/g_reg[0]_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I5_O)        0.043    23.677 r  v0/g[0]_i_1/O
                         net (fo=1, routed)           0.000    23.677    v0/color[4]
    SLICE_X28Y58         FDRE                                         r  v0/g_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/col_addr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/b_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.967ns  (logic 1.228ns (5.347%)  route 21.739ns (94.653%))
  Logic Levels:           14  (FDRE=1 LUT2=1 LUT3=1 LUT4=1 LUT5=4 LUT6=5 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE                         0.000     0.000 r  v0/col_addr_reg[4]/C
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  v0/col_addr_reg[4]/Q
                         net (fo=111, routed)         0.548     0.771    v0/x[4]
    SLICE_X18Y48         LUT5 (Prop_lut5_I3_O)        0.043     0.814 r  v0/co_i_56/O
                         net (fo=1, routed)           0.408     1.221    v0/co_i_56_n_1
    SLICE_X18Y49         LUT5 (Prop_lut5_I4_O)        0.043     1.264 r  v0/co_i_25/O
                         net (fo=1, routed)           0.161     1.426    v0/co_i_25_n_1
    SLICE_X18Y49         LUT6 (Prop_lut6_I0_O)        0.043     1.469 r  v0/co_i_18/O
                         net (fo=16, routed)          0.677     2.146    v0/co_i_18_n_1
    SLICE_X18Y50         LUT2 (Prop_lut2_I1_O)        0.051     2.197 r  v0/co_i_16/O
                         net (fo=3858, routed)       14.962    17.159    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X37Y82         LUT5 (Prop_lut5_I3_O)        0.147    17.306 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_251/O
                         net (fo=8, routed)           0.741    18.046    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_251_n_0
    SLICE_X29Y78         LUT6 (Prop_lut6_I3_O)        0.136    18.182 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_200/O
                         net (fo=1, routed)           0.882    19.064    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_200_n_0
    SLICE_X8Y82          LUT5 (Prop_lut5_I3_O)        0.043    19.107 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_89/O
                         net (fo=1, routed)           0.000    19.107    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_89_n_0
    SLICE_X8Y82          MUXF7 (Prop_muxf7_I1_O)      0.103    19.210 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_34/O
                         net (fo=1, routed)           0.750    19.959    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_34_n_0
    SLICE_X19Y85         LUT3 (Prop_lut3_I2_O)        0.131    20.090 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_10/O
                         net (fo=1, routed)           0.694    20.784    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_10_n_0
    SLICE_X32Y83         LUT6 (Prop_lut6_I1_O)        0.136    20.920 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.613    21.533    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_2_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I1_O)        0.043    21.576 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0/O
                         net (fo=1, routed)           0.991    22.568    show_up/color_cover[10]
    SLICE_X29Y59         LUT4 (Prop_lut4_I0_O)        0.043    22.611 r  show_up/b[2]_i_3/O
                         net (fo=1, routed)           0.313    22.924    v0/b_reg[2]_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I5_O)        0.043    22.967 r  v0/b[2]_i_1/O
                         net (fo=1, routed)           0.000    22.967    v0/color[10]
    SLICE_X29Y58         FDRE                                         r  v0/b_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/row_addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/b_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.695ns  (logic 1.533ns (6.755%)  route 21.162ns (93.245%))
  Logic Levels:           16  (CARRY4=3 FDRE=1 LUT2=2 LUT4=2 LUT6=6 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE                         0.000     0.000 r  v0/row_addr_reg[1]/C
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  v0/row_addr_reg[1]/Q
                         net (fo=25, routed)          0.482     0.705    v0/y[1]
    SLICE_X21Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.167     0.872 r  v0/co_i_74/O[0]
                         net (fo=1, routed)           0.335     1.207    v0/co_i_74_n_8
    SLICE_X20Y50         LUT2 (Prop_lut2_I1_O)        0.124     1.331 r  v0/co_i_83/O
                         net (fo=1, routed)           0.000     1.331    v0/co_i_83_n_1
    SLICE_X20Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.114     1.445 r  v0/co_i_66/O[3]
                         net (fo=4, routed)           0.450     1.895    v0/show_up/PCOUT[4]
    SLICE_X19Y50         LUT4 (Prop_lut4_I0_O)        0.120     2.015 r  v0/co_i_48/O
                         net (fo=1, routed)           0.000     2.015    v0/co_i_48_n_1
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     2.132 r  v0/co_i_21/O[2]
                         net (fo=1, routed)           0.276     2.409    v0/show_up/pr_cover0[4]
    SLICE_X18Y50         LUT2 (Prop_lut2_I0_O)        0.122     2.531 r  v0/co_i_12/O
                         net (fo=4505, routed)       15.946    18.476    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X56Y82         LUT6 (Prop_lut6_I1_O)        0.043    18.519 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_405/O
                         net (fo=1, routed)           0.522    19.042    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_405_n_0
    SLICE_X56Y83         LUT6 (Prop_lut6_I0_O)        0.043    19.085 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_190/O
                         net (fo=1, routed)           0.429    19.514    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_190_n_0
    SLICE_X54Y84         LUT6 (Prop_lut6_I5_O)        0.043    19.557 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_62/O
                         net (fo=1, routed)           0.625    20.181    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_62_n_0
    SLICE_X50Y87         LUT6 (Prop_lut6_I5_O)        0.043    20.224 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_18/O
                         net (fo=1, routed)           0.000    20.224    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_18_n_0
    SLICE_X50Y87         MUXF7 (Prop_muxf7_I1_O)      0.117    20.341 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.000    20.341    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_5_n_0
    SLICE_X50Y87         MUXF8 (Prop_muxf8_I0_O)      0.046    20.387 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.590    20.977    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_1_n_0
    SLICE_X45Y88         LUT6 (Prop_lut6_I0_O)        0.125    21.102 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0/O
                         net (fo=1, routed)           1.185    22.286    show_up/color_cover[9]
    SLICE_X29Y63         LUT4 (Prop_lut4_I0_O)        0.043    22.329 r  show_up/b[1]_i_3/O
                         net (fo=1, routed)           0.323    22.652    v0/b_reg[1]_0
    SLICE_X27Y57         LUT6 (Prop_lut6_I5_O)        0.043    22.695 r  v0/b[1]_i_1/O
                         net (fo=1, routed)           0.000    22.695    v0/color[9]
    SLICE_X27Y57         FDRE                                         r  v0/b_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/col_addr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/g_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.686ns  (logic 1.047ns (4.615%)  route 21.639ns (95.385%))
  Logic Levels:           13  (FDRE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=6)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE                         0.000     0.000 r  v0/col_addr_reg[4]/C
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.223     0.223 f  v0/col_addr_reg[4]/Q
                         net (fo=111, routed)         0.548     0.771    v0/x[4]
    SLICE_X18Y48         LUT5 (Prop_lut5_I3_O)        0.043     0.814 f  v0/co_i_56/O
                         net (fo=1, routed)           0.408     1.221    v0/co_i_56_n_1
    SLICE_X18Y49         LUT5 (Prop_lut5_I4_O)        0.043     1.264 f  v0/co_i_25/O
                         net (fo=1, routed)           0.161     1.426    v0/co_i_25_n_1
    SLICE_X18Y49         LUT6 (Prop_lut6_I0_O)        0.043     1.469 f  v0/co_i_18/O
                         net (fo=16, routed)          0.677     2.146    v0/co_i_18_n_1
    SLICE_X18Y50         LUT2 (Prop_lut2_I1_O)        0.051     2.197 f  v0/co_i_16/O
                         net (fo=3858, routed)       13.648    15.845    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X19Y79         LUT4 (Prop_lut4_I0_O)        0.150    15.995 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_332/O
                         net (fo=21, routed)          2.084    18.079    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_332_n_0
    SLICE_X43Y102        LUT5 (Prop_lut5_I2_O)        0.143    18.222 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_142/O
                         net (fo=6, routed)           0.733    18.955    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_142_n_0
    SLICE_X50Y102        LUT6 (Prop_lut6_I1_O)        0.136    19.091 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_58/O
                         net (fo=1, routed)           0.358    19.449    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_58_n_0
    SLICE_X50Y101        LUT6 (Prop_lut6_I1_O)        0.043    19.492 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_16/O
                         net (fo=1, routed)           0.688    20.180    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_16_n_0
    SLICE_X46Y94         LUT6 (Prop_lut6_I1_O)        0.043    20.223 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_4/O
                         net (fo=1, routed)           0.658    20.881    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0_i_4_n_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I5_O)        0.043    20.924 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[5]_INST_0/O
                         net (fo=1, routed)           1.014    21.937    show_up/color_cover[5]
    SLICE_X31Y63         LUT4 (Prop_lut4_I0_O)        0.043    21.980 r  show_up/g[1]_i_3/O
                         net (fo=1, routed)           0.663    22.643    show_up/g[1]_i_3_n_1
    SLICE_X28Y57         LUT6 (Prop_lut6_I5_O)        0.043    22.686 r  show_up/g[1]_i_1/O
                         net (fo=1, routed)           0.000    22.686    v0/d_in[1]
    SLICE_X28Y57         FDRE                                         r  v0/g_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/col_addr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/r_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.613ns  (logic 1.141ns (5.046%)  route 21.472ns (94.954%))
  Logic Levels:           14  (FDRE=1 LUT2=1 LUT4=2 LUT5=3 LUT6=5 MUXF7=1 MUXF8=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE                         0.000     0.000 r  v0/col_addr_reg[4]/C
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  v0/col_addr_reg[4]/Q
                         net (fo=111, routed)         0.548     0.771    v0/x[4]
    SLICE_X18Y48         LUT5 (Prop_lut5_I3_O)        0.043     0.814 r  v0/co_i_56/O
                         net (fo=1, routed)           0.408     1.221    v0/co_i_56_n_1
    SLICE_X18Y49         LUT5 (Prop_lut5_I4_O)        0.043     1.264 r  v0/co_i_25/O
                         net (fo=1, routed)           0.161     1.426    v0/co_i_25_n_1
    SLICE_X18Y49         LUT6 (Prop_lut6_I0_O)        0.043     1.469 r  v0/co_i_18/O
                         net (fo=16, routed)          0.677     2.146    v0/co_i_18_n_1
    SLICE_X18Y50         LUT2 (Prop_lut2_I1_O)        0.051     2.197 r  v0/co_i_16/O
                         net (fo=3858, routed)       14.369    16.567    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X29Y86         LUT4 (Prop_lut4_I2_O)        0.138    16.705 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_283/O
                         net (fo=9, routed)           2.018    18.722    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_283_n_0
    SLICE_X50Y89         LUT5 (Prop_lut5_I2_O)        0.051    18.773 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_216/O
                         net (fo=3, routed)           0.413    19.186    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[9]_INST_0_i_216_n_0
    SLICE_X54Y92         LUT6 (Prop_lut6_I1_O)        0.134    19.320 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_60/O
                         net (fo=1, routed)           0.631    19.951    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_60_n_0
    SLICE_X42Y92         LUT6 (Prop_lut6_I5_O)        0.043    19.994 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    19.994    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_19_n_0
    SLICE_X42Y92         MUXF7 (Prop_muxf7_I0_O)      0.115    20.109 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_7/O
                         net (fo=1, routed)           0.000    20.109    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_7_n_0
    SLICE_X42Y92         MUXF8 (Prop_muxf8_I0_O)      0.046    20.155 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2/O
                         net (fo=1, routed)           0.668    20.822    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0_i_2_n_0
    SLICE_X46Y88         LUT6 (Prop_lut6_I1_O)        0.125    20.947 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[1]_INST_0/O
                         net (fo=1, routed)           1.125    22.073    show_up/color_cover[1]
    SLICE_X29Y63         LUT4 (Prop_lut4_I0_O)        0.043    22.116 r  show_up/r[1]_i_3/O
                         net (fo=1, routed)           0.455    22.570    v0/r_reg[1]_0
    SLICE_X29Y57         LUT6 (Prop_lut6_I5_O)        0.043    22.613 r  v0/r[1]_i_1/O
                         net (fo=1, routed)           0.000    22.613    v0/color[1]
    SLICE_X29Y57         FDRE                                         r  v0/r_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/row_addr_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/r_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.201ns  (logic 1.810ns (8.153%)  route 20.391ns (91.847%))
  Logic Levels:           16  (CARRY4=3 FDRE=1 LUT2=2 LUT4=2 LUT5=1 LUT6=4 MUXF7=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE                         0.000     0.000 r  v0/row_addr_reg[1]/C
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  v0/row_addr_reg[1]/Q
                         net (fo=25, routed)          0.482     0.705    v0/y[1]
    SLICE_X21Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.167     0.872 r  v0/co_i_74/O[0]
                         net (fo=1, routed)           0.335     1.207    v0/co_i_74_n_8
    SLICE_X20Y50         LUT2 (Prop_lut2_I1_O)        0.124     1.331 r  v0/co_i_83/O
                         net (fo=1, routed)           0.000     1.331    v0/co_i_83_n_1
    SLICE_X20Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.114     1.445 r  v0/co_i_66/O[3]
                         net (fo=4, routed)           0.450     1.895    v0/show_up/PCOUT[4]
    SLICE_X19Y50         LUT4 (Prop_lut4_I0_O)        0.120     2.015 r  v0/co_i_48/O
                         net (fo=1, routed)           0.000     2.015    v0/co_i_48_n_1
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     2.132 f  v0/co_i_21/O[2]
                         net (fo=1, routed)           0.276     2.409    v0/show_up/pr_cover0[4]
    SLICE_X18Y50         LUT2 (Prop_lut2_I0_O)        0.122     2.531 f  v0/co_i_12/O
                         net (fo=4505, routed)       16.069    18.600    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[4]
    SLICE_X53Y79         LUT6 (Prop_lut6_I5_O)        0.043    18.643 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_324/O
                         net (fo=1, routed)           0.000    18.643    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_324_n_0
    SLICE_X53Y79         MUXF7 (Prop_muxf7_I1_O)      0.108    18.751 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_229/O
                         net (fo=1, routed)           0.466    19.217    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_229_n_0
    SLICE_X52Y79         LUT5 (Prop_lut5_I0_O)        0.124    19.341 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_110/O
                         net (fo=1, routed)           0.000    19.341    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_110_n_0
    SLICE_X52Y79         MUXF7 (Prop_muxf7_I0_O)      0.107    19.448 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_42/O
                         net (fo=1, routed)           0.661    20.109    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_42_n_0
    SLICE_X47Y79         LUT6 (Prop_lut6_I1_O)        0.124    20.233 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    20.233    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_13_n_0
    SLICE_X47Y79         MUXF7 (Prop_muxf7_I0_O)      0.107    20.340 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.557    20.897    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0_i_3_n_0
    SLICE_X39Y76         LUT6 (Prop_lut6_I3_O)        0.124    21.021 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[2]_INST_0/O
                         net (fo=1, routed)           0.613    21.633    show_up/color_cover[2]
    SLICE_X34Y60         LUT4 (Prop_lut4_I0_O)        0.043    21.676 r  show_up/r[2]_i_5/O
                         net (fo=1, routed)           0.481    22.158    show_up/r[2]_i_5_n_1
    SLICE_X29Y58         LUT6 (Prop_lut6_I5_O)        0.043    22.201 r  show_up/r[2]_i_1/O
                         net (fo=1, routed)           0.000    22.201    v0/d_in[0]
    SLICE_X29Y58         FDRE                                         r  v0/r_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/col_addr_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/r_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.050ns  (logic 1.090ns (4.943%)  route 20.960ns (95.057%))
  Logic Levels:           13  (FDRE=1 LUT2=1 LUT4=1 LUT5=3 LUT6=6 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y49         FDRE                         0.000     0.000 r  v0/col_addr_reg[4]/C
    SLICE_X17Y49         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  v0/col_addr_reg[4]/Q
                         net (fo=111, routed)         0.548     0.771    v0/x[4]
    SLICE_X18Y48         LUT5 (Prop_lut5_I3_O)        0.043     0.814 r  v0/co_i_56/O
                         net (fo=1, routed)           0.408     1.221    v0/co_i_56_n_1
    SLICE_X18Y49         LUT5 (Prop_lut5_I4_O)        0.043     1.264 r  v0/co_i_25/O
                         net (fo=1, routed)           0.161     1.426    v0/co_i_25_n_1
    SLICE_X18Y49         LUT6 (Prop_lut6_I0_O)        0.043     1.469 r  v0/co_i_18/O
                         net (fo=16, routed)          0.677     2.146    v0/co_i_18_n_1
    SLICE_X18Y50         LUT2 (Prop_lut2_I1_O)        0.051     2.197 r  v0/co_i_16/O
                         net (fo=3858, routed)       14.962    17.159    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[0]
    SLICE_X37Y82         LUT5 (Prop_lut5_I3_O)        0.147    17.306 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_251/O
                         net (fo=8, routed)           1.473    18.778    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[10]_INST_0_i_251_n_0
    SLICE_X19Y80         LUT6 (Prop_lut6_I0_O)        0.136    18.914 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_94/O
                         net (fo=1, routed)           0.355    19.269    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_94_n_0
    SLICE_X19Y80         LUT6 (Prop_lut6_I2_O)        0.043    19.312 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_31/O
                         net (fo=1, routed)           0.452    19.764    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_31_n_0
    SLICE_X18Y81         LUT6 (Prop_lut6_I0_O)        0.043    19.807 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_8/O
                         net (fo=1, routed)           0.363    20.170    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_8_n_0
    SLICE_X21Y79         LUT6 (Prop_lut6_I1_O)        0.043    20.213 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    20.213    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0_i_2_n_0
    SLICE_X21Y79         MUXF7 (Prop_muxf7_I1_O)      0.108    20.321 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[3]_INST_0/O
                         net (fo=1, routed)           0.969    21.290    show_up/color_cover[3]
    SLICE_X21Y56         LUT4 (Prop_lut4_I0_O)        0.124    21.414 r  show_up/r[3]_i_6/O
                         net (fo=1, routed)           0.593    22.007    v0/r_reg[3]_0
    SLICE_X27Y57         LUT6 (Prop_lut6_I5_O)        0.043    22.050 r  v0/r[3]_i_1/O
                         net (fo=1, routed)           0.000    22.050    v0/color[3]
    SLICE_X27Y57         FDRE                                         r  v0/r_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/row_addr_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/b_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.978ns  (logic 1.804ns (8.208%)  route 20.174ns (91.792%))
  Logic Levels:           17  (CARRY4=3 FDRE=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1 LUT6=5 MUXF7=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y48         FDRE                         0.000     0.000 r  v0/row_addr_reg[0]/C
    SLICE_X17Y48         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  v0/row_addr_reg[0]/Q
                         net (fo=21, routed)          0.635     0.839    v0/y[0]
    SLICE_X21Y51         LUT2 (Prop_lut2_I1_O)        0.123     0.962 r  v0/co_i_91/O
                         net (fo=1, routed)           0.000     0.962    v0/co_i_91_n_1
    SLICE_X21Y51         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.109     1.071 r  v0/co_i_74/O[1]
                         net (fo=2, routed)           0.443     1.514    v0/co_i_74_n_7
    SLICE_X20Y51         LUT3 (Prop_lut3_I2_O)        0.123     1.637 r  v0/co_i_78/O
                         net (fo=1, routed)           0.000     1.637    v0/co_i_78_n_1
    SLICE_X20Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.120     1.757 r  v0/co_i_57/O[0]
                         net (fo=2, routed)           0.455     2.212    v0/show_up/PCOUT[5]
    SLICE_X19Y50         LUT4 (Prop_lut4_I2_O)        0.123     2.335 r  v0/co_i_47/O
                         net (fo=1, routed)           0.000     2.335    v0/co_i_47_n_1
    SLICE_X19Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.116     2.451 r  v0/co_i_21/O[3]
                         net (fo=1, routed)           0.327     2.778    v0/show_up/pr_cover0[5]
    SLICE_X18Y51         LUT2 (Prop_lut2_I0_O)        0.128     2.906 r  v0/co_i_11/O
                         net (fo=4716, routed)       14.634    17.541    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/a[5]
    SLICE_X9Y81          LUT6 (Prop_lut6_I0_O)        0.134    17.675 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_171/O
                         net (fo=1, routed)           0.437    18.111    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_171_n_0
    SLICE_X9Y81          LUT6 (Prop_lut6_I4_O)        0.043    18.154 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_75/O
                         net (fo=2, routed)           0.652    18.806    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[7]_INST_0_i_75_n_0
    SLICE_X12Y83         LUT5 (Prop_lut5_I0_O)        0.043    18.849 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[11]_INST_0_i_77/O
                         net (fo=1, routed)           0.480    19.329    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[11]_INST_0_i_77_n_0
    SLICE_X20Y84         LUT6 (Prop_lut6_I5_O)        0.043    19.372 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[11]_INST_0_i_26/O
                         net (fo=1, routed)           0.000    19.372    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[11]_INST_0_i_26_n_0
    SLICE_X20Y84         MUXF7 (Prop_muxf7_I1_O)      0.103    19.475 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[11]_INST_0_i_7/O
                         net (fo=1, routed)           0.643    20.118    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[11]_INST_0_i_7_n_0
    SLICE_X22Y80         LUT6 (Prop_lut6_I0_O)        0.123    20.241 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    20.241    show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[11]_INST_0_i_2_n_0
    SLICE_X22Y80         MUXF7 (Prop_muxf7_I1_O)      0.103    20.344 r  show_up/co/U0/synth_options.dist_mem_inst/gen_rom.rom_inst/spo[11]_INST_0/O
                         net (fo=1, routed)           1.096    21.439    show_up/color_cover[11]
    SLICE_X26Y60         LUT4 (Prop_lut4_I0_O)        0.123    21.562 r  show_up/b[3]_i_3/O
                         net (fo=1, routed)           0.372    21.935    show_up/b[3]_i_3_n_1
    SLICE_X27Y57         LUT6 (Prop_lut6_I5_O)        0.043    21.978 r  show_up/b[3]_i_1/O
                         net (fo=1, routed)           0.000    21.978    v0/d_in[3]
    SLICE_X27Y57         FDRE                                         r  v0/b_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buzzing/lyric_reg[625]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buzzing/lyric_reg[125]_srl32/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.118ns (53.542%)  route 0.102ns (46.458%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         FDRE                         0.000     0.000 r  buzzing/lyric_reg[625]/C
    SLICE_X22Y45         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  buzzing/lyric_reg[625]/Q
                         net (fo=5, routed)           0.102     0.220    buzzing/p_9_in[1]
    SLICE_X22Y44         SRLC32E                                      r  buzzing/lyric_reg[125]_srl32/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buzzing/lyric_reg[626]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buzzing/lyric_reg[126]_srl32/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.227ns  (logic 0.118ns (52.033%)  route 0.109ns (47.967%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE                         0.000     0.000 r  buzzing/lyric_reg[626]/C
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  buzzing/lyric_reg[626]/Q
                         net (fo=8, routed)           0.109     0.227    buzzing/p_9_in[2]
    SLICE_X20Y41         SRLC32E                                      r  buzzing/lyric_reg[126]_srl32/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/h_count_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/h_count_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.171ns (69.999%)  route 0.073ns (30.001%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y47         FDRE                         0.000     0.000 r  v0/h_count_reg[8]/C
    SLICE_X16Y47         FDRE (Prop_fdre_C_Q)         0.107     0.107 r  v0/h_count_reg[8]/Q
                         net (fo=7, routed)           0.073     0.180    v0/h_count_reg[8]
    SLICE_X16Y47         LUT6 (Prop_lut6_I0_O)        0.064     0.244 r  v0/h_count[9]_i_1/O
                         net (fo=1, routed)           0.000     0.244    v0/h_count[9]_i_1_n_1
    SLICE_X16Y47         FDRE                                         r  v0/h_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/h_count_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/col_addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.146ns (57.788%)  route 0.107ns (42.212%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE                         0.000     0.000 r  v0/h_count_reg[2]/C
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  v0/h_count_reg[2]/Q
                         net (fo=8, routed)           0.107     0.225    v0/h_count_reg[2]
    SLICE_X17Y48         LUT6 (Prop_lut6_I5_O)        0.028     0.253 r  v0/col_addr[5]_i_1/O
                         net (fo=1, routed)           0.000     0.253    v0/col[5]
    SLICE_X17Y48         FDRE                                         r  v0/col_addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/col_addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.146ns (56.855%)  route 0.111ns (43.145%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE                         0.000     0.000 r  v0/h_count_reg[0]/C
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  v0/h_count_reg[0]/Q
                         net (fo=10, routed)          0.111     0.229    v0/h_count_reg[0]
    SLICE_X17Y49         LUT5 (Prop_lut5_I1_O)        0.028     0.257 r  v0/col_addr[4]_i_1/O
                         net (fo=1, routed)           0.000     0.257    v0/col[4]
    SLICE_X17Y49         FDRE                                         r  v0/col_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/v_count_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/v_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.263ns  (logic 0.146ns (55.495%)  route 0.117ns (44.505%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y49         FDRE                         0.000     0.000 r  v0/v_count_reg[5]/C
    SLICE_X14Y49         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  v0/v_count_reg[5]/Q
                         net (fo=11, routed)          0.117     0.235    v0/v_count_reg_n_1_[5]
    SLICE_X14Y48         LUT6 (Prop_lut6_I3_O)        0.028     0.263 r  v0/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.263    v0/v_count[8]_i_1_n_1
    SLICE_X14Y48         FDRE                                         r  v0/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buzzing/lyric_reg[380]_srl32/CLK
                            (rising edge-triggered cell SRLC32E)
  Destination:            buzzing/lyric_reg[508]_srl32/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (SRLC32E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y42         SRLC32E                      0.000     0.000 r  buzzing/lyric_reg[380]_srl32/CLK
    SLICE_X22Y42         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     0.271 r  buzzing/lyric_reg[380]_srl32/Q31
                         net (fo=1, routed)           0.000     0.271    buzzing/lyric_reg[380]_srl32_n_2
    SLICE_X22Y42         SRLC32E                                      r  buzzing/lyric_reg[508]_srl32/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buzzing/lyric_reg[381]_srl32/CLK
                            (rising edge-triggered cell SRLC32E)
  Destination:            buzzing/lyric_reg[509]_srl32/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (SRLC32E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y45         SRLC32E                      0.000     0.000 r  buzzing/lyric_reg[381]_srl32/CLK
    SLICE_X22Y45         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     0.271 r  buzzing/lyric_reg[381]_srl32/Q31
                         net (fo=1, routed)           0.000     0.271    buzzing/lyric_reg[381]_srl32_n_2
    SLICE_X22Y45         SRLC32E                                      r  buzzing/lyric_reg[509]_srl32/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buzzing/lyric_reg[382]_srl32/CLK
                            (rising edge-triggered cell SRLC32E)
  Destination:            buzzing/lyric_reg[510]_srl32/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (SRLC32E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         SRLC32E                      0.000     0.000 r  buzzing/lyric_reg[382]_srl32/CLK
    SLICE_X22Y41         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     0.271 r  buzzing/lyric_reg[382]_srl32/Q31
                         net (fo=1, routed)           0.000     0.271    buzzing/lyric_reg[382]_srl32_n_2
    SLICE_X22Y41         SRLC32E                                      r  buzzing/lyric_reg[510]_srl32/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 v0/v_count_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            v0/v_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.146ns (53.527%)  route 0.127ns (46.473%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y48         FDRE                         0.000     0.000 r  v0/v_count_reg[9]/C
    SLICE_X14Y48         FDRE (Prop_fdre_C_Q)         0.118     0.118 f  v0/v_count_reg[9]/Q
                         net (fo=6, routed)           0.127     0.245    v0/v_count_reg_n_1_[9]
    SLICE_X14Y47         LUT6 (Prop_lut6_I3_O)        0.028     0.273 r  v0/v_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.273    v0/v_count[3]_i_1_n_1
    SLICE_X14Y47         FDRE                                         r  v0/v_count_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.266ns  (logic 4.766ns (51.432%)  route 4.500ns (48.568%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.663     4.678    clk_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.236     4.914 r  score_reg[2]/Q
                         net (fo=15, routed)          0.662     5.576    display/c/Q[2]
    SLICE_X2Y24          LUT2 (Prop_lut2_I1_O)        0.123     5.699 r  display/c/SEGMENT_OBUF[6]_inst_i_55/O
                         net (fo=1, routed)           0.000     5.699    display/c/SEGMENT_OBUF[6]_inst_i_55_n_1
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.879 r  display/c/SEGMENT_OBUF[6]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.007     5.886    display/c/SEGMENT_OBUF[6]_inst_i_38_n_1
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.940 r  display/c/SEGMENT_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.940    display/c/SEGMENT_OBUF[6]_inst_i_23_n_1
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.105 r  display/c/SEGMENT_OBUF[6]_inst_i_9/O[1]
                         net (fo=15, routed)          0.584     6.690    display/c/SEGMENT_OBUF[6]_inst_i_9_n_7
    SLICE_X4Y26          LUT4 (Prop_lut4_I2_O)        0.125     6.815 r  display/c/SEGMENT_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.195     7.009    display/c/SEGMENT_OBUF[6]_inst_i_46_n_1
    SLICE_X3Y26          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     7.259 r  display/c/SEGMENT_OBUF[6]_inst_i_25/CO[3]
                         net (fo=5, routed)           0.632     7.891    display/c/SEGMENT_OBUF[6]_inst_i_25_n_1
    SLICE_X3Y24          LUT6 (Prop_lut6_I4_O)        0.043     7.934 r  display/c/SEGMENT_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.316     8.251    display/c/d/hundreds0[1]
    SLICE_X1Y24          LUT6 (Prop_lut6_I1_O)        0.043     8.294 f  display/c/SEGMENT_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.355     8.649    display/c/SEGMENT_OBUF[6]_inst_i_7_n_1
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.049     8.698 f  display/c/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.454     9.152    display/c/HEX[1]
    SLICE_X0Y23          LUT4 (Prop_lut4_I2_O)        0.147     9.299 r  display/c/SEGMENT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.295    10.593    SEGMENT_OBUF[4]
    W20                  OBUF (Prop_obuf_I_O)         3.351    13.944 r  SEGMENT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.944    SEGMENT[4]
    W20                                                               r  SEGMENT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.151ns  (logic 4.758ns (51.996%)  route 4.393ns (48.004%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.663     4.678    clk_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.236     4.914 r  score_reg[2]/Q
                         net (fo=15, routed)          0.662     5.576    display/c/Q[2]
    SLICE_X2Y24          LUT2 (Prop_lut2_I1_O)        0.123     5.699 r  display/c/SEGMENT_OBUF[6]_inst_i_55/O
                         net (fo=1, routed)           0.000     5.699    display/c/SEGMENT_OBUF[6]_inst_i_55_n_1
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.879 r  display/c/SEGMENT_OBUF[6]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.007     5.886    display/c/SEGMENT_OBUF[6]_inst_i_38_n_1
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.940 r  display/c/SEGMENT_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.940    display/c/SEGMENT_OBUF[6]_inst_i_23_n_1
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.105 r  display/c/SEGMENT_OBUF[6]_inst_i_9/O[1]
                         net (fo=15, routed)          0.584     6.690    display/c/SEGMENT_OBUF[6]_inst_i_9_n_7
    SLICE_X4Y26          LUT4 (Prop_lut4_I2_O)        0.125     6.815 r  display/c/SEGMENT_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.195     7.009    display/c/SEGMENT_OBUF[6]_inst_i_46_n_1
    SLICE_X3Y26          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     7.259 r  display/c/SEGMENT_OBUF[6]_inst_i_25/CO[3]
                         net (fo=5, routed)           0.632     7.891    display/c/SEGMENT_OBUF[6]_inst_i_25_n_1
    SLICE_X3Y24          LUT6 (Prop_lut6_I4_O)        0.043     7.934 r  display/c/SEGMENT_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.316     8.251    display/c/d/hundreds0[1]
    SLICE_X1Y24          LUT6 (Prop_lut6_I1_O)        0.043     8.294 r  display/c/SEGMENT_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.355     8.649    display/c/SEGMENT_OBUF[6]_inst_i_7_n_1
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.049     8.698 r  display/c/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.459     9.157    display/c/HEX[1]
    SLICE_X0Y23          LUT4 (Prop_lut4_I0_O)        0.142     9.299 r  display/c/SEGMENT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.182    10.481    SEGMENT_OBUF[3]
    Y21                  OBUF (Prop_obuf_I_O)         3.348    13.829 r  SEGMENT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.829    SEGMENT[3]
    Y21                                                               r  SEGMENT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.143ns  (logic 4.669ns (51.063%)  route 4.474ns (48.937%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.663     4.678    clk_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.236     4.914 r  score_reg[2]/Q
                         net (fo=15, routed)          0.662     5.576    display/c/Q[2]
    SLICE_X2Y24          LUT2 (Prop_lut2_I1_O)        0.123     5.699 r  display/c/SEGMENT_OBUF[6]_inst_i_55/O
                         net (fo=1, routed)           0.000     5.699    display/c/SEGMENT_OBUF[6]_inst_i_55_n_1
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.879 r  display/c/SEGMENT_OBUF[6]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.007     5.886    display/c/SEGMENT_OBUF[6]_inst_i_38_n_1
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.940 r  display/c/SEGMENT_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.940    display/c/SEGMENT_OBUF[6]_inst_i_23_n_1
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.105 r  display/c/SEGMENT_OBUF[6]_inst_i_9/O[1]
                         net (fo=15, routed)          0.584     6.690    display/c/SEGMENT_OBUF[6]_inst_i_9_n_7
    SLICE_X4Y26          LUT4 (Prop_lut4_I2_O)        0.125     6.815 r  display/c/SEGMENT_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.195     7.009    display/c/SEGMENT_OBUF[6]_inst_i_46_n_1
    SLICE_X3Y26          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     7.259 r  display/c/SEGMENT_OBUF[6]_inst_i_25/CO[3]
                         net (fo=5, routed)           0.632     7.891    display/c/SEGMENT_OBUF[6]_inst_i_25_n_1
    SLICE_X3Y24          LUT6 (Prop_lut6_I4_O)        0.043     7.934 r  display/c/SEGMENT_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.316     8.251    display/c/d/hundreds0[1]
    SLICE_X1Y24          LUT6 (Prop_lut6_I1_O)        0.043     8.294 r  display/c/SEGMENT_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.355     8.649    display/c/SEGMENT_OBUF[6]_inst_i_7_n_1
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.049     8.698 r  display/c/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.459     9.157    display/c/HEX[1]
    SLICE_X0Y23          LUT4 (Prop_lut4_I0_O)        0.136     9.293 r  display/c/SEGMENT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.264    10.557    SEGMENT_OBUF[0]
    AB22                 OBUF (Prop_obuf_I_O)         3.265    13.821 r  SEGMENT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.821    SEGMENT[0]
    AB22                                                              r  SEGMENT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.092ns  (logic 4.692ns (51.610%)  route 4.399ns (48.390%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.663     4.678    clk_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.236     4.914 r  score_reg[2]/Q
                         net (fo=15, routed)          0.662     5.576    display/c/Q[2]
    SLICE_X2Y24          LUT2 (Prop_lut2_I1_O)        0.123     5.699 r  display/c/SEGMENT_OBUF[6]_inst_i_55/O
                         net (fo=1, routed)           0.000     5.699    display/c/SEGMENT_OBUF[6]_inst_i_55_n_1
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.879 r  display/c/SEGMENT_OBUF[6]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.007     5.886    display/c/SEGMENT_OBUF[6]_inst_i_38_n_1
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.940 r  display/c/SEGMENT_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.940    display/c/SEGMENT_OBUF[6]_inst_i_23_n_1
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.105 r  display/c/SEGMENT_OBUF[6]_inst_i_9/O[1]
                         net (fo=15, routed)          0.584     6.690    display/c/SEGMENT_OBUF[6]_inst_i_9_n_7
    SLICE_X4Y26          LUT4 (Prop_lut4_I2_O)        0.125     6.815 r  display/c/SEGMENT_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.195     7.009    display/c/SEGMENT_OBUF[6]_inst_i_46_n_1
    SLICE_X3Y26          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     7.259 r  display/c/SEGMENT_OBUF[6]_inst_i_25/CO[3]
                         net (fo=5, routed)           0.632     7.891    display/c/SEGMENT_OBUF[6]_inst_i_25_n_1
    SLICE_X3Y24          LUT6 (Prop_lut6_I4_O)        0.043     7.934 r  display/c/SEGMENT_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.316     8.251    display/c/d/hundreds0[1]
    SLICE_X1Y24          LUT6 (Prop_lut6_I1_O)        0.043     8.294 r  display/c/SEGMENT_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.355     8.649    display/c/SEGMENT_OBUF[6]_inst_i_7_n_1
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.049     8.698 r  display/c/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.454     9.152    display/c/HEX[1]
    SLICE_X0Y23          LUT4 (Prop_lut4_I3_O)        0.136     9.288 r  display/c/SEGMENT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.194    10.482    SEGMENT_OBUF[1]
    AD24                 OBUF (Prop_obuf_I_O)         3.288    13.770 r  SEGMENT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.770    SEGMENT[1]
    AD24                                                              r  SEGMENT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.961ns  (logic 4.687ns (52.303%)  route 4.274ns (47.697%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.663     4.678    clk_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.236     4.914 r  score_reg[2]/Q
                         net (fo=15, routed)          0.662     5.576    display/c/Q[2]
    SLICE_X2Y24          LUT2 (Prop_lut2_I1_O)        0.123     5.699 r  display/c/SEGMENT_OBUF[6]_inst_i_55/O
                         net (fo=1, routed)           0.000     5.699    display/c/SEGMENT_OBUF[6]_inst_i_55_n_1
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.879 r  display/c/SEGMENT_OBUF[6]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.007     5.886    display/c/SEGMENT_OBUF[6]_inst_i_38_n_1
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.940 r  display/c/SEGMENT_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.940    display/c/SEGMENT_OBUF[6]_inst_i_23_n_1
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.105 r  display/c/SEGMENT_OBUF[6]_inst_i_9/O[1]
                         net (fo=15, routed)          0.584     6.690    display/c/SEGMENT_OBUF[6]_inst_i_9_n_7
    SLICE_X4Y26          LUT4 (Prop_lut4_I2_O)        0.125     6.815 r  display/c/SEGMENT_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.195     7.009    display/c/SEGMENT_OBUF[6]_inst_i_46_n_1
    SLICE_X3Y26          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     7.259 r  display/c/SEGMENT_OBUF[6]_inst_i_25/CO[3]
                         net (fo=5, routed)           0.632     7.891    display/c/SEGMENT_OBUF[6]_inst_i_25_n_1
    SLICE_X3Y24          LUT6 (Prop_lut6_I4_O)        0.043     7.934 r  display/c/SEGMENT_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.316     8.251    display/c/d/hundreds0[1]
    SLICE_X1Y24          LUT6 (Prop_lut6_I1_O)        0.043     8.294 r  display/c/SEGMENT_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.355     8.649    display/c/SEGMENT_OBUF[6]_inst_i_7_n_1
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.049     8.698 r  display/c/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.254     8.952    display/c/HEX[1]
    SLICE_X0Y23          LUT4 (Prop_lut4_I3_O)        0.136     9.088 r  display/c/SEGMENT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.269    10.356    SEGMENT_OBUF[2]
    AD23                 OBUF (Prop_obuf_I_O)         3.283    13.639 r  SEGMENT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.639    SEGMENT[2]
    AD23                                                              r  SEGMENT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.913ns  (logic 4.686ns (52.583%)  route 4.226ns (47.417%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.663     4.678    clk_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.236     4.914 r  score_reg[2]/Q
                         net (fo=15, routed)          0.662     5.576    display/c/Q[2]
    SLICE_X2Y24          LUT2 (Prop_lut2_I1_O)        0.123     5.699 r  display/c/SEGMENT_OBUF[6]_inst_i_55/O
                         net (fo=1, routed)           0.000     5.699    display/c/SEGMENT_OBUF[6]_inst_i_55_n_1
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.879 r  display/c/SEGMENT_OBUF[6]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.007     5.886    display/c/SEGMENT_OBUF[6]_inst_i_38_n_1
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.940 r  display/c/SEGMENT_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.940    display/c/SEGMENT_OBUF[6]_inst_i_23_n_1
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.105 r  display/c/SEGMENT_OBUF[6]_inst_i_9/O[1]
                         net (fo=15, routed)          0.584     6.690    display/c/SEGMENT_OBUF[6]_inst_i_9_n_7
    SLICE_X4Y26          LUT4 (Prop_lut4_I2_O)        0.125     6.815 r  display/c/SEGMENT_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.195     7.009    display/c/SEGMENT_OBUF[6]_inst_i_46_n_1
    SLICE_X3Y26          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     7.259 r  display/c/SEGMENT_OBUF[6]_inst_i_25/CO[3]
                         net (fo=5, routed)           0.632     7.891    display/c/SEGMENT_OBUF[6]_inst_i_25_n_1
    SLICE_X3Y24          LUT6 (Prop_lut6_I4_O)        0.043     7.934 r  display/c/SEGMENT_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.316     8.251    display/c/d/hundreds0[1]
    SLICE_X1Y24          LUT6 (Prop_lut6_I1_O)        0.043     8.294 r  display/c/SEGMENT_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.355     8.649    display/c/SEGMENT_OBUF[6]_inst_i_7_n_1
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.049     8.698 r  display/c/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.258     8.956    display/c/HEX[1]
    SLICE_X0Y23          LUT4 (Prop_lut4_I1_O)        0.136     9.092 r  display/c/SEGMENT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.216    10.308    SEGMENT_OBUF[5]
    AC24                 OBUF (Prop_obuf_I_O)         3.282    13.591 r  SEGMENT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.591    SEGMENT[5]
    AC24                                                              r  SEGMENT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEGMENT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.912ns  (logic 4.777ns (53.602%)  route 4.135ns (46.398%))
  Logic Levels:           11  (CARRY4=4 LUT2=1 LUT4=2 LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.663     4.678    clk_IBUF_BUFG
    SLICE_X6Y24          FDRE                                         r  score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDRE (Prop_fdre_C_Q)         0.236     4.914 r  score_reg[2]/Q
                         net (fo=15, routed)          0.662     5.576    display/c/Q[2]
    SLICE_X2Y24          LUT2 (Prop_lut2_I1_O)        0.123     5.699 r  display/c/SEGMENT_OBUF[6]_inst_i_55/O
                         net (fo=1, routed)           0.000     5.699    display/c/SEGMENT_OBUF[6]_inst_i_55_n_1
    SLICE_X2Y24          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180     5.879 r  display/c/SEGMENT_OBUF[6]_inst_i_38/CO[3]
                         net (fo=1, routed)           0.007     5.886    display/c/SEGMENT_OBUF[6]_inst_i_38_n_1
    SLICE_X2Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.940 r  display/c/SEGMENT_OBUF[6]_inst_i_23/CO[3]
                         net (fo=1, routed)           0.000     5.940    display/c/SEGMENT_OBUF[6]_inst_i_23_n_1
    SLICE_X2Y26          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165     6.105 r  display/c/SEGMENT_OBUF[6]_inst_i_9/O[1]
                         net (fo=15, routed)          0.584     6.690    display/c/SEGMENT_OBUF[6]_inst_i_9_n_7
    SLICE_X4Y26          LUT4 (Prop_lut4_I2_O)        0.125     6.815 r  display/c/SEGMENT_OBUF[6]_inst_i_46/O
                         net (fo=1, routed)           0.195     7.009    display/c/SEGMENT_OBUF[6]_inst_i_46_n_1
    SLICE_X3Y26          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     7.259 r  display/c/SEGMENT_OBUF[6]_inst_i_25/CO[3]
                         net (fo=5, routed)           0.632     7.891    display/c/SEGMENT_OBUF[6]_inst_i_25_n_1
    SLICE_X3Y24          LUT6 (Prop_lut6_I4_O)        0.043     7.934 r  display/c/SEGMENT_OBUF[6]_inst_i_20/O
                         net (fo=1, routed)           0.316     8.251    display/c/d/hundreds0[1]
    SLICE_X1Y24          LUT6 (Prop_lut6_I1_O)        0.043     8.294 r  display/c/SEGMENT_OBUF[6]_inst_i_7/O
                         net (fo=1, routed)           0.355     8.649    display/c/SEGMENT_OBUF[6]_inst_i_7_n_1
    SLICE_X1Y24          LUT5 (Prop_lut5_I4_O)        0.049     8.698 r  display/c/SEGMENT_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.258     8.956    display/c/HEX[1]
    SLICE_X0Y23          LUT4 (Prop_lut4_I0_O)        0.141     9.097 r  display/c/SEGMENT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.125    10.222    SEGMENT_OBUF[6]
    AC23                 OBUF (Prop_obuf_I_O)         3.368    13.591 r  SEGMENT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.591    SEGMENT[6]
    AC23                                                              r  SEGMENT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buzzing/note_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buzzer
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.102ns  (logic 3.541ns (58.031%)  route 2.561ns (41.969%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           3.164     3.803    clk_IBUF
    SLICE_X56Y146        LUT2 (Prop_lut2_I0_O)        0.043     3.846 r  n_0_5128_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.431     4.277    n_0_5128_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093     4.370 r  n_0_5128_BUFG_inst/O
                         net (fo=161, routed)         1.580     5.950    buzzing/n_0_5128_BUFG
    SLICE_X35Y43         FDRE                                         r  buzzing/note_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.223     6.173 r  buzzing/note_reg/Q
                         net (fo=2, routed)           2.561     8.734    buzzer_OBUF
    AF25                 OBUF (Prop_obuf_I_O)         3.318    12.052 r  buzzer_OBUF_inst/O
                         net (fo=0)                   0.000    12.052    buzzer
    AF25                                                              r  buzzer (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 position_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v0/g_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.476ns  (logic 0.758ns (13.842%)  route 4.718ns (86.158%))
  Logic Levels:           7  (LUT3=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.617     4.632    clk_IBUF_BUFG
    SLICE_X21Y17         FDRE                                         r  position_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y17         FDRE (Prop_fdre_C_Q)         0.223     4.855 f  position_reg[16]/Q
                         net (fo=11, routed)          1.216     6.071    v0/Q[16]
    SLICE_X15Y22         LUT3 (Prop_lut3_I2_O)        0.050     6.121 f  v0/r[3]_i_225/O
                         net (fo=1, routed)           0.360     6.482    v0/r[3]_i_225_n_1
    SLICE_X15Y22         LUT6 (Prop_lut6_I5_O)        0.132     6.614 f  v0/r[3]_i_85/O
                         net (fo=1, routed)           0.664     7.278    v0/r[3]_i_85_n_1
    SLICE_X18Y24         LUT6 (Prop_lut6_I1_O)        0.043     7.321 f  v0/r[3]_i_39/O
                         net (fo=2, routed)           0.000     7.321    v0/r[3]_i_39_n_1
    SLICE_X18Y24         MUXF7 (Prop_muxf7_I0_O)      0.101     7.422 f  v0/r_reg[3]_i_20/O
                         net (fo=1, routed)           1.107     8.529    v0/r_reg[3]_i_20_n_1
    SLICE_X27Y42         LUT6 (Prop_lut6_I5_O)        0.123     8.652 f  v0/r[3]_i_8/O
                         net (fo=1, routed)           0.439     9.091    v0/is_position025_in
    SLICE_X27Y43         LUT6 (Prop_lut6_I1_O)        0.043     9.134 f  v0/r[3]_i_2/O
                         net (fo=8, routed)           0.931    10.065    v0/r[3]_i_2_n_1
    SLICE_X28Y58         LUT6 (Prop_lut6_I0_O)        0.043    10.108 r  v0/g[0]_i_1/O
                         net (fo=1, routed)           0.000    10.108    v0/color[4]
    SLICE_X28Y58         FDRE                                         r  v0/g_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 position_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v0/r_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.475ns  (logic 0.758ns (13.845%)  route 4.717ns (86.155%))
  Logic Levels:           7  (LUT3=1 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.639     0.639 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.283     2.922    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.015 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.617     4.632    clk_IBUF_BUFG
    SLICE_X21Y17         FDRE                                         r  position_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y17         FDRE (Prop_fdre_C_Q)         0.223     4.855 f  position_reg[16]/Q
                         net (fo=11, routed)          1.216     6.071    v0/Q[16]
    SLICE_X15Y22         LUT3 (Prop_lut3_I2_O)        0.050     6.121 f  v0/r[3]_i_225/O
                         net (fo=1, routed)           0.360     6.482    v0/r[3]_i_225_n_1
    SLICE_X15Y22         LUT6 (Prop_lut6_I5_O)        0.132     6.614 f  v0/r[3]_i_85/O
                         net (fo=1, routed)           0.664     7.278    v0/r[3]_i_85_n_1
    SLICE_X18Y24         LUT6 (Prop_lut6_I1_O)        0.043     7.321 f  v0/r[3]_i_39/O
                         net (fo=2, routed)           0.000     7.321    v0/r[3]_i_39_n_1
    SLICE_X18Y24         MUXF7 (Prop_muxf7_I0_O)      0.101     7.422 f  v0/r_reg[3]_i_20/O
                         net (fo=1, routed)           1.107     8.529    v0/r_reg[3]_i_20_n_1
    SLICE_X27Y42         LUT6 (Prop_lut6_I5_O)        0.123     8.652 f  v0/r[3]_i_8/O
                         net (fo=1, routed)           0.439     9.091    v0/is_position025_in
    SLICE_X27Y43         LUT6 (Prop_lut6_I1_O)        0.043     9.134 f  v0/r[3]_i_2/O
                         net (fo=8, routed)           0.930    10.064    v0/r[3]_i_2_n_1
    SLICE_X28Y58         LUT6 (Prop_lut6_I0_O)        0.043    10.107 r  v0/r[0]_i_1/O
                         net (fo=1, routed)           0.000    10.107    v0/color[0]
    SLICE_X28Y58         FDRE                                         r  v0/r_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v0/g_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.785ns  (logic 0.185ns (23.579%)  route 0.600ns (76.421%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.653     1.899    clk_IBUF_BUFG
    SLICE_X26Y33         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDRE (Prop_fdre_C_Q)         0.091     1.990 r  state_reg[1]/Q
                         net (fo=14, routed)          0.549     2.539    show_up/state[0]
    SLICE_X29Y57         LUT4 (Prop_lut4_I1_O)        0.066     2.605 r  show_up/g[3]_i_3/O
                         net (fo=1, routed)           0.051     2.655    v0/g_reg[3]_0
    SLICE_X29Y57         LUT6 (Prop_lut6_I5_O)        0.028     2.683 r  v0/g[3]_i_1/O
                         net (fo=1, routed)           0.000     2.683    v0/color[7]
    SLICE_X29Y57         FDRE                                         r  v0/g_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v0/b_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.852ns  (logic 0.185ns (21.711%)  route 0.667ns (78.289%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.653     1.899    clk_IBUF_BUFG
    SLICE_X26Y33         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDRE (Prop_fdre_C_Q)         0.091     1.990 r  state_reg[1]/Q
                         net (fo=14, routed)          0.513     2.503    show_up/state[0]
    SLICE_X29Y59         LUT4 (Prop_lut4_I1_O)        0.066     2.569 r  show_up/b[2]_i_3/O
                         net (fo=1, routed)           0.154     2.723    v0/b_reg[2]_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I5_O)        0.028     2.751 r  v0/b[2]_i_1/O
                         net (fo=1, routed)           0.000     2.751    v0/color[10]
    SLICE_X29Y58         FDRE                                         r  v0/b_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v0/g_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.890ns  (logic 0.185ns (20.778%)  route 0.705ns (79.222%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.653     1.899    clk_IBUF_BUFG
    SLICE_X26Y33         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDRE (Prop_fdre_C_Q)         0.091     1.990 r  state_reg[1]/Q
                         net (fo=14, routed)          0.514     2.504    show_up/state[0]
    SLICE_X25Y63         LUT4 (Prop_lut4_I1_O)        0.066     2.570 r  show_up/g[0]_i_3/O
                         net (fo=1, routed)           0.191     2.761    v0/g_reg[0]_0
    SLICE_X28Y58         LUT6 (Prop_lut6_I5_O)        0.028     2.789 r  v0/g[0]_i_1/O
                         net (fo=1, routed)           0.000     2.789    v0/color[4]
    SLICE_X28Y58         FDRE                                         r  v0/g_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v0/r_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.916ns  (logic 0.185ns (20.201%)  route 0.731ns (79.799%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.653     1.899    clk_IBUF_BUFG
    SLICE_X26Y33         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDRE (Prop_fdre_C_Q)         0.091     1.990 f  state_reg[1]/Q
                         net (fo=14, routed)          0.577     2.567    v0/state[0]
    SLICE_X29Y59         LUT2 (Prop_lut2_I1_O)        0.066     2.633 r  v0/r[3]_i_5/O
                         net (fo=12, routed)          0.154     2.787    show_up/b_reg[3]
    SLICE_X29Y58         LUT6 (Prop_lut6_I0_O)        0.028     2.815 r  show_up/r[2]_i_1/O
                         net (fo=1, routed)           0.000     2.815    v0/d_in[0]
    SLICE_X29Y58         FDRE                                         r  v0/r_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v0/g_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.967ns  (logic 0.185ns (19.135%)  route 0.782ns (80.865%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.653     1.899    clk_IBUF_BUFG
    SLICE_X26Y33         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDRE (Prop_fdre_C_Q)         0.091     1.990 f  state_reg[1]/Q
                         net (fo=14, routed)          0.577     2.567    v0/state[0]
    SLICE_X29Y59         LUT2 (Prop_lut2_I1_O)        0.066     2.633 r  v0/r[3]_i_5/O
                         net (fo=12, routed)          0.205     2.838    show_up/b_reg[3]
    SLICE_X29Y58         LUT6 (Prop_lut6_I0_O)        0.028     2.866 r  show_up/g[2]_i_1/O
                         net (fo=1, routed)           0.000     2.866    v0/d_in[2]
    SLICE_X29Y58         FDRE                                         r  v0/g_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v0/b_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.967ns  (logic 0.185ns (19.135%)  route 0.782ns (80.865%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.653     1.899    clk_IBUF_BUFG
    SLICE_X26Y33         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDRE (Prop_fdre_C_Q)         0.091     1.990 f  state_reg[1]/Q
                         net (fo=14, routed)          0.577     2.567    v0/state[0]
    SLICE_X29Y59         LUT2 (Prop_lut2_I1_O)        0.066     2.633 r  v0/r[3]_i_5/O
                         net (fo=12, routed)          0.205     2.838    show_up/b_reg[3]
    SLICE_X27Y57         LUT6 (Prop_lut6_I0_O)        0.028     2.866 r  show_up/b[3]_i_1/O
                         net (fo=1, routed)           0.000     2.866    v0/d_in[3]
    SLICE_X27Y57         FDRE                                         r  v0/b_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v0/r_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.968ns  (logic 0.185ns (19.111%)  route 0.783ns (80.889%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.653     1.899    clk_IBUF_BUFG
    SLICE_X26Y33         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDRE (Prop_fdre_C_Q)         0.091     1.990 f  state_reg[1]/Q
                         net (fo=14, routed)          0.577     2.567    v0/state[0]
    SLICE_X29Y59         LUT2 (Prop_lut2_I1_O)        0.066     2.633 r  v0/r[3]_i_5/O
                         net (fo=12, routed)          0.206     2.839    v0/beginning_reg
    SLICE_X29Y57         LUT6 (Prop_lut6_I4_O)        0.028     2.867 r  v0/r[1]_i_1/O
                         net (fo=1, routed)           0.000     2.867    v0/color[1]
    SLICE_X29Y57         FDRE                                         r  v0/r_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v0/b_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.969ns  (logic 0.185ns (19.095%)  route 0.784ns (80.905%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.653     1.899    clk_IBUF_BUFG
    SLICE_X26Y33         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDRE (Prop_fdre_C_Q)         0.091     1.990 f  state_reg[1]/Q
                         net (fo=14, routed)          0.577     2.567    v0/state[0]
    SLICE_X29Y59         LUT2 (Prop_lut2_I1_O)        0.066     2.633 r  v0/r[3]_i_5/O
                         net (fo=12, routed)          0.207     2.840    v0/beginning_reg
    SLICE_X27Y57         LUT6 (Prop_lut6_I4_O)        0.028     2.868 r  v0/b[1]_i_1/O
                         net (fo=1, routed)           0.000     2.868    v0/color[9]
    SLICE_X27Y57         FDRE                                         r  v0/b_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v0/r_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.969ns  (logic 0.185ns (19.095%)  route 0.784ns (80.905%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.653     1.899    clk_IBUF_BUFG
    SLICE_X26Y33         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDRE (Prop_fdre_C_Q)         0.091     1.990 f  state_reg[1]/Q
                         net (fo=14, routed)          0.577     2.567    v0/state[0]
    SLICE_X29Y59         LUT2 (Prop_lut2_I1_O)        0.066     2.633 r  v0/r[3]_i_5/O
                         net (fo=12, routed)          0.207     2.840    v0/beginning_reg
    SLICE_X27Y57         LUT6 (Prop_lut6_I4_O)        0.028     2.868 r  v0/r[3]_i_1/O
                         net (fo=1, routed)           0.000     2.868    v0/color[3]
    SLICE_X27Y57         FDRE                                         r  v0/r_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            v0/b_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.975ns  (logic 0.228ns (23.390%)  route 0.747ns (76.610%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.146     0.146 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.074     1.220    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.246 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.653     1.899    clk_IBUF_BUFG
    SLICE_X26Y33         FDRE                                         r  state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDRE (Prop_fdre_C_Q)         0.091     1.990 r  state_reg[1]/Q
                         net (fo=14, routed)          0.577     2.567    show_up/state[0]
    SLICE_X29Y59         LUT4 (Prop_lut4_I1_O)        0.068     2.635 r  show_up/b[0]_i_3/O
                         net (fo=1, routed)           0.170     2.805    v0/b_reg[0]_0
    SLICE_X29Y58         LUT6 (Prop_lut6_I5_O)        0.069     2.874 r  v0/b[0]_i_1/O
                         net (fo=1, routed)           0.000     2.874    v0/color[8]
    SLICE_X29Y58         FDRE                                         r  v0/b_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          2833 Endpoints
Min Delay          2833 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            position_reg[140]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.560ns  (logic 1.045ns (12.211%)  route 7.515ns (87.789%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.217ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[1]_inst/O
                         net (fo=25, routed)          3.360     4.129    debounce3/SW_IBUF[0]
    SLICE_X27Y30         LUT3 (Prop_lut3_I2_O)        0.043     4.172 f  debounce3/image[199]_i_22/O
                         net (fo=113, routed)         1.884     6.056    nolabel_line96/position_reg[49]
    SLICE_X15Y15         LUT2 (Prop_lut2_I0_O)        0.054     6.110 f  nolabel_line96/image[61]_i_3/O
                         net (fo=123, routed)         1.952     8.061    nolabel_line96/image[61]_i_3_n_1
    SLICE_X27Y37         LUT6 (Prop_lut6_I5_O)        0.137     8.198 r  nolabel_line96/position[140]_i_2/O
                         net (fo=1, routed)           0.319     8.517    nolabel_line96/position[140]_i_2_n_1
    SLICE_X29Y37         LUT6 (Prop_lut6_I0_O)        0.043     8.560 r  nolabel_line96/position[140]_i_1/O
                         net (fo=1, routed)           0.000     8.560    nolabel_line96_n_461
    SLICE_X29Y37         FDRE                                         r  position_reg[140]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.442     4.217    clk_IBUF_BUFG
    SLICE_X29Y37         FDRE                                         r  position_reg[140]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            position_reg[149]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.547ns  (logic 1.045ns (12.230%)  route 7.502ns (87.770%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[1]_inst/O
                         net (fo=25, routed)          3.360     4.129    debounce3/SW_IBUF[0]
    SLICE_X27Y30         LUT3 (Prop_lut3_I2_O)        0.043     4.172 f  debounce3/image[199]_i_22/O
                         net (fo=113, routed)         1.884     6.056    nolabel_line96/position_reg[49]
    SLICE_X15Y15         LUT2 (Prop_lut2_I0_O)        0.054     6.110 f  nolabel_line96/image[61]_i_3/O
                         net (fo=123, routed)         1.824     7.933    nolabel_line96/image[61]_i_3_n_1
    SLICE_X25Y37         LUT6 (Prop_lut6_I5_O)        0.137     8.070 r  nolabel_line96/position[149]_i_2/O
                         net (fo=1, routed)           0.434     8.504    nolabel_line96/position[149]_i_2_n_1
    SLICE_X26Y37         LUT6 (Prop_lut6_I0_O)        0.043     8.547 r  nolabel_line96/position[149]_i_1/O
                         net (fo=1, routed)           0.000     8.547    nolabel_line96_n_452
    SLICE_X26Y37         FDRE                                         r  position_reg[149]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.443     4.218    clk_IBUF_BUFG
    SLICE_X26Y37         FDRE                                         r  position_reg[149]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            image_tleft_reg[182]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.515ns  (logic 1.039ns (12.205%)  route 7.476ns (87.795%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.264ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[1]_inst/O
                         net (fo=25, routed)          3.360     4.129    debounce3/SW_IBUF[0]
    SLICE_X27Y30         LUT3 (Prop_lut3_I2_O)        0.043     4.172 f  debounce3/image_tleft[197]_i_8/O
                         net (fo=125, routed)         0.981     5.152    nolabel_line96/image_tleft_reg[175]_0
    SLICE_X42Y22         LUT2 (Prop_lut2_I0_O)        0.051     5.203 f  nolabel_line96/image_tleft[197]_i_3/O
                         net (fo=123, routed)         2.787     7.990    nolabel_line96/image_tleft[197]_i_3_n_1
    SLICE_X8Y37          LUT6 (Prop_lut6_I5_O)        0.134     8.124 r  nolabel_line96/image_tleft[182]_i_2/O
                         net (fo=1, routed)           0.348     8.472    nolabel_line96/image_tleft[182]_i_2_n_1
    SLICE_X9Y37          LUT6 (Prop_lut6_I0_O)        0.043     8.515 r  nolabel_line96/image_tleft[182]_i_1/O
                         net (fo=1, routed)           0.000     8.515    nolabel_line96_n_823
    SLICE_X9Y37          FDRE                                         r  image_tleft_reg[182]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.489     4.264    clk_IBUF_BUFG
    SLICE_X9Y37          FDRE                                         r  image_tleft_reg[182]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            position_reg[145]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.317ns  (logic 1.045ns (12.568%)  route 7.272ns (87.432%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.217ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[1]_inst/O
                         net (fo=25, routed)          3.360     4.129    debounce3/SW_IBUF[0]
    SLICE_X27Y30         LUT3 (Prop_lut3_I2_O)        0.043     4.172 f  debounce3/image[199]_i_22/O
                         net (fo=113, routed)         1.884     6.056    nolabel_line96/position_reg[49]
    SLICE_X15Y15         LUT2 (Prop_lut2_I0_O)        0.054     6.110 f  nolabel_line96/image[61]_i_3/O
                         net (fo=123, routed)         1.698     7.808    nolabel_line96/image[61]_i_3_n_1
    SLICE_X28Y36         LUT6 (Prop_lut6_I5_O)        0.137     7.945 r  nolabel_line96/position[145]_i_2/O
                         net (fo=1, routed)           0.329     8.274    nolabel_line96/position[145]_i_2_n_1
    SLICE_X28Y36         LUT6 (Prop_lut6_I0_O)        0.043     8.317 r  nolabel_line96/position[145]_i_1/O
                         net (fo=1, routed)           0.000     8.317    nolabel_line96_n_456
    SLICE_X28Y36         FDRE                                         r  position_reg[145]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.442     4.217    clk_IBUF_BUFG
    SLICE_X28Y36         FDRE                                         r  position_reg[145]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            position_reg[136]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.317ns  (logic 1.045ns (12.568%)  route 7.271ns (87.432%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[1]_inst/O
                         net (fo=25, routed)          3.360     4.129    debounce3/SW_IBUF[0]
    SLICE_X27Y30         LUT3 (Prop_lut3_I2_O)        0.043     4.172 f  debounce3/image[199]_i_22/O
                         net (fo=113, routed)         1.884     6.056    nolabel_line96/position_reg[49]
    SLICE_X15Y15         LUT2 (Prop_lut2_I0_O)        0.054     6.110 f  nolabel_line96/image[61]_i_3/O
                         net (fo=123, routed)         1.787     7.896    nolabel_line96/image[61]_i_3_n_1
    SLICE_X27Y36         LUT6 (Prop_lut6_I5_O)        0.137     8.033 r  nolabel_line96/position[136]_i_2/O
                         net (fo=1, routed)           0.240     8.274    nolabel_line96/position[136]_i_2_n_1
    SLICE_X27Y36         LUT6 (Prop_lut6_I0_O)        0.043     8.317 r  nolabel_line96/position[136]_i_1/O
                         net (fo=1, routed)           0.000     8.317    nolabel_line96_n_465
    SLICE_X27Y36         FDRE                                         r  position_reg[136]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.443     4.218    clk_IBUF_BUFG
    SLICE_X27Y36         FDRE                                         r  position_reg[136]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            position_reg[138]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.308ns  (logic 1.045ns (12.582%)  route 7.263ns (87.418%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[1]_inst/O
                         net (fo=25, routed)          3.360     4.129    debounce3/SW_IBUF[0]
    SLICE_X27Y30         LUT3 (Prop_lut3_I2_O)        0.043     4.172 f  debounce3/image[199]_i_22/O
                         net (fo=113, routed)         1.884     6.056    nolabel_line96/position_reg[49]
    SLICE_X15Y15         LUT2 (Prop_lut2_I0_O)        0.054     6.110 f  nolabel_line96/image[61]_i_3/O
                         net (fo=123, routed)         1.786     7.895    nolabel_line96/image[61]_i_3_n_1
    SLICE_X27Y36         LUT6 (Prop_lut6_I5_O)        0.137     8.032 r  nolabel_line96/position[138]_i_2/O
                         net (fo=1, routed)           0.232     8.265    nolabel_line96/position[138]_i_2_n_1
    SLICE_X27Y36         LUT6 (Prop_lut6_I0_O)        0.043     8.308 r  nolabel_line96/position[138]_i_1/O
                         net (fo=1, routed)           0.000     8.308    nolabel_line96_n_463
    SLICE_X27Y36         FDRE                                         r  position_reg[138]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.443     4.218    clk_IBUF_BUFG
    SLICE_X27Y36         FDRE                                         r  position_reg[138]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            position_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.303ns  (logic 1.045ns (12.589%)  route 7.258ns (87.411%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[1]_inst/O
                         net (fo=25, routed)          3.360     4.129    debounce3/SW_IBUF[0]
    SLICE_X27Y30         LUT3 (Prop_lut3_I2_O)        0.043     4.172 f  debounce3/image[199]_i_22/O
                         net (fo=113, routed)         1.884     6.056    nolabel_line96/position_reg[49]
    SLICE_X15Y15         LUT2 (Prop_lut2_I0_O)        0.054     6.110 f  nolabel_line96/image[61]_i_3/O
                         net (fo=123, routed)         1.774     7.884    nolabel_line96/image[61]_i_3_n_1
    SLICE_X30Y33         LUT6 (Prop_lut6_I5_O)        0.137     8.021 r  nolabel_line96/position[123]_i_2/O
                         net (fo=1, routed)           0.239     8.260    nolabel_line96/position[123]_i_2_n_1
    SLICE_X30Y33         LUT6 (Prop_lut6_I0_O)        0.043     8.303 r  nolabel_line96/position[123]_i_1/O
                         net (fo=1, routed)           0.000     8.303    nolabel_line96_n_478
    SLICE_X30Y33         FDRE                                         r  position_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.439     4.214    clk_IBUF_BUFG
    SLICE_X30Y33         FDRE                                         r  position_reg[123]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            image_tleft_reg[180]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.299ns  (logic 0.996ns (12.005%)  route 7.303ns (87.995%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.768     0.768 f  SW_IBUF[1]_inst/O
                         net (fo=25, routed)          3.360     4.129    debounce3/SW_IBUF[0]
    SLICE_X27Y30         LUT3 (Prop_lut3_I2_O)        0.043     4.172 r  debounce3/image_tleft[197]_i_8/O
                         net (fo=125, routed)         0.981     5.152    nolabel_line96/image_tleft_reg[175]_0
    SLICE_X42Y22         LUT2 (Prop_lut2_I0_O)        0.051     5.203 r  nolabel_line96/image_tleft[197]_i_3/O
                         net (fo=123, routed)         2.961     8.165    nolabel_line96/image_tleft[197]_i_3_n_1
    SLICE_X10Y39         LUT6 (Prop_lut6_I1_O)        0.134     8.299 r  nolabel_line96/image_tleft[180]_i_1/O
                         net (fo=1, routed)           0.000     8.299    nolabel_line96_n_825
    SLICE_X10Y39         FDRE                                         r  image_tleft_reg[180]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.490     4.265    clk_IBUF_BUFG
    SLICE_X10Y39         FDRE                                         r  image_tleft_reg[180]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            position_reg[147]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.293ns  (logic 1.002ns (12.086%)  route 7.290ns (87.914%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        4.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.218ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.768     0.768 f  SW_IBUF[1]_inst/O
                         net (fo=25, routed)          3.360     4.129    debounce3/SW_IBUF[0]
    SLICE_X27Y30         LUT3 (Prop_lut3_I2_O)        0.043     4.172 r  debounce3/image[199]_i_22/O
                         net (fo=113, routed)         1.884     6.056    nolabel_line96/position_reg[49]
    SLICE_X15Y15         LUT2 (Prop_lut2_I0_O)        0.054     6.110 r  nolabel_line96/image[61]_i_3/O
                         net (fo=123, routed)         2.046     8.156    nolabel_line96/image[61]_i_3_n_1
    SLICE_X26Y37         LUT6 (Prop_lut6_I1_O)        0.137     8.293 r  nolabel_line96/position[147]_i_1/O
                         net (fo=1, routed)           0.000     8.293    nolabel_line96_n_454
    SLICE_X26Y37         FDRE                                         r  position_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.443     4.218    clk_IBUF_BUFG
    SLICE_X26Y37         FDRE                                         r  position_reg[147]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            position_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.291ns  (logic 1.045ns (12.607%)  route 7.246ns (87.393%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        4.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.768     0.768 r  SW_IBUF[1]_inst/O
                         net (fo=25, routed)          3.360     4.129    debounce3/SW_IBUF[0]
    SLICE_X27Y30         LUT3 (Prop_lut3_I2_O)        0.043     4.172 f  debounce3/image[199]_i_22/O
                         net (fo=113, routed)         1.884     6.056    nolabel_line96/position_reg[49]
    SLICE_X15Y15         LUT2 (Prop_lut2_I0_O)        0.054     6.110 f  nolabel_line96/image[61]_i_3/O
                         net (fo=123, routed)         1.769     7.879    nolabel_line96/image[61]_i_3_n_1
    SLICE_X29Y33         LUT6 (Prop_lut6_I5_O)        0.137     8.016 r  nolabel_line96/position[127]_i_2/O
                         net (fo=1, routed)           0.232     8.248    nolabel_line96/position[127]_i_2_n_1
    SLICE_X29Y33         LUT6 (Prop_lut6_I0_O)        0.043     8.291 r  nolabel_line96/position[127]_i_1/O
                         net (fo=1, routed)           0.000     8.291    nolabel_line96_n_474
    SLICE_X29Y33         FDRE                                         r  position_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.533     0.533 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.159     2.692    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     2.775 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        1.439     4.214    clk_IBUF_BUFG
    SLICE_X29Y33         FDRE                                         r  position_reg[127]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 buzzing/lyric_reg[626]/C
                            (rising edge-triggered cell FDRE)
  Destination:            buzzing/note_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.174ns (15.100%)  route 0.978ns (84.900%))
  Logic Levels:           3  (FDRE=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y41         FDRE                         0.000     0.000 r  buzzing/lyric_reg[626]/C
    SLICE_X22Y41         FDRE (Prop_fdre_C_Q)         0.118     0.118 r  buzzing/lyric_reg[626]/Q
                         net (fo=8, routed)           0.552     0.670    buzzing/p_9_in[2]
    SLICE_X36Y43         LUT6 (Prop_lut6_I5_O)        0.028     0.698 r  buzzing/note_i_5/O
                         net (fo=1, routed)           0.427     1.124    buzzing/note_i_5_n_1
    SLICE_X35Y43         LUT6 (Prop_lut6_I3_O)        0.028     1.152 r  buzzing/note_i_1/O
                         net (fo=1, routed)           0.000     1.152    buzzing/note_i_1_n_1
    SLICE_X35Y43         FDRE                                         r  buzzing/note_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           2.025     2.337    clk_IBUF
    SLICE_X56Y146        LUT2 (Prop_lut2_I0_O)        0.035     2.372 r  n_0_5128_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.223     2.595    n_0_5128_BUFG_inst_n_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     2.625 r  n_0_5128_BUFG_inst/O
                         net (fo=161, routed)         0.896     3.521    buzzing/n_0_5128_BUFG
    SLICE_X35Y43         FDRE                                         r  buzzing/note_reg/C

Slack:                    inf
  Source:                 btn[2]
                            (input port)
  Destination:            debounce2/pbshift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.221ns  (logic 0.125ns (10.235%)  route 1.096ns (89.765%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V19                                               0.000     0.000 r  btn[2] (IN)
                         net (fo=0)                   0.000     0.000    btn[2]
    V19                  IBUF (Prop_ibuf_I_O)         0.125     0.125 r  btn_IBUF[2]_inst/O
                         net (fo=1, routed)           1.096     1.221    debounce2/D[0]
    SLICE_X51Y7          FDRE                                         r  debounce2/pbshift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.885     2.370    debounce2/clk_IBUF_BUFG
    SLICE_X51Y7          FDRE                                         r  debounce2/pbshift_reg[0]/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            debounce1/pbshift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.223ns  (logic 0.117ns (9.534%)  route 1.107ns (90.466%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.371ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.371ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.117     0.117 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           1.107     1.223    debounce1/D[0]
    SLICE_X50Y6          FDRE                                         r  debounce1/pbshift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.886     2.371    debounce1/clk_IBUF_BUFG
    SLICE_X50Y6          FDRE                                         r  debounce1/pbshift_reg[0]/C

Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            debounce0/pbshift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.319ns  (logic 0.115ns (8.727%)  route 1.204ns (91.273%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.370ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    W14                  IBUF (Prop_ibuf_I_O)         0.115     0.115 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.204     1.319    debounce0/D[0]
    SLICE_X51Y7          FDRE                                         r  debounce0/pbshift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.885     2.370    debounce0/clk_IBUF_BUFG
    SLICE_X51Y7          FDRE                                         r  debounce0/pbshift_reg[0]/C

Slack:                    inf
  Source:                 btn[3]
                            (input port)
  Destination:            debounce3/pbshift_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.447ns  (logic 0.123ns (8.473%)  route 1.324ns (91.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.377ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.377ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V18                                               0.000     0.000 r  btn[3] (IN)
                         net (fo=0)                   0.000     0.000    btn[3]
    V18                  IBUF (Prop_ibuf_I_O)         0.123     0.123 r  btn_IBUF[3]_inst/O
                         net (fo=1, routed)           1.324     1.447    debounce3/D[0]
    SLICE_X42Y9          FDRE                                         r  debounce3/pbshift_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.892     2.377    debounce3/clk_IBUF_BUFG
    SLICE_X42Y9          FDRE                                         r  debounce3/pbshift_reg[0]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            shape_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.027ns  (logic 0.252ns (12.424%)  route 1.775ns (87.576%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.150     0.150 f  SW_IBUF[1]_inst/O
                         net (fo=25, routed)          1.647     1.797    nolabel_line96/SW_IBUF[0]
    SLICE_X26Y34         LUT5 (Prop_lut5_I4_O)        0.033     1.830 r  nolabel_line96/image[179]_i_4/O
                         net (fo=10, routed)          0.127     1.958    nolabel_line96_n_1018
    SLICE_X28Y34         LUT6 (Prop_lut6_I4_O)        0.069     2.027 r  shape[0]_i_1/O
                         net (fo=1, routed)           0.000     2.027    shape[0]_i_1_n_1
    SLICE_X28Y34         FDRE                                         r  shape_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.891     2.376    clk_IBUF_BUFG
    SLICE_X28Y34         FDRE                                         r  shape_reg[0]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            image_reg[121]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.030ns  (logic 0.206ns (10.139%)  route 1.824ns (89.861%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.150     0.150 f  SW_IBUF[1]_inst/O
                         net (fo=25, routed)          1.578     1.728    nolabel_line96/SW_IBUF[0]
    SLICE_X27Y34         LUT5 (Prop_lut5_I4_O)        0.028     1.756 r  nolabel_line96/image[198]_i_5/O
                         net (fo=114, routed)         0.246     2.002    nolabel_line96/clk_div_reg[25]_3
    SLICE_X35Y33         LUT6 (Prop_lut6_I5_O)        0.028     2.030 r  nolabel_line96/image[121]_i_1/O
                         net (fo=1, routed)           0.000     2.030    nolabel_line96_n_280
    SLICE_X35Y33         FDRE                                         r  image_reg[121]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.889     2.374    clk_IBUF_BUFG
    SLICE_X35Y33         FDRE                                         r  image_reg[121]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            image_reg[125]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.037ns  (logic 0.206ns (10.104%)  route 1.831ns (89.896%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.150     0.150 f  SW_IBUF[1]_inst/O
                         net (fo=25, routed)          1.578     1.728    nolabel_line96/SW_IBUF[0]
    SLICE_X27Y34         LUT5 (Prop_lut5_I4_O)        0.028     1.756 r  nolabel_line96/image[198]_i_5/O
                         net (fo=114, routed)         0.253     2.009    nolabel_line96/clk_div_reg[25]_3
    SLICE_X37Y34         LUT6 (Prop_lut6_I5_O)        0.028     2.037 r  nolabel_line96/image[125]_i_1/O
                         net (fo=1, routed)           0.000     2.037    nolabel_line96_n_276
    SLICE_X37Y34         FDRE                                         r  image_reg[125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.889     2.374    clk_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  image_reg[125]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            image_reg[123]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.044ns  (logic 0.206ns (10.069%)  route 1.838ns (89.931%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.374ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.150     0.150 f  SW_IBUF[1]_inst/O
                         net (fo=25, routed)          1.578     1.728    nolabel_line96/SW_IBUF[0]
    SLICE_X27Y34         LUT5 (Prop_lut5_I4_O)        0.028     1.756 r  nolabel_line96/image[198]_i_5/O
                         net (fo=114, routed)         0.260     2.016    nolabel_line96/clk_div_reg[25]_3
    SLICE_X36Y34         LUT6 (Prop_lut6_I5_O)        0.028     2.044 r  nolabel_line96/image[123]_i_1/O
                         net (fo=1, routed)           0.000     2.044    nolabel_line96_n_278
    SLICE_X36Y34         FDRE                                         r  image_reg[123]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.889     2.374    clk_IBUF_BUFG
    SLICE_X36Y34         FDRE                                         r  image_reg[123]/C

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            position_reg[134]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.065ns  (logic 0.249ns (12.049%)  route 1.816ns (87.951%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.376ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB10                                              0.000     0.000 f  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    AB10                 IBUF (Prop_ibuf_I_O)         0.150     0.150 f  SW_IBUF[1]_inst/O
                         net (fo=25, routed)          1.578     1.728    nolabel_line96/SW_IBUF[0]
    SLICE_X27Y34         LUT5 (Prop_lut5_I4_O)        0.030     1.758 r  nolabel_line96/image[173]_i_5/O
                         net (fo=114, routed)         0.238     1.996    nolabel_line96/image[173]_i_5_n_1
    SLICE_X29Y34         LUT6 (Prop_lut6_I5_O)        0.069     2.065 r  nolabel_line96/position[134]_i_1/O
                         net (fo=1, routed)           0.000     2.065    nolabel_line96_n_467
    SLICE_X29Y34         FDRE                                         r  position_reg[134]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AC18                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AC18                 IBUF (Prop_ibuf_I_O)         0.312     0.312 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.143     1.455    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.485 r  clk_IBUF_BUFG_inst/O
                         net (fo=1309, routed)        0.891     2.376    clk_IBUF_BUFG
    SLICE_X29Y34         FDRE                                         r  position_reg[134]/C





