{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1603162168546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1603162168547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 19 23:49:28 2020 " "Processing started: Mon Oct 19 23:49:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1603162168547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603162168547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Clock -c Clock " "Command: quartus_map --read_settings_files=on --write_settings_files=off Clock -c Clock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603162168547 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1603162170022 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1603162170022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Clock-arch_name " "Found design unit 1: Clock-arch_name" {  } { { "Clock.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187795 ""} { "Info" "ISGN_ENTITY_NAME" "1 Clock " "Found entity 1: Clock" {  } { { "Clock.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603162187795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxgenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxgenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/muxGenerico2x1.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187797 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/muxGenerico2x1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603162187797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-comportamento " "Found design unit 1: ULA-comportamento" {  } { { "ULA.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/ULA.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187799 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/ULA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603162187799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgedetector.vhd 3 1 " "Found 3 design units, including 1 entities, in source file edgedetector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edgeDetector-bordaSubida " "Found design unit 1: edgeDetector-bordaSubida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/edgeDetector.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187801 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 edgeDetector-bordaDescida " "Found design unit 2: edgeDetector-bordaDescida" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/edgeDetector.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187801 ""} { "Info" "ISGN_ENTITY_NAME" "1 edgeDetector " "Found entity 1: edgeDetector" {  } { { "edgeDetector.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/edgeDetector.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603162187801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/registradorGenerico.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187803 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/registradorGenerico.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603162187803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradoresarqregreg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradoresarqregreg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegReg-comportamento " "Found design unit 1: bancoRegistradoresArqRegReg-comportamento" {  } { { "bancoRegistradoresArqRegReg.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/bancoRegistradoresArqRegReg.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187805 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegReg " "Found entity 1: bancoRegistradoresArqRegReg" {  } { { "bancoRegistradoresArqRegReg.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/bancoRegistradoresArqRegReg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603162187805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriarom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriarom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaROM-assincrona " "Found design unit 1: memoriaROM-assincrona" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/memoriaROM.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187807 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaROM " "Found entity 1: memoriaROM" {  } { { "memoriaROM.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/memoriaROM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603162187807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoriaram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file memoriaram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 memoriaRAM-rtl " "Found design unit 1: memoriaRAM-rtl" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/memoriaRAM.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187809 ""} { "Info" "ISGN_ENTITY_NAME" "1 memoriaRAM " "Found entity 1: memoriaRAM" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/memoriaRAM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603162187809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divInteiro " "Found design unit 1: divisorGenerico-divInteiro" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/divisorGenerico.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187811 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/divisorGenerico.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603162187811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidadecontrole.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidadecontrole.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidadeControle-main " "Found design unit 1: unidadeControle-main" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/UnidadeControle.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187813 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControle " "Found entity 1: UnidadeControle" {  } { { "UnidadeControle.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/UnidadeControle.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603162187813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificador2x4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decodificador2x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador2x4-comportamento " "Found design unit 1: decodificador2x4-comportamento" {  } { { "decodificador2x4.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/decodificador2x4.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187816 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador2x4 " "Found entity 1: decodificador2x4" {  } { { "decodificador2x4.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/decodificador2x4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603162187816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaconstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaconstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/somaConstante.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187818 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/somaConstante.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603162187818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file processador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processador-arch_name " "Found design unit 1: processador-arch_name" {  } { { "Processador.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Processador.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187820 ""} { "Info" "ISGN_ENTITY_NAME" "1 processador " "Found entity 1: processador" {  } { { "Processador.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Processador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603162187820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfacechaves.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interfacechaves.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interfaceCHAVES-comportamento " "Found design unit 1: interfaceCHAVES-comportamento" {  } { { "interfaceCHAVES.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/interfaceCHAVES.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187822 ""} { "Info" "ISGN_ENTITY_NAME" "1 interfaceCHAVES " "Found entity 1: interfaceCHAVES" {  } { { "interfaceCHAVES.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/interfaceCHAVES.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603162187822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfaceleds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interfaceleds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interfaceLEDs-comportamento " "Found design unit 1: interfaceLEDs-comportamento" {  } { { "interfaceLEDs.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/interfaceLEDs.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187824 ""} { "Info" "ISGN_ENTITY_NAME" "1 interfaceLEDs " "Found entity 1: interfaceLEDs" {  } { { "interfaceLEDs.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/interfaceLEDs.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603162187824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfacebotoes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interfacebotoes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interfaceBOTOES-comportamento " "Found design unit 1: interfaceBOTOES-comportamento" {  } { { "interfaceBOTOES.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/interfaceBOTOES.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187826 ""} { "Info" "ISGN_ENTITY_NAME" "1 interfaceBOTOES " "Found entity 1: interfaceBOTOES" {  } { { "interfaceBOTOES.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/interfaceBOTOES.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603162187826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/conversorHex7Seg.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187828 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603162187828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico_e_interface.vhd 2 1 " "Found 2 design units, including 1 entities, in source file divisorgenerico_e_interface.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico_e_Interface-interface " "Found design unit 1: divisorGenerico_e_Interface-interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/divisorGenerico_e_Interface.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187830 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico_e_Interface " "Found entity 1: divisorGenerico_e_Interface" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/divisorGenerico_e_Interface.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603162187830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "interfacehex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file interfacehex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 interfaceHEX-comportamento " "Found design unit 1: interfaceHEX-comportamento" {  } { { "interfaceHEX.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/interfaceHEX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187834 ""} { "Info" "ISGN_ENTITY_NAME" "1 interfaceHEX " "Found entity 1: interfaceHEX" {  } { { "interfaceHEX.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/interfaceHEX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603162187834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file flipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-comportamento " "Found design unit 1: flipflop-comportamento" {  } { { "flipflop.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/flipflop.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187838 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "flipflop.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/flipflop.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1603162187838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603162187838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "basedetempo.vhd 0 0 " "Found 0 design units, including 0 entities, in source file basedetempo.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1603162187839 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Clock " "Elaborating entity \"Clock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1603162187903 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[9..2\] Clock.vhd(16) " "Using initial value X (don't care) for net \"LEDR\[9..2\]\" at Clock.vhd(16)" {  } { { "Clock.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 16 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603162187908 "|Clock"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[0\] Clock.vhd(16) " "Using initial value X (don't care) for net \"LEDR\[0\]\" at Clock.vhd(16)" {  } { { "Clock.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 16 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603162187908 "|Clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processador processador:processador " "Elaborating entity \"processador\" for hierarchy \"processador:processador\"" {  } { { "Clock.vhd" "processador" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603162188061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UnidadeControle processador:processador\|UnidadeControle:UC " "Elaborating entity \"UnidadeControle\" for hierarchy \"processador:processador\|UnidadeControle:UC\"" {  } { { "Processador.vhd" "UC" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Processador.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603162188126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaROM processador:processador\|memoriaROM:ROM " "Elaborating entity \"memoriaROM\" for hierarchy \"processador:processador\|memoriaROM:ROM\"" {  } { { "Processador.vhd" "ROM" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Processador.vhd" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603162188128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico processador:processador\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"processador:processador\|registradorGenerico:PC\"" {  } { { "Processador.vhd" "PC" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Processador.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603162188210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante processador:processador\|somaConstante:inc " "Elaborating entity \"somaConstante\" for hierarchy \"processador:processador\|somaConstante:inc\"" {  } { { "Processador.vhd" "inc" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Processador.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603162188212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 processador:processador\|muxGenerico2x1:MUX_PC " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"processador:processador\|muxGenerico2x1:MUX_PC\"" {  } { { "Processador.vhd" "MUX_PC" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Processador.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603162188217 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradoresArqRegReg processador:processador\|bancoRegistradoresArqRegReg:Registradores " "Elaborating entity \"bancoRegistradoresArqRegReg\" for hierarchy \"processador:processador\|bancoRegistradoresArqRegReg:Registradores\"" {  } { { "Processador.vhd" "Registradores" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Processador.vhd" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603162188222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA processador:processador\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"processador:processador\|ULA:ULA\"" {  } { { "Processador.vhd" "ULA" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Processador.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603162188225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop processador:processador\|flipflop:flipflop " "Elaborating entity \"flipflop\" for hierarchy \"processador:processador\|flipflop:flipflop\"" {  } { { "Processador.vhd" "flipflop" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Processador.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603162188230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificador2x4 decodificador2x4:Decoder " "Elaborating entity \"decodificador2x4\" for hierarchy \"decodificador2x4:Decoder\"" {  } { { "Clock.vhd" "Decoder" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603162188237 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "habilitaRAM\[7..1\] decodificador2x4.vhd(13) " "Using initial value X (don't care) for net \"habilitaRAM\[7..1\]\" at decodificador2x4.vhd(13)" {  } { { "decodificador2x4.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/decodificador2x4.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603162188238 "|Clock|decodificador2x4:Decoder"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "numSeletor\[8\] decodificador2x4.vhd(26) " "Using initial value X (don't care) for net \"numSeletor\[8\]\" at decodificador2x4.vhd(26)" {  } { { "decodificador2x4.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/decodificador2x4.vhd" 26 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1603162188238 "|Clock|decodificador2x4:Decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoriaRAM memoriaRAM:RAM " "Elaborating entity \"memoriaRAM\" for hierarchy \"memoriaRAM:RAM\"" {  } { { "Clock.vhd" "RAM" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603162188240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interfaceCHAVES interfaceCHAVES:interfaceChaves " "Elaborating entity \"interfaceCHAVES\" for hierarchy \"interfaceCHAVES:interfaceChaves\"" {  } { { "Clock.vhd" "interfaceChaves" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603162188242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interfaceBOTOES interfaceBOTOES:interfaceBtn " "Elaborating entity \"interfaceBOTOES\" for hierarchy \"interfaceBOTOES:interfaceBtn\"" {  } { { "Clock.vhd" "interfaceBtn" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603162188244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "interfaceHEX interfaceHEX:interfaceHEX " "Elaborating entity \"interfaceHEX\" for hierarchy \"interfaceHEX:interfaceHEX\"" {  } { { "Clock.vhd" "interfaceHEX" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603162188246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg interfaceHEX:interfaceHEX\|conversorHex7Seg:conversorHex0 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"interfaceHEX:interfaceHEX\|conversorHex7Seg:conversorHex0\"" {  } { { "interfaceHEX.vhd" "conversorHex0" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/interfaceHEX.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603162188249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorGenerico_e_Interface divisorGenerico_e_Interface:interfaceBaseTempo " "Elaborating entity \"divisorGenerico_e_Interface\" for hierarchy \"divisorGenerico_e_Interface:interfaceBaseTempo\"" {  } { { "Clock.vhd" "interfaceBaseTempo" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603162188254 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "clockNormal divisorGenerico_e_Interface.vhd(23) " "VHDL Signal Declaration warning at divisorGenerico_e_Interface.vhd(23): used explicit default value for signal \"clockNormal\" because signal was never assigned a value" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/divisorGenerico_e_Interface.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1603162188255 "|Clock|divisorGenerico_e_Interface:interfaceBaseTempo"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "clockAcelerado divisorGenerico_e_Interface.vhd(24) " "VHDL Signal Declaration warning at divisorGenerico_e_Interface.vhd(24): used explicit default value for signal \"clockAcelerado\" because signal was never assigned a value" {  } { { "divisorGenerico_e_Interface.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/divisorGenerico_e_Interface.vhd" 24 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1603162188255 "|Clock|divisorGenerico_e_Interface:interfaceBaseTempo"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memoriaRAM:RAM\|ram " "RAM logic \"memoriaRAM:RAM\|ram\" is uninferred due to asynchronous read logic" {  } { { "memoriaRAM.vhd" "ram" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/memoriaRAM.vhd" 37 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1603162188686 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "processador:processador\|bancoRegistradoresArqRegReg:Registradores\|registrador " "RAM logic \"processador:processador\|bancoRegistradoresArqRegReg:Registradores\|registrador\" is uninferred due to asynchronous read logic" {  } { { "bancoRegistradoresArqRegReg.vhd" "registrador" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/bancoRegistradoresArqRegReg.vhd" 40 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1603162188686 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1603162188686 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "memoriaRAM:RAM\|dado_out\[0\] BarramentoEntrada_t\[0\] " "Removed fan-out from the always-disabled I/O buffer \"memoriaRAM:RAM\|dado_out\[0\]\" to the node \"BarramentoEntrada_t\[0\]\"" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/memoriaRAM.vhd" 24 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603162189428 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "memoriaRAM:RAM\|dado_out\[1\] BarramentoEntrada_t\[1\] " "Removed fan-out from the always-disabled I/O buffer \"memoriaRAM:RAM\|dado_out\[1\]\" to the node \"BarramentoEntrada_t\[1\]\"" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/memoriaRAM.vhd" 24 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603162189428 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "memoriaRAM:RAM\|dado_out\[2\] BarramentoEntrada_t\[2\] " "Removed fan-out from the always-disabled I/O buffer \"memoriaRAM:RAM\|dado_out\[2\]\" to the node \"BarramentoEntrada_t\[2\]\"" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/memoriaRAM.vhd" 24 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603162189428 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "memoriaRAM:RAM\|dado_out\[3\] BarramentoEntrada_t\[3\] " "Removed fan-out from the always-disabled I/O buffer \"memoriaRAM:RAM\|dado_out\[3\]\" to the node \"BarramentoEntrada_t\[3\]\"" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/memoriaRAM.vhd" 24 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603162189428 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "memoriaRAM:RAM\|dado_out\[4\] BarramentoEntrada_t\[4\] " "Removed fan-out from the always-disabled I/O buffer \"memoriaRAM:RAM\|dado_out\[4\]\" to the node \"BarramentoEntrada_t\[4\]\"" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/memoriaRAM.vhd" 24 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603162189428 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "memoriaRAM:RAM\|dado_out\[5\] BarramentoEntrada_t\[5\] " "Removed fan-out from the always-disabled I/O buffer \"memoriaRAM:RAM\|dado_out\[5\]\" to the node \"BarramentoEntrada_t\[5\]\"" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/memoriaRAM.vhd" 24 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603162189428 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "memoriaRAM:RAM\|dado_out\[6\] BarramentoEntrada_t\[6\] " "Removed fan-out from the always-disabled I/O buffer \"memoriaRAM:RAM\|dado_out\[6\]\" to the node \"BarramentoEntrada_t\[6\]\"" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/memoriaRAM.vhd" 24 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603162189428 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "memoriaRAM:RAM\|dado_out\[7\] BarramentoEntrada_t\[7\] " "Removed fan-out from the always-disabled I/O buffer \"memoriaRAM:RAM\|dado_out\[7\]\" to the node \"BarramentoEntrada_t\[7\]\"" {  } { { "memoriaRAM.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/memoriaRAM.vhd" 24 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1603162189428 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1603162189428 ""}
{ "Warning" "WMLS_MLS_OPNDRN_REMOVED_HDR" "" "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" { { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "interfaceCHAVES:interfaceChaves\|saida\[1\] processador:processador\|muxGenerico2x1:MUX_ULA\|saida_MUX\[1\] " "Converted the fanout from the open-drain buffer \"interfaceCHAVES:interfaceChaves\|saida\[1\]\" to the node \"processador:processador\|muxGenerico2x1:MUX_ULA\|saida_MUX\[1\]\" into a wire" {  } { { "interfaceCHAVES.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/interfaceCHAVES.vhd" 16 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1603162189431 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "interfaceCHAVES:interfaceChaves\|saida\[2\] processador:processador\|muxGenerico2x1:MUX_ULA\|saida_MUX\[2\] " "Converted the fanout from the open-drain buffer \"interfaceCHAVES:interfaceChaves\|saida\[2\]\" to the node \"processador:processador\|muxGenerico2x1:MUX_ULA\|saida_MUX\[2\]\" into a wire" {  } { { "interfaceCHAVES.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/interfaceCHAVES.vhd" 16 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1603162189431 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "interfaceCHAVES:interfaceChaves\|saida\[3\] processador:processador\|muxGenerico2x1:MUX_ULA\|saida_MUX\[3\] " "Converted the fanout from the open-drain buffer \"interfaceCHAVES:interfaceChaves\|saida\[3\]\" to the node \"processador:processador\|muxGenerico2x1:MUX_ULA\|saida_MUX\[3\]\" into a wire" {  } { { "interfaceCHAVES.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/interfaceCHAVES.vhd" 16 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1603162189431 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "interfaceCHAVES:interfaceChaves\|saida\[4\] processador:processador\|muxGenerico2x1:MUX_ULA\|saida_MUX\[4\] " "Converted the fanout from the open-drain buffer \"interfaceCHAVES:interfaceChaves\|saida\[4\]\" to the node \"processador:processador\|muxGenerico2x1:MUX_ULA\|saida_MUX\[4\]\" into a wire" {  } { { "interfaceCHAVES.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/interfaceCHAVES.vhd" 16 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1603162189431 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "interfaceCHAVES:interfaceChaves\|saida\[5\] processador:processador\|muxGenerico2x1:MUX_ULA\|saida_MUX\[5\] " "Converted the fanout from the open-drain buffer \"interfaceCHAVES:interfaceChaves\|saida\[5\]\" to the node \"processador:processador\|muxGenerico2x1:MUX_ULA\|saida_MUX\[5\]\" into a wire" {  } { { "interfaceCHAVES.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/interfaceCHAVES.vhd" 16 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1603162189431 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "interfaceCHAVES:interfaceChaves\|saida\[6\] processador:processador\|muxGenerico2x1:MUX_ULA\|saida_MUX\[6\] " "Converted the fanout from the open-drain buffer \"interfaceCHAVES:interfaceChaves\|saida\[6\]\" to the node \"processador:processador\|muxGenerico2x1:MUX_ULA\|saida_MUX\[6\]\" into a wire" {  } { { "interfaceCHAVES.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/interfaceCHAVES.vhd" 16 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1603162189431 ""} { "Warning" "WMLS_MLS_OPNDRN_REMOVED" "interfaceCHAVES:interfaceChaves\|saida\[7\] processador:processador\|muxGenerico2x1:MUX_Im\|saida_MUX\[7\] " "Converted the fanout from the open-drain buffer \"interfaceCHAVES:interfaceChaves\|saida\[7\]\" to the node \"processador:processador\|muxGenerico2x1:MUX_Im\|saida_MUX\[7\]\" into a wire" {  } { { "interfaceCHAVES.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/interfaceCHAVES.vhd" 16 -1 0 } }  } 0 13051 "Converted the fanout from the open-drain buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1603162189431 ""}  } {  } 0 13050 "Open-drain buffer(s) that do not directly drive top-level pin(s) are removed" 0 0 "Analysis & Synthesis" 0 -1 1603162189431 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "interfaceCHAVES:interfaceChaves\|saida\[0\] processador:processador\|muxGenerico2x1:MUX_ULA\|saida_MUX\[0\] " "Converted the fan-out from the tri-state buffer \"interfaceCHAVES:interfaceChaves\|saida\[0\]\" to the node \"processador:processador\|muxGenerico2x1:MUX_ULA\|saida_MUX\[0\]\" into an OR gate" {  } { { "interfaceCHAVES.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/interfaceCHAVES.vhd" 16 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1603162189431 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1603162189431 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Clock.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603162194121 "|Clock|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Clock.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603162194121 "|Clock|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Clock.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603162194121 "|Clock|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Clock.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603162194121 "|Clock|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Clock.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603162194121 "|Clock|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Clock.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603162194121 "|Clock|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Clock.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603162194121 "|Clock|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Clock.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603162194121 "|Clock|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Clock.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603162194121 "|Clock|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "enderecoRAMROM_DEBUG\[7\] GND " "Pin \"enderecoRAMROM_DEBUG\[7\]\" is stuck at GND" {  } { { "Clock.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1603162194121 "|Clock|enderecoRAMROM_DEBUG[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1603162194121 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1603162194227 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1603162195396 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1603162195396 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "11 " "Design contains 11 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "Clock.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603162195985 "|Clock|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "Clock.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603162195985 "|Clock|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_RESET_N " "No output dependent on input pin \"FPGA_RESET_N\"" {  } { { "Clock.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603162195985 "|Clock|FPGA_RESET_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "Clock.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603162195985 "|Clock|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "Clock.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603162195985 "|Clock|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "Clock.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603162195985 "|Clock|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "Clock.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603162195985 "|Clock|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "Clock.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603162195985 "|Clock|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "Clock.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603162195985 "|Clock|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Clock.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603162195985 "|Clock|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Clock.vhd" "" { Text "C:/Users/Luiza Silveira/Desktop/INSPER/6semestre/DesingComp/P1_DesComp/Clock.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1603162195985 "|Clock|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1603162195985 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "499 " "Implemented 499 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1603162195989 ""} { "Info" "ICUT_CUT_TM_OPINS" "110 " "Implemented 110 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1603162195989 ""} { "Info" "ICUT_CUT_TM_LCELLS" "373 " "Implemented 373 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1603162195989 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1603162195989 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 49 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 49 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1603162196216 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 19 23:49:56 2020 " "Processing ended: Mon Oct 19 23:49:56 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1603162196216 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1603162196216 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1603162196216 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1603162196216 ""}
