

================================================================
== Vivado HLS Report for 'mvprod_layer_1'
================================================================
* Date:           Sat Oct 26 14:05:40 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        mlp
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k325tffg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|     3.286|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  60201|  60201|  60201|  60201|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- outer   |  60200|  60200|      2408|          -|          -|    25|    no    |
        | + inner  |   2406|   2406|         6|          -|          -|   401|    no    |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      1|       -|       -|
|Expression       |        -|      -|       0|     141|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      73|
|Register         |        -|      -|     121|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      1|     121|     214|
+-----------------+---------+-------+--------+--------+
|Available        |      890|    840|  407600|  203800|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+--------------+
    |         Instance        |        Module        |  Expression  |
    +-------------------------+----------------------+--------------+
    |mlp_mac_muladd_18bkb_U1  |mlp_mac_muladd_18bkb  | i0 + i1 * i2 |
    +-------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |m_2_fu_150_p2       |     +    |      0|  0|  15|           5|           1|
    |n_2_fu_167_p2       |     +    |      0|  0|  16|           9|           1|
    |next_mul_fu_138_p2  |     +    |      0|  0|  21|          14|           9|
    |tmp_7_fu_177_p2     |     +    |      0|  0|  21|          14|          14|
    |tmp_1_fu_183_p2     |   icmp   |      0|  0|  13|           9|           1|
    |tmp_5_fu_198_p2     |   icmp   |      0|  0|  13|           9|           8|
    |tmp_8_fu_161_p2     |   icmp   |      0|  0|  13|           9|           8|
    |tmp_fu_144_p2       |   icmp   |      0|  0|  11|           5|           4|
    |tmp_10_fu_215_p3    |  select  |      0|  0|  18|           1|           1|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0| 141|          75|          47|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |acc_V_2_fu_56    |   9|          2|   18|         36|
    |ap_NS_fsm        |  37|          9|    1|          9|
    |m_reg_98         |   9|          2|    5|         10|
    |n_reg_121        |   9|          2|    9|         18|
    |phi_mul_reg_109  |   9|          2|   14|         28|
    +-----------------+----+-----------+-----+-----------+
    |Total            |  73|         17|   47|        101|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |acc_V_2_fu_56          |  18|   0|   18|          0|
    |acc_V_reg_323          |  18|   0|   18|          0|
    |ap_CS_fsm              |   8|   0|    8|          0|
    |m_2_reg_271            |   5|   0|    5|          0|
    |m_reg_98               |   5|   0|    5|          0|
    |n_2_reg_284            |   9|   0|    9|          0|
    |n_reg_121              |   9|   0|    9|          0|
    |next_mul_reg_263       |  14|   0|   14|          0|
    |phi_mul_reg_109        |  14|   0|   14|          0|
    |result_V_addr_reg_276  |   5|   0|    5|          0|
    |tmp_1_reg_294          |   1|   0|    1|          0|
    |tmp_5_reg_309          |   1|   0|    1|          0|
    |tmp_7_reg_289          |  14|   0|   14|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 121|   0|  121|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-------------------+-----+-----+------------+----------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | mvprod_layer_1 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | mvprod_layer_1 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | mvprod_layer_1 | return value |
|ap_done            | out |    1| ap_ctrl_hs | mvprod_layer_1 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | mvprod_layer_1 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | mvprod_layer_1 | return value |
|matrix_V_address0  | out |   14|  ap_memory |    matrix_V    |     array    |
|matrix_V_ce0       | out |    1|  ap_memory |    matrix_V    |     array    |
|matrix_V_q0        |  in |   18|  ap_memory |    matrix_V    |     array    |
|input_V_address0   | out |    9|  ap_memory |     input_V    |     array    |
|input_V_ce0        | out |    1|  ap_memory |     input_V    |     array    |
|input_V_q0         |  in |   18|  ap_memory |     input_V    |     array    |
|result_V_address0  | out |    5|  ap_memory |    result_V    |     array    |
|result_V_ce0       | out |    1|  ap_memory |    result_V    |     array    |
|result_V_we0       | out |    1|  ap_memory |    result_V    |     array    |
|result_V_d0        | out |   18|  ap_memory |    result_V    |     array    |
+-------------------+-----+-----+------------+----------------+--------------+

