Reading resource constraints from resources/vlsi/fpga_4Mul

Available resources:
RES00:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES01:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES02:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES03:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES04:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES05:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES06:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES07:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES08:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES09:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES10:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES11:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES12:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES13:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES14:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES15:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES16:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES17:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES18:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES19:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES20:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES21:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES22:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES23:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES24:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES25:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES26:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES27:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES28:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES29:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES30:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES31:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES32:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES33:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES34:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES35:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES36:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES37:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES38:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES39:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES40:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES41:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES42:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES43:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES44:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES45:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES46:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES47:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES48:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES49:		Shift, Other, And, Or, Cmp, Add, Sub, 
RES50:		Mem, 
RES51:		Mem, 
RES52:		Div, Mul, 
RES53:		Div, Mul, 
RES54:		Div, Mul, 
RES55:		Div, Mul, 

Available operations:
Mem:		RES50, RES51, 
Add:		RES00, RES01, RES02, RES03, RES04, RES05, RES06, RES07, RES08, RES09, RES10, RES11, RES12, RES13, RES14, RES15, RES16, RES17, RES18, RES19, RES20, RES21, RES22, RES23, RES24, RES25, RES26, RES27, RES28, RES29, RES30, RES31, RES32, RES33, RES34, RES35, RES36, RES37, RES38, RES39, RES40, RES41, RES42, RES43, RES44, RES45, RES46, RES47, RES48, RES49, 
Sub:		RES00, RES01, RES02, RES03, RES04, RES05, RES06, RES07, RES08, RES09, RES10, RES11, RES12, RES13, RES14, RES15, RES16, RES17, RES18, RES19, RES20, RES21, RES22, RES23, RES24, RES25, RES26, RES27, RES28, RES29, RES30, RES31, RES32, RES33, RES34, RES35, RES36, RES37, RES38, RES39, RES40, RES41, RES42, RES43, RES44, RES45, RES46, RES47, RES48, RES49, 
Mul:		RES52, RES53, RES54, RES55, 
Div:		RES52, RES53, RES54, RES55, 
Shift:		RES00, RES01, RES02, RES03, RES04, RES05, RES06, RES07, RES08, RES09, RES10, RES11, RES12, RES13, RES14, RES15, RES16, RES17, RES18, RES19, RES20, RES21, RES22, RES23, RES24, RES25, RES26, RES27, RES28, RES29, RES30, RES31, RES32, RES33, RES34, RES35, RES36, RES37, RES38, RES39, RES40, RES41, RES42, RES43, RES44, RES45, RES46, RES47, RES48, RES49, 
And:		RES00, RES01, RES02, RES03, RES04, RES05, RES06, RES07, RES08, RES09, RES10, RES11, RES12, RES13, RES14, RES15, RES16, RES17, RES18, RES19, RES20, RES21, RES22, RES23, RES24, RES25, RES26, RES27, RES28, RES29, RES30, RES31, RES32, RES33, RES34, RES35, RES36, RES37, RES38, RES39, RES40, RES41, RES42, RES43, RES44, RES45, RES46, RES47, RES48, RES49, 
Or:		RES00, RES01, RES02, RES03, RES04, RES05, RES06, RES07, RES08, RES09, RES10, RES11, RES12, RES13, RES14, RES15, RES16, RES17, RES18, RES19, RES20, RES21, RES22, RES23, RES24, RES25, RES26, RES27, RES28, RES29, RES30, RES31, RES32, RES33, RES34, RES35, RES36, RES37, RES38, RES39, RES40, RES41, RES42, RES43, RES44, RES45, RES46, RES47, RES48, RES49, 
Cmp:		RES00, RES01, RES02, RES03, RES04, RES05, RES06, RES07, RES08, RES09, RES10, RES11, RES12, RES13, RES14, RES15, RES16, RES17, RES18, RES19, RES20, RES21, RES22, RES23, RES24, RES25, RES26, RES27, RES28, RES29, RES30, RES31, RES32, RES33, RES34, RES35, RES36, RES37, RES38, RES39, RES40, RES41, RES42, RES43, RES44, RES45, RES46, RES47, RES48, RES49, 
Other:		RES00, RES01, RES02, RES03, RES04, RES05, RES06, RES07, RES08, RES09, RES10, RES11, RES12, RES13, RES14, RES15, RES16, RES17, RES18, RES19, RES20, RES21, RES22, RES23, RES24, RES25, RES26, RES27, RES28, RES29, RES30, RES31, RES32, RES33, RES34, RES35, RES36, RES37, RES38, RES39, RES40, RES41, RES42, RES43, RES44, RES45, RES46, RES47, RES48, RES49, 
Slack:		
A:		
B:		

PARSING INPUT GRAPH: graphs/timeout/TwofishEngine-encryptBlock-90-1017.dot
DOING ASAP SCHEDULE
Found schedule of length 76 with 250 nodes

n74--167:IUSHR : [0:0]
n86--228:IUSHR : [0:0]
n34--268:DMA_LOAD(ref) : [0:1]
n67--296:ISHL : [0:0]
n66--550:IADD : [0:0]
n68--301:IUSHR : [0:0]
n199--127:IUSHR : [0:0]
n240--147:IUSHR : [0:0]
n38--527:IUSHR : [0:0]
n37--522:ISHL : [0:0]
n235--194:IUSHR : [0:0]
n236--273:IADD : [0:0]
n17--105:DMA_LOAD(ref) : [0:1]
n148--114:IAND : [0:0]
n233--248:IUSHR : [0:0]
n222--212:IAND : [0:0]
n249--95:IFGE : [0:0]
n70--232:IAND : [1:1]
n6--252:IAND : [1:1]
n180--213:IMUL : [1:4]
n73--171:IAND : [1:1]
n65--1013:IADD : [1:1]
n36--528:IOR : [1:1]
n165--316:IADD : [1:1]
n27--302:IOR : [1:1]
n152--131:IAND : [1:1]
n147--115:IMUL : [1:4]
n218--151:IAND : [1:1]
n248--558:IFGE : [1:1]
n215--198:IAND : [1:1]
n69--233:IMUL : [2:5]
n220--172:IMUL : [2:5]
n79--276:DMA_LOAD : [2:3]
n230--319:DMA_LOAD : [2:3]
n164--499:IADD : [2:2]
n156--502:DMA_LOAD : [2:3]
n5--253:IMUL : [2:5]
n146--199:IMUL : [2:5]
n217--152:IMUL : [2:5]
n32--132:IMUL : [2:5]
n182--542:IADD : [3:3]
n160--545:DMA_LOAD : [3:4]
n56--736:IADD : [4:4]
n209--739:DMA_LOAD : [4:5]
n142--116:IADD : [5:5]
n179--214:IADD : [5:5]
n109--782:DMA_LOAD : [5:6]
n55--779:IADD : [5:5]
n221--153:IADD : [6:6]
n35--962:IADD : [6:6]
n141--117:DMA_LOAD : [6:7]
n225--234:IADD : [6:6]
n145--200:IADD : [6:6]
n205--173:IADD : [6:6]
n62--254:IADD : [6:6]
n238--215:DMA_LOAD : [6:7]
n31--133:IADD : [6:6]
n11--965:DMA_LOAD : [6:7]
n210--201:DMA_LOAD : [7:8]
n90--235:DMA_LOAD : [7:8]
n4--1008:DMA_LOAD : [7:8]
n157--1005:IADD : [7:7]
n61--255:DMA_LOAD : [7:8]
n204--174:DMA_LOAD : [7:8]
n106--154:DMA_LOAD : [7:8]
n193--134:DMA_LOAD : [7:8]
n105--135:IXOR : [9:9]
n89--216:IXOR : [9:9]
n104--155:IXOR : [10:10]
n88--236:IXOR : [10:10]
n130--256:IXOR : [11:11]
n189--175:IXOR : [11:11]
n129--308:IMUL : [12:15]
n195--266:IADD : [12:12]
n194--277:IADD : [13:13]
n111--278:IXOR : [14:14]
n110--284:IUSHR : [15:15]
n226--289:ISHL : [15:15]
n188--309:IADD : [16:16]
n127--290:IOR : [16:16]
n28--320:IADD : [17:17]
n126--393:IUSHR : [17:17]
n83--340:IAND : [17:17]
n8--373:IUSHR : [17:17]
n172--353:IUSHR : [17:17]
n26--321:IXOR : [18:18]
n82--341:IMUL : [18:21]
n7--377:IAND : [18:18]
n85--397:IAND : [18:18]
n171--357:IAND : [18:18]
n163--454:IUSHR : [19:19]
n15--438:IAND : [19:19]
n120--764:IUSHR : [19:19]
n107--378:IMUL : [19:22]
n190--358:IMUL : [19:22]
n119--759:ISHL : [19:19]
n138--420:IUSHR : [19:19]
n84--398:IMUL : [19:22]
n42--474:IUSHR : [19:19]
n14--439:IMUL : [20:23]
n1--458:IAND : [20:20]
n118--765:IOR : [20:20]
n41--478:IAND : [20:20]
n128--424:IAND : [20:20]
n0--459:IMUL : [21:24]
n53--479:IMUL : [21:24]
n78--425:IMUL : [21:24]
n117--342:IADD : [22:22]
n198--359:IADD : [23:23]
n229--399:IADD : [23:23]
n116--343:DMA_LOAD : [23:24]
n192--379:IADD : [23:23]
n197--360:DMA_LOAD : [24:25]
n247--380:DMA_LOAD : [24:25]
n92--400:DMA_LOAD : [24:25]
n227--440:IADD : [24:24]
n52--480:IADD : [25:25]
n54--460:IADD : [25:25]
n161--441:DMA_LOAD : [25:26]
n77--426:IADD : [25:25]
n242--481:DMA_LOAD : [26:27]
n115--427:DMA_LOAD : [26:27]
n239--361:IXOR : [26:26]
n98--461:DMA_LOAD : [26:27]
n91--381:IXOR : [27:27]
n46--401:IXOR : [28:28]
n97--442:IXOR : [28:28]
n96--462:IXOR : [29:29]
n151--482:IXOR : [30:30]
n47--534:IMUL : [31:34]
n150--492:IADD : [31:31]
n51--503:IADD : [32:32]
n50--504:IXOR : [33:33]
n185--515:ISHL : [34:34]
n184--510:IUSHR : [34:34]
n45--535:IADD : [35:35]
n33--516:IOR : [35:35]
n121--630:IUSHR : [36:36]
n125--610:IUSHR : [36:36]
n149--546:IADD : [36:36]
n237--590:IUSHR : [36:36]
n22--577:IAND : [36:36]
n143--594:IAND : [37:37]
n246--634:IAND : [37:37]
n124--614:IAND : [37:37]
n76--547:IXOR : [37:37]
n21--578:IMUL : [37:40]
n232--691:IUSHR : [38:38]
n24--595:IMUL : [38:41]
n214--711:IUSHR : [38:38]
n159--615:IMUL : [38:41]
n228--985:ISHL : [38:38]
n191--635:IMUL : [38:41]
n75--657:IUSHR : [38:38]
n162--675:IAND : [38:38]
n181--990:IUSHR : [38:38]
n231--695:IAND : [39:39]
n213--715:IAND : [39:39]
n169--991:IOR : [39:39]
n112--661:IAND : [39:39]
n223--676:IMUL : [39:42]
n187--696:IMUL : [40:43]
n25--716:IMUL : [40:43]
n243--662:IMUL : [40:43]
n49--579:IADD : [41:41]
n48--580:DMA_LOAD : [42:43]
n158--616:IADD : [42:42]
n123--636:IADD : [42:42]
n23--596:IADD : [42:42]
n122--637:DMA_LOAD : [43:44]
n175--677:IADD : [43:43]
n167--597:DMA_LOAD : [43:44]
n212--617:DMA_LOAD : [43:44]
n174--678:DMA_LOAD : [44:45]
n136--697:IADD : [44:44]
n18--717:IADD : [44:44]
n245--663:IADD : [44:44]
n58--698:DMA_LOAD : [45:46]
n166--598:IXOR : [45:45]
n16--718:DMA_LOAD : [45:46]
n216--664:DMA_LOAD : [45:46]
n211--618:IXOR : [46:46]
n57--679:IXOR : [47:47]
n94--638:IXOR : [47:47]
n30--699:IXOR : [48:48]
n29--719:IXOR : [49:49]
n144--729:IADD : [50:50]
n95--771:IMUL : [50:53]
n208--740:IADD : [51:51]
n219--741:IXOR : [52:52]
n139--747:IUSHR : [53:53]
n140--752:ISHL : [53:53]
n13--753:IOR : [54:54]
n93--772:IADD : [54:54]
n108--783:IADD : [55:55]
n207--803:IAND : [55:55]
n63--856:IUSHR : [55:55]
n40--816:IUSHR : [55:55]
n12--836:IUSHR : [55:55]
n133--860:IAND : [56:56]
n114--784:IXOR : [56:56]
n39--820:IAND : [56:56]
n203--840:IAND : [56:56]
n206--804:IMUL : [56:59]
n196--917:IUSHR : [57:57]
n186--937:IUSHR : [57:57]
n224--883:IUSHR : [57:57]
n202--841:IMUL : [57:60]
n113--901:IAND : [57:57]
n72--821:IMUL : [57:60]
n173--861:IMUL : [57:60]
n132--941:IAND : [58:58]
n135--887:IAND : [58:58]
n60--921:IAND : [58:58]
n170--902:IMUL : [58:61]
n131--942:IMUL : [59:62]
n59--922:IMUL : [59:62]
n134--888:IMUL : [59:62]
n183--805:IADD : [60:60]
n137--862:IADD : [61:61]
n102--806:DMA_LOAD : [61:62]
n71--822:IADD : [61:61]
n44--842:IADD : [61:61]
n103--823:DMA_LOAD : [62:63]
n200--903:IADD : [62:62]
n81--863:DMA_LOAD : [62:63]
n43--843:DMA_LOAD : [62:63]
n100--943:IADD : [63:63]
n241--889:IADD : [63:63]
n201--923:IADD : [63:63]
n234--904:DMA_LOAD : [63:64]
n244--890:DMA_LOAD : [64:65]
n178--924:DMA_LOAD : [64:65]
n101--824:IXOR : [64:64]
n99--944:DMA_LOAD : [64:65]
n80--844:IXOR : [65:65]
n177--905:IXOR : [66:66]
n19--864:IXOR : [66:66]
n176--925:IXOR : [67:67]
n20--945:IXOR : [68:68]
n87--997:IMUL : [69:72]
n10--955:IADD : [69:69]
n9--966:IADD : [70:70]
n64--967:IXOR : [71:71]
n154--973:IUSHR : [72:72]
n155--978:ISHL : [72:72]
n153--979:IOR : [73:73]
n3--998:IADD : [73:73]
n2--1009:IADD : [74:74]
n168--1010:IXOR : [75:75]

FINISHED ASAP SCHEDULE

DOING NORMAL ALAP SCHEDULE
Found schedule of length 76 with 250 nodes

n235--194:IUSHR : [0:0]
n222--212:IAND : [1:1]
n215--198:IAND : [1:1]
n86--228:IUSHR : [1:1]
n70--232:IAND : [2:2]
n233--248:IUSHR : [2:2]
n146--199:IMUL : [2:5]
n180--213:IMUL : [2:5]
n69--233:IMUL : [3:6]
n6--252:IAND : [3:3]
n199--127:IUSHR : [4:4]
n5--253:IMUL : [4:7]
n240--147:IUSHR : [5:5]
n152--131:IAND : [5:5]
n17--105:DMA_LOAD(ref) : [5:6]
n148--114:IAND : [5:5]
n147--115:IMUL : [6:9]
n145--200:IADD : [6:6]
n179--214:IADD : [6:6]
n218--151:IAND : [6:6]
n74--167:IUSHR : [6:6]
n32--132:IMUL : [6:9]
n210--201:DMA_LOAD : [7:8]
n225--234:IADD : [7:7]
n217--152:IMUL : [7:10]
n238--215:DMA_LOAD : [7:8]
n73--171:IAND : [7:7]
n220--172:IMUL : [8:11]
n90--235:DMA_LOAD : [8:9]
n62--254:IADD : [8:8]
n61--255:DMA_LOAD : [9:10]
n89--216:IXOR : [9:9]
n142--116:IADD : [10:10]
n31--133:IADD : [10:10]
n88--236:IXOR : [10:10]
n221--153:IADD : [11:11]
n130--256:IXOR : [11:11]
n141--117:DMA_LOAD : [11:12]
n193--134:DMA_LOAD : [11:12]
n129--308:IMUL : [12:15]
n106--154:DMA_LOAD : [12:13]
n205--173:IADD : [12:12]
n204--174:DMA_LOAD : [13:14]
n105--135:IXOR : [13:13]
n34--268:DMA_LOAD(ref) : [13:14]
n236--273:IADD : [14:14]
n104--155:IXOR : [14:14]
n230--319:DMA_LOAD : [15:16]
n189--175:IXOR : [15:15]
n68--301:IUSHR : [16:16]
n188--309:IADD : [16:16]
n67--296:ISHL : [16:16]
n79--276:DMA_LOAD : [17:18]
n27--302:IOR : [17:17]
n28--320:IADD : [17:17]
n26--321:IXOR : [18:18]
n195--266:IADD : [18:18]
n138--420:IUSHR : [19:19]
n194--277:IADD : [19:19]
n111--278:IXOR : [20:20]
n163--454:IUSHR : [20:20]
n15--438:IAND : [20:20]
n128--424:IAND : [20:20]
n14--439:IMUL : [21:24]
n110--284:IUSHR : [21:21]
n1--458:IAND : [21:21]
n226--289:ISHL : [21:21]
n42--474:IUSHR : [21:21]
n78--425:IMUL : [21:24]
n0--459:IMUL : [22:25]
n41--478:IAND : [22:22]
n127--290:IOR : [22:22]
n172--353:IUSHR : [23:23]
n53--479:IMUL : [23:26]
n83--340:IAND : [24:24]
n8--373:IUSHR : [24:24]
n171--357:IAND : [24:24]
n126--393:IUSHR : [25:25]
n190--358:IMUL : [25:28]
n7--377:IAND : [25:25]
n82--341:IMUL : [25:28]
n227--440:IADD : [25:25]
n77--426:IADD : [25:25]
n115--427:DMA_LOAD : [26:27]
n107--378:IMUL : [26:29]
n85--397:IAND : [26:26]
n54--460:IADD : [26:26]
n161--441:DMA_LOAD : [26:27]
n52--480:IADD : [27:27]
n84--398:IMUL : [27:30]
n98--461:DMA_LOAD : [27:28]
n242--481:DMA_LOAD : [28:29]
n97--442:IXOR : [28:28]
n198--359:IADD : [29:29]
n96--462:IXOR : [29:29]
n117--342:IADD : [29:29]
n197--360:DMA_LOAD : [30:31]
n116--343:DMA_LOAD : [30:31]
n151--482:IXOR : [30:30]
n192--379:IADD : [30:30]
n47--534:IMUL : [31:34]
n247--380:DMA_LOAD : [31:32]
n229--399:IADD : [31:31]
n165--316:IADD : [32:32]
n92--400:DMA_LOAD : [32:33]
n239--361:IXOR : [32:32]
n164--499:IADD : [33:33]
n91--381:IXOR : [33:33]
n46--401:IXOR : [34:34]
n160--545:DMA_LOAD : [34:35]
n38--527:IUSHR : [35:35]
n37--522:ISHL : [35:35]
n45--535:IADD : [35:35]
n36--528:IOR : [36:36]
n156--502:DMA_LOAD : [36:37]
n149--546:IADD : [36:36]
n76--547:IXOR : [37:37]
n150--492:IADD : [37:37]
n51--503:IADD : [38:38]
n75--657:IUSHR : [38:38]
n232--691:IUSHR : [39:39]
n112--661:IAND : [39:39]
n50--504:IXOR : [39:39]
n162--675:IAND : [39:39]
n231--695:IAND : [40:40]
n243--662:IMUL : [40:43]
n185--515:ISHL : [40:40]
n214--711:IUSHR : [40:40]
n223--676:IMUL : [40:43]
n184--510:IUSHR : [40:40]
n187--696:IMUL : [41:44]
n213--715:IAND : [41:41]
n33--516:IOR : [41:41]
n25--716:IMUL : [42:45]
n237--590:IUSHR : [42:42]
n143--594:IAND : [43:43]
n125--610:IUSHR : [43:43]
n22--577:IAND : [43:43]
n121--630:IUSHR : [44:44]
n24--595:IMUL : [44:47]
n175--677:IADD : [44:44]
n245--663:IADD : [44:44]
n124--614:IAND : [44:44]
n21--578:IMUL : [44:47]
n174--678:DMA_LOAD : [45:46]
n136--697:IADD : [45:45]
n246--634:IAND : [45:45]
n159--615:IMUL : [45:48]
n216--664:DMA_LOAD : [45:46]
n58--698:DMA_LOAD : [46:47]
n18--717:IADD : [46:46]
n191--635:IMUL : [46:49]
n57--679:IXOR : [47:47]
n16--718:DMA_LOAD : [47:48]
n49--579:IADD : [48:48]
n30--699:IXOR : [48:48]
n23--596:IADD : [48:48]
n48--580:DMA_LOAD : [49:50]
n29--719:IXOR : [49:49]
n158--616:IADD : [49:49]
n167--597:DMA_LOAD : [49:50]
n123--636:IADD : [50:50]
n212--617:DMA_LOAD : [50:51]
n95--771:IMUL : [50:53]
n122--637:DMA_LOAD : [51:52]
n166--598:IXOR : [51:51]
n182--542:IADD : [51:51]
n211--618:IXOR : [52:52]
n56--736:IADD : [52:52]
n94--638:IXOR : [53:53]
n109--782:DMA_LOAD : [53:54]
n209--739:DMA_LOAD : [53:54]
n144--729:IADD : [54:54]
n120--764:IUSHR : [54:54]
n119--759:ISHL : [54:54]
n93--772:IADD : [54:54]
n118--765:IOR : [55:55]
n108--783:IADD : [55:55]
n208--740:IADD : [55:55]
n114--784:IXOR : [56:56]
n219--741:IXOR : [56:56]
n224--883:IUSHR : [57:57]
n139--747:IUSHR : [57:57]
n140--752:ISHL : [57:57]
n13--753:IOR : [58:58]
n196--917:IUSHR : [58:58]
n135--887:IAND : [58:58]
n113--901:IAND : [58:58]
n186--937:IUSHR : [59:59]
n134--888:IMUL : [59:62]
n60--921:IAND : [59:59]
n40--816:IUSHR : [59:59]
n170--902:IMUL : [59:62]
n132--941:IAND : [60:60]
n59--922:IMUL : [60:63]
n39--820:IAND : [60:60]
n207--803:IAND : [60:60]
n12--836:IUSHR : [60:60]
n131--942:IMUL : [61:64]
n203--840:IAND : [61:61]
n72--821:IMUL : [61:64]
n206--804:IMUL : [61:64]
n63--856:IUSHR : [61:61]
n133--860:IAND : [62:62]
n202--841:IMUL : [62:65]
n241--889:IADD : [63:63]
n200--903:IADD : [63:63]
n173--861:IMUL : [63:66]
n244--890:DMA_LOAD : [64:65]
n234--904:DMA_LOAD : [64:65]
n201--923:IADD : [64:64]
n100--943:IADD : [65:65]
n178--924:DMA_LOAD : [65:66]
n71--822:IADD : [65:65]
n183--805:IADD : [65:65]
n177--905:IXOR : [66:66]
n103--823:DMA_LOAD : [66:67]
n102--806:DMA_LOAD : [66:67]
n99--944:DMA_LOAD : [66:67]
n44--842:IADD : [66:66]
n176--925:IXOR : [67:67]
n137--862:IADD : [67:67]
n43--843:DMA_LOAD : [67:68]
n81--863:DMA_LOAD : [68:69]
n101--824:IXOR : [68:68]
n20--945:IXOR : [68:68]
n80--844:IXOR : [69:69]
n87--997:IMUL : [69:72]
n55--779:IADD : [69:69]
n19--864:IXOR : [70:70]
n11--965:DMA_LOAD : [70:71]
n35--962:IADD : [71:71]
n10--955:IADD : [71:71]
n4--1008:DMA_LOAD : [72:73]
n9--966:IADD : [72:72]
n3--998:IADD : [73:73]
n228--985:ISHL : [73:73]
n64--967:IXOR : [73:73]
n181--990:IUSHR : [73:73]
n154--973:IUSHR : [74:74]
n155--978:ISHL : [74:74]
n169--991:IOR : [74:74]
n2--1009:IADD : [74:74]
n66--550:IADD : [74:74]
n153--979:IOR : [75:75]
n157--1005:IADD : [75:75]
n168--1010:IXOR : [75:75]
n248--558:IFGE : [75:75]
n249--95:IFGE : [75:75]
n65--1013:IADD : [75:75]

FINISHED ALAP SCHEDULE

