LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
# CONTEXT 0
CPU 1 0
CPU 2 0
CPU 3 0
CPU 4 0
CPU 5 0
CPU 6 0
CPU 7 0
CPU 8 0
BLOCK 9 0
# CONTEXT 9
UNBLOCK 10 0
CPU 10 1
CPU 11 1
CPU 12 1
CPU 13 1
CPU 14 1
CPU 15 1
CPU 16 1
CPU 17 1
BLOCK 18 1
# CONTEXT 18
UNBLOCK 19 1
CPU 19 2
CPU 20 2
BLOCK 21 2
# CONTEXT 21
UNBLOCK 22 2
CPU 22 3
CPU 23 3
CPU 24 3
BLOCK 25 3
# CONTEXT 25
UNBLOCK 26 3
CPU 26 4
CPU 27 4
CPU 28 4
CPU 29 4
CPU 30 4
CPU 31 4
CPU 32 4
CPU 33 4
CPU 34 4
CPU 35 4
CPU 36 4
BLOCK 37 4
# CONTEXT 37
UNBLOCK 38 4
CPU 38 5
CPU 39 5
CPU 40 5
CPU 41 5
CPU 42 5
CPU 43 5
CPU 44 5
BLOCK 45 5
# CONTEXT 45
UNBLOCK 46 5
CPU 46 0
CPU 47 0
EXIT 48 0
# CONTEXT 48
CPU 49 1
CPU 50 1
CPU 51 1
CPU 52 1
CPU 53 1
CPU 54 1
CPU 55 1
CPU 56 1
BLOCK 57 1
# CONTEXT 57
UNBLOCK 58 1
CPU 58 2
CPU 59 2
CPU 60 2
CPU 61 2
BLOCK 62 2
# CONTEXT 62
UNBLOCK 63 2
CPU 63 3
CPU 64 3
CPU 65 3
CPU 66 3
BLOCK 67 3
# CONTEXT 67
UNBLOCK 68 3
CPU 68 4
CPU 69 4
CPU 70 4
CPU 71 4
CPU 72 4
CPU 73 4
CPU 74 4
CPU 75 4
CPU 76 4
BLOCK 77 4
# CONTEXT 77
UNBLOCK 78 4
CPU 78 5
CPU 79 5
CPU 80 5
CPU 81 5
EXIT 82 5
# CONTEXT 82
CPU 83 1
CPU 84 1
CPU 85 1
EXIT 86 1
# CONTEXT 86
CPU 87 2
BLOCK 88 2
# CONTEXT 88
UNBLOCK 89 2
CPU 89 3
CPU 90 3
CPU 91 3
CPU 92 3
BLOCK 93 3
# CONTEXT 93
UNBLOCK 94 3
CPU 94 4
CPU 95 4
CPU 96 4
CPU 97 4
CPU 98 4
CPU 99 4
EXIT 100 4
# CONTEXT 100
CPU 101 2
CPU 102 2
CPU 103 2
CPU 104 2
EXIT 105 2
# CONTEXT 105
CPU 106 3
CPU 107 3
CPU 108 3
CPU 109 3
EXIT 110 3
# CONTEXT 110
CPU 111 -1
