Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Tue Apr 27 11:04:32 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    77 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    19 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             999 |          298 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             248 |           74 |
| Yes          | No                    | No                     |             693 |          187 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               7 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                                            Enable Signal                                                            |                                                                                                          Set/Reset Signal                                                                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/BMA_EXP_DELAY/i_pipe/O[2]                                                                      |                1 |              4 |         4.00 |
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].DEL_SHIFT/i_pipe/opt_has_pipe.first_q[54]_i_1__1_n_0 |                2 |              4 |         2.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state15                                                                                              | bd_0_i/hls_inst/inst/val_1_reg_733[7]                                                                                                                                                                                              |                7 |              7 |         1.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state16                                                                                              |                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_fu_187_ap_start                                                                                            |                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state8                                                                                               |                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state7                                                                                               |                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/srem_9ns_32ns_8_13_seq_1_U7/fn1_srem_9ns_32ns_8_13_seq_1_div_U/fn1_srem_9ns_32ns_8_13_seq_1_div_u_0/E[0]       |                                                                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state4                                                                                               |                                                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[0]                                                                                  |                4 |             11 |         2.75 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_17ns_64ns_17_21_seq_1_U5/fn1_sdiv_17ns_64ns_17_21_seq_1_div_U/fn1_sdiv_17ns_64ns_17_21_seq_1_div_u_0/E[0] |                                                                                                                                                                                                                                    |                5 |             17 |         3.40 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state22                                                                                              |                                                                                                                                                                                                                                    |                5 |             18 |         3.60 |
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/uitodp_32ns_64_6_no_dsp_1_U3/fn1_ap_uitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]_0                                                      |                8 |             25 |         3.12 |
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/sitodp_32s_64_6_no_dsp_1_U4/fn1_ap_sitodp_4_no_dsp_32_u/inst/i_synth/FIX_TO_FLT_OP.SPD.OP/EXP/ZERO_DELAY/i_pipe/op_state[0]                                                                                   |                8 |             31 |         3.88 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state38                                                                                              |                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state37                                                                                              |                                                                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  ap_clk      | bd_0_i/hls_inst/inst/result_V_2_reg_7900                                                                                            |                                                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state14                                                                                              |                                                                                                                                                                                                                                    |               10 |             36 |         3.60 |
|  ap_clk      | bd_0_i/hls_inst/inst/srem_9ns_32ns_8_13_seq_1_U7/fn1_srem_9ns_32ns_8_13_seq_1_div_U/start0                                          |                                                                                                                                                                                                                                    |                9 |             40 |         4.44 |
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/dsub_64ns_64ns_64_7_full_dsp_1_U1/fn1_ap_dsub_5_full_dsp_64_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/STATE_DELAY/i_pipe/op_state[0]                                                                 |               11 |             51 |         4.64 |
|  ap_clk      |                                                                                                                                     | bd_0_i/hls_inst/inst/dmul_64ns_64ns_64_7_max_dsp_1_U2/fn1_ap_dmul_5_max_dsp_64_u/inst/i_synth/MULT.OP/i_non_prim.EXP/SIG_DELAY/i_pipe/state_op[1]                                                                                  |               14 |             51 |         3.64 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state6                                                                                               |                                                                                                                                                                                                                                    |               16 |             56 |         3.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state1                                                                                               |                                                                                                                                                                                                                                    |               17 |             64 |         3.76 |
|  ap_clk      | bd_0_i/hls_inst/inst/reg_168[63]_i_1_n_0                                                                                            |                                                                                                                                                                                                                                    |               15 |             64 |         4.27 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state36                                                                                              |                                                                                                                                                                                                                                    |               20 |             65 |         3.25 |
|  ap_clk      |                                                                                                                                     | ap_rst                                                                                                                                                                                                                             |               26 |             71 |         2.73 |
|  ap_clk      | bd_0_i/hls_inst/inst/sdiv_17ns_64ns_17_21_seq_1_U5/fn1_sdiv_17ns_64ns_17_21_seq_1_div_U/start0                                      |                                                                                                                                                                                                                                    |               20 |             81 |         4.05 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_state28                                                                                              |                                                                                                                                                                                                                                    |               24 |            107 |         4.46 |
|  ap_clk      |                                                                                                                                     |                                                                                                                                                                                                                                    |              298 |           1032 |         3.46 |
+--------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


