
TEST_NHUNG.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006640  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000468  080067e0  080067e0  000077e0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006c48  08006c48  000081e0  2**0
                  CONTENTS
  4 .ARM          00000008  08006c48  08006c48  00007c48  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006c50  08006c50  000081e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006c50  08006c50  00007c50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006c54  08006c54  00007c54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  08006c58  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000188  200001e0  08006e38  000081e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000368  08006e38  00008368  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000081e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000652c  00000000  00000000  00008210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000019da  00000000  00000000  0000e73c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000005f8  00000000  00000000  00010118  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000444  00000000  00000000  00010710  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017064  00000000  00000000  00010b54  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000094ba  00000000  00000000  00027bb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008738f  00000000  00000000  00031072  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b8401  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002858  00000000  00000000  000b8444  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000049  00000000  00000000  000bac9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e0 	.word	0x200001e0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080067c8 	.word	0x080067c8

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001e4 	.word	0x200001e4
 80001dc:	080067c8 	.word	0x080067c8

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bcc:	f000 b96a 	b.w	8000ea4 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	460c      	mov	r4, r1
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d14e      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf4:	4694      	mov	ip, r2
 8000bf6:	458c      	cmp	ip, r1
 8000bf8:	4686      	mov	lr, r0
 8000bfa:	fab2 f282 	clz	r2, r2
 8000bfe:	d962      	bls.n	8000cc6 <__udivmoddi4+0xde>
 8000c00:	b14a      	cbz	r2, 8000c16 <__udivmoddi4+0x2e>
 8000c02:	f1c2 0320 	rsb	r3, r2, #32
 8000c06:	4091      	lsls	r1, r2
 8000c08:	fa20 f303 	lsr.w	r3, r0, r3
 8000c0c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c10:	4319      	orrs	r1, r3
 8000c12:	fa00 fe02 	lsl.w	lr, r0, r2
 8000c16:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000c1a:	fa1f f68c 	uxth.w	r6, ip
 8000c1e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000c22:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000c26:	fb07 1114 	mls	r1, r7, r4, r1
 8000c2a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c2e:	fb04 f106 	mul.w	r1, r4, r6
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f104 30ff 	add.w	r0, r4, #4294967295
 8000c3e:	f080 8112 	bcs.w	8000e66 <__udivmoddi4+0x27e>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 810f 	bls.w	8000e66 <__udivmoddi4+0x27e>
 8000c48:	3c02      	subs	r4, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a59      	subs	r1, r3, r1
 8000c4e:	fa1f f38e 	uxth.w	r3, lr
 8000c52:	fbb1 f0f7 	udiv	r0, r1, r7
 8000c56:	fb07 1110 	mls	r1, r7, r0, r1
 8000c5a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c5e:	fb00 f606 	mul.w	r6, r0, r6
 8000c62:	429e      	cmp	r6, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x94>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c6e:	f080 80fc 	bcs.w	8000e6a <__udivmoddi4+0x282>
 8000c72:	429e      	cmp	r6, r3
 8000c74:	f240 80f9 	bls.w	8000e6a <__udivmoddi4+0x282>
 8000c78:	4463      	add	r3, ip
 8000c7a:	3802      	subs	r0, #2
 8000c7c:	1b9b      	subs	r3, r3, r6
 8000c7e:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000c82:	2100      	movs	r1, #0
 8000c84:	b11d      	cbz	r5, 8000c8e <__udivmoddi4+0xa6>
 8000c86:	40d3      	lsrs	r3, r2
 8000c88:	2200      	movs	r2, #0
 8000c8a:	e9c5 3200 	strd	r3, r2, [r5]
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d905      	bls.n	8000ca2 <__udivmoddi4+0xba>
 8000c96:	b10d      	cbz	r5, 8000c9c <__udivmoddi4+0xb4>
 8000c98:	e9c5 0100 	strd	r0, r1, [r5]
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4608      	mov	r0, r1
 8000ca0:	e7f5      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000ca2:	fab3 f183 	clz	r1, r3
 8000ca6:	2900      	cmp	r1, #0
 8000ca8:	d146      	bne.n	8000d38 <__udivmoddi4+0x150>
 8000caa:	42a3      	cmp	r3, r4
 8000cac:	d302      	bcc.n	8000cb4 <__udivmoddi4+0xcc>
 8000cae:	4290      	cmp	r0, r2
 8000cb0:	f0c0 80f0 	bcc.w	8000e94 <__udivmoddi4+0x2ac>
 8000cb4:	1a86      	subs	r6, r0, r2
 8000cb6:	eb64 0303 	sbc.w	r3, r4, r3
 8000cba:	2001      	movs	r0, #1
 8000cbc:	2d00      	cmp	r5, #0
 8000cbe:	d0e6      	beq.n	8000c8e <__udivmoddi4+0xa6>
 8000cc0:	e9c5 6300 	strd	r6, r3, [r5]
 8000cc4:	e7e3      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000cc6:	2a00      	cmp	r2, #0
 8000cc8:	f040 8090 	bne.w	8000dec <__udivmoddi4+0x204>
 8000ccc:	eba1 040c 	sub.w	r4, r1, ip
 8000cd0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000cd4:	fa1f f78c 	uxth.w	r7, ip
 8000cd8:	2101      	movs	r1, #1
 8000cda:	fbb4 f6f8 	udiv	r6, r4, r8
 8000cde:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000ce2:	fb08 4416 	mls	r4, r8, r6, r4
 8000ce6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000cea:	fb07 f006 	mul.w	r0, r7, r6
 8000cee:	4298      	cmp	r0, r3
 8000cf0:	d908      	bls.n	8000d04 <__udivmoddi4+0x11c>
 8000cf2:	eb1c 0303 	adds.w	r3, ip, r3
 8000cf6:	f106 34ff 	add.w	r4, r6, #4294967295
 8000cfa:	d202      	bcs.n	8000d02 <__udivmoddi4+0x11a>
 8000cfc:	4298      	cmp	r0, r3
 8000cfe:	f200 80cd 	bhi.w	8000e9c <__udivmoddi4+0x2b4>
 8000d02:	4626      	mov	r6, r4
 8000d04:	1a1c      	subs	r4, r3, r0
 8000d06:	fa1f f38e 	uxth.w	r3, lr
 8000d0a:	fbb4 f0f8 	udiv	r0, r4, r8
 8000d0e:	fb08 4410 	mls	r4, r8, r0, r4
 8000d12:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000d16:	fb00 f707 	mul.w	r7, r0, r7
 8000d1a:	429f      	cmp	r7, r3
 8000d1c:	d908      	bls.n	8000d30 <__udivmoddi4+0x148>
 8000d1e:	eb1c 0303 	adds.w	r3, ip, r3
 8000d22:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d26:	d202      	bcs.n	8000d2e <__udivmoddi4+0x146>
 8000d28:	429f      	cmp	r7, r3
 8000d2a:	f200 80b0 	bhi.w	8000e8e <__udivmoddi4+0x2a6>
 8000d2e:	4620      	mov	r0, r4
 8000d30:	1bdb      	subs	r3, r3, r7
 8000d32:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000d36:	e7a5      	b.n	8000c84 <__udivmoddi4+0x9c>
 8000d38:	f1c1 0620 	rsb	r6, r1, #32
 8000d3c:	408b      	lsls	r3, r1
 8000d3e:	fa22 f706 	lsr.w	r7, r2, r6
 8000d42:	431f      	orrs	r7, r3
 8000d44:	fa20 fc06 	lsr.w	ip, r0, r6
 8000d48:	fa04 f301 	lsl.w	r3, r4, r1
 8000d4c:	ea43 030c 	orr.w	r3, r3, ip
 8000d50:	40f4      	lsrs	r4, r6
 8000d52:	fa00 f801 	lsl.w	r8, r0, r1
 8000d56:	0c38      	lsrs	r0, r7, #16
 8000d58:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000d5c:	fbb4 fef0 	udiv	lr, r4, r0
 8000d60:	fa1f fc87 	uxth.w	ip, r7
 8000d64:	fb00 441e 	mls	r4, r0, lr, r4
 8000d68:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000d6c:	fb0e f90c 	mul.w	r9, lr, ip
 8000d70:	45a1      	cmp	r9, r4
 8000d72:	fa02 f201 	lsl.w	r2, r2, r1
 8000d76:	d90a      	bls.n	8000d8e <__udivmoddi4+0x1a6>
 8000d78:	193c      	adds	r4, r7, r4
 8000d7a:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000d7e:	f080 8084 	bcs.w	8000e8a <__udivmoddi4+0x2a2>
 8000d82:	45a1      	cmp	r9, r4
 8000d84:	f240 8081 	bls.w	8000e8a <__udivmoddi4+0x2a2>
 8000d88:	f1ae 0e02 	sub.w	lr, lr, #2
 8000d8c:	443c      	add	r4, r7
 8000d8e:	eba4 0409 	sub.w	r4, r4, r9
 8000d92:	fa1f f983 	uxth.w	r9, r3
 8000d96:	fbb4 f3f0 	udiv	r3, r4, r0
 8000d9a:	fb00 4413 	mls	r4, r0, r3, r4
 8000d9e:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000da2:	fb03 fc0c 	mul.w	ip, r3, ip
 8000da6:	45a4      	cmp	ip, r4
 8000da8:	d907      	bls.n	8000dba <__udivmoddi4+0x1d2>
 8000daa:	193c      	adds	r4, r7, r4
 8000dac:	f103 30ff 	add.w	r0, r3, #4294967295
 8000db0:	d267      	bcs.n	8000e82 <__udivmoddi4+0x29a>
 8000db2:	45a4      	cmp	ip, r4
 8000db4:	d965      	bls.n	8000e82 <__udivmoddi4+0x29a>
 8000db6:	3b02      	subs	r3, #2
 8000db8:	443c      	add	r4, r7
 8000dba:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000dbe:	fba0 9302 	umull	r9, r3, r0, r2
 8000dc2:	eba4 040c 	sub.w	r4, r4, ip
 8000dc6:	429c      	cmp	r4, r3
 8000dc8:	46ce      	mov	lr, r9
 8000dca:	469c      	mov	ip, r3
 8000dcc:	d351      	bcc.n	8000e72 <__udivmoddi4+0x28a>
 8000dce:	d04e      	beq.n	8000e6e <__udivmoddi4+0x286>
 8000dd0:	b155      	cbz	r5, 8000de8 <__udivmoddi4+0x200>
 8000dd2:	ebb8 030e 	subs.w	r3, r8, lr
 8000dd6:	eb64 040c 	sbc.w	r4, r4, ip
 8000dda:	fa04 f606 	lsl.w	r6, r4, r6
 8000dde:	40cb      	lsrs	r3, r1
 8000de0:	431e      	orrs	r6, r3
 8000de2:	40cc      	lsrs	r4, r1
 8000de4:	e9c5 6400 	strd	r6, r4, [r5]
 8000de8:	2100      	movs	r1, #0
 8000dea:	e750      	b.n	8000c8e <__udivmoddi4+0xa6>
 8000dec:	f1c2 0320 	rsb	r3, r2, #32
 8000df0:	fa20 f103 	lsr.w	r1, r0, r3
 8000df4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000df8:	fa24 f303 	lsr.w	r3, r4, r3
 8000dfc:	4094      	lsls	r4, r2
 8000dfe:	430c      	orrs	r4, r1
 8000e00:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e04:	fa00 fe02 	lsl.w	lr, r0, r2
 8000e08:	fa1f f78c 	uxth.w	r7, ip
 8000e0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e10:	fb08 3110 	mls	r1, r8, r0, r3
 8000e14:	0c23      	lsrs	r3, r4, #16
 8000e16:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000e1a:	fb00 f107 	mul.w	r1, r0, r7
 8000e1e:	4299      	cmp	r1, r3
 8000e20:	d908      	bls.n	8000e34 <__udivmoddi4+0x24c>
 8000e22:	eb1c 0303 	adds.w	r3, ip, r3
 8000e26:	f100 36ff 	add.w	r6, r0, #4294967295
 8000e2a:	d22c      	bcs.n	8000e86 <__udivmoddi4+0x29e>
 8000e2c:	4299      	cmp	r1, r3
 8000e2e:	d92a      	bls.n	8000e86 <__udivmoddi4+0x29e>
 8000e30:	3802      	subs	r0, #2
 8000e32:	4463      	add	r3, ip
 8000e34:	1a5b      	subs	r3, r3, r1
 8000e36:	b2a4      	uxth	r4, r4
 8000e38:	fbb3 f1f8 	udiv	r1, r3, r8
 8000e3c:	fb08 3311 	mls	r3, r8, r1, r3
 8000e40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e44:	fb01 f307 	mul.w	r3, r1, r7
 8000e48:	42a3      	cmp	r3, r4
 8000e4a:	d908      	bls.n	8000e5e <__udivmoddi4+0x276>
 8000e4c:	eb1c 0404 	adds.w	r4, ip, r4
 8000e50:	f101 36ff 	add.w	r6, r1, #4294967295
 8000e54:	d213      	bcs.n	8000e7e <__udivmoddi4+0x296>
 8000e56:	42a3      	cmp	r3, r4
 8000e58:	d911      	bls.n	8000e7e <__udivmoddi4+0x296>
 8000e5a:	3902      	subs	r1, #2
 8000e5c:	4464      	add	r4, ip
 8000e5e:	1ae4      	subs	r4, r4, r3
 8000e60:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000e64:	e739      	b.n	8000cda <__udivmoddi4+0xf2>
 8000e66:	4604      	mov	r4, r0
 8000e68:	e6f0      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e6a:	4608      	mov	r0, r1
 8000e6c:	e706      	b.n	8000c7c <__udivmoddi4+0x94>
 8000e6e:	45c8      	cmp	r8, r9
 8000e70:	d2ae      	bcs.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e72:	ebb9 0e02 	subs.w	lr, r9, r2
 8000e76:	eb63 0c07 	sbc.w	ip, r3, r7
 8000e7a:	3801      	subs	r0, #1
 8000e7c:	e7a8      	b.n	8000dd0 <__udivmoddi4+0x1e8>
 8000e7e:	4631      	mov	r1, r6
 8000e80:	e7ed      	b.n	8000e5e <__udivmoddi4+0x276>
 8000e82:	4603      	mov	r3, r0
 8000e84:	e799      	b.n	8000dba <__udivmoddi4+0x1d2>
 8000e86:	4630      	mov	r0, r6
 8000e88:	e7d4      	b.n	8000e34 <__udivmoddi4+0x24c>
 8000e8a:	46d6      	mov	lr, sl
 8000e8c:	e77f      	b.n	8000d8e <__udivmoddi4+0x1a6>
 8000e8e:	4463      	add	r3, ip
 8000e90:	3802      	subs	r0, #2
 8000e92:	e74d      	b.n	8000d30 <__udivmoddi4+0x148>
 8000e94:	4606      	mov	r6, r0
 8000e96:	4623      	mov	r3, r4
 8000e98:	4608      	mov	r0, r1
 8000e9a:	e70f      	b.n	8000cbc <__udivmoddi4+0xd4>
 8000e9c:	3e02      	subs	r6, #2
 8000e9e:	4463      	add	r3, ip
 8000ea0:	e730      	b.n	8000d04 <__udivmoddi4+0x11c>
 8000ea2:	bf00      	nop

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <I2C1_Init>:
#include "i2c_lcd.h"
#include "system_config.h"
#include "stm32f4xx.h"
#include "stm32f4xx_hal.h"

void I2C1_Init(void) {
 8000ea8:	b480      	push	{r7}
 8000eaa:	af00      	add	r7, sp, #0
    RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 8000eac:	4b23      	ldr	r3, [pc, #140]	@ (8000f3c <I2C1_Init+0x94>)
 8000eae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eb0:	4a22      	ldr	r2, [pc, #136]	@ (8000f3c <I2C1_Init+0x94>)
 8000eb2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000eb6:	6413      	str	r3, [r2, #64]	@ 0x40
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 8000eb8:	4b20      	ldr	r3, [pc, #128]	@ (8000f3c <I2C1_Init+0x94>)
 8000eba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ebc:	4a1f      	ldr	r2, [pc, #124]	@ (8000f3c <I2C1_Init+0x94>)
 8000ebe:	f043 0302 	orr.w	r3, r3, #2
 8000ec2:	6313      	str	r3, [r2, #48]	@ 0x30
    GPIOB->MODER &= ~((3U << (I2C_SCL_PIN * 2)) | (3U << (I2C_SDA_PIN * 2)));
 8000ec4:	4b1e      	ldr	r3, [pc, #120]	@ (8000f40 <I2C1_Init+0x98>)
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	4a1d      	ldr	r2, [pc, #116]	@ (8000f40 <I2C1_Init+0x98>)
 8000eca:	f423 2370 	bic.w	r3, r3, #983040	@ 0xf0000
 8000ece:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |= (2U << (I2C_SCL_PIN * 2)) | (2U << (I2C_SDA_PIN * 2));
 8000ed0:	4b1b      	ldr	r3, [pc, #108]	@ (8000f40 <I2C1_Init+0x98>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4a1a      	ldr	r2, [pc, #104]	@ (8000f40 <I2C1_Init+0x98>)
 8000ed6:	f443 2320 	orr.w	r3, r3, #655360	@ 0xa0000
 8000eda:	6013      	str	r3, [r2, #0]
    GPIOB->OTYPER |= (1U << I2C_SCL_PIN) | (1U << I2C_SDA_PIN);
 8000edc:	4b18      	ldr	r3, [pc, #96]	@ (8000f40 <I2C1_Init+0x98>)
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	4a17      	ldr	r2, [pc, #92]	@ (8000f40 <I2C1_Init+0x98>)
 8000ee2:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8000ee6:	6053      	str	r3, [r2, #4]
    GPIOB->OSPEEDR |= (3U << (I2C_SCL_PIN * 2)) | (3U << (I2C_SDA_PIN * 2));
 8000ee8:	4b15      	ldr	r3, [pc, #84]	@ (8000f40 <I2C1_Init+0x98>)
 8000eea:	689b      	ldr	r3, [r3, #8]
 8000eec:	4a14      	ldr	r2, [pc, #80]	@ (8000f40 <I2C1_Init+0x98>)
 8000eee:	f443 2370 	orr.w	r3, r3, #983040	@ 0xf0000
 8000ef2:	6093      	str	r3, [r2, #8]
    GPIOB->PUPDR |= (1U << (I2C_SCL_PIN * 2)) | (1U << (I2C_SDA_PIN * 2));
 8000ef4:	4b12      	ldr	r3, [pc, #72]	@ (8000f40 <I2C1_Init+0x98>)
 8000ef6:	68db      	ldr	r3, [r3, #12]
 8000ef8:	4a11      	ldr	r2, [pc, #68]	@ (8000f40 <I2C1_Init+0x98>)
 8000efa:	f443 23a0 	orr.w	r3, r3, #327680	@ 0x50000
 8000efe:	60d3      	str	r3, [r2, #12]
    GPIOB->AFR[1] |= (4U << ((I2C_SCL_PIN - 8) * 4)) | (4U << ((I2C_SDA_PIN - 8) * 4));
 8000f00:	4b0f      	ldr	r3, [pc, #60]	@ (8000f40 <I2C1_Init+0x98>)
 8000f02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000f04:	4a0e      	ldr	r2, [pc, #56]	@ (8000f40 <I2C1_Init+0x98>)
 8000f06:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8000f0a:	6253      	str	r3, [r2, #36]	@ 0x24
    I2C1->CR1 = 0;
 8000f0c:	4b0d      	ldr	r3, [pc, #52]	@ (8000f44 <I2C1_Init+0x9c>)
 8000f0e:	2200      	movs	r2, #0
 8000f10:	601a      	str	r2, [r3, #0]
    I2C1->CR2 = 42;
 8000f12:	4b0c      	ldr	r3, [pc, #48]	@ (8000f44 <I2C1_Init+0x9c>)
 8000f14:	222a      	movs	r2, #42	@ 0x2a
 8000f16:	605a      	str	r2, [r3, #4]
    I2C1->CCR = 210;
 8000f18:	4b0a      	ldr	r3, [pc, #40]	@ (8000f44 <I2C1_Init+0x9c>)
 8000f1a:	22d2      	movs	r2, #210	@ 0xd2
 8000f1c:	61da      	str	r2, [r3, #28]
    I2C1->TRISE = 43;
 8000f1e:	4b09      	ldr	r3, [pc, #36]	@ (8000f44 <I2C1_Init+0x9c>)
 8000f20:	222b      	movs	r2, #43	@ 0x2b
 8000f22:	621a      	str	r2, [r3, #32]
    I2C1->CR1 |= I2C_CR1_PE;
 8000f24:	4b07      	ldr	r3, [pc, #28]	@ (8000f44 <I2C1_Init+0x9c>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	4a06      	ldr	r2, [pc, #24]	@ (8000f44 <I2C1_Init+0x9c>)
 8000f2a:	f043 0301 	orr.w	r3, r3, #1
 8000f2e:	6013      	str	r3, [r2, #0]
}
 8000f30:	bf00      	nop
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop
 8000f3c:	40023800 	.word	0x40023800
 8000f40:	40020400 	.word	0x40020400
 8000f44:	40005400 	.word	0x40005400

08000f48 <I2C1_SendBytes>:


void I2C1_SendBytes(uint8_t addr, uint8_t *data, uint8_t len) {
 8000f48:	b480      	push	{r7}
 8000f4a:	b085      	sub	sp, #20
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	4603      	mov	r3, r0
 8000f50:	6039      	str	r1, [r7, #0]
 8000f52:	71fb      	strb	r3, [r7, #7]
 8000f54:	4613      	mov	r3, r2
 8000f56:	71bb      	strb	r3, [r7, #6]
    uint32_t timeout = 1000000;
 8000f58:	4b42      	ldr	r3, [pc, #264]	@ (8001064 <I2C1_SendBytes+0x11c>)
 8000f5a:	60fb      	str	r3, [r7, #12]
    while (I2C1->SR2 & I2C_SR2_BUSY && timeout--) {
 8000f5c:	e002      	b.n	8000f64 <I2C1_SendBytes+0x1c>
        if (timeout == 0) return;
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	2b00      	cmp	r3, #0
 8000f62:	d070      	beq.n	8001046 <I2C1_SendBytes+0xfe>
    while (I2C1->SR2 & I2C_SR2_BUSY && timeout--) {
 8000f64:	4b40      	ldr	r3, [pc, #256]	@ (8001068 <I2C1_SendBytes+0x120>)
 8000f66:	699b      	ldr	r3, [r3, #24]
 8000f68:	f003 0302 	and.w	r3, r3, #2
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d004      	beq.n	8000f7a <I2C1_SendBytes+0x32>
 8000f70:	68fb      	ldr	r3, [r7, #12]
 8000f72:	1e5a      	subs	r2, r3, #1
 8000f74:	60fa      	str	r2, [r7, #12]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d1f1      	bne.n	8000f5e <I2C1_SendBytes+0x16>
    }
    I2C1->CR1 |= I2C_CR1_START;
 8000f7a:	4b3b      	ldr	r3, [pc, #236]	@ (8001068 <I2C1_SendBytes+0x120>)
 8000f7c:	681b      	ldr	r3, [r3, #0]
 8000f7e:	4a3a      	ldr	r2, [pc, #232]	@ (8001068 <I2C1_SendBytes+0x120>)
 8000f80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f84:	6013      	str	r3, [r2, #0]
    timeout = 1000000;
 8000f86:	4b37      	ldr	r3, [pc, #220]	@ (8001064 <I2C1_SendBytes+0x11c>)
 8000f88:	60fb      	str	r3, [r7, #12]
    while (!(I2C1->SR1 & I2C_SR1_SB) && timeout--) {
 8000f8a:	e002      	b.n	8000f92 <I2C1_SendBytes+0x4a>
        if (timeout == 0) return;
 8000f8c:	68fb      	ldr	r3, [r7, #12]
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d05b      	beq.n	800104a <I2C1_SendBytes+0x102>
    while (!(I2C1->SR1 & I2C_SR1_SB) && timeout--) {
 8000f92:	4b35      	ldr	r3, [pc, #212]	@ (8001068 <I2C1_SendBytes+0x120>)
 8000f94:	695b      	ldr	r3, [r3, #20]
 8000f96:	f003 0301 	and.w	r3, r3, #1
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d104      	bne.n	8000fa8 <I2C1_SendBytes+0x60>
 8000f9e:	68fb      	ldr	r3, [r7, #12]
 8000fa0:	1e5a      	subs	r2, r3, #1
 8000fa2:	60fa      	str	r2, [r7, #12]
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d1f1      	bne.n	8000f8c <I2C1_SendBytes+0x44>
    }
    I2C1->DR = addr;
 8000fa8:	4a2f      	ldr	r2, [pc, #188]	@ (8001068 <I2C1_SendBytes+0x120>)
 8000faa:	79fb      	ldrb	r3, [r7, #7]
 8000fac:	6113      	str	r3, [r2, #16]
    timeout = 1000000;
 8000fae:	4b2d      	ldr	r3, [pc, #180]	@ (8001064 <I2C1_SendBytes+0x11c>)
 8000fb0:	60fb      	str	r3, [r7, #12]
    while (!(I2C1->SR1 & I2C_SR1_ADDR) && timeout--) {
 8000fb2:	e002      	b.n	8000fba <I2C1_SendBytes+0x72>
        if (timeout == 0) return;
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d049      	beq.n	800104e <I2C1_SendBytes+0x106>
    while (!(I2C1->SR1 & I2C_SR1_ADDR) && timeout--) {
 8000fba:	4b2b      	ldr	r3, [pc, #172]	@ (8001068 <I2C1_SendBytes+0x120>)
 8000fbc:	695b      	ldr	r3, [r3, #20]
 8000fbe:	f003 0302 	and.w	r3, r3, #2
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d104      	bne.n	8000fd0 <I2C1_SendBytes+0x88>
 8000fc6:	68fb      	ldr	r3, [r7, #12]
 8000fc8:	1e5a      	subs	r2, r3, #1
 8000fca:	60fa      	str	r2, [r7, #12]
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d1f1      	bne.n	8000fb4 <I2C1_SendBytes+0x6c>
    }
    (void)I2C1->SR2;
 8000fd0:	4b25      	ldr	r3, [pc, #148]	@ (8001068 <I2C1_SendBytes+0x120>)
 8000fd2:	699b      	ldr	r3, [r3, #24]
    for (uint8_t i = 0; i < len; i++) {
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	72fb      	strb	r3, [r7, #11]
 8000fd8:	e019      	b.n	800100e <I2C1_SendBytes+0xc6>
        timeout = 1000000;
 8000fda:	4b22      	ldr	r3, [pc, #136]	@ (8001064 <I2C1_SendBytes+0x11c>)
 8000fdc:	60fb      	str	r3, [r7, #12]
        while (!(I2C1->SR1 & I2C_SR1_TXE) && timeout--) {
 8000fde:	e002      	b.n	8000fe6 <I2C1_SendBytes+0x9e>
            if (timeout == 0) return;
 8000fe0:	68fb      	ldr	r3, [r7, #12]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d035      	beq.n	8001052 <I2C1_SendBytes+0x10a>
        while (!(I2C1->SR1 & I2C_SR1_TXE) && timeout--) {
 8000fe6:	4b20      	ldr	r3, [pc, #128]	@ (8001068 <I2C1_SendBytes+0x120>)
 8000fe8:	695b      	ldr	r3, [r3, #20]
 8000fea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d104      	bne.n	8000ffc <I2C1_SendBytes+0xb4>
 8000ff2:	68fb      	ldr	r3, [r7, #12]
 8000ff4:	1e5a      	subs	r2, r3, #1
 8000ff6:	60fa      	str	r2, [r7, #12]
 8000ff8:	2b00      	cmp	r3, #0
 8000ffa:	d1f1      	bne.n	8000fe0 <I2C1_SendBytes+0x98>
        }
        I2C1->DR = data[i];
 8000ffc:	7afb      	ldrb	r3, [r7, #11]
 8000ffe:	683a      	ldr	r2, [r7, #0]
 8001000:	4413      	add	r3, r2
 8001002:	781a      	ldrb	r2, [r3, #0]
 8001004:	4b18      	ldr	r3, [pc, #96]	@ (8001068 <I2C1_SendBytes+0x120>)
 8001006:	611a      	str	r2, [r3, #16]
    for (uint8_t i = 0; i < len; i++) {
 8001008:	7afb      	ldrb	r3, [r7, #11]
 800100a:	3301      	adds	r3, #1
 800100c:	72fb      	strb	r3, [r7, #11]
 800100e:	7afa      	ldrb	r2, [r7, #11]
 8001010:	79bb      	ldrb	r3, [r7, #6]
 8001012:	429a      	cmp	r2, r3
 8001014:	d3e1      	bcc.n	8000fda <I2C1_SendBytes+0x92>
    }
    timeout = 1000000;
 8001016:	4b13      	ldr	r3, [pc, #76]	@ (8001064 <I2C1_SendBytes+0x11c>)
 8001018:	60fb      	str	r3, [r7, #12]
    while (!(I2C1->SR1 & I2C_SR1_BTF) && timeout--) {
 800101a:	e002      	b.n	8001022 <I2C1_SendBytes+0xda>
        if (timeout == 0) return;
 800101c:	68fb      	ldr	r3, [r7, #12]
 800101e:	2b00      	cmp	r3, #0
 8001020:	d019      	beq.n	8001056 <I2C1_SendBytes+0x10e>
    while (!(I2C1->SR1 & I2C_SR1_BTF) && timeout--) {
 8001022:	4b11      	ldr	r3, [pc, #68]	@ (8001068 <I2C1_SendBytes+0x120>)
 8001024:	695b      	ldr	r3, [r3, #20]
 8001026:	f003 0304 	and.w	r3, r3, #4
 800102a:	2b00      	cmp	r3, #0
 800102c:	d104      	bne.n	8001038 <I2C1_SendBytes+0xf0>
 800102e:	68fb      	ldr	r3, [r7, #12]
 8001030:	1e5a      	subs	r2, r3, #1
 8001032:	60fa      	str	r2, [r7, #12]
 8001034:	2b00      	cmp	r3, #0
 8001036:	d1f1      	bne.n	800101c <I2C1_SendBytes+0xd4>
    }
    I2C1->CR1 |= I2C_CR1_STOP;
 8001038:	4b0b      	ldr	r3, [pc, #44]	@ (8001068 <I2C1_SendBytes+0x120>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4a0a      	ldr	r2, [pc, #40]	@ (8001068 <I2C1_SendBytes+0x120>)
 800103e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001042:	6013      	str	r3, [r2, #0]
 8001044:	e008      	b.n	8001058 <I2C1_SendBytes+0x110>
        if (timeout == 0) return;
 8001046:	bf00      	nop
 8001048:	e006      	b.n	8001058 <I2C1_SendBytes+0x110>
        if (timeout == 0) return;
 800104a:	bf00      	nop
 800104c:	e004      	b.n	8001058 <I2C1_SendBytes+0x110>
        if (timeout == 0) return;
 800104e:	bf00      	nop
 8001050:	e002      	b.n	8001058 <I2C1_SendBytes+0x110>
            if (timeout == 0) return;
 8001052:	bf00      	nop
 8001054:	e000      	b.n	8001058 <I2C1_SendBytes+0x110>
        if (timeout == 0) return;
 8001056:	bf00      	nop
}
 8001058:	3714      	adds	r7, #20
 800105a:	46bd      	mov	sp, r7
 800105c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001060:	4770      	bx	lr
 8001062:	bf00      	nop
 8001064:	000f4240 	.word	0x000f4240
 8001068:	40005400 	.word	0x40005400

0800106c <LCD_SendCommand>:

void LCD_SendCommand(uint8_t cmd) {
 800106c:	b580      	push	{r7, lr}
 800106e:	b084      	sub	sp, #16
 8001070:	af00      	add	r7, sp, #0
 8001072:	4603      	mov	r3, r0
 8001074:	71fb      	strb	r3, [r7, #7]
    uint8_t data[4];
    data[0] = (cmd & 0xF0) | 0x0C;
 8001076:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800107a:	f023 030f 	bic.w	r3, r3, #15
 800107e:	b25b      	sxtb	r3, r3
 8001080:	f043 030c 	orr.w	r3, r3, #12
 8001084:	b25b      	sxtb	r3, r3
 8001086:	b2db      	uxtb	r3, r3
 8001088:	733b      	strb	r3, [r7, #12]
    data[1] = (cmd & 0xF0) | 0x08;
 800108a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800108e:	f023 030f 	bic.w	r3, r3, #15
 8001092:	b25b      	sxtb	r3, r3
 8001094:	f043 0308 	orr.w	r3, r3, #8
 8001098:	b25b      	sxtb	r3, r3
 800109a:	b2db      	uxtb	r3, r3
 800109c:	737b      	strb	r3, [r7, #13]
    data[2] = ((cmd << 4) & 0xF0) | 0x0C;
 800109e:	79fb      	ldrb	r3, [r7, #7]
 80010a0:	011b      	lsls	r3, r3, #4
 80010a2:	b25b      	sxtb	r3, r3
 80010a4:	f043 030c 	orr.w	r3, r3, #12
 80010a8:	b25b      	sxtb	r3, r3
 80010aa:	b2db      	uxtb	r3, r3
 80010ac:	73bb      	strb	r3, [r7, #14]
    data[3] = ((cmd << 4) & 0xF0) | 0x08;
 80010ae:	79fb      	ldrb	r3, [r7, #7]
 80010b0:	011b      	lsls	r3, r3, #4
 80010b2:	b25b      	sxtb	r3, r3
 80010b4:	f043 0308 	orr.w	r3, r3, #8
 80010b8:	b25b      	sxtb	r3, r3
 80010ba:	b2db      	uxtb	r3, r3
 80010bc:	73fb      	strb	r3, [r7, #15]
    I2C1_SendBytes(LCD_I2C_ADDR, data, 4);
 80010be:	f107 030c 	add.w	r3, r7, #12
 80010c2:	2204      	movs	r2, #4
 80010c4:	4619      	mov	r1, r3
 80010c6:	204e      	movs	r0, #78	@ 0x4e
 80010c8:	f7ff ff3e 	bl	8000f48 <I2C1_SendBytes>
    delay_ms(2);
 80010cc:	2002      	movs	r0, #2
 80010ce:	f001 f8ff 	bl	80022d0 <delay_ms>
}
 80010d2:	bf00      	nop
 80010d4:	3710      	adds	r7, #16
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}

080010da <LCD_SendData>:

void LCD_SendData(uint8_t data) {
 80010da:	b580      	push	{r7, lr}
 80010dc:	b084      	sub	sp, #16
 80010de:	af00      	add	r7, sp, #0
 80010e0:	4603      	mov	r3, r0
 80010e2:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];
    buf[0] = (data & 0xF0) | 0x0D;
 80010e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010e8:	f023 030f 	bic.w	r3, r3, #15
 80010ec:	b25b      	sxtb	r3, r3
 80010ee:	f043 030d 	orr.w	r3, r3, #13
 80010f2:	b25b      	sxtb	r3, r3
 80010f4:	b2db      	uxtb	r3, r3
 80010f6:	733b      	strb	r3, [r7, #12]
    buf[1] = (data & 0xF0) | 0x09;
 80010f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010fc:	f023 030f 	bic.w	r3, r3, #15
 8001100:	b25b      	sxtb	r3, r3
 8001102:	f043 0309 	orr.w	r3, r3, #9
 8001106:	b25b      	sxtb	r3, r3
 8001108:	b2db      	uxtb	r3, r3
 800110a:	737b      	strb	r3, [r7, #13]
    buf[2] = ((data << 4) & 0xF0) | 0x0D;
 800110c:	79fb      	ldrb	r3, [r7, #7]
 800110e:	011b      	lsls	r3, r3, #4
 8001110:	b25b      	sxtb	r3, r3
 8001112:	f043 030d 	orr.w	r3, r3, #13
 8001116:	b25b      	sxtb	r3, r3
 8001118:	b2db      	uxtb	r3, r3
 800111a:	73bb      	strb	r3, [r7, #14]
    buf[3] = ((data << 4) & 0xF0) | 0x09;
 800111c:	79fb      	ldrb	r3, [r7, #7]
 800111e:	011b      	lsls	r3, r3, #4
 8001120:	b25b      	sxtb	r3, r3
 8001122:	f043 0309 	orr.w	r3, r3, #9
 8001126:	b25b      	sxtb	r3, r3
 8001128:	b2db      	uxtb	r3, r3
 800112a:	73fb      	strb	r3, [r7, #15]
    I2C1_SendBytes(LCD_I2C_ADDR, buf, 4);
 800112c:	f107 030c 	add.w	r3, r7, #12
 8001130:	2204      	movs	r2, #4
 8001132:	4619      	mov	r1, r3
 8001134:	204e      	movs	r0, #78	@ 0x4e
 8001136:	f7ff ff07 	bl	8000f48 <I2C1_SendBytes>
    delay_ms(2);
 800113a:	2002      	movs	r0, #2
 800113c:	f001 f8c8 	bl	80022d0 <delay_ms>
}
 8001140:	bf00      	nop
 8001142:	3710      	adds	r7, #16
 8001144:	46bd      	mov	sp, r7
 8001146:	bd80      	pop	{r7, pc}

08001148 <LCD_SendString>:

void LCD_SendString(char *str) {
 8001148:	b580      	push	{r7, lr}
 800114a:	b082      	sub	sp, #8
 800114c:	af00      	add	r7, sp, #0
 800114e:	6078      	str	r0, [r7, #4]
    while (*str) {
 8001150:	e006      	b.n	8001160 <LCD_SendString+0x18>
        LCD_SendData(*str++);
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	1c5a      	adds	r2, r3, #1
 8001156:	607a      	str	r2, [r7, #4]
 8001158:	781b      	ldrb	r3, [r3, #0]
 800115a:	4618      	mov	r0, r3
 800115c:	f7ff ffbd 	bl	80010da <LCD_SendData>
    while (*str) {
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	781b      	ldrb	r3, [r3, #0]
 8001164:	2b00      	cmp	r3, #0
 8001166:	d1f4      	bne.n	8001152 <LCD_SendString+0xa>
    }
}
 8001168:	bf00      	nop
 800116a:	bf00      	nop
 800116c:	3708      	adds	r7, #8
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}

08001172 <LCD_Init>:

void LCD_Init(void) {
 8001172:	b580      	push	{r7, lr}
 8001174:	af00      	add	r7, sp, #0
    delay_ms(50);
 8001176:	2032      	movs	r0, #50	@ 0x32
 8001178:	f001 f8aa 	bl	80022d0 <delay_ms>
    LCD_SendCommand(0x30);
 800117c:	2030      	movs	r0, #48	@ 0x30
 800117e:	f7ff ff75 	bl	800106c <LCD_SendCommand>
    delay_ms(5);
 8001182:	2005      	movs	r0, #5
 8001184:	f001 f8a4 	bl	80022d0 <delay_ms>
    LCD_SendCommand(0x30);
 8001188:	2030      	movs	r0, #48	@ 0x30
 800118a:	f7ff ff6f 	bl	800106c <LCD_SendCommand>
    delay_ms(1);
 800118e:	2001      	movs	r0, #1
 8001190:	f001 f89e 	bl	80022d0 <delay_ms>
    LCD_SendCommand(0x30);
 8001194:	2030      	movs	r0, #48	@ 0x30
 8001196:	f7ff ff69 	bl	800106c <LCD_SendCommand>
    delay_ms(1);
 800119a:	2001      	movs	r0, #1
 800119c:	f001 f898 	bl	80022d0 <delay_ms>
    LCD_SendCommand(0x02);
 80011a0:	2002      	movs	r0, #2
 80011a2:	f7ff ff63 	bl	800106c <LCD_SendCommand>
    delay_ms(1);
 80011a6:	2001      	movs	r0, #1
 80011a8:	f001 f892 	bl	80022d0 <delay_ms>
    LCD_SendCommand(0x28);
 80011ac:	2028      	movs	r0, #40	@ 0x28
 80011ae:	f7ff ff5d 	bl	800106c <LCD_SendCommand>
    delay_ms(1);
 80011b2:	2001      	movs	r0, #1
 80011b4:	f001 f88c 	bl	80022d0 <delay_ms>
    LCD_SendCommand(0x08);
 80011b8:	2008      	movs	r0, #8
 80011ba:	f7ff ff57 	bl	800106c <LCD_SendCommand>
    delay_ms(1);
 80011be:	2001      	movs	r0, #1
 80011c0:	f001 f886 	bl	80022d0 <delay_ms>
    LCD_SendCommand(0x01);
 80011c4:	2001      	movs	r0, #1
 80011c6:	f7ff ff51 	bl	800106c <LCD_SendCommand>
    delay_ms(2);
 80011ca:	2002      	movs	r0, #2
 80011cc:	f001 f880 	bl	80022d0 <delay_ms>
    LCD_SendCommand(0x06);
 80011d0:	2006      	movs	r0, #6
 80011d2:	f7ff ff4b 	bl	800106c <LCD_SendCommand>
    delay_ms(1);
 80011d6:	2001      	movs	r0, #1
 80011d8:	f001 f87a 	bl	80022d0 <delay_ms>
    LCD_SendCommand(0x0C);
 80011dc:	200c      	movs	r0, #12
 80011de:	f7ff ff45 	bl	800106c <LCD_SendCommand>
    delay_ms(1);
 80011e2:	2001      	movs	r0, #1
 80011e4:	f001 f874 	bl	80022d0 <delay_ms>
}
 80011e8:	bf00      	nop
 80011ea:	bd80      	pop	{r7, pc}

080011ec <LCD_SetCursor>:

void LCD_SetCursor(uint8_t row, uint8_t col) {
 80011ec:	b580      	push	{r7, lr}
 80011ee:	b084      	sub	sp, #16
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	4603      	mov	r3, r0
 80011f4:	460a      	mov	r2, r1
 80011f6:	71fb      	strb	r3, [r7, #7]
 80011f8:	4613      	mov	r3, r2
 80011fa:	71bb      	strb	r3, [r7, #6]
    uint8_t pos = (row == 0) ? (0x80 + col) : (0xC0 + col);
 80011fc:	79fb      	ldrb	r3, [r7, #7]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d103      	bne.n	800120a <LCD_SetCursor+0x1e>
 8001202:	79bb      	ldrb	r3, [r7, #6]
 8001204:	3b80      	subs	r3, #128	@ 0x80
 8001206:	b2db      	uxtb	r3, r3
 8001208:	e002      	b.n	8001210 <LCD_SetCursor+0x24>
 800120a:	79bb      	ldrb	r3, [r7, #6]
 800120c:	3b40      	subs	r3, #64	@ 0x40
 800120e:	b2db      	uxtb	r3, r3
 8001210:	73fb      	strb	r3, [r7, #15]
    LCD_SendCommand(pos);
 8001212:	7bfb      	ldrb	r3, [r7, #15]
 8001214:	4618      	mov	r0, r3
 8001216:	f7ff ff29 	bl	800106c <LCD_SendCommand>
    delay_ms(2);
 800121a:	2002      	movs	r0, #2
 800121c:	f001 f858 	bl	80022d0 <delay_ms>
}
 8001220:	bf00      	nop
 8001222:	3710      	adds	r7, #16
 8001224:	46bd      	mov	sp, r7
 8001226:	bd80      	pop	{r7, pc}

08001228 <main>:
#include "servo.h"
#include "uart.h"
#include "rgb_led.h"
#include <stdio.h>

int main(void) {
 8001228:	b580      	push	{r7, lr}
 800122a:	b092      	sub	sp, #72	@ 0x48
 800122c:	af04      	add	r7, sp, #16
    SystemClock_Config();
 800122e:	f001 f867 	bl	8002300 <SystemClock_Config>
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8001232:	4bc2      	ldr	r3, [pc, #776]	@ (800153c <main+0x314>)
 8001234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001236:	4ac1      	ldr	r2, [pc, #772]	@ (800153c <main+0x314>)
 8001238:	f043 0301 	orr.w	r3, r3, #1
 800123c:	6313      	str	r3, [r2, #48]	@ 0x30
    GPIOA->MODER |= (1 << 10); // PA5 output
 800123e:	4bc0      	ldr	r3, [pc, #768]	@ (8001540 <main+0x318>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4abf      	ldr	r2, [pc, #764]	@ (8001540 <main+0x318>)
 8001244:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001248:	6013      	str	r3, [r2, #0]
    GPIOA->ODR &= ~(1 << 5); // Tắt LED PA5
 800124a:	4bbd      	ldr	r3, [pc, #756]	@ (8001540 <main+0x318>)
 800124c:	695b      	ldr	r3, [r3, #20]
 800124e:	4abc      	ldr	r2, [pc, #752]	@ (8001540 <main+0x318>)
 8001250:	f023 0320 	bic.w	r3, r3, #32
 8001254:	6153      	str	r3, [r2, #20]
    Switch_Init();
 8001256:	f000 fe55 	bl	8001f04 <Switch_Init>
    I2C1_Init();
 800125a:	f7ff fe25 	bl	8000ea8 <I2C1_Init>
    LCD_Init();
 800125e:	f7ff ff88 	bl	8001172 <LCD_Init>
    ADC_Init();
 8001262:	f000 f9e7 	bl	8001634 <ADC_Init>
    Relay_GPIO_Init();
 8001266:	f000 fb51 	bl	800190c <Relay_GPIO_Init>
    Servo_Init();
 800126a:	f000 fd31 	bl	8001cd0 <Servo_Init>
    UART1_Init();
 800126e:	f001 f8cf 	bl	8002410 <UART1_Init>
    RGB_LED_Init();
 8001272:	f000 fbc3 	bl	80019fc <RGB_LED_Init>
    TIM2_Init();
 8001276:	f000 fcd3 	bl	8001c20 <TIM2_Init>

    char buffer[20];
    char uart_buffer[10];
    char uart_cmd[2];
    float ppm;
    uint8_t system_active = 0;
 800127a:	2300      	movs	r3, #0
 800127c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    uint8_t last_system_active = 0;
 8001280:	2300      	movs	r3, #0
 8001282:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
    uint8_t alert_state;
    uint32_t last_update = 0;
 8001286:	2300      	movs	r3, #0
 8001288:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint8_t last_sw1_pressed = 0;
 800128a:	2300      	movs	r3, #0
 800128c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    uint8_t last_sw2_pressed = 0;
 8001290:	2300      	movs	r3, #0
 8001292:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a

    LCD_SetCursor(0, 0);
 8001296:	2100      	movs	r1, #0
 8001298:	2000      	movs	r0, #0
 800129a:	f7ff ffa7 	bl	80011ec <LCD_SetCursor>
    LCD_SendString("MQ2 Gas Monitor ");
 800129e:	48a9      	ldr	r0, [pc, #676]	@ (8001544 <main+0x31c>)
 80012a0:	f7ff ff52 	bl	8001148 <LCD_SendString>
    LCD_SetCursor(1, 0);
 80012a4:	2100      	movs	r1, #0
 80012a6:	2001      	movs	r0, #1
 80012a8:	f7ff ffa0 	bl	80011ec <LCD_SetCursor>
    LCD_SendString("Sys: LOADING... ");
 80012ac:	48a6      	ldr	r0, [pc, #664]	@ (8001548 <main+0x320>)
 80012ae:	f7ff ff4b 	bl	8001148 <LCD_SendString>

    Servo_SetAngle(180);
 80012b2:	20b4      	movs	r0, #180	@ 0xb4
 80012b4:	f000 fd80 	bl	8001db8 <Servo_SetAngle>
    delay_ms(2000);
 80012b8:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80012bc:	f001 f808 	bl	80022d0 <delay_ms>
    Servo_SetAngle(0);
 80012c0:	2000      	movs	r0, #0
 80012c2:	f000 fd79 	bl	8001db8 <Servo_SetAngle>
    delay_ms(2000);
 80012c6:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80012ca:	f001 f801 	bl	80022d0 <delay_ms>

    snprintf(uart_buffer, sizeof(uart_buffer), "S%d\n", system_active);
 80012ce:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80012d2:	f107 0008 	add.w	r0, r7, #8
 80012d6:	4a9d      	ldr	r2, [pc, #628]	@ (800154c <main+0x324>)
 80012d8:	210a      	movs	r1, #10
 80012da:	f002 fbeb 	bl	8003ab4 <sniprintf>
    UART1_SendString(uart_buffer);
 80012de:	f107 0308 	add.w	r3, r7, #8
 80012e2:	4618      	mov	r0, r3
 80012e4:	f001 f8e2 	bl	80024ac <UART1_SendString>

    while (1) {
        if (sw1_pressed && !last_sw1_pressed) {
 80012e8:	4b99      	ldr	r3, [pc, #612]	@ (8001550 <main+0x328>)
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	b2db      	uxtb	r3, r3
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d00f      	beq.n	8001312 <main+0xea>
 80012f2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d10b      	bne.n	8001312 <main+0xea>
            system_active = !system_active;
 80012fa:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80012fe:	2b00      	cmp	r3, #0
 8001300:	bf0c      	ite	eq
 8001302:	2301      	moveq	r3, #1
 8001304:	2300      	movne	r3, #0
 8001306:	b2db      	uxtb	r3, r3
 8001308:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            sw1_pressed = 0;
 800130c:	4b90      	ldr	r3, [pc, #576]	@ (8001550 <main+0x328>)
 800130e:	2200      	movs	r2, #0
 8001310:	701a      	strb	r2, [r3, #0]
        }
        last_sw1_pressed = sw1_pressed;
 8001312:	4b8f      	ldr	r3, [pc, #572]	@ (8001550 <main+0x328>)
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

        if (sw2_pressed && !last_sw2_pressed) {
 800131a:	4b8e      	ldr	r3, [pc, #568]	@ (8001554 <main+0x32c>)
 800131c:	781b      	ldrb	r3, [r3, #0]
 800131e:	b2db      	uxtb	r3, r3
 8001320:	2b00      	cmp	r3, #0
 8001322:	d040      	beq.n	80013a6 <main+0x17e>
 8001324:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001328:	2b00      	cmp	r3, #0
 800132a:	d13c      	bne.n	80013a6 <main+0x17e>
            system_active = 0;
 800132c:	2300      	movs	r3, #0
 800132e:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            last_system_active = 0;
 8001332:	2300      	movs	r3, #0
 8001334:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
            RELAY1_GPIO_PORT->ODR &= ~(1U << RELAY1_PIN);
 8001338:	4b87      	ldr	r3, [pc, #540]	@ (8001558 <main+0x330>)
 800133a:	695b      	ldr	r3, [r3, #20]
 800133c:	4a86      	ldr	r2, [pc, #536]	@ (8001558 <main+0x330>)
 800133e:	f023 0302 	bic.w	r3, r3, #2
 8001342:	6153      	str	r3, [r2, #20]
            RELAY2_GPIO_PORT->ODR &= ~(1U << RELAY2_PIN);
 8001344:	4b84      	ldr	r3, [pc, #528]	@ (8001558 <main+0x330>)
 8001346:	695b      	ldr	r3, [r3, #20]
 8001348:	4a83      	ldr	r2, [pc, #524]	@ (8001558 <main+0x330>)
 800134a:	f023 0304 	bic.w	r3, r3, #4
 800134e:	6153      	str	r3, [r2, #20]
            Servo_SetAngle(0);
 8001350:	2000      	movs	r0, #0
 8001352:	f000 fd31 	bl	8001db8 <Servo_SetAngle>
            GPIOA->ODR &= ~(1 << 5);
 8001356:	4b7a      	ldr	r3, [pc, #488]	@ (8001540 <main+0x318>)
 8001358:	695b      	ldr	r3, [r3, #20]
 800135a:	4a79      	ldr	r2, [pc, #484]	@ (8001540 <main+0x318>)
 800135c:	f023 0320 	bic.w	r3, r3, #32
 8001360:	6153      	str	r3, [r2, #20]
            LCD_SetCursor(0, 0);
 8001362:	2100      	movs	r1, #0
 8001364:	2000      	movs	r0, #0
 8001366:	f7ff ff41 	bl	80011ec <LCD_SetCursor>
            LCD_SendString("MQ2 Gas Monitor ");
 800136a:	4876      	ldr	r0, [pc, #472]	@ (8001544 <main+0x31c>)
 800136c:	f7ff feec 	bl	8001148 <LCD_SendString>
            LCD_SetCursor(1, 0);
 8001370:	2100      	movs	r1, #0
 8001372:	2001      	movs	r0, #1
 8001374:	f7ff ff3a 	bl	80011ec <LCD_SetCursor>
            LCD_SendString("Sys: LOADING... ");
 8001378:	4873      	ldr	r0, [pc, #460]	@ (8001548 <main+0x320>)
 800137a:	f7ff fee5 	bl	8001148 <LCD_SendString>
            delay_ms(2000);
 800137e:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001382:	f000 ffa5 	bl	80022d0 <delay_ms>
            snprintf(uart_buffer, sizeof(uart_buffer), "S%d\n", system_active);
 8001386:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800138a:	f107 0008 	add.w	r0, r7, #8
 800138e:	4a6f      	ldr	r2, [pc, #444]	@ (800154c <main+0x324>)
 8001390:	210a      	movs	r1, #10
 8001392:	f002 fb8f 	bl	8003ab4 <sniprintf>
            UART1_SendString(uart_buffer);
 8001396:	f107 0308 	add.w	r3, r7, #8
 800139a:	4618      	mov	r0, r3
 800139c:	f001 f886 	bl	80024ac <UART1_SendString>
            sw2_pressed = 0;
 80013a0:	4b6c      	ldr	r3, [pc, #432]	@ (8001554 <main+0x32c>)
 80013a2:	2200      	movs	r2, #0
 80013a4:	701a      	strb	r2, [r3, #0]
        }
        last_sw2_pressed = sw2_pressed;
 80013a6:	4b6b      	ldr	r3, [pc, #428]	@ (8001554 <main+0x32c>)
 80013a8:	781b      	ldrb	r3, [r3, #0]
 80013aa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a

        if (USART1->SR & USART_SR_RXNE) {
 80013ae:	4b6b      	ldr	r3, [pc, #428]	@ (800155c <main+0x334>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f003 0320 	and.w	r3, r3, #32
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d011      	beq.n	80013de <main+0x1b6>
            UART1_ReceiveString(uart_cmd, sizeof(uart_cmd));
 80013ba:	1d3b      	adds	r3, r7, #4
 80013bc:	2102      	movs	r1, #2
 80013be:	4618      	mov	r0, r3
 80013c0:	f001 f894 	bl	80024ec <UART1_ReceiveString>
            if (uart_cmd[0] == '1') {
 80013c4:	793b      	ldrb	r3, [r7, #4]
 80013c6:	2b31      	cmp	r3, #49	@ 0x31
 80013c8:	d103      	bne.n	80013d2 <main+0x1aa>
                system_active = 1;
 80013ca:	2301      	movs	r3, #1
 80013cc:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80013d0:	e005      	b.n	80013de <main+0x1b6>
            } else if (uart_cmd[0] == '0') {
 80013d2:	793b      	ldrb	r3, [r7, #4]
 80013d4:	2b30      	cmp	r3, #48	@ 0x30
 80013d6:	d102      	bne.n	80013de <main+0x1b6>
                system_active = 0;
 80013d8:	2300      	movs	r3, #0
 80013da:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
            }
        }

        if (system_active != last_system_active) {
 80013de:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80013e2:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 80013e6:	429a      	cmp	r2, r3
 80013e8:	d010      	beq.n	800140c <main+0x1e4>
            snprintf(uart_buffer, sizeof(uart_buffer), "S%d\n", system_active);
 80013ea:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80013ee:	f107 0008 	add.w	r0, r7, #8
 80013f2:	4a56      	ldr	r2, [pc, #344]	@ (800154c <main+0x324>)
 80013f4:	210a      	movs	r1, #10
 80013f6:	f002 fb5d 	bl	8003ab4 <sniprintf>
            UART1_SendString(uart_buffer);
 80013fa:	f107 0308 	add.w	r3, r7, #8
 80013fe:	4618      	mov	r0, r3
 8001400:	f001 f854 	bl	80024ac <UART1_SendString>
            last_system_active = system_active;
 8001404:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001408:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
        }

        if (system_active) {
 800140c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001410:	2b00      	cmp	r3, #0
 8001412:	f000 80ce 	beq.w	80015b2 <main+0x38a>
            ppm = MQ2_ReadPPM();
 8001416:	f000 f951 	bl	80016bc <MQ2_ReadPPM>
 800141a:	ed87 0a0d 	vstr	s0, [r7, #52]	@ 0x34
            alert_state = GetGasAlertState(ppm);
 800141e:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 8001422:	f000 fa37 	bl	8001894 <GetGasAlertState>
 8001426:	4603      	mov	r3, r0
 8001428:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31

            if (alert_state >= 2) {
 800142c:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8001430:	2b01      	cmp	r3, #1
 8001432:	d903      	bls.n	800143c <main+0x214>
                Servo_SetAngle(180);
 8001434:	20b4      	movs	r0, #180	@ 0xb4
 8001436:	f000 fcbf 	bl	8001db8 <Servo_SetAngle>
 800143a:	e002      	b.n	8001442 <main+0x21a>
            } else {
                Servo_SetAngle(0);
 800143c:	2000      	movs	r0, #0
 800143e:	f000 fcbb 	bl	8001db8 <Servo_SetAngle>
            }

            if (alert_state >= 2) {
 8001442:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8001446:	2b01      	cmp	r3, #1
 8001448:	d906      	bls.n	8001458 <main+0x230>
                RELAY1_GPIO_PORT->ODR |= (1U << RELAY1_PIN);
 800144a:	4b43      	ldr	r3, [pc, #268]	@ (8001558 <main+0x330>)
 800144c:	695b      	ldr	r3, [r3, #20]
 800144e:	4a42      	ldr	r2, [pc, #264]	@ (8001558 <main+0x330>)
 8001450:	f043 0302 	orr.w	r3, r3, #2
 8001454:	6153      	str	r3, [r2, #20]
 8001456:	e005      	b.n	8001464 <main+0x23c>
            } else {
                RELAY1_GPIO_PORT->ODR &= ~(1U << RELAY1_PIN);
 8001458:	4b3f      	ldr	r3, [pc, #252]	@ (8001558 <main+0x330>)
 800145a:	695b      	ldr	r3, [r3, #20]
 800145c:	4a3e      	ldr	r2, [pc, #248]	@ (8001558 <main+0x330>)
 800145e:	f023 0302 	bic.w	r3, r3, #2
 8001462:	6153      	str	r3, [r2, #20]
            }

            if (alert_state == 3) {
 8001464:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8001468:	2b03      	cmp	r3, #3
 800146a:	d106      	bne.n	800147a <main+0x252>
                RELAY2_GPIO_PORT->ODR |= (1U << RELAY2_PIN);
 800146c:	4b3a      	ldr	r3, [pc, #232]	@ (8001558 <main+0x330>)
 800146e:	695b      	ldr	r3, [r3, #20]
 8001470:	4a39      	ldr	r2, [pc, #228]	@ (8001558 <main+0x330>)
 8001472:	f043 0304 	orr.w	r3, r3, #4
 8001476:	6153      	str	r3, [r2, #20]
 8001478:	e005      	b.n	8001486 <main+0x25e>
            } else {
                RELAY2_GPIO_PORT->ODR &= ~(1U << RELAY2_PIN);
 800147a:	4b37      	ldr	r3, [pc, #220]	@ (8001558 <main+0x330>)
 800147c:	695b      	ldr	r3, [r3, #20]
 800147e:	4a36      	ldr	r2, [pc, #216]	@ (8001558 <main+0x330>)
 8001480:	f023 0304 	bic.w	r3, r3, #4
 8001484:	6153      	str	r3, [r2, #20]
            }

            if (tick - last_update >= 1000) {
 8001486:	4b36      	ldr	r3, [pc, #216]	@ (8001560 <main+0x338>)
 8001488:	681a      	ldr	r2, [r3, #0]
 800148a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001492:	f0c0 80b1 	bcc.w	80015f8 <main+0x3d0>
                GPIOA->ODR |= (1 << 5);
 8001496:	4b2a      	ldr	r3, [pc, #168]	@ (8001540 <main+0x318>)
 8001498:	695b      	ldr	r3, [r3, #20]
 800149a:	4a29      	ldr	r2, [pc, #164]	@ (8001540 <main+0x318>)
 800149c:	f043 0320 	orr.w	r3, r3, #32
 80014a0:	6153      	str	r3, [r2, #20]
                snprintf(uart_buffer, sizeof(uart_buffer), "%.1f %d\n", ppm, alert_state);
 80014a2:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80014a4:	f7ff f858 	bl	8000558 <__aeabi_f2d>
 80014a8:	4602      	mov	r2, r0
 80014aa:	460b      	mov	r3, r1
 80014ac:	f897 1031 	ldrb.w	r1, [r7, #49]	@ 0x31
 80014b0:	f107 0008 	add.w	r0, r7, #8
 80014b4:	9102      	str	r1, [sp, #8]
 80014b6:	e9cd 2300 	strd	r2, r3, [sp]
 80014ba:	4a2a      	ldr	r2, [pc, #168]	@ (8001564 <main+0x33c>)
 80014bc:	210a      	movs	r1, #10
 80014be:	f002 faf9 	bl	8003ab4 <sniprintf>
                UART1_SendString(uart_buffer);
 80014c2:	f107 0308 	add.w	r3, r7, #8
 80014c6:	4618      	mov	r0, r3
 80014c8:	f000 fff0 	bl	80024ac <UART1_SendString>

                LCD_SetCursor(0, 0);
 80014cc:	2100      	movs	r1, #0
 80014ce:	2000      	movs	r0, #0
 80014d0:	f7ff fe8c 	bl	80011ec <LCD_SetCursor>
                LCD_SendString("                ");
 80014d4:	4824      	ldr	r0, [pc, #144]	@ (8001568 <main+0x340>)
 80014d6:	f7ff fe37 	bl	8001148 <LCD_SendString>
                LCD_SetCursor(0, 0);
 80014da:	2100      	movs	r1, #0
 80014dc:	2000      	movs	r0, #0
 80014de:	f7ff fe85 	bl	80011ec <LCD_SetCursor>
                snprintf(buffer, sizeof(buffer), "Gas:%.1f ppm", ppm);
 80014e2:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80014e4:	f7ff f838 	bl	8000558 <__aeabi_f2d>
 80014e8:	4602      	mov	r2, r0
 80014ea:	460b      	mov	r3, r1
 80014ec:	f107 0014 	add.w	r0, r7, #20
 80014f0:	e9cd 2300 	strd	r2, r3, [sp]
 80014f4:	4a1d      	ldr	r2, [pc, #116]	@ (800156c <main+0x344>)
 80014f6:	2114      	movs	r1, #20
 80014f8:	f002 fadc 	bl	8003ab4 <sniprintf>
                LCD_SendString(buffer);
 80014fc:	f107 0314 	add.w	r3, r7, #20
 8001500:	4618      	mov	r0, r3
 8001502:	f7ff fe21 	bl	8001148 <LCD_SendString>

                LCD_SetCursor(1, 0);
 8001506:	2100      	movs	r1, #0
 8001508:	2001      	movs	r0, #1
 800150a:	f7ff fe6f 	bl	80011ec <LCD_SetCursor>
                switch (alert_state) {
 800150e:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8001512:	2b03      	cmp	r3, #3
 8001514:	d838      	bhi.n	8001588 <main+0x360>
 8001516:	a201      	add	r2, pc, #4	@ (adr r2, 800151c <main+0x2f4>)
 8001518:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800151c:	0800152d 	.word	0x0800152d
 8001520:	08001535 	.word	0x08001535
 8001524:	08001579 	.word	0x08001579
 8001528:	08001581 	.word	0x08001581
                    case -1: LCD_SendString("Error    "); break;
                    case 0: LCD_SendString("No Gas   "); break;
 800152c:	4810      	ldr	r0, [pc, #64]	@ (8001570 <main+0x348>)
 800152e:	f7ff fe0b 	bl	8001148 <LCD_SendString>
 8001532:	e02d      	b.n	8001590 <main+0x368>
                    case 1: LCD_SendString("Low Gas  "); break;
 8001534:	480f      	ldr	r0, [pc, #60]	@ (8001574 <main+0x34c>)
 8001536:	f7ff fe07 	bl	8001148 <LCD_SendString>
 800153a:	e029      	b.n	8001590 <main+0x368>
 800153c:	40023800 	.word	0x40023800
 8001540:	40020000 	.word	0x40020000
 8001544:	080067e0 	.word	0x080067e0
 8001548:	080067f4 	.word	0x080067f4
 800154c:	08006808 	.word	0x08006808
 8001550:	20000204 	.word	0x20000204
 8001554:	20000205 	.word	0x20000205
 8001558:	40020400 	.word	0x40020400
 800155c:	40011000 	.word	0x40011000
 8001560:	20000214 	.word	0x20000214
 8001564:	08006810 	.word	0x08006810
 8001568:	0800681c 	.word	0x0800681c
 800156c:	08006830 	.word	0x08006830
 8001570:	08006840 	.word	0x08006840
 8001574:	0800684c 	.word	0x0800684c
                    case 2: LCD_SendString("High Gas "); break;
 8001578:	4825      	ldr	r0, [pc, #148]	@ (8001610 <main+0x3e8>)
 800157a:	f7ff fde5 	bl	8001148 <LCD_SendString>
 800157e:	e007      	b.n	8001590 <main+0x368>
                    case 3: LCD_SendString("Danger!  "); break;
 8001580:	4824      	ldr	r0, [pc, #144]	@ (8001614 <main+0x3ec>)
 8001582:	f7ff fde1 	bl	8001148 <LCD_SendString>
 8001586:	e003      	b.n	8001590 <main+0x368>
                    default: LCD_SendString("Error    "); break;
 8001588:	4823      	ldr	r0, [pc, #140]	@ (8001618 <main+0x3f0>)
 800158a:	f7ff fddd 	bl	8001148 <LCD_SendString>
 800158e:	bf00      	nop
                }
                LCD_SetCursor(1, 9);
 8001590:	2109      	movs	r1, #9
 8001592:	2001      	movs	r0, #1
 8001594:	f7ff fe2a 	bl	80011ec <LCD_SetCursor>
                LCD_SendString("Sys:ON ");
 8001598:	4820      	ldr	r0, [pc, #128]	@ (800161c <main+0x3f4>)
 800159a:	f7ff fdd5 	bl	8001148 <LCD_SendString>

                GPIOA->ODR &= ~(1 << 5);
 800159e:	4b20      	ldr	r3, [pc, #128]	@ (8001620 <main+0x3f8>)
 80015a0:	695b      	ldr	r3, [r3, #20]
 80015a2:	4a1f      	ldr	r2, [pc, #124]	@ (8001620 <main+0x3f8>)
 80015a4:	f023 0320 	bic.w	r3, r3, #32
 80015a8:	6153      	str	r3, [r2, #20]
                last_update = tick;
 80015aa:	4b1e      	ldr	r3, [pc, #120]	@ (8001624 <main+0x3fc>)
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80015b0:	e022      	b.n	80015f8 <main+0x3d0>
            }
        } else {
            LCD_SetCursor(0, 0);
 80015b2:	2100      	movs	r1, #0
 80015b4:	2000      	movs	r0, #0
 80015b6:	f7ff fe19 	bl	80011ec <LCD_SetCursor>
            LCD_SendString("Gas:---- ppm    ");
 80015ba:	481b      	ldr	r0, [pc, #108]	@ (8001628 <main+0x400>)
 80015bc:	f7ff fdc4 	bl	8001148 <LCD_SendString>
            LCD_SetCursor(1, 0);
 80015c0:	2100      	movs	r1, #0
 80015c2:	2001      	movs	r0, #1
 80015c4:	f7ff fe12 	bl	80011ec <LCD_SetCursor>
            LCD_SendString("Stopped  Sys:OFF");
 80015c8:	4818      	ldr	r0, [pc, #96]	@ (800162c <main+0x404>)
 80015ca:	f7ff fdbd 	bl	8001148 <LCD_SendString>
            GPIOA->ODR &= ~(1 << 5);
 80015ce:	4b14      	ldr	r3, [pc, #80]	@ (8001620 <main+0x3f8>)
 80015d0:	695b      	ldr	r3, [r3, #20]
 80015d2:	4a13      	ldr	r2, [pc, #76]	@ (8001620 <main+0x3f8>)
 80015d4:	f023 0320 	bic.w	r3, r3, #32
 80015d8:	6153      	str	r3, [r2, #20]
            RELAY1_GPIO_PORT->ODR &= ~(1U << RELAY1_PIN);
 80015da:	4b15      	ldr	r3, [pc, #84]	@ (8001630 <main+0x408>)
 80015dc:	695b      	ldr	r3, [r3, #20]
 80015de:	4a14      	ldr	r2, [pc, #80]	@ (8001630 <main+0x408>)
 80015e0:	f023 0302 	bic.w	r3, r3, #2
 80015e4:	6153      	str	r3, [r2, #20]
            RELAY2_GPIO_PORT->ODR &= ~(1U << RELAY2_PIN);
 80015e6:	4b12      	ldr	r3, [pc, #72]	@ (8001630 <main+0x408>)
 80015e8:	695b      	ldr	r3, [r3, #20]
 80015ea:	4a11      	ldr	r2, [pc, #68]	@ (8001630 <main+0x408>)
 80015ec:	f023 0304 	bic.w	r3, r3, #4
 80015f0:	6153      	str	r3, [r2, #20]
            Servo_SetAngle(0);
 80015f2:	2000      	movs	r0, #0
 80015f4:	f000 fbe0 	bl	8001db8 <Servo_SetAngle>
        }
        RGB_LED_SetState(alert_state, system_active, ppm);
 80015f8:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80015fc:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8001600:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 8001604:	4611      	mov	r1, r2
 8001606:	4618      	mov	r0, r3
 8001608:	f000 fa2e 	bl	8001a68 <RGB_LED_SetState>
        if (sw1_pressed && !last_sw1_pressed) {
 800160c:	e66c      	b.n	80012e8 <main+0xc0>
 800160e:	bf00      	nop
 8001610:	08006858 	.word	0x08006858
 8001614:	08006864 	.word	0x08006864
 8001618:	08006870 	.word	0x08006870
 800161c:	0800687c 	.word	0x0800687c
 8001620:	40020000 	.word	0x40020000
 8001624:	20000214 	.word	0x20000214
 8001628:	08006884 	.word	0x08006884
 800162c:	08006898 	.word	0x08006898
 8001630:	40020400 	.word	0x40020400

08001634 <ADC_Init>:
#include "system_config.h"
#include <math.h>

float LPGCurve[3] = {2.3f, 0.21f, -0.47f};

void ADC_Init(void) {
 8001634:	b580      	push	{r7, lr}
 8001636:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8001638:	4b1d      	ldr	r3, [pc, #116]	@ (80016b0 <ADC_Init+0x7c>)
 800163a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800163c:	4a1c      	ldr	r2, [pc, #112]	@ (80016b0 <ADC_Init+0x7c>)
 800163e:	f043 0301 	orr.w	r3, r3, #1
 8001642:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->APB2ENR |= RCC_APB2ENR_ADC1EN;
 8001644:	4b1a      	ldr	r3, [pc, #104]	@ (80016b0 <ADC_Init+0x7c>)
 8001646:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001648:	4a19      	ldr	r2, [pc, #100]	@ (80016b0 <ADC_Init+0x7c>)
 800164a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800164e:	6453      	str	r3, [r2, #68]	@ 0x44
    GPIOA->MODER |= (3U << (0 * 2));
 8001650:	4b18      	ldr	r3, [pc, #96]	@ (80016b4 <ADC_Init+0x80>)
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	4a17      	ldr	r2, [pc, #92]	@ (80016b4 <ADC_Init+0x80>)
 8001656:	f043 0303 	orr.w	r3, r3, #3
 800165a:	6013      	str	r3, [r2, #0]
    GPIOA->PUPDR &= ~(3U << (0 * 2));
 800165c:	4b15      	ldr	r3, [pc, #84]	@ (80016b4 <ADC_Init+0x80>)
 800165e:	68db      	ldr	r3, [r3, #12]
 8001660:	4a14      	ldr	r2, [pc, #80]	@ (80016b4 <ADC_Init+0x80>)
 8001662:	f023 0303 	bic.w	r3, r3, #3
 8001666:	60d3      	str	r3, [r2, #12]
    ADC1->CR1 = 0;
 8001668:	4b13      	ldr	r3, [pc, #76]	@ (80016b8 <ADC_Init+0x84>)
 800166a:	2200      	movs	r2, #0
 800166c:	605a      	str	r2, [r3, #4]
    ADC1->CR1 |= (1U << 8);
 800166e:	4b12      	ldr	r3, [pc, #72]	@ (80016b8 <ADC_Init+0x84>)
 8001670:	685b      	ldr	r3, [r3, #4]
 8001672:	4a11      	ldr	r2, [pc, #68]	@ (80016b8 <ADC_Init+0x84>)
 8001674:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001678:	6053      	str	r3, [r2, #4]
    ADC1->CR2 = 0;
 800167a:	4b0f      	ldr	r3, [pc, #60]	@ (80016b8 <ADC_Init+0x84>)
 800167c:	2200      	movs	r2, #0
 800167e:	609a      	str	r2, [r3, #8]
    ADC1->SMPR2 |= (5U << ADC_SMPR2_SMP0_Pos);
 8001680:	4b0d      	ldr	r3, [pc, #52]	@ (80016b8 <ADC_Init+0x84>)
 8001682:	691b      	ldr	r3, [r3, #16]
 8001684:	4a0c      	ldr	r2, [pc, #48]	@ (80016b8 <ADC_Init+0x84>)
 8001686:	f043 0305 	orr.w	r3, r3, #5
 800168a:	6113      	str	r3, [r2, #16]
    ADC1->SQR1 = 0;
 800168c:	4b0a      	ldr	r3, [pc, #40]	@ (80016b8 <ADC_Init+0x84>)
 800168e:	2200      	movs	r2, #0
 8001690:	62da      	str	r2, [r3, #44]	@ 0x2c
    ADC1->SQR3 = 0;
 8001692:	4b09      	ldr	r3, [pc, #36]	@ (80016b8 <ADC_Init+0x84>)
 8001694:	2200      	movs	r2, #0
 8001696:	635a      	str	r2, [r3, #52]	@ 0x34
    ADC1->CR2 |= ADC_CR2_ADON;
 8001698:	4b07      	ldr	r3, [pc, #28]	@ (80016b8 <ADC_Init+0x84>)
 800169a:	689b      	ldr	r3, [r3, #8]
 800169c:	4a06      	ldr	r2, [pc, #24]	@ (80016b8 <ADC_Init+0x84>)
 800169e:	f043 0301 	orr.w	r3, r3, #1
 80016a2:	6093      	str	r3, [r2, #8]
    delay_ms(10);
 80016a4:	200a      	movs	r0, #10
 80016a6:	f000 fe13 	bl	80022d0 <delay_ms>
}
 80016aa:	bf00      	nop
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	40023800 	.word	0x40023800
 80016b4:	40020000 	.word	0x40020000
 80016b8:	40012000 	.word	0x40012000

080016bc <MQ2_ReadPPM>:

float MQ2_ReadPPM(void) {
 80016bc:	b580      	push	{r7, lr}
 80016be:	b08a      	sub	sp, #40	@ 0x28
 80016c0:	af00      	add	r7, sp, #0
    const int enhanced_read_sample_times = 10;
 80016c2:	230a      	movs	r3, #10
 80016c4:	617b      	str	r3, [r7, #20]
    float rs = 0.0f;
 80016c6:	f04f 0300 	mov.w	r3, #0
 80016ca:	627b      	str	r3, [r7, #36]	@ 0x24
    float Vout;
    uint16_t adc_value;

    delay_ms(100);
 80016cc:	2064      	movs	r0, #100	@ 0x64
 80016ce:	f000 fdff 	bl	80022d0 <delay_ms>

    for (int i = 0; i < enhanced_read_sample_times; i++) {
 80016d2:	2300      	movs	r3, #0
 80016d4:	623b      	str	r3, [r7, #32]
 80016d6:	e066      	b.n	80017a6 <MQ2_ReadPPM+0xea>
        ADC1->CR2 |= ADC_CR2_SWSTART;
 80016d8:	4b65      	ldr	r3, [pc, #404]	@ (8001870 <MQ2_ReadPPM+0x1b4>)
 80016da:	689b      	ldr	r3, [r3, #8]
 80016dc:	4a64      	ldr	r2, [pc, #400]	@ (8001870 <MQ2_ReadPPM+0x1b4>)
 80016de:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80016e2:	6093      	str	r3, [r2, #8]
        uint32_t timeout = 1000000;
 80016e4:	4b63      	ldr	r3, [pc, #396]	@ (8001874 <MQ2_ReadPPM+0x1b8>)
 80016e6:	61fb      	str	r3, [r7, #28]
        while (!(ADC1->SR & ADC_SR_EOC) && timeout--) {
 80016e8:	e004      	b.n	80016f4 <MQ2_ReadPPM+0x38>
            if (timeout == 0) return -1.0f;
 80016ea:	69fb      	ldr	r3, [r7, #28]
 80016ec:	2b00      	cmp	r3, #0
 80016ee:	d101      	bne.n	80016f4 <MQ2_ReadPPM+0x38>
 80016f0:	4b61      	ldr	r3, [pc, #388]	@ (8001878 <MQ2_ReadPPM+0x1bc>)
 80016f2:	e0b5      	b.n	8001860 <MQ2_ReadPPM+0x1a4>
        while (!(ADC1->SR & ADC_SR_EOC) && timeout--) {
 80016f4:	4b5e      	ldr	r3, [pc, #376]	@ (8001870 <MQ2_ReadPPM+0x1b4>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f003 0302 	and.w	r3, r3, #2
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d104      	bne.n	800170a <MQ2_ReadPPM+0x4e>
 8001700:	69fb      	ldr	r3, [r7, #28]
 8001702:	1e5a      	subs	r2, r3, #1
 8001704:	61fa      	str	r2, [r7, #28]
 8001706:	2b00      	cmp	r3, #0
 8001708:	d1ef      	bne.n	80016ea <MQ2_ReadPPM+0x2e>
        }

        adc_value = ADC1->DR;
 800170a:	4b59      	ldr	r3, [pc, #356]	@ (8001870 <MQ2_ReadPPM+0x1b4>)
 800170c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800170e:	81fb      	strh	r3, [r7, #14]
        Vout = ((float)adc_value / ADC_MAX) * VCC;
 8001710:	89fb      	ldrh	r3, [r7, #14]
 8001712:	ee07 3a90 	vmov	s15, r3
 8001716:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800171a:	eddf 6a58 	vldr	s13, [pc, #352]	@ 800187c <MQ2_ReadPPM+0x1c0>
 800171e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001722:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001726:	ee67 7a87 	vmul.f32	s15, s15, s14
 800172a:	edc7 7a02 	vstr	s15, [r7, #8]

        if (Vout < 0.1f) return -2.0f;
 800172e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001732:	ed9f 7a53 	vldr	s14, [pc, #332]	@ 8001880 <MQ2_ReadPPM+0x1c4>
 8001736:	eef4 7ac7 	vcmpe.f32	s15, s14
 800173a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800173e:	d502      	bpl.n	8001746 <MQ2_ReadPPM+0x8a>
 8001740:	f04f 4340 	mov.w	r3, #3221225472	@ 0xc0000000
 8001744:	e08c      	b.n	8001860 <MQ2_ReadPPM+0x1a4>

        float rs_sample = RL_VALUE * (VCC - Vout) / Vout;
 8001746:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800174a:	edd7 7a02 	vldr	s15, [r7, #8]
 800174e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001752:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001756:	ee67 6a87 	vmul.f32	s13, s15, s14
 800175a:	ed97 7a02 	vldr	s14, [r7, #8]
 800175e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001762:	edc7 7a01 	vstr	s15, [r7, #4]
        if (rs_sample <= 0.0f || rs_sample > 1000.0f) {
 8001766:	edd7 7a01 	vldr	s15, [r7, #4]
 800176a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800176e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001772:	d914      	bls.n	800179e <MQ2_ReadPPM+0xe2>
 8001774:	edd7 7a01 	vldr	s15, [r7, #4]
 8001778:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8001884 <MQ2_ReadPPM+0x1c8>
 800177c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001780:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001784:	dc0b      	bgt.n	800179e <MQ2_ReadPPM+0xe2>
            continue;
        }
        rs += rs_sample;
 8001786:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 800178a:	edd7 7a01 	vldr	s15, [r7, #4]
 800178e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001792:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
        delay_ms(50);
 8001796:	2032      	movs	r0, #50	@ 0x32
 8001798:	f000 fd9a 	bl	80022d0 <delay_ms>
 800179c:	e000      	b.n	80017a0 <MQ2_ReadPPM+0xe4>
            continue;
 800179e:	bf00      	nop
    for (int i = 0; i < enhanced_read_sample_times; i++) {
 80017a0:	6a3b      	ldr	r3, [r7, #32]
 80017a2:	3301      	adds	r3, #1
 80017a4:	623b      	str	r3, [r7, #32]
 80017a6:	6a3a      	ldr	r2, [r7, #32]
 80017a8:	697b      	ldr	r3, [r7, #20]
 80017aa:	429a      	cmp	r2, r3
 80017ac:	db94      	blt.n	80016d8 <MQ2_ReadPPM+0x1c>
    }

    rs /= (float)enhanced_read_sample_times;
 80017ae:	697b      	ldr	r3, [r7, #20]
 80017b0:	ee07 3a90 	vmov	s15, r3
 80017b4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017b8:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80017bc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80017c0:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    if (rs <= 0.0f) return 0.0f;
 80017c4:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80017c8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017d0:	d802      	bhi.n	80017d8 <MQ2_ReadPPM+0x11c>
 80017d2:	f04f 0300 	mov.w	r3, #0
 80017d6:	e043      	b.n	8001860 <MQ2_ReadPPM+0x1a4>

    float rs_ro_ratio = rs / FIXED_RO;
 80017d8:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 80017dc:	eef1 6a04 	vmov.f32	s13, #20	@ 0x40a00000  5.0
 80017e0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017e4:	edc7 7a04 	vstr	s15, [r7, #16]
    float ppm = powf(10.0f, ((log10f(rs_ro_ratio) - LPGCurve[1]) / LPGCurve[2]) + LPGCurve[0]);
 80017e8:	ed97 0a04 	vldr	s0, [r7, #16]
 80017ec:	f004 faa4 	bl	8005d38 <log10f>
 80017f0:	eeb0 7a40 	vmov.f32	s14, s0
 80017f4:	4b24      	ldr	r3, [pc, #144]	@ (8001888 <MQ2_ReadPPM+0x1cc>)
 80017f6:	edd3 7a01 	vldr	s15, [r3, #4]
 80017fa:	ee77 6a67 	vsub.f32	s13, s14, s15
 80017fe:	4b22      	ldr	r3, [pc, #136]	@ (8001888 <MQ2_ReadPPM+0x1cc>)
 8001800:	edd3 7a02 	vldr	s15, [r3, #8]
 8001804:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001808:	4b1f      	ldr	r3, [pc, #124]	@ (8001888 <MQ2_ReadPPM+0x1cc>)
 800180a:	edd3 7a00 	vldr	s15, [r3]
 800180e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001812:	eef0 0a67 	vmov.f32	s1, s15
 8001816:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 800181a:	f004 fabb 	bl	8005d94 <powf>
 800181e:	ed87 0a06 	vstr	s0, [r7, #24]

    if (ppm < 0.0f) ppm = 0.0f;
 8001822:	edd7 7a06 	vldr	s15, [r7, #24]
 8001826:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800182a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800182e:	d502      	bpl.n	8001836 <MQ2_ReadPPM+0x17a>
 8001830:	f04f 0300 	mov.w	r3, #0
 8001834:	61bb      	str	r3, [r7, #24]
    if (isnan(ppm) || ppm > 10000.0f) ppm = 10000.0f;
 8001836:	ed97 7a06 	vldr	s14, [r7, #24]
 800183a:	edd7 7a06 	vldr	s15, [r7, #24]
 800183e:	eeb4 7a67 	vcmp.f32	s14, s15
 8001842:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001846:	d608      	bvs.n	800185a <MQ2_ReadPPM+0x19e>
 8001848:	edd7 7a06 	vldr	s15, [r7, #24]
 800184c:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800188c <MQ2_ReadPPM+0x1d0>
 8001850:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001854:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001858:	dd01      	ble.n	800185e <MQ2_ReadPPM+0x1a2>
 800185a:	4b0d      	ldr	r3, [pc, #52]	@ (8001890 <MQ2_ReadPPM+0x1d4>)
 800185c:	61bb      	str	r3, [r7, #24]

    return ppm;
 800185e:	69bb      	ldr	r3, [r7, #24]
}
 8001860:	ee07 3a90 	vmov	s15, r3
 8001864:	eeb0 0a67 	vmov.f32	s0, s15
 8001868:	3728      	adds	r7, #40	@ 0x28
 800186a:	46bd      	mov	sp, r7
 800186c:	bd80      	pop	{r7, pc}
 800186e:	bf00      	nop
 8001870:	40012000 	.word	0x40012000
 8001874:	000f4240 	.word	0x000f4240
 8001878:	bf800000 	.word	0xbf800000
 800187c:	457ff000 	.word	0x457ff000
 8001880:	3dcccccd 	.word	0x3dcccccd
 8001884:	447a0000 	.word	0x447a0000
 8001888:	20000000 	.word	0x20000000
 800188c:	461c4000 	.word	0x461c4000
 8001890:	461c4000 	.word	0x461c4000

08001894 <GetGasAlertState>:

uint8_t GetGasAlertState(float ppm) {
 8001894:	b480      	push	{r7}
 8001896:	b083      	sub	sp, #12
 8001898:	af00      	add	r7, sp, #0
 800189a:	ed87 0a01 	vstr	s0, [r7, #4]
    if (ppm < 0.0f) return -1;
 800189e:	edd7 7a01 	vldr	s15, [r7, #4]
 80018a2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018aa:	d501      	bpl.n	80018b0 <GetGasAlertState+0x1c>
 80018ac:	23ff      	movs	r3, #255	@ 0xff
 80018ae:	e021      	b.n	80018f4 <GetGasAlertState+0x60>
    else {
        if (ppm < 200.0f) return 0;
 80018b0:	edd7 7a01 	vldr	s15, [r7, #4]
 80018b4:	ed9f 7a12 	vldr	s14, [pc, #72]	@ 8001900 <GetGasAlertState+0x6c>
 80018b8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018c0:	d501      	bpl.n	80018c6 <GetGasAlertState+0x32>
 80018c2:	2300      	movs	r3, #0
 80018c4:	e016      	b.n	80018f4 <GetGasAlertState+0x60>
        else if (ppm < 800.0f) return 1;
 80018c6:	edd7 7a01 	vldr	s15, [r7, #4]
 80018ca:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8001904 <GetGasAlertState+0x70>
 80018ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018d6:	d501      	bpl.n	80018dc <GetGasAlertState+0x48>
 80018d8:	2301      	movs	r3, #1
 80018da:	e00b      	b.n	80018f4 <GetGasAlertState+0x60>
        else if (ppm < 2000.0f) return 2;
 80018dc:	edd7 7a01 	vldr	s15, [r7, #4]
 80018e0:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8001908 <GetGasAlertState+0x74>
 80018e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018ec:	d501      	bpl.n	80018f2 <GetGasAlertState+0x5e>
 80018ee:	2302      	movs	r3, #2
 80018f0:	e000      	b.n	80018f4 <GetGasAlertState+0x60>
        else return 3;
 80018f2:	2303      	movs	r3, #3
    }
}
 80018f4:	4618      	mov	r0, r3
 80018f6:	370c      	adds	r7, #12
 80018f8:	46bd      	mov	sp, r7
 80018fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018fe:	4770      	bx	lr
 8001900:	43480000 	.word	0x43480000
 8001904:	44480000 	.word	0x44480000
 8001908:	44fa0000 	.word	0x44fa0000

0800190c <Relay_GPIO_Init>:
#include "relay.h"

void Relay_GPIO_Init(void) {
 800190c:	b480      	push	{r7}
 800190e:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= RELAY1_RCC_AHB1ENR | RELAY2_RCC_AHB1ENR;
 8001910:	4b29      	ldr	r3, [pc, #164]	@ (80019b8 <Relay_GPIO_Init+0xac>)
 8001912:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001914:	4a28      	ldr	r2, [pc, #160]	@ (80019b8 <Relay_GPIO_Init+0xac>)
 8001916:	f043 0302 	orr.w	r3, r3, #2
 800191a:	6313      	str	r3, [r2, #48]	@ 0x30
    RELAY1_GPIO_PORT->MODER &= ~(3U << (RELAY1_PIN * 2));
 800191c:	4b27      	ldr	r3, [pc, #156]	@ (80019bc <Relay_GPIO_Init+0xb0>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	4a26      	ldr	r2, [pc, #152]	@ (80019bc <Relay_GPIO_Init+0xb0>)
 8001922:	f023 030c 	bic.w	r3, r3, #12
 8001926:	6013      	str	r3, [r2, #0]
    RELAY1_GPIO_PORT->MODER |= (1U << (RELAY1_PIN * 2));
 8001928:	4b24      	ldr	r3, [pc, #144]	@ (80019bc <Relay_GPIO_Init+0xb0>)
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4a23      	ldr	r2, [pc, #140]	@ (80019bc <Relay_GPIO_Init+0xb0>)
 800192e:	f043 0304 	orr.w	r3, r3, #4
 8001932:	6013      	str	r3, [r2, #0]
    RELAY2_GPIO_PORT->MODER &= ~(3U << (RELAY2_PIN * 2));
 8001934:	4b21      	ldr	r3, [pc, #132]	@ (80019bc <Relay_GPIO_Init+0xb0>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a20      	ldr	r2, [pc, #128]	@ (80019bc <Relay_GPIO_Init+0xb0>)
 800193a:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800193e:	6013      	str	r3, [r2, #0]
    RELAY2_GPIO_PORT->MODER |= (1U << (RELAY2_PIN * 2));
 8001940:	4b1e      	ldr	r3, [pc, #120]	@ (80019bc <Relay_GPIO_Init+0xb0>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a1d      	ldr	r2, [pc, #116]	@ (80019bc <Relay_GPIO_Init+0xb0>)
 8001946:	f043 0310 	orr.w	r3, r3, #16
 800194a:	6013      	str	r3, [r2, #0]
    RELAY1_GPIO_PORT->OTYPER &= ~(1U << RELAY1_PIN);
 800194c:	4b1b      	ldr	r3, [pc, #108]	@ (80019bc <Relay_GPIO_Init+0xb0>)
 800194e:	685b      	ldr	r3, [r3, #4]
 8001950:	4a1a      	ldr	r2, [pc, #104]	@ (80019bc <Relay_GPIO_Init+0xb0>)
 8001952:	f023 0302 	bic.w	r3, r3, #2
 8001956:	6053      	str	r3, [r2, #4]
    RELAY2_GPIO_PORT->OTYPER &= ~(1U << RELAY2_PIN);
 8001958:	4b18      	ldr	r3, [pc, #96]	@ (80019bc <Relay_GPIO_Init+0xb0>)
 800195a:	685b      	ldr	r3, [r3, #4]
 800195c:	4a17      	ldr	r2, [pc, #92]	@ (80019bc <Relay_GPIO_Init+0xb0>)
 800195e:	f023 0304 	bic.w	r3, r3, #4
 8001962:	6053      	str	r3, [r2, #4]
    RELAY1_GPIO_PORT->PUPDR &= ~(3U << (RELAY1_PIN * 2));
 8001964:	4b15      	ldr	r3, [pc, #84]	@ (80019bc <Relay_GPIO_Init+0xb0>)
 8001966:	68db      	ldr	r3, [r3, #12]
 8001968:	4a14      	ldr	r2, [pc, #80]	@ (80019bc <Relay_GPIO_Init+0xb0>)
 800196a:	f023 030c 	bic.w	r3, r3, #12
 800196e:	60d3      	str	r3, [r2, #12]
    RELAY2_GPIO_PORT->PUPDR &= ~(3U << (RELAY2_PIN * 2));
 8001970:	4b12      	ldr	r3, [pc, #72]	@ (80019bc <Relay_GPIO_Init+0xb0>)
 8001972:	68db      	ldr	r3, [r3, #12]
 8001974:	4a11      	ldr	r2, [pc, #68]	@ (80019bc <Relay_GPIO_Init+0xb0>)
 8001976:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 800197a:	60d3      	str	r3, [r2, #12]
    RELAY1_GPIO_PORT->OSPEEDR &= ~(3U << (RELAY1_PIN * 2));
 800197c:	4b0f      	ldr	r3, [pc, #60]	@ (80019bc <Relay_GPIO_Init+0xb0>)
 800197e:	689b      	ldr	r3, [r3, #8]
 8001980:	4a0e      	ldr	r2, [pc, #56]	@ (80019bc <Relay_GPIO_Init+0xb0>)
 8001982:	f023 030c 	bic.w	r3, r3, #12
 8001986:	6093      	str	r3, [r2, #8]
    RELAY2_GPIO_PORT->OSPEEDR &= ~(3U << (RELAY2_PIN * 2));
 8001988:	4b0c      	ldr	r3, [pc, #48]	@ (80019bc <Relay_GPIO_Init+0xb0>)
 800198a:	689b      	ldr	r3, [r3, #8]
 800198c:	4a0b      	ldr	r2, [pc, #44]	@ (80019bc <Relay_GPIO_Init+0xb0>)
 800198e:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8001992:	6093      	str	r3, [r2, #8]
    RELAY1_GPIO_PORT->ODR &= ~(1U << RELAY1_PIN);
 8001994:	4b09      	ldr	r3, [pc, #36]	@ (80019bc <Relay_GPIO_Init+0xb0>)
 8001996:	695b      	ldr	r3, [r3, #20]
 8001998:	4a08      	ldr	r2, [pc, #32]	@ (80019bc <Relay_GPIO_Init+0xb0>)
 800199a:	f023 0302 	bic.w	r3, r3, #2
 800199e:	6153      	str	r3, [r2, #20]
    RELAY2_GPIO_PORT->ODR &= ~(1U << RELAY2_PIN);
 80019a0:	4b06      	ldr	r3, [pc, #24]	@ (80019bc <Relay_GPIO_Init+0xb0>)
 80019a2:	695b      	ldr	r3, [r3, #20]
 80019a4:	4a05      	ldr	r2, [pc, #20]	@ (80019bc <Relay_GPIO_Init+0xb0>)
 80019a6:	f023 0304 	bic.w	r3, r3, #4
 80019aa:	6153      	str	r3, [r2, #20]
}
 80019ac:	bf00      	nop
 80019ae:	46bd      	mov	sp, r7
 80019b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b4:	4770      	bx	lr
 80019b6:	bf00      	nop
 80019b8:	40023800 	.word	0x40023800
 80019bc:	40020400 	.word	0x40020400

080019c0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019c0:	b480      	push	{r7}
 80019c2:	b083      	sub	sp, #12
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	4603      	mov	r3, r0
 80019c8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019ca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	db0b      	blt.n	80019ea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019d2:	79fb      	ldrb	r3, [r7, #7]
 80019d4:	f003 021f 	and.w	r2, r3, #31
 80019d8:	4907      	ldr	r1, [pc, #28]	@ (80019f8 <__NVIC_EnableIRQ+0x38>)
 80019da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019de:	095b      	lsrs	r3, r3, #5
 80019e0:	2001      	movs	r0, #1
 80019e2:	fa00 f202 	lsl.w	r2, r0, r2
 80019e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80019ea:	bf00      	nop
 80019ec:	370c      	adds	r7, #12
 80019ee:	46bd      	mov	sp, r7
 80019f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	e000e100 	.word	0xe000e100

080019fc <RGB_LED_Init>:
#include "rgb_led.h"

volatile uint8_t current_alert_state = 0;
volatile float current_ppm = 0.0f;

void RGB_LED_Init(void) {
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= RGB_RCC_AHB1ENR;
 8001a00:	4b17      	ldr	r3, [pc, #92]	@ (8001a60 <RGB_LED_Init+0x64>)
 8001a02:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a04:	4a16      	ldr	r2, [pc, #88]	@ (8001a60 <RGB_LED_Init+0x64>)
 8001a06:	f043 0302 	orr.w	r3, r3, #2
 8001a0a:	6313      	str	r3, [r2, #48]	@ 0x30
    RGB_GPIO_PORT->MODER &= ~((3U << (RGB_RED_PIN * 2)) | (3U << (RGB_GREEN_PIN * 2)) | (3U << (RGB_BLUE_PIN * 2)));
 8001a0c:	4b15      	ldr	r3, [pc, #84]	@ (8001a64 <RGB_LED_Init+0x68>)
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	4a14      	ldr	r2, [pc, #80]	@ (8001a64 <RGB_LED_Init+0x68>)
 8001a12:	f423 637c 	bic.w	r3, r3, #4032	@ 0xfc0
 8001a16:	6013      	str	r3, [r2, #0]
    RGB_GPIO_PORT->MODER |= (1U << (RGB_RED_PIN * 2)) | (1U << (RGB_GREEN_PIN * 2)) | (1U << (RGB_BLUE_PIN * 2));
 8001a18:	4b12      	ldr	r3, [pc, #72]	@ (8001a64 <RGB_LED_Init+0x68>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	4a11      	ldr	r2, [pc, #68]	@ (8001a64 <RGB_LED_Init+0x68>)
 8001a1e:	f443 63a8 	orr.w	r3, r3, #1344	@ 0x540
 8001a22:	6013      	str	r3, [r2, #0]
    RGB_GPIO_PORT->OTYPER &= ~((1U << RGB_RED_PIN) | (1U << RGB_GREEN_PIN) | (1U << RGB_BLUE_PIN));
 8001a24:	4b0f      	ldr	r3, [pc, #60]	@ (8001a64 <RGB_LED_Init+0x68>)
 8001a26:	685b      	ldr	r3, [r3, #4]
 8001a28:	4a0e      	ldr	r2, [pc, #56]	@ (8001a64 <RGB_LED_Init+0x68>)
 8001a2a:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8001a2e:	6053      	str	r3, [r2, #4]
    RGB_GPIO_PORT->OSPEEDR |= (3U << (RGB_RED_PIN * 2)) | (3U << (RGB_GREEN_PIN * 2)) | (3U << (RGB_BLUE_PIN * 2));
 8001a30:	4b0c      	ldr	r3, [pc, #48]	@ (8001a64 <RGB_LED_Init+0x68>)
 8001a32:	689b      	ldr	r3, [r3, #8]
 8001a34:	4a0b      	ldr	r2, [pc, #44]	@ (8001a64 <RGB_LED_Init+0x68>)
 8001a36:	f443 637c 	orr.w	r3, r3, #4032	@ 0xfc0
 8001a3a:	6093      	str	r3, [r2, #8]
    RGB_GPIO_PORT->PUPDR &= ~((3U << (RGB_RED_PIN * 2)) | (3U << (RGB_GREEN_PIN * 2)) | (3U << (RGB_BLUE_PIN * 2)));
 8001a3c:	4b09      	ldr	r3, [pc, #36]	@ (8001a64 <RGB_LED_Init+0x68>)
 8001a3e:	68db      	ldr	r3, [r3, #12]
 8001a40:	4a08      	ldr	r2, [pc, #32]	@ (8001a64 <RGB_LED_Init+0x68>)
 8001a42:	f423 637c 	bic.w	r3, r3, #4032	@ 0xfc0
 8001a46:	60d3      	str	r3, [r2, #12]
    RGB_GPIO_PORT->ODR &= ~((1U << RGB_RED_PIN) | (1U << RGB_GREEN_PIN) | (1U << RGB_BLUE_PIN));
 8001a48:	4b06      	ldr	r3, [pc, #24]	@ (8001a64 <RGB_LED_Init+0x68>)
 8001a4a:	695b      	ldr	r3, [r3, #20]
 8001a4c:	4a05      	ldr	r2, [pc, #20]	@ (8001a64 <RGB_LED_Init+0x68>)
 8001a4e:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8001a52:	6153      	str	r3, [r2, #20]
}
 8001a54:	bf00      	nop
 8001a56:	46bd      	mov	sp, r7
 8001a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5c:	4770      	bx	lr
 8001a5e:	bf00      	nop
 8001a60:	40023800 	.word	0x40023800
 8001a64:	40020400 	.word	0x40020400

08001a68 <RGB_LED_SetState>:

void RGB_LED_SetState(uint8_t alert_state, uint8_t system_active, float ppm) {
 8001a68:	b480      	push	{r7}
 8001a6a:	b085      	sub	sp, #20
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	4603      	mov	r3, r0
 8001a70:	460a      	mov	r2, r1
 8001a72:	ed87 0a00 	vstr	s0, [r7]
 8001a76:	71fb      	strb	r3, [r7, #7]
 8001a78:	4613      	mov	r3, r2
 8001a7a:	71bb      	strb	r3, [r7, #6]
    RGB_GPIO_PORT->ODR &= ~((1U << RGB_RED_PIN) | (1U << RGB_GREEN_PIN) | (1U << RGB_BLUE_PIN));
 8001a7c:	4b60      	ldr	r3, [pc, #384]	@ (8001c00 <RGB_LED_SetState+0x198>)
 8001a7e:	695b      	ldr	r3, [r3, #20]
 8001a80:	4a5f      	ldr	r2, [pc, #380]	@ (8001c00 <RGB_LED_SetState+0x198>)
 8001a82:	f023 0338 	bic.w	r3, r3, #56	@ 0x38
 8001a86:	6153      	str	r3, [r2, #20]

    if (!system_active) {
 8001a88:	79bb      	ldrb	r3, [r7, #6]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d10e      	bne.n	8001aac <RGB_LED_SetState+0x44>
        RGB_GPIO_PORT->ODR |= (1U << RGB_GREEN_PIN);
 8001a8e:	4b5c      	ldr	r3, [pc, #368]	@ (8001c00 <RGB_LED_SetState+0x198>)
 8001a90:	695b      	ldr	r3, [r3, #20]
 8001a92:	4a5b      	ldr	r2, [pc, #364]	@ (8001c00 <RGB_LED_SetState+0x198>)
 8001a94:	f043 0310 	orr.w	r3, r3, #16
 8001a98:	6153      	str	r3, [r2, #20]
        TIM2->CR1 &= ~TIM_CR1_CEN;
 8001a9a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001aa4:	f023 0301 	bic.w	r3, r3, #1
 8001aa8:	6013      	str	r3, [r2, #0]
            TIM2->CNT = 0;
            TIM2->CR1 |= TIM_CR1_CEN;
            RGB_GPIO_PORT->ODR |= (1U << RGB_RED_PIN);
        }
    }
}
 8001aaa:	e0a2      	b.n	8001bf2 <RGB_LED_SetState+0x18a>
        current_alert_state = alert_state;
 8001aac:	4a55      	ldr	r2, [pc, #340]	@ (8001c04 <RGB_LED_SetState+0x19c>)
 8001aae:	79fb      	ldrb	r3, [r7, #7]
 8001ab0:	7013      	strb	r3, [r2, #0]
        current_ppm = ppm;
 8001ab2:	4a55      	ldr	r2, [pc, #340]	@ (8001c08 <RGB_LED_SetState+0x1a0>)
 8001ab4:	683b      	ldr	r3, [r7, #0]
 8001ab6:	6013      	str	r3, [r2, #0]
        } else if (alert_state == 0) {
 8001ab8:	79fb      	ldrb	r3, [r7, #7]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d10e      	bne.n	8001adc <RGB_LED_SetState+0x74>
            RGB_GPIO_PORT->ODR |= (1U << RGB_BLUE_PIN);
 8001abe:	4b50      	ldr	r3, [pc, #320]	@ (8001c00 <RGB_LED_SetState+0x198>)
 8001ac0:	695b      	ldr	r3, [r3, #20]
 8001ac2:	4a4f      	ldr	r2, [pc, #316]	@ (8001c00 <RGB_LED_SetState+0x198>)
 8001ac4:	f043 0320 	orr.w	r3, r3, #32
 8001ac8:	6153      	str	r3, [r2, #20]
            TIM2->CR1 &= ~TIM_CR1_CEN;
 8001aca:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001ad4:	f023 0301 	bic.w	r3, r3, #1
 8001ad8:	6013      	str	r3, [r2, #0]
}
 8001ada:	e08a      	b.n	8001bf2 <RGB_LED_SetState+0x18a>
        } else if (alert_state == 1) {
 8001adc:	79fb      	ldrb	r3, [r7, #7]
 8001ade:	2b01      	cmp	r3, #1
 8001ae0:	d10e      	bne.n	8001b00 <RGB_LED_SetState+0x98>
            RGB_GPIO_PORT->ODR |= (1U << RGB_RED_PIN) | (1U << RGB_GREEN_PIN);
 8001ae2:	4b47      	ldr	r3, [pc, #284]	@ (8001c00 <RGB_LED_SetState+0x198>)
 8001ae4:	695b      	ldr	r3, [r3, #20]
 8001ae6:	4a46      	ldr	r2, [pc, #280]	@ (8001c00 <RGB_LED_SetState+0x198>)
 8001ae8:	f043 0318 	orr.w	r3, r3, #24
 8001aec:	6153      	str	r3, [r2, #20]
            TIM2->CR1 &= ~TIM_CR1_CEN;
 8001aee:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001af8:	f023 0301 	bic.w	r3, r3, #1
 8001afc:	6013      	str	r3, [r2, #0]
}
 8001afe:	e078      	b.n	8001bf2 <RGB_LED_SetState+0x18a>
        } else if (alert_state == 2) {
 8001b00:	79fb      	ldrb	r3, [r7, #7]
 8001b02:	2b02      	cmp	r3, #2
 8001b04:	d11e      	bne.n	8001b44 <RGB_LED_SetState+0xdc>
            TIM2->CR1 &= ~TIM_CR1_CEN;
 8001b06:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b10:	f023 0301 	bic.w	r3, r3, #1
 8001b14:	6013      	str	r3, [r2, #0]
            TIM2->ARR = 500000;
 8001b16:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001b1a:	4a3c      	ldr	r2, [pc, #240]	@ (8001c0c <RGB_LED_SetState+0x1a4>)
 8001b1c:	62da      	str	r2, [r3, #44]	@ 0x2c
            TIM2->CNT = 0;
 8001b1e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001b22:	2200      	movs	r2, #0
 8001b24:	625a      	str	r2, [r3, #36]	@ 0x24
            TIM2->CR1 |= TIM_CR1_CEN;
 8001b26:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001b30:	f043 0301 	orr.w	r3, r3, #1
 8001b34:	6013      	str	r3, [r2, #0]
            RGB_GPIO_PORT->ODR |= (1U << RGB_RED_PIN);
 8001b36:	4b32      	ldr	r3, [pc, #200]	@ (8001c00 <RGB_LED_SetState+0x198>)
 8001b38:	695b      	ldr	r3, [r3, #20]
 8001b3a:	4a31      	ldr	r2, [pc, #196]	@ (8001c00 <RGB_LED_SetState+0x198>)
 8001b3c:	f043 0308 	orr.w	r3, r3, #8
 8001b40:	6153      	str	r3, [r2, #20]
}
 8001b42:	e056      	b.n	8001bf2 <RGB_LED_SetState+0x18a>
        } else if (alert_state == 3) {
 8001b44:	79fb      	ldrb	r3, [r7, #7]
 8001b46:	2b03      	cmp	r3, #3
 8001b48:	d153      	bne.n	8001bf2 <RGB_LED_SetState+0x18a>
            float frequency = 2.0f + (ppm - 2000.0f) * (8.0f / 8000.0f);
 8001b4a:	edd7 7a00 	vldr	s15, [r7]
 8001b4e:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 8001c10 <RGB_LED_SetState+0x1a8>
 8001b52:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001b56:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8001c14 <RGB_LED_SetState+0x1ac>
 8001b5a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001b5e:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001b62:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001b66:	edc7 7a03 	vstr	s15, [r7, #12]
            frequency = (frequency < 2.0f) ? 2.0f : (frequency > 10.0f) ? 10.0f : frequency;
 8001b6a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b6e:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001b72:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b7a:	d502      	bpl.n	8001b82 <RGB_LED_SetState+0x11a>
 8001b7c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001b80:	e00b      	b.n	8001b9a <RGB_LED_SetState+0x132>
 8001b82:	edd7 7a03 	vldr	s15, [r7, #12]
 8001b86:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001b8a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b8e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b92:	dd01      	ble.n	8001b98 <RGB_LED_SetState+0x130>
 8001b94:	4b20      	ldr	r3, [pc, #128]	@ (8001c18 <RGB_LED_SetState+0x1b0>)
 8001b96:	e000      	b.n	8001b9a <RGB_LED_SetState+0x132>
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	60fb      	str	r3, [r7, #12]
            uint32_t period_us = (uint32_t)(1000000.0f / (2.0f * frequency));
 8001b9c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001ba0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001ba4:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 8001c1c <RGB_LED_SetState+0x1b4>
 8001ba8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001bac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001bb0:	ee17 3a90 	vmov	r3, s15
 8001bb4:	60bb      	str	r3, [r7, #8]
            TIM2->CR1 &= ~TIM_CR1_CEN;
 8001bb6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001bc0:	f023 0301 	bic.w	r3, r3, #1
 8001bc4:	6013      	str	r3, [r2, #0]
            TIM2->ARR = period_us;
 8001bc6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001bca:	68bb      	ldr	r3, [r7, #8]
 8001bcc:	62d3      	str	r3, [r2, #44]	@ 0x2c
            TIM2->CNT = 0;
 8001bce:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	625a      	str	r2, [r3, #36]	@ 0x24
            TIM2->CR1 |= TIM_CR1_CEN;
 8001bd6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001be0:	f043 0301 	orr.w	r3, r3, #1
 8001be4:	6013      	str	r3, [r2, #0]
            RGB_GPIO_PORT->ODR |= (1U << RGB_RED_PIN);
 8001be6:	4b06      	ldr	r3, [pc, #24]	@ (8001c00 <RGB_LED_SetState+0x198>)
 8001be8:	695b      	ldr	r3, [r3, #20]
 8001bea:	4a05      	ldr	r2, [pc, #20]	@ (8001c00 <RGB_LED_SetState+0x198>)
 8001bec:	f043 0308 	orr.w	r3, r3, #8
 8001bf0:	6153      	str	r3, [r2, #20]
}
 8001bf2:	bf00      	nop
 8001bf4:	3714      	adds	r7, #20
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfc:	4770      	bx	lr
 8001bfe:	bf00      	nop
 8001c00:	40020400 	.word	0x40020400
 8001c04:	200001fc 	.word	0x200001fc
 8001c08:	20000200 	.word	0x20000200
 8001c0c:	0007a120 	.word	0x0007a120
 8001c10:	44fa0000 	.word	0x44fa0000
 8001c14:	3a83126f 	.word	0x3a83126f
 8001c18:	41200000 	.word	0x41200000
 8001c1c:	49742400 	.word	0x49742400

08001c20 <TIM2_Init>:

void TIM2_Init(void) {
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
    RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;
 8001c24:	4b12      	ldr	r3, [pc, #72]	@ (8001c70 <TIM2_Init+0x50>)
 8001c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c28:	4a11      	ldr	r2, [pc, #68]	@ (8001c70 <TIM2_Init+0x50>)
 8001c2a:	f043 0301 	orr.w	r3, r3, #1
 8001c2e:	6413      	str	r3, [r2, #64]	@ 0x40
    TIM2->CR1 = 0;
 8001c30:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001c34:	2200      	movs	r2, #0
 8001c36:	601a      	str	r2, [r3, #0]
    TIM2->PSC = (SystemCoreClock / 1000000) - 1;
 8001c38:	4b0e      	ldr	r3, [pc, #56]	@ (8001c74 <TIM2_Init+0x54>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	4a0e      	ldr	r2, [pc, #56]	@ (8001c78 <TIM2_Init+0x58>)
 8001c3e:	fba2 2303 	umull	r2, r3, r2, r3
 8001c42:	0c9b      	lsrs	r3, r3, #18
 8001c44:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001c48:	3b01      	subs	r3, #1
 8001c4a:	6293      	str	r3, [r2, #40]	@ 0x28
    TIM2->ARR = 10000;
 8001c4c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001c50:	f242 7210 	movw	r2, #10000	@ 0x2710
 8001c54:	62da      	str	r2, [r3, #44]	@ 0x2c
    TIM2->DIER |= TIM_DIER_UIE;
 8001c56:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001c5a:	68db      	ldr	r3, [r3, #12]
 8001c5c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001c60:	f043 0301 	orr.w	r3, r3, #1
 8001c64:	60d3      	str	r3, [r2, #12]
    NVIC_EnableIRQ(TIM2_IRQn);
 8001c66:	201c      	movs	r0, #28
 8001c68:	f7ff feaa 	bl	80019c0 <__NVIC_EnableIRQ>
}
 8001c6c:	bf00      	nop
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	40023800 	.word	0x40023800
 8001c74:	2000000c 	.word	0x2000000c
 8001c78:	431bde83 	.word	0x431bde83

08001c7c <TIM2_IRQHandler>:

void TIM2_IRQHandler(void) {
 8001c7c:	b480      	push	{r7}
 8001c7e:	af00      	add	r7, sp, #0
    if (TIM2->SR & TIM_SR_UIF) {
 8001c80:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001c84:	691b      	ldr	r3, [r3, #16]
 8001c86:	f003 0301 	and.w	r3, r3, #1
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d017      	beq.n	8001cbe <TIM2_IRQHandler+0x42>
        TIM2->SR &= ~TIM_SR_UIF;
 8001c8e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001c92:	691b      	ldr	r3, [r3, #16]
 8001c94:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001c98:	f023 0301 	bic.w	r3, r3, #1
 8001c9c:	6113      	str	r3, [r2, #16]
        if (current_alert_state == 2 || current_alert_state == 3) {
 8001c9e:	4b0a      	ldr	r3, [pc, #40]	@ (8001cc8 <TIM2_IRQHandler+0x4c>)
 8001ca0:	781b      	ldrb	r3, [r3, #0]
 8001ca2:	b2db      	uxtb	r3, r3
 8001ca4:	2b02      	cmp	r3, #2
 8001ca6:	d004      	beq.n	8001cb2 <TIM2_IRQHandler+0x36>
 8001ca8:	4b07      	ldr	r3, [pc, #28]	@ (8001cc8 <TIM2_IRQHandler+0x4c>)
 8001caa:	781b      	ldrb	r3, [r3, #0]
 8001cac:	b2db      	uxtb	r3, r3
 8001cae:	2b03      	cmp	r3, #3
 8001cb0:	d105      	bne.n	8001cbe <TIM2_IRQHandler+0x42>
            RGB_GPIO_PORT->ODR ^= (1U << RGB_RED_PIN);
 8001cb2:	4b06      	ldr	r3, [pc, #24]	@ (8001ccc <TIM2_IRQHandler+0x50>)
 8001cb4:	695b      	ldr	r3, [r3, #20]
 8001cb6:	4a05      	ldr	r2, [pc, #20]	@ (8001ccc <TIM2_IRQHandler+0x50>)
 8001cb8:	f083 0308 	eor.w	r3, r3, #8
 8001cbc:	6153      	str	r3, [r2, #20]
        }
    }
}
 8001cbe:	bf00      	nop
 8001cc0:	46bd      	mov	sp, r7
 8001cc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cc6:	4770      	bx	lr
 8001cc8:	200001fc 	.word	0x200001fc
 8001ccc:	40020400 	.word	0x40020400

08001cd0 <Servo_Init>:
#include "servo.h"
#include "stm32f4xx_hal.h"

void Servo_Init(void) {
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8001cd4:	4b33      	ldr	r3, [pc, #204]	@ (8001da4 <Servo_Init+0xd4>)
 8001cd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cd8:	4a32      	ldr	r2, [pc, #200]	@ (8001da4 <Servo_Init+0xd4>)
 8001cda:	f043 0301 	orr.w	r3, r3, #1
 8001cde:	6313      	str	r3, [r2, #48]	@ 0x30
	RCC->APB1ENR |= RCC_APB1ENR_TIM3EN;
 8001ce0:	4b30      	ldr	r3, [pc, #192]	@ (8001da4 <Servo_Init+0xd4>)
 8001ce2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ce4:	4a2f      	ldr	r2, [pc, #188]	@ (8001da4 <Servo_Init+0xd4>)
 8001ce6:	f043 0302 	orr.w	r3, r3, #2
 8001cea:	6413      	str	r3, [r2, #64]	@ 0x40
	GPIOA->MODER &= ~(3U << (SERVO_PIN * 2));
 8001cec:	4b2e      	ldr	r3, [pc, #184]	@ (8001da8 <Servo_Init+0xd8>)
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	4a2d      	ldr	r2, [pc, #180]	@ (8001da8 <Servo_Init+0xd8>)
 8001cf2:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8001cf6:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (2U << (SERVO_PIN * 2));
 8001cf8:	4b2b      	ldr	r3, [pc, #172]	@ (8001da8 <Servo_Init+0xd8>)
 8001cfa:	681b      	ldr	r3, [r3, #0]
 8001cfc:	4a2a      	ldr	r2, [pc, #168]	@ (8001da8 <Servo_Init+0xd8>)
 8001cfe:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001d02:	6013      	str	r3, [r2, #0]
	GPIOA->OTYPER &= ~(1U << SERVO_PIN);
 8001d04:	4b28      	ldr	r3, [pc, #160]	@ (8001da8 <Servo_Init+0xd8>)
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	4a27      	ldr	r2, [pc, #156]	@ (8001da8 <Servo_Init+0xd8>)
 8001d0a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001d0e:	6053      	str	r3, [r2, #4]
	GPIOA->OSPEEDR |= (3U << (SERVO_PIN * 2));
 8001d10:	4b25      	ldr	r3, [pc, #148]	@ (8001da8 <Servo_Init+0xd8>)
 8001d12:	689b      	ldr	r3, [r3, #8]
 8001d14:	4a24      	ldr	r2, [pc, #144]	@ (8001da8 <Servo_Init+0xd8>)
 8001d16:	f443 5340 	orr.w	r3, r3, #12288	@ 0x3000
 8001d1a:	6093      	str	r3, [r2, #8]
	GPIOA->AFR[0] |= (2U << (SERVO_PIN * 4));
 8001d1c:	4b22      	ldr	r3, [pc, #136]	@ (8001da8 <Servo_Init+0xd8>)
 8001d1e:	6a1b      	ldr	r3, [r3, #32]
 8001d20:	4a21      	ldr	r2, [pc, #132]	@ (8001da8 <Servo_Init+0xd8>)
 8001d22:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001d26:	6213      	str	r3, [r2, #32]
	TIM3->CR1 = 0;
 8001d28:	4b20      	ldr	r3, [pc, #128]	@ (8001dac <Servo_Init+0xdc>)
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	601a      	str	r2, [r3, #0]
	TIM3->PSC = (SystemCoreClock / 1000000) - 1;
 8001d2e:	4b20      	ldr	r3, [pc, #128]	@ (8001db0 <Servo_Init+0xe0>)
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	4a20      	ldr	r2, [pc, #128]	@ (8001db4 <Servo_Init+0xe4>)
 8001d34:	fba2 2303 	umull	r2, r3, r2, r3
 8001d38:	0c9b      	lsrs	r3, r3, #18
 8001d3a:	4a1c      	ldr	r2, [pc, #112]	@ (8001dac <Servo_Init+0xdc>)
 8001d3c:	3b01      	subs	r3, #1
 8001d3e:	6293      	str	r3, [r2, #40]	@ 0x28
	TIM3->ARR = SERVO_PWM_PERIOD - 1;
 8001d40:	4b1a      	ldr	r3, [pc, #104]	@ (8001dac <Servo_Init+0xdc>)
 8001d42:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001d46:	62da      	str	r2, [r3, #44]	@ 0x2c
	TIM3->CCMR1 &= ~(TIM_CCMR1_OC1M);
 8001d48:	4b18      	ldr	r3, [pc, #96]	@ (8001dac <Servo_Init+0xdc>)
 8001d4a:	699b      	ldr	r3, [r3, #24]
 8001d4c:	4a17      	ldr	r2, [pc, #92]	@ (8001dac <Servo_Init+0xdc>)
 8001d4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001d52:	6193      	str	r3, [r2, #24]
	TIM3->CCMR1 |= (6U << TIM_CCMR1_OC1M_Pos);
 8001d54:	4b15      	ldr	r3, [pc, #84]	@ (8001dac <Servo_Init+0xdc>)
 8001d56:	699b      	ldr	r3, [r3, #24]
 8001d58:	4a14      	ldr	r2, [pc, #80]	@ (8001dac <Servo_Init+0xdc>)
 8001d5a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001d5e:	6193      	str	r3, [r2, #24]
	TIM3->CCMR1 |= TIM_CCMR1_OC1PE;
 8001d60:	4b12      	ldr	r3, [pc, #72]	@ (8001dac <Servo_Init+0xdc>)
 8001d62:	699b      	ldr	r3, [r3, #24]
 8001d64:	4a11      	ldr	r2, [pc, #68]	@ (8001dac <Servo_Init+0xdc>)
 8001d66:	f043 0308 	orr.w	r3, r3, #8
 8001d6a:	6193      	str	r3, [r2, #24]
	TIM3->CCER |= TIM_CCER_CC1E;
 8001d6c:	4b0f      	ldr	r3, [pc, #60]	@ (8001dac <Servo_Init+0xdc>)
 8001d6e:	6a1b      	ldr	r3, [r3, #32]
 8001d70:	4a0e      	ldr	r2, [pc, #56]	@ (8001dac <Servo_Init+0xdc>)
 8001d72:	f043 0301 	orr.w	r3, r3, #1
 8001d76:	6213      	str	r3, [r2, #32]
	TIM3->CCR1 = SERVO_MIN_PULSE;
 8001d78:	4b0c      	ldr	r3, [pc, #48]	@ (8001dac <Servo_Init+0xdc>)
 8001d7a:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8001d7e:	635a      	str	r2, [r3, #52]	@ 0x34
	TIM3->EGR |= TIM_EGR_UG;
 8001d80:	4b0a      	ldr	r3, [pc, #40]	@ (8001dac <Servo_Init+0xdc>)
 8001d82:	695b      	ldr	r3, [r3, #20]
 8001d84:	4a09      	ldr	r2, [pc, #36]	@ (8001dac <Servo_Init+0xdc>)
 8001d86:	f043 0301 	orr.w	r3, r3, #1
 8001d8a:	6153      	str	r3, [r2, #20]
	TIM3->CR1 |= TIM_CR1_CEN;
 8001d8c:	4b07      	ldr	r3, [pc, #28]	@ (8001dac <Servo_Init+0xdc>)
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	4a06      	ldr	r2, [pc, #24]	@ (8001dac <Servo_Init+0xdc>)
 8001d92:	f043 0301 	orr.w	r3, r3, #1
 8001d96:	6013      	str	r3, [r2, #0]
}
 8001d98:	bf00      	nop
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop
 8001da4:	40023800 	.word	0x40023800
 8001da8:	40020000 	.word	0x40020000
 8001dac:	40000400 	.word	0x40000400
 8001db0:	2000000c 	.word	0x2000000c
 8001db4:	431bde83 	.word	0x431bde83

08001db8 <Servo_SetAngle>:

void Servo_SetAngle(uint16_t angle) {
 8001db8:	b480      	push	{r7}
 8001dba:	b085      	sub	sp, #20
 8001dbc:	af00      	add	r7, sp, #0
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	80fb      	strh	r3, [r7, #6]
	if (angle > 180) angle = 180;
 8001dc2:	88fb      	ldrh	r3, [r7, #6]
 8001dc4:	2bb4      	cmp	r3, #180	@ 0xb4
 8001dc6:	d901      	bls.n	8001dcc <Servo_SetAngle+0x14>
 8001dc8:	23b4      	movs	r3, #180	@ 0xb4
 8001dca:	80fb      	strh	r3, [r7, #6]
	uint32_t pulse = SERVO_MIN_PULSE + ((SERVO_MAX_PULSE - SERVO_MIN_PULSE) * angle) / 180;
 8001dcc:	88fb      	ldrh	r3, [r7, #6]
 8001dce:	f44f 62fa 	mov.w	r2, #2000	@ 0x7d0
 8001dd2:	fb02 f303 	mul.w	r3, r2, r3
 8001dd6:	4a09      	ldr	r2, [pc, #36]	@ (8001dfc <Servo_SetAngle+0x44>)
 8001dd8:	fb82 1203 	smull	r1, r2, r2, r3
 8001ddc:	441a      	add	r2, r3
 8001dde:	11d2      	asrs	r2, r2, #7
 8001de0:	17db      	asrs	r3, r3, #31
 8001de2:	1ad3      	subs	r3, r2, r3
 8001de4:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8001de8:	60fb      	str	r3, [r7, #12]
	TIM3->CCR1 = pulse;
 8001dea:	4a05      	ldr	r2, [pc, #20]	@ (8001e00 <Servo_SetAngle+0x48>)
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	6353      	str	r3, [r2, #52]	@ 0x34
}
 8001df0:	bf00      	nop
 8001df2:	3714      	adds	r7, #20
 8001df4:	46bd      	mov	sp, r7
 8001df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dfa:	4770      	bx	lr
 8001dfc:	b60b60b7 	.word	0xb60b60b7
 8001e00:	40000400 	.word	0x40000400

08001e04 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e04:	b480      	push	{r7}
 8001e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e08:	bf00      	nop
 8001e0a:	e7fd      	b.n	8001e08 <NMI_Handler+0x4>

08001e0c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e10:	bf00      	nop
 8001e12:	e7fd      	b.n	8001e10 <HardFault_Handler+0x4>

08001e14 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e18:	bf00      	nop
 8001e1a:	e7fd      	b.n	8001e18 <MemManage_Handler+0x4>

08001e1c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e1c:	b480      	push	{r7}
 8001e1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e20:	bf00      	nop
 8001e22:	e7fd      	b.n	8001e20 <BusFault_Handler+0x4>

08001e24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e24:	b480      	push	{r7}
 8001e26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e28:	bf00      	nop
 8001e2a:	e7fd      	b.n	8001e28 <UsageFault_Handler+0x4>

08001e2c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e30:	bf00      	nop
 8001e32:	46bd      	mov	sp, r7
 8001e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e38:	4770      	bx	lr

08001e3a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e3a:	b480      	push	{r7}
 8001e3c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e3e:	bf00      	nop
 8001e40:	46bd      	mov	sp, r7
 8001e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e46:	4770      	bx	lr

08001e48 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e4c:	bf00      	nop
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr
	...

08001e58 <SysTick_Handler>:
  * @brief This function handles System tick timer.
  */

extern volatile uint32_t tick;
void SysTick_Handler(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e5c:	f000 fbd6 	bl	800260c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  tick++;
 8001e60:	4b03      	ldr	r3, [pc, #12]	@ (8001e70 <SysTick_Handler+0x18>)
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	3301      	adds	r3, #1
 8001e66:	4a02      	ldr	r2, [pc, #8]	@ (8001e70 <SysTick_Handler+0x18>)
 8001e68:	6013      	str	r3, [r2, #0]
  /* USER CODE END SysTick_IRQn 1 */
}
 8001e6a:	bf00      	nop
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	20000214 	.word	0x20000214

08001e74 <__NVIC_EnableIRQ>:
{
 8001e74:	b480      	push	{r7}
 8001e76:	b083      	sub	sp, #12
 8001e78:	af00      	add	r7, sp, #0
 8001e7a:	4603      	mov	r3, r0
 8001e7c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	db0b      	blt.n	8001e9e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e86:	79fb      	ldrb	r3, [r7, #7]
 8001e88:	f003 021f 	and.w	r2, r3, #31
 8001e8c:	4907      	ldr	r1, [pc, #28]	@ (8001eac <__NVIC_EnableIRQ+0x38>)
 8001e8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e92:	095b      	lsrs	r3, r3, #5
 8001e94:	2001      	movs	r0, #1
 8001e96:	fa00 f202 	lsl.w	r2, r0, r2
 8001e9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001e9e:	bf00      	nop
 8001ea0:	370c      	adds	r7, #12
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea8:	4770      	bx	lr
 8001eaa:	bf00      	nop
 8001eac:	e000e100 	.word	0xe000e100

08001eb0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001eb0:	b480      	push	{r7}
 8001eb2:	b083      	sub	sp, #12
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	4603      	mov	r3, r0
 8001eb8:	6039      	str	r1, [r7, #0]
 8001eba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ebc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	db0a      	blt.n	8001eda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	b2da      	uxtb	r2, r3
 8001ec8:	490c      	ldr	r1, [pc, #48]	@ (8001efc <__NVIC_SetPriority+0x4c>)
 8001eca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ece:	0112      	lsls	r2, r2, #4
 8001ed0:	b2d2      	uxtb	r2, r2
 8001ed2:	440b      	add	r3, r1
 8001ed4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ed8:	e00a      	b.n	8001ef0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001eda:	683b      	ldr	r3, [r7, #0]
 8001edc:	b2da      	uxtb	r2, r3
 8001ede:	4908      	ldr	r1, [pc, #32]	@ (8001f00 <__NVIC_SetPriority+0x50>)
 8001ee0:	79fb      	ldrb	r3, [r7, #7]
 8001ee2:	f003 030f 	and.w	r3, r3, #15
 8001ee6:	3b04      	subs	r3, #4
 8001ee8:	0112      	lsls	r2, r2, #4
 8001eea:	b2d2      	uxtb	r2, r2
 8001eec:	440b      	add	r3, r1
 8001eee:	761a      	strb	r2, [r3, #24]
}
 8001ef0:	bf00      	nop
 8001ef2:	370c      	adds	r7, #12
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efa:	4770      	bx	lr
 8001efc:	e000e100 	.word	0xe000e100
 8001f00:	e000ed00 	.word	0xe000ed00

08001f04 <Switch_Init>:
volatile uint8_t sw1_pressed = 0;
volatile uint8_t sw2_pressed = 0;
volatile uint32_t last_sw1_time = 0;
volatile uint32_t last_sw2_time = 0;

void Switch_Init(void) {
 8001f04:	b580      	push	{r7, lr}
 8001f06:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOCEN;
 8001f08:	4b35      	ldr	r3, [pc, #212]	@ (8001fe0 <Switch_Init+0xdc>)
 8001f0a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f0c:	4a34      	ldr	r2, [pc, #208]	@ (8001fe0 <Switch_Init+0xdc>)
 8001f0e:	f043 0304 	orr.w	r3, r3, #4
 8001f12:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->APB2ENR |= RCC_APB2ENR_SYSCFGEN;
 8001f14:	4b32      	ldr	r3, [pc, #200]	@ (8001fe0 <Switch_Init+0xdc>)
 8001f16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f18:	4a31      	ldr	r2, [pc, #196]	@ (8001fe0 <Switch_Init+0xdc>)
 8001f1a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f1e:	6453      	str	r3, [r2, #68]	@ 0x44

    GPIOC->MODER &= ~((3U << (13 * 2)) | (3U << (0 * 2)));
 8001f20:	4b30      	ldr	r3, [pc, #192]	@ (8001fe4 <Switch_Init+0xe0>)
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	4a2f      	ldr	r2, [pc, #188]	@ (8001fe4 <Switch_Init+0xe0>)
 8001f26:	f023 6340 	bic.w	r3, r3, #201326592	@ 0xc000000
 8001f2a:	f023 0303 	bic.w	r3, r3, #3
 8001f2e:	6013      	str	r3, [r2, #0]
    GPIOC->PUPDR |= (1U << (13 * 2)) | (1U << (0 * 2));
 8001f30:	4b2c      	ldr	r3, [pc, #176]	@ (8001fe4 <Switch_Init+0xe0>)
 8001f32:	68db      	ldr	r3, [r3, #12]
 8001f34:	4a2b      	ldr	r2, [pc, #172]	@ (8001fe4 <Switch_Init+0xe0>)
 8001f36:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001f3a:	f043 0301 	orr.w	r3, r3, #1
 8001f3e:	60d3      	str	r3, [r2, #12]
    GPIOC->OSPEEDR |= (3U << (13 * 2)) | (3U << (0 * 2));
 8001f40:	4b28      	ldr	r3, [pc, #160]	@ (8001fe4 <Switch_Init+0xe0>)
 8001f42:	689b      	ldr	r3, [r3, #8]
 8001f44:	4a27      	ldr	r2, [pc, #156]	@ (8001fe4 <Switch_Init+0xe0>)
 8001f46:	f043 6340 	orr.w	r3, r3, #201326592	@ 0xc000000
 8001f4a:	f043 0303 	orr.w	r3, r3, #3
 8001f4e:	6093      	str	r3, [r2, #8]

    EXTI->PR |= (1U << 0) | (1U << 13);
 8001f50:	4b25      	ldr	r3, [pc, #148]	@ (8001fe8 <Switch_Init+0xe4>)
 8001f52:	695b      	ldr	r3, [r3, #20]
 8001f54:	4a24      	ldr	r2, [pc, #144]	@ (8001fe8 <Switch_Init+0xe4>)
 8001f56:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001f5a:	f043 0301 	orr.w	r3, r3, #1
 8001f5e:	6153      	str	r3, [r2, #20]
    SYSCFG->EXTICR[0] &= ~SYSCFG_EXTICR1_EXTI0;
 8001f60:	4b22      	ldr	r3, [pc, #136]	@ (8001fec <Switch_Init+0xe8>)
 8001f62:	689b      	ldr	r3, [r3, #8]
 8001f64:	4a21      	ldr	r2, [pc, #132]	@ (8001fec <Switch_Init+0xe8>)
 8001f66:	f023 030f 	bic.w	r3, r3, #15
 8001f6a:	6093      	str	r3, [r2, #8]
    SYSCFG->EXTICR[0] |= SYSCFG_EXTICR1_EXTI0_PC;
 8001f6c:	4b1f      	ldr	r3, [pc, #124]	@ (8001fec <Switch_Init+0xe8>)
 8001f6e:	689b      	ldr	r3, [r3, #8]
 8001f70:	4a1e      	ldr	r2, [pc, #120]	@ (8001fec <Switch_Init+0xe8>)
 8001f72:	f043 0302 	orr.w	r3, r3, #2
 8001f76:	6093      	str	r3, [r2, #8]
    SYSCFG->EXTICR[3] &= ~SYSCFG_EXTICR4_EXTI13;
 8001f78:	4b1c      	ldr	r3, [pc, #112]	@ (8001fec <Switch_Init+0xe8>)
 8001f7a:	695b      	ldr	r3, [r3, #20]
 8001f7c:	4a1b      	ldr	r2, [pc, #108]	@ (8001fec <Switch_Init+0xe8>)
 8001f7e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001f82:	6153      	str	r3, [r2, #20]
    SYSCFG->EXTICR[3] |= SYSCFG_EXTICR4_EXTI13_PC;
 8001f84:	4b19      	ldr	r3, [pc, #100]	@ (8001fec <Switch_Init+0xe8>)
 8001f86:	695b      	ldr	r3, [r3, #20]
 8001f88:	4a18      	ldr	r2, [pc, #96]	@ (8001fec <Switch_Init+0xe8>)
 8001f8a:	f043 0320 	orr.w	r3, r3, #32
 8001f8e:	6153      	str	r3, [r2, #20]
    EXTI->IMR |= (1U << 0) | (1U << 13);
 8001f90:	4b15      	ldr	r3, [pc, #84]	@ (8001fe8 <Switch_Init+0xe4>)
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	4a14      	ldr	r2, [pc, #80]	@ (8001fe8 <Switch_Init+0xe4>)
 8001f96:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001f9a:	f043 0301 	orr.w	r3, r3, #1
 8001f9e:	6013      	str	r3, [r2, #0]
    EXTI->FTSR |= ((1U << 0) | (1U << 13)); // Phát hiện cạnh xuống
 8001fa0:	4b11      	ldr	r3, [pc, #68]	@ (8001fe8 <Switch_Init+0xe4>)
 8001fa2:	68db      	ldr	r3, [r3, #12]
 8001fa4:	4a10      	ldr	r2, [pc, #64]	@ (8001fe8 <Switch_Init+0xe4>)
 8001fa6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8001faa:	f043 0301 	orr.w	r3, r3, #1
 8001fae:	60d3      	str	r3, [r2, #12]
    EXTI->RTSR &= ~((1U << 0) | (1U << 13));
 8001fb0:	4b0d      	ldr	r3, [pc, #52]	@ (8001fe8 <Switch_Init+0xe4>)
 8001fb2:	689b      	ldr	r3, [r3, #8]
 8001fb4:	4a0c      	ldr	r2, [pc, #48]	@ (8001fe8 <Switch_Init+0xe4>)
 8001fb6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001fba:	f023 0301 	bic.w	r3, r3, #1
 8001fbe:	6093      	str	r3, [r2, #8]

    NVIC_SetPriority(EXTI0_IRQn, 1);
 8001fc0:	2101      	movs	r1, #1
 8001fc2:	2006      	movs	r0, #6
 8001fc4:	f7ff ff74 	bl	8001eb0 <__NVIC_SetPriority>
    NVIC_SetPriority(EXTI15_10_IRQn, 2);
 8001fc8:	2102      	movs	r1, #2
 8001fca:	2028      	movs	r0, #40	@ 0x28
 8001fcc:	f7ff ff70 	bl	8001eb0 <__NVIC_SetPriority>
    NVIC_EnableIRQ(EXTI0_IRQn);
 8001fd0:	2006      	movs	r0, #6
 8001fd2:	f7ff ff4f 	bl	8001e74 <__NVIC_EnableIRQ>
    NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001fd6:	2028      	movs	r0, #40	@ 0x28
 8001fd8:	f7ff ff4c 	bl	8001e74 <__NVIC_EnableIRQ>
}
 8001fdc:	bf00      	nop
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	40023800 	.word	0x40023800
 8001fe4:	40020800 	.word	0x40020800
 8001fe8:	40013c00 	.word	0x40013c00
 8001fec:	40013800 	.word	0x40013800

08001ff0 <EXTI0_IRQHandler>:

void EXTI0_IRQHandler(void) {
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
    if (EXTI->PR & (1U << 0)) {
 8001ff4:	4b10      	ldr	r3, [pc, #64]	@ (8002038 <EXTI0_IRQHandler+0x48>)
 8001ff6:	695b      	ldr	r3, [r3, #20]
 8001ff8:	f003 0301 	and.w	r3, r3, #1
 8001ffc:	2b00      	cmp	r3, #0
 8001ffe:	d016      	beq.n	800202e <EXTI0_IRQHandler+0x3e>
        EXTI->PR = (1U << 0);
 8002000:	4b0d      	ldr	r3, [pc, #52]	@ (8002038 <EXTI0_IRQHandler+0x48>)
 8002002:	2201      	movs	r2, #1
 8002004:	615a      	str	r2, [r3, #20]
        if ((tick - last_sw2_time > 200) && !(GPIOC->IDR & (1U << 0))) {
 8002006:	4b0d      	ldr	r3, [pc, #52]	@ (800203c <EXTI0_IRQHandler+0x4c>)
 8002008:	681a      	ldr	r2, [r3, #0]
 800200a:	4b0d      	ldr	r3, [pc, #52]	@ (8002040 <EXTI0_IRQHandler+0x50>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	1ad3      	subs	r3, r2, r3
 8002010:	2bc8      	cmp	r3, #200	@ 0xc8
 8002012:	d90c      	bls.n	800202e <EXTI0_IRQHandler+0x3e>
 8002014:	4b0b      	ldr	r3, [pc, #44]	@ (8002044 <EXTI0_IRQHandler+0x54>)
 8002016:	691b      	ldr	r3, [r3, #16]
 8002018:	f003 0301 	and.w	r3, r3, #1
 800201c:	2b00      	cmp	r3, #0
 800201e:	d106      	bne.n	800202e <EXTI0_IRQHandler+0x3e>
            sw2_pressed = 1;
 8002020:	4b09      	ldr	r3, [pc, #36]	@ (8002048 <EXTI0_IRQHandler+0x58>)
 8002022:	2201      	movs	r2, #1
 8002024:	701a      	strb	r2, [r3, #0]
            last_sw2_time = tick;
 8002026:	4b05      	ldr	r3, [pc, #20]	@ (800203c <EXTI0_IRQHandler+0x4c>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4a05      	ldr	r2, [pc, #20]	@ (8002040 <EXTI0_IRQHandler+0x50>)
 800202c:	6013      	str	r3, [r2, #0]
        }
    }
}
 800202e:	bf00      	nop
 8002030:	46bd      	mov	sp, r7
 8002032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002036:	4770      	bx	lr
 8002038:	40013c00 	.word	0x40013c00
 800203c:	20000214 	.word	0x20000214
 8002040:	2000020c 	.word	0x2000020c
 8002044:	40020800 	.word	0x40020800
 8002048:	20000205 	.word	0x20000205

0800204c <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void) {
 800204c:	b480      	push	{r7}
 800204e:	af00      	add	r7, sp, #0
    if (EXTI->PR & (1U << 13)) {
 8002050:	4b11      	ldr	r3, [pc, #68]	@ (8002098 <EXTI15_10_IRQHandler+0x4c>)
 8002052:	695b      	ldr	r3, [r3, #20]
 8002054:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002058:	2b00      	cmp	r3, #0
 800205a:	d017      	beq.n	800208c <EXTI15_10_IRQHandler+0x40>
        EXTI->PR = (1U << 13);
 800205c:	4b0e      	ldr	r3, [pc, #56]	@ (8002098 <EXTI15_10_IRQHandler+0x4c>)
 800205e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8002062:	615a      	str	r2, [r3, #20]
        if ((tick - last_sw1_time > 200) && !(GPIOC->IDR & (1U << 13))) {
 8002064:	4b0d      	ldr	r3, [pc, #52]	@ (800209c <EXTI15_10_IRQHandler+0x50>)
 8002066:	681a      	ldr	r2, [r3, #0]
 8002068:	4b0d      	ldr	r3, [pc, #52]	@ (80020a0 <EXTI15_10_IRQHandler+0x54>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	1ad3      	subs	r3, r2, r3
 800206e:	2bc8      	cmp	r3, #200	@ 0xc8
 8002070:	d90c      	bls.n	800208c <EXTI15_10_IRQHandler+0x40>
 8002072:	4b0c      	ldr	r3, [pc, #48]	@ (80020a4 <EXTI15_10_IRQHandler+0x58>)
 8002074:	691b      	ldr	r3, [r3, #16]
 8002076:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800207a:	2b00      	cmp	r3, #0
 800207c:	d106      	bne.n	800208c <EXTI15_10_IRQHandler+0x40>
            sw1_pressed = 1;
 800207e:	4b0a      	ldr	r3, [pc, #40]	@ (80020a8 <EXTI15_10_IRQHandler+0x5c>)
 8002080:	2201      	movs	r2, #1
 8002082:	701a      	strb	r2, [r3, #0]
            last_sw1_time = tick;
 8002084:	4b05      	ldr	r3, [pc, #20]	@ (800209c <EXTI15_10_IRQHandler+0x50>)
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	4a05      	ldr	r2, [pc, #20]	@ (80020a0 <EXTI15_10_IRQHandler+0x54>)
 800208a:	6013      	str	r3, [r2, #0]
        }
    }
}
 800208c:	bf00      	nop
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr
 8002096:	bf00      	nop
 8002098:	40013c00 	.word	0x40013c00
 800209c:	20000214 	.word	0x20000214
 80020a0:	20000208 	.word	0x20000208
 80020a4:	40020800 	.word	0x40020800
 80020a8:	20000204 	.word	0x20000204

080020ac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80020ac:	b480      	push	{r7}
 80020ae:	af00      	add	r7, sp, #0
  return 1;
 80020b0:	2301      	movs	r3, #1
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr

080020bc <_kill>:

int _kill(int pid, int sig)
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b082      	sub	sp, #8
 80020c0:	af00      	add	r7, sp, #0
 80020c2:	6078      	str	r0, [r7, #4]
 80020c4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80020c6:	f001 fdbf 	bl	8003c48 <__errno>
 80020ca:	4603      	mov	r3, r0
 80020cc:	2216      	movs	r2, #22
 80020ce:	601a      	str	r2, [r3, #0]
  return -1;
 80020d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020d4:	4618      	mov	r0, r3
 80020d6:	3708      	adds	r7, #8
 80020d8:	46bd      	mov	sp, r7
 80020da:	bd80      	pop	{r7, pc}

080020dc <_exit>:

void _exit (int status)
{
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80020e4:	f04f 31ff 	mov.w	r1, #4294967295
 80020e8:	6878      	ldr	r0, [r7, #4]
 80020ea:	f7ff ffe7 	bl	80020bc <_kill>
  while (1) {}    /* Make sure we hang here */
 80020ee:	bf00      	nop
 80020f0:	e7fd      	b.n	80020ee <_exit+0x12>

080020f2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80020f2:	b580      	push	{r7, lr}
 80020f4:	b086      	sub	sp, #24
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	60f8      	str	r0, [r7, #12]
 80020fa:	60b9      	str	r1, [r7, #8]
 80020fc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020fe:	2300      	movs	r3, #0
 8002100:	617b      	str	r3, [r7, #20]
 8002102:	e00a      	b.n	800211a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002104:	f3af 8000 	nop.w
 8002108:	4601      	mov	r1, r0
 800210a:	68bb      	ldr	r3, [r7, #8]
 800210c:	1c5a      	adds	r2, r3, #1
 800210e:	60ba      	str	r2, [r7, #8]
 8002110:	b2ca      	uxtb	r2, r1
 8002112:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002114:	697b      	ldr	r3, [r7, #20]
 8002116:	3301      	adds	r3, #1
 8002118:	617b      	str	r3, [r7, #20]
 800211a:	697a      	ldr	r2, [r7, #20]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	429a      	cmp	r2, r3
 8002120:	dbf0      	blt.n	8002104 <_read+0x12>
  }

  return len;
 8002122:	687b      	ldr	r3, [r7, #4]
}
 8002124:	4618      	mov	r0, r3
 8002126:	3718      	adds	r7, #24
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}

0800212c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	b086      	sub	sp, #24
 8002130:	af00      	add	r7, sp, #0
 8002132:	60f8      	str	r0, [r7, #12]
 8002134:	60b9      	str	r1, [r7, #8]
 8002136:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002138:	2300      	movs	r3, #0
 800213a:	617b      	str	r3, [r7, #20]
 800213c:	e009      	b.n	8002152 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800213e:	68bb      	ldr	r3, [r7, #8]
 8002140:	1c5a      	adds	r2, r3, #1
 8002142:	60ba      	str	r2, [r7, #8]
 8002144:	781b      	ldrb	r3, [r3, #0]
 8002146:	4618      	mov	r0, r3
 8002148:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800214c:	697b      	ldr	r3, [r7, #20]
 800214e:	3301      	adds	r3, #1
 8002150:	617b      	str	r3, [r7, #20]
 8002152:	697a      	ldr	r2, [r7, #20]
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	429a      	cmp	r2, r3
 8002158:	dbf1      	blt.n	800213e <_write+0x12>
  }
  return len;
 800215a:	687b      	ldr	r3, [r7, #4]
}
 800215c:	4618      	mov	r0, r3
 800215e:	3718      	adds	r7, #24
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}

08002164 <_close>:

int _close(int file)
{
 8002164:	b480      	push	{r7}
 8002166:	b083      	sub	sp, #12
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800216c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002170:	4618      	mov	r0, r3
 8002172:	370c      	adds	r7, #12
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr

0800217c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800217c:	b480      	push	{r7}
 800217e:	b083      	sub	sp, #12
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
 8002184:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800218c:	605a      	str	r2, [r3, #4]
  return 0;
 800218e:	2300      	movs	r3, #0
}
 8002190:	4618      	mov	r0, r3
 8002192:	370c      	adds	r7, #12
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr

0800219c <_isatty>:

int _isatty(int file)
{
 800219c:	b480      	push	{r7}
 800219e:	b083      	sub	sp, #12
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80021a4:	2301      	movs	r3, #1
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	370c      	adds	r7, #12
 80021aa:	46bd      	mov	sp, r7
 80021ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b0:	4770      	bx	lr

080021b2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80021b2:	b480      	push	{r7}
 80021b4:	b085      	sub	sp, #20
 80021b6:	af00      	add	r7, sp, #0
 80021b8:	60f8      	str	r0, [r7, #12]
 80021ba:	60b9      	str	r1, [r7, #8]
 80021bc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80021be:	2300      	movs	r3, #0
}
 80021c0:	4618      	mov	r0, r3
 80021c2:	3714      	adds	r7, #20
 80021c4:	46bd      	mov	sp, r7
 80021c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ca:	4770      	bx	lr

080021cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	b086      	sub	sp, #24
 80021d0:	af00      	add	r7, sp, #0
 80021d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80021d4:	4a14      	ldr	r2, [pc, #80]	@ (8002228 <_sbrk+0x5c>)
 80021d6:	4b15      	ldr	r3, [pc, #84]	@ (800222c <_sbrk+0x60>)
 80021d8:	1ad3      	subs	r3, r2, r3
 80021da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80021dc:	697b      	ldr	r3, [r7, #20]
 80021de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80021e0:	4b13      	ldr	r3, [pc, #76]	@ (8002230 <_sbrk+0x64>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d102      	bne.n	80021ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80021e8:	4b11      	ldr	r3, [pc, #68]	@ (8002230 <_sbrk+0x64>)
 80021ea:	4a12      	ldr	r2, [pc, #72]	@ (8002234 <_sbrk+0x68>)
 80021ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80021ee:	4b10      	ldr	r3, [pc, #64]	@ (8002230 <_sbrk+0x64>)
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	4413      	add	r3, r2
 80021f6:	693a      	ldr	r2, [r7, #16]
 80021f8:	429a      	cmp	r2, r3
 80021fa:	d207      	bcs.n	800220c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80021fc:	f001 fd24 	bl	8003c48 <__errno>
 8002200:	4603      	mov	r3, r0
 8002202:	220c      	movs	r2, #12
 8002204:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002206:	f04f 33ff 	mov.w	r3, #4294967295
 800220a:	e009      	b.n	8002220 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800220c:	4b08      	ldr	r3, [pc, #32]	@ (8002230 <_sbrk+0x64>)
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002212:	4b07      	ldr	r3, [pc, #28]	@ (8002230 <_sbrk+0x64>)
 8002214:	681a      	ldr	r2, [r3, #0]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	4413      	add	r3, r2
 800221a:	4a05      	ldr	r2, [pc, #20]	@ (8002230 <_sbrk+0x64>)
 800221c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800221e:	68fb      	ldr	r3, [r7, #12]
}
 8002220:	4618      	mov	r0, r3
 8002222:	3718      	adds	r7, #24
 8002224:	46bd      	mov	sp, r7
 8002226:	bd80      	pop	{r7, pc}
 8002228:	20020000 	.word	0x20020000
 800222c:	00000400 	.word	0x00000400
 8002230:	20000210 	.word	0x20000210
 8002234:	20000368 	.word	0x20000368

08002238 <__NVIC_SetPriority>:
{
 8002238:	b480      	push	{r7}
 800223a:	b083      	sub	sp, #12
 800223c:	af00      	add	r7, sp, #0
 800223e:	4603      	mov	r3, r0
 8002240:	6039      	str	r1, [r7, #0]
 8002242:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002244:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002248:	2b00      	cmp	r3, #0
 800224a:	db0a      	blt.n	8002262 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	b2da      	uxtb	r2, r3
 8002250:	490c      	ldr	r1, [pc, #48]	@ (8002284 <__NVIC_SetPriority+0x4c>)
 8002252:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002256:	0112      	lsls	r2, r2, #4
 8002258:	b2d2      	uxtb	r2, r2
 800225a:	440b      	add	r3, r1
 800225c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002260:	e00a      	b.n	8002278 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	b2da      	uxtb	r2, r3
 8002266:	4908      	ldr	r1, [pc, #32]	@ (8002288 <__NVIC_SetPriority+0x50>)
 8002268:	79fb      	ldrb	r3, [r7, #7]
 800226a:	f003 030f 	and.w	r3, r3, #15
 800226e:	3b04      	subs	r3, #4
 8002270:	0112      	lsls	r2, r2, #4
 8002272:	b2d2      	uxtb	r2, r2
 8002274:	440b      	add	r3, r1
 8002276:	761a      	strb	r2, [r3, #24]
}
 8002278:	bf00      	nop
 800227a:	370c      	adds	r7, #12
 800227c:	46bd      	mov	sp, r7
 800227e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002282:	4770      	bx	lr
 8002284:	e000e100 	.word	0xe000e100
 8002288:	e000ed00 	.word	0xe000ed00

0800228c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	b082      	sub	sp, #8
 8002290:	af00      	add	r7, sp, #0
 8002292:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	3b01      	subs	r3, #1
 8002298:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800229c:	d301      	bcc.n	80022a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800229e:	2301      	movs	r3, #1
 80022a0:	e00f      	b.n	80022c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022a2:	4a0a      	ldr	r2, [pc, #40]	@ (80022cc <SysTick_Config+0x40>)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	3b01      	subs	r3, #1
 80022a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80022aa:	210f      	movs	r1, #15
 80022ac:	f04f 30ff 	mov.w	r0, #4294967295
 80022b0:	f7ff ffc2 	bl	8002238 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022b4:	4b05      	ldr	r3, [pc, #20]	@ (80022cc <SysTick_Config+0x40>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022ba:	4b04      	ldr	r3, [pc, #16]	@ (80022cc <SysTick_Config+0x40>)
 80022bc:	2207      	movs	r2, #7
 80022be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022c0:	2300      	movs	r3, #0
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	3708      	adds	r7, #8
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	e000e010 	.word	0xe000e010

080022d0 <delay_ms>:
#include "system_config.h"

volatile uint32_t tick = 0;

void delay_ms(uint32_t ms) {
 80022d0:	b480      	push	{r7}
 80022d2:	b085      	sub	sp, #20
 80022d4:	af00      	add	r7, sp, #0
 80022d6:	6078      	str	r0, [r7, #4]
    uint32_t start = tick;
 80022d8:	4b08      	ldr	r3, [pc, #32]	@ (80022fc <delay_ms+0x2c>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	60fb      	str	r3, [r7, #12]
    while (tick - start < ms);
 80022de:	bf00      	nop
 80022e0:	4b06      	ldr	r3, [pc, #24]	@ (80022fc <delay_ms+0x2c>)
 80022e2:	681a      	ldr	r2, [r3, #0]
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	1ad3      	subs	r3, r2, r3
 80022e8:	687a      	ldr	r2, [r7, #4]
 80022ea:	429a      	cmp	r2, r3
 80022ec:	d8f8      	bhi.n	80022e0 <delay_ms+0x10>
}
 80022ee:	bf00      	nop
 80022f0:	bf00      	nop
 80022f2:	3714      	adds	r7, #20
 80022f4:	46bd      	mov	sp, r7
 80022f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fa:	4770      	bx	lr
 80022fc:	20000214 	.word	0x20000214

08002300 <SystemClock_Config>:

void SystemClock_Config(void) {
 8002300:	b580      	push	{r7, lr}
 8002302:	b094      	sub	sp, #80	@ 0x50
 8002304:	af00      	add	r7, sp, #0
    RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002306:	f107 0320 	add.w	r3, r7, #32
 800230a:	2230      	movs	r2, #48	@ 0x30
 800230c:	2100      	movs	r1, #0
 800230e:	4618      	mov	r0, r3
 8002310:	f001 fc47 	bl	8003ba2 <memset>
    RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002314:	f107 030c 	add.w	r3, r7, #12
 8002318:	2200      	movs	r2, #0
 800231a:	601a      	str	r2, [r3, #0]
 800231c:	605a      	str	r2, [r3, #4]
 800231e:	609a      	str	r2, [r3, #8]
 8002320:	60da      	str	r2, [r3, #12]
 8002322:	611a      	str	r2, [r3, #16]

    __HAL_RCC_PWR_CLK_ENABLE();
 8002324:	2300      	movs	r3, #0
 8002326:	60bb      	str	r3, [r7, #8]
 8002328:	4b2c      	ldr	r3, [pc, #176]	@ (80023dc <SystemClock_Config+0xdc>)
 800232a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800232c:	4a2b      	ldr	r2, [pc, #172]	@ (80023dc <SystemClock_Config+0xdc>)
 800232e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002332:	6413      	str	r3, [r2, #64]	@ 0x40
 8002334:	4b29      	ldr	r3, [pc, #164]	@ (80023dc <SystemClock_Config+0xdc>)
 8002336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002338:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800233c:	60bb      	str	r3, [r7, #8]
 800233e:	68bb      	ldr	r3, [r7, #8]
    __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002340:	2300      	movs	r3, #0
 8002342:	607b      	str	r3, [r7, #4]
 8002344:	4b26      	ldr	r3, [pc, #152]	@ (80023e0 <SystemClock_Config+0xe0>)
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	4a25      	ldr	r2, [pc, #148]	@ (80023e0 <SystemClock_Config+0xe0>)
 800234a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800234e:	6013      	str	r3, [r2, #0]
 8002350:	4b23      	ldr	r3, [pc, #140]	@ (80023e0 <SystemClock_Config+0xe0>)
 8002352:	681b      	ldr	r3, [r3, #0]
 8002354:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002358:	607b      	str	r3, [r7, #4]
 800235a:	687b      	ldr	r3, [r7, #4]

    RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800235c:	2301      	movs	r3, #1
 800235e:	623b      	str	r3, [r7, #32]
    RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002360:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002364:	627b      	str	r3, [r7, #36]	@ 0x24
    RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002366:	2302      	movs	r3, #2
 8002368:	63bb      	str	r3, [r7, #56]	@ 0x38
    RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800236a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800236e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    RCC_OscInitStruct.PLL.PLLM = 4;
 8002370:	2304      	movs	r3, #4
 8002372:	643b      	str	r3, [r7, #64]	@ 0x40
    RCC_OscInitStruct.PLL.PLLN = 84;
 8002374:	2354      	movs	r3, #84	@ 0x54
 8002376:	647b      	str	r3, [r7, #68]	@ 0x44
    RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002378:	2302      	movs	r3, #2
 800237a:	64bb      	str	r3, [r7, #72]	@ 0x48
    RCC_OscInitStruct.PLL.PLLQ = 4;
 800237c:	2304      	movs	r3, #4
 800237e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002380:	f107 0320 	add.w	r3, r7, #32
 8002384:	4618      	mov	r0, r3
 8002386:	f000 fa17 	bl	80027b8 <HAL_RCC_OscConfig>
 800238a:	4603      	mov	r3, r0
 800238c:	2b00      	cmp	r3, #0
 800238e:	d001      	beq.n	8002394 <SystemClock_Config+0x94>
        while (1);
 8002390:	bf00      	nop
 8002392:	e7fd      	b.n	8002390 <SystemClock_Config+0x90>
    }

    RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002394:	230f      	movs	r3, #15
 8002396:	60fb      	str	r3, [r7, #12]
                                | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
    RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002398:	2302      	movs	r3, #2
 800239a:	613b      	str	r3, [r7, #16]
    RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800239c:	2300      	movs	r3, #0
 800239e:	617b      	str	r3, [r7, #20]
    RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80023a0:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023a4:	61bb      	str	r3, [r7, #24]
    RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80023a6:	2300      	movs	r3, #0
 80023a8:	61fb      	str	r3, [r7, #28]

    if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80023aa:	f107 030c 	add.w	r3, r7, #12
 80023ae:	2102      	movs	r1, #2
 80023b0:	4618      	mov	r0, r3
 80023b2:	f000 fc79 	bl	8002ca8 <HAL_RCC_ClockConfig>
 80023b6:	4603      	mov	r3, r0
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d001      	beq.n	80023c0 <SystemClock_Config+0xc0>
        while (1);
 80023bc:	bf00      	nop
 80023be:	e7fd      	b.n	80023bc <SystemClock_Config+0xbc>
    }
    SysTick_Config(SystemCoreClock / 1000);
 80023c0:	4b08      	ldr	r3, [pc, #32]	@ (80023e4 <SystemClock_Config+0xe4>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a08      	ldr	r2, [pc, #32]	@ (80023e8 <SystemClock_Config+0xe8>)
 80023c6:	fba2 2303 	umull	r2, r3, r2, r3
 80023ca:	099b      	lsrs	r3, r3, #6
 80023cc:	4618      	mov	r0, r3
 80023ce:	f7ff ff5d 	bl	800228c <SysTick_Config>
}
 80023d2:	bf00      	nop
 80023d4:	3750      	adds	r7, #80	@ 0x50
 80023d6:	46bd      	mov	sp, r7
 80023d8:	bd80      	pop	{r7, pc}
 80023da:	bf00      	nop
 80023dc:	40023800 	.word	0x40023800
 80023e0:	40007000 	.word	0x40007000
 80023e4:	2000000c 	.word	0x2000000c
 80023e8:	10624dd3 	.word	0x10624dd3

080023ec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80023ec:	b480      	push	{r7}
 80023ee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80023f0:	4b06      	ldr	r3, [pc, #24]	@ (800240c <SystemInit+0x20>)
 80023f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80023f6:	4a05      	ldr	r2, [pc, #20]	@ (800240c <SystemInit+0x20>)
 80023f8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80023fc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002400:	bf00      	nop
 8002402:	46bd      	mov	sp, r7
 8002404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002408:	4770      	bx	lr
 800240a:	bf00      	nop
 800240c:	e000ed00 	.word	0xe000ed00

08002410 <UART1_Init>:
#include "uart.h"

void UART1_Init(void) {
 8002410:	b480      	push	{r7}
 8002412:	af00      	add	r7, sp, #0
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 8002414:	4b20      	ldr	r3, [pc, #128]	@ (8002498 <UART1_Init+0x88>)
 8002416:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002418:	4a1f      	ldr	r2, [pc, #124]	@ (8002498 <UART1_Init+0x88>)
 800241a:	f043 0301 	orr.w	r3, r3, #1
 800241e:	6313      	str	r3, [r2, #48]	@ 0x30
    RCC->APB2ENR |= RCC_APB2ENR_USART1EN;
 8002420:	4b1d      	ldr	r3, [pc, #116]	@ (8002498 <UART1_Init+0x88>)
 8002422:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002424:	4a1c      	ldr	r2, [pc, #112]	@ (8002498 <UART1_Init+0x88>)
 8002426:	f043 0310 	orr.w	r3, r3, #16
 800242a:	6453      	str	r3, [r2, #68]	@ 0x44
    GPIOA->MODER &= ~((3U << (UART1_TX_PIN * 2)) | (3U << (UART1_RX_PIN * 2)));
 800242c:	4b1b      	ldr	r3, [pc, #108]	@ (800249c <UART1_Init+0x8c>)
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	4a1a      	ldr	r2, [pc, #104]	@ (800249c <UART1_Init+0x8c>)
 8002432:	f423 1370 	bic.w	r3, r3, #3932160	@ 0x3c0000
 8002436:	6013      	str	r3, [r2, #0]
    GPIOA->MODER |= (2U << (UART1_TX_PIN * 2)) | (2U << (UART1_RX_PIN * 2));
 8002438:	4b18      	ldr	r3, [pc, #96]	@ (800249c <UART1_Init+0x8c>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a17      	ldr	r2, [pc, #92]	@ (800249c <UART1_Init+0x8c>)
 800243e:	f443 1320 	orr.w	r3, r3, #2621440	@ 0x280000
 8002442:	6013      	str	r3, [r2, #0]
    GPIOA->OTYPER &= ~((1U << UART1_TX_PIN) | (1U << UART1_RX_PIN));
 8002444:	4b15      	ldr	r3, [pc, #84]	@ (800249c <UART1_Init+0x8c>)
 8002446:	685b      	ldr	r3, [r3, #4]
 8002448:	4a14      	ldr	r2, [pc, #80]	@ (800249c <UART1_Init+0x8c>)
 800244a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800244e:	6053      	str	r3, [r2, #4]
    GPIOA->OSPEEDR |= (3U << (UART1_TX_PIN * 2)) | (3U << (UART1_RX_PIN * 2));
 8002450:	4b12      	ldr	r3, [pc, #72]	@ (800249c <UART1_Init+0x8c>)
 8002452:	689b      	ldr	r3, [r3, #8]
 8002454:	4a11      	ldr	r2, [pc, #68]	@ (800249c <UART1_Init+0x8c>)
 8002456:	f443 1370 	orr.w	r3, r3, #3932160	@ 0x3c0000
 800245a:	6093      	str	r3, [r2, #8]
    GPIOA->AFR[1] |= (7U << ((UART1_TX_PIN - 8) * 4)) | (7U << ((UART1_RX_PIN - 8) * 4));
 800245c:	4b0f      	ldr	r3, [pc, #60]	@ (800249c <UART1_Init+0x8c>)
 800245e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002460:	4a0e      	ldr	r2, [pc, #56]	@ (800249c <UART1_Init+0x8c>)
 8002462:	f443 63ee 	orr.w	r3, r3, #1904	@ 0x770
 8002466:	6253      	str	r3, [r2, #36]	@ 0x24
    USART1->CR1 = 0;
 8002468:	4b0d      	ldr	r3, [pc, #52]	@ (80024a0 <UART1_Init+0x90>)
 800246a:	2200      	movs	r2, #0
 800246c:	60da      	str	r2, [r3, #12]
    USART1->BRR = SystemCoreClock / UART1_BAUDRATE;
 800246e:	4b0d      	ldr	r3, [pc, #52]	@ (80024a4 <UART1_Init+0x94>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a0b      	ldr	r2, [pc, #44]	@ (80024a0 <UART1_Init+0x90>)
 8002474:	490c      	ldr	r1, [pc, #48]	@ (80024a8 <UART1_Init+0x98>)
 8002476:	fba1 1303 	umull	r1, r3, r1, r3
 800247a:	0a9b      	lsrs	r3, r3, #10
 800247c:	6093      	str	r3, [r2, #8]
    USART1->CR1 |= USART_CR1_TE | USART_CR1_RE | USART_CR1_UE;
 800247e:	4b08      	ldr	r3, [pc, #32]	@ (80024a0 <UART1_Init+0x90>)
 8002480:	68db      	ldr	r3, [r3, #12]
 8002482:	4a07      	ldr	r2, [pc, #28]	@ (80024a0 <UART1_Init+0x90>)
 8002484:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002488:	f043 030c 	orr.w	r3, r3, #12
 800248c:	60d3      	str	r3, [r2, #12]
}
 800248e:	bf00      	nop
 8002490:	46bd      	mov	sp, r7
 8002492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002496:	4770      	bx	lr
 8002498:	40023800 	.word	0x40023800
 800249c:	40020000 	.word	0x40020000
 80024a0:	40011000 	.word	0x40011000
 80024a4:	2000000c 	.word	0x2000000c
 80024a8:	1b4e81b5 	.word	0x1b4e81b5

080024ac <UART1_SendString>:

void UART1_SendString(char *str) {
 80024ac:	b480      	push	{r7}
 80024ae:	b083      	sub	sp, #12
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
    while (*str) {
 80024b4:	e00c      	b.n	80024d0 <UART1_SendString+0x24>
        while (!(USART1->SR & USART_SR_TXE));
 80024b6:	bf00      	nop
 80024b8:	4b0b      	ldr	r3, [pc, #44]	@ (80024e8 <UART1_SendString+0x3c>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d0f9      	beq.n	80024b8 <UART1_SendString+0xc>
        USART1->DR = *str++;
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	1c5a      	adds	r2, r3, #1
 80024c8:	607a      	str	r2, [r7, #4]
 80024ca:	781a      	ldrb	r2, [r3, #0]
 80024cc:	4b06      	ldr	r3, [pc, #24]	@ (80024e8 <UART1_SendString+0x3c>)
 80024ce:	605a      	str	r2, [r3, #4]
    while (*str) {
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	781b      	ldrb	r3, [r3, #0]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d1ee      	bne.n	80024b6 <UART1_SendString+0xa>
    }
}
 80024d8:	bf00      	nop
 80024da:	bf00      	nop
 80024dc:	370c      	adds	r7, #12
 80024de:	46bd      	mov	sp, r7
 80024e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e4:	4770      	bx	lr
 80024e6:	bf00      	nop
 80024e8:	40011000 	.word	0x40011000

080024ec <UART1_ReceiveString>:

void UART1_ReceiveString(char *buffer, uint8_t max_len) {
 80024ec:	b480      	push	{r7}
 80024ee:	b085      	sub	sp, #20
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
 80024f4:	460b      	mov	r3, r1
 80024f6:	70fb      	strb	r3, [r7, #3]
    uint8_t i = 0;
 80024f8:	2300      	movs	r3, #0
 80024fa:	73fb      	strb	r3, [r7, #15]
    while (i < max_len - 1) {
 80024fc:	e01a      	b.n	8002534 <UART1_ReceiveString+0x48>
        while (!(USART1->SR & USART_SR_RXNE));
 80024fe:	bf00      	nop
 8002500:	4b14      	ldr	r3, [pc, #80]	@ (8002554 <UART1_ReceiveString+0x68>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f003 0320 	and.w	r3, r3, #32
 8002508:	2b00      	cmp	r3, #0
 800250a:	d0f9      	beq.n	8002500 <UART1_ReceiveString+0x14>
        char c = USART1->DR;
 800250c:	4b11      	ldr	r3, [pc, #68]	@ (8002554 <UART1_ReceiveString+0x68>)
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	73bb      	strb	r3, [r7, #14]
        if (c == '\n') {
 8002512:	7bbb      	ldrb	r3, [r7, #14]
 8002514:	2b0a      	cmp	r3, #10
 8002516:	d105      	bne.n	8002524 <UART1_ReceiveString+0x38>
            buffer[i] = '\0';
 8002518:	7bfb      	ldrb	r3, [r7, #15]
 800251a:	687a      	ldr	r2, [r7, #4]
 800251c:	4413      	add	r3, r2
 800251e:	2200      	movs	r2, #0
 8002520:	701a      	strb	r2, [r3, #0]
            break;
 8002522:	e00c      	b.n	800253e <UART1_ReceiveString+0x52>
        }
        buffer[i++] = c;
 8002524:	7bfb      	ldrb	r3, [r7, #15]
 8002526:	1c5a      	adds	r2, r3, #1
 8002528:	73fa      	strb	r2, [r7, #15]
 800252a:	461a      	mov	r2, r3
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	4413      	add	r3, r2
 8002530:	7bba      	ldrb	r2, [r7, #14]
 8002532:	701a      	strb	r2, [r3, #0]
    while (i < max_len - 1) {
 8002534:	7bfa      	ldrb	r2, [r7, #15]
 8002536:	78fb      	ldrb	r3, [r7, #3]
 8002538:	3b01      	subs	r3, #1
 800253a:	429a      	cmp	r2, r3
 800253c:	dbdf      	blt.n	80024fe <UART1_ReceiveString+0x12>
    }
    buffer[i] = '\0';
 800253e:	7bfb      	ldrb	r3, [r7, #15]
 8002540:	687a      	ldr	r2, [r7, #4]
 8002542:	4413      	add	r3, r2
 8002544:	2200      	movs	r2, #0
 8002546:	701a      	strb	r2, [r3, #0]
}
 8002548:	bf00      	nop
 800254a:	3714      	adds	r7, #20
 800254c:	46bd      	mov	sp, r7
 800254e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002552:	4770      	bx	lr
 8002554:	40011000 	.word	0x40011000

08002558 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002558:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002590 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800255c:	f7ff ff46 	bl	80023ec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002560:	480c      	ldr	r0, [pc, #48]	@ (8002594 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002562:	490d      	ldr	r1, [pc, #52]	@ (8002598 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002564:	4a0d      	ldr	r2, [pc, #52]	@ (800259c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002566:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002568:	e002      	b.n	8002570 <LoopCopyDataInit>

0800256a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800256a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800256c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800256e:	3304      	adds	r3, #4

08002570 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002570:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002572:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002574:	d3f9      	bcc.n	800256a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002576:	4a0a      	ldr	r2, [pc, #40]	@ (80025a0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002578:	4c0a      	ldr	r4, [pc, #40]	@ (80025a4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800257a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800257c:	e001      	b.n	8002582 <LoopFillZerobss>

0800257e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800257e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002580:	3204      	adds	r2, #4

08002582 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002582:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002584:	d3fb      	bcc.n	800257e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002586:	f001 fb65 	bl	8003c54 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800258a:	f7fe fe4d 	bl	8001228 <main>
  bx  lr    
 800258e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002590:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002594:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002598:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 800259c:	08006c58 	.word	0x08006c58
  ldr r2, =_sbss
 80025a0:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 80025a4:	20000368 	.word	0x20000368

080025a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80025a8:	e7fe      	b.n	80025a8 <ADC_IRQHandler>
	...

080025ac <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b082      	sub	sp, #8
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80025b4:	4b12      	ldr	r3, [pc, #72]	@ (8002600 <HAL_InitTick+0x54>)
 80025b6:	681a      	ldr	r2, [r3, #0]
 80025b8:	4b12      	ldr	r3, [pc, #72]	@ (8002604 <HAL_InitTick+0x58>)
 80025ba:	781b      	ldrb	r3, [r3, #0]
 80025bc:	4619      	mov	r1, r3
 80025be:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80025c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80025c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80025ca:	4618      	mov	r0, r3
 80025cc:	f000 f8e8 	bl	80027a0 <HAL_SYSTICK_Config>
 80025d0:	4603      	mov	r3, r0
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d001      	beq.n	80025da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80025d6:	2301      	movs	r3, #1
 80025d8:	e00e      	b.n	80025f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2b0f      	cmp	r3, #15
 80025de:	d80a      	bhi.n	80025f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80025e0:	2200      	movs	r2, #0
 80025e2:	6879      	ldr	r1, [r7, #4]
 80025e4:	f04f 30ff 	mov.w	r0, #4294967295
 80025e8:	f000 f8be 	bl	8002768 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80025ec:	4a06      	ldr	r2, [pc, #24]	@ (8002608 <HAL_InitTick+0x5c>)
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80025f2:	2300      	movs	r3, #0
 80025f4:	e000      	b.n	80025f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80025f6:	2301      	movs	r3, #1
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	3708      	adds	r7, #8
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	2000000c 	.word	0x2000000c
 8002604:	20000014 	.word	0x20000014
 8002608:	20000010 	.word	0x20000010

0800260c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800260c:	b480      	push	{r7}
 800260e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002610:	4b06      	ldr	r3, [pc, #24]	@ (800262c <HAL_IncTick+0x20>)
 8002612:	781b      	ldrb	r3, [r3, #0]
 8002614:	461a      	mov	r2, r3
 8002616:	4b06      	ldr	r3, [pc, #24]	@ (8002630 <HAL_IncTick+0x24>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	4413      	add	r3, r2
 800261c:	4a04      	ldr	r2, [pc, #16]	@ (8002630 <HAL_IncTick+0x24>)
 800261e:	6013      	str	r3, [r2, #0]
}
 8002620:	bf00      	nop
 8002622:	46bd      	mov	sp, r7
 8002624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002628:	4770      	bx	lr
 800262a:	bf00      	nop
 800262c:	20000014 	.word	0x20000014
 8002630:	20000218 	.word	0x20000218

08002634 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002634:	b480      	push	{r7}
 8002636:	af00      	add	r7, sp, #0
  return uwTick;
 8002638:	4b03      	ldr	r3, [pc, #12]	@ (8002648 <HAL_GetTick+0x14>)
 800263a:	681b      	ldr	r3, [r3, #0]
}
 800263c:	4618      	mov	r0, r3
 800263e:	46bd      	mov	sp, r7
 8002640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002644:	4770      	bx	lr
 8002646:	bf00      	nop
 8002648:	20000218 	.word	0x20000218

0800264c <__NVIC_GetPriorityGrouping>:
{
 800264c:	b480      	push	{r7}
 800264e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002650:	4b04      	ldr	r3, [pc, #16]	@ (8002664 <__NVIC_GetPriorityGrouping+0x18>)
 8002652:	68db      	ldr	r3, [r3, #12]
 8002654:	0a1b      	lsrs	r3, r3, #8
 8002656:	f003 0307 	and.w	r3, r3, #7
}
 800265a:	4618      	mov	r0, r3
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr
 8002664:	e000ed00 	.word	0xe000ed00

08002668 <__NVIC_SetPriority>:
{
 8002668:	b480      	push	{r7}
 800266a:	b083      	sub	sp, #12
 800266c:	af00      	add	r7, sp, #0
 800266e:	4603      	mov	r3, r0
 8002670:	6039      	str	r1, [r7, #0]
 8002672:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002674:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002678:	2b00      	cmp	r3, #0
 800267a:	db0a      	blt.n	8002692 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800267c:	683b      	ldr	r3, [r7, #0]
 800267e:	b2da      	uxtb	r2, r3
 8002680:	490c      	ldr	r1, [pc, #48]	@ (80026b4 <__NVIC_SetPriority+0x4c>)
 8002682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002686:	0112      	lsls	r2, r2, #4
 8002688:	b2d2      	uxtb	r2, r2
 800268a:	440b      	add	r3, r1
 800268c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002690:	e00a      	b.n	80026a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002692:	683b      	ldr	r3, [r7, #0]
 8002694:	b2da      	uxtb	r2, r3
 8002696:	4908      	ldr	r1, [pc, #32]	@ (80026b8 <__NVIC_SetPriority+0x50>)
 8002698:	79fb      	ldrb	r3, [r7, #7]
 800269a:	f003 030f 	and.w	r3, r3, #15
 800269e:	3b04      	subs	r3, #4
 80026a0:	0112      	lsls	r2, r2, #4
 80026a2:	b2d2      	uxtb	r2, r2
 80026a4:	440b      	add	r3, r1
 80026a6:	761a      	strb	r2, [r3, #24]
}
 80026a8:	bf00      	nop
 80026aa:	370c      	adds	r7, #12
 80026ac:	46bd      	mov	sp, r7
 80026ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b2:	4770      	bx	lr
 80026b4:	e000e100 	.word	0xe000e100
 80026b8:	e000ed00 	.word	0xe000ed00

080026bc <NVIC_EncodePriority>:
{
 80026bc:	b480      	push	{r7}
 80026be:	b089      	sub	sp, #36	@ 0x24
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	60f8      	str	r0, [r7, #12]
 80026c4:	60b9      	str	r1, [r7, #8]
 80026c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	f003 0307 	and.w	r3, r3, #7
 80026ce:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026d0:	69fb      	ldr	r3, [r7, #28]
 80026d2:	f1c3 0307 	rsb	r3, r3, #7
 80026d6:	2b04      	cmp	r3, #4
 80026d8:	bf28      	it	cs
 80026da:	2304      	movcs	r3, #4
 80026dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026de:	69fb      	ldr	r3, [r7, #28]
 80026e0:	3304      	adds	r3, #4
 80026e2:	2b06      	cmp	r3, #6
 80026e4:	d902      	bls.n	80026ec <NVIC_EncodePriority+0x30>
 80026e6:	69fb      	ldr	r3, [r7, #28]
 80026e8:	3b03      	subs	r3, #3
 80026ea:	e000      	b.n	80026ee <NVIC_EncodePriority+0x32>
 80026ec:	2300      	movs	r3, #0
 80026ee:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80026f0:	f04f 32ff 	mov.w	r2, #4294967295
 80026f4:	69bb      	ldr	r3, [r7, #24]
 80026f6:	fa02 f303 	lsl.w	r3, r2, r3
 80026fa:	43da      	mvns	r2, r3
 80026fc:	68bb      	ldr	r3, [r7, #8]
 80026fe:	401a      	ands	r2, r3
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002704:	f04f 31ff 	mov.w	r1, #4294967295
 8002708:	697b      	ldr	r3, [r7, #20]
 800270a:	fa01 f303 	lsl.w	r3, r1, r3
 800270e:	43d9      	mvns	r1, r3
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002714:	4313      	orrs	r3, r2
}
 8002716:	4618      	mov	r0, r3
 8002718:	3724      	adds	r7, #36	@ 0x24
 800271a:	46bd      	mov	sp, r7
 800271c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002720:	4770      	bx	lr
	...

08002724 <SysTick_Config>:
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b082      	sub	sp, #8
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	3b01      	subs	r3, #1
 8002730:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002734:	d301      	bcc.n	800273a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8002736:	2301      	movs	r3, #1
 8002738:	e00f      	b.n	800275a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800273a:	4a0a      	ldr	r2, [pc, #40]	@ (8002764 <SysTick_Config+0x40>)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	3b01      	subs	r3, #1
 8002740:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002742:	210f      	movs	r1, #15
 8002744:	f04f 30ff 	mov.w	r0, #4294967295
 8002748:	f7ff ff8e 	bl	8002668 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800274c:	4b05      	ldr	r3, [pc, #20]	@ (8002764 <SysTick_Config+0x40>)
 800274e:	2200      	movs	r2, #0
 8002750:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002752:	4b04      	ldr	r3, [pc, #16]	@ (8002764 <SysTick_Config+0x40>)
 8002754:	2207      	movs	r2, #7
 8002756:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8002758:	2300      	movs	r3, #0
}
 800275a:	4618      	mov	r0, r3
 800275c:	3708      	adds	r7, #8
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}
 8002762:	bf00      	nop
 8002764:	e000e010 	.word	0xe000e010

08002768 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002768:	b580      	push	{r7, lr}
 800276a:	b086      	sub	sp, #24
 800276c:	af00      	add	r7, sp, #0
 800276e:	4603      	mov	r3, r0
 8002770:	60b9      	str	r1, [r7, #8]
 8002772:	607a      	str	r2, [r7, #4]
 8002774:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002776:	2300      	movs	r3, #0
 8002778:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800277a:	f7ff ff67 	bl	800264c <__NVIC_GetPriorityGrouping>
 800277e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002780:	687a      	ldr	r2, [r7, #4]
 8002782:	68b9      	ldr	r1, [r7, #8]
 8002784:	6978      	ldr	r0, [r7, #20]
 8002786:	f7ff ff99 	bl	80026bc <NVIC_EncodePriority>
 800278a:	4602      	mov	r2, r0
 800278c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002790:	4611      	mov	r1, r2
 8002792:	4618      	mov	r0, r3
 8002794:	f7ff ff68 	bl	8002668 <__NVIC_SetPriority>
}
 8002798:	bf00      	nop
 800279a:	3718      	adds	r7, #24
 800279c:	46bd      	mov	sp, r7
 800279e:	bd80      	pop	{r7, pc}

080027a0 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027a0:	b580      	push	{r7, lr}
 80027a2:	b082      	sub	sp, #8
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027a8:	6878      	ldr	r0, [r7, #4]
 80027aa:	f7ff ffbb 	bl	8002724 <SysTick_Config>
 80027ae:	4603      	mov	r3, r0
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	3708      	adds	r7, #8
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd80      	pop	{r7, pc}

080027b8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b086      	sub	sp, #24
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2b00      	cmp	r3, #0
 80027c4:	d101      	bne.n	80027ca <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80027c6:	2301      	movs	r3, #1
 80027c8:	e267      	b.n	8002c9a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f003 0301 	and.w	r3, r3, #1
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d075      	beq.n	80028c2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80027d6:	4b88      	ldr	r3, [pc, #544]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 80027d8:	689b      	ldr	r3, [r3, #8]
 80027da:	f003 030c 	and.w	r3, r3, #12
 80027de:	2b04      	cmp	r3, #4
 80027e0:	d00c      	beq.n	80027fc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80027e2:	4b85      	ldr	r3, [pc, #532]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 80027e4:	689b      	ldr	r3, [r3, #8]
 80027e6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80027ea:	2b08      	cmp	r3, #8
 80027ec:	d112      	bne.n	8002814 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80027ee:	4b82      	ldr	r3, [pc, #520]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 80027f0:	685b      	ldr	r3, [r3, #4]
 80027f2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80027f6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80027fa:	d10b      	bne.n	8002814 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80027fc:	4b7e      	ldr	r3, [pc, #504]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002804:	2b00      	cmp	r3, #0
 8002806:	d05b      	beq.n	80028c0 <HAL_RCC_OscConfig+0x108>
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d157      	bne.n	80028c0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002810:	2301      	movs	r3, #1
 8002812:	e242      	b.n	8002c9a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	685b      	ldr	r3, [r3, #4]
 8002818:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800281c:	d106      	bne.n	800282c <HAL_RCC_OscConfig+0x74>
 800281e:	4b76      	ldr	r3, [pc, #472]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4a75      	ldr	r2, [pc, #468]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 8002824:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002828:	6013      	str	r3, [r2, #0]
 800282a:	e01d      	b.n	8002868 <HAL_RCC_OscConfig+0xb0>
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002834:	d10c      	bne.n	8002850 <HAL_RCC_OscConfig+0x98>
 8002836:	4b70      	ldr	r3, [pc, #448]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a6f      	ldr	r2, [pc, #444]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 800283c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002840:	6013      	str	r3, [r2, #0]
 8002842:	4b6d      	ldr	r3, [pc, #436]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a6c      	ldr	r2, [pc, #432]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 8002848:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800284c:	6013      	str	r3, [r2, #0]
 800284e:	e00b      	b.n	8002868 <HAL_RCC_OscConfig+0xb0>
 8002850:	4b69      	ldr	r3, [pc, #420]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a68      	ldr	r2, [pc, #416]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 8002856:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800285a:	6013      	str	r3, [r2, #0]
 800285c:	4b66      	ldr	r3, [pc, #408]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	4a65      	ldr	r2, [pc, #404]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 8002862:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002866:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	2b00      	cmp	r3, #0
 800286e:	d013      	beq.n	8002898 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002870:	f7ff fee0 	bl	8002634 <HAL_GetTick>
 8002874:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002876:	e008      	b.n	800288a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002878:	f7ff fedc 	bl	8002634 <HAL_GetTick>
 800287c:	4602      	mov	r2, r0
 800287e:	693b      	ldr	r3, [r7, #16]
 8002880:	1ad3      	subs	r3, r2, r3
 8002882:	2b64      	cmp	r3, #100	@ 0x64
 8002884:	d901      	bls.n	800288a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002886:	2303      	movs	r3, #3
 8002888:	e207      	b.n	8002c9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800288a:	4b5b      	ldr	r3, [pc, #364]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002892:	2b00      	cmp	r3, #0
 8002894:	d0f0      	beq.n	8002878 <HAL_RCC_OscConfig+0xc0>
 8002896:	e014      	b.n	80028c2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002898:	f7ff fecc 	bl	8002634 <HAL_GetTick>
 800289c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800289e:	e008      	b.n	80028b2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80028a0:	f7ff fec8 	bl	8002634 <HAL_GetTick>
 80028a4:	4602      	mov	r2, r0
 80028a6:	693b      	ldr	r3, [r7, #16]
 80028a8:	1ad3      	subs	r3, r2, r3
 80028aa:	2b64      	cmp	r3, #100	@ 0x64
 80028ac:	d901      	bls.n	80028b2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80028ae:	2303      	movs	r3, #3
 80028b0:	e1f3      	b.n	8002c9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80028b2:	4b51      	ldr	r3, [pc, #324]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d1f0      	bne.n	80028a0 <HAL_RCC_OscConfig+0xe8>
 80028be:	e000      	b.n	80028c2 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80028c0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	f003 0302 	and.w	r3, r3, #2
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d063      	beq.n	8002996 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80028ce:	4b4a      	ldr	r3, [pc, #296]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 80028d0:	689b      	ldr	r3, [r3, #8]
 80028d2:	f003 030c 	and.w	r3, r3, #12
 80028d6:	2b00      	cmp	r3, #0
 80028d8:	d00b      	beq.n	80028f2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80028da:	4b47      	ldr	r3, [pc, #284]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 80028dc:	689b      	ldr	r3, [r3, #8]
 80028de:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80028e2:	2b08      	cmp	r3, #8
 80028e4:	d11c      	bne.n	8002920 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80028e6:	4b44      	ldr	r3, [pc, #272]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d116      	bne.n	8002920 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80028f2:	4b41      	ldr	r3, [pc, #260]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f003 0302 	and.w	r3, r3, #2
 80028fa:	2b00      	cmp	r3, #0
 80028fc:	d005      	beq.n	800290a <HAL_RCC_OscConfig+0x152>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	68db      	ldr	r3, [r3, #12]
 8002902:	2b01      	cmp	r3, #1
 8002904:	d001      	beq.n	800290a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002906:	2301      	movs	r3, #1
 8002908:	e1c7      	b.n	8002c9a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800290a:	4b3b      	ldr	r3, [pc, #236]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	691b      	ldr	r3, [r3, #16]
 8002916:	00db      	lsls	r3, r3, #3
 8002918:	4937      	ldr	r1, [pc, #220]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 800291a:	4313      	orrs	r3, r2
 800291c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800291e:	e03a      	b.n	8002996 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	68db      	ldr	r3, [r3, #12]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d020      	beq.n	800296a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002928:	4b34      	ldr	r3, [pc, #208]	@ (80029fc <HAL_RCC_OscConfig+0x244>)
 800292a:	2201      	movs	r2, #1
 800292c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800292e:	f7ff fe81 	bl	8002634 <HAL_GetTick>
 8002932:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002934:	e008      	b.n	8002948 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002936:	f7ff fe7d 	bl	8002634 <HAL_GetTick>
 800293a:	4602      	mov	r2, r0
 800293c:	693b      	ldr	r3, [r7, #16]
 800293e:	1ad3      	subs	r3, r2, r3
 8002940:	2b02      	cmp	r3, #2
 8002942:	d901      	bls.n	8002948 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002944:	2303      	movs	r3, #3
 8002946:	e1a8      	b.n	8002c9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002948:	4b2b      	ldr	r3, [pc, #172]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f003 0302 	and.w	r3, r3, #2
 8002950:	2b00      	cmp	r3, #0
 8002952:	d0f0      	beq.n	8002936 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002954:	4b28      	ldr	r3, [pc, #160]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 8002956:	681b      	ldr	r3, [r3, #0]
 8002958:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	691b      	ldr	r3, [r3, #16]
 8002960:	00db      	lsls	r3, r3, #3
 8002962:	4925      	ldr	r1, [pc, #148]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 8002964:	4313      	orrs	r3, r2
 8002966:	600b      	str	r3, [r1, #0]
 8002968:	e015      	b.n	8002996 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800296a:	4b24      	ldr	r3, [pc, #144]	@ (80029fc <HAL_RCC_OscConfig+0x244>)
 800296c:	2200      	movs	r2, #0
 800296e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002970:	f7ff fe60 	bl	8002634 <HAL_GetTick>
 8002974:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002976:	e008      	b.n	800298a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002978:	f7ff fe5c 	bl	8002634 <HAL_GetTick>
 800297c:	4602      	mov	r2, r0
 800297e:	693b      	ldr	r3, [r7, #16]
 8002980:	1ad3      	subs	r3, r2, r3
 8002982:	2b02      	cmp	r3, #2
 8002984:	d901      	bls.n	800298a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002986:	2303      	movs	r3, #3
 8002988:	e187      	b.n	8002c9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800298a:	4b1b      	ldr	r3, [pc, #108]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f003 0302 	and.w	r3, r3, #2
 8002992:	2b00      	cmp	r3, #0
 8002994:	d1f0      	bne.n	8002978 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	f003 0308 	and.w	r3, r3, #8
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d036      	beq.n	8002a10 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	695b      	ldr	r3, [r3, #20]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d016      	beq.n	80029d8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80029aa:	4b15      	ldr	r3, [pc, #84]	@ (8002a00 <HAL_RCC_OscConfig+0x248>)
 80029ac:	2201      	movs	r2, #1
 80029ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80029b0:	f7ff fe40 	bl	8002634 <HAL_GetTick>
 80029b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029b6:	e008      	b.n	80029ca <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029b8:	f7ff fe3c 	bl	8002634 <HAL_GetTick>
 80029bc:	4602      	mov	r2, r0
 80029be:	693b      	ldr	r3, [r7, #16]
 80029c0:	1ad3      	subs	r3, r2, r3
 80029c2:	2b02      	cmp	r3, #2
 80029c4:	d901      	bls.n	80029ca <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80029c6:	2303      	movs	r3, #3
 80029c8:	e167      	b.n	8002c9a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80029ca:	4b0b      	ldr	r3, [pc, #44]	@ (80029f8 <HAL_RCC_OscConfig+0x240>)
 80029cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029ce:	f003 0302 	and.w	r3, r3, #2
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d0f0      	beq.n	80029b8 <HAL_RCC_OscConfig+0x200>
 80029d6:	e01b      	b.n	8002a10 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80029d8:	4b09      	ldr	r3, [pc, #36]	@ (8002a00 <HAL_RCC_OscConfig+0x248>)
 80029da:	2200      	movs	r2, #0
 80029dc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80029de:	f7ff fe29 	bl	8002634 <HAL_GetTick>
 80029e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80029e4:	e00e      	b.n	8002a04 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80029e6:	f7ff fe25 	bl	8002634 <HAL_GetTick>
 80029ea:	4602      	mov	r2, r0
 80029ec:	693b      	ldr	r3, [r7, #16]
 80029ee:	1ad3      	subs	r3, r2, r3
 80029f0:	2b02      	cmp	r3, #2
 80029f2:	d907      	bls.n	8002a04 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80029f4:	2303      	movs	r3, #3
 80029f6:	e150      	b.n	8002c9a <HAL_RCC_OscConfig+0x4e2>
 80029f8:	40023800 	.word	0x40023800
 80029fc:	42470000 	.word	0x42470000
 8002a00:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002a04:	4b88      	ldr	r3, [pc, #544]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002a06:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a08:	f003 0302 	and.w	r3, r3, #2
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d1ea      	bne.n	80029e6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f003 0304 	and.w	r3, r3, #4
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	f000 8097 	beq.w	8002b4c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002a22:	4b81      	ldr	r3, [pc, #516]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d10f      	bne.n	8002a4e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002a2e:	2300      	movs	r3, #0
 8002a30:	60bb      	str	r3, [r7, #8]
 8002a32:	4b7d      	ldr	r3, [pc, #500]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a36:	4a7c      	ldr	r2, [pc, #496]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002a38:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a3c:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a3e:	4b7a      	ldr	r3, [pc, #488]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a46:	60bb      	str	r3, [r7, #8]
 8002a48:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a4e:	4b77      	ldr	r3, [pc, #476]	@ (8002c2c <HAL_RCC_OscConfig+0x474>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a56:	2b00      	cmp	r3, #0
 8002a58:	d118      	bne.n	8002a8c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002a5a:	4b74      	ldr	r3, [pc, #464]	@ (8002c2c <HAL_RCC_OscConfig+0x474>)
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	4a73      	ldr	r2, [pc, #460]	@ (8002c2c <HAL_RCC_OscConfig+0x474>)
 8002a60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a64:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002a66:	f7ff fde5 	bl	8002634 <HAL_GetTick>
 8002a6a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a6c:	e008      	b.n	8002a80 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002a6e:	f7ff fde1 	bl	8002634 <HAL_GetTick>
 8002a72:	4602      	mov	r2, r0
 8002a74:	693b      	ldr	r3, [r7, #16]
 8002a76:	1ad3      	subs	r3, r2, r3
 8002a78:	2b02      	cmp	r3, #2
 8002a7a:	d901      	bls.n	8002a80 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002a7c:	2303      	movs	r3, #3
 8002a7e:	e10c      	b.n	8002c9a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002a80:	4b6a      	ldr	r3, [pc, #424]	@ (8002c2c <HAL_RCC_OscConfig+0x474>)
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d0f0      	beq.n	8002a6e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	689b      	ldr	r3, [r3, #8]
 8002a90:	2b01      	cmp	r3, #1
 8002a92:	d106      	bne.n	8002aa2 <HAL_RCC_OscConfig+0x2ea>
 8002a94:	4b64      	ldr	r3, [pc, #400]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002a96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002a98:	4a63      	ldr	r2, [pc, #396]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002a9a:	f043 0301 	orr.w	r3, r3, #1
 8002a9e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002aa0:	e01c      	b.n	8002adc <HAL_RCC_OscConfig+0x324>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	2b05      	cmp	r3, #5
 8002aa8:	d10c      	bne.n	8002ac4 <HAL_RCC_OscConfig+0x30c>
 8002aaa:	4b5f      	ldr	r3, [pc, #380]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002aac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002aae:	4a5e      	ldr	r2, [pc, #376]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002ab0:	f043 0304 	orr.w	r3, r3, #4
 8002ab4:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ab6:	4b5c      	ldr	r3, [pc, #368]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002ab8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002aba:	4a5b      	ldr	r2, [pc, #364]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002abc:	f043 0301 	orr.w	r3, r3, #1
 8002ac0:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ac2:	e00b      	b.n	8002adc <HAL_RCC_OscConfig+0x324>
 8002ac4:	4b58      	ldr	r3, [pc, #352]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002ac6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ac8:	4a57      	ldr	r2, [pc, #348]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002aca:	f023 0301 	bic.w	r3, r3, #1
 8002ace:	6713      	str	r3, [r2, #112]	@ 0x70
 8002ad0:	4b55      	ldr	r3, [pc, #340]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002ad2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ad4:	4a54      	ldr	r2, [pc, #336]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002ad6:	f023 0304 	bic.w	r3, r3, #4
 8002ada:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	689b      	ldr	r3, [r3, #8]
 8002ae0:	2b00      	cmp	r3, #0
 8002ae2:	d015      	beq.n	8002b10 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ae4:	f7ff fda6 	bl	8002634 <HAL_GetTick>
 8002ae8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002aea:	e00a      	b.n	8002b02 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002aec:	f7ff fda2 	bl	8002634 <HAL_GetTick>
 8002af0:	4602      	mov	r2, r0
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	1ad3      	subs	r3, r2, r3
 8002af6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d901      	bls.n	8002b02 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002afe:	2303      	movs	r3, #3
 8002b00:	e0cb      	b.n	8002c9a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b02:	4b49      	ldr	r3, [pc, #292]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002b04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b06:	f003 0302 	and.w	r3, r3, #2
 8002b0a:	2b00      	cmp	r3, #0
 8002b0c:	d0ee      	beq.n	8002aec <HAL_RCC_OscConfig+0x334>
 8002b0e:	e014      	b.n	8002b3a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b10:	f7ff fd90 	bl	8002634 <HAL_GetTick>
 8002b14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b16:	e00a      	b.n	8002b2e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002b18:	f7ff fd8c 	bl	8002634 <HAL_GetTick>
 8002b1c:	4602      	mov	r2, r0
 8002b1e:	693b      	ldr	r3, [r7, #16]
 8002b20:	1ad3      	subs	r3, r2, r3
 8002b22:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b26:	4293      	cmp	r3, r2
 8002b28:	d901      	bls.n	8002b2e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002b2a:	2303      	movs	r3, #3
 8002b2c:	e0b5      	b.n	8002c9a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002b2e:	4b3e      	ldr	r3, [pc, #248]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002b30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b32:	f003 0302 	and.w	r3, r3, #2
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d1ee      	bne.n	8002b18 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002b3a:	7dfb      	ldrb	r3, [r7, #23]
 8002b3c:	2b01      	cmp	r3, #1
 8002b3e:	d105      	bne.n	8002b4c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002b40:	4b39      	ldr	r3, [pc, #228]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002b42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b44:	4a38      	ldr	r2, [pc, #224]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002b46:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002b4a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	699b      	ldr	r3, [r3, #24]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	f000 80a1 	beq.w	8002c98 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002b56:	4b34      	ldr	r3, [pc, #208]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002b58:	689b      	ldr	r3, [r3, #8]
 8002b5a:	f003 030c 	and.w	r3, r3, #12
 8002b5e:	2b08      	cmp	r3, #8
 8002b60:	d05c      	beq.n	8002c1c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	699b      	ldr	r3, [r3, #24]
 8002b66:	2b02      	cmp	r3, #2
 8002b68:	d141      	bne.n	8002bee <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002b6a:	4b31      	ldr	r3, [pc, #196]	@ (8002c30 <HAL_RCC_OscConfig+0x478>)
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002b70:	f7ff fd60 	bl	8002634 <HAL_GetTick>
 8002b74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b76:	e008      	b.n	8002b8a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002b78:	f7ff fd5c 	bl	8002634 <HAL_GetTick>
 8002b7c:	4602      	mov	r2, r0
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	1ad3      	subs	r3, r2, r3
 8002b82:	2b02      	cmp	r3, #2
 8002b84:	d901      	bls.n	8002b8a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002b86:	2303      	movs	r3, #3
 8002b88:	e087      	b.n	8002c9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002b8a:	4b27      	ldr	r3, [pc, #156]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d1f0      	bne.n	8002b78 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	69da      	ldr	r2, [r3, #28]
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6a1b      	ldr	r3, [r3, #32]
 8002b9e:	431a      	orrs	r2, r3
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ba4:	019b      	lsls	r3, r3, #6
 8002ba6:	431a      	orrs	r2, r3
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002bac:	085b      	lsrs	r3, r3, #1
 8002bae:	3b01      	subs	r3, #1
 8002bb0:	041b      	lsls	r3, r3, #16
 8002bb2:	431a      	orrs	r2, r3
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002bb8:	061b      	lsls	r3, r3, #24
 8002bba:	491b      	ldr	r1, [pc, #108]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002bbc:	4313      	orrs	r3, r2
 8002bbe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002bc0:	4b1b      	ldr	r3, [pc, #108]	@ (8002c30 <HAL_RCC_OscConfig+0x478>)
 8002bc2:	2201      	movs	r2, #1
 8002bc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bc6:	f7ff fd35 	bl	8002634 <HAL_GetTick>
 8002bca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002bcc:	e008      	b.n	8002be0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bce:	f7ff fd31 	bl	8002634 <HAL_GetTick>
 8002bd2:	4602      	mov	r2, r0
 8002bd4:	693b      	ldr	r3, [r7, #16]
 8002bd6:	1ad3      	subs	r3, r2, r3
 8002bd8:	2b02      	cmp	r3, #2
 8002bda:	d901      	bls.n	8002be0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002bdc:	2303      	movs	r3, #3
 8002bde:	e05c      	b.n	8002c9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002be0:	4b11      	ldr	r3, [pc, #68]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d0f0      	beq.n	8002bce <HAL_RCC_OscConfig+0x416>
 8002bec:	e054      	b.n	8002c98 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002bee:	4b10      	ldr	r3, [pc, #64]	@ (8002c30 <HAL_RCC_OscConfig+0x478>)
 8002bf0:	2200      	movs	r2, #0
 8002bf2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002bf4:	f7ff fd1e 	bl	8002634 <HAL_GetTick>
 8002bf8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002bfa:	e008      	b.n	8002c0e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002bfc:	f7ff fd1a 	bl	8002634 <HAL_GetTick>
 8002c00:	4602      	mov	r2, r0
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	2b02      	cmp	r3, #2
 8002c08:	d901      	bls.n	8002c0e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	e045      	b.n	8002c9a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002c0e:	4b06      	ldr	r3, [pc, #24]	@ (8002c28 <HAL_RCC_OscConfig+0x470>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d1f0      	bne.n	8002bfc <HAL_RCC_OscConfig+0x444>
 8002c1a:	e03d      	b.n	8002c98 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	699b      	ldr	r3, [r3, #24]
 8002c20:	2b01      	cmp	r3, #1
 8002c22:	d107      	bne.n	8002c34 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002c24:	2301      	movs	r3, #1
 8002c26:	e038      	b.n	8002c9a <HAL_RCC_OscConfig+0x4e2>
 8002c28:	40023800 	.word	0x40023800
 8002c2c:	40007000 	.word	0x40007000
 8002c30:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002c34:	4b1b      	ldr	r3, [pc, #108]	@ (8002ca4 <HAL_RCC_OscConfig+0x4ec>)
 8002c36:	685b      	ldr	r3, [r3, #4]
 8002c38:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	699b      	ldr	r3, [r3, #24]
 8002c3e:	2b01      	cmp	r3, #1
 8002c40:	d028      	beq.n	8002c94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002c4c:	429a      	cmp	r2, r3
 8002c4e:	d121      	bne.n	8002c94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002c5a:	429a      	cmp	r2, r3
 8002c5c:	d11a      	bne.n	8002c94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c5e:	68fa      	ldr	r2, [r7, #12]
 8002c60:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002c64:	4013      	ands	r3, r2
 8002c66:	687a      	ldr	r2, [r7, #4]
 8002c68:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002c6a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002c6c:	4293      	cmp	r3, r2
 8002c6e:	d111      	bne.n	8002c94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c7a:	085b      	lsrs	r3, r3, #1
 8002c7c:	3b01      	subs	r3, #1
 8002c7e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002c80:	429a      	cmp	r2, r3
 8002c82:	d107      	bne.n	8002c94 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c8e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002c90:	429a      	cmp	r2, r3
 8002c92:	d001      	beq.n	8002c98 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002c94:	2301      	movs	r3, #1
 8002c96:	e000      	b.n	8002c9a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002c98:	2300      	movs	r3, #0
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	3718      	adds	r7, #24
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bd80      	pop	{r7, pc}
 8002ca2:	bf00      	nop
 8002ca4:	40023800 	.word	0x40023800

08002ca8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b084      	sub	sp, #16
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
 8002cb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d101      	bne.n	8002cbc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002cb8:	2301      	movs	r3, #1
 8002cba:	e0cc      	b.n	8002e56 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002cbc:	4b68      	ldr	r3, [pc, #416]	@ (8002e60 <HAL_RCC_ClockConfig+0x1b8>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 0307 	and.w	r3, r3, #7
 8002cc4:	683a      	ldr	r2, [r7, #0]
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	d90c      	bls.n	8002ce4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002cca:	4b65      	ldr	r3, [pc, #404]	@ (8002e60 <HAL_RCC_ClockConfig+0x1b8>)
 8002ccc:	683a      	ldr	r2, [r7, #0]
 8002cce:	b2d2      	uxtb	r2, r2
 8002cd0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002cd2:	4b63      	ldr	r3, [pc, #396]	@ (8002e60 <HAL_RCC_ClockConfig+0x1b8>)
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f003 0307 	and.w	r3, r3, #7
 8002cda:	683a      	ldr	r2, [r7, #0]
 8002cdc:	429a      	cmp	r2, r3
 8002cde:	d001      	beq.n	8002ce4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002ce0:	2301      	movs	r3, #1
 8002ce2:	e0b8      	b.n	8002e56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	f003 0302 	and.w	r3, r3, #2
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d020      	beq.n	8002d32 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f003 0304 	and.w	r3, r3, #4
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d005      	beq.n	8002d08 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002cfc:	4b59      	ldr	r3, [pc, #356]	@ (8002e64 <HAL_RCC_ClockConfig+0x1bc>)
 8002cfe:	689b      	ldr	r3, [r3, #8]
 8002d00:	4a58      	ldr	r2, [pc, #352]	@ (8002e64 <HAL_RCC_ClockConfig+0x1bc>)
 8002d02:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002d06:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	681b      	ldr	r3, [r3, #0]
 8002d0c:	f003 0308 	and.w	r3, r3, #8
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d005      	beq.n	8002d20 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002d14:	4b53      	ldr	r3, [pc, #332]	@ (8002e64 <HAL_RCC_ClockConfig+0x1bc>)
 8002d16:	689b      	ldr	r3, [r3, #8]
 8002d18:	4a52      	ldr	r2, [pc, #328]	@ (8002e64 <HAL_RCC_ClockConfig+0x1bc>)
 8002d1a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002d1e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002d20:	4b50      	ldr	r3, [pc, #320]	@ (8002e64 <HAL_RCC_ClockConfig+0x1bc>)
 8002d22:	689b      	ldr	r3, [r3, #8]
 8002d24:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	689b      	ldr	r3, [r3, #8]
 8002d2c:	494d      	ldr	r1, [pc, #308]	@ (8002e64 <HAL_RCC_ClockConfig+0x1bc>)
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f003 0301 	and.w	r3, r3, #1
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d044      	beq.n	8002dc8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	685b      	ldr	r3, [r3, #4]
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d107      	bne.n	8002d56 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d46:	4b47      	ldr	r3, [pc, #284]	@ (8002e64 <HAL_RCC_ClockConfig+0x1bc>)
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d119      	bne.n	8002d86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d52:	2301      	movs	r3, #1
 8002d54:	e07f      	b.n	8002e56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	2b02      	cmp	r3, #2
 8002d5c:	d003      	beq.n	8002d66 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002d62:	2b03      	cmp	r3, #3
 8002d64:	d107      	bne.n	8002d76 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002d66:	4b3f      	ldr	r3, [pc, #252]	@ (8002e64 <HAL_RCC_ClockConfig+0x1bc>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d109      	bne.n	8002d86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d72:	2301      	movs	r3, #1
 8002d74:	e06f      	b.n	8002e56 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d76:	4b3b      	ldr	r3, [pc, #236]	@ (8002e64 <HAL_RCC_ClockConfig+0x1bc>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f003 0302 	and.w	r3, r3, #2
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d101      	bne.n	8002d86 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002d82:	2301      	movs	r3, #1
 8002d84:	e067      	b.n	8002e56 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002d86:	4b37      	ldr	r3, [pc, #220]	@ (8002e64 <HAL_RCC_ClockConfig+0x1bc>)
 8002d88:	689b      	ldr	r3, [r3, #8]
 8002d8a:	f023 0203 	bic.w	r2, r3, #3
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	685b      	ldr	r3, [r3, #4]
 8002d92:	4934      	ldr	r1, [pc, #208]	@ (8002e64 <HAL_RCC_ClockConfig+0x1bc>)
 8002d94:	4313      	orrs	r3, r2
 8002d96:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002d98:	f7ff fc4c 	bl	8002634 <HAL_GetTick>
 8002d9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002d9e:	e00a      	b.n	8002db6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002da0:	f7ff fc48 	bl	8002634 <HAL_GetTick>
 8002da4:	4602      	mov	r2, r0
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	1ad3      	subs	r3, r2, r3
 8002daa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d901      	bls.n	8002db6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002db2:	2303      	movs	r3, #3
 8002db4:	e04f      	b.n	8002e56 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002db6:	4b2b      	ldr	r3, [pc, #172]	@ (8002e64 <HAL_RCC_ClockConfig+0x1bc>)
 8002db8:	689b      	ldr	r3, [r3, #8]
 8002dba:	f003 020c 	and.w	r2, r3, #12
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	009b      	lsls	r3, r3, #2
 8002dc4:	429a      	cmp	r2, r3
 8002dc6:	d1eb      	bne.n	8002da0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002dc8:	4b25      	ldr	r3, [pc, #148]	@ (8002e60 <HAL_RCC_ClockConfig+0x1b8>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f003 0307 	and.w	r3, r3, #7
 8002dd0:	683a      	ldr	r2, [r7, #0]
 8002dd2:	429a      	cmp	r2, r3
 8002dd4:	d20c      	bcs.n	8002df0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002dd6:	4b22      	ldr	r3, [pc, #136]	@ (8002e60 <HAL_RCC_ClockConfig+0x1b8>)
 8002dd8:	683a      	ldr	r2, [r7, #0]
 8002dda:	b2d2      	uxtb	r2, r2
 8002ddc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002dde:	4b20      	ldr	r3, [pc, #128]	@ (8002e60 <HAL_RCC_ClockConfig+0x1b8>)
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f003 0307 	and.w	r3, r3, #7
 8002de6:	683a      	ldr	r2, [r7, #0]
 8002de8:	429a      	cmp	r2, r3
 8002dea:	d001      	beq.n	8002df0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002dec:	2301      	movs	r3, #1
 8002dee:	e032      	b.n	8002e56 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f003 0304 	and.w	r3, r3, #4
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	d008      	beq.n	8002e0e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002dfc:	4b19      	ldr	r3, [pc, #100]	@ (8002e64 <HAL_RCC_ClockConfig+0x1bc>)
 8002dfe:	689b      	ldr	r3, [r3, #8]
 8002e00:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	68db      	ldr	r3, [r3, #12]
 8002e08:	4916      	ldr	r1, [pc, #88]	@ (8002e64 <HAL_RCC_ClockConfig+0x1bc>)
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	f003 0308 	and.w	r3, r3, #8
 8002e16:	2b00      	cmp	r3, #0
 8002e18:	d009      	beq.n	8002e2e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002e1a:	4b12      	ldr	r3, [pc, #72]	@ (8002e64 <HAL_RCC_ClockConfig+0x1bc>)
 8002e1c:	689b      	ldr	r3, [r3, #8]
 8002e1e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	691b      	ldr	r3, [r3, #16]
 8002e26:	00db      	lsls	r3, r3, #3
 8002e28:	490e      	ldr	r1, [pc, #56]	@ (8002e64 <HAL_RCC_ClockConfig+0x1bc>)
 8002e2a:	4313      	orrs	r3, r2
 8002e2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002e2e:	f000 f821 	bl	8002e74 <HAL_RCC_GetSysClockFreq>
 8002e32:	4602      	mov	r2, r0
 8002e34:	4b0b      	ldr	r3, [pc, #44]	@ (8002e64 <HAL_RCC_ClockConfig+0x1bc>)
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	091b      	lsrs	r3, r3, #4
 8002e3a:	f003 030f 	and.w	r3, r3, #15
 8002e3e:	490a      	ldr	r1, [pc, #40]	@ (8002e68 <HAL_RCC_ClockConfig+0x1c0>)
 8002e40:	5ccb      	ldrb	r3, [r1, r3]
 8002e42:	fa22 f303 	lsr.w	r3, r2, r3
 8002e46:	4a09      	ldr	r2, [pc, #36]	@ (8002e6c <HAL_RCC_ClockConfig+0x1c4>)
 8002e48:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002e4a:	4b09      	ldr	r3, [pc, #36]	@ (8002e70 <HAL_RCC_ClockConfig+0x1c8>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	4618      	mov	r0, r3
 8002e50:	f7ff fbac 	bl	80025ac <HAL_InitTick>

  return HAL_OK;
 8002e54:	2300      	movs	r3, #0
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3710      	adds	r7, #16
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}
 8002e5e:	bf00      	nop
 8002e60:	40023c00 	.word	0x40023c00
 8002e64:	40023800 	.word	0x40023800
 8002e68:	080068ac 	.word	0x080068ac
 8002e6c:	2000000c 	.word	0x2000000c
 8002e70:	20000010 	.word	0x20000010

08002e74 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002e74:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e78:	b094      	sub	sp, #80	@ 0x50
 8002e7a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002e80:	2300      	movs	r3, #0
 8002e82:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002e84:	2300      	movs	r3, #0
 8002e86:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002e8c:	4b79      	ldr	r3, [pc, #484]	@ (8003074 <HAL_RCC_GetSysClockFreq+0x200>)
 8002e8e:	689b      	ldr	r3, [r3, #8]
 8002e90:	f003 030c 	and.w	r3, r3, #12
 8002e94:	2b08      	cmp	r3, #8
 8002e96:	d00d      	beq.n	8002eb4 <HAL_RCC_GetSysClockFreq+0x40>
 8002e98:	2b08      	cmp	r3, #8
 8002e9a:	f200 80e1 	bhi.w	8003060 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d002      	beq.n	8002ea8 <HAL_RCC_GetSysClockFreq+0x34>
 8002ea2:	2b04      	cmp	r3, #4
 8002ea4:	d003      	beq.n	8002eae <HAL_RCC_GetSysClockFreq+0x3a>
 8002ea6:	e0db      	b.n	8003060 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002ea8:	4b73      	ldr	r3, [pc, #460]	@ (8003078 <HAL_RCC_GetSysClockFreq+0x204>)
 8002eaa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002eac:	e0db      	b.n	8003066 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002eae:	4b73      	ldr	r3, [pc, #460]	@ (800307c <HAL_RCC_GetSysClockFreq+0x208>)
 8002eb0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002eb2:	e0d8      	b.n	8003066 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002eb4:	4b6f      	ldr	r3, [pc, #444]	@ (8003074 <HAL_RCC_GetSysClockFreq+0x200>)
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002ebc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002ebe:	4b6d      	ldr	r3, [pc, #436]	@ (8003074 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ec0:	685b      	ldr	r3, [r3, #4]
 8002ec2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ec6:	2b00      	cmp	r3, #0
 8002ec8:	d063      	beq.n	8002f92 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002eca:	4b6a      	ldr	r3, [pc, #424]	@ (8003074 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ecc:	685b      	ldr	r3, [r3, #4]
 8002ece:	099b      	lsrs	r3, r3, #6
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002ed4:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002ed6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002ed8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002edc:	633b      	str	r3, [r7, #48]	@ 0x30
 8002ede:	2300      	movs	r3, #0
 8002ee0:	637b      	str	r3, [r7, #52]	@ 0x34
 8002ee2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002ee6:	4622      	mov	r2, r4
 8002ee8:	462b      	mov	r3, r5
 8002eea:	f04f 0000 	mov.w	r0, #0
 8002eee:	f04f 0100 	mov.w	r1, #0
 8002ef2:	0159      	lsls	r1, r3, #5
 8002ef4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ef8:	0150      	lsls	r0, r2, #5
 8002efa:	4602      	mov	r2, r0
 8002efc:	460b      	mov	r3, r1
 8002efe:	4621      	mov	r1, r4
 8002f00:	1a51      	subs	r1, r2, r1
 8002f02:	6139      	str	r1, [r7, #16]
 8002f04:	4629      	mov	r1, r5
 8002f06:	eb63 0301 	sbc.w	r3, r3, r1
 8002f0a:	617b      	str	r3, [r7, #20]
 8002f0c:	f04f 0200 	mov.w	r2, #0
 8002f10:	f04f 0300 	mov.w	r3, #0
 8002f14:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002f18:	4659      	mov	r1, fp
 8002f1a:	018b      	lsls	r3, r1, #6
 8002f1c:	4651      	mov	r1, sl
 8002f1e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002f22:	4651      	mov	r1, sl
 8002f24:	018a      	lsls	r2, r1, #6
 8002f26:	4651      	mov	r1, sl
 8002f28:	ebb2 0801 	subs.w	r8, r2, r1
 8002f2c:	4659      	mov	r1, fp
 8002f2e:	eb63 0901 	sbc.w	r9, r3, r1
 8002f32:	f04f 0200 	mov.w	r2, #0
 8002f36:	f04f 0300 	mov.w	r3, #0
 8002f3a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f3e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f42:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f46:	4690      	mov	r8, r2
 8002f48:	4699      	mov	r9, r3
 8002f4a:	4623      	mov	r3, r4
 8002f4c:	eb18 0303 	adds.w	r3, r8, r3
 8002f50:	60bb      	str	r3, [r7, #8]
 8002f52:	462b      	mov	r3, r5
 8002f54:	eb49 0303 	adc.w	r3, r9, r3
 8002f58:	60fb      	str	r3, [r7, #12]
 8002f5a:	f04f 0200 	mov.w	r2, #0
 8002f5e:	f04f 0300 	mov.w	r3, #0
 8002f62:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002f66:	4629      	mov	r1, r5
 8002f68:	024b      	lsls	r3, r1, #9
 8002f6a:	4621      	mov	r1, r4
 8002f6c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002f70:	4621      	mov	r1, r4
 8002f72:	024a      	lsls	r2, r1, #9
 8002f74:	4610      	mov	r0, r2
 8002f76:	4619      	mov	r1, r3
 8002f78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002f7a:	2200      	movs	r2, #0
 8002f7c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002f7e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002f80:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002f84:	f7fd fe18 	bl	8000bb8 <__aeabi_uldivmod>
 8002f88:	4602      	mov	r2, r0
 8002f8a:	460b      	mov	r3, r1
 8002f8c:	4613      	mov	r3, r2
 8002f8e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002f90:	e058      	b.n	8003044 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002f92:	4b38      	ldr	r3, [pc, #224]	@ (8003074 <HAL_RCC_GetSysClockFreq+0x200>)
 8002f94:	685b      	ldr	r3, [r3, #4]
 8002f96:	099b      	lsrs	r3, r3, #6
 8002f98:	2200      	movs	r2, #0
 8002f9a:	4618      	mov	r0, r3
 8002f9c:	4611      	mov	r1, r2
 8002f9e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002fa2:	623b      	str	r3, [r7, #32]
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	627b      	str	r3, [r7, #36]	@ 0x24
 8002fa8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002fac:	4642      	mov	r2, r8
 8002fae:	464b      	mov	r3, r9
 8002fb0:	f04f 0000 	mov.w	r0, #0
 8002fb4:	f04f 0100 	mov.w	r1, #0
 8002fb8:	0159      	lsls	r1, r3, #5
 8002fba:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002fbe:	0150      	lsls	r0, r2, #5
 8002fc0:	4602      	mov	r2, r0
 8002fc2:	460b      	mov	r3, r1
 8002fc4:	4641      	mov	r1, r8
 8002fc6:	ebb2 0a01 	subs.w	sl, r2, r1
 8002fca:	4649      	mov	r1, r9
 8002fcc:	eb63 0b01 	sbc.w	fp, r3, r1
 8002fd0:	f04f 0200 	mov.w	r2, #0
 8002fd4:	f04f 0300 	mov.w	r3, #0
 8002fd8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002fdc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002fe0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002fe4:	ebb2 040a 	subs.w	r4, r2, sl
 8002fe8:	eb63 050b 	sbc.w	r5, r3, fp
 8002fec:	f04f 0200 	mov.w	r2, #0
 8002ff0:	f04f 0300 	mov.w	r3, #0
 8002ff4:	00eb      	lsls	r3, r5, #3
 8002ff6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002ffa:	00e2      	lsls	r2, r4, #3
 8002ffc:	4614      	mov	r4, r2
 8002ffe:	461d      	mov	r5, r3
 8003000:	4643      	mov	r3, r8
 8003002:	18e3      	adds	r3, r4, r3
 8003004:	603b      	str	r3, [r7, #0]
 8003006:	464b      	mov	r3, r9
 8003008:	eb45 0303 	adc.w	r3, r5, r3
 800300c:	607b      	str	r3, [r7, #4]
 800300e:	f04f 0200 	mov.w	r2, #0
 8003012:	f04f 0300 	mov.w	r3, #0
 8003016:	e9d7 4500 	ldrd	r4, r5, [r7]
 800301a:	4629      	mov	r1, r5
 800301c:	028b      	lsls	r3, r1, #10
 800301e:	4621      	mov	r1, r4
 8003020:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003024:	4621      	mov	r1, r4
 8003026:	028a      	lsls	r2, r1, #10
 8003028:	4610      	mov	r0, r2
 800302a:	4619      	mov	r1, r3
 800302c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800302e:	2200      	movs	r2, #0
 8003030:	61bb      	str	r3, [r7, #24]
 8003032:	61fa      	str	r2, [r7, #28]
 8003034:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003038:	f7fd fdbe 	bl	8000bb8 <__aeabi_uldivmod>
 800303c:	4602      	mov	r2, r0
 800303e:	460b      	mov	r3, r1
 8003040:	4613      	mov	r3, r2
 8003042:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003044:	4b0b      	ldr	r3, [pc, #44]	@ (8003074 <HAL_RCC_GetSysClockFreq+0x200>)
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	0c1b      	lsrs	r3, r3, #16
 800304a:	f003 0303 	and.w	r3, r3, #3
 800304e:	3301      	adds	r3, #1
 8003050:	005b      	lsls	r3, r3, #1
 8003052:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003054:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003056:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003058:	fbb2 f3f3 	udiv	r3, r2, r3
 800305c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800305e:	e002      	b.n	8003066 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003060:	4b05      	ldr	r3, [pc, #20]	@ (8003078 <HAL_RCC_GetSysClockFreq+0x204>)
 8003062:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003064:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003066:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003068:	4618      	mov	r0, r3
 800306a:	3750      	adds	r7, #80	@ 0x50
 800306c:	46bd      	mov	sp, r7
 800306e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003072:	bf00      	nop
 8003074:	40023800 	.word	0x40023800
 8003078:	00f42400 	.word	0x00f42400
 800307c:	007a1200 	.word	0x007a1200

08003080 <__cvt>:
 8003080:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003084:	ec57 6b10 	vmov	r6, r7, d0
 8003088:	2f00      	cmp	r7, #0
 800308a:	460c      	mov	r4, r1
 800308c:	4619      	mov	r1, r3
 800308e:	463b      	mov	r3, r7
 8003090:	bfbb      	ittet	lt
 8003092:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8003096:	461f      	movlt	r7, r3
 8003098:	2300      	movge	r3, #0
 800309a:	232d      	movlt	r3, #45	@ 0x2d
 800309c:	700b      	strb	r3, [r1, #0]
 800309e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80030a0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 80030a4:	4691      	mov	r9, r2
 80030a6:	f023 0820 	bic.w	r8, r3, #32
 80030aa:	bfbc      	itt	lt
 80030ac:	4632      	movlt	r2, r6
 80030ae:	4616      	movlt	r6, r2
 80030b0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80030b4:	d005      	beq.n	80030c2 <__cvt+0x42>
 80030b6:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80030ba:	d100      	bne.n	80030be <__cvt+0x3e>
 80030bc:	3401      	adds	r4, #1
 80030be:	2102      	movs	r1, #2
 80030c0:	e000      	b.n	80030c4 <__cvt+0x44>
 80030c2:	2103      	movs	r1, #3
 80030c4:	ab03      	add	r3, sp, #12
 80030c6:	9301      	str	r3, [sp, #4]
 80030c8:	ab02      	add	r3, sp, #8
 80030ca:	9300      	str	r3, [sp, #0]
 80030cc:	ec47 6b10 	vmov	d0, r6, r7
 80030d0:	4653      	mov	r3, sl
 80030d2:	4622      	mov	r2, r4
 80030d4:	f000 fe70 	bl	8003db8 <_dtoa_r>
 80030d8:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80030dc:	4605      	mov	r5, r0
 80030de:	d119      	bne.n	8003114 <__cvt+0x94>
 80030e0:	f019 0f01 	tst.w	r9, #1
 80030e4:	d00e      	beq.n	8003104 <__cvt+0x84>
 80030e6:	eb00 0904 	add.w	r9, r0, r4
 80030ea:	2200      	movs	r2, #0
 80030ec:	2300      	movs	r3, #0
 80030ee:	4630      	mov	r0, r6
 80030f0:	4639      	mov	r1, r7
 80030f2:	f7fd fcf1 	bl	8000ad8 <__aeabi_dcmpeq>
 80030f6:	b108      	cbz	r0, 80030fc <__cvt+0x7c>
 80030f8:	f8cd 900c 	str.w	r9, [sp, #12]
 80030fc:	2230      	movs	r2, #48	@ 0x30
 80030fe:	9b03      	ldr	r3, [sp, #12]
 8003100:	454b      	cmp	r3, r9
 8003102:	d31e      	bcc.n	8003142 <__cvt+0xc2>
 8003104:	9b03      	ldr	r3, [sp, #12]
 8003106:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8003108:	1b5b      	subs	r3, r3, r5
 800310a:	4628      	mov	r0, r5
 800310c:	6013      	str	r3, [r2, #0]
 800310e:	b004      	add	sp, #16
 8003110:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003114:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8003118:	eb00 0904 	add.w	r9, r0, r4
 800311c:	d1e5      	bne.n	80030ea <__cvt+0x6a>
 800311e:	7803      	ldrb	r3, [r0, #0]
 8003120:	2b30      	cmp	r3, #48	@ 0x30
 8003122:	d10a      	bne.n	800313a <__cvt+0xba>
 8003124:	2200      	movs	r2, #0
 8003126:	2300      	movs	r3, #0
 8003128:	4630      	mov	r0, r6
 800312a:	4639      	mov	r1, r7
 800312c:	f7fd fcd4 	bl	8000ad8 <__aeabi_dcmpeq>
 8003130:	b918      	cbnz	r0, 800313a <__cvt+0xba>
 8003132:	f1c4 0401 	rsb	r4, r4, #1
 8003136:	f8ca 4000 	str.w	r4, [sl]
 800313a:	f8da 3000 	ldr.w	r3, [sl]
 800313e:	4499      	add	r9, r3
 8003140:	e7d3      	b.n	80030ea <__cvt+0x6a>
 8003142:	1c59      	adds	r1, r3, #1
 8003144:	9103      	str	r1, [sp, #12]
 8003146:	701a      	strb	r2, [r3, #0]
 8003148:	e7d9      	b.n	80030fe <__cvt+0x7e>

0800314a <__exponent>:
 800314a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800314c:	2900      	cmp	r1, #0
 800314e:	bfba      	itte	lt
 8003150:	4249      	neglt	r1, r1
 8003152:	232d      	movlt	r3, #45	@ 0x2d
 8003154:	232b      	movge	r3, #43	@ 0x2b
 8003156:	2909      	cmp	r1, #9
 8003158:	7002      	strb	r2, [r0, #0]
 800315a:	7043      	strb	r3, [r0, #1]
 800315c:	dd29      	ble.n	80031b2 <__exponent+0x68>
 800315e:	f10d 0307 	add.w	r3, sp, #7
 8003162:	461d      	mov	r5, r3
 8003164:	270a      	movs	r7, #10
 8003166:	461a      	mov	r2, r3
 8003168:	fbb1 f6f7 	udiv	r6, r1, r7
 800316c:	fb07 1416 	mls	r4, r7, r6, r1
 8003170:	3430      	adds	r4, #48	@ 0x30
 8003172:	f802 4c01 	strb.w	r4, [r2, #-1]
 8003176:	460c      	mov	r4, r1
 8003178:	2c63      	cmp	r4, #99	@ 0x63
 800317a:	f103 33ff 	add.w	r3, r3, #4294967295
 800317e:	4631      	mov	r1, r6
 8003180:	dcf1      	bgt.n	8003166 <__exponent+0x1c>
 8003182:	3130      	adds	r1, #48	@ 0x30
 8003184:	1e94      	subs	r4, r2, #2
 8003186:	f803 1c01 	strb.w	r1, [r3, #-1]
 800318a:	1c41      	adds	r1, r0, #1
 800318c:	4623      	mov	r3, r4
 800318e:	42ab      	cmp	r3, r5
 8003190:	d30a      	bcc.n	80031a8 <__exponent+0x5e>
 8003192:	f10d 0309 	add.w	r3, sp, #9
 8003196:	1a9b      	subs	r3, r3, r2
 8003198:	42ac      	cmp	r4, r5
 800319a:	bf88      	it	hi
 800319c:	2300      	movhi	r3, #0
 800319e:	3302      	adds	r3, #2
 80031a0:	4403      	add	r3, r0
 80031a2:	1a18      	subs	r0, r3, r0
 80031a4:	b003      	add	sp, #12
 80031a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80031a8:	f813 6b01 	ldrb.w	r6, [r3], #1
 80031ac:	f801 6f01 	strb.w	r6, [r1, #1]!
 80031b0:	e7ed      	b.n	800318e <__exponent+0x44>
 80031b2:	2330      	movs	r3, #48	@ 0x30
 80031b4:	3130      	adds	r1, #48	@ 0x30
 80031b6:	7083      	strb	r3, [r0, #2]
 80031b8:	70c1      	strb	r1, [r0, #3]
 80031ba:	1d03      	adds	r3, r0, #4
 80031bc:	e7f1      	b.n	80031a2 <__exponent+0x58>
	...

080031c0 <_printf_float>:
 80031c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80031c4:	b08d      	sub	sp, #52	@ 0x34
 80031c6:	460c      	mov	r4, r1
 80031c8:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80031cc:	4616      	mov	r6, r2
 80031ce:	461f      	mov	r7, r3
 80031d0:	4605      	mov	r5, r0
 80031d2:	f000 fcef 	bl	8003bb4 <_localeconv_r>
 80031d6:	6803      	ldr	r3, [r0, #0]
 80031d8:	9304      	str	r3, [sp, #16]
 80031da:	4618      	mov	r0, r3
 80031dc:	f7fd f850 	bl	8000280 <strlen>
 80031e0:	2300      	movs	r3, #0
 80031e2:	930a      	str	r3, [sp, #40]	@ 0x28
 80031e4:	f8d8 3000 	ldr.w	r3, [r8]
 80031e8:	9005      	str	r0, [sp, #20]
 80031ea:	3307      	adds	r3, #7
 80031ec:	f023 0307 	bic.w	r3, r3, #7
 80031f0:	f103 0208 	add.w	r2, r3, #8
 80031f4:	f894 a018 	ldrb.w	sl, [r4, #24]
 80031f8:	f8d4 b000 	ldr.w	fp, [r4]
 80031fc:	f8c8 2000 	str.w	r2, [r8]
 8003200:	e9d3 8900 	ldrd	r8, r9, [r3]
 8003204:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8003208:	9307      	str	r3, [sp, #28]
 800320a:	f8cd 8018 	str.w	r8, [sp, #24]
 800320e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8003212:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003216:	4b9c      	ldr	r3, [pc, #624]	@ (8003488 <_printf_float+0x2c8>)
 8003218:	f04f 32ff 	mov.w	r2, #4294967295
 800321c:	f7fd fc8e 	bl	8000b3c <__aeabi_dcmpun>
 8003220:	bb70      	cbnz	r0, 8003280 <_printf_float+0xc0>
 8003222:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8003226:	4b98      	ldr	r3, [pc, #608]	@ (8003488 <_printf_float+0x2c8>)
 8003228:	f04f 32ff 	mov.w	r2, #4294967295
 800322c:	f7fd fc68 	bl	8000b00 <__aeabi_dcmple>
 8003230:	bb30      	cbnz	r0, 8003280 <_printf_float+0xc0>
 8003232:	2200      	movs	r2, #0
 8003234:	2300      	movs	r3, #0
 8003236:	4640      	mov	r0, r8
 8003238:	4649      	mov	r1, r9
 800323a:	f7fd fc57 	bl	8000aec <__aeabi_dcmplt>
 800323e:	b110      	cbz	r0, 8003246 <_printf_float+0x86>
 8003240:	232d      	movs	r3, #45	@ 0x2d
 8003242:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003246:	4a91      	ldr	r2, [pc, #580]	@ (800348c <_printf_float+0x2cc>)
 8003248:	4b91      	ldr	r3, [pc, #580]	@ (8003490 <_printf_float+0x2d0>)
 800324a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800324e:	bf94      	ite	ls
 8003250:	4690      	movls	r8, r2
 8003252:	4698      	movhi	r8, r3
 8003254:	2303      	movs	r3, #3
 8003256:	6123      	str	r3, [r4, #16]
 8003258:	f02b 0304 	bic.w	r3, fp, #4
 800325c:	6023      	str	r3, [r4, #0]
 800325e:	f04f 0900 	mov.w	r9, #0
 8003262:	9700      	str	r7, [sp, #0]
 8003264:	4633      	mov	r3, r6
 8003266:	aa0b      	add	r2, sp, #44	@ 0x2c
 8003268:	4621      	mov	r1, r4
 800326a:	4628      	mov	r0, r5
 800326c:	f000 f9d2 	bl	8003614 <_printf_common>
 8003270:	3001      	adds	r0, #1
 8003272:	f040 808d 	bne.w	8003390 <_printf_float+0x1d0>
 8003276:	f04f 30ff 	mov.w	r0, #4294967295
 800327a:	b00d      	add	sp, #52	@ 0x34
 800327c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003280:	4642      	mov	r2, r8
 8003282:	464b      	mov	r3, r9
 8003284:	4640      	mov	r0, r8
 8003286:	4649      	mov	r1, r9
 8003288:	f7fd fc58 	bl	8000b3c <__aeabi_dcmpun>
 800328c:	b140      	cbz	r0, 80032a0 <_printf_float+0xe0>
 800328e:	464b      	mov	r3, r9
 8003290:	2b00      	cmp	r3, #0
 8003292:	bfbc      	itt	lt
 8003294:	232d      	movlt	r3, #45	@ 0x2d
 8003296:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800329a:	4a7e      	ldr	r2, [pc, #504]	@ (8003494 <_printf_float+0x2d4>)
 800329c:	4b7e      	ldr	r3, [pc, #504]	@ (8003498 <_printf_float+0x2d8>)
 800329e:	e7d4      	b.n	800324a <_printf_float+0x8a>
 80032a0:	6863      	ldr	r3, [r4, #4]
 80032a2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80032a6:	9206      	str	r2, [sp, #24]
 80032a8:	1c5a      	adds	r2, r3, #1
 80032aa:	d13b      	bne.n	8003324 <_printf_float+0x164>
 80032ac:	2306      	movs	r3, #6
 80032ae:	6063      	str	r3, [r4, #4]
 80032b0:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 80032b4:	2300      	movs	r3, #0
 80032b6:	6022      	str	r2, [r4, #0]
 80032b8:	9303      	str	r3, [sp, #12]
 80032ba:	ab0a      	add	r3, sp, #40	@ 0x28
 80032bc:	e9cd a301 	strd	sl, r3, [sp, #4]
 80032c0:	ab09      	add	r3, sp, #36	@ 0x24
 80032c2:	9300      	str	r3, [sp, #0]
 80032c4:	6861      	ldr	r1, [r4, #4]
 80032c6:	ec49 8b10 	vmov	d0, r8, r9
 80032ca:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80032ce:	4628      	mov	r0, r5
 80032d0:	f7ff fed6 	bl	8003080 <__cvt>
 80032d4:	9b06      	ldr	r3, [sp, #24]
 80032d6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80032d8:	2b47      	cmp	r3, #71	@ 0x47
 80032da:	4680      	mov	r8, r0
 80032dc:	d129      	bne.n	8003332 <_printf_float+0x172>
 80032de:	1cc8      	adds	r0, r1, #3
 80032e0:	db02      	blt.n	80032e8 <_printf_float+0x128>
 80032e2:	6863      	ldr	r3, [r4, #4]
 80032e4:	4299      	cmp	r1, r3
 80032e6:	dd41      	ble.n	800336c <_printf_float+0x1ac>
 80032e8:	f1aa 0a02 	sub.w	sl, sl, #2
 80032ec:	fa5f fa8a 	uxtb.w	sl, sl
 80032f0:	3901      	subs	r1, #1
 80032f2:	4652      	mov	r2, sl
 80032f4:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80032f8:	9109      	str	r1, [sp, #36]	@ 0x24
 80032fa:	f7ff ff26 	bl	800314a <__exponent>
 80032fe:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8003300:	1813      	adds	r3, r2, r0
 8003302:	2a01      	cmp	r2, #1
 8003304:	4681      	mov	r9, r0
 8003306:	6123      	str	r3, [r4, #16]
 8003308:	dc02      	bgt.n	8003310 <_printf_float+0x150>
 800330a:	6822      	ldr	r2, [r4, #0]
 800330c:	07d2      	lsls	r2, r2, #31
 800330e:	d501      	bpl.n	8003314 <_printf_float+0x154>
 8003310:	3301      	adds	r3, #1
 8003312:	6123      	str	r3, [r4, #16]
 8003314:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8003318:	2b00      	cmp	r3, #0
 800331a:	d0a2      	beq.n	8003262 <_printf_float+0xa2>
 800331c:	232d      	movs	r3, #45	@ 0x2d
 800331e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003322:	e79e      	b.n	8003262 <_printf_float+0xa2>
 8003324:	9a06      	ldr	r2, [sp, #24]
 8003326:	2a47      	cmp	r2, #71	@ 0x47
 8003328:	d1c2      	bne.n	80032b0 <_printf_float+0xf0>
 800332a:	2b00      	cmp	r3, #0
 800332c:	d1c0      	bne.n	80032b0 <_printf_float+0xf0>
 800332e:	2301      	movs	r3, #1
 8003330:	e7bd      	b.n	80032ae <_printf_float+0xee>
 8003332:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8003336:	d9db      	bls.n	80032f0 <_printf_float+0x130>
 8003338:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800333c:	d118      	bne.n	8003370 <_printf_float+0x1b0>
 800333e:	2900      	cmp	r1, #0
 8003340:	6863      	ldr	r3, [r4, #4]
 8003342:	dd0b      	ble.n	800335c <_printf_float+0x19c>
 8003344:	6121      	str	r1, [r4, #16]
 8003346:	b913      	cbnz	r3, 800334e <_printf_float+0x18e>
 8003348:	6822      	ldr	r2, [r4, #0]
 800334a:	07d0      	lsls	r0, r2, #31
 800334c:	d502      	bpl.n	8003354 <_printf_float+0x194>
 800334e:	3301      	adds	r3, #1
 8003350:	440b      	add	r3, r1
 8003352:	6123      	str	r3, [r4, #16]
 8003354:	65a1      	str	r1, [r4, #88]	@ 0x58
 8003356:	f04f 0900 	mov.w	r9, #0
 800335a:	e7db      	b.n	8003314 <_printf_float+0x154>
 800335c:	b913      	cbnz	r3, 8003364 <_printf_float+0x1a4>
 800335e:	6822      	ldr	r2, [r4, #0]
 8003360:	07d2      	lsls	r2, r2, #31
 8003362:	d501      	bpl.n	8003368 <_printf_float+0x1a8>
 8003364:	3302      	adds	r3, #2
 8003366:	e7f4      	b.n	8003352 <_printf_float+0x192>
 8003368:	2301      	movs	r3, #1
 800336a:	e7f2      	b.n	8003352 <_printf_float+0x192>
 800336c:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8003370:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003372:	4299      	cmp	r1, r3
 8003374:	db05      	blt.n	8003382 <_printf_float+0x1c2>
 8003376:	6823      	ldr	r3, [r4, #0]
 8003378:	6121      	str	r1, [r4, #16]
 800337a:	07d8      	lsls	r0, r3, #31
 800337c:	d5ea      	bpl.n	8003354 <_printf_float+0x194>
 800337e:	1c4b      	adds	r3, r1, #1
 8003380:	e7e7      	b.n	8003352 <_printf_float+0x192>
 8003382:	2900      	cmp	r1, #0
 8003384:	bfd4      	ite	le
 8003386:	f1c1 0202 	rsble	r2, r1, #2
 800338a:	2201      	movgt	r2, #1
 800338c:	4413      	add	r3, r2
 800338e:	e7e0      	b.n	8003352 <_printf_float+0x192>
 8003390:	6823      	ldr	r3, [r4, #0]
 8003392:	055a      	lsls	r2, r3, #21
 8003394:	d407      	bmi.n	80033a6 <_printf_float+0x1e6>
 8003396:	6923      	ldr	r3, [r4, #16]
 8003398:	4642      	mov	r2, r8
 800339a:	4631      	mov	r1, r6
 800339c:	4628      	mov	r0, r5
 800339e:	47b8      	blx	r7
 80033a0:	3001      	adds	r0, #1
 80033a2:	d12b      	bne.n	80033fc <_printf_float+0x23c>
 80033a4:	e767      	b.n	8003276 <_printf_float+0xb6>
 80033a6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80033aa:	f240 80dd 	bls.w	8003568 <_printf_float+0x3a8>
 80033ae:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80033b2:	2200      	movs	r2, #0
 80033b4:	2300      	movs	r3, #0
 80033b6:	f7fd fb8f 	bl	8000ad8 <__aeabi_dcmpeq>
 80033ba:	2800      	cmp	r0, #0
 80033bc:	d033      	beq.n	8003426 <_printf_float+0x266>
 80033be:	4a37      	ldr	r2, [pc, #220]	@ (800349c <_printf_float+0x2dc>)
 80033c0:	2301      	movs	r3, #1
 80033c2:	4631      	mov	r1, r6
 80033c4:	4628      	mov	r0, r5
 80033c6:	47b8      	blx	r7
 80033c8:	3001      	adds	r0, #1
 80033ca:	f43f af54 	beq.w	8003276 <_printf_float+0xb6>
 80033ce:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80033d2:	4543      	cmp	r3, r8
 80033d4:	db02      	blt.n	80033dc <_printf_float+0x21c>
 80033d6:	6823      	ldr	r3, [r4, #0]
 80033d8:	07d8      	lsls	r0, r3, #31
 80033da:	d50f      	bpl.n	80033fc <_printf_float+0x23c>
 80033dc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80033e0:	4631      	mov	r1, r6
 80033e2:	4628      	mov	r0, r5
 80033e4:	47b8      	blx	r7
 80033e6:	3001      	adds	r0, #1
 80033e8:	f43f af45 	beq.w	8003276 <_printf_float+0xb6>
 80033ec:	f04f 0900 	mov.w	r9, #0
 80033f0:	f108 38ff 	add.w	r8, r8, #4294967295
 80033f4:	f104 0a1a 	add.w	sl, r4, #26
 80033f8:	45c8      	cmp	r8, r9
 80033fa:	dc09      	bgt.n	8003410 <_printf_float+0x250>
 80033fc:	6823      	ldr	r3, [r4, #0]
 80033fe:	079b      	lsls	r3, r3, #30
 8003400:	f100 8103 	bmi.w	800360a <_printf_float+0x44a>
 8003404:	68e0      	ldr	r0, [r4, #12]
 8003406:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003408:	4298      	cmp	r0, r3
 800340a:	bfb8      	it	lt
 800340c:	4618      	movlt	r0, r3
 800340e:	e734      	b.n	800327a <_printf_float+0xba>
 8003410:	2301      	movs	r3, #1
 8003412:	4652      	mov	r2, sl
 8003414:	4631      	mov	r1, r6
 8003416:	4628      	mov	r0, r5
 8003418:	47b8      	blx	r7
 800341a:	3001      	adds	r0, #1
 800341c:	f43f af2b 	beq.w	8003276 <_printf_float+0xb6>
 8003420:	f109 0901 	add.w	r9, r9, #1
 8003424:	e7e8      	b.n	80033f8 <_printf_float+0x238>
 8003426:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003428:	2b00      	cmp	r3, #0
 800342a:	dc39      	bgt.n	80034a0 <_printf_float+0x2e0>
 800342c:	4a1b      	ldr	r2, [pc, #108]	@ (800349c <_printf_float+0x2dc>)
 800342e:	2301      	movs	r3, #1
 8003430:	4631      	mov	r1, r6
 8003432:	4628      	mov	r0, r5
 8003434:	47b8      	blx	r7
 8003436:	3001      	adds	r0, #1
 8003438:	f43f af1d 	beq.w	8003276 <_printf_float+0xb6>
 800343c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8003440:	ea59 0303 	orrs.w	r3, r9, r3
 8003444:	d102      	bne.n	800344c <_printf_float+0x28c>
 8003446:	6823      	ldr	r3, [r4, #0]
 8003448:	07d9      	lsls	r1, r3, #31
 800344a:	d5d7      	bpl.n	80033fc <_printf_float+0x23c>
 800344c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8003450:	4631      	mov	r1, r6
 8003452:	4628      	mov	r0, r5
 8003454:	47b8      	blx	r7
 8003456:	3001      	adds	r0, #1
 8003458:	f43f af0d 	beq.w	8003276 <_printf_float+0xb6>
 800345c:	f04f 0a00 	mov.w	sl, #0
 8003460:	f104 0b1a 	add.w	fp, r4, #26
 8003464:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003466:	425b      	negs	r3, r3
 8003468:	4553      	cmp	r3, sl
 800346a:	dc01      	bgt.n	8003470 <_printf_float+0x2b0>
 800346c:	464b      	mov	r3, r9
 800346e:	e793      	b.n	8003398 <_printf_float+0x1d8>
 8003470:	2301      	movs	r3, #1
 8003472:	465a      	mov	r2, fp
 8003474:	4631      	mov	r1, r6
 8003476:	4628      	mov	r0, r5
 8003478:	47b8      	blx	r7
 800347a:	3001      	adds	r0, #1
 800347c:	f43f aefb 	beq.w	8003276 <_printf_float+0xb6>
 8003480:	f10a 0a01 	add.w	sl, sl, #1
 8003484:	e7ee      	b.n	8003464 <_printf_float+0x2a4>
 8003486:	bf00      	nop
 8003488:	7fefffff 	.word	0x7fefffff
 800348c:	080068bc 	.word	0x080068bc
 8003490:	080068c0 	.word	0x080068c0
 8003494:	080068c4 	.word	0x080068c4
 8003498:	080068c8 	.word	0x080068c8
 800349c:	080068cc 	.word	0x080068cc
 80034a0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80034a2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80034a6:	4553      	cmp	r3, sl
 80034a8:	bfa8      	it	ge
 80034aa:	4653      	movge	r3, sl
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	4699      	mov	r9, r3
 80034b0:	dc36      	bgt.n	8003520 <_printf_float+0x360>
 80034b2:	f04f 0b00 	mov.w	fp, #0
 80034b6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80034ba:	f104 021a 	add.w	r2, r4, #26
 80034be:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80034c0:	9306      	str	r3, [sp, #24]
 80034c2:	eba3 0309 	sub.w	r3, r3, r9
 80034c6:	455b      	cmp	r3, fp
 80034c8:	dc31      	bgt.n	800352e <_printf_float+0x36e>
 80034ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80034cc:	459a      	cmp	sl, r3
 80034ce:	dc3a      	bgt.n	8003546 <_printf_float+0x386>
 80034d0:	6823      	ldr	r3, [r4, #0]
 80034d2:	07da      	lsls	r2, r3, #31
 80034d4:	d437      	bmi.n	8003546 <_printf_float+0x386>
 80034d6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80034d8:	ebaa 0903 	sub.w	r9, sl, r3
 80034dc:	9b06      	ldr	r3, [sp, #24]
 80034de:	ebaa 0303 	sub.w	r3, sl, r3
 80034e2:	4599      	cmp	r9, r3
 80034e4:	bfa8      	it	ge
 80034e6:	4699      	movge	r9, r3
 80034e8:	f1b9 0f00 	cmp.w	r9, #0
 80034ec:	dc33      	bgt.n	8003556 <_printf_float+0x396>
 80034ee:	f04f 0800 	mov.w	r8, #0
 80034f2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80034f6:	f104 0b1a 	add.w	fp, r4, #26
 80034fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80034fc:	ebaa 0303 	sub.w	r3, sl, r3
 8003500:	eba3 0309 	sub.w	r3, r3, r9
 8003504:	4543      	cmp	r3, r8
 8003506:	f77f af79 	ble.w	80033fc <_printf_float+0x23c>
 800350a:	2301      	movs	r3, #1
 800350c:	465a      	mov	r2, fp
 800350e:	4631      	mov	r1, r6
 8003510:	4628      	mov	r0, r5
 8003512:	47b8      	blx	r7
 8003514:	3001      	adds	r0, #1
 8003516:	f43f aeae 	beq.w	8003276 <_printf_float+0xb6>
 800351a:	f108 0801 	add.w	r8, r8, #1
 800351e:	e7ec      	b.n	80034fa <_printf_float+0x33a>
 8003520:	4642      	mov	r2, r8
 8003522:	4631      	mov	r1, r6
 8003524:	4628      	mov	r0, r5
 8003526:	47b8      	blx	r7
 8003528:	3001      	adds	r0, #1
 800352a:	d1c2      	bne.n	80034b2 <_printf_float+0x2f2>
 800352c:	e6a3      	b.n	8003276 <_printf_float+0xb6>
 800352e:	2301      	movs	r3, #1
 8003530:	4631      	mov	r1, r6
 8003532:	4628      	mov	r0, r5
 8003534:	9206      	str	r2, [sp, #24]
 8003536:	47b8      	blx	r7
 8003538:	3001      	adds	r0, #1
 800353a:	f43f ae9c 	beq.w	8003276 <_printf_float+0xb6>
 800353e:	9a06      	ldr	r2, [sp, #24]
 8003540:	f10b 0b01 	add.w	fp, fp, #1
 8003544:	e7bb      	b.n	80034be <_printf_float+0x2fe>
 8003546:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800354a:	4631      	mov	r1, r6
 800354c:	4628      	mov	r0, r5
 800354e:	47b8      	blx	r7
 8003550:	3001      	adds	r0, #1
 8003552:	d1c0      	bne.n	80034d6 <_printf_float+0x316>
 8003554:	e68f      	b.n	8003276 <_printf_float+0xb6>
 8003556:	9a06      	ldr	r2, [sp, #24]
 8003558:	464b      	mov	r3, r9
 800355a:	4442      	add	r2, r8
 800355c:	4631      	mov	r1, r6
 800355e:	4628      	mov	r0, r5
 8003560:	47b8      	blx	r7
 8003562:	3001      	adds	r0, #1
 8003564:	d1c3      	bne.n	80034ee <_printf_float+0x32e>
 8003566:	e686      	b.n	8003276 <_printf_float+0xb6>
 8003568:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800356c:	f1ba 0f01 	cmp.w	sl, #1
 8003570:	dc01      	bgt.n	8003576 <_printf_float+0x3b6>
 8003572:	07db      	lsls	r3, r3, #31
 8003574:	d536      	bpl.n	80035e4 <_printf_float+0x424>
 8003576:	2301      	movs	r3, #1
 8003578:	4642      	mov	r2, r8
 800357a:	4631      	mov	r1, r6
 800357c:	4628      	mov	r0, r5
 800357e:	47b8      	blx	r7
 8003580:	3001      	adds	r0, #1
 8003582:	f43f ae78 	beq.w	8003276 <_printf_float+0xb6>
 8003586:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800358a:	4631      	mov	r1, r6
 800358c:	4628      	mov	r0, r5
 800358e:	47b8      	blx	r7
 8003590:	3001      	adds	r0, #1
 8003592:	f43f ae70 	beq.w	8003276 <_printf_float+0xb6>
 8003596:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800359a:	2200      	movs	r2, #0
 800359c:	2300      	movs	r3, #0
 800359e:	f10a 3aff 	add.w	sl, sl, #4294967295
 80035a2:	f7fd fa99 	bl	8000ad8 <__aeabi_dcmpeq>
 80035a6:	b9c0      	cbnz	r0, 80035da <_printf_float+0x41a>
 80035a8:	4653      	mov	r3, sl
 80035aa:	f108 0201 	add.w	r2, r8, #1
 80035ae:	4631      	mov	r1, r6
 80035b0:	4628      	mov	r0, r5
 80035b2:	47b8      	blx	r7
 80035b4:	3001      	adds	r0, #1
 80035b6:	d10c      	bne.n	80035d2 <_printf_float+0x412>
 80035b8:	e65d      	b.n	8003276 <_printf_float+0xb6>
 80035ba:	2301      	movs	r3, #1
 80035bc:	465a      	mov	r2, fp
 80035be:	4631      	mov	r1, r6
 80035c0:	4628      	mov	r0, r5
 80035c2:	47b8      	blx	r7
 80035c4:	3001      	adds	r0, #1
 80035c6:	f43f ae56 	beq.w	8003276 <_printf_float+0xb6>
 80035ca:	f108 0801 	add.w	r8, r8, #1
 80035ce:	45d0      	cmp	r8, sl
 80035d0:	dbf3      	blt.n	80035ba <_printf_float+0x3fa>
 80035d2:	464b      	mov	r3, r9
 80035d4:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 80035d8:	e6df      	b.n	800339a <_printf_float+0x1da>
 80035da:	f04f 0800 	mov.w	r8, #0
 80035de:	f104 0b1a 	add.w	fp, r4, #26
 80035e2:	e7f4      	b.n	80035ce <_printf_float+0x40e>
 80035e4:	2301      	movs	r3, #1
 80035e6:	4642      	mov	r2, r8
 80035e8:	e7e1      	b.n	80035ae <_printf_float+0x3ee>
 80035ea:	2301      	movs	r3, #1
 80035ec:	464a      	mov	r2, r9
 80035ee:	4631      	mov	r1, r6
 80035f0:	4628      	mov	r0, r5
 80035f2:	47b8      	blx	r7
 80035f4:	3001      	adds	r0, #1
 80035f6:	f43f ae3e 	beq.w	8003276 <_printf_float+0xb6>
 80035fa:	f108 0801 	add.w	r8, r8, #1
 80035fe:	68e3      	ldr	r3, [r4, #12]
 8003600:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8003602:	1a5b      	subs	r3, r3, r1
 8003604:	4543      	cmp	r3, r8
 8003606:	dcf0      	bgt.n	80035ea <_printf_float+0x42a>
 8003608:	e6fc      	b.n	8003404 <_printf_float+0x244>
 800360a:	f04f 0800 	mov.w	r8, #0
 800360e:	f104 0919 	add.w	r9, r4, #25
 8003612:	e7f4      	b.n	80035fe <_printf_float+0x43e>

08003614 <_printf_common>:
 8003614:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003618:	4616      	mov	r6, r2
 800361a:	4698      	mov	r8, r3
 800361c:	688a      	ldr	r2, [r1, #8]
 800361e:	690b      	ldr	r3, [r1, #16]
 8003620:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003624:	4293      	cmp	r3, r2
 8003626:	bfb8      	it	lt
 8003628:	4613      	movlt	r3, r2
 800362a:	6033      	str	r3, [r6, #0]
 800362c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8003630:	4607      	mov	r7, r0
 8003632:	460c      	mov	r4, r1
 8003634:	b10a      	cbz	r2, 800363a <_printf_common+0x26>
 8003636:	3301      	adds	r3, #1
 8003638:	6033      	str	r3, [r6, #0]
 800363a:	6823      	ldr	r3, [r4, #0]
 800363c:	0699      	lsls	r1, r3, #26
 800363e:	bf42      	ittt	mi
 8003640:	6833      	ldrmi	r3, [r6, #0]
 8003642:	3302      	addmi	r3, #2
 8003644:	6033      	strmi	r3, [r6, #0]
 8003646:	6825      	ldr	r5, [r4, #0]
 8003648:	f015 0506 	ands.w	r5, r5, #6
 800364c:	d106      	bne.n	800365c <_printf_common+0x48>
 800364e:	f104 0a19 	add.w	sl, r4, #25
 8003652:	68e3      	ldr	r3, [r4, #12]
 8003654:	6832      	ldr	r2, [r6, #0]
 8003656:	1a9b      	subs	r3, r3, r2
 8003658:	42ab      	cmp	r3, r5
 800365a:	dc26      	bgt.n	80036aa <_printf_common+0x96>
 800365c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8003660:	6822      	ldr	r2, [r4, #0]
 8003662:	3b00      	subs	r3, #0
 8003664:	bf18      	it	ne
 8003666:	2301      	movne	r3, #1
 8003668:	0692      	lsls	r2, r2, #26
 800366a:	d42b      	bmi.n	80036c4 <_printf_common+0xb0>
 800366c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8003670:	4641      	mov	r1, r8
 8003672:	4638      	mov	r0, r7
 8003674:	47c8      	blx	r9
 8003676:	3001      	adds	r0, #1
 8003678:	d01e      	beq.n	80036b8 <_printf_common+0xa4>
 800367a:	6823      	ldr	r3, [r4, #0]
 800367c:	6922      	ldr	r2, [r4, #16]
 800367e:	f003 0306 	and.w	r3, r3, #6
 8003682:	2b04      	cmp	r3, #4
 8003684:	bf02      	ittt	eq
 8003686:	68e5      	ldreq	r5, [r4, #12]
 8003688:	6833      	ldreq	r3, [r6, #0]
 800368a:	1aed      	subeq	r5, r5, r3
 800368c:	68a3      	ldr	r3, [r4, #8]
 800368e:	bf0c      	ite	eq
 8003690:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003694:	2500      	movne	r5, #0
 8003696:	4293      	cmp	r3, r2
 8003698:	bfc4      	itt	gt
 800369a:	1a9b      	subgt	r3, r3, r2
 800369c:	18ed      	addgt	r5, r5, r3
 800369e:	2600      	movs	r6, #0
 80036a0:	341a      	adds	r4, #26
 80036a2:	42b5      	cmp	r5, r6
 80036a4:	d11a      	bne.n	80036dc <_printf_common+0xc8>
 80036a6:	2000      	movs	r0, #0
 80036a8:	e008      	b.n	80036bc <_printf_common+0xa8>
 80036aa:	2301      	movs	r3, #1
 80036ac:	4652      	mov	r2, sl
 80036ae:	4641      	mov	r1, r8
 80036b0:	4638      	mov	r0, r7
 80036b2:	47c8      	blx	r9
 80036b4:	3001      	adds	r0, #1
 80036b6:	d103      	bne.n	80036c0 <_printf_common+0xac>
 80036b8:	f04f 30ff 	mov.w	r0, #4294967295
 80036bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80036c0:	3501      	adds	r5, #1
 80036c2:	e7c6      	b.n	8003652 <_printf_common+0x3e>
 80036c4:	18e1      	adds	r1, r4, r3
 80036c6:	1c5a      	adds	r2, r3, #1
 80036c8:	2030      	movs	r0, #48	@ 0x30
 80036ca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80036ce:	4422      	add	r2, r4
 80036d0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80036d4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80036d8:	3302      	adds	r3, #2
 80036da:	e7c7      	b.n	800366c <_printf_common+0x58>
 80036dc:	2301      	movs	r3, #1
 80036de:	4622      	mov	r2, r4
 80036e0:	4641      	mov	r1, r8
 80036e2:	4638      	mov	r0, r7
 80036e4:	47c8      	blx	r9
 80036e6:	3001      	adds	r0, #1
 80036e8:	d0e6      	beq.n	80036b8 <_printf_common+0xa4>
 80036ea:	3601      	adds	r6, #1
 80036ec:	e7d9      	b.n	80036a2 <_printf_common+0x8e>
	...

080036f0 <_printf_i>:
 80036f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80036f4:	7e0f      	ldrb	r7, [r1, #24]
 80036f6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80036f8:	2f78      	cmp	r7, #120	@ 0x78
 80036fa:	4691      	mov	r9, r2
 80036fc:	4680      	mov	r8, r0
 80036fe:	460c      	mov	r4, r1
 8003700:	469a      	mov	sl, r3
 8003702:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8003706:	d807      	bhi.n	8003718 <_printf_i+0x28>
 8003708:	2f62      	cmp	r7, #98	@ 0x62
 800370a:	d80a      	bhi.n	8003722 <_printf_i+0x32>
 800370c:	2f00      	cmp	r7, #0
 800370e:	f000 80d2 	beq.w	80038b6 <_printf_i+0x1c6>
 8003712:	2f58      	cmp	r7, #88	@ 0x58
 8003714:	f000 80b9 	beq.w	800388a <_printf_i+0x19a>
 8003718:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800371c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8003720:	e03a      	b.n	8003798 <_printf_i+0xa8>
 8003722:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8003726:	2b15      	cmp	r3, #21
 8003728:	d8f6      	bhi.n	8003718 <_printf_i+0x28>
 800372a:	a101      	add	r1, pc, #4	@ (adr r1, 8003730 <_printf_i+0x40>)
 800372c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003730:	08003789 	.word	0x08003789
 8003734:	0800379d 	.word	0x0800379d
 8003738:	08003719 	.word	0x08003719
 800373c:	08003719 	.word	0x08003719
 8003740:	08003719 	.word	0x08003719
 8003744:	08003719 	.word	0x08003719
 8003748:	0800379d 	.word	0x0800379d
 800374c:	08003719 	.word	0x08003719
 8003750:	08003719 	.word	0x08003719
 8003754:	08003719 	.word	0x08003719
 8003758:	08003719 	.word	0x08003719
 800375c:	0800389d 	.word	0x0800389d
 8003760:	080037c7 	.word	0x080037c7
 8003764:	08003857 	.word	0x08003857
 8003768:	08003719 	.word	0x08003719
 800376c:	08003719 	.word	0x08003719
 8003770:	080038bf 	.word	0x080038bf
 8003774:	08003719 	.word	0x08003719
 8003778:	080037c7 	.word	0x080037c7
 800377c:	08003719 	.word	0x08003719
 8003780:	08003719 	.word	0x08003719
 8003784:	0800385f 	.word	0x0800385f
 8003788:	6833      	ldr	r3, [r6, #0]
 800378a:	1d1a      	adds	r2, r3, #4
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	6032      	str	r2, [r6, #0]
 8003790:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8003794:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8003798:	2301      	movs	r3, #1
 800379a:	e09d      	b.n	80038d8 <_printf_i+0x1e8>
 800379c:	6833      	ldr	r3, [r6, #0]
 800379e:	6820      	ldr	r0, [r4, #0]
 80037a0:	1d19      	adds	r1, r3, #4
 80037a2:	6031      	str	r1, [r6, #0]
 80037a4:	0606      	lsls	r6, r0, #24
 80037a6:	d501      	bpl.n	80037ac <_printf_i+0xbc>
 80037a8:	681d      	ldr	r5, [r3, #0]
 80037aa:	e003      	b.n	80037b4 <_printf_i+0xc4>
 80037ac:	0645      	lsls	r5, r0, #25
 80037ae:	d5fb      	bpl.n	80037a8 <_printf_i+0xb8>
 80037b0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80037b4:	2d00      	cmp	r5, #0
 80037b6:	da03      	bge.n	80037c0 <_printf_i+0xd0>
 80037b8:	232d      	movs	r3, #45	@ 0x2d
 80037ba:	426d      	negs	r5, r5
 80037bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80037c0:	4859      	ldr	r0, [pc, #356]	@ (8003928 <_printf_i+0x238>)
 80037c2:	230a      	movs	r3, #10
 80037c4:	e011      	b.n	80037ea <_printf_i+0xfa>
 80037c6:	6821      	ldr	r1, [r4, #0]
 80037c8:	6833      	ldr	r3, [r6, #0]
 80037ca:	0608      	lsls	r0, r1, #24
 80037cc:	f853 5b04 	ldr.w	r5, [r3], #4
 80037d0:	d402      	bmi.n	80037d8 <_printf_i+0xe8>
 80037d2:	0649      	lsls	r1, r1, #25
 80037d4:	bf48      	it	mi
 80037d6:	b2ad      	uxthmi	r5, r5
 80037d8:	2f6f      	cmp	r7, #111	@ 0x6f
 80037da:	4853      	ldr	r0, [pc, #332]	@ (8003928 <_printf_i+0x238>)
 80037dc:	6033      	str	r3, [r6, #0]
 80037de:	bf14      	ite	ne
 80037e0:	230a      	movne	r3, #10
 80037e2:	2308      	moveq	r3, #8
 80037e4:	2100      	movs	r1, #0
 80037e6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80037ea:	6866      	ldr	r6, [r4, #4]
 80037ec:	60a6      	str	r6, [r4, #8]
 80037ee:	2e00      	cmp	r6, #0
 80037f0:	bfa2      	ittt	ge
 80037f2:	6821      	ldrge	r1, [r4, #0]
 80037f4:	f021 0104 	bicge.w	r1, r1, #4
 80037f8:	6021      	strge	r1, [r4, #0]
 80037fa:	b90d      	cbnz	r5, 8003800 <_printf_i+0x110>
 80037fc:	2e00      	cmp	r6, #0
 80037fe:	d04b      	beq.n	8003898 <_printf_i+0x1a8>
 8003800:	4616      	mov	r6, r2
 8003802:	fbb5 f1f3 	udiv	r1, r5, r3
 8003806:	fb03 5711 	mls	r7, r3, r1, r5
 800380a:	5dc7      	ldrb	r7, [r0, r7]
 800380c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8003810:	462f      	mov	r7, r5
 8003812:	42bb      	cmp	r3, r7
 8003814:	460d      	mov	r5, r1
 8003816:	d9f4      	bls.n	8003802 <_printf_i+0x112>
 8003818:	2b08      	cmp	r3, #8
 800381a:	d10b      	bne.n	8003834 <_printf_i+0x144>
 800381c:	6823      	ldr	r3, [r4, #0]
 800381e:	07df      	lsls	r7, r3, #31
 8003820:	d508      	bpl.n	8003834 <_printf_i+0x144>
 8003822:	6923      	ldr	r3, [r4, #16]
 8003824:	6861      	ldr	r1, [r4, #4]
 8003826:	4299      	cmp	r1, r3
 8003828:	bfde      	ittt	le
 800382a:	2330      	movle	r3, #48	@ 0x30
 800382c:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003830:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003834:	1b92      	subs	r2, r2, r6
 8003836:	6122      	str	r2, [r4, #16]
 8003838:	f8cd a000 	str.w	sl, [sp]
 800383c:	464b      	mov	r3, r9
 800383e:	aa03      	add	r2, sp, #12
 8003840:	4621      	mov	r1, r4
 8003842:	4640      	mov	r0, r8
 8003844:	f7ff fee6 	bl	8003614 <_printf_common>
 8003848:	3001      	adds	r0, #1
 800384a:	d14a      	bne.n	80038e2 <_printf_i+0x1f2>
 800384c:	f04f 30ff 	mov.w	r0, #4294967295
 8003850:	b004      	add	sp, #16
 8003852:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003856:	6823      	ldr	r3, [r4, #0]
 8003858:	f043 0320 	orr.w	r3, r3, #32
 800385c:	6023      	str	r3, [r4, #0]
 800385e:	4833      	ldr	r0, [pc, #204]	@ (800392c <_printf_i+0x23c>)
 8003860:	2778      	movs	r7, #120	@ 0x78
 8003862:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8003866:	6823      	ldr	r3, [r4, #0]
 8003868:	6831      	ldr	r1, [r6, #0]
 800386a:	061f      	lsls	r7, r3, #24
 800386c:	f851 5b04 	ldr.w	r5, [r1], #4
 8003870:	d402      	bmi.n	8003878 <_printf_i+0x188>
 8003872:	065f      	lsls	r7, r3, #25
 8003874:	bf48      	it	mi
 8003876:	b2ad      	uxthmi	r5, r5
 8003878:	6031      	str	r1, [r6, #0]
 800387a:	07d9      	lsls	r1, r3, #31
 800387c:	bf44      	itt	mi
 800387e:	f043 0320 	orrmi.w	r3, r3, #32
 8003882:	6023      	strmi	r3, [r4, #0]
 8003884:	b11d      	cbz	r5, 800388e <_printf_i+0x19e>
 8003886:	2310      	movs	r3, #16
 8003888:	e7ac      	b.n	80037e4 <_printf_i+0xf4>
 800388a:	4827      	ldr	r0, [pc, #156]	@ (8003928 <_printf_i+0x238>)
 800388c:	e7e9      	b.n	8003862 <_printf_i+0x172>
 800388e:	6823      	ldr	r3, [r4, #0]
 8003890:	f023 0320 	bic.w	r3, r3, #32
 8003894:	6023      	str	r3, [r4, #0]
 8003896:	e7f6      	b.n	8003886 <_printf_i+0x196>
 8003898:	4616      	mov	r6, r2
 800389a:	e7bd      	b.n	8003818 <_printf_i+0x128>
 800389c:	6833      	ldr	r3, [r6, #0]
 800389e:	6825      	ldr	r5, [r4, #0]
 80038a0:	6961      	ldr	r1, [r4, #20]
 80038a2:	1d18      	adds	r0, r3, #4
 80038a4:	6030      	str	r0, [r6, #0]
 80038a6:	062e      	lsls	r6, r5, #24
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	d501      	bpl.n	80038b0 <_printf_i+0x1c0>
 80038ac:	6019      	str	r1, [r3, #0]
 80038ae:	e002      	b.n	80038b6 <_printf_i+0x1c6>
 80038b0:	0668      	lsls	r0, r5, #25
 80038b2:	d5fb      	bpl.n	80038ac <_printf_i+0x1bc>
 80038b4:	8019      	strh	r1, [r3, #0]
 80038b6:	2300      	movs	r3, #0
 80038b8:	6123      	str	r3, [r4, #16]
 80038ba:	4616      	mov	r6, r2
 80038bc:	e7bc      	b.n	8003838 <_printf_i+0x148>
 80038be:	6833      	ldr	r3, [r6, #0]
 80038c0:	1d1a      	adds	r2, r3, #4
 80038c2:	6032      	str	r2, [r6, #0]
 80038c4:	681e      	ldr	r6, [r3, #0]
 80038c6:	6862      	ldr	r2, [r4, #4]
 80038c8:	2100      	movs	r1, #0
 80038ca:	4630      	mov	r0, r6
 80038cc:	f7fc fc88 	bl	80001e0 <memchr>
 80038d0:	b108      	cbz	r0, 80038d6 <_printf_i+0x1e6>
 80038d2:	1b80      	subs	r0, r0, r6
 80038d4:	6060      	str	r0, [r4, #4]
 80038d6:	6863      	ldr	r3, [r4, #4]
 80038d8:	6123      	str	r3, [r4, #16]
 80038da:	2300      	movs	r3, #0
 80038dc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80038e0:	e7aa      	b.n	8003838 <_printf_i+0x148>
 80038e2:	6923      	ldr	r3, [r4, #16]
 80038e4:	4632      	mov	r2, r6
 80038e6:	4649      	mov	r1, r9
 80038e8:	4640      	mov	r0, r8
 80038ea:	47d0      	blx	sl
 80038ec:	3001      	adds	r0, #1
 80038ee:	d0ad      	beq.n	800384c <_printf_i+0x15c>
 80038f0:	6823      	ldr	r3, [r4, #0]
 80038f2:	079b      	lsls	r3, r3, #30
 80038f4:	d413      	bmi.n	800391e <_printf_i+0x22e>
 80038f6:	68e0      	ldr	r0, [r4, #12]
 80038f8:	9b03      	ldr	r3, [sp, #12]
 80038fa:	4298      	cmp	r0, r3
 80038fc:	bfb8      	it	lt
 80038fe:	4618      	movlt	r0, r3
 8003900:	e7a6      	b.n	8003850 <_printf_i+0x160>
 8003902:	2301      	movs	r3, #1
 8003904:	4632      	mov	r2, r6
 8003906:	4649      	mov	r1, r9
 8003908:	4640      	mov	r0, r8
 800390a:	47d0      	blx	sl
 800390c:	3001      	adds	r0, #1
 800390e:	d09d      	beq.n	800384c <_printf_i+0x15c>
 8003910:	3501      	adds	r5, #1
 8003912:	68e3      	ldr	r3, [r4, #12]
 8003914:	9903      	ldr	r1, [sp, #12]
 8003916:	1a5b      	subs	r3, r3, r1
 8003918:	42ab      	cmp	r3, r5
 800391a:	dcf2      	bgt.n	8003902 <_printf_i+0x212>
 800391c:	e7eb      	b.n	80038f6 <_printf_i+0x206>
 800391e:	2500      	movs	r5, #0
 8003920:	f104 0619 	add.w	r6, r4, #25
 8003924:	e7f5      	b.n	8003912 <_printf_i+0x222>
 8003926:	bf00      	nop
 8003928:	080068ce 	.word	0x080068ce
 800392c:	080068df 	.word	0x080068df

08003930 <std>:
 8003930:	2300      	movs	r3, #0
 8003932:	b510      	push	{r4, lr}
 8003934:	4604      	mov	r4, r0
 8003936:	e9c0 3300 	strd	r3, r3, [r0]
 800393a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800393e:	6083      	str	r3, [r0, #8]
 8003940:	8181      	strh	r1, [r0, #12]
 8003942:	6643      	str	r3, [r0, #100]	@ 0x64
 8003944:	81c2      	strh	r2, [r0, #14]
 8003946:	6183      	str	r3, [r0, #24]
 8003948:	4619      	mov	r1, r3
 800394a:	2208      	movs	r2, #8
 800394c:	305c      	adds	r0, #92	@ 0x5c
 800394e:	f000 f928 	bl	8003ba2 <memset>
 8003952:	4b0d      	ldr	r3, [pc, #52]	@ (8003988 <std+0x58>)
 8003954:	6263      	str	r3, [r4, #36]	@ 0x24
 8003956:	4b0d      	ldr	r3, [pc, #52]	@ (800398c <std+0x5c>)
 8003958:	62a3      	str	r3, [r4, #40]	@ 0x28
 800395a:	4b0d      	ldr	r3, [pc, #52]	@ (8003990 <std+0x60>)
 800395c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800395e:	4b0d      	ldr	r3, [pc, #52]	@ (8003994 <std+0x64>)
 8003960:	6323      	str	r3, [r4, #48]	@ 0x30
 8003962:	4b0d      	ldr	r3, [pc, #52]	@ (8003998 <std+0x68>)
 8003964:	6224      	str	r4, [r4, #32]
 8003966:	429c      	cmp	r4, r3
 8003968:	d006      	beq.n	8003978 <std+0x48>
 800396a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800396e:	4294      	cmp	r4, r2
 8003970:	d002      	beq.n	8003978 <std+0x48>
 8003972:	33d0      	adds	r3, #208	@ 0xd0
 8003974:	429c      	cmp	r4, r3
 8003976:	d105      	bne.n	8003984 <std+0x54>
 8003978:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800397c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003980:	f000 b98c 	b.w	8003c9c <__retarget_lock_init_recursive>
 8003984:	bd10      	pop	{r4, pc}
 8003986:	bf00      	nop
 8003988:	08003b1d 	.word	0x08003b1d
 800398c:	08003b3f 	.word	0x08003b3f
 8003990:	08003b77 	.word	0x08003b77
 8003994:	08003b9b 	.word	0x08003b9b
 8003998:	2000021c 	.word	0x2000021c

0800399c <stdio_exit_handler>:
 800399c:	4a02      	ldr	r2, [pc, #8]	@ (80039a8 <stdio_exit_handler+0xc>)
 800399e:	4903      	ldr	r1, [pc, #12]	@ (80039ac <stdio_exit_handler+0x10>)
 80039a0:	4803      	ldr	r0, [pc, #12]	@ (80039b0 <stdio_exit_handler+0x14>)
 80039a2:	f000 b869 	b.w	8003a78 <_fwalk_sglue>
 80039a6:	bf00      	nop
 80039a8:	20000018 	.word	0x20000018
 80039ac:	080055fd 	.word	0x080055fd
 80039b0:	20000028 	.word	0x20000028

080039b4 <cleanup_stdio>:
 80039b4:	6841      	ldr	r1, [r0, #4]
 80039b6:	4b0c      	ldr	r3, [pc, #48]	@ (80039e8 <cleanup_stdio+0x34>)
 80039b8:	4299      	cmp	r1, r3
 80039ba:	b510      	push	{r4, lr}
 80039bc:	4604      	mov	r4, r0
 80039be:	d001      	beq.n	80039c4 <cleanup_stdio+0x10>
 80039c0:	f001 fe1c 	bl	80055fc <_fflush_r>
 80039c4:	68a1      	ldr	r1, [r4, #8]
 80039c6:	4b09      	ldr	r3, [pc, #36]	@ (80039ec <cleanup_stdio+0x38>)
 80039c8:	4299      	cmp	r1, r3
 80039ca:	d002      	beq.n	80039d2 <cleanup_stdio+0x1e>
 80039cc:	4620      	mov	r0, r4
 80039ce:	f001 fe15 	bl	80055fc <_fflush_r>
 80039d2:	68e1      	ldr	r1, [r4, #12]
 80039d4:	4b06      	ldr	r3, [pc, #24]	@ (80039f0 <cleanup_stdio+0x3c>)
 80039d6:	4299      	cmp	r1, r3
 80039d8:	d004      	beq.n	80039e4 <cleanup_stdio+0x30>
 80039da:	4620      	mov	r0, r4
 80039dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80039e0:	f001 be0c 	b.w	80055fc <_fflush_r>
 80039e4:	bd10      	pop	{r4, pc}
 80039e6:	bf00      	nop
 80039e8:	2000021c 	.word	0x2000021c
 80039ec:	20000284 	.word	0x20000284
 80039f0:	200002ec 	.word	0x200002ec

080039f4 <global_stdio_init.part.0>:
 80039f4:	b510      	push	{r4, lr}
 80039f6:	4b0b      	ldr	r3, [pc, #44]	@ (8003a24 <global_stdio_init.part.0+0x30>)
 80039f8:	4c0b      	ldr	r4, [pc, #44]	@ (8003a28 <global_stdio_init.part.0+0x34>)
 80039fa:	4a0c      	ldr	r2, [pc, #48]	@ (8003a2c <global_stdio_init.part.0+0x38>)
 80039fc:	601a      	str	r2, [r3, #0]
 80039fe:	4620      	mov	r0, r4
 8003a00:	2200      	movs	r2, #0
 8003a02:	2104      	movs	r1, #4
 8003a04:	f7ff ff94 	bl	8003930 <std>
 8003a08:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003a0c:	2201      	movs	r2, #1
 8003a0e:	2109      	movs	r1, #9
 8003a10:	f7ff ff8e 	bl	8003930 <std>
 8003a14:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003a18:	2202      	movs	r2, #2
 8003a1a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a1e:	2112      	movs	r1, #18
 8003a20:	f7ff bf86 	b.w	8003930 <std>
 8003a24:	20000354 	.word	0x20000354
 8003a28:	2000021c 	.word	0x2000021c
 8003a2c:	0800399d 	.word	0x0800399d

08003a30 <__sfp_lock_acquire>:
 8003a30:	4801      	ldr	r0, [pc, #4]	@ (8003a38 <__sfp_lock_acquire+0x8>)
 8003a32:	f000 b934 	b.w	8003c9e <__retarget_lock_acquire_recursive>
 8003a36:	bf00      	nop
 8003a38:	2000035d 	.word	0x2000035d

08003a3c <__sfp_lock_release>:
 8003a3c:	4801      	ldr	r0, [pc, #4]	@ (8003a44 <__sfp_lock_release+0x8>)
 8003a3e:	f000 b92f 	b.w	8003ca0 <__retarget_lock_release_recursive>
 8003a42:	bf00      	nop
 8003a44:	2000035d 	.word	0x2000035d

08003a48 <__sinit>:
 8003a48:	b510      	push	{r4, lr}
 8003a4a:	4604      	mov	r4, r0
 8003a4c:	f7ff fff0 	bl	8003a30 <__sfp_lock_acquire>
 8003a50:	6a23      	ldr	r3, [r4, #32]
 8003a52:	b11b      	cbz	r3, 8003a5c <__sinit+0x14>
 8003a54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003a58:	f7ff bff0 	b.w	8003a3c <__sfp_lock_release>
 8003a5c:	4b04      	ldr	r3, [pc, #16]	@ (8003a70 <__sinit+0x28>)
 8003a5e:	6223      	str	r3, [r4, #32]
 8003a60:	4b04      	ldr	r3, [pc, #16]	@ (8003a74 <__sinit+0x2c>)
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d1f5      	bne.n	8003a54 <__sinit+0xc>
 8003a68:	f7ff ffc4 	bl	80039f4 <global_stdio_init.part.0>
 8003a6c:	e7f2      	b.n	8003a54 <__sinit+0xc>
 8003a6e:	bf00      	nop
 8003a70:	080039b5 	.word	0x080039b5
 8003a74:	20000354 	.word	0x20000354

08003a78 <_fwalk_sglue>:
 8003a78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003a7c:	4607      	mov	r7, r0
 8003a7e:	4688      	mov	r8, r1
 8003a80:	4614      	mov	r4, r2
 8003a82:	2600      	movs	r6, #0
 8003a84:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003a88:	f1b9 0901 	subs.w	r9, r9, #1
 8003a8c:	d505      	bpl.n	8003a9a <_fwalk_sglue+0x22>
 8003a8e:	6824      	ldr	r4, [r4, #0]
 8003a90:	2c00      	cmp	r4, #0
 8003a92:	d1f7      	bne.n	8003a84 <_fwalk_sglue+0xc>
 8003a94:	4630      	mov	r0, r6
 8003a96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003a9a:	89ab      	ldrh	r3, [r5, #12]
 8003a9c:	2b01      	cmp	r3, #1
 8003a9e:	d907      	bls.n	8003ab0 <_fwalk_sglue+0x38>
 8003aa0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003aa4:	3301      	adds	r3, #1
 8003aa6:	d003      	beq.n	8003ab0 <_fwalk_sglue+0x38>
 8003aa8:	4629      	mov	r1, r5
 8003aaa:	4638      	mov	r0, r7
 8003aac:	47c0      	blx	r8
 8003aae:	4306      	orrs	r6, r0
 8003ab0:	3568      	adds	r5, #104	@ 0x68
 8003ab2:	e7e9      	b.n	8003a88 <_fwalk_sglue+0x10>

08003ab4 <sniprintf>:
 8003ab4:	b40c      	push	{r2, r3}
 8003ab6:	b530      	push	{r4, r5, lr}
 8003ab8:	4b17      	ldr	r3, [pc, #92]	@ (8003b18 <sniprintf+0x64>)
 8003aba:	1e0c      	subs	r4, r1, #0
 8003abc:	681d      	ldr	r5, [r3, #0]
 8003abe:	b09d      	sub	sp, #116	@ 0x74
 8003ac0:	da08      	bge.n	8003ad4 <sniprintf+0x20>
 8003ac2:	238b      	movs	r3, #139	@ 0x8b
 8003ac4:	602b      	str	r3, [r5, #0]
 8003ac6:	f04f 30ff 	mov.w	r0, #4294967295
 8003aca:	b01d      	add	sp, #116	@ 0x74
 8003acc:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003ad0:	b002      	add	sp, #8
 8003ad2:	4770      	bx	lr
 8003ad4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8003ad8:	f8ad 3014 	strh.w	r3, [sp, #20]
 8003adc:	bf14      	ite	ne
 8003ade:	f104 33ff 	addne.w	r3, r4, #4294967295
 8003ae2:	4623      	moveq	r3, r4
 8003ae4:	9304      	str	r3, [sp, #16]
 8003ae6:	9307      	str	r3, [sp, #28]
 8003ae8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8003aec:	9002      	str	r0, [sp, #8]
 8003aee:	9006      	str	r0, [sp, #24]
 8003af0:	f8ad 3016 	strh.w	r3, [sp, #22]
 8003af4:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8003af6:	ab21      	add	r3, sp, #132	@ 0x84
 8003af8:	a902      	add	r1, sp, #8
 8003afa:	4628      	mov	r0, r5
 8003afc:	9301      	str	r3, [sp, #4]
 8003afe:	f001 fbfd 	bl	80052fc <_svfiprintf_r>
 8003b02:	1c43      	adds	r3, r0, #1
 8003b04:	bfbc      	itt	lt
 8003b06:	238b      	movlt	r3, #139	@ 0x8b
 8003b08:	602b      	strlt	r3, [r5, #0]
 8003b0a:	2c00      	cmp	r4, #0
 8003b0c:	d0dd      	beq.n	8003aca <sniprintf+0x16>
 8003b0e:	9b02      	ldr	r3, [sp, #8]
 8003b10:	2200      	movs	r2, #0
 8003b12:	701a      	strb	r2, [r3, #0]
 8003b14:	e7d9      	b.n	8003aca <sniprintf+0x16>
 8003b16:	bf00      	nop
 8003b18:	20000024 	.word	0x20000024

08003b1c <__sread>:
 8003b1c:	b510      	push	{r4, lr}
 8003b1e:	460c      	mov	r4, r1
 8003b20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b24:	f000 f86c 	bl	8003c00 <_read_r>
 8003b28:	2800      	cmp	r0, #0
 8003b2a:	bfab      	itete	ge
 8003b2c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8003b2e:	89a3      	ldrhlt	r3, [r4, #12]
 8003b30:	181b      	addge	r3, r3, r0
 8003b32:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8003b36:	bfac      	ite	ge
 8003b38:	6563      	strge	r3, [r4, #84]	@ 0x54
 8003b3a:	81a3      	strhlt	r3, [r4, #12]
 8003b3c:	bd10      	pop	{r4, pc}

08003b3e <__swrite>:
 8003b3e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b42:	461f      	mov	r7, r3
 8003b44:	898b      	ldrh	r3, [r1, #12]
 8003b46:	05db      	lsls	r3, r3, #23
 8003b48:	4605      	mov	r5, r0
 8003b4a:	460c      	mov	r4, r1
 8003b4c:	4616      	mov	r6, r2
 8003b4e:	d505      	bpl.n	8003b5c <__swrite+0x1e>
 8003b50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b54:	2302      	movs	r3, #2
 8003b56:	2200      	movs	r2, #0
 8003b58:	f000 f840 	bl	8003bdc <_lseek_r>
 8003b5c:	89a3      	ldrh	r3, [r4, #12]
 8003b5e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003b62:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003b66:	81a3      	strh	r3, [r4, #12]
 8003b68:	4632      	mov	r2, r6
 8003b6a:	463b      	mov	r3, r7
 8003b6c:	4628      	mov	r0, r5
 8003b6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003b72:	f000 b857 	b.w	8003c24 <_write_r>

08003b76 <__sseek>:
 8003b76:	b510      	push	{r4, lr}
 8003b78:	460c      	mov	r4, r1
 8003b7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b7e:	f000 f82d 	bl	8003bdc <_lseek_r>
 8003b82:	1c43      	adds	r3, r0, #1
 8003b84:	89a3      	ldrh	r3, [r4, #12]
 8003b86:	bf15      	itete	ne
 8003b88:	6560      	strne	r0, [r4, #84]	@ 0x54
 8003b8a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8003b8e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8003b92:	81a3      	strheq	r3, [r4, #12]
 8003b94:	bf18      	it	ne
 8003b96:	81a3      	strhne	r3, [r4, #12]
 8003b98:	bd10      	pop	{r4, pc}

08003b9a <__sclose>:
 8003b9a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003b9e:	f000 b80d 	b.w	8003bbc <_close_r>

08003ba2 <memset>:
 8003ba2:	4402      	add	r2, r0
 8003ba4:	4603      	mov	r3, r0
 8003ba6:	4293      	cmp	r3, r2
 8003ba8:	d100      	bne.n	8003bac <memset+0xa>
 8003baa:	4770      	bx	lr
 8003bac:	f803 1b01 	strb.w	r1, [r3], #1
 8003bb0:	e7f9      	b.n	8003ba6 <memset+0x4>
	...

08003bb4 <_localeconv_r>:
 8003bb4:	4800      	ldr	r0, [pc, #0]	@ (8003bb8 <_localeconv_r+0x4>)
 8003bb6:	4770      	bx	lr
 8003bb8:	20000164 	.word	0x20000164

08003bbc <_close_r>:
 8003bbc:	b538      	push	{r3, r4, r5, lr}
 8003bbe:	4d06      	ldr	r5, [pc, #24]	@ (8003bd8 <_close_r+0x1c>)
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	4604      	mov	r4, r0
 8003bc4:	4608      	mov	r0, r1
 8003bc6:	602b      	str	r3, [r5, #0]
 8003bc8:	f7fe facc 	bl	8002164 <_close>
 8003bcc:	1c43      	adds	r3, r0, #1
 8003bce:	d102      	bne.n	8003bd6 <_close_r+0x1a>
 8003bd0:	682b      	ldr	r3, [r5, #0]
 8003bd2:	b103      	cbz	r3, 8003bd6 <_close_r+0x1a>
 8003bd4:	6023      	str	r3, [r4, #0]
 8003bd6:	bd38      	pop	{r3, r4, r5, pc}
 8003bd8:	20000358 	.word	0x20000358

08003bdc <_lseek_r>:
 8003bdc:	b538      	push	{r3, r4, r5, lr}
 8003bde:	4d07      	ldr	r5, [pc, #28]	@ (8003bfc <_lseek_r+0x20>)
 8003be0:	4604      	mov	r4, r0
 8003be2:	4608      	mov	r0, r1
 8003be4:	4611      	mov	r1, r2
 8003be6:	2200      	movs	r2, #0
 8003be8:	602a      	str	r2, [r5, #0]
 8003bea:	461a      	mov	r2, r3
 8003bec:	f7fe fae1 	bl	80021b2 <_lseek>
 8003bf0:	1c43      	adds	r3, r0, #1
 8003bf2:	d102      	bne.n	8003bfa <_lseek_r+0x1e>
 8003bf4:	682b      	ldr	r3, [r5, #0]
 8003bf6:	b103      	cbz	r3, 8003bfa <_lseek_r+0x1e>
 8003bf8:	6023      	str	r3, [r4, #0]
 8003bfa:	bd38      	pop	{r3, r4, r5, pc}
 8003bfc:	20000358 	.word	0x20000358

08003c00 <_read_r>:
 8003c00:	b538      	push	{r3, r4, r5, lr}
 8003c02:	4d07      	ldr	r5, [pc, #28]	@ (8003c20 <_read_r+0x20>)
 8003c04:	4604      	mov	r4, r0
 8003c06:	4608      	mov	r0, r1
 8003c08:	4611      	mov	r1, r2
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	602a      	str	r2, [r5, #0]
 8003c0e:	461a      	mov	r2, r3
 8003c10:	f7fe fa6f 	bl	80020f2 <_read>
 8003c14:	1c43      	adds	r3, r0, #1
 8003c16:	d102      	bne.n	8003c1e <_read_r+0x1e>
 8003c18:	682b      	ldr	r3, [r5, #0]
 8003c1a:	b103      	cbz	r3, 8003c1e <_read_r+0x1e>
 8003c1c:	6023      	str	r3, [r4, #0]
 8003c1e:	bd38      	pop	{r3, r4, r5, pc}
 8003c20:	20000358 	.word	0x20000358

08003c24 <_write_r>:
 8003c24:	b538      	push	{r3, r4, r5, lr}
 8003c26:	4d07      	ldr	r5, [pc, #28]	@ (8003c44 <_write_r+0x20>)
 8003c28:	4604      	mov	r4, r0
 8003c2a:	4608      	mov	r0, r1
 8003c2c:	4611      	mov	r1, r2
 8003c2e:	2200      	movs	r2, #0
 8003c30:	602a      	str	r2, [r5, #0]
 8003c32:	461a      	mov	r2, r3
 8003c34:	f7fe fa7a 	bl	800212c <_write>
 8003c38:	1c43      	adds	r3, r0, #1
 8003c3a:	d102      	bne.n	8003c42 <_write_r+0x1e>
 8003c3c:	682b      	ldr	r3, [r5, #0]
 8003c3e:	b103      	cbz	r3, 8003c42 <_write_r+0x1e>
 8003c40:	6023      	str	r3, [r4, #0]
 8003c42:	bd38      	pop	{r3, r4, r5, pc}
 8003c44:	20000358 	.word	0x20000358

08003c48 <__errno>:
 8003c48:	4b01      	ldr	r3, [pc, #4]	@ (8003c50 <__errno+0x8>)
 8003c4a:	6818      	ldr	r0, [r3, #0]
 8003c4c:	4770      	bx	lr
 8003c4e:	bf00      	nop
 8003c50:	20000024 	.word	0x20000024

08003c54 <__libc_init_array>:
 8003c54:	b570      	push	{r4, r5, r6, lr}
 8003c56:	4d0d      	ldr	r5, [pc, #52]	@ (8003c8c <__libc_init_array+0x38>)
 8003c58:	4c0d      	ldr	r4, [pc, #52]	@ (8003c90 <__libc_init_array+0x3c>)
 8003c5a:	1b64      	subs	r4, r4, r5
 8003c5c:	10a4      	asrs	r4, r4, #2
 8003c5e:	2600      	movs	r6, #0
 8003c60:	42a6      	cmp	r6, r4
 8003c62:	d109      	bne.n	8003c78 <__libc_init_array+0x24>
 8003c64:	4d0b      	ldr	r5, [pc, #44]	@ (8003c94 <__libc_init_array+0x40>)
 8003c66:	4c0c      	ldr	r4, [pc, #48]	@ (8003c98 <__libc_init_array+0x44>)
 8003c68:	f002 fdae 	bl	80067c8 <_init>
 8003c6c:	1b64      	subs	r4, r4, r5
 8003c6e:	10a4      	asrs	r4, r4, #2
 8003c70:	2600      	movs	r6, #0
 8003c72:	42a6      	cmp	r6, r4
 8003c74:	d105      	bne.n	8003c82 <__libc_init_array+0x2e>
 8003c76:	bd70      	pop	{r4, r5, r6, pc}
 8003c78:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c7c:	4798      	blx	r3
 8003c7e:	3601      	adds	r6, #1
 8003c80:	e7ee      	b.n	8003c60 <__libc_init_array+0xc>
 8003c82:	f855 3b04 	ldr.w	r3, [r5], #4
 8003c86:	4798      	blx	r3
 8003c88:	3601      	adds	r6, #1
 8003c8a:	e7f2      	b.n	8003c72 <__libc_init_array+0x1e>
 8003c8c:	08006c50 	.word	0x08006c50
 8003c90:	08006c50 	.word	0x08006c50
 8003c94:	08006c50 	.word	0x08006c50
 8003c98:	08006c54 	.word	0x08006c54

08003c9c <__retarget_lock_init_recursive>:
 8003c9c:	4770      	bx	lr

08003c9e <__retarget_lock_acquire_recursive>:
 8003c9e:	4770      	bx	lr

08003ca0 <__retarget_lock_release_recursive>:
 8003ca0:	4770      	bx	lr

08003ca2 <quorem>:
 8003ca2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ca6:	6903      	ldr	r3, [r0, #16]
 8003ca8:	690c      	ldr	r4, [r1, #16]
 8003caa:	42a3      	cmp	r3, r4
 8003cac:	4607      	mov	r7, r0
 8003cae:	db7e      	blt.n	8003dae <quorem+0x10c>
 8003cb0:	3c01      	subs	r4, #1
 8003cb2:	f101 0814 	add.w	r8, r1, #20
 8003cb6:	00a3      	lsls	r3, r4, #2
 8003cb8:	f100 0514 	add.w	r5, r0, #20
 8003cbc:	9300      	str	r3, [sp, #0]
 8003cbe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003cc2:	9301      	str	r3, [sp, #4]
 8003cc4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8003cc8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003ccc:	3301      	adds	r3, #1
 8003cce:	429a      	cmp	r2, r3
 8003cd0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8003cd4:	fbb2 f6f3 	udiv	r6, r2, r3
 8003cd8:	d32e      	bcc.n	8003d38 <quorem+0x96>
 8003cda:	f04f 0a00 	mov.w	sl, #0
 8003cde:	46c4      	mov	ip, r8
 8003ce0:	46ae      	mov	lr, r5
 8003ce2:	46d3      	mov	fp, sl
 8003ce4:	f85c 3b04 	ldr.w	r3, [ip], #4
 8003ce8:	b298      	uxth	r0, r3
 8003cea:	fb06 a000 	mla	r0, r6, r0, sl
 8003cee:	0c02      	lsrs	r2, r0, #16
 8003cf0:	0c1b      	lsrs	r3, r3, #16
 8003cf2:	fb06 2303 	mla	r3, r6, r3, r2
 8003cf6:	f8de 2000 	ldr.w	r2, [lr]
 8003cfa:	b280      	uxth	r0, r0
 8003cfc:	b292      	uxth	r2, r2
 8003cfe:	1a12      	subs	r2, r2, r0
 8003d00:	445a      	add	r2, fp
 8003d02:	f8de 0000 	ldr.w	r0, [lr]
 8003d06:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8003d0a:	b29b      	uxth	r3, r3
 8003d0c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8003d10:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8003d14:	b292      	uxth	r2, r2
 8003d16:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8003d1a:	45e1      	cmp	r9, ip
 8003d1c:	f84e 2b04 	str.w	r2, [lr], #4
 8003d20:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8003d24:	d2de      	bcs.n	8003ce4 <quorem+0x42>
 8003d26:	9b00      	ldr	r3, [sp, #0]
 8003d28:	58eb      	ldr	r3, [r5, r3]
 8003d2a:	b92b      	cbnz	r3, 8003d38 <quorem+0x96>
 8003d2c:	9b01      	ldr	r3, [sp, #4]
 8003d2e:	3b04      	subs	r3, #4
 8003d30:	429d      	cmp	r5, r3
 8003d32:	461a      	mov	r2, r3
 8003d34:	d32f      	bcc.n	8003d96 <quorem+0xf4>
 8003d36:	613c      	str	r4, [r7, #16]
 8003d38:	4638      	mov	r0, r7
 8003d3a:	f001 f97b 	bl	8005034 <__mcmp>
 8003d3e:	2800      	cmp	r0, #0
 8003d40:	db25      	blt.n	8003d8e <quorem+0xec>
 8003d42:	4629      	mov	r1, r5
 8003d44:	2000      	movs	r0, #0
 8003d46:	f858 2b04 	ldr.w	r2, [r8], #4
 8003d4a:	f8d1 c000 	ldr.w	ip, [r1]
 8003d4e:	fa1f fe82 	uxth.w	lr, r2
 8003d52:	fa1f f38c 	uxth.w	r3, ip
 8003d56:	eba3 030e 	sub.w	r3, r3, lr
 8003d5a:	4403      	add	r3, r0
 8003d5c:	0c12      	lsrs	r2, r2, #16
 8003d5e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8003d62:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8003d66:	b29b      	uxth	r3, r3
 8003d68:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8003d6c:	45c1      	cmp	r9, r8
 8003d6e:	f841 3b04 	str.w	r3, [r1], #4
 8003d72:	ea4f 4022 	mov.w	r0, r2, asr #16
 8003d76:	d2e6      	bcs.n	8003d46 <quorem+0xa4>
 8003d78:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8003d7c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8003d80:	b922      	cbnz	r2, 8003d8c <quorem+0xea>
 8003d82:	3b04      	subs	r3, #4
 8003d84:	429d      	cmp	r5, r3
 8003d86:	461a      	mov	r2, r3
 8003d88:	d30b      	bcc.n	8003da2 <quorem+0x100>
 8003d8a:	613c      	str	r4, [r7, #16]
 8003d8c:	3601      	adds	r6, #1
 8003d8e:	4630      	mov	r0, r6
 8003d90:	b003      	add	sp, #12
 8003d92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d96:	6812      	ldr	r2, [r2, #0]
 8003d98:	3b04      	subs	r3, #4
 8003d9a:	2a00      	cmp	r2, #0
 8003d9c:	d1cb      	bne.n	8003d36 <quorem+0x94>
 8003d9e:	3c01      	subs	r4, #1
 8003da0:	e7c6      	b.n	8003d30 <quorem+0x8e>
 8003da2:	6812      	ldr	r2, [r2, #0]
 8003da4:	3b04      	subs	r3, #4
 8003da6:	2a00      	cmp	r2, #0
 8003da8:	d1ef      	bne.n	8003d8a <quorem+0xe8>
 8003daa:	3c01      	subs	r4, #1
 8003dac:	e7ea      	b.n	8003d84 <quorem+0xe2>
 8003dae:	2000      	movs	r0, #0
 8003db0:	e7ee      	b.n	8003d90 <quorem+0xee>
 8003db2:	0000      	movs	r0, r0
 8003db4:	0000      	movs	r0, r0
	...

08003db8 <_dtoa_r>:
 8003db8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003dbc:	69c7      	ldr	r7, [r0, #28]
 8003dbe:	b099      	sub	sp, #100	@ 0x64
 8003dc0:	ed8d 0b02 	vstr	d0, [sp, #8]
 8003dc4:	ec55 4b10 	vmov	r4, r5, d0
 8003dc8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 8003dca:	9109      	str	r1, [sp, #36]	@ 0x24
 8003dcc:	4683      	mov	fp, r0
 8003dce:	920e      	str	r2, [sp, #56]	@ 0x38
 8003dd0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8003dd2:	b97f      	cbnz	r7, 8003df4 <_dtoa_r+0x3c>
 8003dd4:	2010      	movs	r0, #16
 8003dd6:	f000 fdfd 	bl	80049d4 <malloc>
 8003dda:	4602      	mov	r2, r0
 8003ddc:	f8cb 001c 	str.w	r0, [fp, #28]
 8003de0:	b920      	cbnz	r0, 8003dec <_dtoa_r+0x34>
 8003de2:	4ba7      	ldr	r3, [pc, #668]	@ (8004080 <_dtoa_r+0x2c8>)
 8003de4:	21ef      	movs	r1, #239	@ 0xef
 8003de6:	48a7      	ldr	r0, [pc, #668]	@ (8004084 <_dtoa_r+0x2cc>)
 8003de8:	f001 fc68 	bl	80056bc <__assert_func>
 8003dec:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8003df0:	6007      	str	r7, [r0, #0]
 8003df2:	60c7      	str	r7, [r0, #12]
 8003df4:	f8db 301c 	ldr.w	r3, [fp, #28]
 8003df8:	6819      	ldr	r1, [r3, #0]
 8003dfa:	b159      	cbz	r1, 8003e14 <_dtoa_r+0x5c>
 8003dfc:	685a      	ldr	r2, [r3, #4]
 8003dfe:	604a      	str	r2, [r1, #4]
 8003e00:	2301      	movs	r3, #1
 8003e02:	4093      	lsls	r3, r2
 8003e04:	608b      	str	r3, [r1, #8]
 8003e06:	4658      	mov	r0, fp
 8003e08:	f000 feda 	bl	8004bc0 <_Bfree>
 8003e0c:	f8db 301c 	ldr.w	r3, [fp, #28]
 8003e10:	2200      	movs	r2, #0
 8003e12:	601a      	str	r2, [r3, #0]
 8003e14:	1e2b      	subs	r3, r5, #0
 8003e16:	bfb9      	ittee	lt
 8003e18:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8003e1c:	9303      	strlt	r3, [sp, #12]
 8003e1e:	2300      	movge	r3, #0
 8003e20:	6033      	strge	r3, [r6, #0]
 8003e22:	9f03      	ldr	r7, [sp, #12]
 8003e24:	4b98      	ldr	r3, [pc, #608]	@ (8004088 <_dtoa_r+0x2d0>)
 8003e26:	bfbc      	itt	lt
 8003e28:	2201      	movlt	r2, #1
 8003e2a:	6032      	strlt	r2, [r6, #0]
 8003e2c:	43bb      	bics	r3, r7
 8003e2e:	d112      	bne.n	8003e56 <_dtoa_r+0x9e>
 8003e30:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8003e32:	f242 730f 	movw	r3, #9999	@ 0x270f
 8003e36:	6013      	str	r3, [r2, #0]
 8003e38:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8003e3c:	4323      	orrs	r3, r4
 8003e3e:	f000 854d 	beq.w	80048dc <_dtoa_r+0xb24>
 8003e42:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8003e44:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800409c <_dtoa_r+0x2e4>
 8003e48:	2b00      	cmp	r3, #0
 8003e4a:	f000 854f 	beq.w	80048ec <_dtoa_r+0xb34>
 8003e4e:	f10a 0303 	add.w	r3, sl, #3
 8003e52:	f000 bd49 	b.w	80048e8 <_dtoa_r+0xb30>
 8003e56:	ed9d 7b02 	vldr	d7, [sp, #8]
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	ec51 0b17 	vmov	r0, r1, d7
 8003e60:	2300      	movs	r3, #0
 8003e62:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8003e66:	f7fc fe37 	bl	8000ad8 <__aeabi_dcmpeq>
 8003e6a:	4680      	mov	r8, r0
 8003e6c:	b158      	cbz	r0, 8003e86 <_dtoa_r+0xce>
 8003e6e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8003e70:	2301      	movs	r3, #1
 8003e72:	6013      	str	r3, [r2, #0]
 8003e74:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8003e76:	b113      	cbz	r3, 8003e7e <_dtoa_r+0xc6>
 8003e78:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8003e7a:	4b84      	ldr	r3, [pc, #528]	@ (800408c <_dtoa_r+0x2d4>)
 8003e7c:	6013      	str	r3, [r2, #0]
 8003e7e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 80040a0 <_dtoa_r+0x2e8>
 8003e82:	f000 bd33 	b.w	80048ec <_dtoa_r+0xb34>
 8003e86:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8003e8a:	aa16      	add	r2, sp, #88	@ 0x58
 8003e8c:	a917      	add	r1, sp, #92	@ 0x5c
 8003e8e:	4658      	mov	r0, fp
 8003e90:	f001 f980 	bl	8005194 <__d2b>
 8003e94:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8003e98:	4681      	mov	r9, r0
 8003e9a:	2e00      	cmp	r6, #0
 8003e9c:	d077      	beq.n	8003f8e <_dtoa_r+0x1d6>
 8003e9e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8003ea0:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8003ea4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8003ea8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003eac:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8003eb0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8003eb4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8003eb8:	4619      	mov	r1, r3
 8003eba:	2200      	movs	r2, #0
 8003ebc:	4b74      	ldr	r3, [pc, #464]	@ (8004090 <_dtoa_r+0x2d8>)
 8003ebe:	f7fc f9eb 	bl	8000298 <__aeabi_dsub>
 8003ec2:	a369      	add	r3, pc, #420	@ (adr r3, 8004068 <_dtoa_r+0x2b0>)
 8003ec4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ec8:	f7fc fb9e 	bl	8000608 <__aeabi_dmul>
 8003ecc:	a368      	add	r3, pc, #416	@ (adr r3, 8004070 <_dtoa_r+0x2b8>)
 8003ece:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ed2:	f7fc f9e3 	bl	800029c <__adddf3>
 8003ed6:	4604      	mov	r4, r0
 8003ed8:	4630      	mov	r0, r6
 8003eda:	460d      	mov	r5, r1
 8003edc:	f7fc fb2a 	bl	8000534 <__aeabi_i2d>
 8003ee0:	a365      	add	r3, pc, #404	@ (adr r3, 8004078 <_dtoa_r+0x2c0>)
 8003ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ee6:	f7fc fb8f 	bl	8000608 <__aeabi_dmul>
 8003eea:	4602      	mov	r2, r0
 8003eec:	460b      	mov	r3, r1
 8003eee:	4620      	mov	r0, r4
 8003ef0:	4629      	mov	r1, r5
 8003ef2:	f7fc f9d3 	bl	800029c <__adddf3>
 8003ef6:	4604      	mov	r4, r0
 8003ef8:	460d      	mov	r5, r1
 8003efa:	f7fc fe35 	bl	8000b68 <__aeabi_d2iz>
 8003efe:	2200      	movs	r2, #0
 8003f00:	4607      	mov	r7, r0
 8003f02:	2300      	movs	r3, #0
 8003f04:	4620      	mov	r0, r4
 8003f06:	4629      	mov	r1, r5
 8003f08:	f7fc fdf0 	bl	8000aec <__aeabi_dcmplt>
 8003f0c:	b140      	cbz	r0, 8003f20 <_dtoa_r+0x168>
 8003f0e:	4638      	mov	r0, r7
 8003f10:	f7fc fb10 	bl	8000534 <__aeabi_i2d>
 8003f14:	4622      	mov	r2, r4
 8003f16:	462b      	mov	r3, r5
 8003f18:	f7fc fdde 	bl	8000ad8 <__aeabi_dcmpeq>
 8003f1c:	b900      	cbnz	r0, 8003f20 <_dtoa_r+0x168>
 8003f1e:	3f01      	subs	r7, #1
 8003f20:	2f16      	cmp	r7, #22
 8003f22:	d851      	bhi.n	8003fc8 <_dtoa_r+0x210>
 8003f24:	4b5b      	ldr	r3, [pc, #364]	@ (8004094 <_dtoa_r+0x2dc>)
 8003f26:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8003f2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f2e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8003f32:	f7fc fddb 	bl	8000aec <__aeabi_dcmplt>
 8003f36:	2800      	cmp	r0, #0
 8003f38:	d048      	beq.n	8003fcc <_dtoa_r+0x214>
 8003f3a:	3f01      	subs	r7, #1
 8003f3c:	2300      	movs	r3, #0
 8003f3e:	9312      	str	r3, [sp, #72]	@ 0x48
 8003f40:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8003f42:	1b9b      	subs	r3, r3, r6
 8003f44:	1e5a      	subs	r2, r3, #1
 8003f46:	bf44      	itt	mi
 8003f48:	f1c3 0801 	rsbmi	r8, r3, #1
 8003f4c:	2300      	movmi	r3, #0
 8003f4e:	9208      	str	r2, [sp, #32]
 8003f50:	bf54      	ite	pl
 8003f52:	f04f 0800 	movpl.w	r8, #0
 8003f56:	9308      	strmi	r3, [sp, #32]
 8003f58:	2f00      	cmp	r7, #0
 8003f5a:	db39      	blt.n	8003fd0 <_dtoa_r+0x218>
 8003f5c:	9b08      	ldr	r3, [sp, #32]
 8003f5e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8003f60:	443b      	add	r3, r7
 8003f62:	9308      	str	r3, [sp, #32]
 8003f64:	2300      	movs	r3, #0
 8003f66:	930a      	str	r3, [sp, #40]	@ 0x28
 8003f68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003f6a:	2b09      	cmp	r3, #9
 8003f6c:	d864      	bhi.n	8004038 <_dtoa_r+0x280>
 8003f6e:	2b05      	cmp	r3, #5
 8003f70:	bfc4      	itt	gt
 8003f72:	3b04      	subgt	r3, #4
 8003f74:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8003f76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003f78:	f1a3 0302 	sub.w	r3, r3, #2
 8003f7c:	bfcc      	ite	gt
 8003f7e:	2400      	movgt	r4, #0
 8003f80:	2401      	movle	r4, #1
 8003f82:	2b03      	cmp	r3, #3
 8003f84:	d863      	bhi.n	800404e <_dtoa_r+0x296>
 8003f86:	e8df f003 	tbb	[pc, r3]
 8003f8a:	372a      	.short	0x372a
 8003f8c:	5535      	.short	0x5535
 8003f8e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8003f92:	441e      	add	r6, r3
 8003f94:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8003f98:	2b20      	cmp	r3, #32
 8003f9a:	bfc1      	itttt	gt
 8003f9c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8003fa0:	409f      	lslgt	r7, r3
 8003fa2:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8003fa6:	fa24 f303 	lsrgt.w	r3, r4, r3
 8003faa:	bfd6      	itet	le
 8003fac:	f1c3 0320 	rsble	r3, r3, #32
 8003fb0:	ea47 0003 	orrgt.w	r0, r7, r3
 8003fb4:	fa04 f003 	lslle.w	r0, r4, r3
 8003fb8:	f7fc faac 	bl	8000514 <__aeabi_ui2d>
 8003fbc:	2201      	movs	r2, #1
 8003fbe:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8003fc2:	3e01      	subs	r6, #1
 8003fc4:	9214      	str	r2, [sp, #80]	@ 0x50
 8003fc6:	e777      	b.n	8003eb8 <_dtoa_r+0x100>
 8003fc8:	2301      	movs	r3, #1
 8003fca:	e7b8      	b.n	8003f3e <_dtoa_r+0x186>
 8003fcc:	9012      	str	r0, [sp, #72]	@ 0x48
 8003fce:	e7b7      	b.n	8003f40 <_dtoa_r+0x188>
 8003fd0:	427b      	negs	r3, r7
 8003fd2:	930a      	str	r3, [sp, #40]	@ 0x28
 8003fd4:	2300      	movs	r3, #0
 8003fd6:	eba8 0807 	sub.w	r8, r8, r7
 8003fda:	930f      	str	r3, [sp, #60]	@ 0x3c
 8003fdc:	e7c4      	b.n	8003f68 <_dtoa_r+0x1b0>
 8003fde:	2300      	movs	r3, #0
 8003fe0:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003fe2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	dc35      	bgt.n	8004054 <_dtoa_r+0x29c>
 8003fe8:	2301      	movs	r3, #1
 8003fea:	9300      	str	r3, [sp, #0]
 8003fec:	9307      	str	r3, [sp, #28]
 8003fee:	461a      	mov	r2, r3
 8003ff0:	920e      	str	r2, [sp, #56]	@ 0x38
 8003ff2:	e00b      	b.n	800400c <_dtoa_r+0x254>
 8003ff4:	2301      	movs	r3, #1
 8003ff6:	e7f3      	b.n	8003fe0 <_dtoa_r+0x228>
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003ffc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8003ffe:	18fb      	adds	r3, r7, r3
 8004000:	9300      	str	r3, [sp, #0]
 8004002:	3301      	adds	r3, #1
 8004004:	2b01      	cmp	r3, #1
 8004006:	9307      	str	r3, [sp, #28]
 8004008:	bfb8      	it	lt
 800400a:	2301      	movlt	r3, #1
 800400c:	f8db 001c 	ldr.w	r0, [fp, #28]
 8004010:	2100      	movs	r1, #0
 8004012:	2204      	movs	r2, #4
 8004014:	f102 0514 	add.w	r5, r2, #20
 8004018:	429d      	cmp	r5, r3
 800401a:	d91f      	bls.n	800405c <_dtoa_r+0x2a4>
 800401c:	6041      	str	r1, [r0, #4]
 800401e:	4658      	mov	r0, fp
 8004020:	f000 fd8e 	bl	8004b40 <_Balloc>
 8004024:	4682      	mov	sl, r0
 8004026:	2800      	cmp	r0, #0
 8004028:	d13c      	bne.n	80040a4 <_dtoa_r+0x2ec>
 800402a:	4b1b      	ldr	r3, [pc, #108]	@ (8004098 <_dtoa_r+0x2e0>)
 800402c:	4602      	mov	r2, r0
 800402e:	f240 11af 	movw	r1, #431	@ 0x1af
 8004032:	e6d8      	b.n	8003de6 <_dtoa_r+0x2e>
 8004034:	2301      	movs	r3, #1
 8004036:	e7e0      	b.n	8003ffa <_dtoa_r+0x242>
 8004038:	2401      	movs	r4, #1
 800403a:	2300      	movs	r3, #0
 800403c:	9309      	str	r3, [sp, #36]	@ 0x24
 800403e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8004040:	f04f 33ff 	mov.w	r3, #4294967295
 8004044:	9300      	str	r3, [sp, #0]
 8004046:	9307      	str	r3, [sp, #28]
 8004048:	2200      	movs	r2, #0
 800404a:	2312      	movs	r3, #18
 800404c:	e7d0      	b.n	8003ff0 <_dtoa_r+0x238>
 800404e:	2301      	movs	r3, #1
 8004050:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004052:	e7f5      	b.n	8004040 <_dtoa_r+0x288>
 8004054:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004056:	9300      	str	r3, [sp, #0]
 8004058:	9307      	str	r3, [sp, #28]
 800405a:	e7d7      	b.n	800400c <_dtoa_r+0x254>
 800405c:	3101      	adds	r1, #1
 800405e:	0052      	lsls	r2, r2, #1
 8004060:	e7d8      	b.n	8004014 <_dtoa_r+0x25c>
 8004062:	bf00      	nop
 8004064:	f3af 8000 	nop.w
 8004068:	636f4361 	.word	0x636f4361
 800406c:	3fd287a7 	.word	0x3fd287a7
 8004070:	8b60c8b3 	.word	0x8b60c8b3
 8004074:	3fc68a28 	.word	0x3fc68a28
 8004078:	509f79fb 	.word	0x509f79fb
 800407c:	3fd34413 	.word	0x3fd34413
 8004080:	080068fd 	.word	0x080068fd
 8004084:	08006914 	.word	0x08006914
 8004088:	7ff00000 	.word	0x7ff00000
 800408c:	080068cd 	.word	0x080068cd
 8004090:	3ff80000 	.word	0x3ff80000
 8004094:	08006a10 	.word	0x08006a10
 8004098:	0800696c 	.word	0x0800696c
 800409c:	080068f9 	.word	0x080068f9
 80040a0:	080068cc 	.word	0x080068cc
 80040a4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80040a8:	6018      	str	r0, [r3, #0]
 80040aa:	9b07      	ldr	r3, [sp, #28]
 80040ac:	2b0e      	cmp	r3, #14
 80040ae:	f200 80a4 	bhi.w	80041fa <_dtoa_r+0x442>
 80040b2:	2c00      	cmp	r4, #0
 80040b4:	f000 80a1 	beq.w	80041fa <_dtoa_r+0x442>
 80040b8:	2f00      	cmp	r7, #0
 80040ba:	dd33      	ble.n	8004124 <_dtoa_r+0x36c>
 80040bc:	4bad      	ldr	r3, [pc, #692]	@ (8004374 <_dtoa_r+0x5bc>)
 80040be:	f007 020f 	and.w	r2, r7, #15
 80040c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80040c6:	ed93 7b00 	vldr	d7, [r3]
 80040ca:	05f8      	lsls	r0, r7, #23
 80040cc:	ed8d 7b04 	vstr	d7, [sp, #16]
 80040d0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80040d4:	d516      	bpl.n	8004104 <_dtoa_r+0x34c>
 80040d6:	4ba8      	ldr	r3, [pc, #672]	@ (8004378 <_dtoa_r+0x5c0>)
 80040d8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80040dc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80040e0:	f7fc fbbc 	bl	800085c <__aeabi_ddiv>
 80040e4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80040e8:	f004 040f 	and.w	r4, r4, #15
 80040ec:	2603      	movs	r6, #3
 80040ee:	4da2      	ldr	r5, [pc, #648]	@ (8004378 <_dtoa_r+0x5c0>)
 80040f0:	b954      	cbnz	r4, 8004108 <_dtoa_r+0x350>
 80040f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80040f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80040fa:	f7fc fbaf 	bl	800085c <__aeabi_ddiv>
 80040fe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004102:	e028      	b.n	8004156 <_dtoa_r+0x39e>
 8004104:	2602      	movs	r6, #2
 8004106:	e7f2      	b.n	80040ee <_dtoa_r+0x336>
 8004108:	07e1      	lsls	r1, r4, #31
 800410a:	d508      	bpl.n	800411e <_dtoa_r+0x366>
 800410c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8004110:	e9d5 2300 	ldrd	r2, r3, [r5]
 8004114:	f7fc fa78 	bl	8000608 <__aeabi_dmul>
 8004118:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800411c:	3601      	adds	r6, #1
 800411e:	1064      	asrs	r4, r4, #1
 8004120:	3508      	adds	r5, #8
 8004122:	e7e5      	b.n	80040f0 <_dtoa_r+0x338>
 8004124:	f000 80d2 	beq.w	80042cc <_dtoa_r+0x514>
 8004128:	427c      	negs	r4, r7
 800412a:	4b92      	ldr	r3, [pc, #584]	@ (8004374 <_dtoa_r+0x5bc>)
 800412c:	4d92      	ldr	r5, [pc, #584]	@ (8004378 <_dtoa_r+0x5c0>)
 800412e:	f004 020f 	and.w	r2, r4, #15
 8004132:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004136:	e9d3 2300 	ldrd	r2, r3, [r3]
 800413a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800413e:	f7fc fa63 	bl	8000608 <__aeabi_dmul>
 8004142:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004146:	1124      	asrs	r4, r4, #4
 8004148:	2300      	movs	r3, #0
 800414a:	2602      	movs	r6, #2
 800414c:	2c00      	cmp	r4, #0
 800414e:	f040 80b2 	bne.w	80042b6 <_dtoa_r+0x4fe>
 8004152:	2b00      	cmp	r3, #0
 8004154:	d1d3      	bne.n	80040fe <_dtoa_r+0x346>
 8004156:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8004158:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 800415c:	2b00      	cmp	r3, #0
 800415e:	f000 80b7 	beq.w	80042d0 <_dtoa_r+0x518>
 8004162:	4b86      	ldr	r3, [pc, #536]	@ (800437c <_dtoa_r+0x5c4>)
 8004164:	2200      	movs	r2, #0
 8004166:	4620      	mov	r0, r4
 8004168:	4629      	mov	r1, r5
 800416a:	f7fc fcbf 	bl	8000aec <__aeabi_dcmplt>
 800416e:	2800      	cmp	r0, #0
 8004170:	f000 80ae 	beq.w	80042d0 <_dtoa_r+0x518>
 8004174:	9b07      	ldr	r3, [sp, #28]
 8004176:	2b00      	cmp	r3, #0
 8004178:	f000 80aa 	beq.w	80042d0 <_dtoa_r+0x518>
 800417c:	9b00      	ldr	r3, [sp, #0]
 800417e:	2b00      	cmp	r3, #0
 8004180:	dd37      	ble.n	80041f2 <_dtoa_r+0x43a>
 8004182:	1e7b      	subs	r3, r7, #1
 8004184:	9304      	str	r3, [sp, #16]
 8004186:	4620      	mov	r0, r4
 8004188:	4b7d      	ldr	r3, [pc, #500]	@ (8004380 <_dtoa_r+0x5c8>)
 800418a:	2200      	movs	r2, #0
 800418c:	4629      	mov	r1, r5
 800418e:	f7fc fa3b 	bl	8000608 <__aeabi_dmul>
 8004192:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004196:	9c00      	ldr	r4, [sp, #0]
 8004198:	3601      	adds	r6, #1
 800419a:	4630      	mov	r0, r6
 800419c:	f7fc f9ca 	bl	8000534 <__aeabi_i2d>
 80041a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80041a4:	f7fc fa30 	bl	8000608 <__aeabi_dmul>
 80041a8:	4b76      	ldr	r3, [pc, #472]	@ (8004384 <_dtoa_r+0x5cc>)
 80041aa:	2200      	movs	r2, #0
 80041ac:	f7fc f876 	bl	800029c <__adddf3>
 80041b0:	4605      	mov	r5, r0
 80041b2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80041b6:	2c00      	cmp	r4, #0
 80041b8:	f040 808d 	bne.w	80042d6 <_dtoa_r+0x51e>
 80041bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80041c0:	4b71      	ldr	r3, [pc, #452]	@ (8004388 <_dtoa_r+0x5d0>)
 80041c2:	2200      	movs	r2, #0
 80041c4:	f7fc f868 	bl	8000298 <__aeabi_dsub>
 80041c8:	4602      	mov	r2, r0
 80041ca:	460b      	mov	r3, r1
 80041cc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80041d0:	462a      	mov	r2, r5
 80041d2:	4633      	mov	r3, r6
 80041d4:	f7fc fca8 	bl	8000b28 <__aeabi_dcmpgt>
 80041d8:	2800      	cmp	r0, #0
 80041da:	f040 828b 	bne.w	80046f4 <_dtoa_r+0x93c>
 80041de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80041e2:	462a      	mov	r2, r5
 80041e4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80041e8:	f7fc fc80 	bl	8000aec <__aeabi_dcmplt>
 80041ec:	2800      	cmp	r0, #0
 80041ee:	f040 8128 	bne.w	8004442 <_dtoa_r+0x68a>
 80041f2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80041f6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80041fa:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	f2c0 815a 	blt.w	80044b6 <_dtoa_r+0x6fe>
 8004202:	2f0e      	cmp	r7, #14
 8004204:	f300 8157 	bgt.w	80044b6 <_dtoa_r+0x6fe>
 8004208:	4b5a      	ldr	r3, [pc, #360]	@ (8004374 <_dtoa_r+0x5bc>)
 800420a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800420e:	ed93 7b00 	vldr	d7, [r3]
 8004212:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004214:	2b00      	cmp	r3, #0
 8004216:	ed8d 7b00 	vstr	d7, [sp]
 800421a:	da03      	bge.n	8004224 <_dtoa_r+0x46c>
 800421c:	9b07      	ldr	r3, [sp, #28]
 800421e:	2b00      	cmp	r3, #0
 8004220:	f340 8101 	ble.w	8004426 <_dtoa_r+0x66e>
 8004224:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8004228:	4656      	mov	r6, sl
 800422a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800422e:	4620      	mov	r0, r4
 8004230:	4629      	mov	r1, r5
 8004232:	f7fc fb13 	bl	800085c <__aeabi_ddiv>
 8004236:	f7fc fc97 	bl	8000b68 <__aeabi_d2iz>
 800423a:	4680      	mov	r8, r0
 800423c:	f7fc f97a 	bl	8000534 <__aeabi_i2d>
 8004240:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004244:	f7fc f9e0 	bl	8000608 <__aeabi_dmul>
 8004248:	4602      	mov	r2, r0
 800424a:	460b      	mov	r3, r1
 800424c:	4620      	mov	r0, r4
 800424e:	4629      	mov	r1, r5
 8004250:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8004254:	f7fc f820 	bl	8000298 <__aeabi_dsub>
 8004258:	f806 4b01 	strb.w	r4, [r6], #1
 800425c:	9d07      	ldr	r5, [sp, #28]
 800425e:	eba6 040a 	sub.w	r4, r6, sl
 8004262:	42a5      	cmp	r5, r4
 8004264:	4602      	mov	r2, r0
 8004266:	460b      	mov	r3, r1
 8004268:	f040 8117 	bne.w	800449a <_dtoa_r+0x6e2>
 800426c:	f7fc f816 	bl	800029c <__adddf3>
 8004270:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004274:	4604      	mov	r4, r0
 8004276:	460d      	mov	r5, r1
 8004278:	f7fc fc56 	bl	8000b28 <__aeabi_dcmpgt>
 800427c:	2800      	cmp	r0, #0
 800427e:	f040 80f9 	bne.w	8004474 <_dtoa_r+0x6bc>
 8004282:	e9dd 2300 	ldrd	r2, r3, [sp]
 8004286:	4620      	mov	r0, r4
 8004288:	4629      	mov	r1, r5
 800428a:	f7fc fc25 	bl	8000ad8 <__aeabi_dcmpeq>
 800428e:	b118      	cbz	r0, 8004298 <_dtoa_r+0x4e0>
 8004290:	f018 0f01 	tst.w	r8, #1
 8004294:	f040 80ee 	bne.w	8004474 <_dtoa_r+0x6bc>
 8004298:	4649      	mov	r1, r9
 800429a:	4658      	mov	r0, fp
 800429c:	f000 fc90 	bl	8004bc0 <_Bfree>
 80042a0:	2300      	movs	r3, #0
 80042a2:	7033      	strb	r3, [r6, #0]
 80042a4:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80042a6:	3701      	adds	r7, #1
 80042a8:	601f      	str	r7, [r3, #0]
 80042aa:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	f000 831d 	beq.w	80048ec <_dtoa_r+0xb34>
 80042b2:	601e      	str	r6, [r3, #0]
 80042b4:	e31a      	b.n	80048ec <_dtoa_r+0xb34>
 80042b6:	07e2      	lsls	r2, r4, #31
 80042b8:	d505      	bpl.n	80042c6 <_dtoa_r+0x50e>
 80042ba:	e9d5 2300 	ldrd	r2, r3, [r5]
 80042be:	f7fc f9a3 	bl	8000608 <__aeabi_dmul>
 80042c2:	3601      	adds	r6, #1
 80042c4:	2301      	movs	r3, #1
 80042c6:	1064      	asrs	r4, r4, #1
 80042c8:	3508      	adds	r5, #8
 80042ca:	e73f      	b.n	800414c <_dtoa_r+0x394>
 80042cc:	2602      	movs	r6, #2
 80042ce:	e742      	b.n	8004156 <_dtoa_r+0x39e>
 80042d0:	9c07      	ldr	r4, [sp, #28]
 80042d2:	9704      	str	r7, [sp, #16]
 80042d4:	e761      	b.n	800419a <_dtoa_r+0x3e2>
 80042d6:	4b27      	ldr	r3, [pc, #156]	@ (8004374 <_dtoa_r+0x5bc>)
 80042d8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80042da:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80042de:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80042e2:	4454      	add	r4, sl
 80042e4:	2900      	cmp	r1, #0
 80042e6:	d053      	beq.n	8004390 <_dtoa_r+0x5d8>
 80042e8:	4928      	ldr	r1, [pc, #160]	@ (800438c <_dtoa_r+0x5d4>)
 80042ea:	2000      	movs	r0, #0
 80042ec:	f7fc fab6 	bl	800085c <__aeabi_ddiv>
 80042f0:	4633      	mov	r3, r6
 80042f2:	462a      	mov	r2, r5
 80042f4:	f7fb ffd0 	bl	8000298 <__aeabi_dsub>
 80042f8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80042fc:	4656      	mov	r6, sl
 80042fe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004302:	f7fc fc31 	bl	8000b68 <__aeabi_d2iz>
 8004306:	4605      	mov	r5, r0
 8004308:	f7fc f914 	bl	8000534 <__aeabi_i2d>
 800430c:	4602      	mov	r2, r0
 800430e:	460b      	mov	r3, r1
 8004310:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8004314:	f7fb ffc0 	bl	8000298 <__aeabi_dsub>
 8004318:	3530      	adds	r5, #48	@ 0x30
 800431a:	4602      	mov	r2, r0
 800431c:	460b      	mov	r3, r1
 800431e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004322:	f806 5b01 	strb.w	r5, [r6], #1
 8004326:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800432a:	f7fc fbdf 	bl	8000aec <__aeabi_dcmplt>
 800432e:	2800      	cmp	r0, #0
 8004330:	d171      	bne.n	8004416 <_dtoa_r+0x65e>
 8004332:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004336:	4911      	ldr	r1, [pc, #68]	@ (800437c <_dtoa_r+0x5c4>)
 8004338:	2000      	movs	r0, #0
 800433a:	f7fb ffad 	bl	8000298 <__aeabi_dsub>
 800433e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8004342:	f7fc fbd3 	bl	8000aec <__aeabi_dcmplt>
 8004346:	2800      	cmp	r0, #0
 8004348:	f040 8095 	bne.w	8004476 <_dtoa_r+0x6be>
 800434c:	42a6      	cmp	r6, r4
 800434e:	f43f af50 	beq.w	80041f2 <_dtoa_r+0x43a>
 8004352:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8004356:	4b0a      	ldr	r3, [pc, #40]	@ (8004380 <_dtoa_r+0x5c8>)
 8004358:	2200      	movs	r2, #0
 800435a:	f7fc f955 	bl	8000608 <__aeabi_dmul>
 800435e:	4b08      	ldr	r3, [pc, #32]	@ (8004380 <_dtoa_r+0x5c8>)
 8004360:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8004364:	2200      	movs	r2, #0
 8004366:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800436a:	f7fc f94d 	bl	8000608 <__aeabi_dmul>
 800436e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004372:	e7c4      	b.n	80042fe <_dtoa_r+0x546>
 8004374:	08006a10 	.word	0x08006a10
 8004378:	080069e8 	.word	0x080069e8
 800437c:	3ff00000 	.word	0x3ff00000
 8004380:	40240000 	.word	0x40240000
 8004384:	401c0000 	.word	0x401c0000
 8004388:	40140000 	.word	0x40140000
 800438c:	3fe00000 	.word	0x3fe00000
 8004390:	4631      	mov	r1, r6
 8004392:	4628      	mov	r0, r5
 8004394:	f7fc f938 	bl	8000608 <__aeabi_dmul>
 8004398:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 800439c:	9415      	str	r4, [sp, #84]	@ 0x54
 800439e:	4656      	mov	r6, sl
 80043a0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80043a4:	f7fc fbe0 	bl	8000b68 <__aeabi_d2iz>
 80043a8:	4605      	mov	r5, r0
 80043aa:	f7fc f8c3 	bl	8000534 <__aeabi_i2d>
 80043ae:	4602      	mov	r2, r0
 80043b0:	460b      	mov	r3, r1
 80043b2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80043b6:	f7fb ff6f 	bl	8000298 <__aeabi_dsub>
 80043ba:	3530      	adds	r5, #48	@ 0x30
 80043bc:	f806 5b01 	strb.w	r5, [r6], #1
 80043c0:	4602      	mov	r2, r0
 80043c2:	460b      	mov	r3, r1
 80043c4:	42a6      	cmp	r6, r4
 80043c6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80043ca:	f04f 0200 	mov.w	r2, #0
 80043ce:	d124      	bne.n	800441a <_dtoa_r+0x662>
 80043d0:	4bac      	ldr	r3, [pc, #688]	@ (8004684 <_dtoa_r+0x8cc>)
 80043d2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80043d6:	f7fb ff61 	bl	800029c <__adddf3>
 80043da:	4602      	mov	r2, r0
 80043dc:	460b      	mov	r3, r1
 80043de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80043e2:	f7fc fba1 	bl	8000b28 <__aeabi_dcmpgt>
 80043e6:	2800      	cmp	r0, #0
 80043e8:	d145      	bne.n	8004476 <_dtoa_r+0x6be>
 80043ea:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80043ee:	49a5      	ldr	r1, [pc, #660]	@ (8004684 <_dtoa_r+0x8cc>)
 80043f0:	2000      	movs	r0, #0
 80043f2:	f7fb ff51 	bl	8000298 <__aeabi_dsub>
 80043f6:	4602      	mov	r2, r0
 80043f8:	460b      	mov	r3, r1
 80043fa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80043fe:	f7fc fb75 	bl	8000aec <__aeabi_dcmplt>
 8004402:	2800      	cmp	r0, #0
 8004404:	f43f aef5 	beq.w	80041f2 <_dtoa_r+0x43a>
 8004408:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800440a:	1e73      	subs	r3, r6, #1
 800440c:	9315      	str	r3, [sp, #84]	@ 0x54
 800440e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8004412:	2b30      	cmp	r3, #48	@ 0x30
 8004414:	d0f8      	beq.n	8004408 <_dtoa_r+0x650>
 8004416:	9f04      	ldr	r7, [sp, #16]
 8004418:	e73e      	b.n	8004298 <_dtoa_r+0x4e0>
 800441a:	4b9b      	ldr	r3, [pc, #620]	@ (8004688 <_dtoa_r+0x8d0>)
 800441c:	f7fc f8f4 	bl	8000608 <__aeabi_dmul>
 8004420:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8004424:	e7bc      	b.n	80043a0 <_dtoa_r+0x5e8>
 8004426:	d10c      	bne.n	8004442 <_dtoa_r+0x68a>
 8004428:	4b98      	ldr	r3, [pc, #608]	@ (800468c <_dtoa_r+0x8d4>)
 800442a:	2200      	movs	r2, #0
 800442c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8004430:	f7fc f8ea 	bl	8000608 <__aeabi_dmul>
 8004434:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8004438:	f7fc fb6c 	bl	8000b14 <__aeabi_dcmpge>
 800443c:	2800      	cmp	r0, #0
 800443e:	f000 8157 	beq.w	80046f0 <_dtoa_r+0x938>
 8004442:	2400      	movs	r4, #0
 8004444:	4625      	mov	r5, r4
 8004446:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8004448:	43db      	mvns	r3, r3
 800444a:	9304      	str	r3, [sp, #16]
 800444c:	4656      	mov	r6, sl
 800444e:	2700      	movs	r7, #0
 8004450:	4621      	mov	r1, r4
 8004452:	4658      	mov	r0, fp
 8004454:	f000 fbb4 	bl	8004bc0 <_Bfree>
 8004458:	2d00      	cmp	r5, #0
 800445a:	d0dc      	beq.n	8004416 <_dtoa_r+0x65e>
 800445c:	b12f      	cbz	r7, 800446a <_dtoa_r+0x6b2>
 800445e:	42af      	cmp	r7, r5
 8004460:	d003      	beq.n	800446a <_dtoa_r+0x6b2>
 8004462:	4639      	mov	r1, r7
 8004464:	4658      	mov	r0, fp
 8004466:	f000 fbab 	bl	8004bc0 <_Bfree>
 800446a:	4629      	mov	r1, r5
 800446c:	4658      	mov	r0, fp
 800446e:	f000 fba7 	bl	8004bc0 <_Bfree>
 8004472:	e7d0      	b.n	8004416 <_dtoa_r+0x65e>
 8004474:	9704      	str	r7, [sp, #16]
 8004476:	4633      	mov	r3, r6
 8004478:	461e      	mov	r6, r3
 800447a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800447e:	2a39      	cmp	r2, #57	@ 0x39
 8004480:	d107      	bne.n	8004492 <_dtoa_r+0x6da>
 8004482:	459a      	cmp	sl, r3
 8004484:	d1f8      	bne.n	8004478 <_dtoa_r+0x6c0>
 8004486:	9a04      	ldr	r2, [sp, #16]
 8004488:	3201      	adds	r2, #1
 800448a:	9204      	str	r2, [sp, #16]
 800448c:	2230      	movs	r2, #48	@ 0x30
 800448e:	f88a 2000 	strb.w	r2, [sl]
 8004492:	781a      	ldrb	r2, [r3, #0]
 8004494:	3201      	adds	r2, #1
 8004496:	701a      	strb	r2, [r3, #0]
 8004498:	e7bd      	b.n	8004416 <_dtoa_r+0x65e>
 800449a:	4b7b      	ldr	r3, [pc, #492]	@ (8004688 <_dtoa_r+0x8d0>)
 800449c:	2200      	movs	r2, #0
 800449e:	f7fc f8b3 	bl	8000608 <__aeabi_dmul>
 80044a2:	2200      	movs	r2, #0
 80044a4:	2300      	movs	r3, #0
 80044a6:	4604      	mov	r4, r0
 80044a8:	460d      	mov	r5, r1
 80044aa:	f7fc fb15 	bl	8000ad8 <__aeabi_dcmpeq>
 80044ae:	2800      	cmp	r0, #0
 80044b0:	f43f aebb 	beq.w	800422a <_dtoa_r+0x472>
 80044b4:	e6f0      	b.n	8004298 <_dtoa_r+0x4e0>
 80044b6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80044b8:	2a00      	cmp	r2, #0
 80044ba:	f000 80db 	beq.w	8004674 <_dtoa_r+0x8bc>
 80044be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80044c0:	2a01      	cmp	r2, #1
 80044c2:	f300 80bf 	bgt.w	8004644 <_dtoa_r+0x88c>
 80044c6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80044c8:	2a00      	cmp	r2, #0
 80044ca:	f000 80b7 	beq.w	800463c <_dtoa_r+0x884>
 80044ce:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80044d2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80044d4:	4646      	mov	r6, r8
 80044d6:	9a08      	ldr	r2, [sp, #32]
 80044d8:	2101      	movs	r1, #1
 80044da:	441a      	add	r2, r3
 80044dc:	4658      	mov	r0, fp
 80044de:	4498      	add	r8, r3
 80044e0:	9208      	str	r2, [sp, #32]
 80044e2:	f000 fc21 	bl	8004d28 <__i2b>
 80044e6:	4605      	mov	r5, r0
 80044e8:	b15e      	cbz	r6, 8004502 <_dtoa_r+0x74a>
 80044ea:	9b08      	ldr	r3, [sp, #32]
 80044ec:	2b00      	cmp	r3, #0
 80044ee:	dd08      	ble.n	8004502 <_dtoa_r+0x74a>
 80044f0:	42b3      	cmp	r3, r6
 80044f2:	9a08      	ldr	r2, [sp, #32]
 80044f4:	bfa8      	it	ge
 80044f6:	4633      	movge	r3, r6
 80044f8:	eba8 0803 	sub.w	r8, r8, r3
 80044fc:	1af6      	subs	r6, r6, r3
 80044fe:	1ad3      	subs	r3, r2, r3
 8004500:	9308      	str	r3, [sp, #32]
 8004502:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004504:	b1f3      	cbz	r3, 8004544 <_dtoa_r+0x78c>
 8004506:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004508:	2b00      	cmp	r3, #0
 800450a:	f000 80b7 	beq.w	800467c <_dtoa_r+0x8c4>
 800450e:	b18c      	cbz	r4, 8004534 <_dtoa_r+0x77c>
 8004510:	4629      	mov	r1, r5
 8004512:	4622      	mov	r2, r4
 8004514:	4658      	mov	r0, fp
 8004516:	f000 fcc7 	bl	8004ea8 <__pow5mult>
 800451a:	464a      	mov	r2, r9
 800451c:	4601      	mov	r1, r0
 800451e:	4605      	mov	r5, r0
 8004520:	4658      	mov	r0, fp
 8004522:	f000 fc17 	bl	8004d54 <__multiply>
 8004526:	4649      	mov	r1, r9
 8004528:	9004      	str	r0, [sp, #16]
 800452a:	4658      	mov	r0, fp
 800452c:	f000 fb48 	bl	8004bc0 <_Bfree>
 8004530:	9b04      	ldr	r3, [sp, #16]
 8004532:	4699      	mov	r9, r3
 8004534:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004536:	1b1a      	subs	r2, r3, r4
 8004538:	d004      	beq.n	8004544 <_dtoa_r+0x78c>
 800453a:	4649      	mov	r1, r9
 800453c:	4658      	mov	r0, fp
 800453e:	f000 fcb3 	bl	8004ea8 <__pow5mult>
 8004542:	4681      	mov	r9, r0
 8004544:	2101      	movs	r1, #1
 8004546:	4658      	mov	r0, fp
 8004548:	f000 fbee 	bl	8004d28 <__i2b>
 800454c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800454e:	4604      	mov	r4, r0
 8004550:	2b00      	cmp	r3, #0
 8004552:	f000 81cf 	beq.w	80048f4 <_dtoa_r+0xb3c>
 8004556:	461a      	mov	r2, r3
 8004558:	4601      	mov	r1, r0
 800455a:	4658      	mov	r0, fp
 800455c:	f000 fca4 	bl	8004ea8 <__pow5mult>
 8004560:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004562:	2b01      	cmp	r3, #1
 8004564:	4604      	mov	r4, r0
 8004566:	f300 8095 	bgt.w	8004694 <_dtoa_r+0x8dc>
 800456a:	9b02      	ldr	r3, [sp, #8]
 800456c:	2b00      	cmp	r3, #0
 800456e:	f040 8087 	bne.w	8004680 <_dtoa_r+0x8c8>
 8004572:	9b03      	ldr	r3, [sp, #12]
 8004574:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004578:	2b00      	cmp	r3, #0
 800457a:	f040 8089 	bne.w	8004690 <_dtoa_r+0x8d8>
 800457e:	9b03      	ldr	r3, [sp, #12]
 8004580:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004584:	0d1b      	lsrs	r3, r3, #20
 8004586:	051b      	lsls	r3, r3, #20
 8004588:	b12b      	cbz	r3, 8004596 <_dtoa_r+0x7de>
 800458a:	9b08      	ldr	r3, [sp, #32]
 800458c:	3301      	adds	r3, #1
 800458e:	9308      	str	r3, [sp, #32]
 8004590:	f108 0801 	add.w	r8, r8, #1
 8004594:	2301      	movs	r3, #1
 8004596:	930a      	str	r3, [sp, #40]	@ 0x28
 8004598:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800459a:	2b00      	cmp	r3, #0
 800459c:	f000 81b0 	beq.w	8004900 <_dtoa_r+0xb48>
 80045a0:	6923      	ldr	r3, [r4, #16]
 80045a2:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80045a6:	6918      	ldr	r0, [r3, #16]
 80045a8:	f000 fb72 	bl	8004c90 <__hi0bits>
 80045ac:	f1c0 0020 	rsb	r0, r0, #32
 80045b0:	9b08      	ldr	r3, [sp, #32]
 80045b2:	4418      	add	r0, r3
 80045b4:	f010 001f 	ands.w	r0, r0, #31
 80045b8:	d077      	beq.n	80046aa <_dtoa_r+0x8f2>
 80045ba:	f1c0 0320 	rsb	r3, r0, #32
 80045be:	2b04      	cmp	r3, #4
 80045c0:	dd6b      	ble.n	800469a <_dtoa_r+0x8e2>
 80045c2:	9b08      	ldr	r3, [sp, #32]
 80045c4:	f1c0 001c 	rsb	r0, r0, #28
 80045c8:	4403      	add	r3, r0
 80045ca:	4480      	add	r8, r0
 80045cc:	4406      	add	r6, r0
 80045ce:	9308      	str	r3, [sp, #32]
 80045d0:	f1b8 0f00 	cmp.w	r8, #0
 80045d4:	dd05      	ble.n	80045e2 <_dtoa_r+0x82a>
 80045d6:	4649      	mov	r1, r9
 80045d8:	4642      	mov	r2, r8
 80045da:	4658      	mov	r0, fp
 80045dc:	f000 fcbe 	bl	8004f5c <__lshift>
 80045e0:	4681      	mov	r9, r0
 80045e2:	9b08      	ldr	r3, [sp, #32]
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	dd05      	ble.n	80045f4 <_dtoa_r+0x83c>
 80045e8:	4621      	mov	r1, r4
 80045ea:	461a      	mov	r2, r3
 80045ec:	4658      	mov	r0, fp
 80045ee:	f000 fcb5 	bl	8004f5c <__lshift>
 80045f2:	4604      	mov	r4, r0
 80045f4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d059      	beq.n	80046ae <_dtoa_r+0x8f6>
 80045fa:	4621      	mov	r1, r4
 80045fc:	4648      	mov	r0, r9
 80045fe:	f000 fd19 	bl	8005034 <__mcmp>
 8004602:	2800      	cmp	r0, #0
 8004604:	da53      	bge.n	80046ae <_dtoa_r+0x8f6>
 8004606:	1e7b      	subs	r3, r7, #1
 8004608:	9304      	str	r3, [sp, #16]
 800460a:	4649      	mov	r1, r9
 800460c:	2300      	movs	r3, #0
 800460e:	220a      	movs	r2, #10
 8004610:	4658      	mov	r0, fp
 8004612:	f000 faf7 	bl	8004c04 <__multadd>
 8004616:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004618:	4681      	mov	r9, r0
 800461a:	2b00      	cmp	r3, #0
 800461c:	f000 8172 	beq.w	8004904 <_dtoa_r+0xb4c>
 8004620:	2300      	movs	r3, #0
 8004622:	4629      	mov	r1, r5
 8004624:	220a      	movs	r2, #10
 8004626:	4658      	mov	r0, fp
 8004628:	f000 faec 	bl	8004c04 <__multadd>
 800462c:	9b00      	ldr	r3, [sp, #0]
 800462e:	2b00      	cmp	r3, #0
 8004630:	4605      	mov	r5, r0
 8004632:	dc67      	bgt.n	8004704 <_dtoa_r+0x94c>
 8004634:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004636:	2b02      	cmp	r3, #2
 8004638:	dc41      	bgt.n	80046be <_dtoa_r+0x906>
 800463a:	e063      	b.n	8004704 <_dtoa_r+0x94c>
 800463c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800463e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8004642:	e746      	b.n	80044d2 <_dtoa_r+0x71a>
 8004644:	9b07      	ldr	r3, [sp, #28]
 8004646:	1e5c      	subs	r4, r3, #1
 8004648:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800464a:	42a3      	cmp	r3, r4
 800464c:	bfbf      	itttt	lt
 800464e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8004650:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8004652:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8004654:	1ae3      	sublt	r3, r4, r3
 8004656:	bfb4      	ite	lt
 8004658:	18d2      	addlt	r2, r2, r3
 800465a:	1b1c      	subge	r4, r3, r4
 800465c:	9b07      	ldr	r3, [sp, #28]
 800465e:	bfbc      	itt	lt
 8004660:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8004662:	2400      	movlt	r4, #0
 8004664:	2b00      	cmp	r3, #0
 8004666:	bfb5      	itete	lt
 8004668:	eba8 0603 	sublt.w	r6, r8, r3
 800466c:	9b07      	ldrge	r3, [sp, #28]
 800466e:	2300      	movlt	r3, #0
 8004670:	4646      	movge	r6, r8
 8004672:	e730      	b.n	80044d6 <_dtoa_r+0x71e>
 8004674:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8004676:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8004678:	4646      	mov	r6, r8
 800467a:	e735      	b.n	80044e8 <_dtoa_r+0x730>
 800467c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800467e:	e75c      	b.n	800453a <_dtoa_r+0x782>
 8004680:	2300      	movs	r3, #0
 8004682:	e788      	b.n	8004596 <_dtoa_r+0x7de>
 8004684:	3fe00000 	.word	0x3fe00000
 8004688:	40240000 	.word	0x40240000
 800468c:	40140000 	.word	0x40140000
 8004690:	9b02      	ldr	r3, [sp, #8]
 8004692:	e780      	b.n	8004596 <_dtoa_r+0x7de>
 8004694:	2300      	movs	r3, #0
 8004696:	930a      	str	r3, [sp, #40]	@ 0x28
 8004698:	e782      	b.n	80045a0 <_dtoa_r+0x7e8>
 800469a:	d099      	beq.n	80045d0 <_dtoa_r+0x818>
 800469c:	9a08      	ldr	r2, [sp, #32]
 800469e:	331c      	adds	r3, #28
 80046a0:	441a      	add	r2, r3
 80046a2:	4498      	add	r8, r3
 80046a4:	441e      	add	r6, r3
 80046a6:	9208      	str	r2, [sp, #32]
 80046a8:	e792      	b.n	80045d0 <_dtoa_r+0x818>
 80046aa:	4603      	mov	r3, r0
 80046ac:	e7f6      	b.n	800469c <_dtoa_r+0x8e4>
 80046ae:	9b07      	ldr	r3, [sp, #28]
 80046b0:	9704      	str	r7, [sp, #16]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	dc20      	bgt.n	80046f8 <_dtoa_r+0x940>
 80046b6:	9300      	str	r3, [sp, #0]
 80046b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80046ba:	2b02      	cmp	r3, #2
 80046bc:	dd1e      	ble.n	80046fc <_dtoa_r+0x944>
 80046be:	9b00      	ldr	r3, [sp, #0]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	f47f aec0 	bne.w	8004446 <_dtoa_r+0x68e>
 80046c6:	4621      	mov	r1, r4
 80046c8:	2205      	movs	r2, #5
 80046ca:	4658      	mov	r0, fp
 80046cc:	f000 fa9a 	bl	8004c04 <__multadd>
 80046d0:	4601      	mov	r1, r0
 80046d2:	4604      	mov	r4, r0
 80046d4:	4648      	mov	r0, r9
 80046d6:	f000 fcad 	bl	8005034 <__mcmp>
 80046da:	2800      	cmp	r0, #0
 80046dc:	f77f aeb3 	ble.w	8004446 <_dtoa_r+0x68e>
 80046e0:	4656      	mov	r6, sl
 80046e2:	2331      	movs	r3, #49	@ 0x31
 80046e4:	f806 3b01 	strb.w	r3, [r6], #1
 80046e8:	9b04      	ldr	r3, [sp, #16]
 80046ea:	3301      	adds	r3, #1
 80046ec:	9304      	str	r3, [sp, #16]
 80046ee:	e6ae      	b.n	800444e <_dtoa_r+0x696>
 80046f0:	9c07      	ldr	r4, [sp, #28]
 80046f2:	9704      	str	r7, [sp, #16]
 80046f4:	4625      	mov	r5, r4
 80046f6:	e7f3      	b.n	80046e0 <_dtoa_r+0x928>
 80046f8:	9b07      	ldr	r3, [sp, #28]
 80046fa:	9300      	str	r3, [sp, #0]
 80046fc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80046fe:	2b00      	cmp	r3, #0
 8004700:	f000 8104 	beq.w	800490c <_dtoa_r+0xb54>
 8004704:	2e00      	cmp	r6, #0
 8004706:	dd05      	ble.n	8004714 <_dtoa_r+0x95c>
 8004708:	4629      	mov	r1, r5
 800470a:	4632      	mov	r2, r6
 800470c:	4658      	mov	r0, fp
 800470e:	f000 fc25 	bl	8004f5c <__lshift>
 8004712:	4605      	mov	r5, r0
 8004714:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8004716:	2b00      	cmp	r3, #0
 8004718:	d05a      	beq.n	80047d0 <_dtoa_r+0xa18>
 800471a:	6869      	ldr	r1, [r5, #4]
 800471c:	4658      	mov	r0, fp
 800471e:	f000 fa0f 	bl	8004b40 <_Balloc>
 8004722:	4606      	mov	r6, r0
 8004724:	b928      	cbnz	r0, 8004732 <_dtoa_r+0x97a>
 8004726:	4b84      	ldr	r3, [pc, #528]	@ (8004938 <_dtoa_r+0xb80>)
 8004728:	4602      	mov	r2, r0
 800472a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800472e:	f7ff bb5a 	b.w	8003de6 <_dtoa_r+0x2e>
 8004732:	692a      	ldr	r2, [r5, #16]
 8004734:	3202      	adds	r2, #2
 8004736:	0092      	lsls	r2, r2, #2
 8004738:	f105 010c 	add.w	r1, r5, #12
 800473c:	300c      	adds	r0, #12
 800473e:	f000 ffaf 	bl	80056a0 <memcpy>
 8004742:	2201      	movs	r2, #1
 8004744:	4631      	mov	r1, r6
 8004746:	4658      	mov	r0, fp
 8004748:	f000 fc08 	bl	8004f5c <__lshift>
 800474c:	f10a 0301 	add.w	r3, sl, #1
 8004750:	9307      	str	r3, [sp, #28]
 8004752:	9b00      	ldr	r3, [sp, #0]
 8004754:	4453      	add	r3, sl
 8004756:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004758:	9b02      	ldr	r3, [sp, #8]
 800475a:	f003 0301 	and.w	r3, r3, #1
 800475e:	462f      	mov	r7, r5
 8004760:	930a      	str	r3, [sp, #40]	@ 0x28
 8004762:	4605      	mov	r5, r0
 8004764:	9b07      	ldr	r3, [sp, #28]
 8004766:	4621      	mov	r1, r4
 8004768:	3b01      	subs	r3, #1
 800476a:	4648      	mov	r0, r9
 800476c:	9300      	str	r3, [sp, #0]
 800476e:	f7ff fa98 	bl	8003ca2 <quorem>
 8004772:	4639      	mov	r1, r7
 8004774:	9002      	str	r0, [sp, #8]
 8004776:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800477a:	4648      	mov	r0, r9
 800477c:	f000 fc5a 	bl	8005034 <__mcmp>
 8004780:	462a      	mov	r2, r5
 8004782:	9008      	str	r0, [sp, #32]
 8004784:	4621      	mov	r1, r4
 8004786:	4658      	mov	r0, fp
 8004788:	f000 fc70 	bl	800506c <__mdiff>
 800478c:	68c2      	ldr	r2, [r0, #12]
 800478e:	4606      	mov	r6, r0
 8004790:	bb02      	cbnz	r2, 80047d4 <_dtoa_r+0xa1c>
 8004792:	4601      	mov	r1, r0
 8004794:	4648      	mov	r0, r9
 8004796:	f000 fc4d 	bl	8005034 <__mcmp>
 800479a:	4602      	mov	r2, r0
 800479c:	4631      	mov	r1, r6
 800479e:	4658      	mov	r0, fp
 80047a0:	920e      	str	r2, [sp, #56]	@ 0x38
 80047a2:	f000 fa0d 	bl	8004bc0 <_Bfree>
 80047a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80047a8:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80047aa:	9e07      	ldr	r6, [sp, #28]
 80047ac:	ea43 0102 	orr.w	r1, r3, r2
 80047b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80047b2:	4319      	orrs	r1, r3
 80047b4:	d110      	bne.n	80047d8 <_dtoa_r+0xa20>
 80047b6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80047ba:	d029      	beq.n	8004810 <_dtoa_r+0xa58>
 80047bc:	9b08      	ldr	r3, [sp, #32]
 80047be:	2b00      	cmp	r3, #0
 80047c0:	dd02      	ble.n	80047c8 <_dtoa_r+0xa10>
 80047c2:	9b02      	ldr	r3, [sp, #8]
 80047c4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80047c8:	9b00      	ldr	r3, [sp, #0]
 80047ca:	f883 8000 	strb.w	r8, [r3]
 80047ce:	e63f      	b.n	8004450 <_dtoa_r+0x698>
 80047d0:	4628      	mov	r0, r5
 80047d2:	e7bb      	b.n	800474c <_dtoa_r+0x994>
 80047d4:	2201      	movs	r2, #1
 80047d6:	e7e1      	b.n	800479c <_dtoa_r+0x9e4>
 80047d8:	9b08      	ldr	r3, [sp, #32]
 80047da:	2b00      	cmp	r3, #0
 80047dc:	db04      	blt.n	80047e8 <_dtoa_r+0xa30>
 80047de:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80047e0:	430b      	orrs	r3, r1
 80047e2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80047e4:	430b      	orrs	r3, r1
 80047e6:	d120      	bne.n	800482a <_dtoa_r+0xa72>
 80047e8:	2a00      	cmp	r2, #0
 80047ea:	dded      	ble.n	80047c8 <_dtoa_r+0xa10>
 80047ec:	4649      	mov	r1, r9
 80047ee:	2201      	movs	r2, #1
 80047f0:	4658      	mov	r0, fp
 80047f2:	f000 fbb3 	bl	8004f5c <__lshift>
 80047f6:	4621      	mov	r1, r4
 80047f8:	4681      	mov	r9, r0
 80047fa:	f000 fc1b 	bl	8005034 <__mcmp>
 80047fe:	2800      	cmp	r0, #0
 8004800:	dc03      	bgt.n	800480a <_dtoa_r+0xa52>
 8004802:	d1e1      	bne.n	80047c8 <_dtoa_r+0xa10>
 8004804:	f018 0f01 	tst.w	r8, #1
 8004808:	d0de      	beq.n	80047c8 <_dtoa_r+0xa10>
 800480a:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 800480e:	d1d8      	bne.n	80047c2 <_dtoa_r+0xa0a>
 8004810:	9a00      	ldr	r2, [sp, #0]
 8004812:	2339      	movs	r3, #57	@ 0x39
 8004814:	7013      	strb	r3, [r2, #0]
 8004816:	4633      	mov	r3, r6
 8004818:	461e      	mov	r6, r3
 800481a:	3b01      	subs	r3, #1
 800481c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8004820:	2a39      	cmp	r2, #57	@ 0x39
 8004822:	d052      	beq.n	80048ca <_dtoa_r+0xb12>
 8004824:	3201      	adds	r2, #1
 8004826:	701a      	strb	r2, [r3, #0]
 8004828:	e612      	b.n	8004450 <_dtoa_r+0x698>
 800482a:	2a00      	cmp	r2, #0
 800482c:	dd07      	ble.n	800483e <_dtoa_r+0xa86>
 800482e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8004832:	d0ed      	beq.n	8004810 <_dtoa_r+0xa58>
 8004834:	9a00      	ldr	r2, [sp, #0]
 8004836:	f108 0301 	add.w	r3, r8, #1
 800483a:	7013      	strb	r3, [r2, #0]
 800483c:	e608      	b.n	8004450 <_dtoa_r+0x698>
 800483e:	9b07      	ldr	r3, [sp, #28]
 8004840:	9a07      	ldr	r2, [sp, #28]
 8004842:	f803 8c01 	strb.w	r8, [r3, #-1]
 8004846:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8004848:	4293      	cmp	r3, r2
 800484a:	d028      	beq.n	800489e <_dtoa_r+0xae6>
 800484c:	4649      	mov	r1, r9
 800484e:	2300      	movs	r3, #0
 8004850:	220a      	movs	r2, #10
 8004852:	4658      	mov	r0, fp
 8004854:	f000 f9d6 	bl	8004c04 <__multadd>
 8004858:	42af      	cmp	r7, r5
 800485a:	4681      	mov	r9, r0
 800485c:	f04f 0300 	mov.w	r3, #0
 8004860:	f04f 020a 	mov.w	r2, #10
 8004864:	4639      	mov	r1, r7
 8004866:	4658      	mov	r0, fp
 8004868:	d107      	bne.n	800487a <_dtoa_r+0xac2>
 800486a:	f000 f9cb 	bl	8004c04 <__multadd>
 800486e:	4607      	mov	r7, r0
 8004870:	4605      	mov	r5, r0
 8004872:	9b07      	ldr	r3, [sp, #28]
 8004874:	3301      	adds	r3, #1
 8004876:	9307      	str	r3, [sp, #28]
 8004878:	e774      	b.n	8004764 <_dtoa_r+0x9ac>
 800487a:	f000 f9c3 	bl	8004c04 <__multadd>
 800487e:	4629      	mov	r1, r5
 8004880:	4607      	mov	r7, r0
 8004882:	2300      	movs	r3, #0
 8004884:	220a      	movs	r2, #10
 8004886:	4658      	mov	r0, fp
 8004888:	f000 f9bc 	bl	8004c04 <__multadd>
 800488c:	4605      	mov	r5, r0
 800488e:	e7f0      	b.n	8004872 <_dtoa_r+0xaba>
 8004890:	9b00      	ldr	r3, [sp, #0]
 8004892:	2b00      	cmp	r3, #0
 8004894:	bfcc      	ite	gt
 8004896:	461e      	movgt	r6, r3
 8004898:	2601      	movle	r6, #1
 800489a:	4456      	add	r6, sl
 800489c:	2700      	movs	r7, #0
 800489e:	4649      	mov	r1, r9
 80048a0:	2201      	movs	r2, #1
 80048a2:	4658      	mov	r0, fp
 80048a4:	f000 fb5a 	bl	8004f5c <__lshift>
 80048a8:	4621      	mov	r1, r4
 80048aa:	4681      	mov	r9, r0
 80048ac:	f000 fbc2 	bl	8005034 <__mcmp>
 80048b0:	2800      	cmp	r0, #0
 80048b2:	dcb0      	bgt.n	8004816 <_dtoa_r+0xa5e>
 80048b4:	d102      	bne.n	80048bc <_dtoa_r+0xb04>
 80048b6:	f018 0f01 	tst.w	r8, #1
 80048ba:	d1ac      	bne.n	8004816 <_dtoa_r+0xa5e>
 80048bc:	4633      	mov	r3, r6
 80048be:	461e      	mov	r6, r3
 80048c0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80048c4:	2a30      	cmp	r2, #48	@ 0x30
 80048c6:	d0fa      	beq.n	80048be <_dtoa_r+0xb06>
 80048c8:	e5c2      	b.n	8004450 <_dtoa_r+0x698>
 80048ca:	459a      	cmp	sl, r3
 80048cc:	d1a4      	bne.n	8004818 <_dtoa_r+0xa60>
 80048ce:	9b04      	ldr	r3, [sp, #16]
 80048d0:	3301      	adds	r3, #1
 80048d2:	9304      	str	r3, [sp, #16]
 80048d4:	2331      	movs	r3, #49	@ 0x31
 80048d6:	f88a 3000 	strb.w	r3, [sl]
 80048da:	e5b9      	b.n	8004450 <_dtoa_r+0x698>
 80048dc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80048de:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 800493c <_dtoa_r+0xb84>
 80048e2:	b11b      	cbz	r3, 80048ec <_dtoa_r+0xb34>
 80048e4:	f10a 0308 	add.w	r3, sl, #8
 80048e8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 80048ea:	6013      	str	r3, [r2, #0]
 80048ec:	4650      	mov	r0, sl
 80048ee:	b019      	add	sp, #100	@ 0x64
 80048f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80048f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80048f6:	2b01      	cmp	r3, #1
 80048f8:	f77f ae37 	ble.w	800456a <_dtoa_r+0x7b2>
 80048fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80048fe:	930a      	str	r3, [sp, #40]	@ 0x28
 8004900:	2001      	movs	r0, #1
 8004902:	e655      	b.n	80045b0 <_dtoa_r+0x7f8>
 8004904:	9b00      	ldr	r3, [sp, #0]
 8004906:	2b00      	cmp	r3, #0
 8004908:	f77f aed6 	ble.w	80046b8 <_dtoa_r+0x900>
 800490c:	4656      	mov	r6, sl
 800490e:	4621      	mov	r1, r4
 8004910:	4648      	mov	r0, r9
 8004912:	f7ff f9c6 	bl	8003ca2 <quorem>
 8004916:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 800491a:	f806 8b01 	strb.w	r8, [r6], #1
 800491e:	9b00      	ldr	r3, [sp, #0]
 8004920:	eba6 020a 	sub.w	r2, r6, sl
 8004924:	4293      	cmp	r3, r2
 8004926:	ddb3      	ble.n	8004890 <_dtoa_r+0xad8>
 8004928:	4649      	mov	r1, r9
 800492a:	2300      	movs	r3, #0
 800492c:	220a      	movs	r2, #10
 800492e:	4658      	mov	r0, fp
 8004930:	f000 f968 	bl	8004c04 <__multadd>
 8004934:	4681      	mov	r9, r0
 8004936:	e7ea      	b.n	800490e <_dtoa_r+0xb56>
 8004938:	0800696c 	.word	0x0800696c
 800493c:	080068f0 	.word	0x080068f0

08004940 <_free_r>:
 8004940:	b538      	push	{r3, r4, r5, lr}
 8004942:	4605      	mov	r5, r0
 8004944:	2900      	cmp	r1, #0
 8004946:	d041      	beq.n	80049cc <_free_r+0x8c>
 8004948:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800494c:	1f0c      	subs	r4, r1, #4
 800494e:	2b00      	cmp	r3, #0
 8004950:	bfb8      	it	lt
 8004952:	18e4      	addlt	r4, r4, r3
 8004954:	f000 f8e8 	bl	8004b28 <__malloc_lock>
 8004958:	4a1d      	ldr	r2, [pc, #116]	@ (80049d0 <_free_r+0x90>)
 800495a:	6813      	ldr	r3, [r2, #0]
 800495c:	b933      	cbnz	r3, 800496c <_free_r+0x2c>
 800495e:	6063      	str	r3, [r4, #4]
 8004960:	6014      	str	r4, [r2, #0]
 8004962:	4628      	mov	r0, r5
 8004964:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004968:	f000 b8e4 	b.w	8004b34 <__malloc_unlock>
 800496c:	42a3      	cmp	r3, r4
 800496e:	d908      	bls.n	8004982 <_free_r+0x42>
 8004970:	6820      	ldr	r0, [r4, #0]
 8004972:	1821      	adds	r1, r4, r0
 8004974:	428b      	cmp	r3, r1
 8004976:	bf01      	itttt	eq
 8004978:	6819      	ldreq	r1, [r3, #0]
 800497a:	685b      	ldreq	r3, [r3, #4]
 800497c:	1809      	addeq	r1, r1, r0
 800497e:	6021      	streq	r1, [r4, #0]
 8004980:	e7ed      	b.n	800495e <_free_r+0x1e>
 8004982:	461a      	mov	r2, r3
 8004984:	685b      	ldr	r3, [r3, #4]
 8004986:	b10b      	cbz	r3, 800498c <_free_r+0x4c>
 8004988:	42a3      	cmp	r3, r4
 800498a:	d9fa      	bls.n	8004982 <_free_r+0x42>
 800498c:	6811      	ldr	r1, [r2, #0]
 800498e:	1850      	adds	r0, r2, r1
 8004990:	42a0      	cmp	r0, r4
 8004992:	d10b      	bne.n	80049ac <_free_r+0x6c>
 8004994:	6820      	ldr	r0, [r4, #0]
 8004996:	4401      	add	r1, r0
 8004998:	1850      	adds	r0, r2, r1
 800499a:	4283      	cmp	r3, r0
 800499c:	6011      	str	r1, [r2, #0]
 800499e:	d1e0      	bne.n	8004962 <_free_r+0x22>
 80049a0:	6818      	ldr	r0, [r3, #0]
 80049a2:	685b      	ldr	r3, [r3, #4]
 80049a4:	6053      	str	r3, [r2, #4]
 80049a6:	4408      	add	r0, r1
 80049a8:	6010      	str	r0, [r2, #0]
 80049aa:	e7da      	b.n	8004962 <_free_r+0x22>
 80049ac:	d902      	bls.n	80049b4 <_free_r+0x74>
 80049ae:	230c      	movs	r3, #12
 80049b0:	602b      	str	r3, [r5, #0]
 80049b2:	e7d6      	b.n	8004962 <_free_r+0x22>
 80049b4:	6820      	ldr	r0, [r4, #0]
 80049b6:	1821      	adds	r1, r4, r0
 80049b8:	428b      	cmp	r3, r1
 80049ba:	bf04      	itt	eq
 80049bc:	6819      	ldreq	r1, [r3, #0]
 80049be:	685b      	ldreq	r3, [r3, #4]
 80049c0:	6063      	str	r3, [r4, #4]
 80049c2:	bf04      	itt	eq
 80049c4:	1809      	addeq	r1, r1, r0
 80049c6:	6021      	streq	r1, [r4, #0]
 80049c8:	6054      	str	r4, [r2, #4]
 80049ca:	e7ca      	b.n	8004962 <_free_r+0x22>
 80049cc:	bd38      	pop	{r3, r4, r5, pc}
 80049ce:	bf00      	nop
 80049d0:	20000364 	.word	0x20000364

080049d4 <malloc>:
 80049d4:	4b02      	ldr	r3, [pc, #8]	@ (80049e0 <malloc+0xc>)
 80049d6:	4601      	mov	r1, r0
 80049d8:	6818      	ldr	r0, [r3, #0]
 80049da:	f000 b825 	b.w	8004a28 <_malloc_r>
 80049de:	bf00      	nop
 80049e0:	20000024 	.word	0x20000024

080049e4 <sbrk_aligned>:
 80049e4:	b570      	push	{r4, r5, r6, lr}
 80049e6:	4e0f      	ldr	r6, [pc, #60]	@ (8004a24 <sbrk_aligned+0x40>)
 80049e8:	460c      	mov	r4, r1
 80049ea:	6831      	ldr	r1, [r6, #0]
 80049ec:	4605      	mov	r5, r0
 80049ee:	b911      	cbnz	r1, 80049f6 <sbrk_aligned+0x12>
 80049f0:	f000 fe46 	bl	8005680 <_sbrk_r>
 80049f4:	6030      	str	r0, [r6, #0]
 80049f6:	4621      	mov	r1, r4
 80049f8:	4628      	mov	r0, r5
 80049fa:	f000 fe41 	bl	8005680 <_sbrk_r>
 80049fe:	1c43      	adds	r3, r0, #1
 8004a00:	d103      	bne.n	8004a0a <sbrk_aligned+0x26>
 8004a02:	f04f 34ff 	mov.w	r4, #4294967295
 8004a06:	4620      	mov	r0, r4
 8004a08:	bd70      	pop	{r4, r5, r6, pc}
 8004a0a:	1cc4      	adds	r4, r0, #3
 8004a0c:	f024 0403 	bic.w	r4, r4, #3
 8004a10:	42a0      	cmp	r0, r4
 8004a12:	d0f8      	beq.n	8004a06 <sbrk_aligned+0x22>
 8004a14:	1a21      	subs	r1, r4, r0
 8004a16:	4628      	mov	r0, r5
 8004a18:	f000 fe32 	bl	8005680 <_sbrk_r>
 8004a1c:	3001      	adds	r0, #1
 8004a1e:	d1f2      	bne.n	8004a06 <sbrk_aligned+0x22>
 8004a20:	e7ef      	b.n	8004a02 <sbrk_aligned+0x1e>
 8004a22:	bf00      	nop
 8004a24:	20000360 	.word	0x20000360

08004a28 <_malloc_r>:
 8004a28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004a2c:	1ccd      	adds	r5, r1, #3
 8004a2e:	f025 0503 	bic.w	r5, r5, #3
 8004a32:	3508      	adds	r5, #8
 8004a34:	2d0c      	cmp	r5, #12
 8004a36:	bf38      	it	cc
 8004a38:	250c      	movcc	r5, #12
 8004a3a:	2d00      	cmp	r5, #0
 8004a3c:	4606      	mov	r6, r0
 8004a3e:	db01      	blt.n	8004a44 <_malloc_r+0x1c>
 8004a40:	42a9      	cmp	r1, r5
 8004a42:	d904      	bls.n	8004a4e <_malloc_r+0x26>
 8004a44:	230c      	movs	r3, #12
 8004a46:	6033      	str	r3, [r6, #0]
 8004a48:	2000      	movs	r0, #0
 8004a4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004a4e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004b24 <_malloc_r+0xfc>
 8004a52:	f000 f869 	bl	8004b28 <__malloc_lock>
 8004a56:	f8d8 3000 	ldr.w	r3, [r8]
 8004a5a:	461c      	mov	r4, r3
 8004a5c:	bb44      	cbnz	r4, 8004ab0 <_malloc_r+0x88>
 8004a5e:	4629      	mov	r1, r5
 8004a60:	4630      	mov	r0, r6
 8004a62:	f7ff ffbf 	bl	80049e4 <sbrk_aligned>
 8004a66:	1c43      	adds	r3, r0, #1
 8004a68:	4604      	mov	r4, r0
 8004a6a:	d158      	bne.n	8004b1e <_malloc_r+0xf6>
 8004a6c:	f8d8 4000 	ldr.w	r4, [r8]
 8004a70:	4627      	mov	r7, r4
 8004a72:	2f00      	cmp	r7, #0
 8004a74:	d143      	bne.n	8004afe <_malloc_r+0xd6>
 8004a76:	2c00      	cmp	r4, #0
 8004a78:	d04b      	beq.n	8004b12 <_malloc_r+0xea>
 8004a7a:	6823      	ldr	r3, [r4, #0]
 8004a7c:	4639      	mov	r1, r7
 8004a7e:	4630      	mov	r0, r6
 8004a80:	eb04 0903 	add.w	r9, r4, r3
 8004a84:	f000 fdfc 	bl	8005680 <_sbrk_r>
 8004a88:	4581      	cmp	r9, r0
 8004a8a:	d142      	bne.n	8004b12 <_malloc_r+0xea>
 8004a8c:	6821      	ldr	r1, [r4, #0]
 8004a8e:	1a6d      	subs	r5, r5, r1
 8004a90:	4629      	mov	r1, r5
 8004a92:	4630      	mov	r0, r6
 8004a94:	f7ff ffa6 	bl	80049e4 <sbrk_aligned>
 8004a98:	3001      	adds	r0, #1
 8004a9a:	d03a      	beq.n	8004b12 <_malloc_r+0xea>
 8004a9c:	6823      	ldr	r3, [r4, #0]
 8004a9e:	442b      	add	r3, r5
 8004aa0:	6023      	str	r3, [r4, #0]
 8004aa2:	f8d8 3000 	ldr.w	r3, [r8]
 8004aa6:	685a      	ldr	r2, [r3, #4]
 8004aa8:	bb62      	cbnz	r2, 8004b04 <_malloc_r+0xdc>
 8004aaa:	f8c8 7000 	str.w	r7, [r8]
 8004aae:	e00f      	b.n	8004ad0 <_malloc_r+0xa8>
 8004ab0:	6822      	ldr	r2, [r4, #0]
 8004ab2:	1b52      	subs	r2, r2, r5
 8004ab4:	d420      	bmi.n	8004af8 <_malloc_r+0xd0>
 8004ab6:	2a0b      	cmp	r2, #11
 8004ab8:	d917      	bls.n	8004aea <_malloc_r+0xc2>
 8004aba:	1961      	adds	r1, r4, r5
 8004abc:	42a3      	cmp	r3, r4
 8004abe:	6025      	str	r5, [r4, #0]
 8004ac0:	bf18      	it	ne
 8004ac2:	6059      	strne	r1, [r3, #4]
 8004ac4:	6863      	ldr	r3, [r4, #4]
 8004ac6:	bf08      	it	eq
 8004ac8:	f8c8 1000 	streq.w	r1, [r8]
 8004acc:	5162      	str	r2, [r4, r5]
 8004ace:	604b      	str	r3, [r1, #4]
 8004ad0:	4630      	mov	r0, r6
 8004ad2:	f000 f82f 	bl	8004b34 <__malloc_unlock>
 8004ad6:	f104 000b 	add.w	r0, r4, #11
 8004ada:	1d23      	adds	r3, r4, #4
 8004adc:	f020 0007 	bic.w	r0, r0, #7
 8004ae0:	1ac2      	subs	r2, r0, r3
 8004ae2:	bf1c      	itt	ne
 8004ae4:	1a1b      	subne	r3, r3, r0
 8004ae6:	50a3      	strne	r3, [r4, r2]
 8004ae8:	e7af      	b.n	8004a4a <_malloc_r+0x22>
 8004aea:	6862      	ldr	r2, [r4, #4]
 8004aec:	42a3      	cmp	r3, r4
 8004aee:	bf0c      	ite	eq
 8004af0:	f8c8 2000 	streq.w	r2, [r8]
 8004af4:	605a      	strne	r2, [r3, #4]
 8004af6:	e7eb      	b.n	8004ad0 <_malloc_r+0xa8>
 8004af8:	4623      	mov	r3, r4
 8004afa:	6864      	ldr	r4, [r4, #4]
 8004afc:	e7ae      	b.n	8004a5c <_malloc_r+0x34>
 8004afe:	463c      	mov	r4, r7
 8004b00:	687f      	ldr	r7, [r7, #4]
 8004b02:	e7b6      	b.n	8004a72 <_malloc_r+0x4a>
 8004b04:	461a      	mov	r2, r3
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	42a3      	cmp	r3, r4
 8004b0a:	d1fb      	bne.n	8004b04 <_malloc_r+0xdc>
 8004b0c:	2300      	movs	r3, #0
 8004b0e:	6053      	str	r3, [r2, #4]
 8004b10:	e7de      	b.n	8004ad0 <_malloc_r+0xa8>
 8004b12:	230c      	movs	r3, #12
 8004b14:	6033      	str	r3, [r6, #0]
 8004b16:	4630      	mov	r0, r6
 8004b18:	f000 f80c 	bl	8004b34 <__malloc_unlock>
 8004b1c:	e794      	b.n	8004a48 <_malloc_r+0x20>
 8004b1e:	6005      	str	r5, [r0, #0]
 8004b20:	e7d6      	b.n	8004ad0 <_malloc_r+0xa8>
 8004b22:	bf00      	nop
 8004b24:	20000364 	.word	0x20000364

08004b28 <__malloc_lock>:
 8004b28:	4801      	ldr	r0, [pc, #4]	@ (8004b30 <__malloc_lock+0x8>)
 8004b2a:	f7ff b8b8 	b.w	8003c9e <__retarget_lock_acquire_recursive>
 8004b2e:	bf00      	nop
 8004b30:	2000035c 	.word	0x2000035c

08004b34 <__malloc_unlock>:
 8004b34:	4801      	ldr	r0, [pc, #4]	@ (8004b3c <__malloc_unlock+0x8>)
 8004b36:	f7ff b8b3 	b.w	8003ca0 <__retarget_lock_release_recursive>
 8004b3a:	bf00      	nop
 8004b3c:	2000035c 	.word	0x2000035c

08004b40 <_Balloc>:
 8004b40:	b570      	push	{r4, r5, r6, lr}
 8004b42:	69c6      	ldr	r6, [r0, #28]
 8004b44:	4604      	mov	r4, r0
 8004b46:	460d      	mov	r5, r1
 8004b48:	b976      	cbnz	r6, 8004b68 <_Balloc+0x28>
 8004b4a:	2010      	movs	r0, #16
 8004b4c:	f7ff ff42 	bl	80049d4 <malloc>
 8004b50:	4602      	mov	r2, r0
 8004b52:	61e0      	str	r0, [r4, #28]
 8004b54:	b920      	cbnz	r0, 8004b60 <_Balloc+0x20>
 8004b56:	4b18      	ldr	r3, [pc, #96]	@ (8004bb8 <_Balloc+0x78>)
 8004b58:	4818      	ldr	r0, [pc, #96]	@ (8004bbc <_Balloc+0x7c>)
 8004b5a:	216b      	movs	r1, #107	@ 0x6b
 8004b5c:	f000 fdae 	bl	80056bc <__assert_func>
 8004b60:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004b64:	6006      	str	r6, [r0, #0]
 8004b66:	60c6      	str	r6, [r0, #12]
 8004b68:	69e6      	ldr	r6, [r4, #28]
 8004b6a:	68f3      	ldr	r3, [r6, #12]
 8004b6c:	b183      	cbz	r3, 8004b90 <_Balloc+0x50>
 8004b6e:	69e3      	ldr	r3, [r4, #28]
 8004b70:	68db      	ldr	r3, [r3, #12]
 8004b72:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8004b76:	b9b8      	cbnz	r0, 8004ba8 <_Balloc+0x68>
 8004b78:	2101      	movs	r1, #1
 8004b7a:	fa01 f605 	lsl.w	r6, r1, r5
 8004b7e:	1d72      	adds	r2, r6, #5
 8004b80:	0092      	lsls	r2, r2, #2
 8004b82:	4620      	mov	r0, r4
 8004b84:	f000 fdb8 	bl	80056f8 <_calloc_r>
 8004b88:	b160      	cbz	r0, 8004ba4 <_Balloc+0x64>
 8004b8a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8004b8e:	e00e      	b.n	8004bae <_Balloc+0x6e>
 8004b90:	2221      	movs	r2, #33	@ 0x21
 8004b92:	2104      	movs	r1, #4
 8004b94:	4620      	mov	r0, r4
 8004b96:	f000 fdaf 	bl	80056f8 <_calloc_r>
 8004b9a:	69e3      	ldr	r3, [r4, #28]
 8004b9c:	60f0      	str	r0, [r6, #12]
 8004b9e:	68db      	ldr	r3, [r3, #12]
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d1e4      	bne.n	8004b6e <_Balloc+0x2e>
 8004ba4:	2000      	movs	r0, #0
 8004ba6:	bd70      	pop	{r4, r5, r6, pc}
 8004ba8:	6802      	ldr	r2, [r0, #0]
 8004baa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8004bae:	2300      	movs	r3, #0
 8004bb0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8004bb4:	e7f7      	b.n	8004ba6 <_Balloc+0x66>
 8004bb6:	bf00      	nop
 8004bb8:	080068fd 	.word	0x080068fd
 8004bbc:	0800697d 	.word	0x0800697d

08004bc0 <_Bfree>:
 8004bc0:	b570      	push	{r4, r5, r6, lr}
 8004bc2:	69c6      	ldr	r6, [r0, #28]
 8004bc4:	4605      	mov	r5, r0
 8004bc6:	460c      	mov	r4, r1
 8004bc8:	b976      	cbnz	r6, 8004be8 <_Bfree+0x28>
 8004bca:	2010      	movs	r0, #16
 8004bcc:	f7ff ff02 	bl	80049d4 <malloc>
 8004bd0:	4602      	mov	r2, r0
 8004bd2:	61e8      	str	r0, [r5, #28]
 8004bd4:	b920      	cbnz	r0, 8004be0 <_Bfree+0x20>
 8004bd6:	4b09      	ldr	r3, [pc, #36]	@ (8004bfc <_Bfree+0x3c>)
 8004bd8:	4809      	ldr	r0, [pc, #36]	@ (8004c00 <_Bfree+0x40>)
 8004bda:	218f      	movs	r1, #143	@ 0x8f
 8004bdc:	f000 fd6e 	bl	80056bc <__assert_func>
 8004be0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8004be4:	6006      	str	r6, [r0, #0]
 8004be6:	60c6      	str	r6, [r0, #12]
 8004be8:	b13c      	cbz	r4, 8004bfa <_Bfree+0x3a>
 8004bea:	69eb      	ldr	r3, [r5, #28]
 8004bec:	6862      	ldr	r2, [r4, #4]
 8004bee:	68db      	ldr	r3, [r3, #12]
 8004bf0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004bf4:	6021      	str	r1, [r4, #0]
 8004bf6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8004bfa:	bd70      	pop	{r4, r5, r6, pc}
 8004bfc:	080068fd 	.word	0x080068fd
 8004c00:	0800697d 	.word	0x0800697d

08004c04 <__multadd>:
 8004c04:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c08:	690d      	ldr	r5, [r1, #16]
 8004c0a:	4607      	mov	r7, r0
 8004c0c:	460c      	mov	r4, r1
 8004c0e:	461e      	mov	r6, r3
 8004c10:	f101 0c14 	add.w	ip, r1, #20
 8004c14:	2000      	movs	r0, #0
 8004c16:	f8dc 3000 	ldr.w	r3, [ip]
 8004c1a:	b299      	uxth	r1, r3
 8004c1c:	fb02 6101 	mla	r1, r2, r1, r6
 8004c20:	0c1e      	lsrs	r6, r3, #16
 8004c22:	0c0b      	lsrs	r3, r1, #16
 8004c24:	fb02 3306 	mla	r3, r2, r6, r3
 8004c28:	b289      	uxth	r1, r1
 8004c2a:	3001      	adds	r0, #1
 8004c2c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8004c30:	4285      	cmp	r5, r0
 8004c32:	f84c 1b04 	str.w	r1, [ip], #4
 8004c36:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8004c3a:	dcec      	bgt.n	8004c16 <__multadd+0x12>
 8004c3c:	b30e      	cbz	r6, 8004c82 <__multadd+0x7e>
 8004c3e:	68a3      	ldr	r3, [r4, #8]
 8004c40:	42ab      	cmp	r3, r5
 8004c42:	dc19      	bgt.n	8004c78 <__multadd+0x74>
 8004c44:	6861      	ldr	r1, [r4, #4]
 8004c46:	4638      	mov	r0, r7
 8004c48:	3101      	adds	r1, #1
 8004c4a:	f7ff ff79 	bl	8004b40 <_Balloc>
 8004c4e:	4680      	mov	r8, r0
 8004c50:	b928      	cbnz	r0, 8004c5e <__multadd+0x5a>
 8004c52:	4602      	mov	r2, r0
 8004c54:	4b0c      	ldr	r3, [pc, #48]	@ (8004c88 <__multadd+0x84>)
 8004c56:	480d      	ldr	r0, [pc, #52]	@ (8004c8c <__multadd+0x88>)
 8004c58:	21ba      	movs	r1, #186	@ 0xba
 8004c5a:	f000 fd2f 	bl	80056bc <__assert_func>
 8004c5e:	6922      	ldr	r2, [r4, #16]
 8004c60:	3202      	adds	r2, #2
 8004c62:	f104 010c 	add.w	r1, r4, #12
 8004c66:	0092      	lsls	r2, r2, #2
 8004c68:	300c      	adds	r0, #12
 8004c6a:	f000 fd19 	bl	80056a0 <memcpy>
 8004c6e:	4621      	mov	r1, r4
 8004c70:	4638      	mov	r0, r7
 8004c72:	f7ff ffa5 	bl	8004bc0 <_Bfree>
 8004c76:	4644      	mov	r4, r8
 8004c78:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8004c7c:	3501      	adds	r5, #1
 8004c7e:	615e      	str	r6, [r3, #20]
 8004c80:	6125      	str	r5, [r4, #16]
 8004c82:	4620      	mov	r0, r4
 8004c84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c88:	0800696c 	.word	0x0800696c
 8004c8c:	0800697d 	.word	0x0800697d

08004c90 <__hi0bits>:
 8004c90:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8004c94:	4603      	mov	r3, r0
 8004c96:	bf36      	itet	cc
 8004c98:	0403      	lslcc	r3, r0, #16
 8004c9a:	2000      	movcs	r0, #0
 8004c9c:	2010      	movcc	r0, #16
 8004c9e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004ca2:	bf3c      	itt	cc
 8004ca4:	021b      	lslcc	r3, r3, #8
 8004ca6:	3008      	addcc	r0, #8
 8004ca8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004cac:	bf3c      	itt	cc
 8004cae:	011b      	lslcc	r3, r3, #4
 8004cb0:	3004      	addcc	r0, #4
 8004cb2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004cb6:	bf3c      	itt	cc
 8004cb8:	009b      	lslcc	r3, r3, #2
 8004cba:	3002      	addcc	r0, #2
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	db05      	blt.n	8004ccc <__hi0bits+0x3c>
 8004cc0:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8004cc4:	f100 0001 	add.w	r0, r0, #1
 8004cc8:	bf08      	it	eq
 8004cca:	2020      	moveq	r0, #32
 8004ccc:	4770      	bx	lr

08004cce <__lo0bits>:
 8004cce:	6803      	ldr	r3, [r0, #0]
 8004cd0:	4602      	mov	r2, r0
 8004cd2:	f013 0007 	ands.w	r0, r3, #7
 8004cd6:	d00b      	beq.n	8004cf0 <__lo0bits+0x22>
 8004cd8:	07d9      	lsls	r1, r3, #31
 8004cda:	d421      	bmi.n	8004d20 <__lo0bits+0x52>
 8004cdc:	0798      	lsls	r0, r3, #30
 8004cde:	bf49      	itett	mi
 8004ce0:	085b      	lsrmi	r3, r3, #1
 8004ce2:	089b      	lsrpl	r3, r3, #2
 8004ce4:	2001      	movmi	r0, #1
 8004ce6:	6013      	strmi	r3, [r2, #0]
 8004ce8:	bf5c      	itt	pl
 8004cea:	6013      	strpl	r3, [r2, #0]
 8004cec:	2002      	movpl	r0, #2
 8004cee:	4770      	bx	lr
 8004cf0:	b299      	uxth	r1, r3
 8004cf2:	b909      	cbnz	r1, 8004cf8 <__lo0bits+0x2a>
 8004cf4:	0c1b      	lsrs	r3, r3, #16
 8004cf6:	2010      	movs	r0, #16
 8004cf8:	b2d9      	uxtb	r1, r3
 8004cfa:	b909      	cbnz	r1, 8004d00 <__lo0bits+0x32>
 8004cfc:	3008      	adds	r0, #8
 8004cfe:	0a1b      	lsrs	r3, r3, #8
 8004d00:	0719      	lsls	r1, r3, #28
 8004d02:	bf04      	itt	eq
 8004d04:	091b      	lsreq	r3, r3, #4
 8004d06:	3004      	addeq	r0, #4
 8004d08:	0799      	lsls	r1, r3, #30
 8004d0a:	bf04      	itt	eq
 8004d0c:	089b      	lsreq	r3, r3, #2
 8004d0e:	3002      	addeq	r0, #2
 8004d10:	07d9      	lsls	r1, r3, #31
 8004d12:	d403      	bmi.n	8004d1c <__lo0bits+0x4e>
 8004d14:	085b      	lsrs	r3, r3, #1
 8004d16:	f100 0001 	add.w	r0, r0, #1
 8004d1a:	d003      	beq.n	8004d24 <__lo0bits+0x56>
 8004d1c:	6013      	str	r3, [r2, #0]
 8004d1e:	4770      	bx	lr
 8004d20:	2000      	movs	r0, #0
 8004d22:	4770      	bx	lr
 8004d24:	2020      	movs	r0, #32
 8004d26:	4770      	bx	lr

08004d28 <__i2b>:
 8004d28:	b510      	push	{r4, lr}
 8004d2a:	460c      	mov	r4, r1
 8004d2c:	2101      	movs	r1, #1
 8004d2e:	f7ff ff07 	bl	8004b40 <_Balloc>
 8004d32:	4602      	mov	r2, r0
 8004d34:	b928      	cbnz	r0, 8004d42 <__i2b+0x1a>
 8004d36:	4b05      	ldr	r3, [pc, #20]	@ (8004d4c <__i2b+0x24>)
 8004d38:	4805      	ldr	r0, [pc, #20]	@ (8004d50 <__i2b+0x28>)
 8004d3a:	f240 1145 	movw	r1, #325	@ 0x145
 8004d3e:	f000 fcbd 	bl	80056bc <__assert_func>
 8004d42:	2301      	movs	r3, #1
 8004d44:	6144      	str	r4, [r0, #20]
 8004d46:	6103      	str	r3, [r0, #16]
 8004d48:	bd10      	pop	{r4, pc}
 8004d4a:	bf00      	nop
 8004d4c:	0800696c 	.word	0x0800696c
 8004d50:	0800697d 	.word	0x0800697d

08004d54 <__multiply>:
 8004d54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d58:	4614      	mov	r4, r2
 8004d5a:	690a      	ldr	r2, [r1, #16]
 8004d5c:	6923      	ldr	r3, [r4, #16]
 8004d5e:	429a      	cmp	r2, r3
 8004d60:	bfa8      	it	ge
 8004d62:	4623      	movge	r3, r4
 8004d64:	460f      	mov	r7, r1
 8004d66:	bfa4      	itt	ge
 8004d68:	460c      	movge	r4, r1
 8004d6a:	461f      	movge	r7, r3
 8004d6c:	f8d4 a010 	ldr.w	sl, [r4, #16]
 8004d70:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8004d74:	68a3      	ldr	r3, [r4, #8]
 8004d76:	6861      	ldr	r1, [r4, #4]
 8004d78:	eb0a 0609 	add.w	r6, sl, r9
 8004d7c:	42b3      	cmp	r3, r6
 8004d7e:	b085      	sub	sp, #20
 8004d80:	bfb8      	it	lt
 8004d82:	3101      	addlt	r1, #1
 8004d84:	f7ff fedc 	bl	8004b40 <_Balloc>
 8004d88:	b930      	cbnz	r0, 8004d98 <__multiply+0x44>
 8004d8a:	4602      	mov	r2, r0
 8004d8c:	4b44      	ldr	r3, [pc, #272]	@ (8004ea0 <__multiply+0x14c>)
 8004d8e:	4845      	ldr	r0, [pc, #276]	@ (8004ea4 <__multiply+0x150>)
 8004d90:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8004d94:	f000 fc92 	bl	80056bc <__assert_func>
 8004d98:	f100 0514 	add.w	r5, r0, #20
 8004d9c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8004da0:	462b      	mov	r3, r5
 8004da2:	2200      	movs	r2, #0
 8004da4:	4543      	cmp	r3, r8
 8004da6:	d321      	bcc.n	8004dec <__multiply+0x98>
 8004da8:	f107 0114 	add.w	r1, r7, #20
 8004dac:	f104 0214 	add.w	r2, r4, #20
 8004db0:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8004db4:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8004db8:	9302      	str	r3, [sp, #8]
 8004dba:	1b13      	subs	r3, r2, r4
 8004dbc:	3b15      	subs	r3, #21
 8004dbe:	f023 0303 	bic.w	r3, r3, #3
 8004dc2:	3304      	adds	r3, #4
 8004dc4:	f104 0715 	add.w	r7, r4, #21
 8004dc8:	42ba      	cmp	r2, r7
 8004dca:	bf38      	it	cc
 8004dcc:	2304      	movcc	r3, #4
 8004dce:	9301      	str	r3, [sp, #4]
 8004dd0:	9b02      	ldr	r3, [sp, #8]
 8004dd2:	9103      	str	r1, [sp, #12]
 8004dd4:	428b      	cmp	r3, r1
 8004dd6:	d80c      	bhi.n	8004df2 <__multiply+0x9e>
 8004dd8:	2e00      	cmp	r6, #0
 8004dda:	dd03      	ble.n	8004de4 <__multiply+0x90>
 8004ddc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d05b      	beq.n	8004e9c <__multiply+0x148>
 8004de4:	6106      	str	r6, [r0, #16]
 8004de6:	b005      	add	sp, #20
 8004de8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004dec:	f843 2b04 	str.w	r2, [r3], #4
 8004df0:	e7d8      	b.n	8004da4 <__multiply+0x50>
 8004df2:	f8b1 a000 	ldrh.w	sl, [r1]
 8004df6:	f1ba 0f00 	cmp.w	sl, #0
 8004dfa:	d024      	beq.n	8004e46 <__multiply+0xf2>
 8004dfc:	f104 0e14 	add.w	lr, r4, #20
 8004e00:	46a9      	mov	r9, r5
 8004e02:	f04f 0c00 	mov.w	ip, #0
 8004e06:	f85e 7b04 	ldr.w	r7, [lr], #4
 8004e0a:	f8d9 3000 	ldr.w	r3, [r9]
 8004e0e:	fa1f fb87 	uxth.w	fp, r7
 8004e12:	b29b      	uxth	r3, r3
 8004e14:	fb0a 330b 	mla	r3, sl, fp, r3
 8004e18:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 8004e1c:	f8d9 7000 	ldr.w	r7, [r9]
 8004e20:	4463      	add	r3, ip
 8004e22:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8004e26:	fb0a c70b 	mla	r7, sl, fp, ip
 8004e2a:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8004e2e:	b29b      	uxth	r3, r3
 8004e30:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8004e34:	4572      	cmp	r2, lr
 8004e36:	f849 3b04 	str.w	r3, [r9], #4
 8004e3a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8004e3e:	d8e2      	bhi.n	8004e06 <__multiply+0xb2>
 8004e40:	9b01      	ldr	r3, [sp, #4]
 8004e42:	f845 c003 	str.w	ip, [r5, r3]
 8004e46:	9b03      	ldr	r3, [sp, #12]
 8004e48:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8004e4c:	3104      	adds	r1, #4
 8004e4e:	f1b9 0f00 	cmp.w	r9, #0
 8004e52:	d021      	beq.n	8004e98 <__multiply+0x144>
 8004e54:	682b      	ldr	r3, [r5, #0]
 8004e56:	f104 0c14 	add.w	ip, r4, #20
 8004e5a:	46ae      	mov	lr, r5
 8004e5c:	f04f 0a00 	mov.w	sl, #0
 8004e60:	f8bc b000 	ldrh.w	fp, [ip]
 8004e64:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8004e68:	fb09 770b 	mla	r7, r9, fp, r7
 8004e6c:	4457      	add	r7, sl
 8004e6e:	b29b      	uxth	r3, r3
 8004e70:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8004e74:	f84e 3b04 	str.w	r3, [lr], #4
 8004e78:	f85c 3b04 	ldr.w	r3, [ip], #4
 8004e7c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004e80:	f8be 3000 	ldrh.w	r3, [lr]
 8004e84:	fb09 330a 	mla	r3, r9, sl, r3
 8004e88:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8004e8c:	4562      	cmp	r2, ip
 8004e8e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8004e92:	d8e5      	bhi.n	8004e60 <__multiply+0x10c>
 8004e94:	9f01      	ldr	r7, [sp, #4]
 8004e96:	51eb      	str	r3, [r5, r7]
 8004e98:	3504      	adds	r5, #4
 8004e9a:	e799      	b.n	8004dd0 <__multiply+0x7c>
 8004e9c:	3e01      	subs	r6, #1
 8004e9e:	e79b      	b.n	8004dd8 <__multiply+0x84>
 8004ea0:	0800696c 	.word	0x0800696c
 8004ea4:	0800697d 	.word	0x0800697d

08004ea8 <__pow5mult>:
 8004ea8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004eac:	4615      	mov	r5, r2
 8004eae:	f012 0203 	ands.w	r2, r2, #3
 8004eb2:	4607      	mov	r7, r0
 8004eb4:	460e      	mov	r6, r1
 8004eb6:	d007      	beq.n	8004ec8 <__pow5mult+0x20>
 8004eb8:	4c25      	ldr	r4, [pc, #148]	@ (8004f50 <__pow5mult+0xa8>)
 8004eba:	3a01      	subs	r2, #1
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8004ec2:	f7ff fe9f 	bl	8004c04 <__multadd>
 8004ec6:	4606      	mov	r6, r0
 8004ec8:	10ad      	asrs	r5, r5, #2
 8004eca:	d03d      	beq.n	8004f48 <__pow5mult+0xa0>
 8004ecc:	69fc      	ldr	r4, [r7, #28]
 8004ece:	b97c      	cbnz	r4, 8004ef0 <__pow5mult+0x48>
 8004ed0:	2010      	movs	r0, #16
 8004ed2:	f7ff fd7f 	bl	80049d4 <malloc>
 8004ed6:	4602      	mov	r2, r0
 8004ed8:	61f8      	str	r0, [r7, #28]
 8004eda:	b928      	cbnz	r0, 8004ee8 <__pow5mult+0x40>
 8004edc:	4b1d      	ldr	r3, [pc, #116]	@ (8004f54 <__pow5mult+0xac>)
 8004ede:	481e      	ldr	r0, [pc, #120]	@ (8004f58 <__pow5mult+0xb0>)
 8004ee0:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8004ee4:	f000 fbea 	bl	80056bc <__assert_func>
 8004ee8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8004eec:	6004      	str	r4, [r0, #0]
 8004eee:	60c4      	str	r4, [r0, #12]
 8004ef0:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8004ef4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8004ef8:	b94c      	cbnz	r4, 8004f0e <__pow5mult+0x66>
 8004efa:	f240 2171 	movw	r1, #625	@ 0x271
 8004efe:	4638      	mov	r0, r7
 8004f00:	f7ff ff12 	bl	8004d28 <__i2b>
 8004f04:	2300      	movs	r3, #0
 8004f06:	f8c8 0008 	str.w	r0, [r8, #8]
 8004f0a:	4604      	mov	r4, r0
 8004f0c:	6003      	str	r3, [r0, #0]
 8004f0e:	f04f 0900 	mov.w	r9, #0
 8004f12:	07eb      	lsls	r3, r5, #31
 8004f14:	d50a      	bpl.n	8004f2c <__pow5mult+0x84>
 8004f16:	4631      	mov	r1, r6
 8004f18:	4622      	mov	r2, r4
 8004f1a:	4638      	mov	r0, r7
 8004f1c:	f7ff ff1a 	bl	8004d54 <__multiply>
 8004f20:	4631      	mov	r1, r6
 8004f22:	4680      	mov	r8, r0
 8004f24:	4638      	mov	r0, r7
 8004f26:	f7ff fe4b 	bl	8004bc0 <_Bfree>
 8004f2a:	4646      	mov	r6, r8
 8004f2c:	106d      	asrs	r5, r5, #1
 8004f2e:	d00b      	beq.n	8004f48 <__pow5mult+0xa0>
 8004f30:	6820      	ldr	r0, [r4, #0]
 8004f32:	b938      	cbnz	r0, 8004f44 <__pow5mult+0x9c>
 8004f34:	4622      	mov	r2, r4
 8004f36:	4621      	mov	r1, r4
 8004f38:	4638      	mov	r0, r7
 8004f3a:	f7ff ff0b 	bl	8004d54 <__multiply>
 8004f3e:	6020      	str	r0, [r4, #0]
 8004f40:	f8c0 9000 	str.w	r9, [r0]
 8004f44:	4604      	mov	r4, r0
 8004f46:	e7e4      	b.n	8004f12 <__pow5mult+0x6a>
 8004f48:	4630      	mov	r0, r6
 8004f4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004f4e:	bf00      	nop
 8004f50:	080069d8 	.word	0x080069d8
 8004f54:	080068fd 	.word	0x080068fd
 8004f58:	0800697d 	.word	0x0800697d

08004f5c <__lshift>:
 8004f5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004f60:	460c      	mov	r4, r1
 8004f62:	6849      	ldr	r1, [r1, #4]
 8004f64:	6923      	ldr	r3, [r4, #16]
 8004f66:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8004f6a:	68a3      	ldr	r3, [r4, #8]
 8004f6c:	4607      	mov	r7, r0
 8004f6e:	4691      	mov	r9, r2
 8004f70:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8004f74:	f108 0601 	add.w	r6, r8, #1
 8004f78:	42b3      	cmp	r3, r6
 8004f7a:	db0b      	blt.n	8004f94 <__lshift+0x38>
 8004f7c:	4638      	mov	r0, r7
 8004f7e:	f7ff fddf 	bl	8004b40 <_Balloc>
 8004f82:	4605      	mov	r5, r0
 8004f84:	b948      	cbnz	r0, 8004f9a <__lshift+0x3e>
 8004f86:	4602      	mov	r2, r0
 8004f88:	4b28      	ldr	r3, [pc, #160]	@ (800502c <__lshift+0xd0>)
 8004f8a:	4829      	ldr	r0, [pc, #164]	@ (8005030 <__lshift+0xd4>)
 8004f8c:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8004f90:	f000 fb94 	bl	80056bc <__assert_func>
 8004f94:	3101      	adds	r1, #1
 8004f96:	005b      	lsls	r3, r3, #1
 8004f98:	e7ee      	b.n	8004f78 <__lshift+0x1c>
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	f100 0114 	add.w	r1, r0, #20
 8004fa0:	f100 0210 	add.w	r2, r0, #16
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	4553      	cmp	r3, sl
 8004fa8:	db33      	blt.n	8005012 <__lshift+0xb6>
 8004faa:	6920      	ldr	r0, [r4, #16]
 8004fac:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8004fb0:	f104 0314 	add.w	r3, r4, #20
 8004fb4:	f019 091f 	ands.w	r9, r9, #31
 8004fb8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8004fbc:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8004fc0:	d02b      	beq.n	800501a <__lshift+0xbe>
 8004fc2:	f1c9 0e20 	rsb	lr, r9, #32
 8004fc6:	468a      	mov	sl, r1
 8004fc8:	2200      	movs	r2, #0
 8004fca:	6818      	ldr	r0, [r3, #0]
 8004fcc:	fa00 f009 	lsl.w	r0, r0, r9
 8004fd0:	4310      	orrs	r0, r2
 8004fd2:	f84a 0b04 	str.w	r0, [sl], #4
 8004fd6:	f853 2b04 	ldr.w	r2, [r3], #4
 8004fda:	459c      	cmp	ip, r3
 8004fdc:	fa22 f20e 	lsr.w	r2, r2, lr
 8004fe0:	d8f3      	bhi.n	8004fca <__lshift+0x6e>
 8004fe2:	ebac 0304 	sub.w	r3, ip, r4
 8004fe6:	3b15      	subs	r3, #21
 8004fe8:	f023 0303 	bic.w	r3, r3, #3
 8004fec:	3304      	adds	r3, #4
 8004fee:	f104 0015 	add.w	r0, r4, #21
 8004ff2:	4584      	cmp	ip, r0
 8004ff4:	bf38      	it	cc
 8004ff6:	2304      	movcc	r3, #4
 8004ff8:	50ca      	str	r2, [r1, r3]
 8004ffa:	b10a      	cbz	r2, 8005000 <__lshift+0xa4>
 8004ffc:	f108 0602 	add.w	r6, r8, #2
 8005000:	3e01      	subs	r6, #1
 8005002:	4638      	mov	r0, r7
 8005004:	612e      	str	r6, [r5, #16]
 8005006:	4621      	mov	r1, r4
 8005008:	f7ff fdda 	bl	8004bc0 <_Bfree>
 800500c:	4628      	mov	r0, r5
 800500e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005012:	f842 0f04 	str.w	r0, [r2, #4]!
 8005016:	3301      	adds	r3, #1
 8005018:	e7c5      	b.n	8004fa6 <__lshift+0x4a>
 800501a:	3904      	subs	r1, #4
 800501c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005020:	f841 2f04 	str.w	r2, [r1, #4]!
 8005024:	459c      	cmp	ip, r3
 8005026:	d8f9      	bhi.n	800501c <__lshift+0xc0>
 8005028:	e7ea      	b.n	8005000 <__lshift+0xa4>
 800502a:	bf00      	nop
 800502c:	0800696c 	.word	0x0800696c
 8005030:	0800697d 	.word	0x0800697d

08005034 <__mcmp>:
 8005034:	690a      	ldr	r2, [r1, #16]
 8005036:	4603      	mov	r3, r0
 8005038:	6900      	ldr	r0, [r0, #16]
 800503a:	1a80      	subs	r0, r0, r2
 800503c:	b530      	push	{r4, r5, lr}
 800503e:	d10e      	bne.n	800505e <__mcmp+0x2a>
 8005040:	3314      	adds	r3, #20
 8005042:	3114      	adds	r1, #20
 8005044:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8005048:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800504c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8005050:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8005054:	4295      	cmp	r5, r2
 8005056:	d003      	beq.n	8005060 <__mcmp+0x2c>
 8005058:	d205      	bcs.n	8005066 <__mcmp+0x32>
 800505a:	f04f 30ff 	mov.w	r0, #4294967295
 800505e:	bd30      	pop	{r4, r5, pc}
 8005060:	42a3      	cmp	r3, r4
 8005062:	d3f3      	bcc.n	800504c <__mcmp+0x18>
 8005064:	e7fb      	b.n	800505e <__mcmp+0x2a>
 8005066:	2001      	movs	r0, #1
 8005068:	e7f9      	b.n	800505e <__mcmp+0x2a>
	...

0800506c <__mdiff>:
 800506c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005070:	4689      	mov	r9, r1
 8005072:	4606      	mov	r6, r0
 8005074:	4611      	mov	r1, r2
 8005076:	4648      	mov	r0, r9
 8005078:	4614      	mov	r4, r2
 800507a:	f7ff ffdb 	bl	8005034 <__mcmp>
 800507e:	1e05      	subs	r5, r0, #0
 8005080:	d112      	bne.n	80050a8 <__mdiff+0x3c>
 8005082:	4629      	mov	r1, r5
 8005084:	4630      	mov	r0, r6
 8005086:	f7ff fd5b 	bl	8004b40 <_Balloc>
 800508a:	4602      	mov	r2, r0
 800508c:	b928      	cbnz	r0, 800509a <__mdiff+0x2e>
 800508e:	4b3f      	ldr	r3, [pc, #252]	@ (800518c <__mdiff+0x120>)
 8005090:	f240 2137 	movw	r1, #567	@ 0x237
 8005094:	483e      	ldr	r0, [pc, #248]	@ (8005190 <__mdiff+0x124>)
 8005096:	f000 fb11 	bl	80056bc <__assert_func>
 800509a:	2301      	movs	r3, #1
 800509c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80050a0:	4610      	mov	r0, r2
 80050a2:	b003      	add	sp, #12
 80050a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050a8:	bfbc      	itt	lt
 80050aa:	464b      	movlt	r3, r9
 80050ac:	46a1      	movlt	r9, r4
 80050ae:	4630      	mov	r0, r6
 80050b0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80050b4:	bfba      	itte	lt
 80050b6:	461c      	movlt	r4, r3
 80050b8:	2501      	movlt	r5, #1
 80050ba:	2500      	movge	r5, #0
 80050bc:	f7ff fd40 	bl	8004b40 <_Balloc>
 80050c0:	4602      	mov	r2, r0
 80050c2:	b918      	cbnz	r0, 80050cc <__mdiff+0x60>
 80050c4:	4b31      	ldr	r3, [pc, #196]	@ (800518c <__mdiff+0x120>)
 80050c6:	f240 2145 	movw	r1, #581	@ 0x245
 80050ca:	e7e3      	b.n	8005094 <__mdiff+0x28>
 80050cc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80050d0:	6926      	ldr	r6, [r4, #16]
 80050d2:	60c5      	str	r5, [r0, #12]
 80050d4:	f109 0310 	add.w	r3, r9, #16
 80050d8:	f109 0514 	add.w	r5, r9, #20
 80050dc:	f104 0e14 	add.w	lr, r4, #20
 80050e0:	f100 0b14 	add.w	fp, r0, #20
 80050e4:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80050e8:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80050ec:	9301      	str	r3, [sp, #4]
 80050ee:	46d9      	mov	r9, fp
 80050f0:	f04f 0c00 	mov.w	ip, #0
 80050f4:	9b01      	ldr	r3, [sp, #4]
 80050f6:	f85e 0b04 	ldr.w	r0, [lr], #4
 80050fa:	f853 af04 	ldr.w	sl, [r3, #4]!
 80050fe:	9301      	str	r3, [sp, #4]
 8005100:	fa1f f38a 	uxth.w	r3, sl
 8005104:	4619      	mov	r1, r3
 8005106:	b283      	uxth	r3, r0
 8005108:	1acb      	subs	r3, r1, r3
 800510a:	0c00      	lsrs	r0, r0, #16
 800510c:	4463      	add	r3, ip
 800510e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8005112:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8005116:	b29b      	uxth	r3, r3
 8005118:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800511c:	4576      	cmp	r6, lr
 800511e:	f849 3b04 	str.w	r3, [r9], #4
 8005122:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005126:	d8e5      	bhi.n	80050f4 <__mdiff+0x88>
 8005128:	1b33      	subs	r3, r6, r4
 800512a:	3b15      	subs	r3, #21
 800512c:	f023 0303 	bic.w	r3, r3, #3
 8005130:	3415      	adds	r4, #21
 8005132:	3304      	adds	r3, #4
 8005134:	42a6      	cmp	r6, r4
 8005136:	bf38      	it	cc
 8005138:	2304      	movcc	r3, #4
 800513a:	441d      	add	r5, r3
 800513c:	445b      	add	r3, fp
 800513e:	461e      	mov	r6, r3
 8005140:	462c      	mov	r4, r5
 8005142:	4544      	cmp	r4, r8
 8005144:	d30e      	bcc.n	8005164 <__mdiff+0xf8>
 8005146:	f108 0103 	add.w	r1, r8, #3
 800514a:	1b49      	subs	r1, r1, r5
 800514c:	f021 0103 	bic.w	r1, r1, #3
 8005150:	3d03      	subs	r5, #3
 8005152:	45a8      	cmp	r8, r5
 8005154:	bf38      	it	cc
 8005156:	2100      	movcc	r1, #0
 8005158:	440b      	add	r3, r1
 800515a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800515e:	b191      	cbz	r1, 8005186 <__mdiff+0x11a>
 8005160:	6117      	str	r7, [r2, #16]
 8005162:	e79d      	b.n	80050a0 <__mdiff+0x34>
 8005164:	f854 1b04 	ldr.w	r1, [r4], #4
 8005168:	46e6      	mov	lr, ip
 800516a:	0c08      	lsrs	r0, r1, #16
 800516c:	fa1c fc81 	uxtah	ip, ip, r1
 8005170:	4471      	add	r1, lr
 8005172:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8005176:	b289      	uxth	r1, r1
 8005178:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800517c:	f846 1b04 	str.w	r1, [r6], #4
 8005180:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8005184:	e7dd      	b.n	8005142 <__mdiff+0xd6>
 8005186:	3f01      	subs	r7, #1
 8005188:	e7e7      	b.n	800515a <__mdiff+0xee>
 800518a:	bf00      	nop
 800518c:	0800696c 	.word	0x0800696c
 8005190:	0800697d 	.word	0x0800697d

08005194 <__d2b>:
 8005194:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005198:	460f      	mov	r7, r1
 800519a:	2101      	movs	r1, #1
 800519c:	ec59 8b10 	vmov	r8, r9, d0
 80051a0:	4616      	mov	r6, r2
 80051a2:	f7ff fccd 	bl	8004b40 <_Balloc>
 80051a6:	4604      	mov	r4, r0
 80051a8:	b930      	cbnz	r0, 80051b8 <__d2b+0x24>
 80051aa:	4602      	mov	r2, r0
 80051ac:	4b23      	ldr	r3, [pc, #140]	@ (800523c <__d2b+0xa8>)
 80051ae:	4824      	ldr	r0, [pc, #144]	@ (8005240 <__d2b+0xac>)
 80051b0:	f240 310f 	movw	r1, #783	@ 0x30f
 80051b4:	f000 fa82 	bl	80056bc <__assert_func>
 80051b8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80051bc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80051c0:	b10d      	cbz	r5, 80051c6 <__d2b+0x32>
 80051c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80051c6:	9301      	str	r3, [sp, #4]
 80051c8:	f1b8 0300 	subs.w	r3, r8, #0
 80051cc:	d023      	beq.n	8005216 <__d2b+0x82>
 80051ce:	4668      	mov	r0, sp
 80051d0:	9300      	str	r3, [sp, #0]
 80051d2:	f7ff fd7c 	bl	8004cce <__lo0bits>
 80051d6:	e9dd 1200 	ldrd	r1, r2, [sp]
 80051da:	b1d0      	cbz	r0, 8005212 <__d2b+0x7e>
 80051dc:	f1c0 0320 	rsb	r3, r0, #32
 80051e0:	fa02 f303 	lsl.w	r3, r2, r3
 80051e4:	430b      	orrs	r3, r1
 80051e6:	40c2      	lsrs	r2, r0
 80051e8:	6163      	str	r3, [r4, #20]
 80051ea:	9201      	str	r2, [sp, #4]
 80051ec:	9b01      	ldr	r3, [sp, #4]
 80051ee:	61a3      	str	r3, [r4, #24]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	bf0c      	ite	eq
 80051f4:	2201      	moveq	r2, #1
 80051f6:	2202      	movne	r2, #2
 80051f8:	6122      	str	r2, [r4, #16]
 80051fa:	b1a5      	cbz	r5, 8005226 <__d2b+0x92>
 80051fc:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8005200:	4405      	add	r5, r0
 8005202:	603d      	str	r5, [r7, #0]
 8005204:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8005208:	6030      	str	r0, [r6, #0]
 800520a:	4620      	mov	r0, r4
 800520c:	b003      	add	sp, #12
 800520e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005212:	6161      	str	r1, [r4, #20]
 8005214:	e7ea      	b.n	80051ec <__d2b+0x58>
 8005216:	a801      	add	r0, sp, #4
 8005218:	f7ff fd59 	bl	8004cce <__lo0bits>
 800521c:	9b01      	ldr	r3, [sp, #4]
 800521e:	6163      	str	r3, [r4, #20]
 8005220:	3020      	adds	r0, #32
 8005222:	2201      	movs	r2, #1
 8005224:	e7e8      	b.n	80051f8 <__d2b+0x64>
 8005226:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800522a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800522e:	6038      	str	r0, [r7, #0]
 8005230:	6918      	ldr	r0, [r3, #16]
 8005232:	f7ff fd2d 	bl	8004c90 <__hi0bits>
 8005236:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800523a:	e7e5      	b.n	8005208 <__d2b+0x74>
 800523c:	0800696c 	.word	0x0800696c
 8005240:	0800697d 	.word	0x0800697d

08005244 <__ssputs_r>:
 8005244:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005248:	688e      	ldr	r6, [r1, #8]
 800524a:	461f      	mov	r7, r3
 800524c:	42be      	cmp	r6, r7
 800524e:	680b      	ldr	r3, [r1, #0]
 8005250:	4682      	mov	sl, r0
 8005252:	460c      	mov	r4, r1
 8005254:	4690      	mov	r8, r2
 8005256:	d82d      	bhi.n	80052b4 <__ssputs_r+0x70>
 8005258:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800525c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005260:	d026      	beq.n	80052b0 <__ssputs_r+0x6c>
 8005262:	6965      	ldr	r5, [r4, #20]
 8005264:	6909      	ldr	r1, [r1, #16]
 8005266:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800526a:	eba3 0901 	sub.w	r9, r3, r1
 800526e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005272:	1c7b      	adds	r3, r7, #1
 8005274:	444b      	add	r3, r9
 8005276:	106d      	asrs	r5, r5, #1
 8005278:	429d      	cmp	r5, r3
 800527a:	bf38      	it	cc
 800527c:	461d      	movcc	r5, r3
 800527e:	0553      	lsls	r3, r2, #21
 8005280:	d527      	bpl.n	80052d2 <__ssputs_r+0x8e>
 8005282:	4629      	mov	r1, r5
 8005284:	f7ff fbd0 	bl	8004a28 <_malloc_r>
 8005288:	4606      	mov	r6, r0
 800528a:	b360      	cbz	r0, 80052e6 <__ssputs_r+0xa2>
 800528c:	6921      	ldr	r1, [r4, #16]
 800528e:	464a      	mov	r2, r9
 8005290:	f000 fa06 	bl	80056a0 <memcpy>
 8005294:	89a3      	ldrh	r3, [r4, #12]
 8005296:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800529a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800529e:	81a3      	strh	r3, [r4, #12]
 80052a0:	6126      	str	r6, [r4, #16]
 80052a2:	6165      	str	r5, [r4, #20]
 80052a4:	444e      	add	r6, r9
 80052a6:	eba5 0509 	sub.w	r5, r5, r9
 80052aa:	6026      	str	r6, [r4, #0]
 80052ac:	60a5      	str	r5, [r4, #8]
 80052ae:	463e      	mov	r6, r7
 80052b0:	42be      	cmp	r6, r7
 80052b2:	d900      	bls.n	80052b6 <__ssputs_r+0x72>
 80052b4:	463e      	mov	r6, r7
 80052b6:	6820      	ldr	r0, [r4, #0]
 80052b8:	4632      	mov	r2, r6
 80052ba:	4641      	mov	r1, r8
 80052bc:	f000 f9c6 	bl	800564c <memmove>
 80052c0:	68a3      	ldr	r3, [r4, #8]
 80052c2:	1b9b      	subs	r3, r3, r6
 80052c4:	60a3      	str	r3, [r4, #8]
 80052c6:	6823      	ldr	r3, [r4, #0]
 80052c8:	4433      	add	r3, r6
 80052ca:	6023      	str	r3, [r4, #0]
 80052cc:	2000      	movs	r0, #0
 80052ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052d2:	462a      	mov	r2, r5
 80052d4:	f000 fa36 	bl	8005744 <_realloc_r>
 80052d8:	4606      	mov	r6, r0
 80052da:	2800      	cmp	r0, #0
 80052dc:	d1e0      	bne.n	80052a0 <__ssputs_r+0x5c>
 80052de:	6921      	ldr	r1, [r4, #16]
 80052e0:	4650      	mov	r0, sl
 80052e2:	f7ff fb2d 	bl	8004940 <_free_r>
 80052e6:	230c      	movs	r3, #12
 80052e8:	f8ca 3000 	str.w	r3, [sl]
 80052ec:	89a3      	ldrh	r3, [r4, #12]
 80052ee:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80052f2:	81a3      	strh	r3, [r4, #12]
 80052f4:	f04f 30ff 	mov.w	r0, #4294967295
 80052f8:	e7e9      	b.n	80052ce <__ssputs_r+0x8a>
	...

080052fc <_svfiprintf_r>:
 80052fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005300:	4698      	mov	r8, r3
 8005302:	898b      	ldrh	r3, [r1, #12]
 8005304:	061b      	lsls	r3, r3, #24
 8005306:	b09d      	sub	sp, #116	@ 0x74
 8005308:	4607      	mov	r7, r0
 800530a:	460d      	mov	r5, r1
 800530c:	4614      	mov	r4, r2
 800530e:	d510      	bpl.n	8005332 <_svfiprintf_r+0x36>
 8005310:	690b      	ldr	r3, [r1, #16]
 8005312:	b973      	cbnz	r3, 8005332 <_svfiprintf_r+0x36>
 8005314:	2140      	movs	r1, #64	@ 0x40
 8005316:	f7ff fb87 	bl	8004a28 <_malloc_r>
 800531a:	6028      	str	r0, [r5, #0]
 800531c:	6128      	str	r0, [r5, #16]
 800531e:	b930      	cbnz	r0, 800532e <_svfiprintf_r+0x32>
 8005320:	230c      	movs	r3, #12
 8005322:	603b      	str	r3, [r7, #0]
 8005324:	f04f 30ff 	mov.w	r0, #4294967295
 8005328:	b01d      	add	sp, #116	@ 0x74
 800532a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800532e:	2340      	movs	r3, #64	@ 0x40
 8005330:	616b      	str	r3, [r5, #20]
 8005332:	2300      	movs	r3, #0
 8005334:	9309      	str	r3, [sp, #36]	@ 0x24
 8005336:	2320      	movs	r3, #32
 8005338:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800533c:	f8cd 800c 	str.w	r8, [sp, #12]
 8005340:	2330      	movs	r3, #48	@ 0x30
 8005342:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80054e0 <_svfiprintf_r+0x1e4>
 8005346:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800534a:	f04f 0901 	mov.w	r9, #1
 800534e:	4623      	mov	r3, r4
 8005350:	469a      	mov	sl, r3
 8005352:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005356:	b10a      	cbz	r2, 800535c <_svfiprintf_r+0x60>
 8005358:	2a25      	cmp	r2, #37	@ 0x25
 800535a:	d1f9      	bne.n	8005350 <_svfiprintf_r+0x54>
 800535c:	ebba 0b04 	subs.w	fp, sl, r4
 8005360:	d00b      	beq.n	800537a <_svfiprintf_r+0x7e>
 8005362:	465b      	mov	r3, fp
 8005364:	4622      	mov	r2, r4
 8005366:	4629      	mov	r1, r5
 8005368:	4638      	mov	r0, r7
 800536a:	f7ff ff6b 	bl	8005244 <__ssputs_r>
 800536e:	3001      	adds	r0, #1
 8005370:	f000 80a7 	beq.w	80054c2 <_svfiprintf_r+0x1c6>
 8005374:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005376:	445a      	add	r2, fp
 8005378:	9209      	str	r2, [sp, #36]	@ 0x24
 800537a:	f89a 3000 	ldrb.w	r3, [sl]
 800537e:	2b00      	cmp	r3, #0
 8005380:	f000 809f 	beq.w	80054c2 <_svfiprintf_r+0x1c6>
 8005384:	2300      	movs	r3, #0
 8005386:	f04f 32ff 	mov.w	r2, #4294967295
 800538a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800538e:	f10a 0a01 	add.w	sl, sl, #1
 8005392:	9304      	str	r3, [sp, #16]
 8005394:	9307      	str	r3, [sp, #28]
 8005396:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800539a:	931a      	str	r3, [sp, #104]	@ 0x68
 800539c:	4654      	mov	r4, sl
 800539e:	2205      	movs	r2, #5
 80053a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80053a4:	484e      	ldr	r0, [pc, #312]	@ (80054e0 <_svfiprintf_r+0x1e4>)
 80053a6:	f7fa ff1b 	bl	80001e0 <memchr>
 80053aa:	9a04      	ldr	r2, [sp, #16]
 80053ac:	b9d8      	cbnz	r0, 80053e6 <_svfiprintf_r+0xea>
 80053ae:	06d0      	lsls	r0, r2, #27
 80053b0:	bf44      	itt	mi
 80053b2:	2320      	movmi	r3, #32
 80053b4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80053b8:	0711      	lsls	r1, r2, #28
 80053ba:	bf44      	itt	mi
 80053bc:	232b      	movmi	r3, #43	@ 0x2b
 80053be:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80053c2:	f89a 3000 	ldrb.w	r3, [sl]
 80053c6:	2b2a      	cmp	r3, #42	@ 0x2a
 80053c8:	d015      	beq.n	80053f6 <_svfiprintf_r+0xfa>
 80053ca:	9a07      	ldr	r2, [sp, #28]
 80053cc:	4654      	mov	r4, sl
 80053ce:	2000      	movs	r0, #0
 80053d0:	f04f 0c0a 	mov.w	ip, #10
 80053d4:	4621      	mov	r1, r4
 80053d6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80053da:	3b30      	subs	r3, #48	@ 0x30
 80053dc:	2b09      	cmp	r3, #9
 80053de:	d94b      	bls.n	8005478 <_svfiprintf_r+0x17c>
 80053e0:	b1b0      	cbz	r0, 8005410 <_svfiprintf_r+0x114>
 80053e2:	9207      	str	r2, [sp, #28]
 80053e4:	e014      	b.n	8005410 <_svfiprintf_r+0x114>
 80053e6:	eba0 0308 	sub.w	r3, r0, r8
 80053ea:	fa09 f303 	lsl.w	r3, r9, r3
 80053ee:	4313      	orrs	r3, r2
 80053f0:	9304      	str	r3, [sp, #16]
 80053f2:	46a2      	mov	sl, r4
 80053f4:	e7d2      	b.n	800539c <_svfiprintf_r+0xa0>
 80053f6:	9b03      	ldr	r3, [sp, #12]
 80053f8:	1d19      	adds	r1, r3, #4
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	9103      	str	r1, [sp, #12]
 80053fe:	2b00      	cmp	r3, #0
 8005400:	bfbb      	ittet	lt
 8005402:	425b      	neglt	r3, r3
 8005404:	f042 0202 	orrlt.w	r2, r2, #2
 8005408:	9307      	strge	r3, [sp, #28]
 800540a:	9307      	strlt	r3, [sp, #28]
 800540c:	bfb8      	it	lt
 800540e:	9204      	strlt	r2, [sp, #16]
 8005410:	7823      	ldrb	r3, [r4, #0]
 8005412:	2b2e      	cmp	r3, #46	@ 0x2e
 8005414:	d10a      	bne.n	800542c <_svfiprintf_r+0x130>
 8005416:	7863      	ldrb	r3, [r4, #1]
 8005418:	2b2a      	cmp	r3, #42	@ 0x2a
 800541a:	d132      	bne.n	8005482 <_svfiprintf_r+0x186>
 800541c:	9b03      	ldr	r3, [sp, #12]
 800541e:	1d1a      	adds	r2, r3, #4
 8005420:	681b      	ldr	r3, [r3, #0]
 8005422:	9203      	str	r2, [sp, #12]
 8005424:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005428:	3402      	adds	r4, #2
 800542a:	9305      	str	r3, [sp, #20]
 800542c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 80054f0 <_svfiprintf_r+0x1f4>
 8005430:	7821      	ldrb	r1, [r4, #0]
 8005432:	2203      	movs	r2, #3
 8005434:	4650      	mov	r0, sl
 8005436:	f7fa fed3 	bl	80001e0 <memchr>
 800543a:	b138      	cbz	r0, 800544c <_svfiprintf_r+0x150>
 800543c:	9b04      	ldr	r3, [sp, #16]
 800543e:	eba0 000a 	sub.w	r0, r0, sl
 8005442:	2240      	movs	r2, #64	@ 0x40
 8005444:	4082      	lsls	r2, r0
 8005446:	4313      	orrs	r3, r2
 8005448:	3401      	adds	r4, #1
 800544a:	9304      	str	r3, [sp, #16]
 800544c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005450:	4824      	ldr	r0, [pc, #144]	@ (80054e4 <_svfiprintf_r+0x1e8>)
 8005452:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005456:	2206      	movs	r2, #6
 8005458:	f7fa fec2 	bl	80001e0 <memchr>
 800545c:	2800      	cmp	r0, #0
 800545e:	d036      	beq.n	80054ce <_svfiprintf_r+0x1d2>
 8005460:	4b21      	ldr	r3, [pc, #132]	@ (80054e8 <_svfiprintf_r+0x1ec>)
 8005462:	bb1b      	cbnz	r3, 80054ac <_svfiprintf_r+0x1b0>
 8005464:	9b03      	ldr	r3, [sp, #12]
 8005466:	3307      	adds	r3, #7
 8005468:	f023 0307 	bic.w	r3, r3, #7
 800546c:	3308      	adds	r3, #8
 800546e:	9303      	str	r3, [sp, #12]
 8005470:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005472:	4433      	add	r3, r6
 8005474:	9309      	str	r3, [sp, #36]	@ 0x24
 8005476:	e76a      	b.n	800534e <_svfiprintf_r+0x52>
 8005478:	fb0c 3202 	mla	r2, ip, r2, r3
 800547c:	460c      	mov	r4, r1
 800547e:	2001      	movs	r0, #1
 8005480:	e7a8      	b.n	80053d4 <_svfiprintf_r+0xd8>
 8005482:	2300      	movs	r3, #0
 8005484:	3401      	adds	r4, #1
 8005486:	9305      	str	r3, [sp, #20]
 8005488:	4619      	mov	r1, r3
 800548a:	f04f 0c0a 	mov.w	ip, #10
 800548e:	4620      	mov	r0, r4
 8005490:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005494:	3a30      	subs	r2, #48	@ 0x30
 8005496:	2a09      	cmp	r2, #9
 8005498:	d903      	bls.n	80054a2 <_svfiprintf_r+0x1a6>
 800549a:	2b00      	cmp	r3, #0
 800549c:	d0c6      	beq.n	800542c <_svfiprintf_r+0x130>
 800549e:	9105      	str	r1, [sp, #20]
 80054a0:	e7c4      	b.n	800542c <_svfiprintf_r+0x130>
 80054a2:	fb0c 2101 	mla	r1, ip, r1, r2
 80054a6:	4604      	mov	r4, r0
 80054a8:	2301      	movs	r3, #1
 80054aa:	e7f0      	b.n	800548e <_svfiprintf_r+0x192>
 80054ac:	ab03      	add	r3, sp, #12
 80054ae:	9300      	str	r3, [sp, #0]
 80054b0:	462a      	mov	r2, r5
 80054b2:	4b0e      	ldr	r3, [pc, #56]	@ (80054ec <_svfiprintf_r+0x1f0>)
 80054b4:	a904      	add	r1, sp, #16
 80054b6:	4638      	mov	r0, r7
 80054b8:	f7fd fe82 	bl	80031c0 <_printf_float>
 80054bc:	1c42      	adds	r2, r0, #1
 80054be:	4606      	mov	r6, r0
 80054c0:	d1d6      	bne.n	8005470 <_svfiprintf_r+0x174>
 80054c2:	89ab      	ldrh	r3, [r5, #12]
 80054c4:	065b      	lsls	r3, r3, #25
 80054c6:	f53f af2d 	bmi.w	8005324 <_svfiprintf_r+0x28>
 80054ca:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80054cc:	e72c      	b.n	8005328 <_svfiprintf_r+0x2c>
 80054ce:	ab03      	add	r3, sp, #12
 80054d0:	9300      	str	r3, [sp, #0]
 80054d2:	462a      	mov	r2, r5
 80054d4:	4b05      	ldr	r3, [pc, #20]	@ (80054ec <_svfiprintf_r+0x1f0>)
 80054d6:	a904      	add	r1, sp, #16
 80054d8:	4638      	mov	r0, r7
 80054da:	f7fe f909 	bl	80036f0 <_printf_i>
 80054de:	e7ed      	b.n	80054bc <_svfiprintf_r+0x1c0>
 80054e0:	08006ad8 	.word	0x08006ad8
 80054e4:	08006ae2 	.word	0x08006ae2
 80054e8:	080031c1 	.word	0x080031c1
 80054ec:	08005245 	.word	0x08005245
 80054f0:	08006ade 	.word	0x08006ade

080054f4 <__sflush_r>:
 80054f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80054f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80054fc:	0716      	lsls	r6, r2, #28
 80054fe:	4605      	mov	r5, r0
 8005500:	460c      	mov	r4, r1
 8005502:	d454      	bmi.n	80055ae <__sflush_r+0xba>
 8005504:	684b      	ldr	r3, [r1, #4]
 8005506:	2b00      	cmp	r3, #0
 8005508:	dc02      	bgt.n	8005510 <__sflush_r+0x1c>
 800550a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800550c:	2b00      	cmp	r3, #0
 800550e:	dd48      	ble.n	80055a2 <__sflush_r+0xae>
 8005510:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8005512:	2e00      	cmp	r6, #0
 8005514:	d045      	beq.n	80055a2 <__sflush_r+0xae>
 8005516:	2300      	movs	r3, #0
 8005518:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800551c:	682f      	ldr	r7, [r5, #0]
 800551e:	6a21      	ldr	r1, [r4, #32]
 8005520:	602b      	str	r3, [r5, #0]
 8005522:	d030      	beq.n	8005586 <__sflush_r+0x92>
 8005524:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8005526:	89a3      	ldrh	r3, [r4, #12]
 8005528:	0759      	lsls	r1, r3, #29
 800552a:	d505      	bpl.n	8005538 <__sflush_r+0x44>
 800552c:	6863      	ldr	r3, [r4, #4]
 800552e:	1ad2      	subs	r2, r2, r3
 8005530:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8005532:	b10b      	cbz	r3, 8005538 <__sflush_r+0x44>
 8005534:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8005536:	1ad2      	subs	r2, r2, r3
 8005538:	2300      	movs	r3, #0
 800553a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800553c:	6a21      	ldr	r1, [r4, #32]
 800553e:	4628      	mov	r0, r5
 8005540:	47b0      	blx	r6
 8005542:	1c43      	adds	r3, r0, #1
 8005544:	89a3      	ldrh	r3, [r4, #12]
 8005546:	d106      	bne.n	8005556 <__sflush_r+0x62>
 8005548:	6829      	ldr	r1, [r5, #0]
 800554a:	291d      	cmp	r1, #29
 800554c:	d82b      	bhi.n	80055a6 <__sflush_r+0xb2>
 800554e:	4a2a      	ldr	r2, [pc, #168]	@ (80055f8 <__sflush_r+0x104>)
 8005550:	410a      	asrs	r2, r1
 8005552:	07d6      	lsls	r6, r2, #31
 8005554:	d427      	bmi.n	80055a6 <__sflush_r+0xb2>
 8005556:	2200      	movs	r2, #0
 8005558:	6062      	str	r2, [r4, #4]
 800555a:	04d9      	lsls	r1, r3, #19
 800555c:	6922      	ldr	r2, [r4, #16]
 800555e:	6022      	str	r2, [r4, #0]
 8005560:	d504      	bpl.n	800556c <__sflush_r+0x78>
 8005562:	1c42      	adds	r2, r0, #1
 8005564:	d101      	bne.n	800556a <__sflush_r+0x76>
 8005566:	682b      	ldr	r3, [r5, #0]
 8005568:	b903      	cbnz	r3, 800556c <__sflush_r+0x78>
 800556a:	6560      	str	r0, [r4, #84]	@ 0x54
 800556c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800556e:	602f      	str	r7, [r5, #0]
 8005570:	b1b9      	cbz	r1, 80055a2 <__sflush_r+0xae>
 8005572:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005576:	4299      	cmp	r1, r3
 8005578:	d002      	beq.n	8005580 <__sflush_r+0x8c>
 800557a:	4628      	mov	r0, r5
 800557c:	f7ff f9e0 	bl	8004940 <_free_r>
 8005580:	2300      	movs	r3, #0
 8005582:	6363      	str	r3, [r4, #52]	@ 0x34
 8005584:	e00d      	b.n	80055a2 <__sflush_r+0xae>
 8005586:	2301      	movs	r3, #1
 8005588:	4628      	mov	r0, r5
 800558a:	47b0      	blx	r6
 800558c:	4602      	mov	r2, r0
 800558e:	1c50      	adds	r0, r2, #1
 8005590:	d1c9      	bne.n	8005526 <__sflush_r+0x32>
 8005592:	682b      	ldr	r3, [r5, #0]
 8005594:	2b00      	cmp	r3, #0
 8005596:	d0c6      	beq.n	8005526 <__sflush_r+0x32>
 8005598:	2b1d      	cmp	r3, #29
 800559a:	d001      	beq.n	80055a0 <__sflush_r+0xac>
 800559c:	2b16      	cmp	r3, #22
 800559e:	d11e      	bne.n	80055de <__sflush_r+0xea>
 80055a0:	602f      	str	r7, [r5, #0]
 80055a2:	2000      	movs	r0, #0
 80055a4:	e022      	b.n	80055ec <__sflush_r+0xf8>
 80055a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80055aa:	b21b      	sxth	r3, r3
 80055ac:	e01b      	b.n	80055e6 <__sflush_r+0xf2>
 80055ae:	690f      	ldr	r7, [r1, #16]
 80055b0:	2f00      	cmp	r7, #0
 80055b2:	d0f6      	beq.n	80055a2 <__sflush_r+0xae>
 80055b4:	0793      	lsls	r3, r2, #30
 80055b6:	680e      	ldr	r6, [r1, #0]
 80055b8:	bf08      	it	eq
 80055ba:	694b      	ldreq	r3, [r1, #20]
 80055bc:	600f      	str	r7, [r1, #0]
 80055be:	bf18      	it	ne
 80055c0:	2300      	movne	r3, #0
 80055c2:	eba6 0807 	sub.w	r8, r6, r7
 80055c6:	608b      	str	r3, [r1, #8]
 80055c8:	f1b8 0f00 	cmp.w	r8, #0
 80055cc:	dde9      	ble.n	80055a2 <__sflush_r+0xae>
 80055ce:	6a21      	ldr	r1, [r4, #32]
 80055d0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80055d2:	4643      	mov	r3, r8
 80055d4:	463a      	mov	r2, r7
 80055d6:	4628      	mov	r0, r5
 80055d8:	47b0      	blx	r6
 80055da:	2800      	cmp	r0, #0
 80055dc:	dc08      	bgt.n	80055f0 <__sflush_r+0xfc>
 80055de:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80055e2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80055e6:	81a3      	strh	r3, [r4, #12]
 80055e8:	f04f 30ff 	mov.w	r0, #4294967295
 80055ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80055f0:	4407      	add	r7, r0
 80055f2:	eba8 0800 	sub.w	r8, r8, r0
 80055f6:	e7e7      	b.n	80055c8 <__sflush_r+0xd4>
 80055f8:	dfbffffe 	.word	0xdfbffffe

080055fc <_fflush_r>:
 80055fc:	b538      	push	{r3, r4, r5, lr}
 80055fe:	690b      	ldr	r3, [r1, #16]
 8005600:	4605      	mov	r5, r0
 8005602:	460c      	mov	r4, r1
 8005604:	b913      	cbnz	r3, 800560c <_fflush_r+0x10>
 8005606:	2500      	movs	r5, #0
 8005608:	4628      	mov	r0, r5
 800560a:	bd38      	pop	{r3, r4, r5, pc}
 800560c:	b118      	cbz	r0, 8005616 <_fflush_r+0x1a>
 800560e:	6a03      	ldr	r3, [r0, #32]
 8005610:	b90b      	cbnz	r3, 8005616 <_fflush_r+0x1a>
 8005612:	f7fe fa19 	bl	8003a48 <__sinit>
 8005616:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d0f3      	beq.n	8005606 <_fflush_r+0xa>
 800561e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8005620:	07d0      	lsls	r0, r2, #31
 8005622:	d404      	bmi.n	800562e <_fflush_r+0x32>
 8005624:	0599      	lsls	r1, r3, #22
 8005626:	d402      	bmi.n	800562e <_fflush_r+0x32>
 8005628:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800562a:	f7fe fb38 	bl	8003c9e <__retarget_lock_acquire_recursive>
 800562e:	4628      	mov	r0, r5
 8005630:	4621      	mov	r1, r4
 8005632:	f7ff ff5f 	bl	80054f4 <__sflush_r>
 8005636:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005638:	07da      	lsls	r2, r3, #31
 800563a:	4605      	mov	r5, r0
 800563c:	d4e4      	bmi.n	8005608 <_fflush_r+0xc>
 800563e:	89a3      	ldrh	r3, [r4, #12]
 8005640:	059b      	lsls	r3, r3, #22
 8005642:	d4e1      	bmi.n	8005608 <_fflush_r+0xc>
 8005644:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005646:	f7fe fb2b 	bl	8003ca0 <__retarget_lock_release_recursive>
 800564a:	e7dd      	b.n	8005608 <_fflush_r+0xc>

0800564c <memmove>:
 800564c:	4288      	cmp	r0, r1
 800564e:	b510      	push	{r4, lr}
 8005650:	eb01 0402 	add.w	r4, r1, r2
 8005654:	d902      	bls.n	800565c <memmove+0x10>
 8005656:	4284      	cmp	r4, r0
 8005658:	4623      	mov	r3, r4
 800565a:	d807      	bhi.n	800566c <memmove+0x20>
 800565c:	1e43      	subs	r3, r0, #1
 800565e:	42a1      	cmp	r1, r4
 8005660:	d008      	beq.n	8005674 <memmove+0x28>
 8005662:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005666:	f803 2f01 	strb.w	r2, [r3, #1]!
 800566a:	e7f8      	b.n	800565e <memmove+0x12>
 800566c:	4402      	add	r2, r0
 800566e:	4601      	mov	r1, r0
 8005670:	428a      	cmp	r2, r1
 8005672:	d100      	bne.n	8005676 <memmove+0x2a>
 8005674:	bd10      	pop	{r4, pc}
 8005676:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800567a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800567e:	e7f7      	b.n	8005670 <memmove+0x24>

08005680 <_sbrk_r>:
 8005680:	b538      	push	{r3, r4, r5, lr}
 8005682:	4d06      	ldr	r5, [pc, #24]	@ (800569c <_sbrk_r+0x1c>)
 8005684:	2300      	movs	r3, #0
 8005686:	4604      	mov	r4, r0
 8005688:	4608      	mov	r0, r1
 800568a:	602b      	str	r3, [r5, #0]
 800568c:	f7fc fd9e 	bl	80021cc <_sbrk>
 8005690:	1c43      	adds	r3, r0, #1
 8005692:	d102      	bne.n	800569a <_sbrk_r+0x1a>
 8005694:	682b      	ldr	r3, [r5, #0]
 8005696:	b103      	cbz	r3, 800569a <_sbrk_r+0x1a>
 8005698:	6023      	str	r3, [r4, #0]
 800569a:	bd38      	pop	{r3, r4, r5, pc}
 800569c:	20000358 	.word	0x20000358

080056a0 <memcpy>:
 80056a0:	440a      	add	r2, r1
 80056a2:	4291      	cmp	r1, r2
 80056a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80056a8:	d100      	bne.n	80056ac <memcpy+0xc>
 80056aa:	4770      	bx	lr
 80056ac:	b510      	push	{r4, lr}
 80056ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80056b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80056b6:	4291      	cmp	r1, r2
 80056b8:	d1f9      	bne.n	80056ae <memcpy+0xe>
 80056ba:	bd10      	pop	{r4, pc}

080056bc <__assert_func>:
 80056bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80056be:	4614      	mov	r4, r2
 80056c0:	461a      	mov	r2, r3
 80056c2:	4b09      	ldr	r3, [pc, #36]	@ (80056e8 <__assert_func+0x2c>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	4605      	mov	r5, r0
 80056c8:	68d8      	ldr	r0, [r3, #12]
 80056ca:	b954      	cbnz	r4, 80056e2 <__assert_func+0x26>
 80056cc:	4b07      	ldr	r3, [pc, #28]	@ (80056ec <__assert_func+0x30>)
 80056ce:	461c      	mov	r4, r3
 80056d0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80056d4:	9100      	str	r1, [sp, #0]
 80056d6:	462b      	mov	r3, r5
 80056d8:	4905      	ldr	r1, [pc, #20]	@ (80056f0 <__assert_func+0x34>)
 80056da:	f000 f86f 	bl	80057bc <fiprintf>
 80056de:	f000 f87f 	bl	80057e0 <abort>
 80056e2:	4b04      	ldr	r3, [pc, #16]	@ (80056f4 <__assert_func+0x38>)
 80056e4:	e7f4      	b.n	80056d0 <__assert_func+0x14>
 80056e6:	bf00      	nop
 80056e8:	20000024 	.word	0x20000024
 80056ec:	08006b2e 	.word	0x08006b2e
 80056f0:	08006b00 	.word	0x08006b00
 80056f4:	08006af3 	.word	0x08006af3

080056f8 <_calloc_r>:
 80056f8:	b570      	push	{r4, r5, r6, lr}
 80056fa:	fba1 5402 	umull	r5, r4, r1, r2
 80056fe:	b93c      	cbnz	r4, 8005710 <_calloc_r+0x18>
 8005700:	4629      	mov	r1, r5
 8005702:	f7ff f991 	bl	8004a28 <_malloc_r>
 8005706:	4606      	mov	r6, r0
 8005708:	b928      	cbnz	r0, 8005716 <_calloc_r+0x1e>
 800570a:	2600      	movs	r6, #0
 800570c:	4630      	mov	r0, r6
 800570e:	bd70      	pop	{r4, r5, r6, pc}
 8005710:	220c      	movs	r2, #12
 8005712:	6002      	str	r2, [r0, #0]
 8005714:	e7f9      	b.n	800570a <_calloc_r+0x12>
 8005716:	462a      	mov	r2, r5
 8005718:	4621      	mov	r1, r4
 800571a:	f7fe fa42 	bl	8003ba2 <memset>
 800571e:	e7f5      	b.n	800570c <_calloc_r+0x14>

08005720 <__ascii_mbtowc>:
 8005720:	b082      	sub	sp, #8
 8005722:	b901      	cbnz	r1, 8005726 <__ascii_mbtowc+0x6>
 8005724:	a901      	add	r1, sp, #4
 8005726:	b142      	cbz	r2, 800573a <__ascii_mbtowc+0x1a>
 8005728:	b14b      	cbz	r3, 800573e <__ascii_mbtowc+0x1e>
 800572a:	7813      	ldrb	r3, [r2, #0]
 800572c:	600b      	str	r3, [r1, #0]
 800572e:	7812      	ldrb	r2, [r2, #0]
 8005730:	1e10      	subs	r0, r2, #0
 8005732:	bf18      	it	ne
 8005734:	2001      	movne	r0, #1
 8005736:	b002      	add	sp, #8
 8005738:	4770      	bx	lr
 800573a:	4610      	mov	r0, r2
 800573c:	e7fb      	b.n	8005736 <__ascii_mbtowc+0x16>
 800573e:	f06f 0001 	mvn.w	r0, #1
 8005742:	e7f8      	b.n	8005736 <__ascii_mbtowc+0x16>

08005744 <_realloc_r>:
 8005744:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005748:	4680      	mov	r8, r0
 800574a:	4615      	mov	r5, r2
 800574c:	460c      	mov	r4, r1
 800574e:	b921      	cbnz	r1, 800575a <_realloc_r+0x16>
 8005750:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005754:	4611      	mov	r1, r2
 8005756:	f7ff b967 	b.w	8004a28 <_malloc_r>
 800575a:	b92a      	cbnz	r2, 8005768 <_realloc_r+0x24>
 800575c:	f7ff f8f0 	bl	8004940 <_free_r>
 8005760:	2400      	movs	r4, #0
 8005762:	4620      	mov	r0, r4
 8005764:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005768:	f000 f841 	bl	80057ee <_malloc_usable_size_r>
 800576c:	4285      	cmp	r5, r0
 800576e:	4606      	mov	r6, r0
 8005770:	d802      	bhi.n	8005778 <_realloc_r+0x34>
 8005772:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8005776:	d8f4      	bhi.n	8005762 <_realloc_r+0x1e>
 8005778:	4629      	mov	r1, r5
 800577a:	4640      	mov	r0, r8
 800577c:	f7ff f954 	bl	8004a28 <_malloc_r>
 8005780:	4607      	mov	r7, r0
 8005782:	2800      	cmp	r0, #0
 8005784:	d0ec      	beq.n	8005760 <_realloc_r+0x1c>
 8005786:	42b5      	cmp	r5, r6
 8005788:	462a      	mov	r2, r5
 800578a:	4621      	mov	r1, r4
 800578c:	bf28      	it	cs
 800578e:	4632      	movcs	r2, r6
 8005790:	f7ff ff86 	bl	80056a0 <memcpy>
 8005794:	4621      	mov	r1, r4
 8005796:	4640      	mov	r0, r8
 8005798:	f7ff f8d2 	bl	8004940 <_free_r>
 800579c:	463c      	mov	r4, r7
 800579e:	e7e0      	b.n	8005762 <_realloc_r+0x1e>

080057a0 <__ascii_wctomb>:
 80057a0:	4603      	mov	r3, r0
 80057a2:	4608      	mov	r0, r1
 80057a4:	b141      	cbz	r1, 80057b8 <__ascii_wctomb+0x18>
 80057a6:	2aff      	cmp	r2, #255	@ 0xff
 80057a8:	d904      	bls.n	80057b4 <__ascii_wctomb+0x14>
 80057aa:	228a      	movs	r2, #138	@ 0x8a
 80057ac:	601a      	str	r2, [r3, #0]
 80057ae:	f04f 30ff 	mov.w	r0, #4294967295
 80057b2:	4770      	bx	lr
 80057b4:	700a      	strb	r2, [r1, #0]
 80057b6:	2001      	movs	r0, #1
 80057b8:	4770      	bx	lr
	...

080057bc <fiprintf>:
 80057bc:	b40e      	push	{r1, r2, r3}
 80057be:	b503      	push	{r0, r1, lr}
 80057c0:	4601      	mov	r1, r0
 80057c2:	ab03      	add	r3, sp, #12
 80057c4:	4805      	ldr	r0, [pc, #20]	@ (80057dc <fiprintf+0x20>)
 80057c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80057ca:	6800      	ldr	r0, [r0, #0]
 80057cc:	9301      	str	r3, [sp, #4]
 80057ce:	f000 f83f 	bl	8005850 <_vfiprintf_r>
 80057d2:	b002      	add	sp, #8
 80057d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80057d8:	b003      	add	sp, #12
 80057da:	4770      	bx	lr
 80057dc:	20000024 	.word	0x20000024

080057e0 <abort>:
 80057e0:	b508      	push	{r3, lr}
 80057e2:	2006      	movs	r0, #6
 80057e4:	f000 fa08 	bl	8005bf8 <raise>
 80057e8:	2001      	movs	r0, #1
 80057ea:	f7fc fc77 	bl	80020dc <_exit>

080057ee <_malloc_usable_size_r>:
 80057ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80057f2:	1f18      	subs	r0, r3, #4
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	bfbc      	itt	lt
 80057f8:	580b      	ldrlt	r3, [r1, r0]
 80057fa:	18c0      	addlt	r0, r0, r3
 80057fc:	4770      	bx	lr

080057fe <__sfputc_r>:
 80057fe:	6893      	ldr	r3, [r2, #8]
 8005800:	3b01      	subs	r3, #1
 8005802:	2b00      	cmp	r3, #0
 8005804:	b410      	push	{r4}
 8005806:	6093      	str	r3, [r2, #8]
 8005808:	da08      	bge.n	800581c <__sfputc_r+0x1e>
 800580a:	6994      	ldr	r4, [r2, #24]
 800580c:	42a3      	cmp	r3, r4
 800580e:	db01      	blt.n	8005814 <__sfputc_r+0x16>
 8005810:	290a      	cmp	r1, #10
 8005812:	d103      	bne.n	800581c <__sfputc_r+0x1e>
 8005814:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005818:	f000 b932 	b.w	8005a80 <__swbuf_r>
 800581c:	6813      	ldr	r3, [r2, #0]
 800581e:	1c58      	adds	r0, r3, #1
 8005820:	6010      	str	r0, [r2, #0]
 8005822:	7019      	strb	r1, [r3, #0]
 8005824:	4608      	mov	r0, r1
 8005826:	f85d 4b04 	ldr.w	r4, [sp], #4
 800582a:	4770      	bx	lr

0800582c <__sfputs_r>:
 800582c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800582e:	4606      	mov	r6, r0
 8005830:	460f      	mov	r7, r1
 8005832:	4614      	mov	r4, r2
 8005834:	18d5      	adds	r5, r2, r3
 8005836:	42ac      	cmp	r4, r5
 8005838:	d101      	bne.n	800583e <__sfputs_r+0x12>
 800583a:	2000      	movs	r0, #0
 800583c:	e007      	b.n	800584e <__sfputs_r+0x22>
 800583e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005842:	463a      	mov	r2, r7
 8005844:	4630      	mov	r0, r6
 8005846:	f7ff ffda 	bl	80057fe <__sfputc_r>
 800584a:	1c43      	adds	r3, r0, #1
 800584c:	d1f3      	bne.n	8005836 <__sfputs_r+0xa>
 800584e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08005850 <_vfiprintf_r>:
 8005850:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005854:	460d      	mov	r5, r1
 8005856:	b09d      	sub	sp, #116	@ 0x74
 8005858:	4614      	mov	r4, r2
 800585a:	4698      	mov	r8, r3
 800585c:	4606      	mov	r6, r0
 800585e:	b118      	cbz	r0, 8005868 <_vfiprintf_r+0x18>
 8005860:	6a03      	ldr	r3, [r0, #32]
 8005862:	b90b      	cbnz	r3, 8005868 <_vfiprintf_r+0x18>
 8005864:	f7fe f8f0 	bl	8003a48 <__sinit>
 8005868:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800586a:	07d9      	lsls	r1, r3, #31
 800586c:	d405      	bmi.n	800587a <_vfiprintf_r+0x2a>
 800586e:	89ab      	ldrh	r3, [r5, #12]
 8005870:	059a      	lsls	r2, r3, #22
 8005872:	d402      	bmi.n	800587a <_vfiprintf_r+0x2a>
 8005874:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005876:	f7fe fa12 	bl	8003c9e <__retarget_lock_acquire_recursive>
 800587a:	89ab      	ldrh	r3, [r5, #12]
 800587c:	071b      	lsls	r3, r3, #28
 800587e:	d501      	bpl.n	8005884 <_vfiprintf_r+0x34>
 8005880:	692b      	ldr	r3, [r5, #16]
 8005882:	b99b      	cbnz	r3, 80058ac <_vfiprintf_r+0x5c>
 8005884:	4629      	mov	r1, r5
 8005886:	4630      	mov	r0, r6
 8005888:	f000 f938 	bl	8005afc <__swsetup_r>
 800588c:	b170      	cbz	r0, 80058ac <_vfiprintf_r+0x5c>
 800588e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005890:	07dc      	lsls	r4, r3, #31
 8005892:	d504      	bpl.n	800589e <_vfiprintf_r+0x4e>
 8005894:	f04f 30ff 	mov.w	r0, #4294967295
 8005898:	b01d      	add	sp, #116	@ 0x74
 800589a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800589e:	89ab      	ldrh	r3, [r5, #12]
 80058a0:	0598      	lsls	r0, r3, #22
 80058a2:	d4f7      	bmi.n	8005894 <_vfiprintf_r+0x44>
 80058a4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80058a6:	f7fe f9fb 	bl	8003ca0 <__retarget_lock_release_recursive>
 80058aa:	e7f3      	b.n	8005894 <_vfiprintf_r+0x44>
 80058ac:	2300      	movs	r3, #0
 80058ae:	9309      	str	r3, [sp, #36]	@ 0x24
 80058b0:	2320      	movs	r3, #32
 80058b2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80058b6:	f8cd 800c 	str.w	r8, [sp, #12]
 80058ba:	2330      	movs	r3, #48	@ 0x30
 80058bc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005a6c <_vfiprintf_r+0x21c>
 80058c0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80058c4:	f04f 0901 	mov.w	r9, #1
 80058c8:	4623      	mov	r3, r4
 80058ca:	469a      	mov	sl, r3
 80058cc:	f813 2b01 	ldrb.w	r2, [r3], #1
 80058d0:	b10a      	cbz	r2, 80058d6 <_vfiprintf_r+0x86>
 80058d2:	2a25      	cmp	r2, #37	@ 0x25
 80058d4:	d1f9      	bne.n	80058ca <_vfiprintf_r+0x7a>
 80058d6:	ebba 0b04 	subs.w	fp, sl, r4
 80058da:	d00b      	beq.n	80058f4 <_vfiprintf_r+0xa4>
 80058dc:	465b      	mov	r3, fp
 80058de:	4622      	mov	r2, r4
 80058e0:	4629      	mov	r1, r5
 80058e2:	4630      	mov	r0, r6
 80058e4:	f7ff ffa2 	bl	800582c <__sfputs_r>
 80058e8:	3001      	adds	r0, #1
 80058ea:	f000 80a7 	beq.w	8005a3c <_vfiprintf_r+0x1ec>
 80058ee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80058f0:	445a      	add	r2, fp
 80058f2:	9209      	str	r2, [sp, #36]	@ 0x24
 80058f4:	f89a 3000 	ldrb.w	r3, [sl]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	f000 809f 	beq.w	8005a3c <_vfiprintf_r+0x1ec>
 80058fe:	2300      	movs	r3, #0
 8005900:	f04f 32ff 	mov.w	r2, #4294967295
 8005904:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005908:	f10a 0a01 	add.w	sl, sl, #1
 800590c:	9304      	str	r3, [sp, #16]
 800590e:	9307      	str	r3, [sp, #28]
 8005910:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005914:	931a      	str	r3, [sp, #104]	@ 0x68
 8005916:	4654      	mov	r4, sl
 8005918:	2205      	movs	r2, #5
 800591a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800591e:	4853      	ldr	r0, [pc, #332]	@ (8005a6c <_vfiprintf_r+0x21c>)
 8005920:	f7fa fc5e 	bl	80001e0 <memchr>
 8005924:	9a04      	ldr	r2, [sp, #16]
 8005926:	b9d8      	cbnz	r0, 8005960 <_vfiprintf_r+0x110>
 8005928:	06d1      	lsls	r1, r2, #27
 800592a:	bf44      	itt	mi
 800592c:	2320      	movmi	r3, #32
 800592e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005932:	0713      	lsls	r3, r2, #28
 8005934:	bf44      	itt	mi
 8005936:	232b      	movmi	r3, #43	@ 0x2b
 8005938:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800593c:	f89a 3000 	ldrb.w	r3, [sl]
 8005940:	2b2a      	cmp	r3, #42	@ 0x2a
 8005942:	d015      	beq.n	8005970 <_vfiprintf_r+0x120>
 8005944:	9a07      	ldr	r2, [sp, #28]
 8005946:	4654      	mov	r4, sl
 8005948:	2000      	movs	r0, #0
 800594a:	f04f 0c0a 	mov.w	ip, #10
 800594e:	4621      	mov	r1, r4
 8005950:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005954:	3b30      	subs	r3, #48	@ 0x30
 8005956:	2b09      	cmp	r3, #9
 8005958:	d94b      	bls.n	80059f2 <_vfiprintf_r+0x1a2>
 800595a:	b1b0      	cbz	r0, 800598a <_vfiprintf_r+0x13a>
 800595c:	9207      	str	r2, [sp, #28]
 800595e:	e014      	b.n	800598a <_vfiprintf_r+0x13a>
 8005960:	eba0 0308 	sub.w	r3, r0, r8
 8005964:	fa09 f303 	lsl.w	r3, r9, r3
 8005968:	4313      	orrs	r3, r2
 800596a:	9304      	str	r3, [sp, #16]
 800596c:	46a2      	mov	sl, r4
 800596e:	e7d2      	b.n	8005916 <_vfiprintf_r+0xc6>
 8005970:	9b03      	ldr	r3, [sp, #12]
 8005972:	1d19      	adds	r1, r3, #4
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	9103      	str	r1, [sp, #12]
 8005978:	2b00      	cmp	r3, #0
 800597a:	bfbb      	ittet	lt
 800597c:	425b      	neglt	r3, r3
 800597e:	f042 0202 	orrlt.w	r2, r2, #2
 8005982:	9307      	strge	r3, [sp, #28]
 8005984:	9307      	strlt	r3, [sp, #28]
 8005986:	bfb8      	it	lt
 8005988:	9204      	strlt	r2, [sp, #16]
 800598a:	7823      	ldrb	r3, [r4, #0]
 800598c:	2b2e      	cmp	r3, #46	@ 0x2e
 800598e:	d10a      	bne.n	80059a6 <_vfiprintf_r+0x156>
 8005990:	7863      	ldrb	r3, [r4, #1]
 8005992:	2b2a      	cmp	r3, #42	@ 0x2a
 8005994:	d132      	bne.n	80059fc <_vfiprintf_r+0x1ac>
 8005996:	9b03      	ldr	r3, [sp, #12]
 8005998:	1d1a      	adds	r2, r3, #4
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	9203      	str	r2, [sp, #12]
 800599e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80059a2:	3402      	adds	r4, #2
 80059a4:	9305      	str	r3, [sp, #20]
 80059a6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005a7c <_vfiprintf_r+0x22c>
 80059aa:	7821      	ldrb	r1, [r4, #0]
 80059ac:	2203      	movs	r2, #3
 80059ae:	4650      	mov	r0, sl
 80059b0:	f7fa fc16 	bl	80001e0 <memchr>
 80059b4:	b138      	cbz	r0, 80059c6 <_vfiprintf_r+0x176>
 80059b6:	9b04      	ldr	r3, [sp, #16]
 80059b8:	eba0 000a 	sub.w	r0, r0, sl
 80059bc:	2240      	movs	r2, #64	@ 0x40
 80059be:	4082      	lsls	r2, r0
 80059c0:	4313      	orrs	r3, r2
 80059c2:	3401      	adds	r4, #1
 80059c4:	9304      	str	r3, [sp, #16]
 80059c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059ca:	4829      	ldr	r0, [pc, #164]	@ (8005a70 <_vfiprintf_r+0x220>)
 80059cc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80059d0:	2206      	movs	r2, #6
 80059d2:	f7fa fc05 	bl	80001e0 <memchr>
 80059d6:	2800      	cmp	r0, #0
 80059d8:	d03f      	beq.n	8005a5a <_vfiprintf_r+0x20a>
 80059da:	4b26      	ldr	r3, [pc, #152]	@ (8005a74 <_vfiprintf_r+0x224>)
 80059dc:	bb1b      	cbnz	r3, 8005a26 <_vfiprintf_r+0x1d6>
 80059de:	9b03      	ldr	r3, [sp, #12]
 80059e0:	3307      	adds	r3, #7
 80059e2:	f023 0307 	bic.w	r3, r3, #7
 80059e6:	3308      	adds	r3, #8
 80059e8:	9303      	str	r3, [sp, #12]
 80059ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059ec:	443b      	add	r3, r7
 80059ee:	9309      	str	r3, [sp, #36]	@ 0x24
 80059f0:	e76a      	b.n	80058c8 <_vfiprintf_r+0x78>
 80059f2:	fb0c 3202 	mla	r2, ip, r2, r3
 80059f6:	460c      	mov	r4, r1
 80059f8:	2001      	movs	r0, #1
 80059fa:	e7a8      	b.n	800594e <_vfiprintf_r+0xfe>
 80059fc:	2300      	movs	r3, #0
 80059fe:	3401      	adds	r4, #1
 8005a00:	9305      	str	r3, [sp, #20]
 8005a02:	4619      	mov	r1, r3
 8005a04:	f04f 0c0a 	mov.w	ip, #10
 8005a08:	4620      	mov	r0, r4
 8005a0a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005a0e:	3a30      	subs	r2, #48	@ 0x30
 8005a10:	2a09      	cmp	r2, #9
 8005a12:	d903      	bls.n	8005a1c <_vfiprintf_r+0x1cc>
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d0c6      	beq.n	80059a6 <_vfiprintf_r+0x156>
 8005a18:	9105      	str	r1, [sp, #20]
 8005a1a:	e7c4      	b.n	80059a6 <_vfiprintf_r+0x156>
 8005a1c:	fb0c 2101 	mla	r1, ip, r1, r2
 8005a20:	4604      	mov	r4, r0
 8005a22:	2301      	movs	r3, #1
 8005a24:	e7f0      	b.n	8005a08 <_vfiprintf_r+0x1b8>
 8005a26:	ab03      	add	r3, sp, #12
 8005a28:	9300      	str	r3, [sp, #0]
 8005a2a:	462a      	mov	r2, r5
 8005a2c:	4b12      	ldr	r3, [pc, #72]	@ (8005a78 <_vfiprintf_r+0x228>)
 8005a2e:	a904      	add	r1, sp, #16
 8005a30:	4630      	mov	r0, r6
 8005a32:	f7fd fbc5 	bl	80031c0 <_printf_float>
 8005a36:	4607      	mov	r7, r0
 8005a38:	1c78      	adds	r0, r7, #1
 8005a3a:	d1d6      	bne.n	80059ea <_vfiprintf_r+0x19a>
 8005a3c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005a3e:	07d9      	lsls	r1, r3, #31
 8005a40:	d405      	bmi.n	8005a4e <_vfiprintf_r+0x1fe>
 8005a42:	89ab      	ldrh	r3, [r5, #12]
 8005a44:	059a      	lsls	r2, r3, #22
 8005a46:	d402      	bmi.n	8005a4e <_vfiprintf_r+0x1fe>
 8005a48:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005a4a:	f7fe f929 	bl	8003ca0 <__retarget_lock_release_recursive>
 8005a4e:	89ab      	ldrh	r3, [r5, #12]
 8005a50:	065b      	lsls	r3, r3, #25
 8005a52:	f53f af1f 	bmi.w	8005894 <_vfiprintf_r+0x44>
 8005a56:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005a58:	e71e      	b.n	8005898 <_vfiprintf_r+0x48>
 8005a5a:	ab03      	add	r3, sp, #12
 8005a5c:	9300      	str	r3, [sp, #0]
 8005a5e:	462a      	mov	r2, r5
 8005a60:	4b05      	ldr	r3, [pc, #20]	@ (8005a78 <_vfiprintf_r+0x228>)
 8005a62:	a904      	add	r1, sp, #16
 8005a64:	4630      	mov	r0, r6
 8005a66:	f7fd fe43 	bl	80036f0 <_printf_i>
 8005a6a:	e7e4      	b.n	8005a36 <_vfiprintf_r+0x1e6>
 8005a6c:	08006ad8 	.word	0x08006ad8
 8005a70:	08006ae2 	.word	0x08006ae2
 8005a74:	080031c1 	.word	0x080031c1
 8005a78:	0800582d 	.word	0x0800582d
 8005a7c:	08006ade 	.word	0x08006ade

08005a80 <__swbuf_r>:
 8005a80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a82:	460e      	mov	r6, r1
 8005a84:	4614      	mov	r4, r2
 8005a86:	4605      	mov	r5, r0
 8005a88:	b118      	cbz	r0, 8005a92 <__swbuf_r+0x12>
 8005a8a:	6a03      	ldr	r3, [r0, #32]
 8005a8c:	b90b      	cbnz	r3, 8005a92 <__swbuf_r+0x12>
 8005a8e:	f7fd ffdb 	bl	8003a48 <__sinit>
 8005a92:	69a3      	ldr	r3, [r4, #24]
 8005a94:	60a3      	str	r3, [r4, #8]
 8005a96:	89a3      	ldrh	r3, [r4, #12]
 8005a98:	071a      	lsls	r2, r3, #28
 8005a9a:	d501      	bpl.n	8005aa0 <__swbuf_r+0x20>
 8005a9c:	6923      	ldr	r3, [r4, #16]
 8005a9e:	b943      	cbnz	r3, 8005ab2 <__swbuf_r+0x32>
 8005aa0:	4621      	mov	r1, r4
 8005aa2:	4628      	mov	r0, r5
 8005aa4:	f000 f82a 	bl	8005afc <__swsetup_r>
 8005aa8:	b118      	cbz	r0, 8005ab2 <__swbuf_r+0x32>
 8005aaa:	f04f 37ff 	mov.w	r7, #4294967295
 8005aae:	4638      	mov	r0, r7
 8005ab0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005ab2:	6823      	ldr	r3, [r4, #0]
 8005ab4:	6922      	ldr	r2, [r4, #16]
 8005ab6:	1a98      	subs	r0, r3, r2
 8005ab8:	6963      	ldr	r3, [r4, #20]
 8005aba:	b2f6      	uxtb	r6, r6
 8005abc:	4283      	cmp	r3, r0
 8005abe:	4637      	mov	r7, r6
 8005ac0:	dc05      	bgt.n	8005ace <__swbuf_r+0x4e>
 8005ac2:	4621      	mov	r1, r4
 8005ac4:	4628      	mov	r0, r5
 8005ac6:	f7ff fd99 	bl	80055fc <_fflush_r>
 8005aca:	2800      	cmp	r0, #0
 8005acc:	d1ed      	bne.n	8005aaa <__swbuf_r+0x2a>
 8005ace:	68a3      	ldr	r3, [r4, #8]
 8005ad0:	3b01      	subs	r3, #1
 8005ad2:	60a3      	str	r3, [r4, #8]
 8005ad4:	6823      	ldr	r3, [r4, #0]
 8005ad6:	1c5a      	adds	r2, r3, #1
 8005ad8:	6022      	str	r2, [r4, #0]
 8005ada:	701e      	strb	r6, [r3, #0]
 8005adc:	6962      	ldr	r2, [r4, #20]
 8005ade:	1c43      	adds	r3, r0, #1
 8005ae0:	429a      	cmp	r2, r3
 8005ae2:	d004      	beq.n	8005aee <__swbuf_r+0x6e>
 8005ae4:	89a3      	ldrh	r3, [r4, #12]
 8005ae6:	07db      	lsls	r3, r3, #31
 8005ae8:	d5e1      	bpl.n	8005aae <__swbuf_r+0x2e>
 8005aea:	2e0a      	cmp	r6, #10
 8005aec:	d1df      	bne.n	8005aae <__swbuf_r+0x2e>
 8005aee:	4621      	mov	r1, r4
 8005af0:	4628      	mov	r0, r5
 8005af2:	f7ff fd83 	bl	80055fc <_fflush_r>
 8005af6:	2800      	cmp	r0, #0
 8005af8:	d0d9      	beq.n	8005aae <__swbuf_r+0x2e>
 8005afa:	e7d6      	b.n	8005aaa <__swbuf_r+0x2a>

08005afc <__swsetup_r>:
 8005afc:	b538      	push	{r3, r4, r5, lr}
 8005afe:	4b29      	ldr	r3, [pc, #164]	@ (8005ba4 <__swsetup_r+0xa8>)
 8005b00:	4605      	mov	r5, r0
 8005b02:	6818      	ldr	r0, [r3, #0]
 8005b04:	460c      	mov	r4, r1
 8005b06:	b118      	cbz	r0, 8005b10 <__swsetup_r+0x14>
 8005b08:	6a03      	ldr	r3, [r0, #32]
 8005b0a:	b90b      	cbnz	r3, 8005b10 <__swsetup_r+0x14>
 8005b0c:	f7fd ff9c 	bl	8003a48 <__sinit>
 8005b10:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b14:	0719      	lsls	r1, r3, #28
 8005b16:	d422      	bmi.n	8005b5e <__swsetup_r+0x62>
 8005b18:	06da      	lsls	r2, r3, #27
 8005b1a:	d407      	bmi.n	8005b2c <__swsetup_r+0x30>
 8005b1c:	2209      	movs	r2, #9
 8005b1e:	602a      	str	r2, [r5, #0]
 8005b20:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005b24:	81a3      	strh	r3, [r4, #12]
 8005b26:	f04f 30ff 	mov.w	r0, #4294967295
 8005b2a:	e033      	b.n	8005b94 <__swsetup_r+0x98>
 8005b2c:	0758      	lsls	r0, r3, #29
 8005b2e:	d512      	bpl.n	8005b56 <__swsetup_r+0x5a>
 8005b30:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005b32:	b141      	cbz	r1, 8005b46 <__swsetup_r+0x4a>
 8005b34:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005b38:	4299      	cmp	r1, r3
 8005b3a:	d002      	beq.n	8005b42 <__swsetup_r+0x46>
 8005b3c:	4628      	mov	r0, r5
 8005b3e:	f7fe feff 	bl	8004940 <_free_r>
 8005b42:	2300      	movs	r3, #0
 8005b44:	6363      	str	r3, [r4, #52]	@ 0x34
 8005b46:	89a3      	ldrh	r3, [r4, #12]
 8005b48:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005b4c:	81a3      	strh	r3, [r4, #12]
 8005b4e:	2300      	movs	r3, #0
 8005b50:	6063      	str	r3, [r4, #4]
 8005b52:	6923      	ldr	r3, [r4, #16]
 8005b54:	6023      	str	r3, [r4, #0]
 8005b56:	89a3      	ldrh	r3, [r4, #12]
 8005b58:	f043 0308 	orr.w	r3, r3, #8
 8005b5c:	81a3      	strh	r3, [r4, #12]
 8005b5e:	6923      	ldr	r3, [r4, #16]
 8005b60:	b94b      	cbnz	r3, 8005b76 <__swsetup_r+0x7a>
 8005b62:	89a3      	ldrh	r3, [r4, #12]
 8005b64:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005b68:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b6c:	d003      	beq.n	8005b76 <__swsetup_r+0x7a>
 8005b6e:	4621      	mov	r1, r4
 8005b70:	4628      	mov	r0, r5
 8005b72:	f000 f883 	bl	8005c7c <__smakebuf_r>
 8005b76:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b7a:	f013 0201 	ands.w	r2, r3, #1
 8005b7e:	d00a      	beq.n	8005b96 <__swsetup_r+0x9a>
 8005b80:	2200      	movs	r2, #0
 8005b82:	60a2      	str	r2, [r4, #8]
 8005b84:	6962      	ldr	r2, [r4, #20]
 8005b86:	4252      	negs	r2, r2
 8005b88:	61a2      	str	r2, [r4, #24]
 8005b8a:	6922      	ldr	r2, [r4, #16]
 8005b8c:	b942      	cbnz	r2, 8005ba0 <__swsetup_r+0xa4>
 8005b8e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005b92:	d1c5      	bne.n	8005b20 <__swsetup_r+0x24>
 8005b94:	bd38      	pop	{r3, r4, r5, pc}
 8005b96:	0799      	lsls	r1, r3, #30
 8005b98:	bf58      	it	pl
 8005b9a:	6962      	ldrpl	r2, [r4, #20]
 8005b9c:	60a2      	str	r2, [r4, #8]
 8005b9e:	e7f4      	b.n	8005b8a <__swsetup_r+0x8e>
 8005ba0:	2000      	movs	r0, #0
 8005ba2:	e7f7      	b.n	8005b94 <__swsetup_r+0x98>
 8005ba4:	20000024 	.word	0x20000024

08005ba8 <_raise_r>:
 8005ba8:	291f      	cmp	r1, #31
 8005baa:	b538      	push	{r3, r4, r5, lr}
 8005bac:	4605      	mov	r5, r0
 8005bae:	460c      	mov	r4, r1
 8005bb0:	d904      	bls.n	8005bbc <_raise_r+0x14>
 8005bb2:	2316      	movs	r3, #22
 8005bb4:	6003      	str	r3, [r0, #0]
 8005bb6:	f04f 30ff 	mov.w	r0, #4294967295
 8005bba:	bd38      	pop	{r3, r4, r5, pc}
 8005bbc:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005bbe:	b112      	cbz	r2, 8005bc6 <_raise_r+0x1e>
 8005bc0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005bc4:	b94b      	cbnz	r3, 8005bda <_raise_r+0x32>
 8005bc6:	4628      	mov	r0, r5
 8005bc8:	f000 f830 	bl	8005c2c <_getpid_r>
 8005bcc:	4622      	mov	r2, r4
 8005bce:	4601      	mov	r1, r0
 8005bd0:	4628      	mov	r0, r5
 8005bd2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005bd6:	f000 b817 	b.w	8005c08 <_kill_r>
 8005bda:	2b01      	cmp	r3, #1
 8005bdc:	d00a      	beq.n	8005bf4 <_raise_r+0x4c>
 8005bde:	1c59      	adds	r1, r3, #1
 8005be0:	d103      	bne.n	8005bea <_raise_r+0x42>
 8005be2:	2316      	movs	r3, #22
 8005be4:	6003      	str	r3, [r0, #0]
 8005be6:	2001      	movs	r0, #1
 8005be8:	e7e7      	b.n	8005bba <_raise_r+0x12>
 8005bea:	2100      	movs	r1, #0
 8005bec:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005bf0:	4620      	mov	r0, r4
 8005bf2:	4798      	blx	r3
 8005bf4:	2000      	movs	r0, #0
 8005bf6:	e7e0      	b.n	8005bba <_raise_r+0x12>

08005bf8 <raise>:
 8005bf8:	4b02      	ldr	r3, [pc, #8]	@ (8005c04 <raise+0xc>)
 8005bfa:	4601      	mov	r1, r0
 8005bfc:	6818      	ldr	r0, [r3, #0]
 8005bfe:	f7ff bfd3 	b.w	8005ba8 <_raise_r>
 8005c02:	bf00      	nop
 8005c04:	20000024 	.word	0x20000024

08005c08 <_kill_r>:
 8005c08:	b538      	push	{r3, r4, r5, lr}
 8005c0a:	4d07      	ldr	r5, [pc, #28]	@ (8005c28 <_kill_r+0x20>)
 8005c0c:	2300      	movs	r3, #0
 8005c0e:	4604      	mov	r4, r0
 8005c10:	4608      	mov	r0, r1
 8005c12:	4611      	mov	r1, r2
 8005c14:	602b      	str	r3, [r5, #0]
 8005c16:	f7fc fa51 	bl	80020bc <_kill>
 8005c1a:	1c43      	adds	r3, r0, #1
 8005c1c:	d102      	bne.n	8005c24 <_kill_r+0x1c>
 8005c1e:	682b      	ldr	r3, [r5, #0]
 8005c20:	b103      	cbz	r3, 8005c24 <_kill_r+0x1c>
 8005c22:	6023      	str	r3, [r4, #0]
 8005c24:	bd38      	pop	{r3, r4, r5, pc}
 8005c26:	bf00      	nop
 8005c28:	20000358 	.word	0x20000358

08005c2c <_getpid_r>:
 8005c2c:	f7fc ba3e 	b.w	80020ac <_getpid>

08005c30 <__swhatbuf_r>:
 8005c30:	b570      	push	{r4, r5, r6, lr}
 8005c32:	460c      	mov	r4, r1
 8005c34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c38:	2900      	cmp	r1, #0
 8005c3a:	b096      	sub	sp, #88	@ 0x58
 8005c3c:	4615      	mov	r5, r2
 8005c3e:	461e      	mov	r6, r3
 8005c40:	da0d      	bge.n	8005c5e <__swhatbuf_r+0x2e>
 8005c42:	89a3      	ldrh	r3, [r4, #12]
 8005c44:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005c48:	f04f 0100 	mov.w	r1, #0
 8005c4c:	bf14      	ite	ne
 8005c4e:	2340      	movne	r3, #64	@ 0x40
 8005c50:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005c54:	2000      	movs	r0, #0
 8005c56:	6031      	str	r1, [r6, #0]
 8005c58:	602b      	str	r3, [r5, #0]
 8005c5a:	b016      	add	sp, #88	@ 0x58
 8005c5c:	bd70      	pop	{r4, r5, r6, pc}
 8005c5e:	466a      	mov	r2, sp
 8005c60:	f000 f848 	bl	8005cf4 <_fstat_r>
 8005c64:	2800      	cmp	r0, #0
 8005c66:	dbec      	blt.n	8005c42 <__swhatbuf_r+0x12>
 8005c68:	9901      	ldr	r1, [sp, #4]
 8005c6a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005c6e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005c72:	4259      	negs	r1, r3
 8005c74:	4159      	adcs	r1, r3
 8005c76:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005c7a:	e7eb      	b.n	8005c54 <__swhatbuf_r+0x24>

08005c7c <__smakebuf_r>:
 8005c7c:	898b      	ldrh	r3, [r1, #12]
 8005c7e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c80:	079d      	lsls	r5, r3, #30
 8005c82:	4606      	mov	r6, r0
 8005c84:	460c      	mov	r4, r1
 8005c86:	d507      	bpl.n	8005c98 <__smakebuf_r+0x1c>
 8005c88:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005c8c:	6023      	str	r3, [r4, #0]
 8005c8e:	6123      	str	r3, [r4, #16]
 8005c90:	2301      	movs	r3, #1
 8005c92:	6163      	str	r3, [r4, #20]
 8005c94:	b003      	add	sp, #12
 8005c96:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c98:	ab01      	add	r3, sp, #4
 8005c9a:	466a      	mov	r2, sp
 8005c9c:	f7ff ffc8 	bl	8005c30 <__swhatbuf_r>
 8005ca0:	9f00      	ldr	r7, [sp, #0]
 8005ca2:	4605      	mov	r5, r0
 8005ca4:	4639      	mov	r1, r7
 8005ca6:	4630      	mov	r0, r6
 8005ca8:	f7fe febe 	bl	8004a28 <_malloc_r>
 8005cac:	b948      	cbnz	r0, 8005cc2 <__smakebuf_r+0x46>
 8005cae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005cb2:	059a      	lsls	r2, r3, #22
 8005cb4:	d4ee      	bmi.n	8005c94 <__smakebuf_r+0x18>
 8005cb6:	f023 0303 	bic.w	r3, r3, #3
 8005cba:	f043 0302 	orr.w	r3, r3, #2
 8005cbe:	81a3      	strh	r3, [r4, #12]
 8005cc0:	e7e2      	b.n	8005c88 <__smakebuf_r+0xc>
 8005cc2:	89a3      	ldrh	r3, [r4, #12]
 8005cc4:	6020      	str	r0, [r4, #0]
 8005cc6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005cca:	81a3      	strh	r3, [r4, #12]
 8005ccc:	9b01      	ldr	r3, [sp, #4]
 8005cce:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005cd2:	b15b      	cbz	r3, 8005cec <__smakebuf_r+0x70>
 8005cd4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005cd8:	4630      	mov	r0, r6
 8005cda:	f000 f81d 	bl	8005d18 <_isatty_r>
 8005cde:	b128      	cbz	r0, 8005cec <__smakebuf_r+0x70>
 8005ce0:	89a3      	ldrh	r3, [r4, #12]
 8005ce2:	f023 0303 	bic.w	r3, r3, #3
 8005ce6:	f043 0301 	orr.w	r3, r3, #1
 8005cea:	81a3      	strh	r3, [r4, #12]
 8005cec:	89a3      	ldrh	r3, [r4, #12]
 8005cee:	431d      	orrs	r5, r3
 8005cf0:	81a5      	strh	r5, [r4, #12]
 8005cf2:	e7cf      	b.n	8005c94 <__smakebuf_r+0x18>

08005cf4 <_fstat_r>:
 8005cf4:	b538      	push	{r3, r4, r5, lr}
 8005cf6:	4d07      	ldr	r5, [pc, #28]	@ (8005d14 <_fstat_r+0x20>)
 8005cf8:	2300      	movs	r3, #0
 8005cfa:	4604      	mov	r4, r0
 8005cfc:	4608      	mov	r0, r1
 8005cfe:	4611      	mov	r1, r2
 8005d00:	602b      	str	r3, [r5, #0]
 8005d02:	f7fc fa3b 	bl	800217c <_fstat>
 8005d06:	1c43      	adds	r3, r0, #1
 8005d08:	d102      	bne.n	8005d10 <_fstat_r+0x1c>
 8005d0a:	682b      	ldr	r3, [r5, #0]
 8005d0c:	b103      	cbz	r3, 8005d10 <_fstat_r+0x1c>
 8005d0e:	6023      	str	r3, [r4, #0]
 8005d10:	bd38      	pop	{r3, r4, r5, pc}
 8005d12:	bf00      	nop
 8005d14:	20000358 	.word	0x20000358

08005d18 <_isatty_r>:
 8005d18:	b538      	push	{r3, r4, r5, lr}
 8005d1a:	4d06      	ldr	r5, [pc, #24]	@ (8005d34 <_isatty_r+0x1c>)
 8005d1c:	2300      	movs	r3, #0
 8005d1e:	4604      	mov	r4, r0
 8005d20:	4608      	mov	r0, r1
 8005d22:	602b      	str	r3, [r5, #0]
 8005d24:	f7fc fa3a 	bl	800219c <_isatty>
 8005d28:	1c43      	adds	r3, r0, #1
 8005d2a:	d102      	bne.n	8005d32 <_isatty_r+0x1a>
 8005d2c:	682b      	ldr	r3, [r5, #0]
 8005d2e:	b103      	cbz	r3, 8005d32 <_isatty_r+0x1a>
 8005d30:	6023      	str	r3, [r4, #0]
 8005d32:	bd38      	pop	{r3, r4, r5, pc}
 8005d34:	20000358 	.word	0x20000358

08005d38 <log10f>:
 8005d38:	b508      	push	{r3, lr}
 8005d3a:	ed2d 8b02 	vpush	{d8}
 8005d3e:	eeb0 8a40 	vmov.f32	s16, s0
 8005d42:	f000 f88f 	bl	8005e64 <__ieee754_log10f>
 8005d46:	eeb4 8a48 	vcmp.f32	s16, s16
 8005d4a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d4e:	d60f      	bvs.n	8005d70 <log10f+0x38>
 8005d50:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8005d54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d58:	d80a      	bhi.n	8005d70 <log10f+0x38>
 8005d5a:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8005d5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d62:	d108      	bne.n	8005d76 <log10f+0x3e>
 8005d64:	f7fd ff70 	bl	8003c48 <__errno>
 8005d68:	2322      	movs	r3, #34	@ 0x22
 8005d6a:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8005d8c <log10f+0x54>
 8005d6e:	6003      	str	r3, [r0, #0]
 8005d70:	ecbd 8b02 	vpop	{d8}
 8005d74:	bd08      	pop	{r3, pc}
 8005d76:	f7fd ff67 	bl	8003c48 <__errno>
 8005d7a:	ecbd 8b02 	vpop	{d8}
 8005d7e:	2321      	movs	r3, #33	@ 0x21
 8005d80:	6003      	str	r3, [r0, #0]
 8005d82:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8005d86:	4802      	ldr	r0, [pc, #8]	@ (8005d90 <log10f+0x58>)
 8005d88:	f000 b866 	b.w	8005e58 <nanf>
 8005d8c:	ff800000 	.word	0xff800000
 8005d90:	08006b2e 	.word	0x08006b2e

08005d94 <powf>:
 8005d94:	b508      	push	{r3, lr}
 8005d96:	ed2d 8b04 	vpush	{d8-d9}
 8005d9a:	eeb0 8a60 	vmov.f32	s16, s1
 8005d9e:	eeb0 9a40 	vmov.f32	s18, s0
 8005da2:	f000 f8b7 	bl	8005f14 <__ieee754_powf>
 8005da6:	eeb4 8a48 	vcmp.f32	s16, s16
 8005daa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dae:	eef0 8a40 	vmov.f32	s17, s0
 8005db2:	d63e      	bvs.n	8005e32 <powf+0x9e>
 8005db4:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8005db8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dbc:	d112      	bne.n	8005de4 <powf+0x50>
 8005dbe:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8005dc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dc6:	d039      	beq.n	8005e3c <powf+0xa8>
 8005dc8:	eeb0 0a48 	vmov.f32	s0, s16
 8005dcc:	f000 f839 	bl	8005e42 <finitef>
 8005dd0:	b378      	cbz	r0, 8005e32 <powf+0x9e>
 8005dd2:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8005dd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dda:	d52a      	bpl.n	8005e32 <powf+0x9e>
 8005ddc:	f7fd ff34 	bl	8003c48 <__errno>
 8005de0:	2322      	movs	r3, #34	@ 0x22
 8005de2:	e014      	b.n	8005e0e <powf+0x7a>
 8005de4:	f000 f82d 	bl	8005e42 <finitef>
 8005de8:	b998      	cbnz	r0, 8005e12 <powf+0x7e>
 8005dea:	eeb0 0a49 	vmov.f32	s0, s18
 8005dee:	f000 f828 	bl	8005e42 <finitef>
 8005df2:	b170      	cbz	r0, 8005e12 <powf+0x7e>
 8005df4:	eeb0 0a48 	vmov.f32	s0, s16
 8005df8:	f000 f823 	bl	8005e42 <finitef>
 8005dfc:	b148      	cbz	r0, 8005e12 <powf+0x7e>
 8005dfe:	eef4 8a68 	vcmp.f32	s17, s17
 8005e02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e06:	d7e9      	bvc.n	8005ddc <powf+0x48>
 8005e08:	f7fd ff1e 	bl	8003c48 <__errno>
 8005e0c:	2321      	movs	r3, #33	@ 0x21
 8005e0e:	6003      	str	r3, [r0, #0]
 8005e10:	e00f      	b.n	8005e32 <powf+0x9e>
 8005e12:	eef5 8a40 	vcmp.f32	s17, #0.0
 8005e16:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e1a:	d10a      	bne.n	8005e32 <powf+0x9e>
 8005e1c:	eeb0 0a49 	vmov.f32	s0, s18
 8005e20:	f000 f80f 	bl	8005e42 <finitef>
 8005e24:	b128      	cbz	r0, 8005e32 <powf+0x9e>
 8005e26:	eeb0 0a48 	vmov.f32	s0, s16
 8005e2a:	f000 f80a 	bl	8005e42 <finitef>
 8005e2e:	2800      	cmp	r0, #0
 8005e30:	d1d4      	bne.n	8005ddc <powf+0x48>
 8005e32:	eeb0 0a68 	vmov.f32	s0, s17
 8005e36:	ecbd 8b04 	vpop	{d8-d9}
 8005e3a:	bd08      	pop	{r3, pc}
 8005e3c:	eef7 8a00 	vmov.f32	s17, #112	@ 0x3f800000  1.0
 8005e40:	e7f7      	b.n	8005e32 <powf+0x9e>

08005e42 <finitef>:
 8005e42:	ee10 3a10 	vmov	r3, s0
 8005e46:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 8005e4a:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 8005e4e:	bfac      	ite	ge
 8005e50:	2000      	movge	r0, #0
 8005e52:	2001      	movlt	r0, #1
 8005e54:	4770      	bx	lr
	...

08005e58 <nanf>:
 8005e58:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8005e60 <nanf+0x8>
 8005e5c:	4770      	bx	lr
 8005e5e:	bf00      	nop
 8005e60:	7fc00000 	.word	0x7fc00000

08005e64 <__ieee754_log10f>:
 8005e64:	b508      	push	{r3, lr}
 8005e66:	ee10 3a10 	vmov	r3, s0
 8005e6a:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8005e6e:	ed2d 8b02 	vpush	{d8}
 8005e72:	d108      	bne.n	8005e86 <__ieee754_log10f+0x22>
 8005e74:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 8005efc <__ieee754_log10f+0x98>
 8005e78:	eddf 7a21 	vldr	s15, [pc, #132]	@ 8005f00 <__ieee754_log10f+0x9c>
 8005e7c:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8005e80:	ecbd 8b02 	vpop	{d8}
 8005e84:	bd08      	pop	{r3, pc}
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	461a      	mov	r2, r3
 8005e8a:	da02      	bge.n	8005e92 <__ieee754_log10f+0x2e>
 8005e8c:	ee30 7a40 	vsub.f32	s14, s0, s0
 8005e90:	e7f2      	b.n	8005e78 <__ieee754_log10f+0x14>
 8005e92:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8005e96:	db02      	blt.n	8005e9e <__ieee754_log10f+0x3a>
 8005e98:	ee30 0a00 	vadd.f32	s0, s0, s0
 8005e9c:	e7f0      	b.n	8005e80 <__ieee754_log10f+0x1c>
 8005e9e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005ea2:	bfbf      	itttt	lt
 8005ea4:	eddf 7a17 	vldrlt	s15, [pc, #92]	@ 8005f04 <__ieee754_log10f+0xa0>
 8005ea8:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8005eac:	f06f 0118 	mvnlt.w	r1, #24
 8005eb0:	ee17 2a90 	vmovlt	r2, s15
 8005eb4:	ea4f 53e2 	mov.w	r3, r2, asr #23
 8005eb8:	bfa8      	it	ge
 8005eba:	2100      	movge	r1, #0
 8005ebc:	3b7f      	subs	r3, #127	@ 0x7f
 8005ebe:	440b      	add	r3, r1
 8005ec0:	0fd9      	lsrs	r1, r3, #31
 8005ec2:	eb03 73d3 	add.w	r3, r3, r3, lsr #31
 8005ec6:	ee07 3a90 	vmov	s15, r3
 8005eca:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8005ece:	f1c1 037f 	rsb	r3, r1, #127	@ 0x7f
 8005ed2:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 8005ed6:	ee00 3a10 	vmov	s0, r3
 8005eda:	eeb8 8ae7 	vcvt.f32.s32	s16, s15
 8005ede:	f000 fb81 	bl	80065e4 <__ieee754_logf>
 8005ee2:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8005f08 <__ieee754_log10f+0xa4>
 8005ee6:	ee20 0a27 	vmul.f32	s0, s0, s15
 8005eea:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8005f0c <__ieee754_log10f+0xa8>
 8005eee:	eea8 0a27 	vfma.f32	s0, s16, s15
 8005ef2:	eddf 7a07 	vldr	s15, [pc, #28]	@ 8005f10 <__ieee754_log10f+0xac>
 8005ef6:	eea8 0a27 	vfma.f32	s0, s16, s15
 8005efa:	e7c1      	b.n	8005e80 <__ieee754_log10f+0x1c>
 8005efc:	cc000000 	.word	0xcc000000
 8005f00:	00000000 	.word	0x00000000
 8005f04:	4c000000 	.word	0x4c000000
 8005f08:	3ede5bd9 	.word	0x3ede5bd9
 8005f0c:	355427db 	.word	0x355427db
 8005f10:	3e9a2080 	.word	0x3e9a2080

08005f14 <__ieee754_powf>:
 8005f14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f18:	ee10 4a90 	vmov	r4, s1
 8005f1c:	f034 4900 	bics.w	r9, r4, #2147483648	@ 0x80000000
 8005f20:	ed2d 8b02 	vpush	{d8}
 8005f24:	ee10 6a10 	vmov	r6, s0
 8005f28:	eeb0 8a40 	vmov.f32	s16, s0
 8005f2c:	eef0 8a60 	vmov.f32	s17, s1
 8005f30:	d10c      	bne.n	8005f4c <__ieee754_powf+0x38>
 8005f32:	f486 0680 	eor.w	r6, r6, #4194304	@ 0x400000
 8005f36:	0076      	lsls	r6, r6, #1
 8005f38:	f516 0f00 	cmn.w	r6, #8388608	@ 0x800000
 8005f3c:	f240 829c 	bls.w	8006478 <__ieee754_powf+0x564>
 8005f40:	ee38 0a28 	vadd.f32	s0, s16, s17
 8005f44:	ecbd 8b02 	vpop	{d8}
 8005f48:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f4c:	f026 4800 	bic.w	r8, r6, #2147483648	@ 0x80000000
 8005f50:	f1b8 4fff 	cmp.w	r8, #2139095040	@ 0x7f800000
 8005f54:	d802      	bhi.n	8005f5c <__ieee754_powf+0x48>
 8005f56:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8005f5a:	d908      	bls.n	8005f6e <__ieee754_powf+0x5a>
 8005f5c:	f1b6 5f7e 	cmp.w	r6, #1065353216	@ 0x3f800000
 8005f60:	d1ee      	bne.n	8005f40 <__ieee754_powf+0x2c>
 8005f62:	f484 0480 	eor.w	r4, r4, #4194304	@ 0x400000
 8005f66:	0064      	lsls	r4, r4, #1
 8005f68:	f514 0f00 	cmn.w	r4, #8388608	@ 0x800000
 8005f6c:	e7e6      	b.n	8005f3c <__ieee754_powf+0x28>
 8005f6e:	2e00      	cmp	r6, #0
 8005f70:	da1e      	bge.n	8005fb0 <__ieee754_powf+0x9c>
 8005f72:	f1b9 4f97 	cmp.w	r9, #1266679808	@ 0x4b800000
 8005f76:	d22b      	bcs.n	8005fd0 <__ieee754_powf+0xbc>
 8005f78:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8005f7c:	d332      	bcc.n	8005fe4 <__ieee754_powf+0xd0>
 8005f7e:	ea4f 53e9 	mov.w	r3, r9, asr #23
 8005f82:	f1c3 0396 	rsb	r3, r3, #150	@ 0x96
 8005f86:	fa49 f503 	asr.w	r5, r9, r3
 8005f8a:	fa05 f303 	lsl.w	r3, r5, r3
 8005f8e:	454b      	cmp	r3, r9
 8005f90:	d126      	bne.n	8005fe0 <__ieee754_powf+0xcc>
 8005f92:	f005 0501 	and.w	r5, r5, #1
 8005f96:	f1c5 0502 	rsb	r5, r5, #2
 8005f9a:	f1b9 5f7e 	cmp.w	r9, #1065353216	@ 0x3f800000
 8005f9e:	d122      	bne.n	8005fe6 <__ieee754_powf+0xd2>
 8005fa0:	2c00      	cmp	r4, #0
 8005fa2:	f280 826f 	bge.w	8006484 <__ieee754_powf+0x570>
 8005fa6:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8005faa:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8005fae:	e7c9      	b.n	8005f44 <__ieee754_powf+0x30>
 8005fb0:	2500      	movs	r5, #0
 8005fb2:	f1b9 4fff 	cmp.w	r9, #2139095040	@ 0x7f800000
 8005fb6:	d1f0      	bne.n	8005f9a <__ieee754_powf+0x86>
 8005fb8:	f1b8 5f7e 	cmp.w	r8, #1065353216	@ 0x3f800000
 8005fbc:	f000 825c 	beq.w	8006478 <__ieee754_powf+0x564>
 8005fc0:	d908      	bls.n	8005fd4 <__ieee754_powf+0xc0>
 8005fc2:	ed9f 0ad8 	vldr	s0, [pc, #864]	@ 8006324 <__ieee754_powf+0x410>
 8005fc6:	2c00      	cmp	r4, #0
 8005fc8:	bfa8      	it	ge
 8005fca:	eeb0 0a68 	vmovge.f32	s0, s17
 8005fce:	e7b9      	b.n	8005f44 <__ieee754_powf+0x30>
 8005fd0:	2502      	movs	r5, #2
 8005fd2:	e7ee      	b.n	8005fb2 <__ieee754_powf+0x9e>
 8005fd4:	2c00      	cmp	r4, #0
 8005fd6:	f280 8252 	bge.w	800647e <__ieee754_powf+0x56a>
 8005fda:	eeb1 0a68 	vneg.f32	s0, s17
 8005fde:	e7b1      	b.n	8005f44 <__ieee754_powf+0x30>
 8005fe0:	2500      	movs	r5, #0
 8005fe2:	e7da      	b.n	8005f9a <__ieee754_powf+0x86>
 8005fe4:	2500      	movs	r5, #0
 8005fe6:	f1b4 4f80 	cmp.w	r4, #1073741824	@ 0x40000000
 8005fea:	d102      	bne.n	8005ff2 <__ieee754_powf+0xde>
 8005fec:	ee28 0a08 	vmul.f32	s0, s16, s16
 8005ff0:	e7a8      	b.n	8005f44 <__ieee754_powf+0x30>
 8005ff2:	f1b4 5f7c 	cmp.w	r4, #1056964608	@ 0x3f000000
 8005ff6:	d109      	bne.n	800600c <__ieee754_powf+0xf8>
 8005ff8:	2e00      	cmp	r6, #0
 8005ffa:	db07      	blt.n	800600c <__ieee754_powf+0xf8>
 8005ffc:	eeb0 0a48 	vmov.f32	s0, s16
 8006000:	ecbd 8b02 	vpop	{d8}
 8006004:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006008:	f000 bae8 	b.w	80065dc <__ieee754_sqrtf>
 800600c:	eeb0 0a48 	vmov.f32	s0, s16
 8006010:	f000 fa50 	bl	80064b4 <fabsf>
 8006014:	f026 4340 	bic.w	r3, r6, #3221225472	@ 0xc0000000
 8006018:	f1b3 5f7e 	cmp.w	r3, #1065353216	@ 0x3f800000
 800601c:	4647      	mov	r7, r8
 800601e:	d002      	beq.n	8006026 <__ieee754_powf+0x112>
 8006020:	f1b8 0f00 	cmp.w	r8, #0
 8006024:	d117      	bne.n	8006056 <__ieee754_powf+0x142>
 8006026:	2c00      	cmp	r4, #0
 8006028:	bfbc      	itt	lt
 800602a:	eef7 7a00 	vmovlt.f32	s15, #112	@ 0x3f800000  1.0
 800602e:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8006032:	2e00      	cmp	r6, #0
 8006034:	da86      	bge.n	8005f44 <__ieee754_powf+0x30>
 8006036:	f1a8 587e 	sub.w	r8, r8, #1065353216	@ 0x3f800000
 800603a:	ea58 0805 	orrs.w	r8, r8, r5
 800603e:	d104      	bne.n	800604a <__ieee754_powf+0x136>
 8006040:	ee70 7a40 	vsub.f32	s15, s0, s0
 8006044:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8006048:	e77c      	b.n	8005f44 <__ieee754_powf+0x30>
 800604a:	2d01      	cmp	r5, #1
 800604c:	f47f af7a 	bne.w	8005f44 <__ieee754_powf+0x30>
 8006050:	eeb1 0a40 	vneg.f32	s0, s0
 8006054:	e776      	b.n	8005f44 <__ieee754_powf+0x30>
 8006056:	0ff0      	lsrs	r0, r6, #31
 8006058:	3801      	subs	r0, #1
 800605a:	ea55 0300 	orrs.w	r3, r5, r0
 800605e:	d104      	bne.n	800606a <__ieee754_powf+0x156>
 8006060:	ee38 8a48 	vsub.f32	s16, s16, s16
 8006064:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8006068:	e76c      	b.n	8005f44 <__ieee754_powf+0x30>
 800606a:	f1b9 4f9a 	cmp.w	r9, #1291845632	@ 0x4d000000
 800606e:	d973      	bls.n	8006158 <__ieee754_powf+0x244>
 8006070:	4bad      	ldr	r3, [pc, #692]	@ (8006328 <__ieee754_powf+0x414>)
 8006072:	4598      	cmp	r8, r3
 8006074:	d808      	bhi.n	8006088 <__ieee754_powf+0x174>
 8006076:	2c00      	cmp	r4, #0
 8006078:	da0b      	bge.n	8006092 <__ieee754_powf+0x17e>
 800607a:	2000      	movs	r0, #0
 800607c:	ecbd 8b02 	vpop	{d8}
 8006080:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006084:	f000 baa4 	b.w	80065d0 <__math_oflowf>
 8006088:	4ba8      	ldr	r3, [pc, #672]	@ (800632c <__ieee754_powf+0x418>)
 800608a:	4598      	cmp	r8, r3
 800608c:	d908      	bls.n	80060a0 <__ieee754_powf+0x18c>
 800608e:	2c00      	cmp	r4, #0
 8006090:	dcf3      	bgt.n	800607a <__ieee754_powf+0x166>
 8006092:	2000      	movs	r0, #0
 8006094:	ecbd 8b02 	vpop	{d8}
 8006098:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800609c:	f000 ba92 	b.w	80065c4 <__math_uflowf>
 80060a0:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 80060a4:	ee30 0a67 	vsub.f32	s0, s0, s15
 80060a8:	eddf 6aa1 	vldr	s13, [pc, #644]	@ 8006330 <__ieee754_powf+0x41c>
 80060ac:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 80060b0:	eee0 6a67 	vfms.f32	s13, s0, s15
 80060b4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80060b8:	eee6 7ac0 	vfms.f32	s15, s13, s0
 80060bc:	ee20 7a00 	vmul.f32	s14, s0, s0
 80060c0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80060c4:	eddf 7a9b 	vldr	s15, [pc, #620]	@ 8006334 <__ieee754_powf+0x420>
 80060c8:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 80060cc:	ed9f 7a9a 	vldr	s14, [pc, #616]	@ 8006338 <__ieee754_powf+0x424>
 80060d0:	eee0 7a07 	vfma.f32	s15, s0, s14
 80060d4:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 800633c <__ieee754_powf+0x428>
 80060d8:	eef0 6a67 	vmov.f32	s13, s15
 80060dc:	eee0 6a07 	vfma.f32	s13, s0, s14
 80060e0:	ee16 3a90 	vmov	r3, s13
 80060e4:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80060e8:	f023 030f 	bic.w	r3, r3, #15
 80060ec:	ee06 3a90 	vmov	s13, r3
 80060f0:	eee0 6a47 	vfms.f32	s13, s0, s14
 80060f4:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80060f8:	3d01      	subs	r5, #1
 80060fa:	f424 647f 	bic.w	r4, r4, #4080	@ 0xff0
 80060fe:	4305      	orrs	r5, r0
 8006100:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8006104:	f024 040f 	bic.w	r4, r4, #15
 8006108:	eebf 8a00 	vmov.f32	s16, #240	@ 0xbf800000 -1.0
 800610c:	bf18      	it	ne
 800610e:	eeb0 8a47 	vmovne.f32	s16, s14
 8006112:	ee07 4a10 	vmov	s14, r4
 8006116:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800611a:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800611e:	ee07 3a90 	vmov	s15, r3
 8006122:	eee7 0a27 	vfma.f32	s1, s14, s15
 8006126:	ee07 4a10 	vmov	s14, r4
 800612a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800612e:	ee30 7aa7 	vadd.f32	s14, s1, s15
 8006132:	ee17 1a10 	vmov	r1, s14
 8006136:	2900      	cmp	r1, #0
 8006138:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800613c:	f340 80dd 	ble.w	80062fa <__ieee754_powf+0x3e6>
 8006140:	f1b3 4f86 	cmp.w	r3, #1124073472	@ 0x43000000
 8006144:	f240 80ca 	bls.w	80062dc <__ieee754_powf+0x3c8>
 8006148:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800614c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006150:	bf4c      	ite	mi
 8006152:	2001      	movmi	r0, #1
 8006154:	2000      	movpl	r0, #0
 8006156:	e791      	b.n	800607c <__ieee754_powf+0x168>
 8006158:	f016 4fff 	tst.w	r6, #2139095040	@ 0x7f800000
 800615c:	bf01      	itttt	eq
 800615e:	eddf 7a78 	vldreq	s15, [pc, #480]	@ 8006340 <__ieee754_powf+0x42c>
 8006162:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 8006166:	f06f 0317 	mvneq.w	r3, #23
 800616a:	ee17 7a90 	vmoveq	r7, s15
 800616e:	ea4f 52e7 	mov.w	r2, r7, asr #23
 8006172:	bf18      	it	ne
 8006174:	2300      	movne	r3, #0
 8006176:	3a7f      	subs	r2, #127	@ 0x7f
 8006178:	441a      	add	r2, r3
 800617a:	4b72      	ldr	r3, [pc, #456]	@ (8006344 <__ieee754_powf+0x430>)
 800617c:	f3c7 0716 	ubfx	r7, r7, #0, #23
 8006180:	429f      	cmp	r7, r3
 8006182:	f047 517e 	orr.w	r1, r7, #1065353216	@ 0x3f800000
 8006186:	dd06      	ble.n	8006196 <__ieee754_powf+0x282>
 8006188:	4b6f      	ldr	r3, [pc, #444]	@ (8006348 <__ieee754_powf+0x434>)
 800618a:	429f      	cmp	r7, r3
 800618c:	f340 80a4 	ble.w	80062d8 <__ieee754_powf+0x3c4>
 8006190:	3201      	adds	r2, #1
 8006192:	f5a1 0100 	sub.w	r1, r1, #8388608	@ 0x800000
 8006196:	2600      	movs	r6, #0
 8006198:	4b6c      	ldr	r3, [pc, #432]	@ (800634c <__ieee754_powf+0x438>)
 800619a:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 800619e:	ee07 1a10 	vmov	s14, r1
 80061a2:	edd3 5a00 	vldr	s11, [r3]
 80061a6:	4b6a      	ldr	r3, [pc, #424]	@ (8006350 <__ieee754_powf+0x43c>)
 80061a8:	ee75 7a87 	vadd.f32	s15, s11, s14
 80061ac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80061b0:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 80061b4:	1049      	asrs	r1, r1, #1
 80061b6:	f041 5100 	orr.w	r1, r1, #536870912	@ 0x20000000
 80061ba:	f501 2180 	add.w	r1, r1, #262144	@ 0x40000
 80061be:	eb01 5146 	add.w	r1, r1, r6, lsl #21
 80061c2:	ee37 6a65 	vsub.f32	s12, s14, s11
 80061c6:	ee07 1a90 	vmov	s15, r1
 80061ca:	ee26 5a24 	vmul.f32	s10, s12, s9
 80061ce:	ee77 5ae5 	vsub.f32	s11, s15, s11
 80061d2:	ee15 7a10 	vmov	r7, s10
 80061d6:	401f      	ands	r7, r3
 80061d8:	ee06 7a90 	vmov	s13, r7
 80061dc:	eea6 6ae7 	vfms.f32	s12, s13, s15
 80061e0:	ee37 7a65 	vsub.f32	s14, s14, s11
 80061e4:	ee65 7a05 	vmul.f32	s15, s10, s10
 80061e8:	eea6 6ac7 	vfms.f32	s12, s13, s14
 80061ec:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8006354 <__ieee754_powf+0x440>
 80061f0:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8006358 <__ieee754_powf+0x444>
 80061f4:	eee7 5a87 	vfma.f32	s11, s15, s14
 80061f8:	ed9f 7a58 	vldr	s14, [pc, #352]	@ 800635c <__ieee754_powf+0x448>
 80061fc:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8006200:	eddf 5a4b 	vldr	s11, [pc, #300]	@ 8006330 <__ieee754_powf+0x41c>
 8006204:	eee7 5a27 	vfma.f32	s11, s14, s15
 8006208:	ed9f 7a55 	vldr	s14, [pc, #340]	@ 8006360 <__ieee754_powf+0x44c>
 800620c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8006210:	eddf 5a54 	vldr	s11, [pc, #336]	@ 8006364 <__ieee754_powf+0x450>
 8006214:	ee26 6a24 	vmul.f32	s12, s12, s9
 8006218:	eee7 5a27 	vfma.f32	s11, s14, s15
 800621c:	ee35 7a26 	vadd.f32	s14, s10, s13
 8006220:	ee67 4aa7 	vmul.f32	s9, s15, s15
 8006224:	ee27 7a06 	vmul.f32	s14, s14, s12
 8006228:	eef0 7a08 	vmov.f32	s15, #8	@ 0x40400000  3.0
 800622c:	eea4 7aa5 	vfma.f32	s14, s9, s11
 8006230:	eef0 5a67 	vmov.f32	s11, s15
 8006234:	eee6 5aa6 	vfma.f32	s11, s13, s13
 8006238:	ee75 5a87 	vadd.f32	s11, s11, s14
 800623c:	ee15 1a90 	vmov	r1, s11
 8006240:	4019      	ands	r1, r3
 8006242:	ee05 1a90 	vmov	s11, r1
 8006246:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800624a:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800624e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006252:	ee67 7a85 	vmul.f32	s15, s15, s10
 8006256:	eee6 7a25 	vfma.f32	s15, s12, s11
 800625a:	eeb0 6a67 	vmov.f32	s12, s15
 800625e:	eea6 6aa5 	vfma.f32	s12, s13, s11
 8006262:	ee16 1a10 	vmov	r1, s12
 8006266:	4019      	ands	r1, r3
 8006268:	ee06 1a10 	vmov	s12, r1
 800626c:	eeb0 7a46 	vmov.f32	s14, s12
 8006270:	eea6 7ae5 	vfms.f32	s14, s13, s11
 8006274:	493c      	ldr	r1, [pc, #240]	@ (8006368 <__ieee754_powf+0x454>)
 8006276:	eb01 0186 	add.w	r1, r1, r6, lsl #2
 800627a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800627e:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800636c <__ieee754_powf+0x458>
 8006282:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 8006370 <__ieee754_powf+0x45c>
 8006286:	ee67 7a87 	vmul.f32	s15, s15, s14
 800628a:	ed9f 7a3a 	vldr	s14, [pc, #232]	@ 8006374 <__ieee754_powf+0x460>
 800628e:	eee6 7a07 	vfma.f32	s15, s12, s14
 8006292:	ed91 7a00 	vldr	s14, [r1]
 8006296:	ee77 7a87 	vadd.f32	s15, s15, s14
 800629a:	ee07 2a10 	vmov	s14, r2
 800629e:	eef0 6a67 	vmov.f32	s13, s15
 80062a2:	4a35      	ldr	r2, [pc, #212]	@ (8006378 <__ieee754_powf+0x464>)
 80062a4:	eee6 6a25 	vfma.f32	s13, s12, s11
 80062a8:	eb02 0286 	add.w	r2, r2, r6, lsl #2
 80062ac:	ed92 5a00 	vldr	s10, [r2]
 80062b0:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80062b4:	ee76 6a85 	vadd.f32	s13, s13, s10
 80062b8:	ee76 6a87 	vadd.f32	s13, s13, s14
 80062bc:	ee16 2a90 	vmov	r2, s13
 80062c0:	4013      	ands	r3, r2
 80062c2:	ee06 3a90 	vmov	s13, r3
 80062c6:	ee36 7ac7 	vsub.f32	s14, s13, s14
 80062ca:	ee37 7a45 	vsub.f32	s14, s14, s10
 80062ce:	eea6 7a65 	vfms.f32	s14, s12, s11
 80062d2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80062d6:	e70f      	b.n	80060f8 <__ieee754_powf+0x1e4>
 80062d8:	2601      	movs	r6, #1
 80062da:	e75d      	b.n	8006198 <__ieee754_powf+0x284>
 80062dc:	d152      	bne.n	8006384 <__ieee754_powf+0x470>
 80062de:	eddf 6a27 	vldr	s13, [pc, #156]	@ 800637c <__ieee754_powf+0x468>
 80062e2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80062e6:	ee70 6aa6 	vadd.f32	s13, s1, s13
 80062ea:	eef4 6ac7 	vcmpe.f32	s13, s14
 80062ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80062f2:	f73f af29 	bgt.w	8006148 <__ieee754_powf+0x234>
 80062f6:	2386      	movs	r3, #134	@ 0x86
 80062f8:	e048      	b.n	800638c <__ieee754_powf+0x478>
 80062fa:	4a21      	ldr	r2, [pc, #132]	@ (8006380 <__ieee754_powf+0x46c>)
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d907      	bls.n	8006310 <__ieee754_powf+0x3fc>
 8006300:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8006304:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006308:	bf4c      	ite	mi
 800630a:	2001      	movmi	r0, #1
 800630c:	2000      	movpl	r0, #0
 800630e:	e6c1      	b.n	8006094 <__ieee754_powf+0x180>
 8006310:	d138      	bne.n	8006384 <__ieee754_powf+0x470>
 8006312:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006316:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800631a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800631e:	dbea      	blt.n	80062f6 <__ieee754_powf+0x3e2>
 8006320:	e7ee      	b.n	8006300 <__ieee754_powf+0x3ec>
 8006322:	bf00      	nop
 8006324:	00000000 	.word	0x00000000
 8006328:	3f7ffff3 	.word	0x3f7ffff3
 800632c:	3f800007 	.word	0x3f800007
 8006330:	3eaaaaab 	.word	0x3eaaaaab
 8006334:	3fb8aa3b 	.word	0x3fb8aa3b
 8006338:	36eca570 	.word	0x36eca570
 800633c:	3fb8aa00 	.word	0x3fb8aa00
 8006340:	4b800000 	.word	0x4b800000
 8006344:	001cc471 	.word	0x001cc471
 8006348:	005db3d6 	.word	0x005db3d6
 800634c:	08006c40 	.word	0x08006c40
 8006350:	fffff000 	.word	0xfffff000
 8006354:	3e6c3255 	.word	0x3e6c3255
 8006358:	3e53f142 	.word	0x3e53f142
 800635c:	3e8ba305 	.word	0x3e8ba305
 8006360:	3edb6db7 	.word	0x3edb6db7
 8006364:	3f19999a 	.word	0x3f19999a
 8006368:	08006c30 	.word	0x08006c30
 800636c:	3f76384f 	.word	0x3f76384f
 8006370:	3f763800 	.word	0x3f763800
 8006374:	369dc3a0 	.word	0x369dc3a0
 8006378:	08006c38 	.word	0x08006c38
 800637c:	3338aa3c 	.word	0x3338aa3c
 8006380:	43160000 	.word	0x43160000
 8006384:	f1b3 5f7c 	cmp.w	r3, #1056964608	@ 0x3f000000
 8006388:	d971      	bls.n	800646e <__ieee754_powf+0x55a>
 800638a:	15db      	asrs	r3, r3, #23
 800638c:	3b7e      	subs	r3, #126	@ 0x7e
 800638e:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8006392:	4118      	asrs	r0, r3
 8006394:	4408      	add	r0, r1
 8006396:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800639a:	4a3c      	ldr	r2, [pc, #240]	@ (800648c <__ieee754_powf+0x578>)
 800639c:	3b7f      	subs	r3, #127	@ 0x7f
 800639e:	411a      	asrs	r2, r3
 80063a0:	4002      	ands	r2, r0
 80063a2:	ee07 2a10 	vmov	s14, r2
 80063a6:	f3c0 0016 	ubfx	r0, r0, #0, #23
 80063aa:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 80063ae:	f1c3 0317 	rsb	r3, r3, #23
 80063b2:	4118      	asrs	r0, r3
 80063b4:	2900      	cmp	r1, #0
 80063b6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80063ba:	bfb8      	it	lt
 80063bc:	4240      	neglt	r0, r0
 80063be:	ee37 7aa0 	vadd.f32	s14, s15, s1
 80063c2:	eddf 6a33 	vldr	s13, [pc, #204]	@ 8006490 <__ieee754_powf+0x57c>
 80063c6:	ed9f 6a33 	vldr	s12, [pc, #204]	@ 8006494 <__ieee754_powf+0x580>
 80063ca:	ee17 3a10 	vmov	r3, s14
 80063ce:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80063d2:	f023 030f 	bic.w	r3, r3, #15
 80063d6:	ee07 3a10 	vmov	s14, r3
 80063da:	ee77 7a67 	vsub.f32	s15, s14, s15
 80063de:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80063e2:	ee70 0ae7 	vsub.f32	s1, s1, s15
 80063e6:	eddf 7a2c 	vldr	s15, [pc, #176]	@ 8006498 <__ieee754_powf+0x584>
 80063ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063ee:	eee0 7aa6 	vfma.f32	s15, s1, s13
 80063f2:	eef0 6a67 	vmov.f32	s13, s15
 80063f6:	eee7 6a06 	vfma.f32	s13, s14, s12
 80063fa:	eef0 5a66 	vmov.f32	s11, s13
 80063fe:	eee7 5a46 	vfms.f32	s11, s14, s12
 8006402:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8006406:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800640a:	ed9f 6a24 	vldr	s12, [pc, #144]	@ 800649c <__ieee754_powf+0x588>
 800640e:	eddf 5a24 	vldr	s11, [pc, #144]	@ 80064a0 <__ieee754_powf+0x58c>
 8006412:	eea7 6a25 	vfma.f32	s12, s14, s11
 8006416:	eddf 5a23 	vldr	s11, [pc, #140]	@ 80064a4 <__ieee754_powf+0x590>
 800641a:	eee6 5a07 	vfma.f32	s11, s12, s14
 800641e:	ed9f 6a22 	vldr	s12, [pc, #136]	@ 80064a8 <__ieee754_powf+0x594>
 8006422:	eea5 6a87 	vfma.f32	s12, s11, s14
 8006426:	eddf 5a21 	vldr	s11, [pc, #132]	@ 80064ac <__ieee754_powf+0x598>
 800642a:	eee6 5a07 	vfma.f32	s11, s12, s14
 800642e:	eeb0 6a66 	vmov.f32	s12, s13
 8006432:	eea5 6ac7 	vfms.f32	s12, s11, s14
 8006436:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 800643a:	ee66 5a86 	vmul.f32	s11, s13, s12
 800643e:	ee36 6a47 	vsub.f32	s12, s12, s14
 8006442:	eee6 7aa7 	vfma.f32	s15, s13, s15
 8006446:	ee85 7a86 	vdiv.f32	s14, s11, s12
 800644a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800644e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8006452:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006456:	ee10 3a10 	vmov	r3, s0
 800645a:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800645e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006462:	da06      	bge.n	8006472 <__ieee754_powf+0x55e>
 8006464:	f000 f82e 	bl	80064c4 <scalbnf>
 8006468:	ee20 0a08 	vmul.f32	s0, s0, s16
 800646c:	e56a      	b.n	8005f44 <__ieee754_powf+0x30>
 800646e:	2000      	movs	r0, #0
 8006470:	e7a5      	b.n	80063be <__ieee754_powf+0x4aa>
 8006472:	ee00 3a10 	vmov	s0, r3
 8006476:	e7f7      	b.n	8006468 <__ieee754_powf+0x554>
 8006478:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 800647c:	e562      	b.n	8005f44 <__ieee754_powf+0x30>
 800647e:	ed9f 0a0c 	vldr	s0, [pc, #48]	@ 80064b0 <__ieee754_powf+0x59c>
 8006482:	e55f      	b.n	8005f44 <__ieee754_powf+0x30>
 8006484:	eeb0 0a48 	vmov.f32	s0, s16
 8006488:	e55c      	b.n	8005f44 <__ieee754_powf+0x30>
 800648a:	bf00      	nop
 800648c:	ff800000 	.word	0xff800000
 8006490:	3f317218 	.word	0x3f317218
 8006494:	3f317200 	.word	0x3f317200
 8006498:	35bfbe8c 	.word	0x35bfbe8c
 800649c:	b5ddea0e 	.word	0xb5ddea0e
 80064a0:	3331bb4c 	.word	0x3331bb4c
 80064a4:	388ab355 	.word	0x388ab355
 80064a8:	bb360b61 	.word	0xbb360b61
 80064ac:	3e2aaaab 	.word	0x3e2aaaab
 80064b0:	00000000 	.word	0x00000000

080064b4 <fabsf>:
 80064b4:	ee10 3a10 	vmov	r3, s0
 80064b8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80064bc:	ee00 3a10 	vmov	s0, r3
 80064c0:	4770      	bx	lr
	...

080064c4 <scalbnf>:
 80064c4:	ee10 3a10 	vmov	r3, s0
 80064c8:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 80064cc:	d02b      	beq.n	8006526 <scalbnf+0x62>
 80064ce:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80064d2:	d302      	bcc.n	80064da <scalbnf+0x16>
 80064d4:	ee30 0a00 	vadd.f32	s0, s0, s0
 80064d8:	4770      	bx	lr
 80064da:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 80064de:	d123      	bne.n	8006528 <scalbnf+0x64>
 80064e0:	4b24      	ldr	r3, [pc, #144]	@ (8006574 <scalbnf+0xb0>)
 80064e2:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8006578 <scalbnf+0xb4>
 80064e6:	4298      	cmp	r0, r3
 80064e8:	ee20 0a27 	vmul.f32	s0, s0, s15
 80064ec:	db17      	blt.n	800651e <scalbnf+0x5a>
 80064ee:	ee10 3a10 	vmov	r3, s0
 80064f2:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80064f6:	3a19      	subs	r2, #25
 80064f8:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80064fc:	4288      	cmp	r0, r1
 80064fe:	dd15      	ble.n	800652c <scalbnf+0x68>
 8006500:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 800657c <scalbnf+0xb8>
 8006504:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8006580 <scalbnf+0xbc>
 8006508:	ee10 3a10 	vmov	r3, s0
 800650c:	eeb0 7a67 	vmov.f32	s14, s15
 8006510:	2b00      	cmp	r3, #0
 8006512:	bfb8      	it	lt
 8006514:	eef0 7a66 	vmovlt.f32	s15, s13
 8006518:	ee27 0a87 	vmul.f32	s0, s15, s14
 800651c:	4770      	bx	lr
 800651e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8006584 <scalbnf+0xc0>
 8006522:	ee27 0a80 	vmul.f32	s0, s15, s0
 8006526:	4770      	bx	lr
 8006528:	0dd2      	lsrs	r2, r2, #23
 800652a:	e7e5      	b.n	80064f8 <scalbnf+0x34>
 800652c:	4410      	add	r0, r2
 800652e:	28fe      	cmp	r0, #254	@ 0xfe
 8006530:	dce6      	bgt.n	8006500 <scalbnf+0x3c>
 8006532:	2800      	cmp	r0, #0
 8006534:	dd06      	ble.n	8006544 <scalbnf+0x80>
 8006536:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 800653a:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800653e:	ee00 3a10 	vmov	s0, r3
 8006542:	4770      	bx	lr
 8006544:	f110 0f16 	cmn.w	r0, #22
 8006548:	da09      	bge.n	800655e <scalbnf+0x9a>
 800654a:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8006584 <scalbnf+0xc0>
 800654e:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8006588 <scalbnf+0xc4>
 8006552:	ee10 3a10 	vmov	r3, s0
 8006556:	eeb0 7a67 	vmov.f32	s14, s15
 800655a:	2b00      	cmp	r3, #0
 800655c:	e7d9      	b.n	8006512 <scalbnf+0x4e>
 800655e:	3019      	adds	r0, #25
 8006560:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8006564:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8006568:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 800658c <scalbnf+0xc8>
 800656c:	ee07 3a90 	vmov	s15, r3
 8006570:	e7d7      	b.n	8006522 <scalbnf+0x5e>
 8006572:	bf00      	nop
 8006574:	ffff3cb0 	.word	0xffff3cb0
 8006578:	4c000000 	.word	0x4c000000
 800657c:	7149f2ca 	.word	0x7149f2ca
 8006580:	f149f2ca 	.word	0xf149f2ca
 8006584:	0da24260 	.word	0x0da24260
 8006588:	8da24260 	.word	0x8da24260
 800658c:	33000000 	.word	0x33000000

08006590 <with_errnof>:
 8006590:	b510      	push	{r4, lr}
 8006592:	ed2d 8b02 	vpush	{d8}
 8006596:	eeb0 8a40 	vmov.f32	s16, s0
 800659a:	4604      	mov	r4, r0
 800659c:	f7fd fb54 	bl	8003c48 <__errno>
 80065a0:	eeb0 0a48 	vmov.f32	s0, s16
 80065a4:	ecbd 8b02 	vpop	{d8}
 80065a8:	6004      	str	r4, [r0, #0]
 80065aa:	bd10      	pop	{r4, pc}

080065ac <xflowf>:
 80065ac:	b130      	cbz	r0, 80065bc <xflowf+0x10>
 80065ae:	eef1 7a40 	vneg.f32	s15, s0
 80065b2:	ee27 0a80 	vmul.f32	s0, s15, s0
 80065b6:	2022      	movs	r0, #34	@ 0x22
 80065b8:	f7ff bfea 	b.w	8006590 <with_errnof>
 80065bc:	eef0 7a40 	vmov.f32	s15, s0
 80065c0:	e7f7      	b.n	80065b2 <xflowf+0x6>
	...

080065c4 <__math_uflowf>:
 80065c4:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80065cc <__math_uflowf+0x8>
 80065c8:	f7ff bff0 	b.w	80065ac <xflowf>
 80065cc:	10000000 	.word	0x10000000

080065d0 <__math_oflowf>:
 80065d0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80065d8 <__math_oflowf+0x8>
 80065d4:	f7ff bfea 	b.w	80065ac <xflowf>
 80065d8:	70000000 	.word	0x70000000

080065dc <__ieee754_sqrtf>:
 80065dc:	eeb1 0ac0 	vsqrt.f32	s0, s0
 80065e0:	4770      	bx	lr
	...

080065e4 <__ieee754_logf>:
 80065e4:	ee10 3a10 	vmov	r3, s0
 80065e8:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 80065ec:	d106      	bne.n	80065fc <__ieee754_logf+0x18>
 80065ee:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 8006788 <__ieee754_logf+0x1a4>
 80065f2:	eddf 7a66 	vldr	s15, [pc, #408]	@ 800678c <__ieee754_logf+0x1a8>
 80065f6:	ee87 0a27 	vdiv.f32	s0, s14, s15
 80065fa:	4770      	bx	lr
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	461a      	mov	r2, r3
 8006600:	da02      	bge.n	8006608 <__ieee754_logf+0x24>
 8006602:	ee30 7a40 	vsub.f32	s14, s0, s0
 8006606:	e7f4      	b.n	80065f2 <__ieee754_logf+0xe>
 8006608:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800660c:	db02      	blt.n	8006614 <__ieee754_logf+0x30>
 800660e:	ee30 0a00 	vadd.f32	s0, s0, s0
 8006612:	4770      	bx	lr
 8006614:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006618:	bfb8      	it	lt
 800661a:	eddf 7a5d 	vldrlt	s15, [pc, #372]	@ 8006790 <__ieee754_logf+0x1ac>
 800661e:	485d      	ldr	r0, [pc, #372]	@ (8006794 <__ieee754_logf+0x1b0>)
 8006620:	bfbe      	ittt	lt
 8006622:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8006626:	f06f 0118 	mvnlt.w	r1, #24
 800662a:	ee17 2a90 	vmovlt	r2, s15
 800662e:	ea4f 53e2 	mov.w	r3, r2, asr #23
 8006632:	f3c2 0216 	ubfx	r2, r2, #0, #23
 8006636:	4410      	add	r0, r2
 8006638:	bfa8      	it	ge
 800663a:	2100      	movge	r1, #0
 800663c:	3b7f      	subs	r3, #127	@ 0x7f
 800663e:	440b      	add	r3, r1
 8006640:	f400 0100 	and.w	r1, r0, #8388608	@ 0x800000
 8006644:	f081 517e 	eor.w	r1, r1, #1065353216	@ 0x3f800000
 8006648:	4311      	orrs	r1, r2
 800664a:	ee00 1a10 	vmov	s0, r1
 800664e:	4952      	ldr	r1, [pc, #328]	@ (8006798 <__ieee754_logf+0x1b4>)
 8006650:	eb03 53d0 	add.w	r3, r3, r0, lsr #23
 8006654:	f102 000f 	add.w	r0, r2, #15
 8006658:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800665c:	4001      	ands	r1, r0
 800665e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006662:	bb89      	cbnz	r1, 80066c8 <__ieee754_logf+0xe4>
 8006664:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8006668:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800666c:	d10f      	bne.n	800668e <__ieee754_logf+0xaa>
 800666e:	2b00      	cmp	r3, #0
 8006670:	f000 8087 	beq.w	8006782 <__ieee754_logf+0x19e>
 8006674:	ee07 3a90 	vmov	s15, r3
 8006678:	ed9f 0a48 	vldr	s0, [pc, #288]	@ 800679c <__ieee754_logf+0x1b8>
 800667c:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 80067a0 <__ieee754_logf+0x1bc>
 8006680:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006684:	ee27 0a80 	vmul.f32	s0, s15, s0
 8006688:	eea7 0a87 	vfma.f32	s0, s15, s14
 800668c:	4770      	bx	lr
 800668e:	eddf 6a45 	vldr	s13, [pc, #276]	@ 80067a4 <__ieee754_logf+0x1c0>
 8006692:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8006696:	eee0 7a66 	vfms.f32	s15, s0, s13
 800669a:	ee20 7a00 	vmul.f32	s14, s0, s0
 800669e:	ee27 7a27 	vmul.f32	s14, s14, s15
 80066a2:	b913      	cbnz	r3, 80066aa <__ieee754_logf+0xc6>
 80066a4:	ee30 0a47 	vsub.f32	s0, s0, s14
 80066a8:	4770      	bx	lr
 80066aa:	ee07 3a90 	vmov	s15, r3
 80066ae:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800679c <__ieee754_logf+0x1b8>
 80066b2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80066b6:	eea7 7ae6 	vfms.f32	s14, s15, s13
 80066ba:	ee37 0a40 	vsub.f32	s0, s14, s0
 80066be:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 80067a0 <__ieee754_logf+0x1bc>
 80066c2:	ee97 0a87 	vfnms.f32	s0, s15, s14
 80066c6:	4770      	bx	lr
 80066c8:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 80066cc:	ee70 7a27 	vadd.f32	s15, s0, s15
 80066d0:	eddf 5a35 	vldr	s11, [pc, #212]	@ 80067a8 <__ieee754_logf+0x1c4>
 80066d4:	eddf 4a35 	vldr	s9, [pc, #212]	@ 80067ac <__ieee754_logf+0x1c8>
 80066d8:	4935      	ldr	r1, [pc, #212]	@ (80067b0 <__ieee754_logf+0x1cc>)
 80066da:	ee80 6a27 	vdiv.f32	s12, s0, s15
 80066de:	4411      	add	r1, r2
 80066e0:	f5c2 1257 	rsb	r2, r2, #3522560	@ 0x35c000
 80066e4:	f502 7222 	add.w	r2, r2, #648	@ 0x288
 80066e8:	430a      	orrs	r2, r1
 80066ea:	2a00      	cmp	r2, #0
 80066ec:	ee07 3a90 	vmov	s15, r3
 80066f0:	ee26 5a06 	vmul.f32	s10, s12, s12
 80066f4:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80066f8:	ee25 7a05 	vmul.f32	s14, s10, s10
 80066fc:	eddf 7a2d 	vldr	s15, [pc, #180]	@ 80067b4 <__ieee754_logf+0x1d0>
 8006700:	eee7 7a25 	vfma.f32	s15, s14, s11
 8006704:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 80067b8 <__ieee754_logf+0x1d4>
 8006708:	eee7 5a87 	vfma.f32	s11, s15, s14
 800670c:	eddf 7a2b 	vldr	s15, [pc, #172]	@ 80067bc <__ieee754_logf+0x1d8>
 8006710:	eee7 7a24 	vfma.f32	s15, s14, s9
 8006714:	eddf 4a2a 	vldr	s9, [pc, #168]	@ 80067c0 <__ieee754_logf+0x1dc>
 8006718:	eee7 4a87 	vfma.f32	s9, s15, s14
 800671c:	eddf 7a29 	vldr	s15, [pc, #164]	@ 80067c4 <__ieee754_logf+0x1e0>
 8006720:	eee4 7a87 	vfma.f32	s15, s9, s14
 8006724:	ee67 7a85 	vmul.f32	s15, s15, s10
 8006728:	eee5 7a87 	vfma.f32	s15, s11, s14
 800672c:	dd1a      	ble.n	8006764 <__ieee754_logf+0x180>
 800672e:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8006732:	ee20 7a07 	vmul.f32	s14, s0, s14
 8006736:	ee27 7a00 	vmul.f32	s14, s14, s0
 800673a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800673e:	ee67 7a86 	vmul.f32	s15, s15, s12
 8006742:	b913      	cbnz	r3, 800674a <__ieee754_logf+0x166>
 8006744:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006748:	e7ac      	b.n	80066a4 <__ieee754_logf+0xc0>
 800674a:	ed9f 6a14 	vldr	s12, [pc, #80]	@ 800679c <__ieee754_logf+0x1b8>
 800674e:	eee6 7a86 	vfma.f32	s15, s13, s12
 8006752:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006756:	ee37 0a40 	vsub.f32	s0, s14, s0
 800675a:	eddf 7a11 	vldr	s15, [pc, #68]	@ 80067a0 <__ieee754_logf+0x1bc>
 800675e:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 8006762:	4770      	bx	lr
 8006764:	ee70 7a67 	vsub.f32	s15, s0, s15
 8006768:	ee67 7a86 	vmul.f32	s15, s15, s12
 800676c:	b913      	cbnz	r3, 8006774 <__ieee754_logf+0x190>
 800676e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8006772:	4770      	bx	lr
 8006774:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800679c <__ieee754_logf+0x1b8>
 8006778:	eee6 7ac7 	vfms.f32	s15, s13, s14
 800677c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8006780:	e7eb      	b.n	800675a <__ieee754_logf+0x176>
 8006782:	ed9f 0a02 	vldr	s0, [pc, #8]	@ 800678c <__ieee754_logf+0x1a8>
 8006786:	4770      	bx	lr
 8006788:	cc000000 	.word	0xcc000000
 800678c:	00000000 	.word	0x00000000
 8006790:	4c000000 	.word	0x4c000000
 8006794:	004afb20 	.word	0x004afb20
 8006798:	007ffff0 	.word	0x007ffff0
 800679c:	3717f7d1 	.word	0x3717f7d1
 80067a0:	3f317180 	.word	0x3f317180
 80067a4:	3eaaaaab 	.word	0x3eaaaaab
 80067a8:	3e1cd04f 	.word	0x3e1cd04f
 80067ac:	3e178897 	.word	0x3e178897
 80067b0:	ffcf5c30 	.word	0xffcf5c30
 80067b4:	3e638e29 	.word	0x3e638e29
 80067b8:	3ecccccd 	.word	0x3ecccccd
 80067bc:	3e3a3325 	.word	0x3e3a3325
 80067c0:	3e924925 	.word	0x3e924925
 80067c4:	3f2aaaab 	.word	0x3f2aaaab

080067c8 <_init>:
 80067c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067ca:	bf00      	nop
 80067cc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067ce:	bc08      	pop	{r3}
 80067d0:	469e      	mov	lr, r3
 80067d2:	4770      	bx	lr

080067d4 <_fini>:
 80067d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80067d6:	bf00      	nop
 80067d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80067da:	bc08      	pop	{r3}
 80067dc:	469e      	mov	lr, r3
 80067de:	4770      	bx	lr
