{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1679592982637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1679592982652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 23 14:36:22 2023 " "Processing started: Thu Mar 23 14:36:22 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1679592982652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679592982652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab01 -c lab01 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab01 -c lab01" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679592982652 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1679592983909 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1679592983909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_4bits.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file somador_4bits.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_4bits-arch " "Found design unit 1: somador_4bits-arch" {  } { { "somador_4bits.vhdl" "" { Text "C:/user/cefet/eeb31/labs/lab01/somador_4bits.vhdl" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679593003815 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_4bits " "Found entity 1: somador_4bits" {  } { { "somador_4bits.vhdl" "" { Text "C:/user/cefet/eeb31/labs/lab01/somador_4bits.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679593003815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679593003815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_1bit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file somador_1bit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somador_1bit-arch " "Found design unit 1: somador_1bit-arch" {  } { { "somador_1bit.vhdl" "" { Text "C:/user/cefet/eeb31/labs/lab01/somador_1bit.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679593003815 ""} { "Info" "ISGN_ENTITY_NAME" "1 somador_1bit " "Found entity 1: somador_1bit" {  } { { "somador_1bit.vhdl" "" { Text "C:/user/cefet/eeb31/labs/lab01/somador_1bit.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679593003815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679593003815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out1_to_hex_wire.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file out1_to_hex_wire.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 out1_to_hex_wire-arch " "Found design unit 1: out1_to_hex_wire-arch" {  } { { "out1_to_hex_wire.vhdl" "" { Text "C:/user/cefet/eeb31/labs/lab01/out1_to_hex_wire.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679593003830 ""} { "Info" "ISGN_ENTITY_NAME" "1 out1_to_hex_wire " "Found entity 1: out1_to_hex_wire" {  } { { "out1_to_hex_wire.vhdl" "" { Text "C:/user/cefet/eeb31/labs/lab01/out1_to_hex_wire.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679593003830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679593003830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab01.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file lab01.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab01-arch " "Found design unit 1: lab01-arch" {  } { { "lab01.vhdl" "" { Text "C:/user/cefet/eeb31/labs/lab01/lab01.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679593003846 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab01 " "Found entity 1: lab01" {  } { { "lab01.vhdl" "" { Text "C:/user/cefet/eeb31/labs/lab01/lab01.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679593003846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679593003846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversor_controlado4.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file inversor_controlado4.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor_controlado4-arch " "Found design unit 1: inversor_controlado4-arch" {  } { { "inversor_controlado4.vhdl" "" { Text "C:/user/cefet/eeb31/labs/lab01/inversor_controlado4.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679593003846 ""} { "Info" "ISGN_ENTITY_NAME" "1 inversor_controlado4 " "Found entity 1: inversor_controlado4" {  } { { "inversor_controlado4.vhdl" "" { Text "C:/user/cefet/eeb31/labs/lab01/inversor_controlado4.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679593003846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679593003846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inversor_controlado.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file inversor_controlado.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inversor_controlado-arch " "Found design unit 1: inversor_controlado-arch" {  } { { "inversor_controlado.vhdl" "" { Text "C:/user/cefet/eeb31/labs/lab01/inversor_controlado.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679593003861 ""} { "Info" "ISGN_ENTITY_NAME" "1 inversor_controlado " "Found entity 1: inversor_controlado" {  } { { "inversor_controlado.vhdl" "" { Text "C:/user/cefet/eeb31/labs/lab01/inversor_controlado.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679593003861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679593003861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_to_seven.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file hex_to_seven.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex_to_seven-arch " "Found design unit 1: hex_to_seven-arch" {  } { { "hex_to_seven.vhdl" "" { Text "C:/user/cefet/eeb31/labs/lab01/hex_to_seven.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679593003861 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex_to_seven " "Found entity 1: hex_to_seven" {  } { { "hex_to_seven.vhdl" "" { Text "C:/user/cefet/eeb31/labs/lab01/hex_to_seven.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679593003861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679593003861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eeb31.vhdl 1 0 " "Found 1 design units, including 0 entities, in source file eeb31.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 eeb31 " "Found design unit 1: eeb31" {  } { { "eeb31.vhdl" "" { Text "C:/user/cefet/eeb31/labs/lab01/eeb31.vhdl" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1679593003877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1679593003877 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab01 " "Elaborating entity \"lab01\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1679593004031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inversor_controlado4 inversor_controlado4:inversorControlado " "Elaborating entity \"inversor_controlado4\" for hierarchy \"inversor_controlado4:inversorControlado\"" {  } { { "lab01.vhdl" "inversorControlado" { Text "C:/user/cefet/eeb31/labs/lab01/lab01.vhdl" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679593004046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inversor_controlado inversor_controlado4:inversorControlado\|inversor_controlado:inversor_controlado0 " "Elaborating entity \"inversor_controlado\" for hierarchy \"inversor_controlado4:inversorControlado\|inversor_controlado:inversor_controlado0\"" {  } { { "inversor_controlado4.vhdl" "inversor_controlado0" { Text "C:/user/cefet/eeb31/labs/lab01/inversor_controlado4.vhdl" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679593004100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_4bits somador_4bits:somador " "Elaborating entity \"somador_4bits\" for hierarchy \"somador_4bits:somador\"" {  } { { "lab01.vhdl" "somador" { Text "C:/user/cefet/eeb31/labs/lab01/lab01.vhdl" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679593004131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_1bit somador_4bits:somador\|somador_1bit:s0 " "Elaborating entity \"somador_1bit\" for hierarchy \"somador_4bits:somador\|somador_1bit:s0\"" {  } { { "somador_4bits.vhdl" "s0" { Text "C:/user/cefet/eeb31/labs/lab01/somador_4bits.vhdl" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679593004147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out1_to_hex_wire out1_to_hex_wire:pontMSB " "Elaborating entity \"out1_to_hex_wire\" for hierarchy \"out1_to_hex_wire:pontMSB\"" {  } { { "lab01.vhdl" "pontMSB" { Text "C:/user/cefet/eeb31/labs/lab01/lab01.vhdl" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679593004162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_seven hex_to_seven:displayInput0 " "Elaborating entity \"hex_to_seven\" for hierarchy \"hex_to_seven:displayInput0\"" {  } { { "lab01.vhdl" "displayInput0" { Text "C:/user/cefet/eeb31/labs/lab01/lab01.vhdl" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679593004178 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output1\[1\] GND " "Pin \"output1\[1\]\" is stuck at GND" {  } { { "lab01.vhdl" "" { Text "C:/user/cefet/eeb31/labs/lab01/lab01.vhdl" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679593005165 "|lab01|output1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output1\[2\] GND " "Pin \"output1\[2\]\" is stuck at GND" {  } { { "lab01.vhdl" "" { Text "C:/user/cefet/eeb31/labs/lab01/lab01.vhdl" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679593005165 "|lab01|output1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output1\[6\] VCC " "Pin \"output1\[6\]\" is stuck at VCC" {  } { { "lab01.vhdl" "" { Text "C:/user/cefet/eeb31/labs/lab01/lab01.vhdl" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1679593005165 "|lab01|output1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1679593005165 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1679593005303 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1679593006269 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1679593006269 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "68 " "Implemented 68 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1679593006538 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1679593006538 ""} { "Info" "ICUT_CUT_TM_LCELLS" "31 " "Implemented 31 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1679593006538 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1679593006538 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4788 " "Peak virtual memory: 4788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1679593006569 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 23 14:36:46 2023 " "Processing ended: Thu Mar 23 14:36:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1679593006569 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1679593006569 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1679593006569 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1679593006569 ""}
